// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Fri Dec  6 14:42:04 2024
// Host        : ECEUBUNTU2 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
// Command     : write_verilog -force -mode funcsim fpga-post-synth.torus_credit.32.v
// Design      : torus_credit
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module client
   (\i[0][0]_36 ,
    number_tokens_reg,
    dor_o_v,
    \i_x_r_reg[1]_0 ,
    dor_s_v,
    \i_y_r_reg[1]_0 ,
    \i_x_r_reg[1]_1 ,
    \i_vc_r_reg[2]_0 ,
    \i_vc[0][0] ,
    \i_d_r_reg[31]_0 ,
    rst,
    E,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    o_v_reg_reg,
    o_v_reg_reg_0,
    s_out_v_reg_reg,
    s_out_v_reg_reg_0,
    \i_x_r[1]_i_3 ,
    out,
    \i_x_r_reg[1]_2 ,
    \i_d_r_reg[31]_1 );
  output \i[0][0]_36 ;
  output [1:0]number_tokens_reg;
  output dor_o_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output dor_s_v;
  output [1:0]\i_y_r_reg[1]_0 ;
  output \i_x_r_reg[1]_1 ;
  output \i_vc_r_reg[2]_0 ;
  output [1:0]\i_vc[0][0] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input [0:0]E;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input s_out_v_reg_reg;
  input s_out_v_reg_reg_0;
  input \i_x_r[1]_i_3 ;
  input [0:0]out;
  input [1:0]\i_x_r_reg[1]_2 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire clk;
  wire consume;
  wire dor_o_v;
  wire dor_s_v;
  wire \i[0][0]_36 ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[0][0] ;
  wire \i_vc_r_reg[2]_0 ;
  wire \i_x_r[1]_i_3 ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire \i_x_r_reg[1]_1 ;
  wire [1:0]\i_x_r_reg[1]_2 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire o_v_reg_i_3_n_0;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [0:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire s_out_v_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_00_[0]),
        .Q(\i_vc[0][0] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(_00_[2]),
        .Q(\i_vc[0][0] [1]),
        .R(rst));
  LUT5 #(
    .INIT(32'h10000000)) 
    \i_x_r[1]_i_2 
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i[0][0]_36 ),
        .I3(s_out_v_reg_reg),
        .I4(s_out_v_reg_reg_0),
        .O(\i_x_r_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  LUT6 #(
    .INIT(64'h55555555000C0000)) 
    o_v_reg_i_1
       (.I0(o_v_reg_reg),
        .I1(o_v_reg_i_3_n_0),
        .I2(\i_x_r_reg[1]_0 [1]),
        .I3(\i_x_r_reg[1]_0 [0]),
        .I4(\i[0][0]_36 ),
        .I5(o_v_reg_reg_0),
        .O(dor_o_v));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    o_v_reg_i_3
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .O(o_v_reg_i_3_n_0));
  token_bucket_91 regulator
       (.D({_00_[2],_00_[0]}),
        .E(E),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    s_out_v_reg_i_1
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .I2(\i_x_r_reg[1]_1 ),
        .I3(o_v_reg_reg),
        .O(dor_s_v));
  LUT5 #(
    .INIT(32'h4F4F4FFF)) 
    waiting_for_ack_i_7
       (.I0(\i_x_r[1]_i_3 ),
        .I1(out),
        .I2(\i[0][0]_36 ),
        .I3(\i_x_r_reg[1]_0 [1]),
        .I4(\i_x_r_reg[1]_0 [0]),
        .O(\i_vc_r_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(E),
        .D(consume),
        .Q(\i[0][0]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized0
   (\i[1][0]_36 ,
    \i_ack[1][0] ,
    number_tokens_reg,
    e_v120_out,
    dor_s_v,
    e_v,
    \i_x_r_reg[1]_0 ,
    \i_y_r_reg[1]_0 ,
    \i_vc[1][0] ,
    \i_d_r_reg[31]_0 ,
    rst,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    e_v114_out,
    dor_w2s,
    dor_n2s,
    s_out_v_reg_reg,
    out,
    \fifo_head_reg[0] ,
    \fifo_head_reg[0]_0 ,
    \fifo_head_reg[0]_1 ,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[1][0]_36 ;
  output \i_ack[1][0] ;
  output [1:0]number_tokens_reg;
  output e_v120_out;
  output dor_s_v;
  output [2:0]e_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output [1:0]\i_y_r_reg[1]_0 ;
  output [1:0]\i_vc[1][0] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input e_v114_out;
  input dor_w2s;
  input dor_n2s;
  input s_out_v_reg_reg;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input \fifo_head_reg[0]_0 ;
  input \fifo_head_reg[0]_1 ;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire _05_;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire \fifo_head_reg[0] ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \i[1][0]_36 ;
  wire \i_ack[1][0] ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[1][0] ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire [2:0]out;
  wire rst;
  wire s_out_v_reg_i_2_n_0;
  wire s_out_v_reg_reg;

  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__0
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2_n_0),
        .I2(out[1]),
        .I3(e_v114_out),
        .I4(\i[1][0]_36 ),
        .I5(\fifo_head_reg[0]_0 ),
        .O(e_v[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__1
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2_n_0),
        .I2(out[2]),
        .I3(e_v114_out),
        .I4(\i[1][0]_36 ),
        .I5(\fifo_head_reg[0]_1 ),
        .O(e_v[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_8
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2_n_0),
        .I2(out[0]),
        .I3(e_v114_out),
        .I4(\i[1][0]_36 ),
        .I5(\fifo_head_reg[0] ),
        .O(e_v[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[0]),
        .Q(\i_vc[1][0] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[2]),
        .Q(\i_vc[1][0] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    o_v_reg_i_4__0
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i_y_r_reg[1]_0 [1]),
        .I3(\i_y_r_reg[1]_0 [0]),
        .O(e_v120_out));
  token_bucket_85 regulator
       (.D({_00_[2],_00_[0]}),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .dor_n2s(dor_n2s),
        .dor_w2s(dor_w2s),
        .e_v114_out(e_v114_out),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .\number_tokens_reg[1]_1 (\i[1][0]_36 ),
        .\number_tokens_reg[1]_2 (s_out_v_reg_i_2_n_0),
        .\number_tokens_reg[1]_3 (e_v120_out),
        .rst(rst),
        .waiting_for_ack_reg(\i_ack[1][0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    s_out_v_reg_i_1__0
       (.I0(e_v120_out),
        .I1(dor_w2s),
        .I2(dor_n2s),
        .I3(s_out_v_reg_i_2_n_0),
        .I4(\i[1][0]_36 ),
        .I5(s_out_v_reg_reg),
        .O(dor_s_v));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_out_v_reg_i_2
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .O(s_out_v_reg_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    waiting_for_ack_i_1__0
       (.I0(\i_ack[1][0] ),
        .I1(\i[1][0]_36 ),
        .O(_05_));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(_05_),
        .D(consume),
        .Q(\i[1][0]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized1
   (\i[2][0]_36 ,
    \i_ack[2][0] ,
    number_tokens_reg,
    e_v120_out,
    dor_s_v,
    e_v,
    \i_x_r_reg[1]_0 ,
    \i_y_r_reg[1]_0 ,
    \i_vc[2][0] ,
    \i_d_r_reg[31]_0 ,
    rst,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    e_v114_out,
    dor_w2s,
    dor_n2s,
    s_out_v_reg_reg,
    out,
    \fifo_head_reg[0] ,
    \fifo_head_reg[0]_0 ,
    \fifo_head_reg[0]_1 ,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[2][0]_36 ;
  output \i_ack[2][0] ;
  output [1:0]number_tokens_reg;
  output e_v120_out;
  output dor_s_v;
  output [2:0]e_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output [1:0]\i_y_r_reg[1]_0 ;
  output [1:0]\i_vc[2][0] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input e_v114_out;
  input dor_w2s;
  input dor_n2s;
  input s_out_v_reg_reg;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input \fifo_head_reg[0]_0 ;
  input \fifo_head_reg[0]_1 ;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire _05_;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire \fifo_head_reg[0] ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \i[2][0]_36 ;
  wire \i_ack[2][0] ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[2][0] ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire [2:0]out;
  wire rst;
  wire s_out_v_reg_i_2__0_n_0;
  wire s_out_v_reg_reg;

  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__3
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__0_n_0),
        .I2(out[1]),
        .I3(e_v114_out),
        .I4(\i[2][0]_36 ),
        .I5(\fifo_head_reg[0]_0 ),
        .O(e_v[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__4
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__0_n_0),
        .I2(out[2]),
        .I3(e_v114_out),
        .I4(\i[2][0]_36 ),
        .I5(\fifo_head_reg[0]_1 ),
        .O(e_v[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_8__0
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__0_n_0),
        .I2(out[0]),
        .I3(e_v114_out),
        .I4(\i[2][0]_36 ),
        .I5(\fifo_head_reg[0] ),
        .O(e_v[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[0]),
        .Q(\i_vc[2][0] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[2]),
        .Q(\i_vc[2][0] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    o_v_reg_i_4__1
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .I2(\i_y_r_reg[1]_0 [1]),
        .I3(\i_y_r_reg[1]_0 [0]),
        .O(e_v120_out));
  token_bucket_79 regulator
       (.D({_00_[2],_00_[0]}),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .dor_n2s(dor_n2s),
        .dor_w2s(dor_w2s),
        .e_v114_out(e_v114_out),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .\number_tokens_reg[1]_1 (\i[2][0]_36 ),
        .\number_tokens_reg[1]_2 (s_out_v_reg_i_2__0_n_0),
        .\number_tokens_reg[1]_3 (e_v120_out),
        .rst(rst),
        .waiting_for_ack_reg(\i_ack[2][0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    s_out_v_reg_i_1__1
       (.I0(e_v120_out),
        .I1(dor_w2s),
        .I2(dor_n2s),
        .I3(s_out_v_reg_i_2__0_n_0),
        .I4(\i[2][0]_36 ),
        .I5(s_out_v_reg_reg),
        .O(dor_s_v));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_out_v_reg_i_2__0
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .O(s_out_v_reg_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    waiting_for_ack_i_1__1
       (.I0(\i_ack[2][0] ),
        .I1(\i[2][0]_36 ),
        .O(_05_));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(_05_),
        .D(consume),
        .Q(\i[2][0]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized10
   (\i[3][2]_36 ,
    number_tokens_reg,
    dor_o_v,
    \i_x_r_reg[1]_0 ,
    dor_s_v,
    \i_y_r_reg[1]_0 ,
    \i_x_r_reg[1]_1 ,
    \i_vc_r_reg[2]_0 ,
    \i_vc[3][2] ,
    \i_d_r_reg[31]_0 ,
    rst,
    E,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    o_v_reg_reg,
    o_v_reg_reg_0,
    s_out_v_reg_reg,
    s_out_v_reg_reg_0,
    \i_x_r[1]_i_3__3 ,
    out,
    \i_x_r_reg[1]_2 ,
    \i_d_r_reg[31]_1 );
  output \i[3][2]_36 ;
  output [1:0]number_tokens_reg;
  output dor_o_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output dor_s_v;
  output [1:0]\i_y_r_reg[1]_0 ;
  output \i_x_r_reg[1]_1 ;
  output \i_vc_r_reg[2]_0 ;
  output [1:0]\i_vc[3][2] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input [0:0]E;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input s_out_v_reg_reg;
  input s_out_v_reg_reg_0;
  input \i_x_r[1]_i_3__3 ;
  input [0:0]out;
  input [1:0]\i_x_r_reg[1]_2 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire clk;
  wire consume;
  wire dor_o_v;
  wire dor_s_v;
  wire \i[3][2]_36 ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[3][2] ;
  wire \i_vc_r_reg[2]_0 ;
  wire \i_x_r[1]_i_3__3 ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire \i_x_r_reg[1]_1 ;
  wire [1:0]\i_x_r_reg[1]_2 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire o_v_reg_i_3__10_n_0;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [0:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire s_out_v_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_00_[0]),
        .Q(\i_vc[3][2] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(_00_[2]),
        .Q(\i_vc[3][2] [1]),
        .R(rst));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_x_r[1]_i_2__4 
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i[3][2]_36 ),
        .I3(s_out_v_reg_reg),
        .I4(s_out_v_reg_reg_0),
        .O(\i_x_r_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  LUT6 #(
    .INIT(64'h55555555C0000000)) 
    o_v_reg_i_1__10
       (.I0(o_v_reg_reg),
        .I1(o_v_reg_i_3__10_n_0),
        .I2(\i_x_r_reg[1]_0 [1]),
        .I3(\i_x_r_reg[1]_0 [0]),
        .I4(\i[3][2]_36 ),
        .I5(o_v_reg_reg_0),
        .O(dor_o_v));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h2)) 
    o_v_reg_i_3__10
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .O(o_v_reg_i_3__10_n_0));
  token_bucket_25 regulator
       (.D({_00_[2],_00_[0]}),
        .E(E),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    s_out_v_reg_i_1__10
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .I2(\i_x_r_reg[1]_1 ),
        .I3(o_v_reg_reg),
        .O(dor_s_v));
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    waiting_for_ack_i_5__10
       (.I0(\i_x_r[1]_i_3__3 ),
        .I1(out),
        .I2(\i[3][2]_36 ),
        .I3(\i_x_r_reg[1]_0 [1]),
        .I4(\i_x_r_reg[1]_0 [0]),
        .O(\i_vc_r_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(E),
        .D(consume),
        .Q(\i[3][2]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized11
   (\i[0][3]_36 ,
    \i_ack[0][3] ,
    number_tokens_reg,
    dor_s_v,
    e_v120_out,
    e_v,
    \i_x_r_reg[1]_0 ,
    \i_y_r_reg[1]_0 ,
    \i_vc[0][3] ,
    \i_d_r_reg[31]_0 ,
    rst,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    dor_w2s,
    dor_n2s,
    s_out_v_reg_reg,
    e_v114_out,
    out,
    \fifo_head_reg[0] ,
    \fifo_head_reg[0]_0 ,
    \fifo_head_reg[0]_1 ,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[0][3]_36 ;
  output \i_ack[0][3] ;
  output [1:0]number_tokens_reg;
  output dor_s_v;
  output e_v120_out;
  output [2:0]e_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output [1:0]\i_y_r_reg[1]_0 ;
  output [1:0]\i_vc[0][3] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input dor_w2s;
  input dor_n2s;
  input s_out_v_reg_reg;
  input e_v114_out;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input \fifo_head_reg[0]_0 ;
  input \fifo_head_reg[0]_1 ;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire _05_;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire \fifo_head_reg[0] ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \i[0][3]_36 ;
  wire \i_ack[0][3] ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[0][3] ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire [2:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire \ys[3].xs[0].torus_switch_xy/e_v219_in ;

  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__29
       (.I0(e_v120_out),
        .I1(\ys[3].xs[0].torus_switch_xy/e_v219_in ),
        .I2(out[1]),
        .I3(e_v114_out),
        .I4(\i[0][3]_36 ),
        .I5(\fifo_head_reg[0]_0 ),
        .O(e_v[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__30
       (.I0(e_v120_out),
        .I1(\ys[3].xs[0].torus_switch_xy/e_v219_in ),
        .I2(out[2]),
        .I3(e_v114_out),
        .I4(\i[0][3]_36 ),
        .I5(\fifo_head_reg[0]_1 ),
        .O(e_v[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_8__8
       (.I0(e_v120_out),
        .I1(\ys[3].xs[0].torus_switch_xy/e_v219_in ),
        .I2(out[0]),
        .I3(e_v114_out),
        .I4(\i[0][3]_36 ),
        .I5(\fifo_head_reg[0] ),
        .O(e_v[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[0]),
        .Q(\i_vc[0][3] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[2]),
        .Q(\i_vc[0][3] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    o_v_reg_i_4__11
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i_y_r_reg[1]_0 [1]),
        .I3(\i_y_r_reg[1]_0 [0]),
        .O(e_v120_out));
  token_bucket_19 regulator
       (.D({_00_[2],_00_[0]}),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .dor_n2s(dor_n2s),
        .dor_w2s(dor_w2s),
        .e_v114_out(e_v114_out),
        .e_v219_in(\ys[3].xs[0].torus_switch_xy/e_v219_in ),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .\number_tokens_reg[1]_1 (\i[0][3]_36 ),
        .\number_tokens_reg[1]_2 (e_v120_out),
        .rst(rst),
        .waiting_for_ack_reg(\i_ack[0][3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    s_out_v_reg_i_1__11
       (.I0(e_v120_out),
        .I1(dor_w2s),
        .I2(dor_n2s),
        .I3(\ys[3].xs[0].torus_switch_xy/e_v219_in ),
        .I4(\i[0][3]_36 ),
        .I5(s_out_v_reg_reg),
        .O(dor_s_v));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_out_v_reg_i_2__6
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .O(\ys[3].xs[0].torus_switch_xy/e_v219_in ));
  LUT2 #(
    .INIT(4'hB)) 
    waiting_for_ack_i_1__11
       (.I0(\i_ack[0][3] ),
        .I1(\i[0][3]_36 ),
        .O(_05_));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(_05_),
        .D(consume),
        .Q(\i[0][3]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized12
   (\i[1][3]_36 ,
    \i_ack[1][3] ,
    number_tokens_reg,
    e_v120_out,
    dor_s_v,
    e_v,
    \i_x_r_reg[1]_0 ,
    \i_y_r_reg[1]_0 ,
    \i_vc[1][3] ,
    \i_d_r_reg[31]_0 ,
    rst,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    e_v114_out,
    dor_w2s,
    dor_n2s,
    s_out_v_reg_reg,
    out,
    \fifo_head_reg[0] ,
    \fifo_head_reg[0]_0 ,
    \fifo_head_reg[0]_1 ,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[1][3]_36 ;
  output \i_ack[1][3] ;
  output [1:0]number_tokens_reg;
  output e_v120_out;
  output dor_s_v;
  output [2:0]e_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output [1:0]\i_y_r_reg[1]_0 ;
  output [1:0]\i_vc[1][3] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input e_v114_out;
  input dor_w2s;
  input dor_n2s;
  input s_out_v_reg_reg;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input \fifo_head_reg[0]_0 ;
  input \fifo_head_reg[0]_1 ;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire _05_;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire \fifo_head_reg[0] ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \i[1][3]_36 ;
  wire \i_ack[1][3] ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[1][3] ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire [2:0]out;
  wire rst;
  wire s_out_v_reg_i_2__7_n_0;
  wire s_out_v_reg_reg;

  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__32
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__7_n_0),
        .I2(out[1]),
        .I3(e_v114_out),
        .I4(\i[1][3]_36 ),
        .I5(\fifo_head_reg[0]_0 ),
        .O(e_v[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__33
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__7_n_0),
        .I2(out[2]),
        .I3(e_v114_out),
        .I4(\i[1][3]_36 ),
        .I5(\fifo_head_reg[0]_1 ),
        .O(e_v[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_8__9
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__7_n_0),
        .I2(out[0]),
        .I3(e_v114_out),
        .I4(\i[1][3]_36 ),
        .I5(\fifo_head_reg[0] ),
        .O(e_v[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[0]),
        .Q(\i_vc[1][3] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[2]),
        .Q(\i_vc[1][3] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    o_v_reg_i_4__12
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i_y_r_reg[1]_0 [1]),
        .I3(\i_y_r_reg[1]_0 [0]),
        .O(e_v120_out));
  token_bucket_13 regulator
       (.D({_00_[2],_00_[0]}),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .dor_n2s(dor_n2s),
        .dor_w2s(dor_w2s),
        .e_v114_out(e_v114_out),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .\number_tokens_reg[1]_1 (\i[1][3]_36 ),
        .\number_tokens_reg[1]_2 (s_out_v_reg_i_2__7_n_0),
        .\number_tokens_reg[1]_3 (e_v120_out),
        .rst(rst),
        .waiting_for_ack_reg(\i_ack[1][3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    s_out_v_reg_i_1__12
       (.I0(e_v120_out),
        .I1(dor_w2s),
        .I2(dor_n2s),
        .I3(s_out_v_reg_i_2__7_n_0),
        .I4(\i[1][3]_36 ),
        .I5(s_out_v_reg_reg),
        .O(dor_s_v));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_out_v_reg_i_2__7
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .O(s_out_v_reg_i_2__7_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    waiting_for_ack_i_1__12
       (.I0(\i_ack[1][3] ),
        .I1(\i[1][3]_36 ),
        .O(_05_));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(_05_),
        .D(consume),
        .Q(\i[1][3]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized13
   (\i[2][3]_36 ,
    number_tokens_reg,
    \i_vc_r_reg[2]_0 ,
    \i_x_r_reg[1]_0 ,
    dor_s_v,
    \i_y_r_reg[1]_0 ,
    \i_x_r_reg[1]_1 ,
    \i_vc[2][3] ,
    \i_d_r_reg[31]_0 ,
    rst,
    E,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    \gen_vc_logic[1].credits[4]_i_4 ,
    out,
    s_out_v_reg_reg,
    s_out_v_reg_reg_0,
    s_out_v_reg_reg_1,
    s_out_v_reg_reg_2,
    \i_x_r_reg[1]_2 ,
    \i_d_r_reg[31]_1 );
  output \i[2][3]_36 ;
  output [1:0]number_tokens_reg;
  output \i_vc_r_reg[2]_0 ;
  output [1:0]\i_x_r_reg[1]_0 ;
  output dor_s_v;
  output [1:0]\i_y_r_reg[1]_0 ;
  output \i_x_r_reg[1]_1 ;
  output [1:0]\i_vc[2][3] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input [0:0]E;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input \gen_vc_logic[1].credits[4]_i_4 ;
  input [0:0]out;
  input s_out_v_reg_reg;
  input s_out_v_reg_reg_0;
  input s_out_v_reg_reg_1;
  input s_out_v_reg_reg_2;
  input [1:0]\i_x_r_reg[1]_2 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire clk;
  wire consume;
  wire dor_s_v;
  wire \gen_vc_logic[1].credits[4]_i_4 ;
  wire \i[2][3]_36 ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[2][3] ;
  wire \i_vc_r_reg[2]_0 ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire \i_x_r_reg[1]_1 ;
  wire [1:0]\i_x_r_reg[1]_2 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire [0:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire s_out_v_reg_reg_0;
  wire s_out_v_reg_reg_1;
  wire s_out_v_reg_reg_2;

  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_00_[0]),
        .Q(\i_vc[2][3] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(_00_[2]),
        .Q(\i_vc[2][3] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  LUT6 #(
    .INIT(64'h2000200000002000)) 
    o_v_reg_i_3__13
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i[2][3]_36 ),
        .I3(s_out_v_reg_reg_0),
        .I4(s_out_v_reg_reg_1),
        .I5(s_out_v_reg_reg_2),
        .O(\i_x_r_reg[1]_1 ));
  token_bucket_7 regulator
       (.D({_00_[2],_00_[0]}),
        .E(E),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .rst(rst));
  LUT4 #(
    .INIT(16'hFF70)) 
    s_out_v_reg_i_1__13
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .I2(\i_x_r_reg[1]_1 ),
        .I3(s_out_v_reg_reg),
        .O(dor_s_v));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    waiting_for_ack_i_7__5
       (.I0(\gen_vc_logic[1].credits[4]_i_4 ),
        .I1(out),
        .I2(\i[2][3]_36 ),
        .I3(\i_x_r_reg[1]_0 [1]),
        .I4(\i_x_r_reg[1]_0 [0]),
        .O(\i_vc_r_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(E),
        .D(consume),
        .Q(\i[2][3]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized14
   (\i[3][3]_36 ,
    number_tokens_reg,
    dor_o_v,
    \i_x_r_reg[1]_0 ,
    dor_s_v,
    \i_y_r_reg[1]_0 ,
    \i_x_r_reg[1]_1 ,
    \i_vc_r_reg[2]_0 ,
    \i_vc[3][3] ,
    \i_d_r_reg[31]_0 ,
    rst,
    E,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    o_v_reg_reg,
    o_v_reg_reg_0,
    s_out_v_reg_reg,
    s_out_v_reg_reg_0,
    \i_x_r[1]_i_3__4 ,
    out,
    \i_x_r_reg[1]_2 ,
    \i_d_r_reg[31]_1 );
  output \i[3][3]_36 ;
  output [1:0]number_tokens_reg;
  output dor_o_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output dor_s_v;
  output [1:0]\i_y_r_reg[1]_0 ;
  output \i_x_r_reg[1]_1 ;
  output \i_vc_r_reg[2]_0 ;
  output [1:0]\i_vc[3][3] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input [0:0]E;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input s_out_v_reg_reg;
  input s_out_v_reg_reg_0;
  input \i_x_r[1]_i_3__4 ;
  input [0:0]out;
  input [1:0]\i_x_r_reg[1]_2 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire clk;
  wire consume;
  wire dor_o_v;
  wire dor_s_v;
  wire \i[3][3]_36 ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[3][3] ;
  wire \i_vc_r_reg[2]_0 ;
  wire \i_x_r[1]_i_3__4 ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire \i_x_r_reg[1]_1 ;
  wire [1:0]\i_x_r_reg[1]_2 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire o_v_reg_i_3__14_n_0;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [0:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire s_out_v_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_00_[0]),
        .Q(\i_vc[3][3] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(_00_[2]),
        .Q(\i_vc[3][3] [1]),
        .R(rst));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_x_r[1]_i_2__6 
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i[3][3]_36 ),
        .I3(s_out_v_reg_reg),
        .I4(s_out_v_reg_reg_0),
        .O(\i_x_r_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  LUT6 #(
    .INIT(64'h55555555C0000000)) 
    o_v_reg_i_1__14
       (.I0(o_v_reg_reg),
        .I1(o_v_reg_i_3__14_n_0),
        .I2(\i_x_r_reg[1]_0 [1]),
        .I3(\i_x_r_reg[1]_0 [0]),
        .I4(\i[3][3]_36 ),
        .I5(o_v_reg_reg_0),
        .O(dor_o_v));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT2 #(
    .INIT(4'h8)) 
    o_v_reg_i_3__14
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .O(o_v_reg_i_3__14_n_0));
  token_bucket regulator
       (.D({_00_[2],_00_[0]}),
        .E(E),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    s_out_v_reg_i_1__14
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .I2(\i_x_r_reg[1]_1 ),
        .I3(o_v_reg_reg),
        .O(dor_s_v));
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    waiting_for_ack_i_5__14
       (.I0(\i_x_r[1]_i_3__4 ),
        .I1(out),
        .I2(\i[3][3]_36 ),
        .I3(\i_x_r_reg[1]_0 [1]),
        .I4(\i_x_r_reg[1]_0 [0]),
        .O(\i_vc_r_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(E),
        .D(consume),
        .Q(\i[3][3]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized2
   (Q,
    number_tokens_reg,
    \i_ack[3][0] ,
    dor_o_v,
    dor_s_v,
    \i_y_r_reg[1]_0 ,
    \i_vc_r_reg[2]_0 ,
    \i_vc[3][0] ,
    \i_d_r_reg[31]_0 ,
    rst,
    clk,
    \i_d_r_reg[0]_0 ,
    \i_d_r_reg[0]_1 ,
    \i_vc_r_reg[0]_0 ,
    D,
    \i_y_r_reg[0]_0 ,
    o_v_reg_reg,
    s_out_v_reg_reg,
    s_out_v_reg_reg_0,
    fifo_data_reg_0_31_0_5_i_18,
    out,
    \i_x_r_reg[1]_0 ,
    \i_d_r_reg[31]_1 );
  output [1:0]Q;
  output [1:0]number_tokens_reg;
  output \i_ack[3][0] ;
  output dor_o_v;
  output dor_s_v;
  output [1:0]\i_y_r_reg[1]_0 ;
  output \i_vc_r_reg[2]_0 ;
  output [1:0]\i_vc[3][0] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input clk;
  input \i_d_r_reg[0]_0 ;
  input \i_d_r_reg[0]_1 ;
  input [0:0]\i_vc_r_reg[0]_0 ;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input o_v_reg_reg;
  input s_out_v_reg_reg;
  input s_out_v_reg_reg_0;
  input fifo_data_reg_0_31_0_5_i_18;
  input [0:0]out;
  input [1:0]\i_x_r_reg[1]_0 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire _05_;
  wire clk;
  wire consume;
  wire dor_o_v;
  wire dor_s_v;
  wire fifo_data_reg_0_31_0_5_i_18;
  wire \i[3][0]_36 ;
  wire \i_ack[3][0] ;
  wire \i_d_r_reg[0]_0 ;
  wire \i_d_r_reg[0]_1 ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[3][0] ;
  wire [0:0]\i_vc_r_reg[0]_0 ;
  wire \i_vc_r_reg[2]_0 ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire o_v_reg_i_3__2_n_0;
  wire o_v_reg_reg;
  wire [0:0]out;
  wire rst;
  wire s_out_v_reg_i_2__1_n_0;
  wire s_out_v_reg_reg;
  wire s_out_v_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[0]),
        .Q(\i_vc[3][0] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[2]),
        .Q(\i_vc[3][0] [1]),
        .R(rst));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \i_x_r[1]_i_2__0 
       (.I0(\i_d_r_reg[0]_1 ),
        .I1(\i[3][0]_36 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\i_d_r_reg[0]_0 ),
        .O(\i_ack[3][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_0 [0]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_0 [1]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  LUT6 #(
    .INIT(64'h55555555C0000000)) 
    o_v_reg_i_1__2
       (.I0(o_v_reg_reg),
        .I1(o_v_reg_i_3__2_n_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\i[3][0]_36 ),
        .I5(\i_d_r_reg[0]_1 ),
        .O(dor_o_v));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h1)) 
    o_v_reg_i_3__2
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .O(o_v_reg_i_3__2_n_0));
  token_bucket_73 regulator
       (.D({_00_[2],_00_[0]}),
        .E(_05_),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .\i[3][0]_36 (\i[3][0]_36 ),
        .\i_d_r_reg[0] (\i_d_r_reg[0]_0 ),
        .\i_d_r_reg[0]_0 (\i_d_r_reg[0]_1 ),
        .\i_vc_r_reg[0] (\i_vc_r_reg[0]_0 ),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    s_out_v_reg_i_1__2
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .I2(s_out_v_reg_i_2__1_n_0),
        .I3(o_v_reg_reg),
        .O(dor_s_v));
  LUT5 #(
    .INIT(32'h80000000)) 
    s_out_v_reg_i_2__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\i[3][0]_36 ),
        .I3(s_out_v_reg_reg),
        .I4(s_out_v_reg_reg_0),
        .O(s_out_v_reg_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    waiting_for_ack_i_7__0
       (.I0(fifo_data_reg_0_31_0_5_i_18),
        .I1(out),
        .I2(\i[3][0]_36 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\i_vc_r_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(_05_),
        .D(consume),
        .Q(\i[3][0]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized3
   (\i[0][1]_36 ,
    \i_ack[0][1] ,
    number_tokens_reg,
    e_v120_out,
    dor_s_v,
    e_v,
    \i_x_r_reg[1]_0 ,
    \i_y_r_reg[1]_0 ,
    \i_vc[0][1] ,
    \i_d_r_reg[31]_0 ,
    rst,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    e_v114_out,
    dor_w2s,
    dor_n2s,
    s_out_v_reg_reg,
    out,
    \fifo_head_reg[0] ,
    \fifo_head_reg[0]_0 ,
    \fifo_head_reg[0]_1 ,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[0][1]_36 ;
  output \i_ack[0][1] ;
  output [1:0]number_tokens_reg;
  output e_v120_out;
  output dor_s_v;
  output [2:0]e_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output [1:0]\i_y_r_reg[1]_0 ;
  output [1:0]\i_vc[0][1] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input e_v114_out;
  input dor_w2s;
  input dor_n2s;
  input s_out_v_reg_reg;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input \fifo_head_reg[0]_0 ;
  input \fifo_head_reg[0]_1 ;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire _05_;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire \fifo_head_reg[0] ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \i[0][1]_36 ;
  wire \i_ack[0][1] ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[0][1] ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire [2:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire \ys[1].xs[0].torus_switch_xy/e_v219_in ;

  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__10
       (.I0(e_v120_out),
        .I1(\ys[1].xs[0].torus_switch_xy/e_v219_in ),
        .I2(out[2]),
        .I3(e_v114_out),
        .I4(\i[0][1]_36 ),
        .I5(\fifo_head_reg[0]_1 ),
        .O(e_v[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__9
       (.I0(e_v120_out),
        .I1(\ys[1].xs[0].torus_switch_xy/e_v219_in ),
        .I2(out[1]),
        .I3(e_v114_out),
        .I4(\i[0][1]_36 ),
        .I5(\fifo_head_reg[0]_0 ),
        .O(e_v[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_8__2
       (.I0(e_v120_out),
        .I1(\ys[1].xs[0].torus_switch_xy/e_v219_in ),
        .I2(out[0]),
        .I3(e_v114_out),
        .I4(\i[0][1]_36 ),
        .I5(\fifo_head_reg[0] ),
        .O(e_v[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[0]),
        .Q(\i_vc[0][1] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[2]),
        .Q(\i_vc[0][1] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    o_v_reg_i_4__3
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i_y_r_reg[1]_0 [1]),
        .I3(\i_y_r_reg[1]_0 [0]),
        .O(e_v120_out));
  token_bucket_67 regulator
       (.D({_00_[2],_00_[0]}),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .dor_n2s(dor_n2s),
        .dor_w2s(dor_w2s),
        .e_v114_out(e_v114_out),
        .e_v219_in(\ys[1].xs[0].torus_switch_xy/e_v219_in ),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .\number_tokens_reg[1]_1 (\i[0][1]_36 ),
        .\number_tokens_reg[1]_2 (e_v120_out),
        .rst(rst),
        .waiting_for_ack_reg(\i_ack[0][1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    s_out_v_reg_i_1__3
       (.I0(e_v120_out),
        .I1(dor_w2s),
        .I2(dor_n2s),
        .I3(\ys[1].xs[0].torus_switch_xy/e_v219_in ),
        .I4(\i[0][1]_36 ),
        .I5(s_out_v_reg_reg),
        .O(dor_s_v));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_out_v_reg_i_2__2
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .O(\ys[1].xs[0].torus_switch_xy/e_v219_in ));
  LUT2 #(
    .INIT(4'hB)) 
    waiting_for_ack_i_1__3
       (.I0(\i_ack[0][1] ),
        .I1(\i[0][1]_36 ),
        .O(_05_));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(_05_),
        .D(consume),
        .Q(\i[0][1]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized4
   (\i[1][1]_36 ,
    number_tokens_reg,
    dor_o_v,
    \i_x_r_reg[1]_0 ,
    dor_s_v,
    \i_y_r_reg[1]_0 ,
    \i_x_r_reg[0]_0 ,
    \i_vc_r_reg[2]_0 ,
    \i_vc[1][1] ,
    \i_d_r_reg[31]_0 ,
    rst,
    E,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    o_v_reg_reg,
    o_v_reg_reg_0,
    s_out_v_reg_reg,
    s_out_v_reg_reg_0,
    \i_x_r[1]_i_3__0 ,
    out,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[1][1]_36 ;
  output [1:0]number_tokens_reg;
  output dor_o_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output dor_s_v;
  output [1:0]\i_y_r_reg[1]_0 ;
  output \i_x_r_reg[0]_0 ;
  output \i_vc_r_reg[2]_0 ;
  output [1:0]\i_vc[1][1] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input [0:0]E;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input s_out_v_reg_reg;
  input s_out_v_reg_reg_0;
  input \i_x_r[1]_i_3__0 ;
  input [0:0]out;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire clk;
  wire consume;
  wire dor_o_v;
  wire dor_s_v;
  wire \i[1][1]_36 ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[1][1] ;
  wire \i_vc_r_reg[2]_0 ;
  wire \i_x_r[1]_i_3__0 ;
  wire \i_x_r_reg[0]_0 ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire o_v_reg_i_3__4_n_0;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [0:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire s_out_v_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_00_[0]),
        .Q(\i_vc[1][1] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(_00_[2]),
        .Q(\i_vc[1][1] [1]),
        .R(rst));
  LUT5 #(
    .INIT(32'h20000000)) 
    \i_x_r[1]_i_2__1 
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .I2(\i[1][1]_36 ),
        .I3(s_out_v_reg_reg),
        .I4(s_out_v_reg_reg_0),
        .O(\i_x_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  LUT6 #(
    .INIT(64'h5555555500C00000)) 
    o_v_reg_i_1__4
       (.I0(o_v_reg_reg),
        .I1(o_v_reg_i_3__4_n_0),
        .I2(\i_x_r_reg[1]_0 [0]),
        .I3(\i_x_r_reg[1]_0 [1]),
        .I4(\i[1][1]_36 ),
        .I5(o_v_reg_reg_0),
        .O(dor_o_v));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    o_v_reg_i_3__4
       (.I0(\i_y_r_reg[1]_0 [0]),
        .I1(\i_y_r_reg[1]_0 [1]),
        .O(o_v_reg_i_3__4_n_0));
  token_bucket_61 regulator
       (.D({_00_[2],_00_[0]}),
        .E(E),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    s_out_v_reg_i_1__4
       (.I0(\i_y_r_reg[1]_0 [0]),
        .I1(\i_y_r_reg[1]_0 [1]),
        .I2(\i_x_r_reg[0]_0 ),
        .I3(o_v_reg_reg),
        .O(dor_s_v));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    waiting_for_ack_i_9__1
       (.I0(\i_x_r[1]_i_3__0 ),
        .I1(out),
        .I2(\i[1][1]_36 ),
        .I3(\i_x_r_reg[1]_0 [0]),
        .I4(\i_x_r_reg[1]_0 [1]),
        .O(\i_vc_r_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(E),
        .D(consume),
        .Q(\i[1][1]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized5
   (\i[2][1]_36 ,
    \i_ack[2][1] ,
    number_tokens_reg,
    e_v120_out,
    dor_s_v,
    e_v,
    \i_x_r_reg[1]_0 ,
    \i_y_r_reg[1]_0 ,
    \i_vc[2][1] ,
    \i_d_r_reg[31]_0 ,
    rst,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    e_v114_out,
    dor_w2s,
    dor_n2s,
    s_out_v_reg_reg,
    out,
    \fifo_head_reg[0] ,
    \fifo_head_reg[0]_0 ,
    \fifo_head_reg[0]_1 ,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[2][1]_36 ;
  output \i_ack[2][1] ;
  output [1:0]number_tokens_reg;
  output e_v120_out;
  output dor_s_v;
  output [2:0]e_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output [1:0]\i_y_r_reg[1]_0 ;
  output [1:0]\i_vc[2][1] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input e_v114_out;
  input dor_w2s;
  input dor_n2s;
  input s_out_v_reg_reg;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input \fifo_head_reg[0]_0 ;
  input \fifo_head_reg[0]_1 ;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire _05_;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire \fifo_head_reg[0] ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \i[2][1]_36 ;
  wire \i_ack[2][1] ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[2][1] ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire [2:0]out;
  wire rst;
  wire s_out_v_reg_i_2__3_n_0;
  wire s_out_v_reg_reg;

  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__13
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__3_n_0),
        .I2(out[1]),
        .I3(e_v114_out),
        .I4(\i[2][1]_36 ),
        .I5(\fifo_head_reg[0]_0 ),
        .O(e_v[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__14
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__3_n_0),
        .I2(out[2]),
        .I3(e_v114_out),
        .I4(\i[2][1]_36 ),
        .I5(\fifo_head_reg[0]_1 ),
        .O(e_v[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_8__3
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__3_n_0),
        .I2(out[0]),
        .I3(e_v114_out),
        .I4(\i[2][1]_36 ),
        .I5(\fifo_head_reg[0] ),
        .O(e_v[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[0]),
        .Q(\i_vc[2][1] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[2]),
        .Q(\i_vc[2][1] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    o_v_reg_i_4__5
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .I2(\i_y_r_reg[1]_0 [1]),
        .I3(\i_y_r_reg[1]_0 [0]),
        .O(e_v120_out));
  token_bucket_55 regulator
       (.D({_00_[2],_00_[0]}),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .dor_n2s(dor_n2s),
        .dor_w2s(dor_w2s),
        .e_v114_out(e_v114_out),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .\number_tokens_reg[1]_1 (\i[2][1]_36 ),
        .\number_tokens_reg[1]_2 (s_out_v_reg_i_2__3_n_0),
        .\number_tokens_reg[1]_3 (e_v120_out),
        .rst(rst),
        .waiting_for_ack_reg(\i_ack[2][1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    s_out_v_reg_i_1__5
       (.I0(e_v120_out),
        .I1(dor_w2s),
        .I2(dor_n2s),
        .I3(s_out_v_reg_i_2__3_n_0),
        .I4(\i[2][1]_36 ),
        .I5(s_out_v_reg_reg),
        .O(dor_s_v));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_out_v_reg_i_2__3
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .O(s_out_v_reg_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    waiting_for_ack_i_1__5
       (.I0(\i_ack[2][1] ),
        .I1(\i[2][1]_36 ),
        .O(_05_));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(_05_),
        .D(consume),
        .Q(\i[2][1]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized6
   (\i[3][1]_36 ,
    number_tokens_reg,
    dor_o_v,
    \i_x_r_reg[1]_0 ,
    dor_s_v,
    \i_y_r_reg[1]_0 ,
    \i_x_r_reg[1]_1 ,
    \i_vc_r_reg[2]_0 ,
    \i_vc[3][1] ,
    \i_d_r_reg[31]_0 ,
    rst,
    E,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    o_v_reg_reg,
    o_v_reg_reg_0,
    s_out_v_reg_reg,
    s_out_v_reg_reg_0,
    \i_x_r[1]_i_3__1 ,
    out,
    \i_x_r_reg[1]_2 ,
    \i_d_r_reg[31]_1 );
  output \i[3][1]_36 ;
  output [1:0]number_tokens_reg;
  output dor_o_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output dor_s_v;
  output [1:0]\i_y_r_reg[1]_0 ;
  output \i_x_r_reg[1]_1 ;
  output \i_vc_r_reg[2]_0 ;
  output [1:0]\i_vc[3][1] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input [0:0]E;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input s_out_v_reg_reg;
  input s_out_v_reg_reg_0;
  input \i_x_r[1]_i_3__1 ;
  input [0:0]out;
  input [1:0]\i_x_r_reg[1]_2 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire clk;
  wire consume;
  wire dor_o_v;
  wire dor_s_v;
  wire \i[3][1]_36 ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[3][1] ;
  wire \i_vc_r_reg[2]_0 ;
  wire \i_x_r[1]_i_3__1 ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire \i_x_r_reg[1]_1 ;
  wire [1:0]\i_x_r_reg[1]_2 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire o_v_reg_i_3__6_n_0;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [0:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire s_out_v_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_00_[0]),
        .Q(\i_vc[3][1] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(_00_[2]),
        .Q(\i_vc[3][1] [1]),
        .R(rst));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_x_r[1]_i_2__2 
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i[3][1]_36 ),
        .I3(s_out_v_reg_reg),
        .I4(s_out_v_reg_reg_0),
        .O(\i_x_r_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_2 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  LUT6 #(
    .INIT(64'h55555555C0000000)) 
    o_v_reg_i_1__6
       (.I0(o_v_reg_reg),
        .I1(o_v_reg_i_3__6_n_0),
        .I2(\i_x_r_reg[1]_0 [1]),
        .I3(\i_x_r_reg[1]_0 [0]),
        .I4(\i[3][1]_36 ),
        .I5(o_v_reg_reg_0),
        .O(dor_o_v));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    o_v_reg_i_3__6
       (.I0(\i_y_r_reg[1]_0 [0]),
        .I1(\i_y_r_reg[1]_0 [1]),
        .O(o_v_reg_i_3__6_n_0));
  token_bucket_49 regulator
       (.D({_00_[2],_00_[0]}),
        .E(E),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    s_out_v_reg_i_1__6
       (.I0(\i_y_r_reg[1]_0 [0]),
        .I1(\i_y_r_reg[1]_0 [1]),
        .I2(\i_x_r_reg[1]_1 ),
        .I3(o_v_reg_reg),
        .O(dor_s_v));
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    waiting_for_ack_i_5__6
       (.I0(\i_x_r[1]_i_3__1 ),
        .I1(out),
        .I2(\i[3][1]_36 ),
        .I3(\i_x_r_reg[1]_0 [1]),
        .I4(\i_x_r_reg[1]_0 [0]),
        .O(\i_vc_r_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(E),
        .D(consume),
        .Q(\i[3][1]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized7
   (\i[0][2]_36 ,
    \i_ack[0][2] ,
    number_tokens_reg,
    e_v120_out,
    dor_s_v,
    e_v,
    \i_x_r_reg[1]_0 ,
    \i_y_r_reg[1]_0 ,
    \i_vc[0][2] ,
    \i_d_r_reg[31]_0 ,
    rst,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    e_v114_out,
    dor_w2s,
    dor_n2s,
    s_out_v_reg_reg,
    out,
    \fifo_head_reg[0] ,
    \fifo_head_reg[0]_0 ,
    \fifo_head_reg[0]_1 ,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[0][2]_36 ;
  output \i_ack[0][2] ;
  output [1:0]number_tokens_reg;
  output e_v120_out;
  output dor_s_v;
  output [2:0]e_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output [1:0]\i_y_r_reg[1]_0 ;
  output [1:0]\i_vc[0][2] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input e_v114_out;
  input dor_w2s;
  input dor_n2s;
  input s_out_v_reg_reg;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input \fifo_head_reg[0]_0 ;
  input \fifo_head_reg[0]_1 ;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire _05_;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire \fifo_head_reg[0] ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \i[0][2]_36 ;
  wire \i_ack[0][2] ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[0][2] ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire [2:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire \ys[2].xs[0].torus_switch_xy/e_v219_in ;

  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__19
       (.I0(e_v120_out),
        .I1(\ys[2].xs[0].torus_switch_xy/e_v219_in ),
        .I2(out[1]),
        .I3(e_v114_out),
        .I4(\i[0][2]_36 ),
        .I5(\fifo_head_reg[0]_0 ),
        .O(e_v[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__20
       (.I0(e_v120_out),
        .I1(\ys[2].xs[0].torus_switch_xy/e_v219_in ),
        .I2(out[2]),
        .I3(e_v114_out),
        .I4(\i[0][2]_36 ),
        .I5(\fifo_head_reg[0]_1 ),
        .O(e_v[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_8__5
       (.I0(e_v120_out),
        .I1(\ys[2].xs[0].torus_switch_xy/e_v219_in ),
        .I2(out[0]),
        .I3(e_v114_out),
        .I4(\i[0][2]_36 ),
        .I5(\fifo_head_reg[0] ),
        .O(e_v[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[0]),
        .Q(\i_vc[0][2] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[2]),
        .Q(\i_vc[0][2] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    o_v_reg_i_4__7
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .I2(\i_y_r_reg[1]_0 [0]),
        .I3(\i_y_r_reg[1]_0 [1]),
        .O(e_v120_out));
  token_bucket_43 regulator
       (.D({_00_[2],_00_[0]}),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .dor_n2s(dor_n2s),
        .dor_w2s(dor_w2s),
        .e_v114_out(e_v114_out),
        .e_v219_in(\ys[2].xs[0].torus_switch_xy/e_v219_in ),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .\number_tokens_reg[1]_1 (\i[0][2]_36 ),
        .\number_tokens_reg[1]_2 (e_v120_out),
        .rst(rst),
        .waiting_for_ack_reg(\i_ack[0][2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    s_out_v_reg_i_1__7
       (.I0(e_v120_out),
        .I1(dor_w2s),
        .I2(dor_n2s),
        .I3(\ys[2].xs[0].torus_switch_xy/e_v219_in ),
        .I4(\i[0][2]_36 ),
        .I5(s_out_v_reg_reg),
        .O(dor_s_v));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_out_v_reg_i_2__4
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .O(\ys[2].xs[0].torus_switch_xy/e_v219_in ));
  LUT2 #(
    .INIT(4'hB)) 
    waiting_for_ack_i_1__7
       (.I0(\i_ack[0][2] ),
        .I1(\i[0][2]_36 ),
        .O(_05_));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(_05_),
        .D(consume),
        .Q(\i[0][2]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized8
   (\i[1][2]_36 ,
    number_tokens_reg,
    dor_o_v,
    \i_x_r_reg[1]_0 ,
    dor_s_v,
    \i_y_r_reg[1]_0 ,
    \i_x_r_reg[0]_0 ,
    \i_vc_r_reg[2]_0 ,
    \i_vc[1][2] ,
    \i_d_r_reg[31]_0 ,
    rst,
    E,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    o_v_reg_reg,
    o_v_reg_reg_0,
    s_out_v_reg_reg,
    s_out_v_reg_reg_0,
    \i_x_r[1]_i_3__2 ,
    out,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[1][2]_36 ;
  output [1:0]number_tokens_reg;
  output dor_o_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output dor_s_v;
  output [1:0]\i_y_r_reg[1]_0 ;
  output \i_x_r_reg[0]_0 ;
  output \i_vc_r_reg[2]_0 ;
  output [1:0]\i_vc[1][2] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input [0:0]E;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input s_out_v_reg_reg;
  input s_out_v_reg_reg_0;
  input \i_x_r[1]_i_3__2 ;
  input [0:0]out;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire clk;
  wire consume;
  wire dor_o_v;
  wire dor_s_v;
  wire \i[1][2]_36 ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[1][2] ;
  wire \i_vc_r_reg[2]_0 ;
  wire \i_x_r[1]_i_3__2 ;
  wire \i_x_r_reg[0]_0 ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire o_v_reg_i_3__8_n_0;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [0:0]out;
  wire rst;
  wire s_out_v_reg_reg;
  wire s_out_v_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_00_[0]),
        .Q(\i_vc[1][2] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(_00_[2]),
        .Q(\i_vc[1][2] [1]),
        .R(rst));
  LUT5 #(
    .INIT(32'h20000000)) 
    \i_x_r[1]_i_2__3 
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .I2(\i[1][2]_36 ),
        .I3(s_out_v_reg_reg),
        .I4(s_out_v_reg_reg_0),
        .O(\i_x_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  LUT6 #(
    .INIT(64'h5555555500C00000)) 
    o_v_reg_i_1__8
       (.I0(o_v_reg_reg),
        .I1(o_v_reg_i_3__8_n_0),
        .I2(\i_x_r_reg[1]_0 [0]),
        .I3(\i_x_r_reg[1]_0 [1]),
        .I4(\i[1][2]_36 ),
        .I5(o_v_reg_reg_0),
        .O(dor_o_v));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h2)) 
    o_v_reg_i_3__8
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .O(o_v_reg_i_3__8_n_0));
  token_bucket_37 regulator
       (.D({_00_[2],_00_[0]}),
        .E(E),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    s_out_v_reg_i_1__8
       (.I0(\i_y_r_reg[1]_0 [1]),
        .I1(\i_y_r_reg[1]_0 [0]),
        .I2(\i_x_r_reg[0]_0 ),
        .I3(o_v_reg_reg),
        .O(dor_s_v));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    waiting_for_ack_i_9__3
       (.I0(\i_x_r[1]_i_3__2 ),
        .I1(out),
        .I2(\i[1][2]_36 ),
        .I3(\i_x_r_reg[1]_0 [0]),
        .I4(\i_x_r_reg[1]_0 [1]),
        .O(\i_vc_r_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(E),
        .D(consume),
        .Q(\i[1][2]_36 ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "client" *) 
module client__parameterized9
   (\i[2][2]_36 ,
    \i_ack[2][2] ,
    number_tokens_reg,
    e_v120_out,
    dor_s_v,
    e_v,
    \i_x_r_reg[1]_0 ,
    \i_y_r_reg[1]_0 ,
    \i_vc[2][2] ,
    \i_d_r_reg[31]_0 ,
    rst,
    clk,
    Q,
    D,
    \i_y_r_reg[0]_0 ,
    e_v114_out,
    dor_w2s,
    dor_n2s,
    s_out_v_reg_reg,
    out,
    \fifo_head_reg[0] ,
    \fifo_head_reg[0]_0 ,
    \fifo_head_reg[0]_1 ,
    \i_x_r_reg[1]_1 ,
    \i_d_r_reg[31]_1 );
  output \i[2][2]_36 ;
  output \i_ack[2][2] ;
  output [1:0]number_tokens_reg;
  output e_v120_out;
  output dor_s_v;
  output [2:0]e_v;
  output [1:0]\i_x_r_reg[1]_0 ;
  output [1:0]\i_y_r_reg[1]_0 ;
  output [1:0]\i_vc[2][2] ;
  output [31:0]\i_d_r_reg[31]_0 ;
  input rst;
  input clk;
  input [0:0]Q;
  input [0:0]D;
  input [0:0]\i_y_r_reg[0]_0 ;
  input e_v114_out;
  input dor_w2s;
  input dor_n2s;
  input s_out_v_reg_reg;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input \fifo_head_reg[0]_0 ;
  input \fifo_head_reg[0]_1 ;
  input [1:0]\i_x_r_reg[1]_1 ;
  input [31:0]\i_d_r_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [2:0]_00_;
  wire [0:0]_02_;
  wire _05_;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire \fifo_head_reg[0] ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \i[2][2]_36 ;
  wire \i_ack[2][2] ;
  wire [31:0]\i_d_r_reg[31]_0 ;
  wire [31:0]\i_d_r_reg[31]_1 ;
  wire [1:0]\i_vc[2][2] ;
  wire [1:0]\i_x_r_reg[1]_0 ;
  wire [1:0]\i_x_r_reg[1]_1 ;
  wire [0:0]\i_y_r_reg[0]_0 ;
  wire [1:0]\i_y_r_reg[1]_0 ;
  wire [1:0]number_tokens_reg;
  wire [2:0]out;
  wire rst;
  wire s_out_v_reg_i_2__5_n_0;
  wire s_out_v_reg_reg;

  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__23
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__5_n_0),
        .I2(out[1]),
        .I3(e_v114_out),
        .I4(\i[2][2]_36 ),
        .I5(\fifo_head_reg[0]_0 ),
        .O(e_v[1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_2__24
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__5_n_0),
        .I2(out[2]),
        .I3(e_v114_out),
        .I4(\i[2][2]_36 ),
        .I5(\fifo_head_reg[0]_1 ),
        .O(e_v[2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    fifo_data_reg_0_31_0_5_i_8__6
       (.I0(e_v120_out),
        .I1(s_out_v_reg_i_2__5_n_0),
        .I2(out[0]),
        .I3(e_v114_out),
        .I4(\i[2][2]_36 ),
        .I5(\fifo_head_reg[0] ),
        .O(e_v[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [0]),
        .Q(\i_d_r_reg[31]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[10] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [10]),
        .Q(\i_d_r_reg[31]_0 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[11] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [11]),
        .Q(\i_d_r_reg[31]_0 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[12] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [12]),
        .Q(\i_d_r_reg[31]_0 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[13] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [13]),
        .Q(\i_d_r_reg[31]_0 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[14] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [14]),
        .Q(\i_d_r_reg[31]_0 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[15] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [15]),
        .Q(\i_d_r_reg[31]_0 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[16] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [16]),
        .Q(\i_d_r_reg[31]_0 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[17] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [17]),
        .Q(\i_d_r_reg[31]_0 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[18] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [18]),
        .Q(\i_d_r_reg[31]_0 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[19] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [19]),
        .Q(\i_d_r_reg[31]_0 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [1]),
        .Q(\i_d_r_reg[31]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[20] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [20]),
        .Q(\i_d_r_reg[31]_0 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[21] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [21]),
        .Q(\i_d_r_reg[31]_0 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[22] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [22]),
        .Q(\i_d_r_reg[31]_0 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[23] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [23]),
        .Q(\i_d_r_reg[31]_0 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[24] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [24]),
        .Q(\i_d_r_reg[31]_0 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[25] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [25]),
        .Q(\i_d_r_reg[31]_0 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[26] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [26]),
        .Q(\i_d_r_reg[31]_0 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[27] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [27]),
        .Q(\i_d_r_reg[31]_0 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[28] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [28]),
        .Q(\i_d_r_reg[31]_0 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[29] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [29]),
        .Q(\i_d_r_reg[31]_0 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [2]),
        .Q(\i_d_r_reg[31]_0 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[30] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [30]),
        .Q(\i_d_r_reg[31]_0 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[31] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [31]),
        .Q(\i_d_r_reg[31]_0 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[3] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [3]),
        .Q(\i_d_r_reg[31]_0 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[4] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [4]),
        .Q(\i_d_r_reg[31]_0 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[5] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [5]),
        .Q(\i_d_r_reg[31]_0 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[6] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [6]),
        .Q(\i_d_r_reg[31]_0 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[7] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [7]),
        .Q(\i_d_r_reg[31]_0 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[8] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [8]),
        .Q(\i_d_r_reg[31]_0 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_d_r_reg[9] 
       (.C(clk),
        .CE(_05_),
        .D(\i_d_r_reg[31]_1 [9]),
        .Q(\i_d_r_reg[31]_0 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[0]),
        .Q(\i_vc[2][2] [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_vc_r_reg[2] 
       (.C(clk),
        .CE(_05_),
        .D(_00_[2]),
        .Q(\i_vc[2][2] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [0]),
        .Q(\i_x_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_x_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(\i_x_r_reg[1]_1 [1]),
        .Q(\i_x_r_reg[1]_0 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[0] 
       (.C(clk),
        .CE(_05_),
        .D(_02_),
        .Q(\i_y_r_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \i_y_r_reg[1] 
       (.C(clk),
        .CE(_05_),
        .D(D),
        .Q(\i_y_r_reg[1]_0 [1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    o_v_reg_i_4__9
       (.I0(\i_x_r_reg[1]_0 [0]),
        .I1(\i_x_r_reg[1]_0 [1]),
        .I2(\i_y_r_reg[1]_0 [0]),
        .I3(\i_y_r_reg[1]_0 [1]),
        .O(e_v120_out));
  token_bucket_31 regulator
       (.D({_00_[2],_00_[0]}),
        .Q(Q),
        .clk(clk),
        .consume(consume),
        .dor_n2s(dor_n2s),
        .dor_w2s(dor_w2s),
        .e_v114_out(e_v114_out),
        .\i_y_r_reg[0] (\i_y_r_reg[0]_0 ),
        .\number_tokens_reg[0]_0 (number_tokens_reg[0]),
        .\number_tokens_reg[0]_1 (_02_),
        .\number_tokens_reg[1]_0 (number_tokens_reg[1]),
        .\number_tokens_reg[1]_1 (\i[2][2]_36 ),
        .\number_tokens_reg[1]_2 (s_out_v_reg_i_2__5_n_0),
        .\number_tokens_reg[1]_3 (e_v120_out),
        .rst(rst),
        .waiting_for_ack_reg(\i_ack[2][2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    s_out_v_reg_i_1__9
       (.I0(e_v120_out),
        .I1(dor_w2s),
        .I2(dor_n2s),
        .I3(s_out_v_reg_i_2__5_n_0),
        .I4(\i[2][2]_36 ),
        .I5(s_out_v_reg_reg),
        .O(dor_s_v));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_out_v_reg_i_2__5
       (.I0(\i_x_r_reg[1]_0 [1]),
        .I1(\i_x_r_reg[1]_0 [0]),
        .O(s_out_v_reg_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    waiting_for_ack_i_1__9
       (.I0(\i_ack[2][2] ),
        .I1(\i[2][2]_36 ),
        .O(_05_));
  FDRE #(
    .INIT(1'b0)) 
    waiting_for_ack_reg
       (.C(clk),
        .CE(_05_),
        .D(consume),
        .Q(\i[2][2]_36 ),
        .R(rst));
endmodule

module credit_bp_rx
   (o_empty_reg,
    E,
    o_empty_reg_0,
    n_in_v_reg_reg,
    \n_in_x_reg_reg[1] ,
    \ys[3].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_0 ,
    \grant_reg[1]_0 ,
    \grant_reg[0]_0 ,
    \i_x_r_reg[1] ,
    s_msg,
    o_empty_reg_1,
    n_in_v_reg_reg_0,
    \fifo_tail_reg[3] ,
    \fifo_tail_reg[0] ,
    \grant_reg[2]_1 ,
    \grant_reg[1]_1 ,
    rst,
    clk,
    \ys[3].xs[2].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[3][3]_36 ,
    o_empty_reg_2,
    out,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \fifo_tail[0]_i_3__3 ,
    fifo_data_reg_0_31_0_5_i_16__2,
    fifo_data_reg_0_31_0_5_i_16__2_0,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    o_empty_reg_3,
    \gen_vc_logic[2].credits_reg[4] ,
    i_wdata);
  output [0:0]o_empty_reg;
  output [0:0]E;
  output o_empty_reg_0;
  output n_in_v_reg_reg;
  output \n_in_x_reg_reg[1] ;
  output [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[2]_0 ;
  output \grant_reg[1]_0 ;
  output \grant_reg[0]_0 ;
  output [35:0]\i_x_r_reg[1] ;
  output [35:0]s_msg;
  output o_empty_reg_1;
  output n_in_v_reg_reg_0;
  output \fifo_tail_reg[3] ;
  output \fifo_tail_reg[0] ;
  output [0:0]\grant_reg[2]_1 ;
  output [0:0]\grant_reg[1]_1 ;
  input rst;
  input clk;
  input [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[3][3]_36 ;
  input o_empty_reg_2;
  input [2:0]out;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \fifo_tail[0]_i_3__3 ;
  input fifo_data_reg_0_31_0_5_i_16__2;
  input fifo_data_reg_0_31_0_5_i_16__2_0;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input o_empty_reg_3;
  input \gen_vc_logic[2].credits_reg[4] ;
  input [35:0]i_wdata;

  wire [0:0]E;
  wire clk;
  wire [5:1]double_grant1;
  wire fifo_data_reg_0_31_0_5_i_16__2;
  wire fifo_data_reg_0_31_0_5_i_16__2_0;
  wire \fifo_tail[0]_i_3__3 ;
  wire \fifo_tail_reg[0] ;
  wire \fifo_tail_reg[3] ;
  wire \gen_vc_logic[0].vc_fifo_n_2 ;
  wire \gen_vc_logic[0].vc_fifo_n_3 ;
  wire \gen_vc_logic[0].vc_fifo_n_6 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_2 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].credits_reg[4] ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_4 ;
  wire \gen_vc_logic[2].vc_fifo_n_5 ;
  wire \gen_vc_logic[2].vc_fifo_n_88 ;
  wire \gen_vc_logic[2].vc_fifo_n_89 ;
  wire \grant_base[0]_i_1__11_n_0 ;
  wire \grant_base[1]_i_1__11_n_0 ;
  wire \grant_base[2]_i_1__11_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[1]_0 ;
  wire [0:0]\grant_reg[1]_1 ;
  wire \grant_reg[2]_0 ;
  wire [0:0]\grant_reg[2]_1 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[3][3]_36 ;
  wire [35:0]i_wdata;
  wire [35:0]\i_x_r_reg[1] ;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[1] ;
  wire [35:0]n_msg;
  wire o_empty;
  wire [0:0]o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;

  fifo32 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_6 ),
        .D(\gen_vc_logic[0].vc_fifo_n_9 ),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_2 }),
        .O(double_grant1[2:1]),
        .Q({p_2_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_89 ,\gen_vc_logic[1].vc_fifo_n_6 }),
        .clk(clk),
        .fifo_data_reg_0_31_0_5_i_16__2(fifo_data_reg_0_31_0_5_i_16__2),
        .fifo_data_reg_0_31_0_5_i_16__2_0(fifo_data_reg_0_31_0_5_i_16__2_0),
        .fifo_data_reg_0_31_0_5_i_16__2_1(\gen_vc_logic[2].vc_fifo_n_0 ),
        .\fifo_tail_reg[0]_0 (\fifo_tail_reg[0] ),
        .\fifo_tail_reg[3]_0 (\fifo_tail_reg[3] ),
        .\fifo_tail_reg[4]_0 (\gen_vc_logic[2].vc_fifo_n_5 ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\grant_reg[0]_0 (\gen_vc_logic[0].vc_fifo_n_3 ),
        .\grant_reg[2]_i_3__3_0 (\grant_base_reg_n_0_[0] ),
        .i_wdata(i_wdata),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(o_empty_reg_3),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\ys[3].xs[2].noc_if_inst_east\.vc_target (\ys[3].xs[2].noc_if_inst_east\.vc_target [0]));
  fifo32_0 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_6 ),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .DI(\gen_vc_logic[1].vc_fifo_n_2 ),
        .O(double_grant1[5]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_6 ),
        .clk(clk),
        .\fifo_tail_reg[4]_0 (\gen_vc_logic[2].vc_fifo_n_5 ),
        .\grant_reg[1] (\grant_reg[1]_1 ),
        .\grant_reg[1]_0 (double_grant1[1]),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .\grant_reg[2]_i_3__3 (\grant_base_reg_n_0_[1] ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1] ),
        .n_msg(n_msg[35:32]),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_2),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\ys[3].xs[2].noc_if_inst_east\.vc_target (\ys[3].xs[2].noc_if_inst_east\.vc_target [1]));
  fifo32_1 \gen_vc_logic[2].vc_fifo 
       (.D(\gen_vc_logic[2].vc_fifo_n_88 ),
        .DI(\gen_vc_logic[2].req_reg ),
        .E(E),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_89 ),
        .clk(clk),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .fifo_data_reg_0_31_30_35_i_5__14_0(\rdata_e[0]_0 ),
        .\fifo_tail[0]_i_3__3_0 (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\fifo_tail[0]_i_3__3_1 (\fifo_tail[0]_i_3__3 ),
        .\gen_vc_logic[2].credits_reg[4] (\gen_vc_logic[2].credits_reg[4] ),
        .\grant_base_reg[1] (\gen_vc_logic[0].vc_fifo_n_3 ),
        .\grant_base_reg[1]_0 (\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_reg[0] (\grant_reg[0]_0 ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\grant_reg[2]_0 ),
        .\grant_reg[2]_0 (\grant_reg[2]_1 ),
        .\grant_reg[2]_i_3__3 (\grant_base_reg_n_0_[2] ),
        .\i[3][3]_36 (\i[3][3]_36 ),
        .i_wdata(i_wdata),
        .\i_x_r_reg[1] (\i_x_r_reg[1] ),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .\n_in_x_reg_reg[1] (\gen_vc_logic[2].vc_fifo_n_5 ),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(\gen_vc_logic[2].vc_fifo_n_4 ),
        .o_empty_reg_3(o_empty_reg_1),
        .o_rdata(\rdata_e[1]_1 ),
        .o_v_reg_reg(o_v_reg_reg),
        .o_v_reg_reg_0(o_v_reg_reg_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[0] (\n_in_x_reg_reg[1] ),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .waiting_for_ack_reg(waiting_for_ack_reg),
        .waiting_for_ack_reg_0(waiting_for_ack_reg_0),
        .\ys[3].xs[2].noc_if_inst_east\.vc_target (\ys[3].xs[2].noc_if_inst_east\.vc_target [2]),
        .\ys[3].xs[3].noc_if_inst_east\.vc_target (\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8B8BB)) 
    \grant_base[0]_i_1__11 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_4 ),
        .I2(\gen_vc_logic[2].vc_fifo_n_88 ),
        .I3(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I4(\gen_vc_logic[0].vc_fifo_n_9 ),
        .I5(rst),
        .O(\grant_base[0]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[1]_i_1__11 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_4 ),
        .I2(\gen_vc_logic[0].vc_fifo_n_9 ),
        .I3(rst),
        .O(\grant_base[1]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[2]_i_1__11 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_4 ),
        .I2(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I3(rst),
        .O(\grant_base[2]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__11_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__11_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__11_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_9 ),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_88 ),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_15
   (n_in_v_reg_reg,
    n_in_v_reg_reg_0,
    dor_o_v,
    o_empty_reg,
    s_msg,
    e_v114_out,
    i_wdata,
    o_empty_reg_0,
    o_empty_reg_1,
    \grant_reg[1]_0 ,
    o_empty_reg_2,
    E,
    o_empty_reg_3,
    o_empty_reg_4,
    rst,
    clk,
    s_v3_out,
    e_v120_out,
    \i[0][3]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    n_in_v_reg,
    \fifo_tail_reg[4] ,
    e_v213_in,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty_reg_5,
    o_empty_reg_6,
    o_empty_reg_7,
    \ys[3].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__5 );
  output n_in_v_reg_reg;
  output n_in_v_reg_reg_0;
  output dor_o_v;
  output o_empty_reg;
  output [35:0]s_msg;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output \grant_reg[1]_0 ;
  output o_empty_reg_2;
  output [0:0]E;
  output [0:0]o_empty_reg_3;
  output [0:0]o_empty_reg_4;
  input rst;
  input clk;
  input s_v3_out;
  input e_v120_out;
  input \i[0][3]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input n_in_v_reg;
  input \fifo_tail_reg[4] ;
  input e_v213_in;
  input \gen_vc_logic[2].has_credit__3 ;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input o_empty_reg_7;
  input [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__5 ;

  wire [0:0]E;
  wire clk;
  wire \dor_credit_inst/e_v1__1 ;
  wire dor_o_v;
  wire [5:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire \fifo_tail_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_4 ;
  wire \gen_vc_logic[1].vc_fifo_n_7 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_86 ;
  wire [2:2]grant_base;
  wire \grant_base[0]_i_1__9_n_0 ;
  wire \grant_base[1]_i_1__9_n_0 ;
  wire \grant_base[2]_i_1__9_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[0][3]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [2:0]next_grant;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire [0:0]o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire o_empty_reg_7;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__5 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;

  fifo32_16 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[0]),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_4 }),
        .E(E),
        .O(double_grant1[3:0]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_86 ,\gen_vc_logic[1].vc_fifo_n_7 }),
        .clk(clk),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .fifo_data_reg_0_31_0_5_i_10__8(\gen_vc_logic[2].vc_fifo_n_0 ),
        .fifo_data_reg_0_31_0_5_i_10__8_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_i_4__5_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_9 ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg_5),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__5 (\s_out_x_reg[0]_i_2__5 ),
        .w_b(w_b),
        .\ys[3].xs[3].noc_if_inst_east\.vc_target (\ys[3].xs[3].noc_if_inst_east\.vc_target [0]));
  fifo32_17 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[1]),
        .DI(\gen_vc_logic[1].vc_fifo_n_4 ),
        .O(double_grant1[1]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_7 ),
        .clk(clk),
        .\grant_base_reg[2]_i_4__5 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(double_grant1[5:4]),
        .o_empty_reg_2(o_empty_reg_3),
        .o_empty_reg_3(o_empty_reg_6),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__5 (\s_out_x_reg[0]_i_2__5 ),
        .w_b(w_b),
        .\ys[3].xs[3].noc_if_inst_east\.vc_target (\ys[3].xs[3].noc_if_inst_east\.vc_target [1]));
  fifo32_18 \gen_vc_logic[2].vc_fifo 
       (.D(next_grant[1:0]),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_86 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .e_v213_in(e_v213_in),
        .fifo_data_reg_0_31_0_5_i_2__29(\grant_reg[1]_0 ),
        .fifo_data_reg_0_31_0_5_i_8__8(\gen_vc_logic[0].vc_fifo_n_9 ),
        .\fifo_tail_reg[4]_0 (\fifo_tail_reg[4] ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[2]_i_4__5 (\grant_base_reg_n_0_[2] ),
        .\i[0][3]_36 (\i[0][3]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg),
        .o_empty_reg_2(next_grant[2]),
        .o_empty_reg_3(o_empty_reg_0),
        .o_empty_reg_4(o_empty_reg_1),
        .o_empty_reg_5(o_empty_reg_2),
        .o_empty_reg_6(o_empty_reg_4),
        .o_empty_reg_7(o_empty_reg_7),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg[0]_i_2__5_0 (\s_out_x_reg[0]_i_2__5 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\s_out_x_reg_reg[1]_0 (\rdata_e[0]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .s_v3_out(s_v3_out),
        .w_b(w_b),
        .\ys[3].xs[3].noc_if_inst_east\.vc_target (\ys[3].xs[3].noc_if_inst_east\.vc_target [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888B8B8B)) 
    \grant_base[0]_i_1__9 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(w_b),
        .I2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .I3(double_grant1[5]),
        .I4(double_grant1[2]),
        .I5(grant_base),
        .O(\grant_base[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[1]_i_1__9 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(w_b),
        .I2(o_empty),
        .I3(double_grant1[3]),
        .I4(double_grant1[0]),
        .I5(grant_base),
        .O(\grant_base[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[2]_i_1__9 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(w_b),
        .I2(\gen_vc_logic[1].vc_fifo_n_0 ),
        .I3(double_grant1[4]),
        .I4(double_grant1[1]),
        .I5(grant_base),
        .O(\grant_base[2]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__9_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__9_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__9_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[0]),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[1]),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[2]),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_21
   (\grant_reg[1]_0 ,
    o_empty_reg,
    E,
    \i_x_r_reg[1] ,
    o_empty_reg_0,
    n_in_v_reg_reg,
    \n_in_x_reg_reg[1] ,
    \ys[2].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_0 ,
    \grant_reg[1]_1 ,
    \grant_reg[0]_0 ,
    \i_x_r_reg[1]_0 ,
    s_msg,
    o_empty_reg_1,
    n_in_v_reg_reg_0,
    rst,
    clk,
    \ys[2].xs[2].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[3][2]_36 ,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    out,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \fifo_tail[0]_i_3__2 ,
    fifo_data_reg_0_31_0_5_i_16__1,
    fifo_data_reg_0_31_0_5_i_16__1_0,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    i_wdata);
  output \grant_reg[1]_0 ;
  output o_empty_reg;
  output [0:0]E;
  output [0:0]\i_x_r_reg[1] ;
  output o_empty_reg_0;
  output n_in_v_reg_reg;
  output \n_in_x_reg_reg[1] ;
  output [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[2]_0 ;
  output \grant_reg[1]_1 ;
  output \grant_reg[0]_0 ;
  output [35:0]\i_x_r_reg[1]_0 ;
  output [35:0]s_msg;
  output o_empty_reg_1;
  output n_in_v_reg_reg_0;
  input rst;
  input clk;
  input [2:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[3][2]_36 ;
  input [1:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input [2:0]out;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \fifo_tail[0]_i_3__2 ;
  input fifo_data_reg_0_31_0_5_i_16__1;
  input fifo_data_reg_0_31_0_5_i_16__1_0;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]i_wdata;

  wire [0:0]E;
  wire clk;
  wire [5:1]double_grant1;
  wire [1:0]e_v;
  wire fifo_data_reg_0_31_0_5_i_16__1;
  wire fifo_data_reg_0_31_0_5_i_16__1_0;
  wire \fifo_tail[0]_i_3__2 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_2 ;
  wire \gen_vc_logic[0].vc_fifo_n_3 ;
  wire \gen_vc_logic[0].vc_fifo_n_4 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].vc_fifo_n_1 ;
  wire \gen_vc_logic[1].vc_fifo_n_3 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_5 ;
  wire \gen_vc_logic[2].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].vc_fifo_n_88 ;
  wire \gen_vc_logic[2].vc_fifo_n_89 ;
  wire \grant_base[0]_i_1__8_n_0 ;
  wire \grant_base[1]_i_1__8_n_0 ;
  wire \grant_base[2]_i_1__8_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg[1]_1 ;
  wire \grant_reg[2]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[3][2]_36 ;
  wire [35:0]i_wdata;
  wire [0:0]\i_x_r_reg[1] ;
  wire [35:0]\i_x_r_reg[1]_0 ;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[1] ;
  wire [35:0]n_msg;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [2:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;

  fifo32_22 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_4 ),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_3 }),
        .O(double_grant1[2:1]),
        .Q({p_2_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_89 ,\gen_vc_logic[1].vc_fifo_n_6 }),
        .clk(clk),
        .e_v(e_v[0]),
        .fifo_data_reg_0_31_0_5_i_16__1(fifo_data_reg_0_31_0_5_i_16__1),
        .fifo_data_reg_0_31_0_5_i_16__1_0(fifo_data_reg_0_31_0_5_i_16__1_0),
        .fifo_data_reg_0_31_0_5_i_16__1_1(\gen_vc_logic[2].vc_fifo_n_0 ),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_6 ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\grant_reg[0]_0 (\gen_vc_logic[0].vc_fifo_n_3 ),
        .\grant_reg[2]_i_3__2_0 (\grant_base_reg_n_0_[0] ),
        .i_wdata(i_wdata),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\ys[2].xs[2].noc_if_inst_east\.vc_target (\ys[2].xs[2].noc_if_inst_east\.vc_target [0]));
  fifo32_23 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_4 ),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .DI(\gen_vc_logic[1].vc_fifo_n_3 ),
        .O(double_grant1[5]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_6 ),
        .clk(clk),
        .e_v(e_v[1]),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_6 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[1]_0 (double_grant1[1]),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .\grant_reg[2]_i_3__2 (\grant_base_reg_n_0_[1] ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1] ),
        .n_msg(n_msg[35:32]),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_1 ),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\ys[2].xs[2].noc_if_inst_east\.vc_target (\ys[2].xs[2].noc_if_inst_east\.vc_target [1]));
  fifo32_24 \gen_vc_logic[2].vc_fifo 
       (.D(\gen_vc_logic[2].vc_fifo_n_88 ),
        .DI(\gen_vc_logic[2].req_reg ),
        .E(E),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_89 ),
        .clk(clk),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .fifo_data_reg_0_31_30_35_i_5__10_0(\rdata_e[0]_0 ),
        .\fifo_tail[0]_i_3__2_0 (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\fifo_tail[0]_i_3__2_1 (\fifo_tail[0]_i_3__2 ),
        .\grant_base_reg[1] (\gen_vc_logic[0].vc_fifo_n_3 ),
        .\grant_base_reg[1]_0 (\gen_vc_logic[1].vc_fifo_n_1 ),
        .\grant_reg[0] (\grant_reg[0]_0 ),
        .\grant_reg[1] (\grant_reg[1]_1 ),
        .\grant_reg[2] (\grant_reg[2]_0 ),
        .\grant_reg[2]_i_3__2 (\grant_base_reg_n_0_[2] ),
        .\i[3][2]_36 (\i[3][2]_36 ),
        .i_wdata(i_wdata),
        .\i_x_r_reg[1] (\i_x_r_reg[1] ),
        .\i_x_r_reg[1]_0 (\i_x_r_reg[1]_0 ),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .\n_in_x_reg_reg[1] (\gen_vc_logic[2].vc_fifo_n_6 ),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(\gen_vc_logic[2].vc_fifo_n_5 ),
        .o_empty_reg_3(o_empty_reg_1),
        .o_rdata(\rdata_e[1]_1 ),
        .o_v_reg_reg(o_v_reg_reg),
        .o_v_reg_reg_0(o_v_reg_reg_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[0] (\n_in_x_reg_reg[1] ),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .waiting_for_ack_reg(waiting_for_ack_reg),
        .waiting_for_ack_reg_0(waiting_for_ack_reg_0),
        .\ys[2].xs[2].noc_if_inst_east\.vc_target (\ys[2].xs[2].noc_if_inst_east\.vc_target [2]),
        .\ys[2].xs[3].noc_if_inst_east\.vc_target (\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8B8BB)) 
    \grant_base[0]_i_1__8 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_5 ),
        .I2(\gen_vc_logic[2].vc_fifo_n_88 ),
        .I3(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I4(\gen_vc_logic[0].vc_fifo_n_7 ),
        .I5(rst),
        .O(\grant_base[0]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[1]_i_1__8 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_5 ),
        .I2(\gen_vc_logic[0].vc_fifo_n_7 ),
        .I3(rst),
        .O(\grant_base[1]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[2]_i_1__8 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_5 ),
        .I2(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I3(rst),
        .O(\grant_base[2]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__8_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__8_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__8_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_88 ),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_27
   (dor_o_v,
    o_empty_reg,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg_0,
    o_empty_reg_1,
    o_empty_reg_2,
    \grant_reg[1]_0 ,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    rst,
    clk,
    e_v120_out,
    \i[2][2]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    n_in_v_reg,
    s_v3_out,
    \fifo_tail_reg[4] ,
    e_v213_in,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty_reg_6,
    o_empty_reg_7,
    o_empty_reg_8,
    \ys[2].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__4 );
  output dor_o_v;
  output o_empty_reg;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output o_empty_reg_2;
  output \grant_reg[1]_0 ;
  output [0:0]o_empty_reg_3;
  output [0:0]o_empty_reg_4;
  output [0:0]o_empty_reg_5;
  input rst;
  input clk;
  input e_v120_out;
  input \i[2][2]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input n_in_v_reg;
  input s_v3_out;
  input \fifo_tail_reg[4] ;
  input e_v213_in;
  input \gen_vc_logic[2].has_credit__3 ;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty_reg_6;
  input o_empty_reg_7;
  input o_empty_reg_8;
  input [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__4 ;

  wire clk;
  wire \dor_credit_inst/e_v1__1 ;
  wire dor_o_v;
  wire [5:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire \fifo_tail_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_1 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_4 ;
  wire \gen_vc_logic[1].vc_fifo_n_7 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_86 ;
  wire [2:2]grant_base;
  wire \grant_base[0]_i_1__7_n_0 ;
  wire \grant_base[1]_i_1__7_n_0 ;
  wire \grant_base[2]_i_1__7_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[2][2]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [2:0]next_grant;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire [0:0]o_empty_reg_4;
  wire [0:0]o_empty_reg_5;
  wire o_empty_reg_6;
  wire o_empty_reg_7;
  wire o_empty_reg_8;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__4 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;

  fifo32_28 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_1 ),
        .D(next_grant[0]),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_4 }),
        .O(double_grant1[3:0]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_86 ,\gen_vc_logic[1].vc_fifo_n_7 }),
        .clk(clk),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .fifo_data_reg_0_31_0_5_i_3__21(\gen_vc_logic[2].vc_fifo_n_0 ),
        .fifo_data_reg_0_31_0_5_i_3__21_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_i_4__4_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_9 ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg_5),
        .o_empty_reg_1(o_empty_reg_8),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__4 (\s_out_x_reg[0]_i_2__4 ),
        .w_b(w_b),
        .\ys[2].xs[1].noc_if_inst_east\.vc_target (\ys[2].xs[1].noc_if_inst_east\.vc_target [0]));
  fifo32_29 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_1 ),
        .D(next_grant[1]),
        .DI(\gen_vc_logic[1].vc_fifo_n_4 ),
        .O(double_grant1[5:4]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_7 ),
        .clk(clk),
        .\grant_base_reg[2]_i_4__4 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[1]_0 (double_grant1[1]),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_4),
        .o_empty_reg_2(o_empty_reg_7),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__4 (\s_out_x_reg[0]_i_2__4 ),
        .w_b(w_b),
        .\ys[2].xs[1].noc_if_inst_east\.vc_target (\ys[2].xs[1].noc_if_inst_east\.vc_target [1]));
  fifo32_30 \gen_vc_logic[2].vc_fifo 
       (.D(next_grant[1:0]),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_86 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .e_v213_in(e_v213_in),
        .fifo_data_reg_0_31_0_5_i_2__23(\grant_reg[1]_0 ),
        .fifo_data_reg_0_31_0_5_i_8__6(\gen_vc_logic[0].vc_fifo_n_9 ),
        .\fifo_tail_reg[4]_0 (\fifo_tail_reg[4] ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[2]_i_4__4 (\grant_base_reg_n_0_[2] ),
        .\i[2][2]_36 (\i[2][2]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg),
        .o_empty_reg_2(next_grant[2]),
        .o_empty_reg_3(o_empty_reg_0),
        .o_empty_reg_4(o_empty_reg_1),
        .o_empty_reg_5(o_empty_reg_2),
        .o_empty_reg_6(o_empty_reg_3),
        .o_empty_reg_7(o_empty_reg_6),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg[0]_i_2__4_0 (\s_out_x_reg[0]_i_2__4 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\s_out_x_reg_reg[1]_0 (\rdata_e[0]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .s_v3_out(s_v3_out),
        .w_b(w_b),
        .\ys[2].xs[1].noc_if_inst_east\.vc_target (\ys[2].xs[1].noc_if_inst_east\.vc_target [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888B8B8B)) 
    \grant_base[0]_i_1__7 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(w_b),
        .I2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .I3(double_grant1[5]),
        .I4(double_grant1[2]),
        .I5(grant_base),
        .O(\grant_base[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[1]_i_1__7 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(w_b),
        .I2(o_empty),
        .I3(double_grant1[3]),
        .I4(double_grant1[0]),
        .I5(grant_base),
        .O(\grant_base[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[2]_i_1__7 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(w_b),
        .I2(\gen_vc_logic[1].vc_fifo_n_0 ),
        .I3(double_grant1[4]),
        .I4(double_grant1[1]),
        .I5(grant_base),
        .O(\grant_base[2]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__7_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__7_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__7_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[0]),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[1]),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[2]),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_3
   (o_empty_reg,
    E,
    \n_in_x_reg_reg[1] ,
    o_v_reg_reg,
    \ys[3].xs[2].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_0 ,
    \grant_reg[1]_0 ,
    i_wdata,
    dor_o_v,
    \grant_reg[2]_1 ,
    n_in_v_reg_reg,
    s_msg,
    \i_vc_r_reg[0] ,
    o_empty_reg_0,
    o_empty_reg_1,
    rst,
    clk,
    \s_out_x_reg_reg[1] ,
    \i[2][3]_36 ,
    \o_v[2][3] ,
    Q,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    out,
    \fifo_head_reg[0] ,
    \fifo_head_reg[0]_0 ,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    o_v_reg_reg_0,
    \s_out_data_reg_reg[31] ,
    fifo_data_reg_0_31_0_5_i_9__11,
    o_v_reg_reg_1,
    o_v_reg_reg_2,
    o_v_reg_reg_3,
    n_msg,
    n_in_v_reg,
    \ys[3].xs[1].noc_if_inst_east\.vc_target ,
    o_empty_reg_2,
    o_empty_reg_3,
    \fifo_head_reg[0]_1 ,
    fifo_data_reg_0_31_30_35_i_8__5);
  output o_empty_reg;
  output [0:0]E;
  output \n_in_x_reg_reg[1] ;
  output [1:0]o_v_reg_reg;
  output [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  output \grant_reg[2]_0 ;
  output \grant_reg[1]_0 ;
  output [35:0]i_wdata;
  output dor_o_v;
  output \grant_reg[2]_1 ;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output \i_vc_r_reg[0] ;
  output [0:0]o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  input rst;
  input clk;
  input [1:0]\s_out_x_reg_reg[1] ;
  input \i[2][3]_36 ;
  input \o_v[2][3] ;
  input [1:0]Q;
  input [2:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input \fifo_head_reg[0]_0 ;
  input waiting_for_ack_reg;
  input waiting_for_ack_reg_0;
  input [1:0]o_v_reg_reg_0;
  input [31:0]\s_out_data_reg_reg[31] ;
  input fifo_data_reg_0_31_0_5_i_9__11;
  input o_v_reg_reg_1;
  input o_v_reg_reg_2;
  input o_v_reg_reg_3;
  input [35:0]n_msg;
  input n_in_v_reg;
  input [2:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  input o_empty_reg_2;
  input o_empty_reg_3;
  input \fifo_head_reg[0]_1 ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__5;

  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire dor_o_v;
  wire [5:1]double_grant1;
  wire [2:0]e_v;
  wire fifo_data_reg_0_31_0_5_i_9__11;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__5;
  wire \fifo_head_reg[0] ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_10 ;
  wire \gen_vc_logic[0].vc_fifo_n_11 ;
  wire \gen_vc_logic[0].vc_fifo_n_12 ;
  wire \gen_vc_logic[0].vc_fifo_n_16 ;
  wire \gen_vc_logic[0].vc_fifo_n_17 ;
  wire \gen_vc_logic[0].vc_fifo_n_18 ;
  wire \gen_vc_logic[0].vc_fifo_n_2 ;
  wire \gen_vc_logic[0].vc_fifo_n_8 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_2 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_3 ;
  wire \gen_vc_logic[2].vc_fifo_n_42 ;
  wire \gen_vc_logic[2].vc_fifo_n_80 ;
  wire \gen_vc_logic[2].vc_fifo_n_82 ;
  wire \gen_vc_logic[2].vc_fifo_n_83 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg[2]_0 ;
  wire \grant_reg[2]_1 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[2][3]_36 ;
  wire \i_vc_r_reg[0] ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire \n_in_x_reg_reg[1] ;
  wire [35:0]n_msg;
  wire o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire \o_v[2][3] ;
  wire [1:0]o_v_reg_reg;
  wire [1:0]o_v_reg_reg_0;
  wire o_v_reg_reg_1;
  wire o_v_reg_reg_2;
  wire o_v_reg_reg_3;
  wire [2:0]out;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire waiting_for_ack_reg;
  wire waiting_for_ack_reg_0;
  wire [2:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;

  fifo32_4 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_12 ),
        .D(\gen_vc_logic[0].vc_fifo_n_10 ),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_2 }),
        .E(E),
        .O(double_grant1[5:4]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_83 ,\gen_vc_logic[1].vc_fifo_n_6 }),
        .clk(clk),
        .e_v(e_v[0]),
        .fifo_data_reg_0_31_0_5_i_9__11_0(fifo_data_reg_0_31_0_5_i_9__11),
        .fifo_data_reg_0_31_30_35_i_1__13(\gen_vc_logic[2].vc_fifo_n_80 ),
        .fifo_data_reg_0_31_30_35_i_8__5(fifo_data_reg_0_31_30_35_i_8__5),
        .\fifo_head_reg[0]_0 (\fifo_head_reg[0] ),
        .\fifo_head_reg[0]_1 (\fifo_head_reg[0]_0 ),
        .\fifo_head_reg[0]_2 (\fifo_head_reg[0]_1 ),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_42 ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\grant_base_reg[0] (\gen_vc_logic[0].vc_fifo_n_16 ),
        .\grant_base_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_0 ),
        .\grant_base_reg[0]_1 (\grant_base_reg_n_0_[0] ),
        .\grant_base_reg[1] (\gen_vc_logic[0].vc_fifo_n_17 ),
        .\grant_base_reg[1]_0 (\grant_base_reg_n_0_[1] ),
        .\grant_base_reg[2] (\gen_vc_logic[0].vc_fifo_n_18 ),
        .\grant_base_reg[2]_0 (\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_1 ({\gen_vc_logic[2].vc_fifo_n_82 ,\gen_vc_logic[1].vc_fifo_n_5 }),
        .\grant_base_reg[2]_2 (\grant_base_reg_n_0_[2] ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\grant_reg[2]_0 ),
        .\i[2][3]_36 (\i[2][3]_36 ),
        .\i_vc_r_reg[0] (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\i_vc_r_reg[0]_0 (\i_vc_r_reg[0] ),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(\gen_vc_logic[0].vc_fifo_n_8 ),
        .o_empty_reg_2(\gen_vc_logic[0].vc_fifo_n_9 ),
        .o_empty_reg_3(\gen_vc_logic[0].vc_fifo_n_11 ),
        .o_empty_reg_4(double_grant1[2:1]),
        .o_empty_reg_5(o_empty_reg_2),
        .o_empty_reg_6(o_empty_reg_3),
        .o_rdata(\rdata_e[0]_0 ),
        .out(out),
        .rst(rst),
        .waiting_for_ack_reg(\s_out_x_reg_reg[1] ),
        .waiting_for_ack_reg_0(\n_in_x_reg_reg[1] ),
        .waiting_for_ack_reg_1(\gen_vc_logic[2].vc_fifo_n_3 ),
        .waiting_for_ack_reg_2(waiting_for_ack_reg),
        .waiting_for_ack_reg_3(waiting_for_ack_reg_0),
        .\ys[3].xs[1].noc_if_inst_east\.vc_target (\ys[3].xs[1].noc_if_inst_east\.vc_target [0]),
        .\ys[3].xs[2].noc_if_inst_east\.vc_target (\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  fifo32_5 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_12 ),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .DI(\gen_vc_logic[1].vc_fifo_n_2 ),
        .O(double_grant1[5:4]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_6 ),
        .clk(clk),
        .e_v(e_v[1]),
        .fifo_data_reg_0_31_30_35_i_8__5(fifo_data_reg_0_31_30_35_i_8__5),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[0].vc_fifo_n_11 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\grant_base_reg[2]_i_2__1 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (double_grant1[1]),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .n_in_v_reg(n_in_v_reg),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1] ),
        .n_msg(n_msg[35:32]),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_1),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\ys[3].xs[1].noc_if_inst_east\.vc_target (\ys[3].xs[1].noc_if_inst_east\.vc_target [1]));
  fifo32_6 \gen_vc_logic[2].vc_fifo 
       (.D(\gen_vc_logic[2].vc_fifo_n_82 ),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q(Q),
        .S(\gen_vc_logic[2].vc_fifo_n_83 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .e_v(e_v[2]),
        .fifo_data_reg_0_31_30_35_0(\gen_vc_logic[0].vc_fifo_n_9 ),
        .fifo_data_reg_0_31_30_35_i_5__13_0(\rdata_e[0]_0 ),
        .fifo_data_reg_0_31_30_35_i_8__5_0(fifo_data_reg_0_31_30_35_i_8__5),
        .\fifo_tail_reg[0]_0 ({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .\fifo_tail_reg[0]_1 (\gen_vc_logic[0].vc_fifo_n_11 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_base_reg[2]_i_2__1 (\grant_base_reg_n_0_[2] ),
        .\grant_reg[2] (\grant_reg[2]_1 ),
        .\grant_reg[2]_0 (\gen_vc_logic[2].vc_fifo_n_42 ),
        .\grant_reg[2]_1 (\gen_vc_logic[2].vc_fifo_n_80 ),
        .\i[2][3]_36 (\i[2][3]_36 ),
        .i_wdata(i_wdata),
        .\i_x_r_reg[0] (\gen_vc_logic[0].vc_fifo_n_2 ),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(\gen_vc_logic[2].vc_fifo_n_3 ),
        .n_in_v_reg_reg_0(n_in_v_reg_reg),
        .n_msg(n_msg),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_0),
        .o_rdata(\rdata_e[1]_1 ),
        .\o_v[2][3] (\o_v[2][3] ),
        .o_v_reg_i_3__13(\gen_vc_logic[0].vc_fifo_n_8 ),
        .o_v_reg_reg(o_v_reg_reg),
        .o_v_reg_reg_0(\n_in_x_reg_reg[1] ),
        .o_v_reg_reg_1(o_v_reg_reg_0),
        .o_v_reg_reg_2(o_v_reg_reg_1),
        .o_v_reg_reg_3(o_v_reg_reg_2),
        .o_v_reg_reg_4(o_v_reg_reg_3),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\ys[3].xs[1].noc_if_inst_east\.vc_target (\ys[3].xs[1].noc_if_inst_east\.vc_target [2]));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_16 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_17 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_18 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_10 ),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_82 ),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_33
   (o_empty_reg,
    o_empty_reg_0,
    E,
    o_empty_reg_1,
    n_in_v_reg_reg,
    \ys[2].xs[1].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_0 ,
    \grant_reg[1]_0 ,
    \grant_reg[0]_0 ,
    \n_in_x_reg_reg[0] ,
    i_wdata,
    s_msg,
    o_empty_reg_2,
    n_in_v_reg_reg_0,
    o_empty_reg_3,
    rst,
    clk,
    \ys[2].xs[0].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[1][2]_36 ,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    out,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \gen_vc_logic[2].credits[4]_i_3__2 ,
    \gen_vc_logic[2].credits[4]_i_4__0 ,
    \gen_vc_logic[2].credits[4]_i_4__0_0 ,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    fifo_data_reg_0_31_30_35_i_8__3);
  output [0:0]o_empty_reg;
  output [0:0]o_empty_reg_0;
  output [0:0]E;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  output \grant_reg[2]_0 ;
  output \grant_reg[1]_0 ;
  output \grant_reg[0]_0 ;
  output \n_in_x_reg_reg[0] ;
  output [35:0]i_wdata;
  output [35:0]s_msg;
  output o_empty_reg_2;
  output n_in_v_reg_reg_0;
  output [0:0]o_empty_reg_3;
  input rst;
  input clk;
  input [2:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[1][2]_36 ;
  input [2:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]out;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \gen_vc_logic[2].credits[4]_i_3__2 ;
  input \gen_vc_logic[2].credits[4]_i_4__0 ;
  input \gen_vc_logic[2].credits[4]_i_4__0_0 ;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__3;

  wire [0:0]E;
  wire clk;
  wire [5:1]double_grant1;
  wire [2:0]e_v;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__3;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_2 ;
  wire \gen_vc_logic[0].vc_fifo_n_3 ;
  wire \gen_vc_logic[0].vc_fifo_n_6 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[0].vc_fifo_n_8 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_2 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].credits[4]_i_3__2 ;
  wire \gen_vc_logic[2].credits[4]_i_4__0 ;
  wire \gen_vc_logic[2].credits[4]_i_4__0_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_11 ;
  wire \gen_vc_logic[2].vc_fifo_n_12 ;
  wire \gen_vc_logic[2].vc_fifo_n_89 ;
  wire \gen_vc_logic[2].vc_fifo_n_91 ;
  wire \gen_vc_logic[2].vc_fifo_n_92 ;
  wire [2:2]grant_base;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg[2]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[1][2]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[0] ;
  wire [35:0]n_msg;
  wire o_empty;
  wire [0:0]o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [2:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;

  fifo32_34 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_3 ),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_2 }),
        .O(double_grant1[2:1]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_89 ,\gen_vc_logic[1].vc_fifo_n_6 }),
        .clk(clk),
        .e_v(e_v[0]),
        .fifo_data_reg_0_31_30_35_i_8__3(fifo_data_reg_0_31_30_35_i_8__3),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_12 ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].credits[4]_i_3__3 (\gen_vc_logic[2].vc_fifo_n_0 ),
        .\gen_vc_logic[2].credits[4]_i_3__3_0 (\gen_vc_logic[1].vc_fifo_n_0 ),
        .\gen_vc_logic[2].credits[4]_i_4__0 (\gen_vc_logic[2].credits[4]_i_4__0 ),
        .\gen_vc_logic[2].credits[4]_i_4__0_0 (\gen_vc_logic[2].credits[4]_i_4__0_0 ),
        .grant_base(grant_base),
        .\grant_base_reg[1] (\gen_vc_logic[0].vc_fifo_n_8 ),
        .\grant_base_reg[1]_0 (\grant_base_reg_n_0_[1] ),
        .\grant_base_reg[2]_i_2__0_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_2 ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(\gen_vc_logic[0].vc_fifo_n_6 ),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\ys[2].xs[0].noc_if_inst_east\.vc_target (\ys[2].xs[0].noc_if_inst_east\.vc_target [0]));
  fifo32_35 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_3 ),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .DI(\gen_vc_logic[1].vc_fifo_n_2 ),
        .O(double_grant1[5:4]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_6 ),
        .clk(clk),
        .e_v(e_v[1]),
        .fifo_data_reg_0_31_30_35_i_8__3(fifo_data_reg_0_31_30_35_i_8__3),
        .\fifo_tail_reg[4]_0 (\gen_vc_logic[2].vc_fifo_n_12 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\grant_base_reg[2]_i_2__0 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (double_grant1[1]),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_0),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\ys[2].xs[0].noc_if_inst_east\.vc_target (\ys[2].xs[0].noc_if_inst_east\.vc_target [1]));
  fifo32_36 \gen_vc_logic[2].vc_fifo 
       (.D({\gen_vc_logic[1].vc_fifo_n_5 ,\gen_vc_logic[0].vc_fifo_n_7 }),
        .DI(\gen_vc_logic[2].req_reg ),
        .E(E),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_89 ),
        .clk(clk),
        .double_grant1({double_grant1[5:4],double_grant1[2:1]}),
        .e_v(e_v[2]),
        .fifo_data_reg_0_31_30_35_i_5__8_0(\rdata_e[0]_0 ),
        .fifo_data_reg_0_31_30_35_i_8__3_0(fifo_data_reg_0_31_30_35_i_8__3),
        .\fifo_tail_reg[4]_0 (\gen_vc_logic[0].vc_fifo_n_6 ),
        .\gen_vc_logic[2].credits[4]_i_3__2_0 (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\gen_vc_logic[2].credits[4]_i_3__2_1 (\gen_vc_logic[2].credits[4]_i_3__2 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[0] (\gen_vc_logic[2].vc_fifo_n_91 ),
        .\grant_base_reg[0]_0 (\grant_base_reg_n_0_[0] ),
        .\grant_base_reg[2] (\gen_vc_logic[2].vc_fifo_n_92 ),
        .\grant_base_reg[2]_0 (\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_1 (\grant_base_reg_n_0_[2] ),
        .\grant_reg[0] (\grant_reg[0]_0 ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\grant_reg[2]_0 ),
        .\i[1][2]_36 (\i[1][2]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .\n_in_x_reg_reg[0] (\n_in_x_reg_reg[0] ),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_1),
        .o_empty_reg_2(\gen_vc_logic[2].vc_fifo_n_11 ),
        .o_empty_reg_3(\gen_vc_logic[2].vc_fifo_n_12 ),
        .o_empty_reg_4(o_empty_reg_2),
        .o_empty_reg_5(o_empty_reg_3),
        .o_rdata(\rdata_e[1]_1 ),
        .o_v_reg_reg(o_v_reg_reg),
        .o_v_reg_reg_0(o_v_reg_reg_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .waiting_for_ack_reg(waiting_for_ack_reg),
        .waiting_for_ack_reg_0(waiting_for_ack_reg_0),
        .\ys[2].xs[0].noc_if_inst_east\.vc_target (\ys[2].xs[0].noc_if_inst_east\.vc_target [2]),
        .\ys[2].xs[1].noc_if_inst_east\.vc_target (\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_91 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_8 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_92 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_11 ),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_39
   (dor_o_v,
    o_empty_reg,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg_0,
    o_empty_reg_1,
    \grant_reg[1]_0 ,
    o_empty_reg_2,
    E,
    o_empty_reg_3,
    o_empty_reg_4,
    rst,
    clk,
    e_v120_out,
    \i[0][2]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    n_in_v_reg,
    s_v3_out,
    \fifo_tail_reg[4] ,
    e_v213_in,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty_reg_5,
    o_empty_reg_6,
    o_empty_reg_7,
    \ys[2].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__3 );
  output dor_o_v;
  output o_empty_reg;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output \grant_reg[1]_0 ;
  output o_empty_reg_2;
  output [0:0]E;
  output [0:0]o_empty_reg_3;
  output [0:0]o_empty_reg_4;
  input rst;
  input clk;
  input e_v120_out;
  input \i[0][2]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input n_in_v_reg;
  input s_v3_out;
  input \fifo_tail_reg[4] ;
  input e_v213_in;
  input \gen_vc_logic[2].has_credit__3 ;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input o_empty_reg_7;
  input [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__3 ;

  wire [0:0]E;
  wire clk;
  wire \dor_credit_inst/e_v1__1 ;
  wire dor_o_v;
  wire [5:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire \fifo_tail_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_4 ;
  wire \gen_vc_logic[1].vc_fifo_n_7 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_86 ;
  wire [2:2]grant_base;
  wire \grant_base[0]_i_1__6_n_0 ;
  wire \grant_base[1]_i_1__6_n_0 ;
  wire \grant_base[2]_i_1__6_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[0][2]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [2:0]next_grant;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire [0:0]o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire o_empty_reg_7;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__3 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;

  fifo32_40 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[0]),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_4 }),
        .E(E),
        .O(double_grant1[3:0]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_86 ,\gen_vc_logic[1].vc_fifo_n_7 }),
        .clk(clk),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .fifo_data_reg_0_31_0_5_i_10__5(\gen_vc_logic[2].vc_fifo_n_0 ),
        .fifo_data_reg_0_31_0_5_i_10__5_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_i_4__3_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_9 ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg_5),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__3 (\s_out_x_reg[0]_i_2__3 ),
        .w_b(w_b),
        .\ys[2].xs[3].noc_if_inst_east\.vc_target (\ys[2].xs[3].noc_if_inst_east\.vc_target [0]));
  fifo32_41 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[1]),
        .DI(\gen_vc_logic[1].vc_fifo_n_4 ),
        .O(double_grant1[1]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_7 ),
        .clk(clk),
        .\grant_base_reg[2]_i_4__3 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(double_grant1[5:4]),
        .o_empty_reg_2(o_empty_reg_3),
        .o_empty_reg_3(o_empty_reg_6),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__3 (\s_out_x_reg[0]_i_2__3 ),
        .w_b(w_b),
        .\ys[2].xs[3].noc_if_inst_east\.vc_target (\ys[2].xs[3].noc_if_inst_east\.vc_target [1]));
  fifo32_42 \gen_vc_logic[2].vc_fifo 
       (.D(next_grant[1:0]),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_86 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .e_v213_in(e_v213_in),
        .fifo_data_reg_0_31_0_5_i_2__19(\grant_reg[1]_0 ),
        .fifo_data_reg_0_31_0_5_i_8__5(\gen_vc_logic[0].vc_fifo_n_9 ),
        .\fifo_tail_reg[4]_0 (\fifo_tail_reg[4] ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[2]_i_4__3 (\grant_base_reg_n_0_[2] ),
        .\i[0][2]_36 (\i[0][2]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg),
        .o_empty_reg_2(next_grant[2]),
        .o_empty_reg_3(o_empty_reg_0),
        .o_empty_reg_4(o_empty_reg_1),
        .o_empty_reg_5(o_empty_reg_2),
        .o_empty_reg_6(o_empty_reg_4),
        .o_empty_reg_7(o_empty_reg_7),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg[0]_i_2__3_0 (\s_out_x_reg[0]_i_2__3 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\s_out_x_reg_reg[1]_0 (\rdata_e[0]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .s_v3_out(s_v3_out),
        .w_b(w_b),
        .\ys[2].xs[3].noc_if_inst_east\.vc_target (\ys[2].xs[3].noc_if_inst_east\.vc_target [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888B8B8B)) 
    \grant_base[0]_i_1__6 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(w_b),
        .I2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .I3(double_grant1[5]),
        .I4(double_grant1[2]),
        .I5(grant_base),
        .O(\grant_base[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[1]_i_1__6 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(w_b),
        .I2(o_empty),
        .I3(double_grant1[3]),
        .I4(double_grant1[0]),
        .I5(grant_base),
        .O(\grant_base[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[2]_i_1__6 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(w_b),
        .I2(\gen_vc_logic[1].vc_fifo_n_0 ),
        .I3(double_grant1[4]),
        .I4(double_grant1[1]),
        .I5(grant_base),
        .O(\grant_base[2]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__6_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__6_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__6_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[0]),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[1]),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[2]),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_45
   (\grant_reg[1]_0 ,
    o_empty_reg,
    E,
    \i_x_r_reg[1] ,
    o_empty_reg_0,
    n_in_v_reg_reg,
    \n_in_x_reg_reg[1] ,
    \ys[1].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_0 ,
    \grant_reg[1]_1 ,
    \grant_reg[0]_0 ,
    \i_x_r_reg[1]_0 ,
    s_msg,
    o_empty_reg_1,
    n_in_v_reg_reg_0,
    rst,
    clk,
    \ys[1].xs[2].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[3][1]_36 ,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    out,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \fifo_tail[0]_i_3__1 ,
    fifo_data_reg_0_31_0_5_i_16__0,
    fifo_data_reg_0_31_0_5_i_16__0_0,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    i_wdata);
  output \grant_reg[1]_0 ;
  output o_empty_reg;
  output [0:0]E;
  output [0:0]\i_x_r_reg[1] ;
  output o_empty_reg_0;
  output n_in_v_reg_reg;
  output \n_in_x_reg_reg[1] ;
  output [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[2]_0 ;
  output \grant_reg[1]_1 ;
  output \grant_reg[0]_0 ;
  output [35:0]\i_x_r_reg[1]_0 ;
  output [35:0]s_msg;
  output o_empty_reg_1;
  output n_in_v_reg_reg_0;
  input rst;
  input clk;
  input [2:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[3][1]_36 ;
  input [1:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input [2:0]out;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \fifo_tail[0]_i_3__1 ;
  input fifo_data_reg_0_31_0_5_i_16__0;
  input fifo_data_reg_0_31_0_5_i_16__0_0;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]i_wdata;

  wire [0:0]E;
  wire clk;
  wire [5:1]double_grant1;
  wire [1:0]e_v;
  wire fifo_data_reg_0_31_0_5_i_16__0;
  wire fifo_data_reg_0_31_0_5_i_16__0_0;
  wire \fifo_tail[0]_i_3__1 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_2 ;
  wire \gen_vc_logic[0].vc_fifo_n_3 ;
  wire \gen_vc_logic[0].vc_fifo_n_4 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].vc_fifo_n_1 ;
  wire \gen_vc_logic[1].vc_fifo_n_3 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_5 ;
  wire \gen_vc_logic[2].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].vc_fifo_n_88 ;
  wire \gen_vc_logic[2].vc_fifo_n_89 ;
  wire \grant_base[0]_i_1__5_n_0 ;
  wire \grant_base[1]_i_1__5_n_0 ;
  wire \grant_base[2]_i_1__5_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg[1]_1 ;
  wire \grant_reg[2]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[3][1]_36 ;
  wire [35:0]i_wdata;
  wire [0:0]\i_x_r_reg[1] ;
  wire [35:0]\i_x_r_reg[1]_0 ;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[1] ;
  wire [35:0]n_msg;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [2:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;

  fifo32_46 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_4 ),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_3 }),
        .O(double_grant1[2:1]),
        .Q({p_2_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_89 ,\gen_vc_logic[1].vc_fifo_n_6 }),
        .clk(clk),
        .e_v(e_v[0]),
        .fifo_data_reg_0_31_0_5_i_16__0(fifo_data_reg_0_31_0_5_i_16__0),
        .fifo_data_reg_0_31_0_5_i_16__0_0(fifo_data_reg_0_31_0_5_i_16__0_0),
        .fifo_data_reg_0_31_0_5_i_16__0_1(\gen_vc_logic[2].vc_fifo_n_0 ),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_6 ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\grant_reg[0]_0 (\gen_vc_logic[0].vc_fifo_n_3 ),
        .\grant_reg[2]_i_3__1_0 (\grant_base_reg_n_0_[0] ),
        .i_wdata(i_wdata),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\ys[1].xs[2].noc_if_inst_east\.vc_target (\ys[1].xs[2].noc_if_inst_east\.vc_target [0]));
  fifo32_47 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_4 ),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .DI(\gen_vc_logic[1].vc_fifo_n_3 ),
        .O(double_grant1[5]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_6 ),
        .clk(clk),
        .e_v(e_v[1]),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_6 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[1]_0 (double_grant1[1]),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .\grant_reg[2]_i_3__1 (\grant_base_reg_n_0_[1] ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1] ),
        .n_msg(n_msg[35:32]),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_1 ),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\ys[1].xs[2].noc_if_inst_east\.vc_target (\ys[1].xs[2].noc_if_inst_east\.vc_target [1]));
  fifo32_48 \gen_vc_logic[2].vc_fifo 
       (.D(\gen_vc_logic[2].vc_fifo_n_88 ),
        .DI(\gen_vc_logic[2].req_reg ),
        .E(E),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_89 ),
        .clk(clk),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .fifo_data_reg_0_31_30_35_i_5__6_0(\rdata_e[0]_0 ),
        .\fifo_tail[0]_i_3__1_0 (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\fifo_tail[0]_i_3__1_1 (\fifo_tail[0]_i_3__1 ),
        .\grant_base_reg[1] (\gen_vc_logic[0].vc_fifo_n_3 ),
        .\grant_base_reg[1]_0 (\gen_vc_logic[1].vc_fifo_n_1 ),
        .\grant_reg[0] (\grant_reg[0]_0 ),
        .\grant_reg[1] (\grant_reg[1]_1 ),
        .\grant_reg[2] (\grant_reg[2]_0 ),
        .\grant_reg[2]_i_3__1 (\grant_base_reg_n_0_[2] ),
        .\i[3][1]_36 (\i[3][1]_36 ),
        .i_wdata(i_wdata),
        .\i_x_r_reg[1] (\i_x_r_reg[1] ),
        .\i_x_r_reg[1]_0 (\i_x_r_reg[1]_0 ),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .\n_in_x_reg_reg[1] (\gen_vc_logic[2].vc_fifo_n_6 ),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(\gen_vc_logic[2].vc_fifo_n_5 ),
        .o_empty_reg_3(o_empty_reg_1),
        .o_rdata(\rdata_e[1]_1 ),
        .o_v_reg_reg(o_v_reg_reg),
        .o_v_reg_reg_0(o_v_reg_reg_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[0] (\n_in_x_reg_reg[1] ),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .waiting_for_ack_reg(waiting_for_ack_reg),
        .waiting_for_ack_reg_0(waiting_for_ack_reg_0),
        .\ys[1].xs[2].noc_if_inst_east\.vc_target (\ys[1].xs[2].noc_if_inst_east\.vc_target [2]),
        .\ys[1].xs[3].noc_if_inst_east\.vc_target (\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8B8BB)) 
    \grant_base[0]_i_1__5 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_5 ),
        .I2(\gen_vc_logic[2].vc_fifo_n_88 ),
        .I3(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I4(\gen_vc_logic[0].vc_fifo_n_7 ),
        .I5(rst),
        .O(\grant_base[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[1]_i_1__5 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_5 ),
        .I2(\gen_vc_logic[0].vc_fifo_n_7 ),
        .I3(rst),
        .O(\grant_base[1]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[2]_i_1__5 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_5 ),
        .I2(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I3(rst),
        .O(\grant_base[2]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__5_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__5_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__5_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_88 ),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_51
   (dor_o_v,
    o_empty_reg,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg_0,
    o_empty_reg_1,
    o_empty_reg_2,
    \grant_reg[1]_0 ,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    rst,
    clk,
    e_v120_out,
    \i[2][1]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    n_in_v_reg,
    s_v3_out,
    \fifo_tail_reg[4] ,
    e_v213_in,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty_reg_6,
    o_empty_reg_7,
    o_empty_reg_8,
    \ys[1].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__2 );
  output dor_o_v;
  output o_empty_reg;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output o_empty_reg_2;
  output \grant_reg[1]_0 ;
  output [0:0]o_empty_reg_3;
  output [0:0]o_empty_reg_4;
  output [0:0]o_empty_reg_5;
  input rst;
  input clk;
  input e_v120_out;
  input \i[2][1]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input n_in_v_reg;
  input s_v3_out;
  input \fifo_tail_reg[4] ;
  input e_v213_in;
  input \gen_vc_logic[2].has_credit__3 ;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty_reg_6;
  input o_empty_reg_7;
  input o_empty_reg_8;
  input [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__2 ;

  wire clk;
  wire \dor_credit_inst/e_v1__1 ;
  wire dor_o_v;
  wire [5:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire \fifo_tail_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_4 ;
  wire \gen_vc_logic[1].vc_fifo_n_7 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_86 ;
  wire [2:2]grant_base;
  wire \grant_base[0]_i_1__4_n_0 ;
  wire \grant_base[1]_i_1__4_n_0 ;
  wire \grant_base[2]_i_1__4_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[2][1]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [2:0]next_grant;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire [0:0]o_empty_reg_4;
  wire [0:0]o_empty_reg_5;
  wire o_empty_reg_6;
  wire o_empty_reg_7;
  wire o_empty_reg_8;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__2 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;

  fifo32_52 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[0]),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_4 }),
        .O(double_grant1[3:0]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_86 ,\gen_vc_logic[1].vc_fifo_n_7 }),
        .clk(clk),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .fifo_data_reg_0_31_0_5_i_3__13(\gen_vc_logic[2].vc_fifo_n_0 ),
        .fifo_data_reg_0_31_0_5_i_3__13_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_i_4__2_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_9 ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg_5),
        .o_empty_reg_1(o_empty_reg_8),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__2 (\s_out_x_reg[0]_i_2__2 ),
        .w_b(w_b),
        .\ys[1].xs[1].noc_if_inst_east\.vc_target (\ys[1].xs[1].noc_if_inst_east\.vc_target [0]));
  fifo32_53 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[1]),
        .DI(\gen_vc_logic[1].vc_fifo_n_4 ),
        .O(double_grant1[1]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_7 ),
        .clk(clk),
        .\grant_base_reg[2]_i_4__2 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(double_grant1[5:4]),
        .o_empty_reg_2(o_empty_reg_4),
        .o_empty_reg_3(o_empty_reg_7),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__2 (\s_out_x_reg[0]_i_2__2 ),
        .w_b(w_b),
        .\ys[1].xs[1].noc_if_inst_east\.vc_target (\ys[1].xs[1].noc_if_inst_east\.vc_target [1]));
  fifo32_54 \gen_vc_logic[2].vc_fifo 
       (.D(next_grant[1:0]),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_86 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .e_v213_in(e_v213_in),
        .fifo_data_reg_0_31_0_5_i_2__13(\grant_reg[1]_0 ),
        .fifo_data_reg_0_31_0_5_i_8__3(\gen_vc_logic[0].vc_fifo_n_9 ),
        .\fifo_tail_reg[4]_0 (\fifo_tail_reg[4] ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[2]_i_4__2 (\grant_base_reg_n_0_[2] ),
        .\i[2][1]_36 (\i[2][1]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg),
        .o_empty_reg_2(next_grant[2]),
        .o_empty_reg_3(o_empty_reg_0),
        .o_empty_reg_4(o_empty_reg_1),
        .o_empty_reg_5(o_empty_reg_2),
        .o_empty_reg_6(o_empty_reg_3),
        .o_empty_reg_7(o_empty_reg_6),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg[0]_i_2__2_0 (\s_out_x_reg[0]_i_2__2 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\s_out_x_reg_reg[1]_0 (\rdata_e[0]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .s_v3_out(s_v3_out),
        .w_b(w_b),
        .\ys[1].xs[1].noc_if_inst_east\.vc_target (\ys[1].xs[1].noc_if_inst_east\.vc_target [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888B8B8B)) 
    \grant_base[0]_i_1__4 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(w_b),
        .I2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .I3(double_grant1[5]),
        .I4(double_grant1[2]),
        .I5(grant_base),
        .O(\grant_base[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[1]_i_1__4 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(w_b),
        .I2(o_empty),
        .I3(double_grant1[3]),
        .I4(double_grant1[0]),
        .I5(grant_base),
        .O(\grant_base[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[2]_i_1__4 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(w_b),
        .I2(\gen_vc_logic[1].vc_fifo_n_0 ),
        .I3(double_grant1[4]),
        .I4(double_grant1[1]),
        .I5(grant_base),
        .O(\grant_base[2]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__4_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__4_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__4_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[0]),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[1]),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[2]),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_57
   (o_empty_reg,
    o_empty_reg_0,
    E,
    o_empty_reg_1,
    n_in_v_reg_reg,
    \ys[1].xs[1].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_0 ,
    \grant_reg[1]_0 ,
    \grant_reg[0]_0 ,
    \n_in_x_reg_reg[0] ,
    i_wdata,
    s_msg,
    o_empty_reg_2,
    n_in_v_reg_reg_0,
    o_empty_reg_3,
    rst,
    clk,
    \ys[1].xs[0].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[1][1]_36 ,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    out,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \gen_vc_logic[2].credits[4]_i_3__0 ,
    \gen_vc_logic[2].credits[4]_i_4 ,
    \gen_vc_logic[2].credits[4]_i_4_0 ,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    fifo_data_reg_0_31_30_35_i_8__1);
  output [0:0]o_empty_reg;
  output [0:0]o_empty_reg_0;
  output [0:0]E;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  output \grant_reg[2]_0 ;
  output \grant_reg[1]_0 ;
  output \grant_reg[0]_0 ;
  output \n_in_x_reg_reg[0] ;
  output [35:0]i_wdata;
  output [35:0]s_msg;
  output o_empty_reg_2;
  output n_in_v_reg_reg_0;
  output [0:0]o_empty_reg_3;
  input rst;
  input clk;
  input [2:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[1][1]_36 ;
  input [2:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]out;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \gen_vc_logic[2].credits[4]_i_3__0 ;
  input \gen_vc_logic[2].credits[4]_i_4 ;
  input \gen_vc_logic[2].credits[4]_i_4_0 ;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__1;

  wire [0:0]E;
  wire clk;
  wire [5:1]double_grant1;
  wire [2:0]e_v;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__1;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_2 ;
  wire \gen_vc_logic[0].vc_fifo_n_3 ;
  wire \gen_vc_logic[0].vc_fifo_n_6 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[0].vc_fifo_n_8 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_2 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].credits[4]_i_3__0 ;
  wire \gen_vc_logic[2].credits[4]_i_4 ;
  wire \gen_vc_logic[2].credits[4]_i_4_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_11 ;
  wire \gen_vc_logic[2].vc_fifo_n_12 ;
  wire \gen_vc_logic[2].vc_fifo_n_89 ;
  wire \gen_vc_logic[2].vc_fifo_n_91 ;
  wire \gen_vc_logic[2].vc_fifo_n_92 ;
  wire [2:2]grant_base;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg[2]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[1][1]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[0] ;
  wire [35:0]n_msg;
  wire o_empty;
  wire [0:0]o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [2:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;

  fifo32_58 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_3 ),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_2 }),
        .O(double_grant1[2:1]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_89 ,\gen_vc_logic[1].vc_fifo_n_6 }),
        .clk(clk),
        .e_v(e_v[0]),
        .fifo_data_reg_0_31_30_35_i_8__1(fifo_data_reg_0_31_30_35_i_8__1),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_12 ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].credits[4]_i_3__1 (\gen_vc_logic[2].vc_fifo_n_0 ),
        .\gen_vc_logic[2].credits[4]_i_3__1_0 (\gen_vc_logic[1].vc_fifo_n_0 ),
        .\gen_vc_logic[2].credits[4]_i_4 (\gen_vc_logic[2].credits[4]_i_4 ),
        .\gen_vc_logic[2].credits[4]_i_4_0 (\gen_vc_logic[2].credits[4]_i_4_0 ),
        .grant_base(grant_base),
        .\grant_base_reg[1] (\gen_vc_logic[0].vc_fifo_n_8 ),
        .\grant_base_reg[1]_0 (\grant_base_reg_n_0_[1] ),
        .\grant_base_reg[2]_i_2_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_2 ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(\gen_vc_logic[0].vc_fifo_n_6 ),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\ys[1].xs[0].noc_if_inst_east\.vc_target (\ys[1].xs[0].noc_if_inst_east\.vc_target [0]));
  fifo32_59 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_3 ),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .DI(\gen_vc_logic[1].vc_fifo_n_2 ),
        .O(double_grant1[5:4]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_6 ),
        .clk(clk),
        .e_v(e_v[1]),
        .fifo_data_reg_0_31_30_35_i_8__1(fifo_data_reg_0_31_30_35_i_8__1),
        .\fifo_tail_reg[4]_0 (\gen_vc_logic[2].vc_fifo_n_12 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\grant_base_reg[2]_i_2 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (double_grant1[1]),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_0),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\ys[1].xs[0].noc_if_inst_east\.vc_target (\ys[1].xs[0].noc_if_inst_east\.vc_target [1]));
  fifo32_60 \gen_vc_logic[2].vc_fifo 
       (.D({\gen_vc_logic[1].vc_fifo_n_5 ,\gen_vc_logic[0].vc_fifo_n_7 }),
        .DI(\gen_vc_logic[2].req_reg ),
        .E(E),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_89 ),
        .clk(clk),
        .double_grant1({double_grant1[5:4],double_grant1[2:1]}),
        .e_v(e_v[2]),
        .fifo_data_reg_0_31_30_35_i_5__4_0(\rdata_e[0]_0 ),
        .fifo_data_reg_0_31_30_35_i_8__1_0(fifo_data_reg_0_31_30_35_i_8__1),
        .\fifo_tail_reg[4]_0 (\gen_vc_logic[0].vc_fifo_n_6 ),
        .\gen_vc_logic[2].credits[4]_i_3__0_0 (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\gen_vc_logic[2].credits[4]_i_3__0_1 (\gen_vc_logic[2].credits[4]_i_3__0 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[0] (\gen_vc_logic[2].vc_fifo_n_91 ),
        .\grant_base_reg[0]_0 (\grant_base_reg_n_0_[0] ),
        .\grant_base_reg[2] (\gen_vc_logic[2].vc_fifo_n_92 ),
        .\grant_base_reg[2]_0 (\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_1 (\grant_base_reg_n_0_[2] ),
        .\grant_reg[0] (\grant_reg[0]_0 ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\grant_reg[2]_0 ),
        .\i[1][1]_36 (\i[1][1]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .\n_in_x_reg_reg[0] (\n_in_x_reg_reg[0] ),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_1),
        .o_empty_reg_2(\gen_vc_logic[2].vc_fifo_n_11 ),
        .o_empty_reg_3(\gen_vc_logic[2].vc_fifo_n_12 ),
        .o_empty_reg_4(o_empty_reg_2),
        .o_empty_reg_5(o_empty_reg_3),
        .o_rdata(\rdata_e[1]_1 ),
        .o_v_reg_reg(o_v_reg_reg),
        .o_v_reg_reg_0(o_v_reg_reg_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .waiting_for_ack_reg(waiting_for_ack_reg),
        .waiting_for_ack_reg_0(waiting_for_ack_reg_0),
        .\ys[1].xs[0].noc_if_inst_east\.vc_target (\ys[1].xs[0].noc_if_inst_east\.vc_target [2]),
        .\ys[1].xs[1].noc_if_inst_east\.vc_target (\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_91 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_8 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_92 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_11 ),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_63
   (dor_o_v,
    o_empty_reg,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg_0,
    o_empty_reg_1,
    \grant_reg[1]_0 ,
    o_empty_reg_2,
    E,
    o_empty_reg_3,
    o_empty_reg_4,
    rst,
    clk,
    e_v120_out,
    \i[0][1]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    n_in_v_reg,
    s_v3_out,
    \fifo_tail_reg[4] ,
    e_v213_in,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty_reg_5,
    o_empty_reg_6,
    o_empty_reg_7,
    \ys[1].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__1 );
  output dor_o_v;
  output o_empty_reg;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output \grant_reg[1]_0 ;
  output o_empty_reg_2;
  output [0:0]E;
  output [0:0]o_empty_reg_3;
  output [0:0]o_empty_reg_4;
  input rst;
  input clk;
  input e_v120_out;
  input \i[0][1]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input n_in_v_reg;
  input s_v3_out;
  input \fifo_tail_reg[4] ;
  input e_v213_in;
  input \gen_vc_logic[2].has_credit__3 ;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input o_empty_reg_7;
  input [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__1 ;

  wire [0:0]E;
  wire clk;
  wire \dor_credit_inst/e_v1__1 ;
  wire dor_o_v;
  wire [5:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire \fifo_tail_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_4 ;
  wire \gen_vc_logic[1].vc_fifo_n_7 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_86 ;
  wire [2:2]grant_base;
  wire \grant_base[0]_i_1__3_n_0 ;
  wire \grant_base[1]_i_1__3_n_0 ;
  wire \grant_base[2]_i_1__3_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[0][1]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [2:0]next_grant;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire [0:0]o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire o_empty_reg_7;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__1 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;

  fifo32_64 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[0]),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_4 }),
        .E(E),
        .O(double_grant1[3:0]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_86 ,\gen_vc_logic[1].vc_fifo_n_7 }),
        .clk(clk),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .fifo_data_reg_0_31_0_5_i_10__2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .fifo_data_reg_0_31_0_5_i_10__2_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_i_4__1_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_9 ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg_5),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__1 (\s_out_x_reg[0]_i_2__1 ),
        .w_b(w_b),
        .\ys[1].xs[3].noc_if_inst_east\.vc_target (\ys[1].xs[3].noc_if_inst_east\.vc_target [0]));
  fifo32_65 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[1]),
        .DI(\gen_vc_logic[1].vc_fifo_n_4 ),
        .O(double_grant1[1]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_7 ),
        .clk(clk),
        .\grant_base_reg[2]_i_4__1 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(double_grant1[5:4]),
        .o_empty_reg_2(o_empty_reg_3),
        .o_empty_reg_3(o_empty_reg_6),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__1 (\s_out_x_reg[0]_i_2__1 ),
        .w_b(w_b),
        .\ys[1].xs[3].noc_if_inst_east\.vc_target (\ys[1].xs[3].noc_if_inst_east\.vc_target [1]));
  fifo32_66 \gen_vc_logic[2].vc_fifo 
       (.D(next_grant[1:0]),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_86 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .e_v213_in(e_v213_in),
        .fifo_data_reg_0_31_0_5_i_2__9(\grant_reg[1]_0 ),
        .fifo_data_reg_0_31_0_5_i_8__2(\gen_vc_logic[0].vc_fifo_n_9 ),
        .\fifo_tail_reg[4]_0 (\fifo_tail_reg[4] ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[2]_i_4__1 (\grant_base_reg_n_0_[2] ),
        .\i[0][1]_36 (\i[0][1]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg),
        .o_empty_reg_2(next_grant[2]),
        .o_empty_reg_3(o_empty_reg_0),
        .o_empty_reg_4(o_empty_reg_1),
        .o_empty_reg_5(o_empty_reg_2),
        .o_empty_reg_6(o_empty_reg_4),
        .o_empty_reg_7(o_empty_reg_7),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg[0]_i_2__1_0 (\s_out_x_reg[0]_i_2__1 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\s_out_x_reg_reg[1]_0 (\rdata_e[0]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .s_v3_out(s_v3_out),
        .w_b(w_b),
        .\ys[1].xs[3].noc_if_inst_east\.vc_target (\ys[1].xs[3].noc_if_inst_east\.vc_target [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888B8B8B)) 
    \grant_base[0]_i_1__3 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(w_b),
        .I2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .I3(double_grant1[5]),
        .I4(double_grant1[2]),
        .I5(grant_base),
        .O(\grant_base[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[1]_i_1__3 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(w_b),
        .I2(o_empty),
        .I3(double_grant1[3]),
        .I4(double_grant1[0]),
        .I5(grant_base),
        .O(\grant_base[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[2]_i_1__3 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(w_b),
        .I2(\gen_vc_logic[1].vc_fifo_n_0 ),
        .I3(double_grant1[4]),
        .I4(double_grant1[1]),
        .I5(grant_base),
        .O(\grant_base[2]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__3_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__3_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__3_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[0]),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[1]),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[2]),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_69
   (o_empty_reg,
    \grant_reg[1]_0 ,
    \grant_reg[2]_0 ,
    \n_in_x_reg_reg[1] ,
    \ys[0].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_1 ,
    \i_vc_r_reg[2] ,
    \grant_reg[1]_1 ,
    \grant_reg[0]_0 ,
    \i_x_r_reg[1] ,
    s_msg,
    o_empty_reg_0,
    o_empty_reg_1,
    n_in_v_reg_reg,
    rst,
    clk,
    \ys[0].xs[2].noc_if_inst_east\.vc_target ,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    out,
    \fifo_head_reg[0] ,
    \s_out_y_reg_reg[1] ,
    \s_out_x_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \i_d_r_reg[0] ,
    \i_d_r_reg[0]_0 ,
    \i_d_r_reg[0]_1 ,
    fifo_data_reg_0_31_0_5_i_17,
    fifo_data_reg_0_31_0_5_i_17_0,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    i_wdata);
  output o_empty_reg;
  output \grant_reg[1]_0 ;
  output [0:0]\grant_reg[2]_0 ;
  output \n_in_x_reg_reg[1] ;
  output [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[2]_1 ;
  output \i_vc_r_reg[2] ;
  output \grant_reg[1]_1 ;
  output \grant_reg[0]_0 ;
  output [35:0]\i_x_r_reg[1] ;
  output [35:0]s_msg;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  input rst;
  input clk;
  input [2:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  input [1:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input [2:0]out;
  input \fifo_head_reg[0] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \i_d_r_reg[0] ;
  input \i_d_r_reg[0]_0 ;
  input \i_d_r_reg[0]_1 ;
  input fifo_data_reg_0_31_0_5_i_17;
  input fifo_data_reg_0_31_0_5_i_17_0;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]i_wdata;

  wire clk;
  wire [5:1]double_grant1;
  wire [1:0]e_v;
  wire fifo_data_reg_0_31_0_5_i_17;
  wire fifo_data_reg_0_31_0_5_i_17_0;
  wire \fifo_head_reg[0] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_2 ;
  wire \gen_vc_logic[0].vc_fifo_n_3 ;
  wire \gen_vc_logic[0].vc_fifo_n_4 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].vc_fifo_n_1 ;
  wire \gen_vc_logic[1].vc_fifo_n_3 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_2 ;
  wire \gen_vc_logic[2].vc_fifo_n_3 ;
  wire \gen_vc_logic[2].vc_fifo_n_87 ;
  wire \gen_vc_logic[2].vc_fifo_n_88 ;
  wire \grant_base[0]_i_1__2_n_0 ;
  wire \grant_base[1]_i_1__2_n_0 ;
  wire \grant_base[2]_i_1__2_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg[1]_1 ;
  wire [0:0]\grant_reg[2]_0 ;
  wire \grant_reg[2]_1 ;
  wire \grant_reg_n_0_[0] ;
  wire \i_d_r_reg[0] ;
  wire \i_d_r_reg[0]_0 ;
  wire \i_d_r_reg[0]_1 ;
  wire \i_vc_r_reg[2] ;
  wire [35:0]i_wdata;
  wire [35:0]\i_x_r_reg[1] ;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire \n_in_x_reg_reg[1] ;
  wire [35:0]n_msg;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire [2:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;

  fifo32_70 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_4 ),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_3 }),
        .O(double_grant1[2:1]),
        .Q({p_2_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_88 ,\gen_vc_logic[1].vc_fifo_n_6 }),
        .clk(clk),
        .e_v(e_v[0]),
        .fifo_data_reg_0_31_0_5_i_17(fifo_data_reg_0_31_0_5_i_17),
        .fifo_data_reg_0_31_0_5_i_17_0(fifo_data_reg_0_31_0_5_i_17_0),
        .fifo_data_reg_0_31_0_5_i_17_1(\gen_vc_logic[2].vc_fifo_n_0 ),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_3 ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\grant_reg[0]_0 (\gen_vc_logic[0].vc_fifo_n_3 ),
        .\grant_reg[2]_i_3__0_0 (\grant_base_reg_n_0_[0] ),
        .i_wdata(i_wdata),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\ys[0].xs[2].noc_if_inst_east\.vc_target (\ys[0].xs[2].noc_if_inst_east\.vc_target [0]));
  fifo32_71 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_4 ),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .DI(\gen_vc_logic[1].vc_fifo_n_3 ),
        .O(double_grant1[5]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_6 ),
        .clk(clk),
        .e_v(e_v[1]),
        .\fifo_tail_reg[0]_0 (\gen_vc_logic[2].vc_fifo_n_3 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[1]_0 (double_grant1[1]),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .\grant_reg[2]_i_3__0 (\grant_base_reg_n_0_[1] ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1] ),
        .n_msg(n_msg[35:32]),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_1 ),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\ys[0].xs[2].noc_if_inst_east\.vc_target (\ys[0].xs[2].noc_if_inst_east\.vc_target [1]));
  fifo32_72 \gen_vc_logic[2].vc_fifo 
       (.D(\gen_vc_logic[2].vc_fifo_n_87 ),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_88 ),
        .clk(clk),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .fifo_data_reg_0_31_30_35_i_5__2_0(\rdata_e[0]_0 ),
        .\fifo_head_reg[0]_0 (\fifo_head_reg[0] ),
        .\fifo_tail[0]_i_3__0_0 (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\grant_base_reg[1] (\gen_vc_logic[0].vc_fifo_n_3 ),
        .\grant_base_reg[1]_0 (\gen_vc_logic[1].vc_fifo_n_1 ),
        .\grant_reg[0] (\grant_reg[0]_0 ),
        .\grant_reg[1] (\grant_reg[1]_1 ),
        .\grant_reg[2] (\grant_reg[2]_0 ),
        .\grant_reg[2]_0 (\grant_reg[2]_1 ),
        .\grant_reg[2]_i_3__0 (\grant_base_reg_n_0_[2] ),
        .\i_d_r_reg[0] (\i_d_r_reg[0] ),
        .\i_d_r_reg[0]_0 (\i_d_r_reg[0]_0 ),
        .\i_d_r_reg[0]_1 (\i_d_r_reg[0]_1 ),
        .\i_vc_r_reg[2] (\i_vc_r_reg[2] ),
        .i_wdata(i_wdata),
        .\i_x_r_reg[1] (\i_x_r_reg[1] ),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .\n_in_x_reg_reg[1] (\gen_vc_logic[2].vc_fifo_n_3 ),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(\gen_vc_logic[2].vc_fifo_n_2 ),
        .o_empty_reg_2(o_empty_reg_0),
        .o_empty_reg_3(o_empty_reg_1),
        .o_rdata(\rdata_e[1]_1 ),
        .o_v_reg_reg(o_v_reg_reg),
        .o_v_reg_reg_0(o_v_reg_reg_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[0] (\n_in_x_reg_reg[1] ),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .\ys[0].xs[2].noc_if_inst_east\.vc_target (\ys[0].xs[2].noc_if_inst_east\.vc_target [2]),
        .\ys[0].xs[3].noc_if_inst_east\.vc_target (\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8B8BB)) 
    \grant_base[0]_i_1__2 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_2 ),
        .I2(\gen_vc_logic[2].vc_fifo_n_87 ),
        .I3(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I4(\gen_vc_logic[0].vc_fifo_n_7 ),
        .I5(rst),
        .O(\grant_base[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[1]_i_1__2 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_2 ),
        .I2(\gen_vc_logic[0].vc_fifo_n_7 ),
        .I3(rst),
        .O(\grant_base[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[2]_i_1__2 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_2 ),
        .I2(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I3(rst),
        .O(\grant_base[2]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__2_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__2_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__2_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_87 ),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_75
   (E,
    o_empty_reg,
    o_empty_reg_0,
    dor_o_v,
    o_empty_reg_1,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg_2,
    o_empty_reg_3,
    o_empty_reg_4,
    \grant_reg[1]_0 ,
    rst,
    clk,
    \ys[0].xs[1].noc_if_inst_east\.vc_target ,
    e_v120_out,
    \i[2][0]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    n_in_v_reg,
    s_v3_out,
    \fifo_tail_reg[4] ,
    e_v213_in,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \s_out_x_reg[0]_i_2__0 );
  output [0:0]E;
  output [0:0]o_empty_reg;
  output [0:0]o_empty_reg_0;
  output dor_o_v;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_2;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output \grant_reg[1]_0 ;
  input rst;
  input clk;
  input [2:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  input e_v120_out;
  input \i[2][0]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input n_in_v_reg;
  input s_v3_out;
  input \fifo_tail_reg[4] ;
  input e_v213_in;
  input \gen_vc_logic[2].has_credit__3 ;
  input \gen_vc_logic[0].has_credit__3 ;
  input [35:0]\s_out_x_reg[0]_i_2__0 ;

  wire [0:0]E;
  wire clk;
  wire \dor_credit_inst/e_v1__1 ;
  wire dor_o_v;
  wire [5:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire \fifo_tail_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_8 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_7 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_86 ;
  wire [2:2]grant_base;
  wire \grant_base[0]_i_1__1_n_0 ;
  wire \grant_base[1]_i_1__1_n_0 ;
  wire \grant_base[2]_i_1__1_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[2][0]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [2:0]next_grant;
  wire o_empty;
  wire [0:0]o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__0 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [2:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;

  fifo32_76 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_8 ),
        .D(next_grant[0]),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_5 }),
        .E(E),
        .O(double_grant1[3:0]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_86 ,\gen_vc_logic[1].vc_fifo_n_7 }),
        .clk(clk),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .fifo_data_reg_0_31_0_5_i_3__5(\gen_vc_logic[2].vc_fifo_n_0 ),
        .fifo_data_reg_0_31_0_5_i_3__5_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_i_4__0_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_9 ),
        .o_empty(o_empty),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__0 (\s_out_x_reg[0]_i_2__0 ),
        .w_b(w_b),
        .\ys[0].xs[1].noc_if_inst_east\.vc_target (\ys[0].xs[1].noc_if_inst_east\.vc_target [0]));
  fifo32_77 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_8 ),
        .D(next_grant[1]),
        .DI(\gen_vc_logic[1].vc_fifo_n_5 ),
        .O(double_grant1[1]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_7 ),
        .clk(clk),
        .\grant_base_reg[2]_i_4__0 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg),
        .o_empty_reg_2(double_grant1[5:4]),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__0 (\s_out_x_reg[0]_i_2__0 ),
        .w_b(w_b),
        .\ys[0].xs[1].noc_if_inst_east\.vc_target (\ys[0].xs[1].noc_if_inst_east\.vc_target [1]));
  fifo32_78 \gen_vc_logic[2].vc_fifo 
       (.D(next_grant[1:0]),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_86 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .e_v213_in(e_v213_in),
        .fifo_data_reg_0_31_0_5_i_2__3(\grant_reg[1]_0 ),
        .fifo_data_reg_0_31_0_5_i_8__0(\gen_vc_logic[0].vc_fifo_n_9 ),
        .\fifo_tail_reg[4]_0 (\fifo_tail_reg[4] ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[2]_i_4__0 (\grant_base_reg_n_0_[2] ),
        .\i[2][0]_36 (\i[2][0]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(next_grant[2]),
        .o_empty_reg_4(o_empty_reg_2),
        .o_empty_reg_5(o_empty_reg_3),
        .o_empty_reg_6(o_empty_reg_4),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg[0]_i_2__0_0 (\s_out_x_reg[0]_i_2__0 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\s_out_x_reg_reg[1]_0 (\rdata_e[0]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .s_v3_out(s_v3_out),
        .w_b(w_b),
        .\ys[0].xs[1].noc_if_inst_east\.vc_target (\ys[0].xs[1].noc_if_inst_east\.vc_target [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888B8B8B)) 
    \grant_base[0]_i_1__1 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(w_b),
        .I2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .I3(double_grant1[5]),
        .I4(double_grant1[2]),
        .I5(grant_base),
        .O(\grant_base[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[1]_i_1__1 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(w_b),
        .I2(o_empty),
        .I3(double_grant1[3]),
        .I4(double_grant1[0]),
        .I5(grant_base),
        .O(\grant_base[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[2]_i_1__1 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(w_b),
        .I2(\gen_vc_logic[1].vc_fifo_n_0 ),
        .I3(double_grant1[4]),
        .I4(double_grant1[1]),
        .I5(grant_base),
        .O(\grant_base[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__1_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__1_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__1_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[0]),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[1]),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[2]),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_81
   (dor_o_v,
    o_empty_reg,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg_0,
    o_empty_reg_1,
    o_empty_reg_2,
    \grant_reg[1]_0 ,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    rst,
    clk,
    e_v120_out,
    \i[1][0]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    n_in_v_reg,
    s_v3_out,
    \fifo_tail_reg[4] ,
    e_v213_in,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty_reg_6,
    o_empty_reg_7,
    o_empty_reg_8,
    \ys[0].xs[0].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2 );
  output dor_o_v;
  output o_empty_reg;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output o_empty_reg_2;
  output \grant_reg[1]_0 ;
  output [0:0]o_empty_reg_3;
  output [0:0]o_empty_reg_4;
  output [0:0]o_empty_reg_5;
  input rst;
  input clk;
  input e_v120_out;
  input \i[1][0]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input n_in_v_reg;
  input s_v3_out;
  input \fifo_tail_reg[4] ;
  input e_v213_in;
  input \gen_vc_logic[2].has_credit__3 ;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty_reg_6;
  input o_empty_reg_7;
  input o_empty_reg_8;
  input [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2 ;

  wire clk;
  wire \dor_credit_inst/e_v1__1 ;
  wire dor_o_v;
  wire [5:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire \fifo_tail_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_4 ;
  wire \gen_vc_logic[1].vc_fifo_n_7 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_86 ;
  wire [2:2]grant_base;
  wire \grant_base[0]_i_1__0_n_0 ;
  wire \grant_base[1]_i_1__0_n_0 ;
  wire \grant_base[2]_i_1__0_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[1][0]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [2:0]next_grant;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire [0:0]o_empty_reg_4;
  wire [0:0]o_empty_reg_5;
  wire o_empty_reg_6;
  wire o_empty_reg_7;
  wire o_empty_reg_8;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;

  fifo32_82 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[0]),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_4 }),
        .O(double_grant1[3:0]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_86 ,\gen_vc_logic[1].vc_fifo_n_7 }),
        .clk(clk),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .fifo_data_reg_0_31_0_5_i_3__2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .fifo_data_reg_0_31_0_5_i_3__2_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_i_4_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_9 ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg_5),
        .o_empty_reg_1(o_empty_reg_8),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2 (\s_out_x_reg[0]_i_2 ),
        .w_b(w_b),
        .\ys[0].xs[0].noc_if_inst_east\.vc_target (\ys[0].xs[0].noc_if_inst_east\.vc_target [0]));
  fifo32_83 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_7 ),
        .D(next_grant[1]),
        .DI(\gen_vc_logic[1].vc_fifo_n_4 ),
        .O(double_grant1[1]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_7 ),
        .clk(clk),
        .\grant_base_reg[2]_i_4 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(double_grant1[5:4]),
        .o_empty_reg_2(o_empty_reg_4),
        .o_empty_reg_3(o_empty_reg_7),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2 (\s_out_x_reg[0]_i_2 ),
        .w_b(w_b),
        .\ys[0].xs[0].noc_if_inst_east\.vc_target (\ys[0].xs[0].noc_if_inst_east\.vc_target [1]));
  fifo32_84 \gen_vc_logic[2].vc_fifo 
       (.D(next_grant[1:0]),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_86 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .e_v213_in(e_v213_in),
        .fifo_data_reg_0_31_0_5_i_2__0(\grant_reg[1]_0 ),
        .fifo_data_reg_0_31_0_5_i_8(\gen_vc_logic[0].vc_fifo_n_9 ),
        .\fifo_tail_reg[4]_0 (\fifo_tail_reg[4] ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[2]_i_4 (\grant_base_reg_n_0_[2] ),
        .\i[1][0]_36 (\i[1][0]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg),
        .o_empty_reg_2(next_grant[2]),
        .o_empty_reg_3(o_empty_reg_0),
        .o_empty_reg_4(o_empty_reg_1),
        .o_empty_reg_5(o_empty_reg_2),
        .o_empty_reg_6(o_empty_reg_3),
        .o_empty_reg_7(o_empty_reg_6),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg[0]_i_2_0 (\s_out_x_reg[0]_i_2 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\s_out_x_reg_reg[1]_0 (\rdata_e[0]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .s_v3_out(s_v3_out),
        .w_b(w_b),
        .\ys[0].xs[0].noc_if_inst_east\.vc_target (\ys[0].xs[0].noc_if_inst_east\.vc_target [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888B8B8B)) 
    \grant_base[0]_i_1__0 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(w_b),
        .I2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .I3(double_grant1[5]),
        .I4(double_grant1[2]),
        .I5(grant_base),
        .O(\grant_base[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[1]_i_1__0 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(w_b),
        .I2(o_empty),
        .I3(double_grant1[3]),
        .I4(double_grant1[0]),
        .I5(grant_base),
        .O(\grant_base[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[2]_i_1__0 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(w_b),
        .I2(\gen_vc_logic[1].vc_fifo_n_0 ),
        .I3(double_grant1[4]),
        .I4(double_grant1[1]),
        .I5(grant_base),
        .O(\grant_base[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__0_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__0_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__0_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[0]),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[1]),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[2]),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_87
   (E,
    o_empty_reg,
    n_in_v_reg_reg,
    \n_in_x_reg_reg[0] ,
    \ys[0].xs[0].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_0 ,
    \grant_reg[1]_0 ,
    \grant_reg[0]_0 ,
    i_wdata,
    s_msg,
    o_empty_reg_0,
    o_empty_reg_1,
    \grant_reg[2]_1 ,
    \grant_reg[1]_1 ,
    o_empty_reg_2,
    rst,
    clk,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[0][0]_36 ,
    \fifo_head_reg[0] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \fifo_tail[0]_i_3 ,
    waiting_for_ack_i_5,
    waiting_for_ack_i_5_0,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    \ys[0].xs[3].noc_if_inst_east\.vc_target ,
    fifo_data_reg_0_31_30_35_i_8);
  output [0:0]E;
  output o_empty_reg;
  output n_in_v_reg_reg;
  output \n_in_x_reg_reg[0] ;
  output [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  output \grant_reg[2]_0 ;
  output \grant_reg[1]_0 ;
  output \grant_reg[0]_0 ;
  output [35:0]i_wdata;
  output [35:0]s_msg;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output [0:0]\grant_reg[2]_1 ;
  output [0:0]\grant_reg[1]_1 ;
  output [0:0]o_empty_reg_2;
  input rst;
  input clk;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[0][0]_36 ;
  input [2:0]\fifo_head_reg[0] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \fifo_tail[0]_i_3 ;
  input waiting_for_ack_i_5;
  input waiting_for_ack_i_5_0;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input o_empty_reg_3;
  input o_empty_reg_4;
  input o_empty_reg_5;
  input [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8;

  wire [0:0]E;
  wire clk;
  wire [5:1]double_grant1;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8;
  wire [2:0]\fifo_head_reg[0] ;
  wire \fifo_tail[0]_i_3 ;
  wire \gen_vc_logic[0].vc_fifo_n_1 ;
  wire \gen_vc_logic[0].vc_fifo_n_2 ;
  wire \gen_vc_logic[0].vc_fifo_n_3 ;
  wire \gen_vc_logic[0].vc_fifo_n_7 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_2 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_6 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_4 ;
  wire \gen_vc_logic[2].vc_fifo_n_5 ;
  wire \gen_vc_logic[2].vc_fifo_n_88 ;
  wire \gen_vc_logic[2].vc_fifo_n_89 ;
  wire \grant_base[0]_i_1_n_0 ;
  wire \grant_base[1]_i_1_n_0 ;
  wire \grant_base[2]_i_1_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[1]_0 ;
  wire [0:0]\grant_reg[1]_1 ;
  wire \grant_reg[2]_0 ;
  wire [0:0]\grant_reg[2]_1 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[0][0]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire \n_in_x_reg_reg[0] ;
  wire [35:0]n_msg;
  wire o_empty;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_i_5;
  wire waiting_for_ack_i_5_0;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;

  fifo32_88 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_3 ),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_2 }),
        .O(double_grant1[2:1]),
        .Q({p_2_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_89 ,\gen_vc_logic[1].vc_fifo_n_6 }),
        .clk(clk),
        .fifo_data_reg_0_31_30_35_i_8(fifo_data_reg_0_31_30_35_i_8),
        .\fifo_tail_reg[4]_0 (\gen_vc_logic[2].vc_fifo_n_5 ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_1 ),
        .\grant_reg[0]_0 (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\grant_reg[2]_i_3_0 (\grant_base_reg_n_0_[0] ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg_2),
        .o_empty_reg_1(o_empty_reg_4),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .waiting_for_ack_i_5(waiting_for_ack_i_5),
        .waiting_for_ack_i_5_0(waiting_for_ack_i_5_0),
        .waiting_for_ack_i_5_1(\gen_vc_logic[2].vc_fifo_n_0 ),
        .\ys[0].xs[3].noc_if_inst_east\.vc_target (\ys[0].xs[3].noc_if_inst_east\.vc_target [0]));
  fifo32_89 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_3 ),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .DI(\gen_vc_logic[1].vc_fifo_n_2 ),
        .O(double_grant1[5]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_6 ),
        .clk(clk),
        .fifo_data_reg_0_31_30_35_i_8(fifo_data_reg_0_31_30_35_i_8),
        .\fifo_tail_reg[4]_0 (\gen_vc_logic[2].vc_fifo_n_5 ),
        .\grant_reg[1] (\grant_reg[1]_1 ),
        .\grant_reg[1]_0 (double_grant1[1]),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .\grant_reg[2]_i_3 (\grant_base_reg_n_0_[1] ),
        .n_in_v_reg(n_in_v_reg),
        .\n_in_x_reg_reg[0] (\n_in_x_reg_reg[0] ),
        .n_msg(n_msg[35:32]),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_3),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\ys[0].xs[3].noc_if_inst_east\.vc_target (\ys[0].xs[3].noc_if_inst_east\.vc_target [1]));
  fifo32_90 \gen_vc_logic[2].vc_fifo 
       (.D(\gen_vc_logic[2].vc_fifo_n_88 ),
        .DI(\gen_vc_logic[2].req_reg ),
        .E(E),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_89 ),
        .clk(clk),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .fifo_data_reg_0_31_30_35_i_5_0(\rdata_e[0]_0 ),
        .fifo_data_reg_0_31_30_35_i_8_0(fifo_data_reg_0_31_30_35_i_8),
        .\fifo_head_reg[0]_0 (\fifo_head_reg[0] ),
        .\fifo_tail[0]_i_3_0 (\gen_vc_logic[0].vc_fifo_n_1 ),
        .\fifo_tail[0]_i_3_1 (\fifo_tail[0]_i_3 ),
        .\grant_base_reg[1] (\gen_vc_logic[0].vc_fifo_n_2 ),
        .\grant_base_reg[1]_0 (\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_reg[0] (\grant_reg[0]_0 ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\grant_reg[2]_0 ),
        .\grant_reg[2]_0 (\grant_reg[2]_1 ),
        .\grant_reg[2]_i_3 (\grant_base_reg_n_0_[2] ),
        .\i[0][0]_36 (\i[0][0]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .\n_in_x_reg_reg[0] (\gen_vc_logic[2].vc_fifo_n_5 ),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg),
        .o_empty_reg_2(\gen_vc_logic[2].vc_fifo_n_4 ),
        .o_empty_reg_3(o_empty_reg_0),
        .o_empty_reg_4(o_empty_reg_1),
        .o_empty_reg_5(o_empty_reg_5),
        .o_rdata(\rdata_e[1]_1 ),
        .o_v_reg_reg(o_v_reg_reg),
        .o_v_reg_reg_0(o_v_reg_reg_0),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[0] (\n_in_x_reg_reg[0] ),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .waiting_for_ack_reg(waiting_for_ack_reg),
        .waiting_for_ack_reg_0(waiting_for_ack_reg_0),
        .\ys[0].xs[0].noc_if_inst_east\.vc_target (\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[0].xs[3].noc_if_inst_east\.vc_target (\ys[0].xs[3].noc_if_inst_east\.vc_target [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8B8BB)) 
    \grant_base[0]_i_1 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_4 ),
        .I2(\gen_vc_logic[2].vc_fifo_n_88 ),
        .I3(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I4(\gen_vc_logic[0].vc_fifo_n_7 ),
        .I5(rst),
        .O(\grant_base[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[1]_i_1 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_4 ),
        .I2(\gen_vc_logic[0].vc_fifo_n_7 ),
        .I3(rst),
        .O(\grant_base[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \grant_base[2]_i_1 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(\gen_vc_logic[2].vc_fifo_n_4 ),
        .I2(\gen_vc_logic[1].vc_fifo_n_5 ),
        .I3(rst),
        .O(\grant_base[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[0].vc_fifo_n_7 ),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[1].vc_fifo_n_5 ),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_vc_logic[2].vc_fifo_n_88 ),
        .Q(p_2_in),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "credit_bp_rx" *) 
module credit_bp_rx_9
   (o_empty_reg,
    o_empty_reg_0,
    o_empty_reg_1,
    dor_o_v,
    o_empty_reg_2,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    \grant_reg[1]_0 ,
    rst,
    clk,
    \ys[3].xs[0].noc_if_inst_east\.vc_target ,
    e_v120_out,
    \i[1][3]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    n_in_v_reg,
    s_v3_out,
    \fifo_tail_reg[4] ,
    e_v213_in,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \s_out_x_reg[0]_i_2__6 );
  output [0:0]o_empty_reg;
  output [0:0]o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  output dor_o_v;
  output o_empty_reg_2;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output o_empty_reg_5;
  output \grant_reg[1]_0 ;
  input rst;
  input clk;
  input [2:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  input e_v120_out;
  input \i[1][3]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input n_in_v_reg;
  input s_v3_out;
  input \fifo_tail_reg[4] ;
  input e_v213_in;
  input \gen_vc_logic[2].has_credit__3 ;
  input \gen_vc_logic[0].has_credit__3 ;
  input [35:0]\s_out_x_reg[0]_i_2__6 ;

  wire clk;
  wire \dor_credit_inst/e_v1__1 ;
  wire dor_o_v;
  wire [5:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire \fifo_tail_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].vc_fifo_n_8 ;
  wire \gen_vc_logic[0].vc_fifo_n_9 ;
  wire \gen_vc_logic[1].vc_fifo_n_0 ;
  wire \gen_vc_logic[1].vc_fifo_n_5 ;
  wire \gen_vc_logic[1].vc_fifo_n_7 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \gen_vc_logic[2].req_reg ;
  wire \gen_vc_logic[2].vc_fifo_n_0 ;
  wire \gen_vc_logic[2].vc_fifo_n_86 ;
  wire [2:2]grant_base;
  wire \grant_base[0]_i_1__10_n_0 ;
  wire \grant_base[1]_i_1__10_n_0 ;
  wire \grant_base[2]_i_1__10_n_0 ;
  wire \grant_base_reg_n_0_[0] ;
  wire \grant_base_reg_n_0_[1] ;
  wire \grant_base_reg_n_0_[2] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg_n_0_[0] ;
  wire \i[1][3]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [2:0]next_grant;
  wire o_empty;
  wire [0:0]o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire p_1_in;
  wire p_2_in;
  wire [35:0]\rdata_e[0]_0 ;
  wire [35:0]\rdata_e[1]_1 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__6 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [2:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;

  fifo32_10 \gen_vc_logic[0].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_8 ),
        .D(next_grant[0]),
        .DI({\gen_vc_logic[2].req_reg ,\gen_vc_logic[1].vc_fifo_n_5 }),
        .O(double_grant1[3:0]),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S({\gen_vc_logic[2].vc_fifo_n_86 ,\gen_vc_logic[1].vc_fifo_n_7 }),
        .clk(clk),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .fifo_data_reg_0_31_0_5_i_3__28(\gen_vc_logic[2].vc_fifo_n_0 ),
        .fifo_data_reg_0_31_0_5_i_3__28_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .\grant_base_reg[2]_i_4__6_0 (\grant_base_reg_n_0_[0] ),
        .\grant_reg[0] (\gen_vc_logic[0].vc_fifo_n_9 ),
        .o_empty(o_empty),
        .o_empty_reg_0(o_empty_reg),
        .o_rdata(\rdata_e[0]_0 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__6 (\s_out_x_reg[0]_i_2__6 ),
        .w_b(w_b),
        .\ys[3].xs[0].noc_if_inst_east\.vc_target (\ys[3].xs[0].noc_if_inst_east\.vc_target [0]));
  fifo32_11 \gen_vc_logic[1].vc_fifo 
       (.CO(\gen_vc_logic[0].vc_fifo_n_8 ),
        .D(next_grant[1]),
        .DI(\gen_vc_logic[1].vc_fifo_n_5 ),
        .O(double_grant1[1]),
        .Q(p_1_in),
        .S(\gen_vc_logic[1].vc_fifo_n_7 ),
        .clk(clk),
        .\grant_base_reg[2]_i_4__6 (\grant_base_reg_n_0_[1] ),
        .\grant_reg[1] (\grant_reg[1]_0 ),
        .\grant_reg[2] (\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_0(\gen_vc_logic[1].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(double_grant1[5:4]),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .\s_out_x_reg[0]_i_2__6 (\s_out_x_reg[0]_i_2__6 ),
        .w_b(w_b),
        .\ys[3].xs[0].noc_if_inst_east\.vc_target (\ys[3].xs[0].noc_if_inst_east\.vc_target [1]));
  fifo32_12 \gen_vc_logic[2].vc_fifo 
       (.D(next_grant[1:0]),
        .DI(\gen_vc_logic[2].req_reg ),
        .Q({p_2_in,p_1_in,\grant_reg_n_0_[0] }),
        .S(\gen_vc_logic[2].vc_fifo_n_86 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .double_grant1({double_grant1[5],double_grant1[2]}),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v1__1(\dor_credit_inst/e_v1__1 ),
        .e_v213_in(e_v213_in),
        .fifo_data_reg_0_31_0_5_i_2__32(\grant_reg[1]_0 ),
        .fifo_data_reg_0_31_0_5_i_8__9(\gen_vc_logic[0].vc_fifo_n_9 ),
        .\fifo_tail_reg[4]_0 (\fifo_tail_reg[4] ),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .grant_base(grant_base),
        .\grant_base_reg[2]_i_4__6 (\grant_base_reg_n_0_[2] ),
        .\i[1][3]_36 (\i[1][3]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty(o_empty),
        .o_empty_reg_0(\gen_vc_logic[2].vc_fifo_n_0 ),
        .o_empty_reg_1(o_empty_reg_1),
        .o_empty_reg_2(o_empty_reg_2),
        .o_empty_reg_3(next_grant[2]),
        .o_empty_reg_4(o_empty_reg_3),
        .o_empty_reg_5(o_empty_reg_4),
        .o_empty_reg_6(o_empty_reg_5),
        .o_rdata(\rdata_e[1]_1 ),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31] ),
        .\s_out_x_reg[0]_i_2__6_0 (\s_out_x_reg[0]_i_2__6 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1] ),
        .\s_out_x_reg_reg[1]_0 (\rdata_e[0]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1] ),
        .s_v3_out(s_v3_out),
        .w_b(w_b),
        .\ys[3].xs[0].noc_if_inst_east\.vc_target (\ys[3].xs[0].noc_if_inst_east\.vc_target [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888B8B8B)) 
    \grant_base[0]_i_1__10 
       (.I0(\grant_base_reg_n_0_[0] ),
        .I1(w_b),
        .I2(\gen_vc_logic[2].vc_fifo_n_0 ),
        .I3(double_grant1[5]),
        .I4(double_grant1[2]),
        .I5(grant_base),
        .O(\grant_base[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[1]_i_1__10 
       (.I0(\grant_base_reg_n_0_[1] ),
        .I1(w_b),
        .I2(o_empty),
        .I3(double_grant1[3]),
        .I4(double_grant1[0]),
        .I5(grant_base),
        .O(\grant_base[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888B8B8B)) 
    \grant_base[2]_i_1__10 
       (.I0(\grant_base_reg_n_0_[2] ),
        .I1(w_b),
        .I2(\gen_vc_logic[1].vc_fifo_n_0 ),
        .I3(double_grant1[4]),
        .I4(double_grant1[1]),
        .I5(grant_base),
        .O(\grant_base[2]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[0]_i_1__10_n_0 ),
        .Q(\grant_base_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[1]_i_1__10_n_0 ),
        .Q(\grant_base_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_base_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\grant_base[2]_i_1__10_n_0 ),
        .Q(\grant_base_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[0]),
        .Q(\grant_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[1]),
        .Q(p_1_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \grant_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_grant[2]),
        .Q(p_2_in),
        .R(rst));
endmodule

module credit_bp_tx
   (o_v_reg_reg,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \gen_vc_logic[0].credits_reg[4]_0 ,
    \i_vc_r_reg[0] ,
    \gen_vc_logic[2].credits_reg[4]_0 ,
    \i_x_r_reg[0] ,
    \o_v[3][3] ,
    Q,
    \gen_vc_logic[0].credits_reg[1]_0 ,
    \gen_vc_logic[2].credits_reg[4]_1 ,
    \gen_vc_logic[1].credits_reg[4]_1 ,
    \i_x_r_reg[0]_0 ,
    out,
    waiting_for_ack_reg,
    rst,
    \gen_vc_logic[0].credits_reg[4]_1 ,
    clk,
    \gen_vc_logic[1].credits_reg[4]_2 ,
    \gen_vc_logic[2].credits_reg[4]_2 );
  output [1:0]o_v_reg_reg;
  output \gen_vc_logic[1].credits_reg[4]_0 ;
  output \gen_vc_logic[0].credits_reg[4]_0 ;
  output \i_vc_r_reg[0] ;
  output \gen_vc_logic[2].credits_reg[4]_0 ;
  input \i_x_r_reg[0] ;
  input \o_v[3][3] ;
  input [1:0]Q;
  input \gen_vc_logic[0].credits_reg[1]_0 ;
  input \gen_vc_logic[2].credits_reg[4]_1 ;
  input \gen_vc_logic[1].credits_reg[4]_1 ;
  input \i_x_r_reg[0]_0 ;
  input [1:0]out;
  input waiting_for_ack_reg;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;

  wire [1:0]Q;
  wire clk;
  wire \gen_vc_logic[0].credits[0]_i_1__14_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__6_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__14_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__14_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__14_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[1]_0 ;
  wire \gen_vc_logic[0].credits_reg[4]_0 ;
  wire [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  wire \gen_vc_logic[1].credits[0]_i_1__14_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__6_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__14_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__14_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__14_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  wire \gen_vc_logic[2].credits[0]_i_1__14_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__6_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__14_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__14_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__14_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[4]_0 ;
  wire \gen_vc_logic[2].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;
  wire \i_vc_r_reg[0] ;
  wire \i_x_r[1]_i_3__4_n_0 ;
  wire \i_x_r_reg[0] ;
  wire \i_x_r_reg[0]_0 ;
  wire \o_v[3][3] ;
  wire [1:0]o_v_reg_reg;
  wire [1:0]out;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__14 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__14_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[0].credits[1]_i_1__6 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[0].credits[2]_i_1__14 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[0].credits[3]_i_1__14 
       (.I0(\gen_vc_logic[0].credits_reg [3]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[3]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[0].credits[4]_i_2__14 
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[0]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[1]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[2]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[4]_i_2__14_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__14 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__14_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[1].credits[1]_i_1__6 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[1].credits[2]_i_1__14 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[1].credits[3]_i_1__14 
       (.I0(\gen_vc_logic[1].credits_reg [3]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [0]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[3]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[1].credits[4]_i_2__14 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .I5(\gen_vc_logic[1].credits_reg[4]_1 ),
        .O(\gen_vc_logic[1].credits[4]_i_2__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__14_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__14 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__14_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[2].credits[1]_i_1__6 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[2].credits[2]_i_1__14 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[2].credits[3]_i_1__14 
       (.I0(\gen_vc_logic[2].credits_reg [3]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [0]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[3]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[2].credits[4]_i_2__14 
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .I5(\gen_vc_logic[2].credits_reg[4]_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_2__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__14_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \i_x_r[0]_i_1__14 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__4_n_0 ),
        .I2(Q[0]),
        .I3(\o_v[3][3] ),
        .O(o_v_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \i_x_r[1]_i_1__14 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__4_n_0 ),
        .I2(\o_v[3][3] ),
        .I3(Q[1]),
        .O(o_v_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \i_x_r[1]_i_3__4 
       (.I0(\i_x_r_reg[0]_0 ),
        .I1(\gen_vc_logic[1].credits_reg[4]_0 ),
        .I2(out[1]),
        .I3(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I4(out[0]),
        .I5(waiting_for_ack_reg),
        .O(\i_x_r[1]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    waiting_for_ack_i_3__14
       (.I0(waiting_for_ack_reg),
        .I1(out[0]),
        .I2(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I3(out[1]),
        .I4(\gen_vc_logic[1].credits_reg[4]_0 ),
        .O(\i_vc_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_6__8
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_7__6
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_9__6
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_14
   (\gen_vc_logic[0].credits_reg[2]_0 ,
    \gen_vc_logic[1].credits_reg[2]_0 ,
    \gen_vc_logic[2].credits_reg[2]_0 ,
    e_v213_in,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[1].credits_reg[2]_1 ,
    e_v,
    out,
    \grant_base[2]_i_2__9 ,
    rst,
    \gen_vc_logic[0].credits_reg[0]_0 ,
    clk,
    \gen_vc_logic[1].credits_reg[0]_0 ,
    \gen_vc_logic[2].credits_reg[0]_0 );
  output \gen_vc_logic[0].credits_reg[2]_0 ;
  output \gen_vc_logic[1].credits_reg[2]_0 ;
  output \gen_vc_logic[2].credits_reg[2]_0 ;
  output e_v213_in;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[1].credits_reg[2]_1 ;
  input [2:0]e_v;
  input [2:0]out;
  input \grant_base[2]_i_2__9 ;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[0]_0 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[0]_0 ;
  input [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;

  wire clk;
  wire [2:0]e_v;
  wire e_v213_in;
  wire \gen_vc_logic[0].credits[0]_i_1__11_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__13_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__11_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__5_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__11_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire [0:0]\gen_vc_logic[0].credits_reg[0]_0 ;
  wire \gen_vc_logic[0].credits_reg[2]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits[0]_i_1__11_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__13_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__11_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__5_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__11_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire [0:0]\gen_vc_logic[1].credits_reg[0]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_1 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits[0]_i_1__11_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__13_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__11_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__5_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__11_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;
  wire \gen_vc_logic[2].credits_reg[2]_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_base[2]_i_2__9 ;
  wire [2:0]out;
  wire rst;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__35
       (.I0(e_v[0]),
        .I1(\gen_vc_logic[0].credits_reg [2]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [4]),
        .I4(\gen_vc_logic[0].credits_reg [3]),
        .I5(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__36
       (.I0(e_v[1]),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__37
       (.I0(e_v[2]),
        .I1(\gen_vc_logic[2].credits_reg [2]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [4]),
        .I4(\gen_vc_logic[2].credits_reg [3]),
        .I5(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__11 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[0].credits[1]_i_1__13 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[0].credits[2]_i_1__11 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[0].credits[3]_i_1__5 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [3]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].credits[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[0].credits[4]_i_2__11 
       (.I0(\gen_vc_logic[0].credits_reg [1]),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [4]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[0]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[1]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[2]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[4]_i_2__11_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__11 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[1].credits[1]_i_1__13 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[1].credits[2]_i_1__11 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[1].credits[3]_i_1__5 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [3]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].credits[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[1].credits[4]_i_2__11 
       (.I0(\gen_vc_logic[1].credits_reg [1]),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [4]),
        .I5(\gen_vc_logic[1].credits_reg [3]),
        .O(\gen_vc_logic[1].credits[4]_i_2__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__11_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__11 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[2].credits[1]_i_1__13 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[2].credits[2]_i_1__11 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[2].credits[3]_i_1__5 
       (.I0(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [3]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].credits[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[2].credits[4]_i_2__11 
       (.I0(\gen_vc_logic[2].credits_reg [1]),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [4]),
        .I5(\gen_vc_logic[2].credits_reg [3]),
        .O(\gen_vc_logic[2].credits[4]_i_2__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__11_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \grant_base[2]_i_20__3 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [4]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \grant_base[2]_i_21__0 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [4]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].has_credit__3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_base[2]_i_7__8 
       (.I0(\grant_base[2]_i_2__9 ),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    waiting_for_ack_i_5__11
       (.I0(\gen_vc_logic[1].has_credit__3 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(out[2]),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(e_v213_in));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_6__6
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [4]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].has_credit__3 ));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_2
   (\i_vc_r_reg[0] ,
    \gen_vc_logic[0].credits_reg[4]_0 ,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \gen_vc_logic[2].credits_reg[4]_0 ,
    \i_vc_r_reg[2] ,
    \gen_vc_logic[0].credits_reg[1]_0 ,
    \gen_vc_logic[2].credits_reg[4]_1 ,
    \gen_vc_logic[1].credits_reg[4]_1 ,
    \gen_vc_logic[1].credits[4]_i_3__2 ,
    out,
    rst,
    \gen_vc_logic[0].credits_reg[0]_0 ,
    clk,
    \gen_vc_logic[1].credits_reg[4]_2 ,
    \gen_vc_logic[2].credits_reg[4]_2 );
  output \i_vc_r_reg[0] ;
  output \gen_vc_logic[0].credits_reg[4]_0 ;
  output \gen_vc_logic[1].credits_reg[4]_0 ;
  output \gen_vc_logic[2].credits_reg[4]_0 ;
  output \i_vc_r_reg[2] ;
  input \gen_vc_logic[0].credits_reg[1]_0 ;
  input \gen_vc_logic[2].credits_reg[4]_1 ;
  input \gen_vc_logic[1].credits_reg[4]_1 ;
  input \gen_vc_logic[1].credits[4]_i_3__2 ;
  input [1:0]out;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[0]_0 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;

  wire clk;
  wire \gen_vc_logic[0].credits[0]_i_1__13_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__5_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__13_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__13_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__13_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire [0:0]\gen_vc_logic[0].credits_reg[0]_0 ;
  wire \gen_vc_logic[0].credits_reg[1]_0 ;
  wire \gen_vc_logic[0].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits[0]_i_1__13_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__5_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__13_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__13_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__13_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_3__2 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  wire \gen_vc_logic[2].credits[0]_i_1__13_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__5_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__13_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__13_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__13_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[4]_0 ;
  wire \gen_vc_logic[2].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;
  wire \i_vc_r_reg[0] ;
  wire \i_vc_r_reg[2] ;
  wire [1:0]out;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    fifo_data_reg_0_31_0_5_i_12__2
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    fifo_data_reg_0_31_0_5_i_8__10
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__13 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[0].credits[1]_i_1__5 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[0].credits[2]_i_1__13 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \gen_vc_logic[0].credits[3]_i_1__13 
       (.I0(\gen_vc_logic[0].credits_reg [3]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[3]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAA6)) 
    \gen_vc_logic[0].credits[4]_i_2__13 
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[0]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[1]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[2]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[4]_i_2__13_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__13 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[1].credits[1]_i_1__5 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[1].credits[2]_i_1__13 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[1].credits[3]_i_1__13 
       (.I0(\gen_vc_logic[1].credits_reg [3]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [0]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[3]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[1].credits[4]_i_2__13 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .I5(\gen_vc_logic[1].credits_reg[4]_1 ),
        .O(\gen_vc_logic[1].credits[4]_i_2__13_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \gen_vc_logic[1].credits[4]_i_4 
       (.I0(\gen_vc_logic[1].credits[4]_i_3__2 ),
        .I1(out[0]),
        .I2(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I3(out[1]),
        .I4(\gen_vc_logic[1].credits_reg[4]_0 ),
        .O(\i_vc_r_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__13_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__13 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[2].credits[1]_i_1__5 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[2].credits[2]_i_1__13 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[2].credits[3]_i_1__13 
       (.I0(\gen_vc_logic[2].credits_reg [3]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [0]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[3]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[2].credits[4]_i_2__13 
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .I5(\gen_vc_logic[2].credits_reg[4]_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_2__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__13_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__13_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    waiting_for_ack_i_6__7
       (.I0(out[1]),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [4]),
        .O(\i_vc_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_9__5
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_20
   (o_v_reg_reg,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \gen_vc_logic[0].credits_reg[4]_0 ,
    \i_vc_r_reg[0] ,
    \gen_vc_logic[2].credits_reg[4]_0 ,
    \i_x_r_reg[0] ,
    \o_v[3][2] ,
    Q,
    \gen_vc_logic[0].credits_reg[1]_0 ,
    \gen_vc_logic[2].credits_reg[4]_1 ,
    \gen_vc_logic[1].credits_reg[4]_1 ,
    \i_x_r_reg[0]_0 ,
    out,
    waiting_for_ack_reg,
    rst,
    \gen_vc_logic[0].credits_reg[4]_1 ,
    clk,
    \gen_vc_logic[1].credits_reg[4]_2 ,
    \gen_vc_logic[2].credits_reg[4]_2 );
  output [1:0]o_v_reg_reg;
  output \gen_vc_logic[1].credits_reg[4]_0 ;
  output \gen_vc_logic[0].credits_reg[4]_0 ;
  output \i_vc_r_reg[0] ;
  output \gen_vc_logic[2].credits_reg[4]_0 ;
  input \i_x_r_reg[0] ;
  input \o_v[3][2] ;
  input [1:0]Q;
  input \gen_vc_logic[0].credits_reg[1]_0 ;
  input \gen_vc_logic[2].credits_reg[4]_1 ;
  input \gen_vc_logic[1].credits_reg[4]_1 ;
  input \i_x_r_reg[0]_0 ;
  input [1:0]out;
  input waiting_for_ack_reg;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;

  wire [1:0]Q;
  wire clk;
  wire \gen_vc_logic[0].credits[0]_i_1__10_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__4_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__10_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__12_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__10_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[1]_0 ;
  wire \gen_vc_logic[0].credits_reg[4]_0 ;
  wire [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  wire \gen_vc_logic[1].credits[0]_i_1__10_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__4_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__10_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__12_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__10_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  wire \gen_vc_logic[2].credits[0]_i_1__10_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__4_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__10_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__12_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__10_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[4]_0 ;
  wire \gen_vc_logic[2].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;
  wire \i_vc_r_reg[0] ;
  wire \i_x_r[1]_i_3__3_n_0 ;
  wire \i_x_r_reg[0] ;
  wire \i_x_r_reg[0]_0 ;
  wire \o_v[3][2] ;
  wire [1:0]o_v_reg_reg;
  wire [1:0]out;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__10 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[0].credits[1]_i_1__4 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[0].credits[2]_i_1__10 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[0].credits[3]_i_1__12 
       (.I0(\gen_vc_logic[0].credits_reg [3]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[0].credits[4]_i_2__10 
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[0]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[1]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[2]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[4]_i_2__10_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__10 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[1].credits[1]_i_1__4 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[1].credits[2]_i_1__10 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[1].credits[3]_i_1__12 
       (.I0(\gen_vc_logic[1].credits_reg [3]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [0]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[1].credits[4]_i_2__10 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .I5(\gen_vc_logic[1].credits_reg[4]_1 ),
        .O(\gen_vc_logic[1].credits[4]_i_2__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__10_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__10 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[2].credits[1]_i_1__4 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[2].credits[2]_i_1__10 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[2].credits[3]_i_1__12 
       (.I0(\gen_vc_logic[2].credits_reg [3]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [0]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[2].credits[4]_i_2__10 
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .I5(\gen_vc_logic[2].credits_reg[4]_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_2__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__10_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \i_x_r[0]_i_1__10 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__3_n_0 ),
        .I2(Q[0]),
        .I3(\o_v[3][2] ),
        .O(o_v_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \i_x_r[1]_i_1__10 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__3_n_0 ),
        .I2(\o_v[3][2] ),
        .I3(Q[1]),
        .O(o_v_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \i_x_r[1]_i_3__3 
       (.I0(\i_x_r_reg[0]_0 ),
        .I1(\gen_vc_logic[1].credits_reg[4]_0 ),
        .I2(out[1]),
        .I3(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I4(out[0]),
        .I5(waiting_for_ack_reg),
        .O(\i_x_r[1]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    waiting_for_ack_i_3__10
       (.I0(waiting_for_ack_reg),
        .I1(out[0]),
        .I2(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I3(out[1]),
        .I4(\gen_vc_logic[1].credits_reg[4]_0 ),
        .O(\i_vc_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_6__5
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_7__4
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_9__4
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_26
   (\gen_vc_logic[0].credits_reg[2]_0 ,
    \gen_vc_logic[1].credits_reg[2]_0 ,
    \gen_vc_logic[2].credits_reg[2]_0 ,
    e_v213_in,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[1].credits_reg[2]_1 ,
    \ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ,
    e_v,
    out,
    \grant_base[2]_i_2__7 ,
    rst,
    clk,
    E);
  output \gen_vc_logic[0].credits_reg[2]_0 ;
  output \gen_vc_logic[1].credits_reg[2]_0 ;
  output \gen_vc_logic[2].credits_reg[2]_0 ;
  output e_v213_in;
  output \gen_vc_logic[1].has_credit__3 ;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[1].credits_reg[2]_1 ;
  input [1:0]\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  input [2:0]e_v;
  input [2:0]out;
  input \grant_base[2]_i_2__7 ;
  input rst;
  input clk;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire [2:0]e_v;
  wire e_v213_in;
  wire \gen_vc_logic[0].credits ;
  wire \gen_vc_logic[0].credits[0]_i_1__9_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__12_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__9_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__4_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__9_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[2]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits ;
  wire \gen_vc_logic[1].credits[0]_i_1__9_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__12_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__9_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__4_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__9_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[2]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_1 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits[0]_i_1__9_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__12_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__9_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__4_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__9_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[2]_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_base[2]_i_2__7 ;
  wire [2:0]out;
  wire rst;
  wire [1:0]\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__29
       (.I0(e_v[0]),
        .I1(\gen_vc_logic[0].credits_reg [2]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [4]),
        .I4(\gen_vc_logic[0].credits_reg [3]),
        .I5(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__30
       (.I0(e_v[1]),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__31
       (.I0(e_v[2]),
        .I1(\gen_vc_logic[2].credits_reg [2]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [4]),
        .I4(\gen_vc_logic[2].credits_reg [3]),
        .I5(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__9 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[0].credits[1]_i_1__12 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[0].credits[2]_i_1__9 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[0].credits[3]_i_1__4 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [3]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].credits[3]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[0].credits[4]_i_1__4 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt [0]),
        .O(\gen_vc_logic[0].credits ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[0].credits[4]_i_2__9 
       (.I0(\gen_vc_logic[0].credits_reg [1]),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [4]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[0]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[1]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[2]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[3]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[4]_i_2__9_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__9 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[1].credits[1]_i_1__12 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[1].credits[2]_i_1__9 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[1].credits[3]_i_1__4 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [3]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].credits[3]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[1].credits[4]_i_1__4 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt [1]),
        .O(\gen_vc_logic[1].credits ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[1].credits[4]_i_2__9 
       (.I0(\gen_vc_logic[1].credits_reg [1]),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [4]),
        .I5(\gen_vc_logic[1].credits_reg [3]),
        .O(\gen_vc_logic[1].credits[4]_i_2__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[0]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[1]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[2]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[3]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[4]_i_2__9_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__9 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[2].credits[1]_i_1__12 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[2].credits[2]_i_1__9 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[2].credits[3]_i_1__4 
       (.I0(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [3]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].credits[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[2].credits[4]_i_2__9 
       (.I0(\gen_vc_logic[2].credits_reg [1]),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [4]),
        .I5(\gen_vc_logic[2].credits_reg [3]),
        .O(\gen_vc_logic[2].credits[4]_i_2__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[0]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[1]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[2]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[3]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[4]_i_2__9_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \grant_base[2]_i_20__2 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [4]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].has_credit__3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_base[2]_i_7__7 
       (.I0(\grant_base[2]_i_2__7 ),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_6__30
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [4]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_6__31
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [4]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].has_credit__3 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    waiting_for_ack_i_5__9
       (.I0(\gen_vc_logic[1].has_credit__3 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(out[2]),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(e_v213_in));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_32
   (o_v_reg_reg,
    \gen_vc_logic[0].credits_reg[4]_0 ,
    \gen_vc_logic[2].credits_reg[4]_0 ,
    \i_vc_r_reg[2] ,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \i_x_r_reg[0] ,
    \o_v[1][2] ,
    Q,
    \gen_vc_logic[2].credits_reg[4]_1 ,
    \gen_vc_logic[1].credits_reg[4]_1 ,
    \gen_vc_logic[0].credits_reg[3]_0 ,
    \i_x_r_reg[0]_0 ,
    waiting_for_ack_reg,
    out,
    rst,
    \gen_vc_logic[0].credits_reg[4]_1 ,
    clk,
    \gen_vc_logic[1].credits_reg[4]_2 ,
    \gen_vc_logic[2].credits_reg[4]_2 );
  output [1:0]o_v_reg_reg;
  output \gen_vc_logic[0].credits_reg[4]_0 ;
  output \gen_vc_logic[2].credits_reg[4]_0 ;
  output \i_vc_r_reg[2] ;
  output \gen_vc_logic[1].credits_reg[4]_0 ;
  input \i_x_r_reg[0] ;
  input \o_v[1][2] ;
  input [1:0]Q;
  input \gen_vc_logic[2].credits_reg[4]_1 ;
  input \gen_vc_logic[1].credits_reg[4]_1 ;
  input \gen_vc_logic[0].credits_reg[3]_0 ;
  input \i_x_r_reg[0]_0 ;
  input waiting_for_ack_reg;
  input [1:0]out;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;

  wire [1:0]Q;
  wire clk;
  wire \gen_vc_logic[0].credits[0]_i_1__8_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__3_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__8_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__11_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__8_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[3]_0 ;
  wire \gen_vc_logic[0].credits_reg[4]_0 ;
  wire [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  wire \gen_vc_logic[1].credits[0]_i_1__8_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__3_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__8_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__11_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__8_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  wire \gen_vc_logic[2].credits[0]_i_1__8_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__3_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__8_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__11_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__8_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[4]_0 ;
  wire \gen_vc_logic[2].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;
  wire \i_vc_r_reg[2] ;
  wire \i_x_r[1]_i_3__2_n_0 ;
  wire \i_x_r_reg[0] ;
  wire \i_x_r_reg[0]_0 ;
  wire \o_v[1][2] ;
  wire [1:0]o_v_reg_reg;
  wire [1:0]out;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__8 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[0].credits[1]_i_1__3 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[3]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[0].credits[2]_i_1__8 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[3]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[0].credits[3]_i_1__11 
       (.I0(\gen_vc_logic[0].credits_reg [3]),
        .I1(\gen_vc_logic[0].credits_reg[3]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[0].credits[4]_i_2__8 
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg[3]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[0]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[1]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[2]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[4]_i_2__8_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__8 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[1].credits[1]_i_1__3 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[1].credits[2]_i_1__8 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[1].credits[3]_i_1__11 
       (.I0(\gen_vc_logic[1].credits_reg [3]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [0]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[1].credits[4]_i_2__8 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .I5(\gen_vc_logic[1].credits_reg[4]_1 ),
        .O(\gen_vc_logic[1].credits[4]_i_2__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__8_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__8 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[2].credits[1]_i_1__3 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[2].credits[2]_i_1__8 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[2].credits[3]_i_1__11 
       (.I0(\gen_vc_logic[2].credits_reg [3]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [0]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[2].credits[4]_i_2__8 
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .I5(\gen_vc_logic[2].credits_reg[4]_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_vc_logic[2].credits[4]_i_8__0 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__8_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \i_x_r[0]_i_1__8 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__2_n_0 ),
        .I2(Q[0]),
        .I3(\o_v[1][2] ),
        .O(o_v_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \i_x_r[1]_i_1__8 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__2_n_0 ),
        .I2(\o_v[1][2] ),
        .I3(Q[1]),
        .O(o_v_reg_reg[1]));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \i_x_r[1]_i_3__2 
       (.I0(\i_x_r_reg[0]_0 ),
        .I1(waiting_for_ack_reg),
        .I2(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I3(out[0]),
        .I4(\gen_vc_logic[2].credits_reg[4]_0 ),
        .I5(out[1]),
        .O(\i_x_r[1]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    waiting_for_ack_i_4__8
       (.I0(out[1]),
        .I1(\gen_vc_logic[2].credits_reg[4]_0 ),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I4(waiting_for_ack_reg),
        .O(\i_vc_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_7__3
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_8__3
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_38
   (\gen_vc_logic[0].credits_reg[2]_0 ,
    \gen_vc_logic[1].credits_reg[2]_0 ,
    \gen_vc_logic[2].credits_reg[2]_0 ,
    e_v213_in,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[1].credits_reg[2]_1 ,
    e_v,
    out,
    \grant_base[2]_i_2__6 ,
    rst,
    \gen_vc_logic[0].credits_reg[0]_0 ,
    clk,
    \gen_vc_logic[1].credits_reg[0]_0 ,
    \gen_vc_logic[2].credits_reg[0]_0 );
  output \gen_vc_logic[0].credits_reg[2]_0 ;
  output \gen_vc_logic[1].credits_reg[2]_0 ;
  output \gen_vc_logic[2].credits_reg[2]_0 ;
  output e_v213_in;
  output \gen_vc_logic[1].has_credit__3 ;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[1].credits_reg[2]_1 ;
  input [2:0]e_v;
  input [2:0]out;
  input \grant_base[2]_i_2__6 ;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[0]_0 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[0]_0 ;
  input [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;

  wire clk;
  wire [2:0]e_v;
  wire e_v213_in;
  wire \gen_vc_logic[0].credits[0]_i_1__7_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__11_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__7_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__3_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__7_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire [0:0]\gen_vc_logic[0].credits_reg[0]_0 ;
  wire \gen_vc_logic[0].credits_reg[2]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits[0]_i_1__7_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__11_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__7_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__3_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__7_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire [0:0]\gen_vc_logic[1].credits_reg[0]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_1 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits[0]_i_1__7_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__11_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__7_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__3_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__7_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;
  wire \gen_vc_logic[2].credits_reg[2]_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_base[2]_i_2__6 ;
  wire [2:0]out;
  wire rst;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__23
       (.I0(e_v[0]),
        .I1(\gen_vc_logic[0].credits_reg [2]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [4]),
        .I4(\gen_vc_logic[0].credits_reg [3]),
        .I5(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__24
       (.I0(e_v[1]),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__25
       (.I0(e_v[2]),
        .I1(\gen_vc_logic[2].credits_reg [2]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [4]),
        .I4(\gen_vc_logic[2].credits_reg [3]),
        .I5(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__7 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[0].credits[1]_i_1__11 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[0].credits[2]_i_1__7 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[0].credits[3]_i_1__3 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [3]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].credits[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[0].credits[4]_i_2__7 
       (.I0(\gen_vc_logic[0].credits_reg [1]),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [4]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[0]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[1]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[2]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[4]_i_2__7_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__7 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[1].credits[1]_i_1__11 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[1].credits[2]_i_1__7 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[1].credits[3]_i_1__3 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [3]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].credits[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[1].credits[4]_i_2__7 
       (.I0(\gen_vc_logic[1].credits_reg [1]),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [4]),
        .I5(\gen_vc_logic[1].credits_reg [3]),
        .O(\gen_vc_logic[1].credits[4]_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__7_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__7 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[2].credits[1]_i_1__11 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[2].credits[2]_i_1__7 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[2].credits[3]_i_1__3 
       (.I0(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [3]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].credits[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[2].credits[4]_i_2__7 
       (.I0(\gen_vc_logic[2].credits_reg [1]),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [4]),
        .I5(\gen_vc_logic[2].credits_reg [3]),
        .O(\gen_vc_logic[2].credits[4]_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__11_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__7_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_base[2]_i_7__6 
       (.I0(\grant_base[2]_i_2__6 ),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_6__24
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [4]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_9__26
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [4]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_9__27
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [4]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].has_credit__3 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    waiting_for_ack_i_5__7
       (.I0(\gen_vc_logic[1].has_credit__3 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(out[2]),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(e_v213_in));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_44
   (o_v_reg_reg,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \gen_vc_logic[0].credits_reg[4]_0 ,
    \i_vc_r_reg[0] ,
    \gen_vc_logic[2].credits_reg[4]_0 ,
    \i_x_r_reg[0] ,
    \o_v[3][1] ,
    Q,
    \gen_vc_logic[0].credits_reg[1]_0 ,
    \gen_vc_logic[2].credits_reg[4]_1 ,
    \gen_vc_logic[1].credits_reg[4]_1 ,
    \i_x_r_reg[0]_0 ,
    out,
    waiting_for_ack_reg,
    rst,
    \gen_vc_logic[0].credits_reg[4]_1 ,
    clk,
    \gen_vc_logic[1].credits_reg[4]_2 ,
    \gen_vc_logic[2].credits_reg[4]_2 );
  output [1:0]o_v_reg_reg;
  output \gen_vc_logic[1].credits_reg[4]_0 ;
  output \gen_vc_logic[0].credits_reg[4]_0 ;
  output \i_vc_r_reg[0] ;
  output \gen_vc_logic[2].credits_reg[4]_0 ;
  input \i_x_r_reg[0] ;
  input \o_v[3][1] ;
  input [1:0]Q;
  input \gen_vc_logic[0].credits_reg[1]_0 ;
  input \gen_vc_logic[2].credits_reg[4]_1 ;
  input \gen_vc_logic[1].credits_reg[4]_1 ;
  input \i_x_r_reg[0]_0 ;
  input [1:0]out;
  input waiting_for_ack_reg;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;

  wire [1:0]Q;
  wire clk;
  wire \gen_vc_logic[0].credits[0]_i_1__6_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__2_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__6_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__10_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__6_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[1]_0 ;
  wire \gen_vc_logic[0].credits_reg[4]_0 ;
  wire [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  wire \gen_vc_logic[1].credits[0]_i_1__6_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__2_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__6_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__10_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__6_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  wire \gen_vc_logic[2].credits[0]_i_1__6_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__2_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__6_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__10_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__6_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[4]_0 ;
  wire \gen_vc_logic[2].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;
  wire \i_vc_r_reg[0] ;
  wire \i_x_r[1]_i_3__1_n_0 ;
  wire \i_x_r_reg[0] ;
  wire \i_x_r_reg[0]_0 ;
  wire \o_v[3][1] ;
  wire [1:0]o_v_reg_reg;
  wire [1:0]out;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__6 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[0].credits[1]_i_1__2 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[0].credits[2]_i_1__6 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[0].credits[3]_i_1__10 
       (.I0(\gen_vc_logic[0].credits_reg [3]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[0].credits[4]_i_2__6 
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[0]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[1]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[2]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[4]_i_2__6_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__6 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[1].credits[1]_i_1__2 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[1].credits[2]_i_1__6 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[1].credits[3]_i_1__10 
       (.I0(\gen_vc_logic[1].credits_reg [3]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [0]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[1].credits[4]_i_2__6 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .I5(\gen_vc_logic[1].credits_reg[4]_1 ),
        .O(\gen_vc_logic[1].credits[4]_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__6_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__6 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[2].credits[1]_i_1__2 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[2].credits[2]_i_1__6 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[2].credits[3]_i_1__10 
       (.I0(\gen_vc_logic[2].credits_reg [3]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [0]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[2].credits[4]_i_2__6 
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .I5(\gen_vc_logic[2].credits_reg[4]_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__6_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \i_x_r[0]_i_1__6 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__1_n_0 ),
        .I2(Q[0]),
        .I3(\o_v[3][1] ),
        .O(o_v_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \i_x_r[1]_i_1__6 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__1_n_0 ),
        .I2(\o_v[3][1] ),
        .I3(Q[1]),
        .O(o_v_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \i_x_r[1]_i_3__1 
       (.I0(\i_x_r_reg[0]_0 ),
        .I1(\gen_vc_logic[1].credits_reg[4]_0 ),
        .I2(out[1]),
        .I3(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I4(out[0]),
        .I5(waiting_for_ack_reg),
        .O(\i_x_r[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    waiting_for_ack_i_3__6
       (.I0(waiting_for_ack_reg),
        .I1(out[0]),
        .I2(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I3(out[1]),
        .I4(\gen_vc_logic[1].credits_reg[4]_0 ),
        .O(\i_vc_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_6__3
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_7__2
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_9__2
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_50
   (\gen_vc_logic[0].credits_reg[2]_0 ,
    \gen_vc_logic[1].credits_reg[2]_0 ,
    \gen_vc_logic[2].credits_reg[2]_0 ,
    e_v213_in,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[1].credits_reg[2]_1 ,
    \ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ,
    e_v,
    out,
    \grant_base[2]_i_2__4 ,
    rst,
    clk,
    E);
  output \gen_vc_logic[0].credits_reg[2]_0 ;
  output \gen_vc_logic[1].credits_reg[2]_0 ;
  output \gen_vc_logic[2].credits_reg[2]_0 ;
  output e_v213_in;
  output \gen_vc_logic[1].has_credit__3 ;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[1].credits_reg[2]_1 ;
  input [1:0]\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  input [2:0]e_v;
  input [2:0]out;
  input \grant_base[2]_i_2__4 ;
  input rst;
  input clk;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire [2:0]e_v;
  wire e_v213_in;
  wire \gen_vc_logic[0].credits ;
  wire \gen_vc_logic[0].credits[0]_i_1__5_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__10_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__5_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__2_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__5_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[2]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits ;
  wire \gen_vc_logic[1].credits[0]_i_1__5_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__10_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__5_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__2_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__5_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[2]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_1 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits[0]_i_1__5_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__10_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__5_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__2_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__5_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[2]_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_base[2]_i_2__4 ;
  wire [2:0]out;
  wire rst;
  wire [1:0]\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__17
       (.I0(e_v[0]),
        .I1(\gen_vc_logic[0].credits_reg [2]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [4]),
        .I4(\gen_vc_logic[0].credits_reg [3]),
        .I5(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__18
       (.I0(e_v[1]),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__19
       (.I0(e_v[2]),
        .I1(\gen_vc_logic[2].credits_reg [2]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [4]),
        .I4(\gen_vc_logic[2].credits_reg [3]),
        .I5(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__5 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[0].credits[1]_i_1__10 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[0].credits[2]_i_1__5 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[0].credits[3]_i_1__2 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [3]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].credits[3]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[0].credits[4]_i_1__2 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt [0]),
        .O(\gen_vc_logic[0].credits ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[0].credits[4]_i_2__5 
       (.I0(\gen_vc_logic[0].credits_reg [1]),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [4]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[0]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[1]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[2]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[3]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[4]_i_2__5_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__5 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[1].credits[1]_i_1__10 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[1].credits[2]_i_1__5 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[1].credits[3]_i_1__2 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [3]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].credits[3]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[1].credits[4]_i_1__2 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt [1]),
        .O(\gen_vc_logic[1].credits ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[1].credits[4]_i_2__5 
       (.I0(\gen_vc_logic[1].credits_reg [1]),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [4]),
        .I5(\gen_vc_logic[1].credits_reg [3]),
        .O(\gen_vc_logic[1].credits[4]_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[0]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[1]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[2]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[3]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[4]_i_2__5_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__5 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[2].credits[1]_i_1__10 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[2].credits[2]_i_1__5 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[2].credits[3]_i_1__2 
       (.I0(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [3]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].credits[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[2].credits[4]_i_2__5 
       (.I0(\gen_vc_logic[2].credits_reg [1]),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [4]),
        .I5(\gen_vc_logic[2].credits_reg [3]),
        .O(\gen_vc_logic[2].credits[4]_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[0]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[1]_i_1__10_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[2]_i_1__5_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[3]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[2].credits[4]_i_2__5_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \grant_base[2]_i_20__1 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [4]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].has_credit__3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_base[2]_i_7__5 
       (.I0(\grant_base[2]_i_2__4 ),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_6__18
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [4]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_6__19
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [4]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].has_credit__3 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    waiting_for_ack_i_5__5
       (.I0(\gen_vc_logic[1].has_credit__3 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(out[2]),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(e_v213_in));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_56
   (o_v_reg_reg,
    \gen_vc_logic[0].credits_reg[4]_0 ,
    \gen_vc_logic[2].credits_reg[4]_0 ,
    \i_vc_r_reg[2] ,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \i_x_r_reg[0] ,
    \o_v[1][1] ,
    Q,
    \gen_vc_logic[2].credits_reg[4]_1 ,
    \gen_vc_logic[1].credits_reg[4]_1 ,
    \gen_vc_logic[0].credits_reg[3]_0 ,
    \i_x_r_reg[0]_0 ,
    waiting_for_ack_reg,
    out,
    rst,
    \gen_vc_logic[0].credits_reg[4]_1 ,
    clk,
    \gen_vc_logic[1].credits_reg[4]_2 ,
    \gen_vc_logic[2].credits_reg[4]_2 );
  output [1:0]o_v_reg_reg;
  output \gen_vc_logic[0].credits_reg[4]_0 ;
  output \gen_vc_logic[2].credits_reg[4]_0 ;
  output \i_vc_r_reg[2] ;
  output \gen_vc_logic[1].credits_reg[4]_0 ;
  input \i_x_r_reg[0] ;
  input \o_v[1][1] ;
  input [1:0]Q;
  input \gen_vc_logic[2].credits_reg[4]_1 ;
  input \gen_vc_logic[1].credits_reg[4]_1 ;
  input \gen_vc_logic[0].credits_reg[3]_0 ;
  input \i_x_r_reg[0]_0 ;
  input waiting_for_ack_reg;
  input [1:0]out;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;

  wire [1:0]Q;
  wire clk;
  wire \gen_vc_logic[0].credits[0]_i_1__4_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__1_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__4_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__9_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__4_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[3]_0 ;
  wire \gen_vc_logic[0].credits_reg[4]_0 ;
  wire [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  wire \gen_vc_logic[1].credits[0]_i_1__4_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__1_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__4_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__9_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__4_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  wire \gen_vc_logic[2].credits[0]_i_1__4_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__1_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__4_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__9_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__4_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[4]_0 ;
  wire \gen_vc_logic[2].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;
  wire \i_vc_r_reg[2] ;
  wire \i_x_r[1]_i_3__0_n_0 ;
  wire \i_x_r_reg[0] ;
  wire \i_x_r_reg[0]_0 ;
  wire \o_v[1][1] ;
  wire [1:0]o_v_reg_reg;
  wire [1:0]out;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__4 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[0].credits[1]_i_1__1 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[3]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[0].credits[2]_i_1__4 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[3]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[0].credits[3]_i_1__9 
       (.I0(\gen_vc_logic[0].credits_reg [3]),
        .I1(\gen_vc_logic[0].credits_reg[3]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[0].credits[4]_i_2__4 
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg[3]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[0]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[1]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[2]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[4]_i_2__4_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__4 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[1].credits[1]_i_1__1 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[1].credits[2]_i_1__4 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[1].credits[3]_i_1__9 
       (.I0(\gen_vc_logic[1].credits_reg [3]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [0]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[1].credits[4]_i_2__4 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .I5(\gen_vc_logic[1].credits_reg[4]_1 ),
        .O(\gen_vc_logic[1].credits[4]_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__4_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__4 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[2].credits[1]_i_1__1 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[2].credits[2]_i_1__4 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[2].credits[3]_i_1__9 
       (.I0(\gen_vc_logic[2].credits_reg [3]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [0]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[2].credits[4]_i_2__4 
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .I5(\gen_vc_logic[2].credits_reg[4]_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_vc_logic[2].credits[4]_i_8 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__4_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__4_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \i_x_r[0]_i_1__4 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__0_n_0 ),
        .I2(Q[0]),
        .I3(\o_v[1][1] ),
        .O(o_v_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \i_x_r[1]_i_1__4 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3__0_n_0 ),
        .I2(\o_v[1][1] ),
        .I3(Q[1]),
        .O(o_v_reg_reg[1]));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \i_x_r[1]_i_3__0 
       (.I0(\i_x_r_reg[0]_0 ),
        .I1(waiting_for_ack_reg),
        .I2(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I3(out[0]),
        .I4(\gen_vc_logic[2].credits_reg[4]_0 ),
        .I5(out[1]),
        .O(\i_x_r[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    waiting_for_ack_i_4__4
       (.I0(out[1]),
        .I1(\gen_vc_logic[2].credits_reg[4]_0 ),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I4(waiting_for_ack_reg),
        .O(\i_vc_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_7__1
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_8__1
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_62
   (\gen_vc_logic[0].credits_reg[2]_0 ,
    \gen_vc_logic[1].credits_reg[2]_0 ,
    \gen_vc_logic[2].credits_reg[2]_0 ,
    e_v213_in,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[1].credits_reg[2]_1 ,
    e_v,
    out,
    \grant_base[2]_i_2__3 ,
    rst,
    \gen_vc_logic[0].credits_reg[0]_0 ,
    clk,
    \gen_vc_logic[1].credits_reg[0]_0 ,
    \gen_vc_logic[2].credits_reg[0]_0 );
  output \gen_vc_logic[0].credits_reg[2]_0 ;
  output \gen_vc_logic[1].credits_reg[2]_0 ;
  output \gen_vc_logic[2].credits_reg[2]_0 ;
  output e_v213_in;
  output \gen_vc_logic[1].has_credit__3 ;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[1].credits_reg[2]_1 ;
  input [2:0]e_v;
  input [2:0]out;
  input \grant_base[2]_i_2__3 ;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[0]_0 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[0]_0 ;
  input [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;

  wire clk;
  wire [2:0]e_v;
  wire e_v213_in;
  wire \gen_vc_logic[0].credits[0]_i_1__3_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__9_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__3_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__1_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__3_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire [0:0]\gen_vc_logic[0].credits_reg[0]_0 ;
  wire \gen_vc_logic[0].credits_reg[2]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits[0]_i_1__3_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__9_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__3_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__1_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__3_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire [0:0]\gen_vc_logic[1].credits_reg[0]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_1 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits[0]_i_1__3_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__9_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__3_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__1_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__3_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;
  wire \gen_vc_logic[2].credits_reg[2]_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_base[2]_i_2__3 ;
  wire [2:0]out;
  wire rst;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__11
       (.I0(e_v[0]),
        .I1(\gen_vc_logic[0].credits_reg [2]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [4]),
        .I4(\gen_vc_logic[0].credits_reg [3]),
        .I5(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__12
       (.I0(e_v[1]),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__13
       (.I0(e_v[2]),
        .I1(\gen_vc_logic[2].credits_reg [2]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [4]),
        .I4(\gen_vc_logic[2].credits_reg [3]),
        .I5(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__3 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[0].credits[1]_i_1__9 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[0].credits[2]_i_1__3 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[0].credits[3]_i_1__1 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [3]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].credits[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[0].credits[4]_i_2__3 
       (.I0(\gen_vc_logic[0].credits_reg [1]),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [4]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[0]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[1]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[2]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[0]_0 ),
        .D(\gen_vc_logic[0].credits[4]_i_2__3_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__3 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[1].credits[1]_i_1__9 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[1].credits[2]_i_1__3 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[1].credits[3]_i_1__1 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [3]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].credits[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[1].credits[4]_i_2__3 
       (.I0(\gen_vc_logic[1].credits_reg [1]),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [4]),
        .I5(\gen_vc_logic[1].credits_reg [3]),
        .O(\gen_vc_logic[1].credits[4]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__3_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__3 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[2].credits[1]_i_1__9 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[2].credits[2]_i_1__3 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[2].credits[3]_i_1__1 
       (.I0(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [3]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].credits[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[2].credits[4]_i_2__3 
       (.I0(\gen_vc_logic[2].credits_reg [1]),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [4]),
        .I5(\gen_vc_logic[2].credits_reg [3]),
        .O(\gen_vc_logic[2].credits[4]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__9_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__3_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__3_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_base[2]_i_7__4 
       (.I0(\grant_base[2]_i_2__3 ),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_6__12
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [4]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_9__14
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [4]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_9__15
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [4]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].has_credit__3 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    waiting_for_ack_i_5__3
       (.I0(\gen_vc_logic[1].has_credit__3 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(out[2]),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(e_v213_in));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_68
   (\i_vc_r_reg[0] ,
    \gen_vc_logic[0].credits_reg[4]_0 ,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \i_vc_r_reg[0]_0 ,
    \gen_vc_logic[2].credits_reg[4]_0 ,
    \gen_vc_logic[0].credits_reg[1]_0 ,
    \gen_vc_logic[2].credits_reg[4]_1 ,
    \gen_vc_logic[1].credits_reg[4]_1 ,
    fifo_data_reg_0_31_0_5_i_2__7,
    out,
    rst,
    E,
    clk,
    \gen_vc_logic[1].credits_reg[4]_2 ,
    \gen_vc_logic[2].credits_reg[4]_2 );
  output \i_vc_r_reg[0] ;
  output \gen_vc_logic[0].credits_reg[4]_0 ;
  output \gen_vc_logic[1].credits_reg[4]_0 ;
  output \i_vc_r_reg[0]_0 ;
  output \gen_vc_logic[2].credits_reg[4]_0 ;
  input \gen_vc_logic[0].credits_reg[1]_0 ;
  input \gen_vc_logic[2].credits_reg[4]_1 ;
  input \gen_vc_logic[1].credits_reg[4]_1 ;
  input fifo_data_reg_0_31_0_5_i_2__7;
  input [1:0]out;
  input rst;
  input [0:0]E;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;

  wire [0:0]E;
  wire clk;
  wire fifo_data_reg_0_31_0_5_i_2__7;
  wire \gen_vc_logic[0].credits[0]_i_1__2_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__0_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__2_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__8_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__2_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[1]_0 ;
  wire \gen_vc_logic[0].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits[0]_i_1__2_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__0_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__2_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__8_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__2_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  wire \gen_vc_logic[2].credits[0]_i_1__2_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__0_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__2_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__8_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__2_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[4]_0 ;
  wire \gen_vc_logic[2].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;
  wire \i_vc_r_reg[0] ;
  wire \i_vc_r_reg[0]_0 ;
  wire [1:0]out;
  wire rst;

  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    fifo_data_reg_0_31_0_5_i_18
       (.I0(fifo_data_reg_0_31_0_5_i_2__7),
        .I1(out[0]),
        .I2(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I3(out[1]),
        .I4(\gen_vc_logic[1].credits_reg[4]_0 ),
        .O(\i_vc_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    fifo_data_reg_0_31_0_5_i_21
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__2 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[0].credits[1]_i_1__0 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[0].credits[2]_i_1__2 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[0].credits[3]_i_1__8 
       (.I0(\gen_vc_logic[0].credits_reg [3]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[0].credits[4]_i_2__2 
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[0]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[1]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[2]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[3]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[4]_i_2__2_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__2 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[1].credits[1]_i_1__0 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[1].credits[2]_i_1__2 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[1].credits[3]_i_1__8 
       (.I0(\gen_vc_logic[1].credits_reg [3]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [0]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[1].credits[4]_i_2__2 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .I5(\gen_vc_logic[1].credits_reg[4]_1 ),
        .O(\gen_vc_logic[1].credits[4]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__2_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__2 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[2].credits[1]_i_1__0 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[2].credits[2]_i_1__2 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[2].credits[3]_i_1__8 
       (.I0(\gen_vc_logic[2].credits_reg [3]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [0]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[2].credits[4]_i_2__2 
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .I5(\gen_vc_logic[2].credits_reg[4]_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__2_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__2_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_5__2
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    waiting_for_ack_i_6__1
       (.I0(out[0]),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .I4(\gen_vc_logic[0].credits_reg [3]),
        .I5(\gen_vc_logic[0].credits_reg [4]),
        .O(\i_vc_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_9__0
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_74
   (\gen_vc_logic[0].credits_reg[2]_0 ,
    \gen_vc_logic[1].credits_reg[2]_0 ,
    \gen_vc_logic[2].credits_reg[2]_0 ,
    e_v213_in,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[1].credits_reg[2]_1 ,
    \ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ,
    e_v,
    out,
    \grant_base[2]_i_2__1 ,
    rst,
    clk,
    \gen_vc_logic[2].credits_reg[0]_0 );
  output \gen_vc_logic[0].credits_reg[2]_0 ;
  output \gen_vc_logic[1].credits_reg[2]_0 ;
  output \gen_vc_logic[2].credits_reg[2]_0 ;
  output e_v213_in;
  output \gen_vc_logic[1].has_credit__3 ;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[1].credits_reg[2]_1 ;
  input [1:0]\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  input [2:0]e_v;
  input [2:0]out;
  input \grant_base[2]_i_2__1 ;
  input rst;
  input clk;
  input [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;

  wire clk;
  wire [2:0]e_v;
  wire e_v213_in;
  wire \gen_vc_logic[0].credits ;
  wire \gen_vc_logic[0].credits[0]_i_1__1_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__8_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__1_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__0_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__1_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[2]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits ;
  wire \gen_vc_logic[1].credits[0]_i_1__1_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__8_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__1_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__0_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__1_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[2]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_1 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits[0]_i_1__1_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__8_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__1_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__0_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__1_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;
  wire \gen_vc_logic[2].credits_reg[2]_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_base[2]_i_2__1 ;
  wire [2:0]out;
  wire rst;
  wire [1:0]\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__5
       (.I0(e_v[0]),
        .I1(\gen_vc_logic[0].credits_reg [2]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [4]),
        .I4(\gen_vc_logic[0].credits_reg [3]),
        .I5(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__6
       (.I0(e_v[1]),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__7
       (.I0(e_v[2]),
        .I1(\gen_vc_logic[2].credits_reg [2]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [4]),
        .I4(\gen_vc_logic[2].credits_reg [3]),
        .I5(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__1 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[0].credits[1]_i_1__8 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[0].credits[2]_i_1__1 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[0].credits[3]_i_1__0 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [3]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].credits[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[0].credits[4]_i_1__0 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt [0]),
        .O(\gen_vc_logic[0].credits ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[0].credits[4]_i_2__1 
       (.I0(\gen_vc_logic[0].credits_reg [1]),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [4]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[0]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[1]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[2]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[3]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[4]_i_2__1_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__1 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[1].credits[1]_i_1__8 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[1].credits[2]_i_1__1 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[1].credits[3]_i_1__0 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [3]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].credits[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[1].credits[4]_i_1__0 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt [1]),
        .O(\gen_vc_logic[1].credits ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[1].credits[4]_i_2__1 
       (.I0(\gen_vc_logic[1].credits_reg [1]),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [4]),
        .I5(\gen_vc_logic[1].credits_reg [3]),
        .O(\gen_vc_logic[1].credits[4]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[0]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[1]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[2]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[3]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits ),
        .D(\gen_vc_logic[1].credits[4]_i_2__1_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__1 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[2].credits[1]_i_1__8 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[2].credits[2]_i_1__1 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[2].credits[3]_i_1__0 
       (.I0(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [3]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].credits[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[2].credits[4]_i_2__1 
       (.I0(\gen_vc_logic[2].credits_reg [1]),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [4]),
        .I5(\gen_vc_logic[2].credits_reg [3]),
        .O(\gen_vc_logic[2].credits[4]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__8_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__1_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__1_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \grant_base[2]_i_20__0 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [4]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].has_credit__3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_base[2]_i_7__3 
       (.I0(\grant_base[2]_i_2__1 ),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_6__6
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [4]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_6__7
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [4]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].has_credit__3 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    waiting_for_ack_i_5__1
       (.I0(\gen_vc_logic[1].has_credit__3 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(out[2]),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(e_v213_in));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_8
   (\gen_vc_logic[0].credits_reg[2]_0 ,
    \gen_vc_logic[1].credits_reg[2]_0 ,
    \gen_vc_logic[2].credits_reg[2]_0 ,
    e_v213_in,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[1].credits_reg[2]_1 ,
    \gen_vc_logic[0].credits_reg[0]_0 ,
    e_v,
    out,
    \grant_base[2]_i_2__10 ,
    rst,
    clk,
    E,
    \gen_vc_logic[2].credits_reg[0]_0 );
  output \gen_vc_logic[0].credits_reg[2]_0 ;
  output \gen_vc_logic[1].credits_reg[2]_0 ;
  output \gen_vc_logic[2].credits_reg[2]_0 ;
  output e_v213_in;
  output \gen_vc_logic[1].has_credit__3 ;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[1].credits_reg[2]_1 ;
  input \gen_vc_logic[0].credits_reg[0]_0 ;
  input [2:0]e_v;
  input [2:0]out;
  input \grant_base[2]_i_2__10 ;
  input rst;
  input clk;
  input [0:0]E;
  input [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;

  wire [0:0]E;
  wire clk;
  wire [2:0]e_v;
  wire e_v213_in;
  wire \gen_vc_logic[0].credits ;
  wire \gen_vc_logic[0].credits[0]_i_1__12_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__14_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__12_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__6_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__12_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[0]_0 ;
  wire \gen_vc_logic[0].credits_reg[2]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits[0]_i_1__12_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__14_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__12_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__6_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__12_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[2]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_1 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits[0]_i_1__12_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__14_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__12_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__6_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__12_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;
  wire \gen_vc_logic[2].credits_reg[2]_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_base[2]_i_2__10 ;
  wire [2:0]out;
  wire rst;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__38
       (.I0(e_v[0]),
        .I1(\gen_vc_logic[0].credits_reg [2]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [4]),
        .I4(\gen_vc_logic[0].credits_reg [3]),
        .I5(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__39
       (.I0(e_v[1]),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__40
       (.I0(e_v[2]),
        .I1(\gen_vc_logic[2].credits_reg [2]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [4]),
        .I4(\gen_vc_logic[2].credits_reg [3]),
        .I5(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__12 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[0].credits[1]_i_1__14 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[0].credits[2]_i_1__12 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[0].credits[3]_i_1__6 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [3]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].credits[3]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[0].credits[4]_i_1__6 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[0].credits_reg[0]_0 ),
        .O(\gen_vc_logic[0].credits ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[0].credits[4]_i_2__12 
       (.I0(\gen_vc_logic[0].credits_reg [1]),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [4]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[0]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[1]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[2]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[3]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits ),
        .D(\gen_vc_logic[0].credits[4]_i_2__12_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__12 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[1].credits[1]_i_1__14 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[1].credits[2]_i_1__12 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[1].credits[3]_i_1__6 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [3]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].credits[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[1].credits[4]_i_2__12 
       (.I0(\gen_vc_logic[1].credits_reg [1]),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [4]),
        .I5(\gen_vc_logic[1].credits_reg [3]),
        .O(\gen_vc_logic[1].credits[4]_i_2__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[1].credits[0]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[1].credits[1]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[1].credits[2]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[1].credits[3]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[1].credits[4]_i_2__12_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__12 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[2].credits[1]_i_1__14 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[2].credits[2]_i_1__12 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[2].credits[3]_i_1__6 
       (.I0(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [3]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].credits[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[2].credits[4]_i_2__12 
       (.I0(\gen_vc_logic[2].credits_reg [1]),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [4]),
        .I5(\gen_vc_logic[2].credits_reg [3]),
        .O(\gen_vc_logic[2].credits[4]_i_2__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__14_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__12_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__6_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__12_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_base[2]_i_7__9 
       (.I0(\grant_base[2]_i_2__10 ),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_6__39
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [4]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_9__41
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [4]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    o_empty_i_9__42
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [4]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].has_credit__3 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    waiting_for_ack_i_5__12
       (.I0(\gen_vc_logic[1].has_credit__3 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(out[2]),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(e_v213_in));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_80
   (\gen_vc_logic[0].credits_reg[2]_0 ,
    \gen_vc_logic[1].credits_reg[2]_0 ,
    \gen_vc_logic[2].credits_reg[2]_0 ,
    e_v213_in,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[1].credits_reg[2]_1 ,
    e_v,
    out,
    \grant_base[2]_i_2__0 ,
    rst,
    E,
    clk,
    \gen_vc_logic[1].credits_reg[0]_0 ,
    \gen_vc_logic[2].credits_reg[0]_0 );
  output \gen_vc_logic[0].credits_reg[2]_0 ;
  output \gen_vc_logic[1].credits_reg[2]_0 ;
  output \gen_vc_logic[2].credits_reg[2]_0 ;
  output e_v213_in;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[1].credits_reg[2]_1 ;
  input [2:0]e_v;
  input [2:0]out;
  input \grant_base[2]_i_2__0 ;
  input rst;
  input [0:0]E;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[0]_0 ;
  input [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;

  wire [0:0]E;
  wire clk;
  wire [2:0]e_v;
  wire e_v213_in;
  wire \gen_vc_logic[0].credits[0]_i_1__0_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1__7_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1__0_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2__0_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[2]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits[0]_i_1__0_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1__7_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1__0_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2__0_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire [0:0]\gen_vc_logic[1].credits_reg[0]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_0 ;
  wire \gen_vc_logic[1].credits_reg[2]_1 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits[0]_i_1__0_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1__7_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1__0_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2__0_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0]_0 ;
  wire \gen_vc_logic[2].credits_reg[2]_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_base[2]_i_2__0 ;
  wire [2:0]out;
  wire rst;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__2
       (.I0(e_v[0]),
        .I1(\gen_vc_logic[0].credits_reg [2]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [4]),
        .I4(\gen_vc_logic[0].credits_reg [3]),
        .I5(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__3
       (.I0(e_v[1]),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    fifo_data_reg_0_31_0_5_i_1__4
       (.I0(e_v[2]),
        .I1(\gen_vc_logic[2].credits_reg [2]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [4]),
        .I4(\gen_vc_logic[2].credits_reg [3]),
        .I5(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1__0 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[0].credits[1]_i_1__7 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[0].credits[2]_i_1__0 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[0].credits[3]_i_1 
       (.I0(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [3]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].credits[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[0].credits[4]_i_2__0 
       (.I0(\gen_vc_logic[0].credits_reg [1]),
        .I1(\gen_vc_logic[0].credits_reg [0]),
        .I2(\gen_vc_logic[0].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [4]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[0]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[1]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[2]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[3]_i_1_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gen_vc_logic[0].credits[4]_i_2__0_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1__0 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[1].credits[1]_i_1__7 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[1].credits[2]_i_1__0 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[1].credits[3]_i_1 
       (.I0(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [3]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].credits[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[1].credits[4]_i_2__0 
       (.I0(\gen_vc_logic[1].credits_reg [1]),
        .I1(\gen_vc_logic[1].credits_reg [0]),
        .I2(\gen_vc_logic[1].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [4]),
        .I5(\gen_vc_logic[1].credits_reg [3]),
        .O(\gen_vc_logic[1].credits[4]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[0]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[1]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[2]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[3]_i_1_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[0]_0 ),
        .D(\gen_vc_logic[1].credits[4]_i_2__0_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1__0 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_vc_logic[2].credits[1]_i_1__7 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \gen_vc_logic[2].credits[2]_i_1__0 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \gen_vc_logic[2].credits[3]_i_1 
       (.I0(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [3]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].credits[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \gen_vc_logic[2].credits[4]_i_2__0 
       (.I0(\gen_vc_logic[2].credits_reg [1]),
        .I1(\gen_vc_logic[2].credits_reg [0]),
        .I2(\gen_vc_logic[2].credits_reg[2]_0 ),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [4]),
        .I5(\gen_vc_logic[2].credits_reg [3]),
        .O(\gen_vc_logic[2].credits[4]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[0]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[1]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[2]_i_1__0_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[3]_i_1_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[0]_0 ),
        .D(\gen_vc_logic[2].credits[4]_i_2__0_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \grant_base[2]_i_20 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [4]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .I4(\gen_vc_logic[2].credits_reg [2]),
        .O(\gen_vc_logic[2].has_credit__3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \grant_base[2]_i_21 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [4]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .I4(\gen_vc_logic[0].credits_reg [2]),
        .O(\gen_vc_logic[0].has_credit__3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_base[2]_i_7__2 
       (.I0(\grant_base[2]_i_2__0 ),
        .I1(\gen_vc_logic[1].credits_reg [2]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [4]),
        .I4(\gen_vc_logic[1].credits_reg [3]),
        .I5(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    waiting_for_ack_i_5__0
       (.I0(\gen_vc_logic[1].has_credit__3 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(out[2]),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(e_v213_in));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_6__0
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [4]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .I4(\gen_vc_logic[1].credits_reg [2]),
        .O(\gen_vc_logic[1].has_credit__3 ));
endmodule

(* ORIG_REF_NAME = "credit_bp_tx" *) 
module credit_bp_tx_86
   (o_v_reg_reg,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \gen_vc_logic[0].credits_reg[4]_0 ,
    \i_vc_r_reg[0] ,
    \gen_vc_logic[2].credits_reg[4]_0 ,
    \i_x_r_reg[0] ,
    \i_x_r_reg[0]_0 ,
    Q,
    \gen_vc_logic[0].credits_reg[1]_0 ,
    \gen_vc_logic[2].credits_reg[4]_1 ,
    \gen_vc_logic[1].credits_reg[4]_1 ,
    \i_x_r_reg[0]_1 ,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    rst,
    \gen_vc_logic[0].credits_reg[4]_1 ,
    clk,
    \gen_vc_logic[1].credits_reg[4]_2 ,
    \gen_vc_logic[2].credits_reg[4]_2 );
  output [1:0]o_v_reg_reg;
  output \gen_vc_logic[1].credits_reg[4]_0 ;
  output \gen_vc_logic[0].credits_reg[4]_0 ;
  output \i_vc_r_reg[0] ;
  output \gen_vc_logic[2].credits_reg[4]_0 ;
  input \i_x_r_reg[0] ;
  input \i_x_r_reg[0]_0 ;
  input [1:0]Q;
  input \gen_vc_logic[0].credits_reg[1]_0 ;
  input \gen_vc_logic[2].credits_reg[4]_1 ;
  input \gen_vc_logic[1].credits_reg[4]_1 ;
  input \i_x_r_reg[0]_1 ;
  input [1:0]waiting_for_ack_reg;
  input waiting_for_ack_reg_0;
  input rst;
  input [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  input clk;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;

  wire [1:0]Q;
  wire clk;
  wire \gen_vc_logic[0].credits[0]_i_1_n_0 ;
  wire \gen_vc_logic[0].credits[1]_i_1_n_0 ;
  wire \gen_vc_logic[0].credits[2]_i_1_n_0 ;
  wire \gen_vc_logic[0].credits[3]_i_1__7_n_0 ;
  wire \gen_vc_logic[0].credits[4]_i_2_n_0 ;
  wire [4:0]\gen_vc_logic[0].credits_reg ;
  wire \gen_vc_logic[0].credits_reg[1]_0 ;
  wire \gen_vc_logic[0].credits_reg[4]_0 ;
  wire [0:0]\gen_vc_logic[0].credits_reg[4]_1 ;
  wire \gen_vc_logic[1].credits[0]_i_1_n_0 ;
  wire \gen_vc_logic[1].credits[1]_i_1_n_0 ;
  wire \gen_vc_logic[1].credits[2]_i_1_n_0 ;
  wire \gen_vc_logic[1].credits[3]_i_1__7_n_0 ;
  wire \gen_vc_logic[1].credits[4]_i_2_n_0 ;
  wire [4:0]\gen_vc_logic[1].credits_reg ;
  wire \gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_2 ;
  wire \gen_vc_logic[2].credits[0]_i_1_n_0 ;
  wire \gen_vc_logic[2].credits[1]_i_1_n_0 ;
  wire \gen_vc_logic[2].credits[2]_i_1_n_0 ;
  wire \gen_vc_logic[2].credits[3]_i_1__7_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_2_n_0 ;
  wire [4:0]\gen_vc_logic[2].credits_reg ;
  wire \gen_vc_logic[2].credits_reg[4]_0 ;
  wire \gen_vc_logic[2].credits_reg[4]_1 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_2 ;
  wire \i_vc_r_reg[0] ;
  wire \i_x_r[1]_i_3_n_0 ;
  wire \i_x_r_reg[0] ;
  wire \i_x_r_reg[0]_0 ;
  wire \i_x_r_reg[0]_1 ;
  wire [1:0]o_v_reg_reg;
  wire rst;
  wire [1:0]waiting_for_ack_reg;
  wire waiting_for_ack_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[0].credits[0]_i_1 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[0].credits[1]_i_1 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[0].credits[2]_i_1 
       (.I0(\gen_vc_logic[0].credits_reg [0]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [2]),
        .I3(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[0].credits[3]_i_1__7 
       (.I0(\gen_vc_logic[0].credits_reg [3]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .O(\gen_vc_logic[0].credits[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[0].credits[4]_i_2 
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg[1]_0 ),
        .I2(\gen_vc_logic[0].credits_reg [0]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [1]),
        .I5(\gen_vc_logic[0].credits_reg [3]),
        .O(\gen_vc_logic[0].credits[4]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[0]_i_1_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[1]_i_1_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[2]_i_1_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[3]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[0].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[0].credits_reg[4]_1 ),
        .D(\gen_vc_logic[0].credits[4]_i_2_n_0 ),
        .Q(\gen_vc_logic[0].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[1].credits[0]_i_1 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[1].credits[1]_i_1 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[1].credits[2]_i_1 
       (.I0(\gen_vc_logic[1].credits_reg [0]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [2]),
        .I3(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[1].credits[3]_i_1__7 
       (.I0(\gen_vc_logic[1].credits_reg [3]),
        .I1(\gen_vc_logic[1].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[1].credits_reg [0]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [1]),
        .O(\gen_vc_logic[1].credits[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[1].credits[4]_i_2 
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .I5(\gen_vc_logic[1].credits_reg[4]_1 ),
        .O(\gen_vc_logic[1].credits[4]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[0]_i_1_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[1]_i_1_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[2]_i_1_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[3]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[1].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[1].credits_reg[4]_2 ),
        .D(\gen_vc_logic[1].credits[4]_i_2_n_0 ),
        .Q(\gen_vc_logic[1].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_vc_logic[2].credits[0]_i_1 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_vc_logic[2].credits[1]_i_1 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_vc_logic[2].credits[2]_i_1 
       (.I0(\gen_vc_logic[2].credits_reg [0]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [2]),
        .I3(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \gen_vc_logic[2].credits[3]_i_1__7 
       (.I0(\gen_vc_logic[2].credits_reg [3]),
        .I1(\gen_vc_logic[2].credits_reg[4]_1 ),
        .I2(\gen_vc_logic[2].credits_reg [0]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [1]),
        .O(\gen_vc_logic[2].credits[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_vc_logic[2].credits[4]_i_2 
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .I5(\gen_vc_logic[2].credits_reg[4]_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[0] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[0]_i_1_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [0]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[1] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[1]_i_1_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[2] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[2]_i_1_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[3] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[3]_i_1__7_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \gen_vc_logic[2].credits_reg[4] 
       (.C(clk),
        .CE(\gen_vc_logic[2].credits_reg[4]_2 ),
        .D(\gen_vc_logic[2].credits[4]_i_2_n_0 ),
        .Q(\gen_vc_logic[2].credits_reg [4]),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \i_x_r[0]_i_1 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\i_x_r_reg[0]_0 ),
        .O(o_v_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \i_x_r[1]_i_1 
       (.I0(\i_x_r_reg[0] ),
        .I1(\i_x_r[1]_i_3_n_0 ),
        .I2(\i_x_r_reg[0]_0 ),
        .I3(Q[1]),
        .O(o_v_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \i_x_r[1]_i_3 
       (.I0(\i_x_r_reg[0]_1 ),
        .I1(\gen_vc_logic[1].credits_reg[4]_0 ),
        .I2(waiting_for_ack_reg[1]),
        .I3(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I4(waiting_for_ack_reg[0]),
        .I5(waiting_for_ack_reg_0),
        .O(\i_x_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_11
       (.I0(\gen_vc_logic[2].credits_reg [4]),
        .I1(\gen_vc_logic[2].credits_reg [3]),
        .I2(\gen_vc_logic[2].credits_reg [1]),
        .I3(\gen_vc_logic[2].credits_reg [2]),
        .I4(\gen_vc_logic[2].credits_reg [0]),
        .O(\gen_vc_logic[2].credits_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    waiting_for_ack_i_4
       (.I0(waiting_for_ack_reg_0),
        .I1(waiting_for_ack_reg[0]),
        .I2(\gen_vc_logic[0].credits_reg[4]_0 ),
        .I3(waiting_for_ack_reg[1]),
        .I4(\gen_vc_logic[1].credits_reg[4]_0 ),
        .O(\i_vc_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_8
       (.I0(\gen_vc_logic[0].credits_reg [4]),
        .I1(\gen_vc_logic[0].credits_reg [3]),
        .I2(\gen_vc_logic[0].credits_reg [1]),
        .I3(\gen_vc_logic[0].credits_reg [2]),
        .I4(\gen_vc_logic[0].credits_reg [0]),
        .O(\gen_vc_logic[0].credits_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    waiting_for_ack_i_9
       (.I0(\gen_vc_logic[1].credits_reg [4]),
        .I1(\gen_vc_logic[1].credits_reg [3]),
        .I2(\gen_vc_logic[1].credits_reg [1]),
        .I3(\gen_vc_logic[1].credits_reg [2]),
        .I4(\gen_vc_logic[1].credits_reg [0]),
        .O(\gen_vc_logic[1].credits_reg[4]_0 ));
endmodule

module fifo32
   (o_empty,
    o_empty_reg_0,
    \grant_reg[0] ,
    \grant_reg[0]_0 ,
    \fifo_tail_reg[3]_0 ,
    \fifo_tail_reg[0]_0 ,
    CO,
    O,
    D,
    o_rdata,
    rst,
    clk,
    \ys[3].xs[2].noc_if_inst_east\.vc_target ,
    Q,
    \fifo_tail_reg[4]_0 ,
    fifo_data_reg_0_31_0_5_i_16__2,
    fifo_data_reg_0_31_0_5_i_16__2_0,
    fifo_data_reg_0_31_0_5_i_16__2_1,
    DI,
    S,
    o_empty_reg_1,
    \grant_reg[2]_i_3__3_0 ,
    i_wdata);
  output o_empty;
  output [0:0]o_empty_reg_0;
  output \grant_reg[0] ;
  output \grant_reg[0]_0 ;
  output \fifo_tail_reg[3]_0 ;
  output \fifo_tail_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]O;
  output [0:0]D;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  input [1:0]Q;
  input \fifo_tail_reg[4]_0 ;
  input fifo_data_reg_0_31_0_5_i_16__2;
  input fifo_data_reg_0_31_0_5_i_16__2_0;
  input fifo_data_reg_0_31_0_5_i_16__2_1;
  input [1:0]DI;
  input [1:0]S;
  input o_empty_reg_1;
  input \grant_reg[2]_i_3__3_0 ;
  input [35:0]i_wdata;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire fifo_data_reg_0_31_0_5_i_16__2;
  wire fifo_data_reg_0_31_0_5_i_16__2_0;
  wire fifo_data_reg_0_31_0_5_i_16__2_1;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[0]_0 ;
  wire \fifo_tail_reg[3]_0 ;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant[2]_i_11__3_n_0 ;
  wire \grant[2]_i_8__3_n_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[2]_i_3__3_0 ;
  wire \grant_reg[2]_i_3__3_n_1 ;
  wire \grant_reg[2]_i_3__3_n_2 ;
  wire \grant_reg[2]_i_3__3_n_3 ;
  wire [35:0]i_wdata;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__17_n_0;
  wire o_empty_i_11__14_n_0;
  wire o_empty_i_12__3_n_0;
  wire o_empty_i_13_n_0;
  wire o_empty_i_1__40_n_0;
  wire o_empty_i_3__44_n_0;
  wire o_empty_i_4__44_n_0;
  wire o_empty_i_8__44_n_0;
  wire o_empty_i_9__44_n_0;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  wire [0:0]\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_17__2
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    fifo_data_reg_0_31_0_5_i_18__2
       (.I0(fifo_data_reg_0_31_0_5_i_16__2),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(fifo_data_reg_0_31_0_5_i_16__2_0),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_16__2_1),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__44 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__44 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__44 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__44 
       (.I0(fifo_head_reg[3]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[2]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__44 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__34 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(\fifo_tail_reg[4]_0 ),
        .O(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__17 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__44 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__44 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__20 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__43 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[0].credits[4]_i_1__7 
       (.I0(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I1(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \grant[0]_i_1__14 
       (.I0(o_empty),
        .I1(double_grant1[3]),
        .I2(double_grant1[0]),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_11__3 
       (.I0(o_empty),
        .I1(\grant_reg[2]_i_3__3_0 ),
        .O(\grant[2]_i_11__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_5__3 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_8__3 
       (.I0(o_empty),
        .O(\grant[2]_i_8__3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_3__3 
       (.CI(1'b0),
        .CO({CO,\grant_reg[2]_i_3__3_n_1 ,\grant_reg[2]_i_3__3_n_2 ,\grant_reg[2]_i_3__3_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant[2]_i_8__3_n_0 }),
        .O({double_grant1[3],O,double_grant1[0]}),
        .S({o_empty,S,\grant[2]_i_11__3_n_0 }));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_10__17
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_10__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    o_empty_i_11__14
       (.I0(fifo_head_reg[4]),
        .I1(fifo_head_reg[3]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .O(o_empty_i_11__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_12__3
       (.I0(fifo_head_reg[2]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_12__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_13
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(o_empty_i_13_n_0));
  LUT6 #(
    .INIT(64'hF022AAFFF022AA00)) 
    o_empty_i_1__40
       (.I0(o_empty_reg_1),
        .I1(o_empty_i_3__44_n_0),
        .I2(o_empty_i_4__44_n_0),
        .I3(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .I4(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I5(o_empty),
        .O(o_empty_i_1__40_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_3__44
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_head_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_8__44_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_9__44_n_0),
        .O(o_empty_i_3__44_n_0));
  LUT6 #(
    .INIT(64'h0080280228020080)) 
    o_empty_i_4__44
       (.I0(o_empty_i_10__17_n_0),
        .I1(o_empty_i_8__44_n_0),
        .I2(fifo_tail_reg[3]),
        .I3(next_fifo_head[3]),
        .I4(fifo_tail_reg[4]),
        .I5(o_empty_i_11__14_n_0),
        .O(o_empty_i_4__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT2 #(
    .INIT(4'h6)) 
    o_empty_i_5__41
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_head_reg[0]),
        .O(\fifo_tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_6__42
       (.I0(o_empty_i_12__3_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(fifo_head_reg[4]),
        .I3(fifo_head_reg[3]),
        .I4(o_empty_i_13_n_0),
        .I5(fifo_tail_reg[4]),
        .O(\fifo_tail_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__44
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_8__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_9__44
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_head_reg[2]),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(fifo_head_reg[1]),
        .O(o_empty_i_9__44_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__40_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_0
   (o_empty_reg_0,
    \n_in_x_reg_reg[1] ,
    DI,
    O,
    \grant_reg[1] ,
    D,
    S,
    o_rdata,
    rst,
    clk,
    o_empty_reg_1,
    n_msg,
    n_in_v_reg,
    \grant_reg[1]_0 ,
    CO,
    \grant_reg[2] ,
    \grant_reg[2]_i_3__3 ,
    Q,
    \fifo_tail_reg[4]_0 ,
    \ys[3].xs[2].noc_if_inst_east\.vc_target ,
    i_wdata);
  output o_empty_reg_0;
  output \n_in_x_reg_reg[1] ;
  output [0:0]DI;
  output [0:0]O;
  output [0:0]\grant_reg[1] ;
  output [0:0]D;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input o_empty_reg_1;
  input [3:0]n_msg;
  input n_in_v_reg;
  input [0:0]\grant_reg[1]_0 ;
  input [0:0]CO;
  input \grant_reg[2] ;
  input \grant_reg[2]_i_3__3 ;
  input [0:0]Q;
  input \fifo_tail_reg[4]_0 ;
  input [0:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  input [35:0]i_wdata;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire [4:4]double_grant1;
  wire \fifo_head[0]_i_1__45_n_0 ;
  wire \fifo_head[1]_i_1__45_n_0 ;
  wire \fifo_head[2]_i_1__45_n_0 ;
  wire \fifo_head[3]_i_1__45_n_0 ;
  wire \fifo_head[4]_i_1__45_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire [0:0]\grant_reg[1] ;
  wire [0:0]\grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire \grant_reg[2]_i_2__3_n_3 ;
  wire \grant_reg[2]_i_3__3 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire \n_in_x_reg_reg[1] ;
  wire [3:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_10__18_n_0;
  wire o_empty_i_1__42_n_0;
  wire o_empty_i_2__45_n_0;
  wire o_empty_i_3__45_n_0;
  wire o_empty_i_4__45_n_0;
  wire o_empty_i_5__39_n_0;
  wire o_empty_i_6__46_n_0;
  wire o_empty_i_7__45_n_0;
  wire o_empty_i_8__45_n_0;
  wire o_empty_i_9__45_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:1]\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_reg[2]_i_2__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_reg[2]_i_2__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__45 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__45 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__45 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__45 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__45 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__45_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__45_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__45_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__45_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__45_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__45_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__46 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .I2(\fifo_tail_reg[4]_0 ),
        .O(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__18 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__45 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__45 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__21 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__44 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[1].credits[4]_i_1__13 
       (.I0(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I1(o_empty_reg_1),
        .O(\grant_reg[1] ));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[1]_i_1__14 
       (.I0(o_empty_reg_0),
        .I1(double_grant1),
        .I2(\grant_reg[1]_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_10__3 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3__3 ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_4__3 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_7__3 
       (.I0(o_empty_reg_0),
        .O(DI));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_2__3 
       (.CI(CO),
        .CO({\NLW_grant_reg[2]_i_2__3_CO_UNCONNECTED [3:1],\grant_reg[2]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_reg[2]_i_2__3_O_UNCONNECTED [3:2],O,double_grant1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__18
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__18_n_0));
  LUT6 #(
    .INIT(64'h22FFF0AA2200F0AA)) 
    o_empty_i_1__42
       (.I0(o_empty_i_2__45_n_0),
        .I1(o_empty_i_3__45_n_0),
        .I2(o_empty_i_4__45_n_0),
        .I3(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I4(o_empty_reg_1),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__42_n_0));
  LUT6 #(
    .INIT(64'h6666666600606000)) 
    o_empty_i_2__45
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail_reg[0]),
        .I2(o_empty_i_5__39_n_0),
        .I3(o_empty_i_6__46_n_0),
        .I4(fifo_tail_reg[4]),
        .I5(o_empty_reg_1),
        .O(o_empty_i_2__45_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_3__45
       (.I0(fifo_tail_reg[4]),
        .I1(\fifo_head_reg_n_0_[4] ),
        .I2(\fifo_head_reg_n_0_[3] ),
        .I3(o_empty_i_7__45_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_8__45_n_0),
        .O(o_empty_i_3__45_n_0));
  LUT6 #(
    .INIT(64'h0080280228020080)) 
    o_empty_i_4__45
       (.I0(o_empty_i_9__45_n_0),
        .I1(o_empty_i_7__45_n_0),
        .I2(fifo_tail_reg[3]),
        .I3(\fifo_head[3]_i_1__45_n_0 ),
        .I4(fifo_tail_reg[4]),
        .I5(o_empty_i_6__46_n_0),
        .O(o_empty_i_4__45_n_0));
  LUT6 #(
    .INIT(64'h000000006AAA9555)) 
    o_empty_i_5__39
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_10__18_n_0),
        .O(o_empty_i_5__39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    o_empty_i_6__46
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_6__46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_7__45
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_7__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_8__45
       (.I0(fifo_tail_reg[2]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_8__45_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_9__45
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_9__45_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__42_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'h0777FFFF)) 
    \s_out_y_reg[1]_i_3__4 
       (.I0(n_msg[3]),
        .I1(n_msg[2]),
        .I2(n_msg[1]),
        .I3(n_msg[0]),
        .I4(n_in_v_reg),
        .O(\n_in_x_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_1
   (o_empty_reg_0,
    E,
    o_empty_reg_1,
    n_in_v_reg_reg,
    o_empty_reg_2,
    \n_in_x_reg_reg[1] ,
    \ys[3].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[2] ,
    \grant_reg[1] ,
    \grant_reg[0] ,
    \i_x_r_reg[1] ,
    s_msg,
    o_empty_reg_3,
    n_in_v_reg_reg_0,
    DI,
    \grant_reg[2]_0 ,
    D,
    S,
    rst,
    clk,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[3][3]_36 ,
    \grant_base_reg[1] ,
    \grant_base_reg[1]_0 ,
    Q,
    \s_out_data_reg_reg[0] ,
    out,
    o_empty,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \fifo_tail[0]_i_3__3_0 ,
    \fifo_tail[0]_i_3__3_1 ,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    o_rdata,
    fifo_data_reg_0_31_30_35_i_5__14_0,
    \gen_vc_logic[2].credits_reg[4] ,
    double_grant1,
    \grant_reg[2]_i_3__3 ,
    \ys[3].xs[2].noc_if_inst_east\.vc_target ,
    i_wdata);
  output o_empty_reg_0;
  output [0:0]E;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output o_empty_reg_2;
  output \n_in_x_reg_reg[1] ;
  output [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[2] ;
  output \grant_reg[1] ;
  output \grant_reg[0] ;
  output [35:0]\i_x_r_reg[1] ;
  output [35:0]s_msg;
  output o_empty_reg_3;
  output n_in_v_reg_reg_0;
  output [0:0]DI;
  output [0:0]\grant_reg[2]_0 ;
  output [0:0]D;
  output [0:0]S;
  input rst;
  input clk;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[3][3]_36 ;
  input \grant_base_reg[1] ;
  input \grant_base_reg[1]_0 ;
  input [2:0]Q;
  input \s_out_data_reg_reg[0] ;
  input [2:0]out;
  input o_empty;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \fifo_tail[0]_i_3__3_0 ;
  input \fifo_tail[0]_i_3__3_1 ;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]o_rdata;
  input [35:0]fifo_data_reg_0_31_30_35_i_5__14_0;
  input \gen_vc_logic[2].credits_reg[4] ;
  input [1:0]double_grant1;
  input \grant_reg[2]_i_3__3 ;
  input [0:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  input [35:0]i_wdata;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [1:0]double_grant1;
  wire fifo_data_reg_0_31_0_5_i_11__3_n_0;
  wire fifo_data_reg_0_31_0_5_i_12__3_n_0;
  wire fifo_data_reg_0_31_0_5_i_13__3_n_0;
  wire fifo_data_reg_0_31_0_5_i_14__2_n_0;
  wire fifo_data_reg_0_31_0_5_i_15__2_n_0;
  wire fifo_data_reg_0_31_0_5_i_16__2_n_0;
  wire fifo_data_reg_0_31_0_5_i_9__10_n_0;
  wire fifo_data_reg_0_31_12_17_i_10__2_n_0;
  wire fifo_data_reg_0_31_12_17_i_11__2_n_0;
  wire fifo_data_reg_0_31_12_17_i_12__2_n_0;
  wire fifo_data_reg_0_31_12_17_i_7__2_n_0;
  wire fifo_data_reg_0_31_12_17_i_8__2_n_0;
  wire fifo_data_reg_0_31_12_17_i_9__2_n_0;
  wire fifo_data_reg_0_31_18_23_i_10__2_n_0;
  wire fifo_data_reg_0_31_18_23_i_11__2_n_0;
  wire fifo_data_reg_0_31_18_23_i_12__2_n_0;
  wire fifo_data_reg_0_31_18_23_i_7__2_n_0;
  wire fifo_data_reg_0_31_18_23_i_8__2_n_0;
  wire fifo_data_reg_0_31_18_23_i_9__2_n_0;
  wire fifo_data_reg_0_31_24_29_i_10__2_n_0;
  wire fifo_data_reg_0_31_24_29_i_11__2_n_0;
  wire fifo_data_reg_0_31_24_29_i_12__2_n_0;
  wire fifo_data_reg_0_31_24_29_i_7__2_n_0;
  wire fifo_data_reg_0_31_24_29_i_8__2_n_0;
  wire fifo_data_reg_0_31_24_29_i_9__2_n_0;
  wire fifo_data_reg_0_31_30_35_i_10__2_n_0;
  wire fifo_data_reg_0_31_30_35_i_11__2_n_0;
  wire fifo_data_reg_0_31_30_35_i_12__2_n_0;
  wire [35:0]fifo_data_reg_0_31_30_35_i_5__14_0;
  wire fifo_data_reg_0_31_30_35_i_7__6_n_0;
  wire fifo_data_reg_0_31_30_35_i_8__6_n_0;
  wire fifo_data_reg_0_31_30_35_i_9__2_n_0;
  wire fifo_data_reg_0_31_6_11_i_10__2_n_0;
  wire fifo_data_reg_0_31_6_11_i_11__2_n_0;
  wire fifo_data_reg_0_31_6_11_i_12__2_n_0;
  wire fifo_data_reg_0_31_6_11_i_7__2_n_0;
  wire fifo_data_reg_0_31_6_11_i_8__2_n_0;
  wire fifo_data_reg_0_31_6_11_i_9__2_n_0;
  wire \fifo_head[0]_i_1__46_n_0 ;
  wire \fifo_head[1]_i_1__46_n_0 ;
  wire \fifo_head[2]_i_1__46_n_0 ;
  wire \fifo_head[3]_i_1__46_n_0 ;
  wire \fifo_head[4]_i_1__46_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire \fifo_tail[0]_i_3__3_0 ;
  wire \fifo_tail[0]_i_3__3_1 ;
  wire \fifo_tail[0]_i_4__3_n_0 ;
  wire [4:0]fifo_tail_reg;
  wire \gen_vc_logic[2].credits_reg[4] ;
  wire \grant_base_reg[1] ;
  wire \grant_base_reg[1]_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [0:0]\grant_reg[2]_0 ;
  wire \grant_reg[2]_i_3__3 ;
  wire \i[3][3]_36 ;
  wire [35:0]i_wdata;
  wire [35:0]\i_x_r_reg[1] ;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[1] ;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__41_n_0;
  wire o_empty_i_2__46_n_0;
  wire o_empty_i_3__46_n_0;
  wire o_empty_i_4__46_n_0;
  wire o_empty_i_5__40_n_0;
  wire o_empty_i_6__43_n_0;
  wire o_empty_i_7__46_n_0;
  wire o_empty_i_8__46_n_0;
  wire o_empty_i_9__46_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire [35:0]o_rdata;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire \s_out_data_reg_reg[0] ;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire \s_out_y_reg[1]_i_2__14_n_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [0:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  wire [2:2]\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    fifo_data_reg_0_31_0_5_i_10__11
       (.I0(fifo_data_reg_0_31_0_5_i_16__2_n_0),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_1));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_11__3
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[0]),
        .O(fifo_data_reg_0_31_0_5_i_11__3_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_12__3
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[3]),
        .O(fifo_data_reg_0_31_0_5_i_12__3_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_13__3
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[2]),
        .O(fifo_data_reg_0_31_0_5_i_13__3_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_14__2
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[5]),
        .O(fifo_data_reg_0_31_0_5_i_14__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_15__2
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[4]),
        .O(fifo_data_reg_0_31_0_5_i_15__2_n_0));
  LUT5 #(
    .INIT(32'h22222022)) 
    fifo_data_reg_0_31_0_5_i_16__2
       (.I0(\fifo_tail[0]_i_4__3_n_0 ),
        .I1(\fifo_tail[0]_i_3__3_0 ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(\fifo_tail[0]_i_3__3_1 ),
        .O(fifo_data_reg_0_31_0_5_i_16__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__44
       (.I0(\grant_reg[2] ),
        .O(\ys[3].xs[3].noc_if_inst_east\.vc_target [2]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__45
       (.I0(\grant_reg[1] ),
        .O(\ys[3].xs[3].noc_if_inst_east\.vc_target [1]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__46
       (.I0(\grant_reg[0] ),
        .O(\ys[3].xs[3].noc_if_inst_east\.vc_target [0]));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    fifo_data_reg_0_31_0_5_i_2__36
       (.I0(fifo_data_reg_0_31_0_5_i_16__2_n_0),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[2]),
        .O(\grant_reg[2] ));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    fifo_data_reg_0_31_0_5_i_2__37
       (.I0(fifo_data_reg_0_31_0_5_i_16__2_n_0),
        .I1(Q[1]),
        .I2(\grant_base_reg[1]_0 ),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[1]),
        .O(\grant_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__38
       (.I0(fifo_data_reg_0_31_0_5_i_9__10_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(\i_x_r_reg[1] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__30
       (.I0(fifo_data_reg_0_31_0_5_i_11__3_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(\i_x_r_reg[1] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__14
       (.I0(fifo_data_reg_0_31_0_5_i_12__3_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(\i_x_r_reg[1] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__14
       (.I0(fifo_data_reg_0_31_0_5_i_13__3_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(\i_x_r_reg[1] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__14
       (.I0(fifo_data_reg_0_31_0_5_i_14__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(\i_x_r_reg[1] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__14
       (.I0(fifo_data_reg_0_31_0_5_i_15__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(\i_x_r_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    fifo_data_reg_0_31_0_5_i_8__11
       (.I0(fifo_data_reg_0_31_0_5_i_16__2_n_0),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[0]),
        .O(\grant_reg[0] ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_9__10
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[1]),
        .O(fifo_data_reg_0_31_0_5_i_9__10_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_10__2
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[14]),
        .O(fifo_data_reg_0_31_12_17_i_10__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_11__2
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[17]),
        .O(fifo_data_reg_0_31_12_17_i_11__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_12__2
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[16]),
        .O(fifo_data_reg_0_31_12_17_i_12__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__14
       (.I0(fifo_data_reg_0_31_12_17_i_7__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(\i_x_r_reg[1] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__14
       (.I0(fifo_data_reg_0_31_12_17_i_8__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(\i_x_r_reg[1] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__14
       (.I0(fifo_data_reg_0_31_12_17_i_9__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(\i_x_r_reg[1] [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__14
       (.I0(fifo_data_reg_0_31_12_17_i_10__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(\i_x_r_reg[1] [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__14
       (.I0(fifo_data_reg_0_31_12_17_i_11__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(\i_x_r_reg[1] [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__14
       (.I0(fifo_data_reg_0_31_12_17_i_12__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(\i_x_r_reg[1] [16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_7__2
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[13]),
        .O(fifo_data_reg_0_31_12_17_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_8__2
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[12]),
        .O(fifo_data_reg_0_31_12_17_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_9__2
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[15]),
        .O(fifo_data_reg_0_31_12_17_i_9__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_10__2
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[20]),
        .O(fifo_data_reg_0_31_18_23_i_10__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_11__2
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[23]),
        .O(fifo_data_reg_0_31_18_23_i_11__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_12__2
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[22]),
        .O(fifo_data_reg_0_31_18_23_i_12__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__14
       (.I0(fifo_data_reg_0_31_18_23_i_7__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(\i_x_r_reg[1] [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__14
       (.I0(fifo_data_reg_0_31_18_23_i_8__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(\i_x_r_reg[1] [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__14
       (.I0(fifo_data_reg_0_31_18_23_i_9__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(\i_x_r_reg[1] [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__14
       (.I0(fifo_data_reg_0_31_18_23_i_10__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(\i_x_r_reg[1] [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__14
       (.I0(fifo_data_reg_0_31_18_23_i_11__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(\i_x_r_reg[1] [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__14
       (.I0(fifo_data_reg_0_31_18_23_i_12__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(\i_x_r_reg[1] [22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_7__2
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[19]),
        .O(fifo_data_reg_0_31_18_23_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_8__2
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[18]),
        .O(fifo_data_reg_0_31_18_23_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_9__2
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[21]),
        .O(fifo_data_reg_0_31_18_23_i_9__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_10__2
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[26]),
        .O(fifo_data_reg_0_31_24_29_i_10__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_11__2
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[29]),
        .O(fifo_data_reg_0_31_24_29_i_11__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_12__2
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[28]),
        .O(fifo_data_reg_0_31_24_29_i_12__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__14
       (.I0(fifo_data_reg_0_31_24_29_i_7__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(\i_x_r_reg[1] [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__14
       (.I0(fifo_data_reg_0_31_24_29_i_8__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(\i_x_r_reg[1] [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__14
       (.I0(fifo_data_reg_0_31_24_29_i_9__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(\i_x_r_reg[1] [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__14
       (.I0(fifo_data_reg_0_31_24_29_i_10__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(\i_x_r_reg[1] [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__14
       (.I0(fifo_data_reg_0_31_24_29_i_11__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(\i_x_r_reg[1] [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__14
       (.I0(fifo_data_reg_0_31_24_29_i_12__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(\i_x_r_reg[1] [28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_7__2
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[25]),
        .O(fifo_data_reg_0_31_24_29_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_8__2
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[24]),
        .O(fifo_data_reg_0_31_24_29_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_9__2
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[27]),
        .O(fifo_data_reg_0_31_24_29_i_9__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_10__2
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[32]),
        .O(fifo_data_reg_0_31_30_35_i_10__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_11__2
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[35]),
        .O(fifo_data_reg_0_31_30_35_i_11__2_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    fifo_data_reg_0_31_30_35_i_12__2
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(fifo_data_reg_0_31_30_35_i_5__14_0[34]),
        .I5(Q[0]),
        .O(fifo_data_reg_0_31_30_35_i_12__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__14
       (.I0(fifo_data_reg_0_31_30_35_i_7__6_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(\i_x_r_reg[1] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__14
       (.I0(fifo_data_reg_0_31_30_35_i_8__6_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(\i_x_r_reg[1] [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__14
       (.I0(fifo_data_reg_0_31_30_35_i_9__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(\i_x_r_reg[1] [33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__14
       (.I0(fifo_data_reg_0_31_30_35_i_10__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(\i_x_r_reg[1] [32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__14
       (.I0(fifo_data_reg_0_31_30_35_i_11__2_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[1]),
        .O(\i_x_r_reg[1] [35]));
  LUT3 #(
    .INIT(8'h74)) 
    fifo_data_reg_0_31_30_35_i_6__14
       (.I0(fifo_data_reg_0_31_30_35_i_12__2_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[0]),
        .O(\i_x_r_reg[1] [34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_7__6
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[31]),
        .O(fifo_data_reg_0_31_30_35_i_7__6_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_8__6
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[30]),
        .O(fifo_data_reg_0_31_30_35_i_8__6_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_9__2
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[33]),
        .O(fifo_data_reg_0_31_30_35_i_9__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_10__2
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[8]),
        .O(fifo_data_reg_0_31_6_11_i_10__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_11__2
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[11]),
        .O(fifo_data_reg_0_31_6_11_i_11__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_12__2
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[10]),
        .O(fifo_data_reg_0_31_6_11_i_12__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__14
       (.I0(fifo_data_reg_0_31_6_11_i_7__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(\i_x_r_reg[1] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__14
       (.I0(fifo_data_reg_0_31_6_11_i_8__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(\i_x_r_reg[1] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__14
       (.I0(fifo_data_reg_0_31_6_11_i_9__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(\i_x_r_reg[1] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__14
       (.I0(fifo_data_reg_0_31_6_11_i_10__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(\i_x_r_reg[1] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__14
       (.I0(fifo_data_reg_0_31_6_11_i_11__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(\i_x_r_reg[1] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__14
       (.I0(fifo_data_reg_0_31_6_11_i_12__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(\i_x_r_reg[1] [10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_7__2
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[7]),
        .O(fifo_data_reg_0_31_6_11_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_8__2
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[6]),
        .O(fifo_data_reg_0_31_6_11_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_9__2
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__14_0[9]),
        .O(fifo_data_reg_0_31_6_11_i_9__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__46 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__46 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__46 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__46 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_head[4]_i_1__46 
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[0] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[4]_i_1__46_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__46_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__46_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__46_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__46_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__46_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__45 
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .I2(\n_in_x_reg_reg[1] ),
        .O(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__19 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  LUT3 #(
    .INIT(8'h0D)) 
    \fifo_tail[0]_i_3__3 
       (.I0(\s_out_data_reg_reg[0] ),
        .I1(\fifo_tail[0]_i_4__3_n_0 ),
        .I2(fifo_data_reg_0_31_0_5_i_16__2_n_0),
        .O(\n_in_x_reg_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_tail[0]_i_4__3 
       (.I0(fifo_data_reg_0_31_30_35_i_12__2_n_0),
        .I1(fifo_data_reg_0_31_30_35_i_11__2_n_0),
        .O(\fifo_tail[0]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__46 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__46 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__22 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_tail[4]_i_1__45 
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(fifo_tail_reg[3]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[2].credits[4]_i_1__11 
       (.I0(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I1(\gen_vc_logic[2].credits_reg[4] ),
        .O(\grant_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[2]_i_1__14 
       (.I0(o_empty_reg_0),
        .I1(double_grant1[1]),
        .I2(double_grant1[0]),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_6__3 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_9__3 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3__3 ),
        .O(S));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \grant_base[2]_i_2__11 
       (.I0(\n_in_x_reg_reg[1] ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_2));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    o_empty_i_1__41
       (.I0(o_empty_i_2__46_n_0),
        .I1(o_empty_i_3__46_n_0),
        .I2(o_empty_i_4__46_n_0),
        .I3(\ys[3].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I4(\gen_vc_logic[2].credits_reg[4] ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__41_n_0));
  LUT6 #(
    .INIT(64'h0110400440041001)) 
    o_empty_i_2__46
       (.I0(o_empty_i_5__40_n_0),
        .I1(\fifo_head[3]_i_1__46_n_0 ),
        .I2(\fifo_head[4]_i_1__46_n_0 ),
        .I3(fifo_tail_reg[4]),
        .I4(o_empty_i_6__43_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_2__46_n_0));
  LUT6 #(
    .INIT(64'h0090900060000090)) 
    o_empty_i_3__46
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(o_empty_i_7__46_n_0),
        .I3(fifo_tail_reg[3]),
        .I4(o_empty_i_6__43_n_0),
        .I5(\fifo_head_reg_n_0_[3] ),
        .O(o_empty_i_3__46_n_0));
  LUT6 #(
    .INIT(64'h0090900060000090)) 
    o_empty_i_4__46
       (.I0(fifo_tail_reg[4]),
        .I1(\fifo_head_reg_n_0_[4] ),
        .I2(o_empty_i_8__46_n_0),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_9__46_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_4__46_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    o_empty_i_5__40
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[0]),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__43
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_6__43_n_0));
  LUT6 #(
    .INIT(64'h0482100010000482)) 
    o_empty_i_7__46
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(fifo_tail_reg[2]),
        .O(o_empty_i_7__46_n_0));
  LUT6 #(
    .INIT(64'h0840021010084002)) 
    o_empty_i_8__46
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(fifo_tail_reg[1]),
        .O(o_empty_i_8__46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__46
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_9__46_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__41_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT6 #(
    .INIT(64'hFFFF001515150015)) 
    o_v_reg_i_2__14
       (.I0(o_empty_reg_3),
        .I1(fifo_data_reg_0_31_30_35_i_10__2_n_0),
        .I2(fifo_data_reg_0_31_30_35_i_9__2_n_0),
        .I3(n_in_v_reg),
        .I4(o_v_reg_reg),
        .I5(o_v_reg_reg_0),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[0]_i_1__14 
       (.I0(fifo_data_reg_0_31_0_5_i_11__3_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[0]),
        .O(s_msg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[10]_i_1__14 
       (.I0(fifo_data_reg_0_31_6_11_i_12__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [10]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[10]),
        .O(s_msg[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[11]_i_1__14 
       (.I0(fifo_data_reg_0_31_6_11_i_11__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [11]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[11]),
        .O(s_msg[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[12]_i_1__14 
       (.I0(fifo_data_reg_0_31_12_17_i_8__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [12]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[12]),
        .O(s_msg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[13]_i_1__14 
       (.I0(fifo_data_reg_0_31_12_17_i_7__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [13]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[13]),
        .O(s_msg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[14]_i_1__14 
       (.I0(fifo_data_reg_0_31_12_17_i_10__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [14]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[14]),
        .O(s_msg[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[15]_i_1__14 
       (.I0(fifo_data_reg_0_31_12_17_i_9__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [15]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[15]),
        .O(s_msg[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[16]_i_1__14 
       (.I0(fifo_data_reg_0_31_12_17_i_12__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [16]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[16]),
        .O(s_msg[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[17]_i_1__14 
       (.I0(fifo_data_reg_0_31_12_17_i_11__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [17]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[17]),
        .O(s_msg[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[18]_i_1__14 
       (.I0(fifo_data_reg_0_31_18_23_i_8__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [18]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[18]),
        .O(s_msg[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[19]_i_1__14 
       (.I0(fifo_data_reg_0_31_18_23_i_7__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [19]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[19]),
        .O(s_msg[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[1]_i_1__14 
       (.I0(fifo_data_reg_0_31_0_5_i_9__10_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[1]),
        .O(s_msg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[20]_i_1__14 
       (.I0(fifo_data_reg_0_31_18_23_i_10__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [20]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[20]),
        .O(s_msg[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[21]_i_1__14 
       (.I0(fifo_data_reg_0_31_18_23_i_9__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [21]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[21]),
        .O(s_msg[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[22]_i_1__14 
       (.I0(fifo_data_reg_0_31_18_23_i_12__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [22]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[22]),
        .O(s_msg[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[23]_i_1__14 
       (.I0(fifo_data_reg_0_31_18_23_i_11__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [23]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[23]),
        .O(s_msg[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[24]_i_1__14 
       (.I0(fifo_data_reg_0_31_24_29_i_8__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [24]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[24]),
        .O(s_msg[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[25]_i_1__14 
       (.I0(fifo_data_reg_0_31_24_29_i_7__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [25]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[25]),
        .O(s_msg[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[26]_i_1__14 
       (.I0(fifo_data_reg_0_31_24_29_i_10__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [26]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[26]),
        .O(s_msg[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[27]_i_1__14 
       (.I0(fifo_data_reg_0_31_24_29_i_9__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [27]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[27]),
        .O(s_msg[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[28]_i_1__14 
       (.I0(fifo_data_reg_0_31_24_29_i_12__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [28]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[28]),
        .O(s_msg[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[29]_i_1__14 
       (.I0(fifo_data_reg_0_31_24_29_i_11__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [29]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[29]),
        .O(s_msg[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[2]_i_1__14 
       (.I0(fifo_data_reg_0_31_0_5_i_13__3_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [2]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[2]),
        .O(s_msg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[30]_i_1__14 
       (.I0(fifo_data_reg_0_31_30_35_i_8__6_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [30]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[30]),
        .O(s_msg[30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[31]_i_1__14 
       (.I0(fifo_data_reg_0_31_30_35_i_7__6_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [31]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[31]),
        .O(s_msg[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[3]_i_1__14 
       (.I0(fifo_data_reg_0_31_0_5_i_12__3_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [3]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[3]),
        .O(s_msg[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[4]_i_1__14 
       (.I0(fifo_data_reg_0_31_0_5_i_15__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [4]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[4]),
        .O(s_msg[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[5]_i_1__14 
       (.I0(fifo_data_reg_0_31_0_5_i_14__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [5]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[5]),
        .O(s_msg[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[6]_i_1__14 
       (.I0(fifo_data_reg_0_31_6_11_i_8__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [6]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[6]),
        .O(s_msg[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[7]_i_1__14 
       (.I0(fifo_data_reg_0_31_6_11_i_7__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [7]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[7]),
        .O(s_msg[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[8]_i_1__14 
       (.I0(fifo_data_reg_0_31_6_11_i_10__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [8]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[8]),
        .O(s_msg[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[9]_i_1__14 
       (.I0(fifo_data_reg_0_31_6_11_i_9__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_data_reg_reg[31] [9]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hE0EEEEEEEEEEEEEE)) 
    \s_out_x_reg[0]_i_1__14 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[0]),
        .I2(n_msg[34]),
        .I3(n_in_v_reg),
        .I4(n_msg[32]),
        .I5(n_msg[33]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hE0EEEEEEEEEEEEEE)) 
    \s_out_x_reg[1]_i_1__14 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[1]),
        .I2(n_msg[35]),
        .I3(n_in_v_reg),
        .I4(n_msg[32]),
        .I5(n_msg[33]),
        .O(s_msg[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[0]_i_1__14 
       (.I0(fifo_data_reg_0_31_30_35_i_10__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_y_reg_reg[1] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[32]),
        .O(s_msg[32]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[1]_i_1__14 
       (.I0(fifo_data_reg_0_31_30_35_i_9__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__14_n_0 ),
        .I2(\s_out_y_reg_reg[1] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[33]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'h00000000557F7F7F)) 
    \s_out_y_reg[1]_i_2__14 
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .I5(o_empty_reg_3),
        .O(\s_out_y_reg[1]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h1111F111FFFFFFFF)) 
    waiting_for_ack_i_1__14
       (.I0(o_empty_reg_1),
        .I1(waiting_for_ack_reg),
        .I2(waiting_for_ack_reg_0[1]),
        .I3(waiting_for_ack_reg_0[0]),
        .I4(n_in_v_reg_reg),
        .I5(\i[3][3]_36 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAA808080FFFFFFFF)) 
    waiting_for_ack_i_4__14
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .I5(o_empty_reg_3),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    waiting_for_ack_i_8__6
       (.I0(\fifo_tail[0]_i_4__3_n_0 ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_3));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_10
   (o_empty,
    o_empty_reg_0,
    D,
    O,
    e_v1__1,
    CO,
    \grant_reg[0] ,
    o_rdata,
    rst,
    clk,
    \ys[3].xs[0].noc_if_inst_east\.vc_target ,
    Q,
    fifo_data_reg_0_31_0_5_i_3__28,
    fifo_data_reg_0_31_0_5_i_3__28_0,
    DI,
    S,
    w_b,
    \grant_base_reg[2]_i_4__6_0 ,
    \s_out_x_reg[0]_i_2__6 );
  output o_empty;
  output [0:0]o_empty_reg_0;
  output [0:0]D;
  output [3:0]O;
  output e_v1__1;
  output [0:0]CO;
  output \grant_reg[0] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  input [2:0]Q;
  input fifo_data_reg_0_31_0_5_i_3__28;
  input fifo_data_reg_0_31_0_5_i_3__28_0;
  input [1:0]DI;
  input [1:0]S;
  input w_b;
  input \grant_base_reg[2]_i_4__6_0 ;
  input [35:0]\s_out_x_reg[0]_i_2__6 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire e_v1__1;
  wire fifo_data_reg_0_31_0_5_i_3__28;
  wire fifo_data_reg_0_31_0_5_i_3__28_0;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__44_n_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant_base[2]_i_15__6_n_0 ;
  wire \grant_base[2]_i_18__6_n_0 ;
  wire \grant_base_reg[2]_i_4__6_0 ;
  wire \grant_base_reg[2]_i_4__6_n_1 ;
  wire \grant_base_reg[2]_i_4__6_n_2 ;
  wire \grant_base_reg[2]_i_4__6_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty0;
  wire o_empty00_out;
  wire o_empty_i_1__36_n_0;
  wire o_empty_i_5__37_n_0;
  wire o_empty_i_6__38_n_0;
  wire o_empty_i_7__40_n_0;
  wire o_empty_i_8__40_n_0;
  wire o_empty_i_9__40_n_0;
  wire [0:0]o_empty_reg_0;
  wire o_full0;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__6 ;
  wire w_b;
  wire [0:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__6 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__6 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__6 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_11__11
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__6 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__6 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__6 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__6 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__6 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__6 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__6 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__6 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__6 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__6 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__6 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__6 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__6 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__6 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__6 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__40 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__40 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__40 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__40 
       (.I0(fifo_head_reg[1]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__40 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__30 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__40 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__40 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__44 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__22 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__40 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__44_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__44_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__44_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__44_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__44_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[0].credits[4]_i_1__5 
       (.I0(\fifo_tail[3]_i_1__44_n_0 ),
        .I1(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[0]_i_1__6 
       (.I0(O[0]),
        .I1(O[3]),
        .I2(o_empty),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__8 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_15__6 
       (.I0(o_empty),
        .O(\grant_base[2]_i_15__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_18__6 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_4__6_0 ),
        .O(\grant_base[2]_i_18__6_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \grant_base[2]_i_6__8 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_data_reg_0_31_0_5_i_3__28),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_3__28_0),
        .O(e_v1__1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_4__6 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_4__6_n_1 ,\grant_base_reg[2]_i_4__6_n_2 ,\grant_base_reg[2]_i_4__6_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_15__6_n_0 }),
        .O(O),
        .S({o_empty,S,\grant_base[2]_i_18__6_n_0 }));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    o_empty_i_1__36
       (.I0(o_full0),
        .I1(o_empty00_out),
        .I2(o_empty0),
        .I3(\fifo_tail[3]_i_1__44_n_0 ),
        .I4(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .I5(o_empty),
        .O(o_empty_i_1__36_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__40
       (.I0(next_fifo_head[3]),
        .I1(o_empty_i_5__37_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__38_n_0),
        .I5(next_fifo_head[4]),
        .O(o_full0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_3__40
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_7__40_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_head_reg[4]),
        .I4(fifo_head_reg[3]),
        .I5(o_empty_i_8__40_n_0),
        .O(o_empty00_out));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_4__40
       (.I0(fifo_head_reg[3]),
        .I1(o_empty_i_9__40_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__38_n_0),
        .I5(fifo_head_reg[4]),
        .O(o_empty0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__37
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(fifo_head_reg[2]),
        .I4(fifo_head_reg[1]),
        .I5(fifo_head_reg[0]),
        .O(o_empty_i_5__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__38
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__38_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_7__40
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .I5(fifo_tail[1]),
        .O(o_empty_i_7__40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__40
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .O(o_empty_i_8__40_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_9__40
       (.I0(fifo_head_reg[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(fifo_head_reg[2]),
        .I5(fifo_head_reg[1]),
        .O(o_empty_i_9__40_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__36_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_11
   (o_empty_reg_0,
    o_empty_reg_1,
    D,
    o_empty_reg_2,
    DI,
    \grant_reg[1] ,
    S,
    o_rdata,
    rst,
    clk,
    \ys[3].xs[0].noc_if_inst_east\.vc_target ,
    O,
    CO,
    \grant_reg[2] ,
    Q,
    w_b,
    \grant_base_reg[2]_i_4__6 ,
    \s_out_x_reg[0]_i_2__6 );
  output o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  output [0:0]D;
  output [1:0]o_empty_reg_2;
  output [0:0]DI;
  output \grant_reg[1] ;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  input [0:0]O;
  input [0:0]CO;
  input \grant_reg[2] ;
  input [0:0]Q;
  input w_b;
  input \grant_base_reg[2]_i_4__6 ;
  input [35:0]\s_out_x_reg[0]_i_2__6 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire \fifo_head[0]_i_1__39_n_0 ;
  wire \fifo_head[1]_i_1__39_n_0 ;
  wire \fifo_head[2]_i_1__39_n_0 ;
  wire \fifo_head[3]_i_1__39_n_0 ;
  wire \fifo_head[4]_i_1__39_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__45_n_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_3__8_n_3 ;
  wire \grant_base_reg[2]_i_4__6 ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_1__37_n_0;
  wire o_empty_i_2__39_n_0;
  wire o_empty_i_3__39_n_0;
  wire o_empty_i_4__39_n_0;
  wire o_empty_i_5__36_n_0;
  wire o_empty_i_6__37_n_0;
  wire o_empty_i_7__39_n_0;
  wire o_empty_i_8__39_n_0;
  wire o_empty_i_9__39_n_0;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire [1:0]o_empty_reg_2;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__6 ;
  wire w_b;
  wire [0:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__8_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__8_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__6 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__6 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__6 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__6 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__6 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__6 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__6 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__6 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__6 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__6 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__6 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__6 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__39 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__39 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__39 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__39 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__39 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__39_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__39_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__39_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__39_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__39_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__39_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__29 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__39 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__39 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__45 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__21 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__39 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__45_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__45_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__45_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__45_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__45_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[1].credits[4]_i_1__5 
       (.I0(\fifo_tail[3]_i_1__45_n_0 ),
        .I1(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[1]_i_1__6 
       (.I0(O),
        .I1(o_empty_reg_2[0]),
        .I2(o_empty_reg_0),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_11__6 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_14__6 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_17__6 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__6 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_19__6 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .O(\grant_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__8 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__8_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__8_O_UNCONNECTED [3:2],o_empty_reg_2}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    o_empty_i_1__37
       (.I0(o_empty_i_2__39_n_0),
        .I1(o_empty_i_3__39_n_0),
        .I2(o_empty_i_4__39_n_0),
        .I3(\fifo_tail[3]_i_1__45_n_0 ),
        .I4(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__37_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__39
       (.I0(\fifo_head[3]_i_1__39_n_0 ),
        .I1(o_empty_i_5__36_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__37_n_0),
        .I5(\fifo_head[4]_i_1__39_n_0 ),
        .O(o_empty_i_2__39_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_3__39
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_7__39_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_8__39_n_0),
        .O(o_empty_i_3__39_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_4__39
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_9__39_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__37_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_4__39_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__36
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__37
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__37_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_7__39
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_7__39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__39
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_8__39_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_9__39
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__39_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__37_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_12
   (o_empty_reg_0,
    o_empty_reg_1,
    dor_o_v,
    o_empty_reg_2,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    grant_base,
    w_b,
    o_empty_reg_3,
    DI,
    e_v114_out,
    i_wdata,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    S,
    rst,
    clk,
    \ys[3].xs[0].noc_if_inst_east\.vc_target ,
    e_v120_out,
    \i[1][3]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    e_v1__1,
    n_in_v_reg,
    s_v3_out,
    D,
    \fifo_tail_reg[4]_0 ,
    e_v213_in,
    fifo_data_reg_0_31_0_5_i_8__9,
    fifo_data_reg_0_31_0_5_i_2__32,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty,
    o_rdata,
    \s_out_x_reg_reg[1]_0 ,
    double_grant1,
    \grant_base_reg[2]_i_4__6 ,
    \s_out_x_reg[0]_i_2__6_0 );
  output o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  output dor_o_v;
  output o_empty_reg_2;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output [0:0]grant_base;
  output w_b;
  output [0:0]o_empty_reg_3;
  output [0:0]DI;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_4;
  output o_empty_reg_5;
  output o_empty_reg_6;
  output [0:0]S;
  input rst;
  input clk;
  input [0:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  input e_v120_out;
  input \i[1][3]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input e_v1__1;
  input n_in_v_reg;
  input s_v3_out;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input e_v213_in;
  input fifo_data_reg_0_31_0_5_i_8__9;
  input fifo_data_reg_0_31_0_5_i_2__32;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty;
  input [35:0]o_rdata;
  input [35:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]double_grant1;
  input \grant_base_reg[2]_i_4__6 ;
  input [35:0]\s_out_x_reg[0]_i_2__6_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire \dor_credit_inst/e_v117_out ;
  wire dor_o_v;
  wire dor_w2e;
  wire [1:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v1__1;
  wire e_v213_in;
  wire fifo_data_reg_0_31_0_5_i_2__32;
  wire fifo_data_reg_0_31_0_5_i_4__22_n_0;
  wire fifo_data_reg_0_31_0_5_i_8__9;
  wire \fifo_head[0]_i_1__38_n_0 ;
  wire \fifo_head[1]_i_1__38_n_0 ;
  wire \fifo_head[2]_i_1__38_n_0 ;
  wire \fifo_head[3]_i_1__38_n_0 ;
  wire \fifo_head[4]_i_1__38_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__46_n_0 ;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_8__8_n_0 ;
  wire \grant_base[2]_i_9__6_n_0 ;
  wire \grant_base_reg[2]_i_4__6 ;
  wire \i[1][3]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__38_n_0;
  wire o_empty_i_2__38_n_0;
  wire o_empty_i_3__38_n_0;
  wire o_empty_i_4__38_n_0;
  wire o_empty_i_5__35_n_0;
  wire o_empty_i_6__36_n_0;
  wire o_empty_i_7__38_n_0;
  wire o_empty_i_8__38_n_0;
  wire o_empty_i_9__38_n_0;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire [35:0]o_rdata;
  wire o_v_reg_i_5__12_n_0;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__6_0 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [35:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [31:0]w_in_data;
  wire [1:0]w_in_x;
  wire [1:0]w_in_y;
  wire [0:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6_0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__6_0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__6_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_10__9
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__8_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_8__9),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__6_n_0 ),
        .O(o_empty_reg_5));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__34
       (.I0(w_in_data[1]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__26
       (.I0(w_in_data[0]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__27
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__8_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_4__22_n_0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__6_n_0 ),
        .O(o_empty_reg_4));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__28
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__8_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_2__32),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__6_n_0 ),
        .O(o_empty_reg_6));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__12
       (.I0(w_in_data[3]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_4__22
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(fifo_data_reg_0_31_0_5_i_4__22_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__12
       (.I0(w_in_data[2]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__12
       (.I0(w_in_data[5]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__12
       (.I0(w_in_data[4]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  LUT5 #(
    .INIT(32'h00000002)) 
    fifo_data_reg_0_31_0_5_i_9__9
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\fifo_tail_reg[4]_0 ),
        .I3(\grant_base[2]_i_8__8_n_0 ),
        .I4(\grant_base[2]_i_9__6_n_0 ),
        .O(dor_w2e));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6_0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__6_0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__6_0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__12
       (.I0(w_in_data[13]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__12
       (.I0(w_in_data[12]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__12
       (.I0(w_in_data[15]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__12
       (.I0(w_in_data[14]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__12
       (.I0(w_in_data[17]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__12
       (.I0(w_in_data[16]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6_0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__6_0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__6_0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__12
       (.I0(w_in_data[19]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__12
       (.I0(w_in_data[18]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__12
       (.I0(w_in_data[21]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__12
       (.I0(w_in_data[20]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__12
       (.I0(w_in_data[23]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__12
       (.I0(w_in_data[22]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6_0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__6_0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__6_0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__12
       (.I0(w_in_data[25]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__12
       (.I0(w_in_data[24]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__12
       (.I0(w_in_data[27]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__12
       (.I0(w_in_data[26]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__12
       (.I0(w_in_data[29]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__12
       (.I0(w_in_data[28]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6_0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__6_0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__6_0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__12
       (.I0(w_in_data[31]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__12
       (.I0(w_in_data[30]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__12
       (.I0(w_in_y[1]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__12
       (.I0(w_in_y[0]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__12
       (.I0(w_in_x[1]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6__12
       (.I0(w_in_x[0]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(i_wdata[34]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__6_0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__6_0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__6_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__12
       (.I0(w_in_data[7]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__12
       (.I0(w_in_data[6]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__12
       (.I0(w_in_data[9]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__12
       (.I0(w_in_data[8]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__12
       (.I0(w_in_data[11]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__12
       (.I0(w_in_data[10]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__38 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__38 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__38 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__38 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__38 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__38_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__38_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__38_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__38_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__38_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__38_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__28 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__38 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__38 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__46 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__20 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__38 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__46_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__46_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__46_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__46_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__46_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[2].credits[4]_i_1__3 
       (.I0(\fifo_tail[3]_i_1__46_n_0 ),
        .I1(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[2]_i_1__6 
       (.I0(double_grant1[0]),
        .I1(double_grant1[1]),
        .I2(o_empty_reg_0),
        .O(o_empty_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \grant_base[2]_i_10__6 
       (.I0(w_in_x[1]),
        .I1(w_in_x[0]),
        .I2(w_in_y[1]),
        .I3(w_in_y[0]),
        .O(\dor_credit_inst/e_v117_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_13__6 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_16__6 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__6 ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAA0000AAA800A8)) 
    \grant_base[2]_i_2__10 
       (.I0(e_v1__1),
        .I1(\fifo_tail_reg[4]_0 ),
        .I2(\grant_base[2]_i_8__8_n_0 ),
        .I3(\grant_base[2]_i_9__6_n_0 ),
        .I4(n_in_v_reg_reg),
        .I5(\dor_credit_inst/e_v117_out ),
        .O(w_b));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_5__8 
       (.I0(rst),
        .I1(w_b),
        .I2(D[0]),
        .I3(o_empty_reg_3),
        .I4(D[1]),
        .O(grant_base));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \grant_base[2]_i_8__8 
       (.I0(\gen_vc_logic[2].has_credit__3 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(Q[0]),
        .I5(o_empty),
        .O(\grant_base[2]_i_8__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_9__6 
       (.I0(w_in_x[0]),
        .I1(w_in_x[1]),
        .O(\grant_base[2]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    o_empty_i_1__38
       (.I0(o_empty_i_2__38_n_0),
        .I1(o_empty_i_3__38_n_0),
        .I2(o_empty_i_4__38_n_0),
        .I3(\fifo_tail[3]_i_1__46_n_0 ),
        .I4(\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__38_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__38
       (.I0(\fifo_head[3]_i_1__38_n_0 ),
        .I1(o_empty_i_5__35_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__36_n_0),
        .I5(\fifo_head[4]_i_1__38_n_0 ),
        .O(o_empty_i_2__38_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_3__38
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_7__38_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_8__38_n_0),
        .O(o_empty_i_3__38_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_4__38
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_9__38_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__36_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_4__38_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__35
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__36
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__36_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_7__38
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_7__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__38
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_8__38_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_9__38
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__38_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__38_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    o_v_reg_i_1__12
       (.I0(o_empty_reg_2),
        .I1(n_in_v_reg_reg),
        .I2(e_v120_out),
        .I3(\i[1][3]_36 ),
        .I4(o_v_reg_i_5__12_n_0),
        .O(dor_o_v));
  LUT5 #(
    .INIT(32'h22220020)) 
    o_v_reg_i_2__12
       (.I0(e_v1__1),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[0]),
        .I3(w_in_x[1]),
        .I4(\dor_credit_inst/e_v117_out ),
        .O(o_empty_reg_2));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    o_v_reg_i_3__12
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'hFF40404040404040)) 
    o_v_reg_i_5__12
       (.I0(n_in_v_reg_reg),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(e_v1__1),
        .I3(n_in_v_reg),
        .I4(n_msg[33]),
        .I5(n_msg[32]),
        .O(o_v_reg_i_5__12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[0]_i_1__12 
       (.I0(n_msg[0]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[0]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__9 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [0]),
        .O(w_in_data[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[10]_i_1__12 
       (.I0(n_msg[10]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[10]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__9 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [10]),
        .O(w_in_data[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[11]_i_1__12 
       (.I0(n_msg[11]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[11]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__9 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [11]),
        .O(w_in_data[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[12]_i_1__12 
       (.I0(n_msg[12]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[12]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__9 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [12]),
        .O(w_in_data[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[13]_i_1__12 
       (.I0(n_msg[13]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[13]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__9 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [13]),
        .O(w_in_data[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[14]_i_1__12 
       (.I0(n_msg[14]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[14]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__9 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [14]),
        .O(w_in_data[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[15]_i_1__12 
       (.I0(n_msg[15]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[15]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__9 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [15]),
        .O(w_in_data[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[16]_i_1__12 
       (.I0(n_msg[16]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[16]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__9 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [16]),
        .O(w_in_data[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[17]_i_1__12 
       (.I0(n_msg[17]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[17]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__9 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [17]),
        .O(w_in_data[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[18]_i_1__12 
       (.I0(n_msg[18]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[18]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__9 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [18]),
        .O(w_in_data[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[19]_i_1__12 
       (.I0(n_msg[19]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[19]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__9 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [19]),
        .O(w_in_data[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[1]_i_1__12 
       (.I0(n_msg[1]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[1]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__9 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [1]),
        .O(w_in_data[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[20]_i_1__12 
       (.I0(n_msg[20]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[20]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__9 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [20]),
        .O(w_in_data[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[21]_i_1__12 
       (.I0(n_msg[21]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[21]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__9 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [21]),
        .O(w_in_data[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[22]_i_1__12 
       (.I0(n_msg[22]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[22]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__9 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [22]),
        .O(w_in_data[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[23]_i_1__12 
       (.I0(n_msg[23]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[23]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__9 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [23]),
        .O(w_in_data[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[24]_i_1__12 
       (.I0(n_msg[24]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[24]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__9 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [24]),
        .O(w_in_data[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[25]_i_1__12 
       (.I0(n_msg[25]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[25]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__9 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [25]),
        .O(w_in_data[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[26]_i_1__12 
       (.I0(n_msg[26]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[26]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__9 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [26]),
        .O(w_in_data[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[27]_i_1__12 
       (.I0(n_msg[27]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[27]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__9 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [27]),
        .O(w_in_data[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[28]_i_1__12 
       (.I0(n_msg[28]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[28]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__9 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [28]),
        .O(w_in_data[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[29]_i_1__12 
       (.I0(n_msg[29]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[29]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__9 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [29]),
        .O(w_in_data[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[2]_i_1__12 
       (.I0(n_msg[2]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[2]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__9 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [2]),
        .O(w_in_data[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[30]_i_1__12 
       (.I0(n_msg[30]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[30]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__9 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [30]),
        .O(w_in_data[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[31]_i_1__12 
       (.I0(n_msg[31]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[31]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__9 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [31]),
        .O(w_in_data[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[3]_i_1__12 
       (.I0(n_msg[3]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[3]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__9 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [3]),
        .O(w_in_data[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[4]_i_1__12 
       (.I0(n_msg[4]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[4]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__9 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [4]),
        .O(w_in_data[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[5]_i_1__12 
       (.I0(n_msg[5]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[5]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__9 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [5]),
        .O(w_in_data[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[6]_i_1__12 
       (.I0(n_msg[6]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[6]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__9 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [6]),
        .O(w_in_data[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[7]_i_1__12 
       (.I0(n_msg[7]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[7]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__9 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [7]),
        .O(w_in_data[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[8]_i_1__12 
       (.I0(n_msg[8]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[8]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__9 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [8]),
        .O(w_in_data[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[9]_i_1__12 
       (.I0(n_msg[9]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[9]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__9 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [9]),
        .O(w_in_data[9]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_out_v_reg_i_3__6
       (.I0(\dor_credit_inst/e_v117_out ),
        .I1(n_in_v_reg_reg),
        .I2(\grant_base[2]_i_9__6_n_0 ),
        .I3(e_v1__1),
        .I4(s_v3_out),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[0]_i_1__12 
       (.I0(n_msg[34]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[0]),
        .I3(o_empty_reg_2),
        .I4(\s_out_x_reg_reg[1] [0]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[0]_i_2__6 
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [34]),
        .O(w_in_x[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[1]_i_1__12 
       (.I0(n_msg[35]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(o_empty_reg_2),
        .I4(\s_out_x_reg_reg[1] [1]),
        .O(s_msg[35]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[1]_i_2__6 
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [35]),
        .O(w_in_x[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[0]_i_1__12 
       (.I0(n_msg[32]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[0]),
        .I3(o_empty_reg_2),
        .I4(\s_out_y_reg_reg[1] [0]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__9 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [32]),
        .O(w_in_y[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[1]_i_1__12 
       (.I0(n_msg[33]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[1]),
        .I3(o_empty_reg_2),
        .I4(\s_out_y_reg_reg[1] [1]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__12 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [33]),
        .O(w_in_y[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    waiting_for_ack_i_4__12
       (.I0(e_v213_in),
        .I1(\grant_base[2]_i_9__6_n_0 ),
        .I2(\grant_base[2]_i_8__8_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .I4(\dor_credit_inst/e_v117_out ),
        .I5(e_v1__1),
        .O(e_v114_out));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_16
   (o_empty,
    D,
    O,
    e_v1__1,
    CO,
    E,
    \grant_reg[0] ,
    o_rdata,
    rst,
    clk,
    Q,
    fifo_data_reg_0_31_0_5_i_10__8,
    fifo_data_reg_0_31_0_5_i_10__8_0,
    DI,
    S,
    o_empty_reg_0,
    w_b,
    \grant_base_reg[2]_i_4__5_0 ,
    \ys[3].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__5 );
  output o_empty;
  output [0:0]D;
  output [3:0]O;
  output e_v1__1;
  output [0:0]CO;
  output [0:0]E;
  output \grant_reg[0] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [2:0]Q;
  input fifo_data_reg_0_31_0_5_i_10__8;
  input fifo_data_reg_0_31_0_5_i_10__8_0;
  input [1:0]DI;
  input [1:0]S;
  input o_empty_reg_0;
  input w_b;
  input \grant_base_reg[2]_i_4__5_0 ;
  input [0:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__5 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire e_v1__1;
  wire fifo_data_reg_0_31_0_5_i_10__8;
  wire fifo_data_reg_0_31_0_5_i_10__8_0;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__41_n_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant_base[2]_i_15__5_n_0 ;
  wire \grant_base[2]_i_18__5_n_0 ;
  wire \grant_base_reg[2]_i_4__5_0 ;
  wire \grant_base_reg[2]_i_4__5_n_1 ;
  wire \grant_base_reg[2]_i_4__5_n_2 ;
  wire \grant_base_reg[2]_i_4__5_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty0;
  wire o_empty00_out;
  wire o_empty_i_1__33_n_0;
  wire o_empty_i_5__34_n_0;
  wire o_empty_i_6__35_n_0;
  wire o_empty_i_7__37_n_0;
  wire o_empty_i_8__37_n_0;
  wire o_empty_i_9__37_n_0;
  wire o_empty_reg_0;
  wire o_full0;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__5 ;
  wire w_b;
  wire [0:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__5 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__5 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__5 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_11__10
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__5 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__5 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__5 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__5 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__5 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__5 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__5 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__5 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__5 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__5 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__5 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__5 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__5 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__5 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__5 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__37 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__37 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__37 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__37 
       (.I0(fifo_head_reg[1]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__37 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__27 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__37 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__37 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__41 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__19 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__37 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__41_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__41_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__41_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__41_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__41_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[0].credits[4]_i_1__14 
       (.I0(\fifo_tail[3]_i_1__41_n_0 ),
        .I1(o_empty_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[0]_i_1__5 
       (.I0(O[0]),
        .I1(O[3]),
        .I2(o_empty),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__7 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_15__5 
       (.I0(o_empty),
        .O(\grant_base[2]_i_15__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_18__5 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_4__5_0 ),
        .O(\grant_base[2]_i_18__5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \grant_base[2]_i_6__7 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_data_reg_0_31_0_5_i_10__8),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_10__8_0),
        .O(e_v1__1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_4__5 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_4__5_n_1 ,\grant_base_reg[2]_i_4__5_n_2 ,\grant_base_reg[2]_i_4__5_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_15__5_n_0 }),
        .O(O),
        .S({o_empty,S,\grant_base[2]_i_18__5_n_0 }));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__33
       (.I0(o_full0),
        .I1(o_empty0),
        .I2(o_empty00_out),
        .I3(o_empty_reg_0),
        .I4(\fifo_tail[3]_i_1__41_n_0 ),
        .I5(o_empty),
        .O(o_empty_i_1__33_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__37
       (.I0(next_fifo_head[3]),
        .I1(o_empty_i_5__34_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__35_n_0),
        .I5(next_fifo_head[4]),
        .O(o_full0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__37
       (.I0(fifo_head_reg[3]),
        .I1(o_empty_i_7__37_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__35_n_0),
        .I5(fifo_head_reg[4]),
        .O(o_empty0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__37
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__37_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_head_reg[4]),
        .I4(fifo_head_reg[3]),
        .I5(o_empty_i_9__37_n_0),
        .O(o_empty00_out));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__34
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(fifo_head_reg[2]),
        .I4(fifo_head_reg[1]),
        .I5(fifo_head_reg[0]),
        .O(o_empty_i_5__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__35
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__35_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__37
       (.I0(fifo_head_reg[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(fifo_head_reg[2]),
        .I5(fifo_head_reg[1]),
        .O(o_empty_i_7__37_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__37
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__37
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .O(o_empty_i_9__37_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__33_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_17
   (o_empty_reg_0,
    D,
    o_empty_reg_1,
    DI,
    o_empty_reg_2,
    \grant_reg[1] ,
    S,
    o_rdata,
    rst,
    clk,
    O,
    CO,
    \grant_reg[2] ,
    o_empty_reg_3,
    Q,
    w_b,
    \grant_base_reg[2]_i_4__5 ,
    \ys[3].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__5 );
  output o_empty_reg_0;
  output [0:0]D;
  output [1:0]o_empty_reg_1;
  output [0:0]DI;
  output [0:0]o_empty_reg_2;
  output \grant_reg[1] ;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]O;
  input [0:0]CO;
  input \grant_reg[2] ;
  input o_empty_reg_3;
  input [0:0]Q;
  input w_b;
  input \grant_base_reg[2]_i_4__5 ;
  input [0:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__5 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire \fifo_head[0]_i_1__36_n_0 ;
  wire \fifo_head[1]_i_1__36_n_0 ;
  wire \fifo_head[2]_i_1__36_n_0 ;
  wire \fifo_head[3]_i_1__36_n_0 ;
  wire \fifo_head[4]_i_1__36_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__42_n_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_3__7_n_3 ;
  wire \grant_base_reg[2]_i_4__5 ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_1__34_n_0;
  wire o_empty_i_2__36_n_0;
  wire o_empty_i_3__36_n_0;
  wire o_empty_i_4__36_n_0;
  wire o_empty_i_5__33_n_0;
  wire o_empty_i_6__34_n_0;
  wire o_empty_i_7__36_n_0;
  wire o_empty_i_8__36_n_0;
  wire o_empty_i_9__36_n_0;
  wire o_empty_reg_0;
  wire [1:0]o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__5 ;
  wire w_b;
  wire [0:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__7_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__7_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__5 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__5 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__5 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__5 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__5 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__5 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__5 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__5 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__5 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__5 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__5 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__5 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__36 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__36 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__36 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__36 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__36 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__36_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__36_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__36_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__36_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__36_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__36_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__26 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__36 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__36 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__42 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__18 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__36 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__42_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__42_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__42_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__42_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__42_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[1].credits[4]_i_1__12 
       (.I0(\fifo_tail[3]_i_1__42_n_0 ),
        .I1(o_empty_reg_3),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[1]_i_1__5 
       (.I0(O),
        .I1(o_empty_reg_1[0]),
        .I2(o_empty_reg_0),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_11__5 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_14__5 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_17__5 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__5 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_19__5 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .O(\grant_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__7 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__7_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__7_O_UNCONNECTED [3:2],o_empty_reg_1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__34
       (.I0(o_empty_i_2__36_n_0),
        .I1(o_empty_i_3__36_n_0),
        .I2(o_empty_i_4__36_n_0),
        .I3(o_empty_reg_3),
        .I4(\fifo_tail[3]_i_1__42_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__34_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__36
       (.I0(\fifo_head[3]_i_1__36_n_0 ),
        .I1(o_empty_i_5__33_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__34_n_0),
        .I5(\fifo_head[4]_i_1__36_n_0 ),
        .O(o_empty_i_2__36_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__36
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__36_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__34_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__36_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__36
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__36_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__36_n_0),
        .O(o_empty_i_4__36_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__33
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__34
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__34_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__36
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__36_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__36
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__36
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__36_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__34_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_18
   (o_empty_reg_0,
    n_in_v_reg_reg,
    n_in_v_reg_reg_0,
    dor_o_v,
    o_empty_reg_1,
    s_msg,
    grant_base,
    w_b,
    o_empty_reg_2,
    DI,
    e_v114_out,
    i_wdata,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    S,
    rst,
    clk,
    e_v1__1,
    s_v3_out,
    e_v120_out,
    \i[0][3]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    n_in_v_reg,
    D,
    \fifo_tail_reg[4]_0 ,
    e_v213_in,
    fifo_data_reg_0_31_0_5_i_2__29,
    fifo_data_reg_0_31_0_5_i_8__8,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty,
    o_rdata,
    \s_out_x_reg_reg[1]_0 ,
    double_grant1,
    o_empty_reg_7,
    \grant_base_reg[2]_i_4__5 ,
    \ys[3].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__5_0 );
  output o_empty_reg_0;
  output n_in_v_reg_reg;
  output n_in_v_reg_reg_0;
  output dor_o_v;
  output o_empty_reg_1;
  output [35:0]s_msg;
  output [0:0]grant_base;
  output w_b;
  output [0:0]o_empty_reg_2;
  output [0:0]DI;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output o_empty_reg_5;
  output [0:0]o_empty_reg_6;
  output [0:0]S;
  input rst;
  input clk;
  input e_v1__1;
  input s_v3_out;
  input e_v120_out;
  input \i[0][3]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input n_in_v_reg;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input e_v213_in;
  input fifo_data_reg_0_31_0_5_i_2__29;
  input fifo_data_reg_0_31_0_5_i_8__8;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty;
  input [35:0]o_rdata;
  input [35:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]double_grant1;
  input o_empty_reg_7;
  input \grant_base_reg[2]_i_4__5 ;
  input [0:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__5_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire \dor_credit_inst/e_v117_out ;
  wire dor_o_v;
  wire dor_w2e;
  wire [1:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v1__1;
  wire e_v213_in;
  wire e_v216_in;
  wire fifo_data_reg_0_31_0_5_i_2__29;
  wire fifo_data_reg_0_31_0_5_i_4__21_n_0;
  wire fifo_data_reg_0_31_0_5_i_8__8;
  wire \fifo_head[0]_i_1__35_n_0 ;
  wire \fifo_head[1]_i_1__35_n_0 ;
  wire \fifo_head[2]_i_1__35_n_0 ;
  wire \fifo_head[3]_i_1__35_n_0 ;
  wire \fifo_head[4]_i_1__35_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__43_n_0 ;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_8__7_n_0 ;
  wire \grant_base_reg[2]_i_4__5 ;
  wire \i[0][3]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__35_n_0;
  wire o_empty_i_2__35_n_0;
  wire o_empty_i_3__35_n_0;
  wire o_empty_i_4__35_n_0;
  wire o_empty_i_5__32_n_0;
  wire o_empty_i_6__33_n_0;
  wire o_empty_i_7__35_n_0;
  wire o_empty_i_8__35_n_0;
  wire o_empty_i_9__35_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire [0:0]o_empty_reg_6;
  wire o_empty_reg_7;
  wire [35:0]o_rdata;
  wire o_v_reg_i_5__11_n_0;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__5_0 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [35:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [31:0]w_in_data;
  wire [1:0]w_in_x;
  wire [1:0]w_in_y;
  wire [0:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5_0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__5_0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__5_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_10__8
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__7_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_8__8),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(e_v216_in),
        .O(o_empty_reg_5));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__31
       (.I0(w_in_data[1]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__23
       (.I0(w_in_data[0]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__24
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__7_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_4__21_n_0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(e_v216_in),
        .O(o_empty_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__25
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__7_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_2__29),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(e_v216_in),
        .O(o_empty_reg_4));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__11
       (.I0(w_in_data[3]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_4__21
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(fifo_data_reg_0_31_0_5_i_4__21_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__11
       (.I0(w_in_data[2]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__11
       (.I0(w_in_data[5]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__11
       (.I0(w_in_data[4]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  LUT5 #(
    .INIT(32'h00000002)) 
    fifo_data_reg_0_31_0_5_i_9__8
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\fifo_tail_reg[4]_0 ),
        .I3(\grant_base[2]_i_8__7_n_0 ),
        .I4(e_v216_in),
        .O(dor_w2e));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5_0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__5_0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__5_0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__11
       (.I0(w_in_data[13]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__11
       (.I0(w_in_data[12]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__11
       (.I0(w_in_data[15]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__11
       (.I0(w_in_data[14]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__11
       (.I0(w_in_data[17]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__11
       (.I0(w_in_data[16]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5_0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__5_0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__5_0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__11
       (.I0(w_in_data[19]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__11
       (.I0(w_in_data[18]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__11
       (.I0(w_in_data[21]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__11
       (.I0(w_in_data[20]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__11
       (.I0(w_in_data[23]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__11
       (.I0(w_in_data[22]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5_0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__5_0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__5_0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__11
       (.I0(w_in_data[25]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__11
       (.I0(w_in_data[24]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__11
       (.I0(w_in_data[27]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__11
       (.I0(w_in_data[26]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__11
       (.I0(w_in_data[29]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__11
       (.I0(w_in_data[28]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5_0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__5_0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__5_0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__11
       (.I0(w_in_data[31]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__11
       (.I0(w_in_data[30]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__11
       (.I0(w_in_y[1]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__11
       (.I0(w_in_y[0]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__11
       (.I0(w_in_x[1]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6__11
       (.I0(w_in_x[0]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(i_wdata[34]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__5_0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__5_0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__5_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__11
       (.I0(w_in_data[7]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__11
       (.I0(w_in_data[6]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__11
       (.I0(w_in_data[9]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__11
       (.I0(w_in_data[8]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__11
       (.I0(w_in_data[11]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__11
       (.I0(w_in_data[10]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__35 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__35 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__35 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__35 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__35 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__35_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__35_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__35_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__35_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__35_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__35_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__25 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__35 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__35 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__43 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__17 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__35 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__43_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__43_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__43_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__43_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__43_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[2].credits[4]_i_1__10 
       (.I0(\fifo_tail[3]_i_1__43_n_0 ),
        .I1(o_empty_reg_7),
        .O(o_empty_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[2]_i_1__5 
       (.I0(double_grant1[0]),
        .I1(double_grant1[1]),
        .I2(o_empty_reg_0),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \grant_base[2]_i_10__5 
       (.I0(w_in_x[1]),
        .I1(w_in_x[0]),
        .I2(w_in_y[1]),
        .I3(w_in_y[0]),
        .O(\dor_credit_inst/e_v117_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_13__5 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_16__5 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__5 ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAA0000AAA800A8)) 
    \grant_base[2]_i_2__9 
       (.I0(e_v1__1),
        .I1(\fifo_tail_reg[4]_0 ),
        .I2(\grant_base[2]_i_8__7_n_0 ),
        .I3(e_v216_in),
        .I4(n_in_v_reg_reg_0),
        .I5(\dor_credit_inst/e_v117_out ),
        .O(w_b));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_5__7 
       (.I0(rst),
        .I1(w_b),
        .I2(D[0]),
        .I3(o_empty_reg_2),
        .I4(D[1]),
        .O(grant_base));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \grant_base[2]_i_8__7 
       (.I0(\gen_vc_logic[2].has_credit__3 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(Q[0]),
        .I5(o_empty),
        .O(\grant_base[2]_i_8__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_base[2]_i_9__5 
       (.I0(w_in_x[0]),
        .I1(w_in_x[1]),
        .O(e_v216_in));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__35
       (.I0(o_empty_i_2__35_n_0),
        .I1(o_empty_i_3__35_n_0),
        .I2(o_empty_i_4__35_n_0),
        .I3(o_empty_reg_7),
        .I4(\fifo_tail[3]_i_1__43_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__35_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__35
       (.I0(\fifo_head[3]_i_1__35_n_0 ),
        .I1(o_empty_i_5__32_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__33_n_0),
        .I5(\fifo_head[4]_i_1__35_n_0 ),
        .O(o_empty_i_2__35_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__35
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__35_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__33_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__35_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__35
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__35_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__35_n_0),
        .O(o_empty_i_4__35_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__32
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__33
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__33_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__35
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__35_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__35
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__35
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__35_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__35_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    o_v_reg_i_1__11
       (.I0(o_empty_reg_1),
        .I1(n_in_v_reg_reg_0),
        .I2(e_v120_out),
        .I3(\i[0][3]_36 ),
        .I4(o_v_reg_i_5__11_n_0),
        .O(dor_o_v));
  LUT5 #(
    .INIT(32'h22220002)) 
    o_v_reg_i_2__11
       (.I0(e_v1__1),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_x[1]),
        .I3(w_in_x[0]),
        .I4(\dor_credit_inst/e_v117_out ),
        .O(o_empty_reg_1));
  LUT5 #(
    .INIT(32'h808080AA)) 
    o_v_reg_i_3__11
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(n_in_v_reg_reg_0));
  LUT6 #(
    .INIT(64'hFF40404040404040)) 
    o_v_reg_i_5__11
       (.I0(n_in_v_reg_reg_0),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(e_v1__1),
        .I3(n_in_v_reg),
        .I4(n_msg[33]),
        .I5(n_msg[32]),
        .O(o_v_reg_i_5__11_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[0]_i_1__11 
       (.I0(n_msg[0]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__8 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [0]),
        .O(w_in_data[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[10]_i_1__11 
       (.I0(n_msg[10]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[10]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__8 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [10]),
        .O(w_in_data[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[11]_i_1__11 
       (.I0(n_msg[11]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[11]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__8 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [11]),
        .O(w_in_data[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[12]_i_1__11 
       (.I0(n_msg[12]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[12]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__8 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [12]),
        .O(w_in_data[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[13]_i_1__11 
       (.I0(n_msg[13]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[13]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__8 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [13]),
        .O(w_in_data[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[14]_i_1__11 
       (.I0(n_msg[14]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[14]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__8 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [14]),
        .O(w_in_data[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[15]_i_1__11 
       (.I0(n_msg[15]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[15]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__8 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [15]),
        .O(w_in_data[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[16]_i_1__11 
       (.I0(n_msg[16]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[16]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__8 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [16]),
        .O(w_in_data[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[17]_i_1__11 
       (.I0(n_msg[17]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[17]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__8 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [17]),
        .O(w_in_data[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[18]_i_1__11 
       (.I0(n_msg[18]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[18]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__8 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [18]),
        .O(w_in_data[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[19]_i_1__11 
       (.I0(n_msg[19]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[19]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__8 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [19]),
        .O(w_in_data[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[1]_i_1__11 
       (.I0(n_msg[1]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__8 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [1]),
        .O(w_in_data[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[20]_i_1__11 
       (.I0(n_msg[20]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[20]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__8 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [20]),
        .O(w_in_data[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[21]_i_1__11 
       (.I0(n_msg[21]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[21]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__8 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [21]),
        .O(w_in_data[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[22]_i_1__11 
       (.I0(n_msg[22]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[22]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__8 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [22]),
        .O(w_in_data[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[23]_i_1__11 
       (.I0(n_msg[23]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[23]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__8 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [23]),
        .O(w_in_data[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[24]_i_1__11 
       (.I0(n_msg[24]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[24]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__8 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [24]),
        .O(w_in_data[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[25]_i_1__11 
       (.I0(n_msg[25]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[25]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__8 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [25]),
        .O(w_in_data[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[26]_i_1__11 
       (.I0(n_msg[26]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[26]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__8 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [26]),
        .O(w_in_data[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[27]_i_1__11 
       (.I0(n_msg[27]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[27]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__8 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [27]),
        .O(w_in_data[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[28]_i_1__11 
       (.I0(n_msg[28]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[28]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__8 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [28]),
        .O(w_in_data[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[29]_i_1__11 
       (.I0(n_msg[29]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[29]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__8 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [29]),
        .O(w_in_data[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[2]_i_1__11 
       (.I0(n_msg[2]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[2]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__8 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [2]),
        .O(w_in_data[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[30]_i_1__11 
       (.I0(n_msg[30]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[30]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__8 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [30]),
        .O(w_in_data[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[31]_i_1__11 
       (.I0(n_msg[31]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[31]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__8 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [31]),
        .O(w_in_data[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[3]_i_1__11 
       (.I0(n_msg[3]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[3]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__8 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [3]),
        .O(w_in_data[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[4]_i_1__11 
       (.I0(n_msg[4]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[4]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__8 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [4]),
        .O(w_in_data[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[5]_i_1__11 
       (.I0(n_msg[5]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[5]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__8 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [5]),
        .O(w_in_data[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[6]_i_1__11 
       (.I0(n_msg[6]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[6]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__8 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [6]),
        .O(w_in_data[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[7]_i_1__11 
       (.I0(n_msg[7]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[7]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__8 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [7]),
        .O(w_in_data[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[8]_i_1__11 
       (.I0(n_msg[8]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[8]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__8 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [8]),
        .O(w_in_data[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[9]_i_1__11 
       (.I0(n_msg[9]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_data[9]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__8 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [9]),
        .O(w_in_data[9]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_out_v_reg_i_3__5
       (.I0(\dor_credit_inst/e_v117_out ),
        .I1(n_in_v_reg_reg_0),
        .I2(e_v216_in),
        .I3(e_v1__1),
        .I4(s_v3_out),
        .O(n_in_v_reg_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[0]_i_1__11 
       (.I0(n_msg[34]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_x[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [0]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[0]_i_2__5 
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [34]),
        .O(w_in_x[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[1]_i_1__11 
       (.I0(n_msg[35]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_x[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [1]),
        .O(s_msg[35]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[1]_i_2__5 
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [35]),
        .O(w_in_x[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[0]_i_1__11 
       (.I0(n_msg[32]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_y[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [0]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__8 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [32]),
        .O(w_in_y[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[1]_i_1__11 
       (.I0(n_msg[33]),
        .I1(n_in_v_reg_reg_0),
        .I2(w_in_y[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [1]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__11 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [33]),
        .O(w_in_y[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    waiting_for_ack_i_4__11
       (.I0(e_v213_in),
        .I1(e_v216_in),
        .I2(\grant_base[2]_i_8__7_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .I4(\dor_credit_inst/e_v117_out ),
        .I5(e_v1__1),
        .O(e_v114_out));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_22
   (o_empty_reg_0,
    o_empty,
    \grant_reg[0] ,
    \grant_reg[0]_0 ,
    CO,
    O,
    D,
    o_rdata,
    rst,
    clk,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    Q,
    \fifo_tail_reg[0]_0 ,
    fifo_data_reg_0_31_0_5_i_16__1,
    fifo_data_reg_0_31_0_5_i_16__1_0,
    fifo_data_reg_0_31_0_5_i_16__1_1,
    DI,
    S,
    \ys[2].xs[2].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_i_3__2_0 ,
    i_wdata);
  output o_empty_reg_0;
  output o_empty;
  output \grant_reg[0] ;
  output \grant_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]O;
  output [0:0]D;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input [1:0]Q;
  input \fifo_tail_reg[0]_0 ;
  input fifo_data_reg_0_31_0_5_i_16__1;
  input fifo_data_reg_0_31_0_5_i_16__1_0;
  input fifo_data_reg_0_31_0_5_i_16__1_1;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  input \grant_reg[2]_i_3__2_0 ;
  input [35:0]i_wdata;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire [0:0]e_v;
  wire fifo_data_reg_0_31_0_5_i_16__1;
  wire fifo_data_reg_0_31_0_5_i_16__1_0;
  wire fifo_data_reg_0_31_0_5_i_16__1_1;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant[2]_i_11__2_n_0 ;
  wire \grant[2]_i_8__2_n_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[2]_i_3__2_0 ;
  wire \grant_reg[2]_i_3__2_n_1 ;
  wire \grant_reg[2]_i_3__2_n_2 ;
  wire \grant_reg[2]_i_3__2_n_3 ;
  wire [35:0]i_wdata;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__12_n_0;
  wire o_empty_i_11__9_n_0;
  wire o_empty_i_1__30_n_0;
  wire o_empty_i_2__32_n_0;
  wire o_empty_i_3__32_n_0;
  wire o_empty_i_4__32_n_0;
  wire o_empty_i_5__29_n_0;
  wire o_empty_i_7__32_n_0;
  wire o_empty_i_8__32_n_0;
  wire o_empty_i_9__32_n_0;
  wire o_empty_reg_0;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_17__1
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    fifo_data_reg_0_31_0_5_i_18__1
       (.I0(fifo_data_reg_0_31_0_5_i_16__1),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(fifo_data_reg_0_31_0_5_i_16__1_0),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_16__1_1),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__32 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__32 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__32 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__32 
       (.I0(fifo_head_reg[3]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[2]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__32 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__24 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(\fifo_tail_reg[0]_0 ),
        .O(o_empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__14 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__32 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__32 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__14 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__32 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \grant[0]_i_1__12 
       (.I0(o_empty),
        .I1(double_grant1[3]),
        .I2(double_grant1[0]),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_11__2 
       (.I0(o_empty),
        .I1(\grant_reg[2]_i_3__2_0 ),
        .O(\grant[2]_i_11__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_5__2 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_8__2 
       (.I0(o_empty),
        .O(\grant[2]_i_8__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_3__2 
       (.CI(1'b0),
        .CO({CO,\grant_reg[2]_i_3__2_n_1 ,\grant_reg[2]_i_3__2_n_2 ,\grant_reg[2]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant[2]_i_8__2_n_0 }),
        .O({double_grant1[3],O,double_grant1[0]}),
        .S({o_empty,S,\grant[2]_i_11__2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__12
       (.I0(fifo_head_reg[2]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__9
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_head_reg[2]),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(fifo_head_reg[1]),
        .O(o_empty_i_11__9_n_0));
  LUT6 #(
    .INIT(64'h0CAAAAFF0CAAAA00)) 
    o_empty_i_1__30
       (.I0(o_empty_i_2__32_n_0),
        .I1(o_empty_i_3__32_n_0),
        .I2(o_empty_i_4__32_n_0),
        .I3(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .I4(o_empty_reg_0),
        .I5(o_empty),
        .O(o_empty_i_1__30_n_0));
  LUT6 #(
    .INIT(64'h28000000283C3C3C)) 
    o_empty_i_2__32
       (.I0(o_empty_i_5__29_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_head_reg[0]),
        .I3(e_v),
        .I4(\gen_vc_logic[0].has_credit__3 ),
        .I5(o_empty_i_7__32_n_0),
        .O(o_empty_i_2__32_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_3__32
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_3__32_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_4__32
       (.I0(fifo_head_reg[4]),
        .I1(fifo_tail_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_8__32_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_9__32_n_0),
        .O(o_empty_i_4__32_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_5__29
       (.I0(o_empty_i_10__12_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(fifo_head_reg[4]),
        .I3(fifo_head_reg[3]),
        .I4(o_empty_i_8__32_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_5__29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_7__32
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_head_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_9__32_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_11__9_n_0),
        .O(o_empty_i_7__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__32
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(o_empty_i_8__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__32
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_9__32_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__30_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_23
   (\grant_reg[1] ,
    o_empty_reg_0,
    \n_in_x_reg_reg[1] ,
    DI,
    O,
    D,
    S,
    o_rdata,
    rst,
    clk,
    e_v,
    \gen_vc_logic[1].has_credit__3 ,
    n_msg,
    n_in_v_reg,
    \grant_reg[1]_0 ,
    CO,
    \grant_reg[2] ,
    \ys[2].xs[2].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_i_3__2 ,
    Q,
    \fifo_tail_reg[0]_0 ,
    i_wdata);
  output \grant_reg[1] ;
  output o_empty_reg_0;
  output \n_in_x_reg_reg[1] ;
  output [0:0]DI;
  output [0:0]O;
  output [0:0]D;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]e_v;
  input \gen_vc_logic[1].has_credit__3 ;
  input [3:0]n_msg;
  input n_in_v_reg;
  input [0:0]\grant_reg[1]_0 ;
  input [0:0]CO;
  input \grant_reg[2] ;
  input [0:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  input \grant_reg[2]_i_3__2 ;
  input [0:0]Q;
  input \fifo_tail_reg[0]_0 ;
  input [35:0]i_wdata;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire [4:4]double_grant1;
  wire [0:0]e_v;
  wire \fifo_head[0]_i_1__33_n_0 ;
  wire \fifo_head[1]_i_1__33_n_0 ;
  wire \fifo_head[2]_i_1__33_n_0 ;
  wire \fifo_head[3]_i_1__33_n_0 ;
  wire \fifo_head[4]_i_1__33_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_reg[1] ;
  wire [0:0]\grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire \grant_reg[2]_i_2__2_n_3 ;
  wire \grant_reg[2]_i_3__2 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire \n_in_x_reg_reg[1] ;
  wire [3:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_10__13_n_0;
  wire o_empty_i_11__10_n_0;
  wire o_empty_i_1__31_n_0;
  wire o_empty_i_2__33_n_0;
  wire o_empty_i_3__33_n_0;
  wire o_empty_i_4__33_n_0;
  wire o_empty_i_5__30_n_0;
  wire o_empty_i_7__33_n_0;
  wire o_empty_i_8__33_n_0;
  wire o_empty_i_9__33_n_0;
  wire o_empty_reg_0;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_reg[2]_i_2__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_reg[2]_i_2__2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__33 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__33 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__33 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__33 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__33 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__33_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__33_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__33_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__33_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__33_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__33_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__44 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .I2(\fifo_tail_reg[0]_0 ),
        .O(\grant_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__15 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__33 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__33 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__15 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__33 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[1]_i_1__12 
       (.I0(o_empty_reg_0),
        .I1(double_grant1),
        .I2(\grant_reg[1]_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_10__2 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3__2 ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_4__2 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_7__2 
       (.I0(o_empty_reg_0),
        .O(DI));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_2__2 
       (.CI(CO),
        .CO({\NLW_grant_reg[2]_i_2__2_CO_UNCONNECTED [3:1],\grant_reg[2]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_reg[2]_i_2__2_O_UNCONNECTED [3:2],O,double_grant1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__13
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__10
       (.I0(fifo_tail_reg[2]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_11__10_n_0));
  LUT6 #(
    .INIT(64'h0CAAAAFF0CAAAA00)) 
    o_empty_i_1__31
       (.I0(o_empty_i_2__33_n_0),
        .I1(o_empty_i_3__33_n_0),
        .I2(o_empty_i_4__33_n_0),
        .I3(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .I4(\grant_reg[1] ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__31_n_0));
  LUT6 #(
    .INIT(64'h28000000283C3C3C)) 
    o_empty_i_2__33
       (.I0(o_empty_i_5__30_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(e_v),
        .I4(\gen_vc_logic[1].has_credit__3 ),
        .I5(o_empty_i_7__33_n_0),
        .O(o_empty_i_2__33_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_3__33
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_3__33_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_4__33
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(\fifo_head_reg_n_0_[3] ),
        .I3(o_empty_i_8__33_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_9__33_n_0),
        .O(o_empty_i_4__33_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_5__30
       (.I0(o_empty_i_10__13_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_8__33_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_5__30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_7__33
       (.I0(fifo_tail_reg[4]),
        .I1(\fifo_head_reg_n_0_[4] ),
        .I2(\fifo_head_reg_n_0_[3] ),
        .I3(o_empty_i_9__33_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_11__10_n_0),
        .O(o_empty_i_7__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__33
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_8__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__33
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_9__33_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__31_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'h7077FFFF)) 
    \s_out_y_reg[1]_i_3__3 
       (.I0(n_msg[3]),
        .I1(n_msg[2]),
        .I2(n_msg[0]),
        .I3(n_msg[1]),
        .I4(n_in_v_reg),
        .O(\n_in_x_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_24
   (o_empty_reg_0,
    E,
    \i_x_r_reg[1] ,
    o_empty_reg_1,
    n_in_v_reg_reg,
    o_empty_reg_2,
    \n_in_x_reg_reg[1] ,
    \ys[2].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[2] ,
    \grant_reg[1] ,
    \grant_reg[0] ,
    \i_x_r_reg[1]_0 ,
    s_msg,
    o_empty_reg_3,
    n_in_v_reg_reg_0,
    DI,
    D,
    S,
    rst,
    clk,
    \ys[2].xs[2].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[3][2]_36 ,
    \grant_base_reg[1] ,
    \grant_base_reg[1]_0 ,
    Q,
    \s_out_data_reg_reg[0] ,
    out,
    o_empty,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \fifo_tail[0]_i_3__2_0 ,
    \fifo_tail[0]_i_3__2_1 ,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    o_rdata,
    fifo_data_reg_0_31_30_35_i_5__10_0,
    double_grant1,
    \grant_reg[2]_i_3__2 ,
    i_wdata);
  output o_empty_reg_0;
  output [0:0]E;
  output [0:0]\i_x_r_reg[1] ;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output o_empty_reg_2;
  output \n_in_x_reg_reg[1] ;
  output [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[2] ;
  output \grant_reg[1] ;
  output \grant_reg[0] ;
  output [35:0]\i_x_r_reg[1]_0 ;
  output [35:0]s_msg;
  output o_empty_reg_3;
  output n_in_v_reg_reg_0;
  output [0:0]DI;
  output [0:0]D;
  output [0:0]S;
  input rst;
  input clk;
  input [0:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[3][2]_36 ;
  input \grant_base_reg[1] ;
  input \grant_base_reg[1]_0 ;
  input [2:0]Q;
  input \s_out_data_reg_reg[0] ;
  input [2:0]out;
  input o_empty;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \fifo_tail[0]_i_3__2_0 ;
  input \fifo_tail[0]_i_3__2_1 ;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]o_rdata;
  input [35:0]fifo_data_reg_0_31_30_35_i_5__10_0;
  input [1:0]double_grant1;
  input \grant_reg[2]_i_3__2 ;
  input [35:0]i_wdata;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [1:0]double_grant1;
  wire fifo_data_reg_0_31_0_5_i_11__1_n_0;
  wire fifo_data_reg_0_31_0_5_i_12__1_n_0;
  wire fifo_data_reg_0_31_0_5_i_13__1_n_0;
  wire fifo_data_reg_0_31_0_5_i_14__1_n_0;
  wire fifo_data_reg_0_31_0_5_i_15__1_n_0;
  wire fifo_data_reg_0_31_0_5_i_16__1_n_0;
  wire fifo_data_reg_0_31_0_5_i_9__7_n_0;
  wire fifo_data_reg_0_31_12_17_i_10__1_n_0;
  wire fifo_data_reg_0_31_12_17_i_11__1_n_0;
  wire fifo_data_reg_0_31_12_17_i_12__1_n_0;
  wire fifo_data_reg_0_31_12_17_i_7__1_n_0;
  wire fifo_data_reg_0_31_12_17_i_8__1_n_0;
  wire fifo_data_reg_0_31_12_17_i_9__1_n_0;
  wire fifo_data_reg_0_31_18_23_i_10__1_n_0;
  wire fifo_data_reg_0_31_18_23_i_11__1_n_0;
  wire fifo_data_reg_0_31_18_23_i_12__1_n_0;
  wire fifo_data_reg_0_31_18_23_i_7__1_n_0;
  wire fifo_data_reg_0_31_18_23_i_8__1_n_0;
  wire fifo_data_reg_0_31_18_23_i_9__1_n_0;
  wire fifo_data_reg_0_31_24_29_i_10__1_n_0;
  wire fifo_data_reg_0_31_24_29_i_11__1_n_0;
  wire fifo_data_reg_0_31_24_29_i_12__1_n_0;
  wire fifo_data_reg_0_31_24_29_i_7__1_n_0;
  wire fifo_data_reg_0_31_24_29_i_8__1_n_0;
  wire fifo_data_reg_0_31_24_29_i_9__1_n_0;
  wire fifo_data_reg_0_31_30_35_i_10__1_n_0;
  wire fifo_data_reg_0_31_30_35_i_11__1_n_0;
  wire fifo_data_reg_0_31_30_35_i_12__1_n_0;
  wire [35:0]fifo_data_reg_0_31_30_35_i_5__10_0;
  wire fifo_data_reg_0_31_30_35_i_7__4_n_0;
  wire fifo_data_reg_0_31_30_35_i_8__4_n_0;
  wire fifo_data_reg_0_31_30_35_i_9__1_n_0;
  wire fifo_data_reg_0_31_6_11_i_10__1_n_0;
  wire fifo_data_reg_0_31_6_11_i_11__1_n_0;
  wire fifo_data_reg_0_31_6_11_i_12__1_n_0;
  wire fifo_data_reg_0_31_6_11_i_7__1_n_0;
  wire fifo_data_reg_0_31_6_11_i_8__1_n_0;
  wire fifo_data_reg_0_31_6_11_i_9__1_n_0;
  wire \fifo_head[0]_i_1__34_n_0 ;
  wire \fifo_head[1]_i_1__34_n_0 ;
  wire \fifo_head[2]_i_1__34_n_0 ;
  wire \fifo_head[3]_i_1__34_n_0 ;
  wire \fifo_head[4]_i_1__34_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire \fifo_tail[0]_i_3__2_0 ;
  wire \fifo_tail[0]_i_3__2_1 ;
  wire \fifo_tail[0]_i_4__2_n_0 ;
  wire [4:0]fifo_tail_reg;
  wire \grant_base_reg[1] ;
  wire \grant_base_reg[1]_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire \grant_reg[2]_i_3__2 ;
  wire \i[3][2]_36 ;
  wire [35:0]i_wdata;
  wire [0:0]\i_x_r_reg[1] ;
  wire [35:0]\i_x_r_reg[1]_0 ;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[1] ;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__32_n_0;
  wire o_empty_i_2__34_n_0;
  wire o_empty_i_3__34_n_0;
  wire o_empty_i_4__34_n_0;
  wire o_empty_i_5__31_n_0;
  wire o_empty_i_6__32_n_0;
  wire o_empty_i_7__34_n_0;
  wire o_empty_i_8__34_n_0;
  wire o_empty_i_9__34_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire [35:0]o_rdata;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire \s_out_data_reg_reg[0] ;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire \s_out_y_reg[1]_i_2__10_n_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [0:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  wire [2:2]\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    fifo_data_reg_0_31_0_5_i_10__7
       (.I0(fifo_data_reg_0_31_0_5_i_16__1_n_0),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_1));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_11__1
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[0]),
        .O(fifo_data_reg_0_31_0_5_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_12__1
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[3]),
        .O(fifo_data_reg_0_31_0_5_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_13__1
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[2]),
        .O(fifo_data_reg_0_31_0_5_i_13__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_14__1
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[5]),
        .O(fifo_data_reg_0_31_0_5_i_14__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_15__1
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[4]),
        .O(fifo_data_reg_0_31_0_5_i_15__1_n_0));
  LUT5 #(
    .INIT(32'h22222022)) 
    fifo_data_reg_0_31_0_5_i_16__1
       (.I0(\fifo_tail[0]_i_4__2_n_0 ),
        .I1(\fifo_tail[0]_i_3__2_0 ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(\fifo_tail[0]_i_3__2_1 ),
        .O(fifo_data_reg_0_31_0_5_i_16__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__32
       (.I0(\grant_reg[2] ),
        .O(\ys[2].xs[3].noc_if_inst_east\.vc_target [2]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__33
       (.I0(\grant_reg[1] ),
        .O(\ys[2].xs[3].noc_if_inst_east\.vc_target [1]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__34
       (.I0(\grant_reg[0] ),
        .O(\ys[2].xs[3].noc_if_inst_east\.vc_target [0]));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    fifo_data_reg_0_31_0_5_i_2__26
       (.I0(fifo_data_reg_0_31_0_5_i_16__1_n_0),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[2]),
        .O(\grant_reg[2] ));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    fifo_data_reg_0_31_0_5_i_2__27
       (.I0(fifo_data_reg_0_31_0_5_i_16__1_n_0),
        .I1(Q[1]),
        .I2(\grant_base_reg[1]_0 ),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[1]),
        .O(\grant_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__28
       (.I0(fifo_data_reg_0_31_0_5_i_9__7_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(\i_x_r_reg[1]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__22
       (.I0(fifo_data_reg_0_31_0_5_i_11__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(\i_x_r_reg[1]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__10
       (.I0(fifo_data_reg_0_31_0_5_i_12__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(\i_x_r_reg[1]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__10
       (.I0(fifo_data_reg_0_31_0_5_i_13__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(\i_x_r_reg[1]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__10
       (.I0(fifo_data_reg_0_31_0_5_i_14__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(\i_x_r_reg[1]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__10
       (.I0(fifo_data_reg_0_31_0_5_i_15__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(\i_x_r_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    fifo_data_reg_0_31_0_5_i_8__7
       (.I0(fifo_data_reg_0_31_0_5_i_16__1_n_0),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[0]),
        .O(\grant_reg[0] ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_9__7
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[1]),
        .O(fifo_data_reg_0_31_0_5_i_9__7_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_10__1
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[14]),
        .O(fifo_data_reg_0_31_12_17_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_11__1
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[17]),
        .O(fifo_data_reg_0_31_12_17_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_12__1
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[16]),
        .O(fifo_data_reg_0_31_12_17_i_12__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__10
       (.I0(fifo_data_reg_0_31_12_17_i_7__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(\i_x_r_reg[1]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__10
       (.I0(fifo_data_reg_0_31_12_17_i_8__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(\i_x_r_reg[1]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__10
       (.I0(fifo_data_reg_0_31_12_17_i_9__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(\i_x_r_reg[1]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__10
       (.I0(fifo_data_reg_0_31_12_17_i_10__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(\i_x_r_reg[1]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__10
       (.I0(fifo_data_reg_0_31_12_17_i_11__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(\i_x_r_reg[1]_0 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__10
       (.I0(fifo_data_reg_0_31_12_17_i_12__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(\i_x_r_reg[1]_0 [16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_7__1
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[13]),
        .O(fifo_data_reg_0_31_12_17_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_8__1
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[12]),
        .O(fifo_data_reg_0_31_12_17_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_9__1
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[15]),
        .O(fifo_data_reg_0_31_12_17_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_10__1
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[20]),
        .O(fifo_data_reg_0_31_18_23_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_11__1
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[23]),
        .O(fifo_data_reg_0_31_18_23_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_12__1
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[22]),
        .O(fifo_data_reg_0_31_18_23_i_12__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__10
       (.I0(fifo_data_reg_0_31_18_23_i_7__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(\i_x_r_reg[1]_0 [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__10
       (.I0(fifo_data_reg_0_31_18_23_i_8__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(\i_x_r_reg[1]_0 [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__10
       (.I0(fifo_data_reg_0_31_18_23_i_9__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(\i_x_r_reg[1]_0 [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__10
       (.I0(fifo_data_reg_0_31_18_23_i_10__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(\i_x_r_reg[1]_0 [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__10
       (.I0(fifo_data_reg_0_31_18_23_i_11__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(\i_x_r_reg[1]_0 [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__10
       (.I0(fifo_data_reg_0_31_18_23_i_12__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(\i_x_r_reg[1]_0 [22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_7__1
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[19]),
        .O(fifo_data_reg_0_31_18_23_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_8__1
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[18]),
        .O(fifo_data_reg_0_31_18_23_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_9__1
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[21]),
        .O(fifo_data_reg_0_31_18_23_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_10__1
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[26]),
        .O(fifo_data_reg_0_31_24_29_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_11__1
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[29]),
        .O(fifo_data_reg_0_31_24_29_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_12__1
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[28]),
        .O(fifo_data_reg_0_31_24_29_i_12__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__10
       (.I0(fifo_data_reg_0_31_24_29_i_7__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(\i_x_r_reg[1]_0 [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__10
       (.I0(fifo_data_reg_0_31_24_29_i_8__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(\i_x_r_reg[1]_0 [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__10
       (.I0(fifo_data_reg_0_31_24_29_i_9__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(\i_x_r_reg[1]_0 [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__10
       (.I0(fifo_data_reg_0_31_24_29_i_10__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(\i_x_r_reg[1]_0 [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__10
       (.I0(fifo_data_reg_0_31_24_29_i_11__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(\i_x_r_reg[1]_0 [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__10
       (.I0(fifo_data_reg_0_31_24_29_i_12__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(\i_x_r_reg[1]_0 [28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_7__1
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[25]),
        .O(fifo_data_reg_0_31_24_29_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_8__1
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[24]),
        .O(fifo_data_reg_0_31_24_29_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_9__1
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[27]),
        .O(fifo_data_reg_0_31_24_29_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_10__1
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[32]),
        .O(fifo_data_reg_0_31_30_35_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_11__1
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[35]),
        .O(fifo_data_reg_0_31_30_35_i_11__1_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    fifo_data_reg_0_31_30_35_i_12__1
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(fifo_data_reg_0_31_30_35_i_5__10_0[34]),
        .I5(Q[0]),
        .O(fifo_data_reg_0_31_30_35_i_12__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__10
       (.I0(fifo_data_reg_0_31_30_35_i_7__4_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(\i_x_r_reg[1]_0 [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__10
       (.I0(fifo_data_reg_0_31_30_35_i_8__4_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(\i_x_r_reg[1]_0 [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__10
       (.I0(fifo_data_reg_0_31_30_35_i_9__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(\i_x_r_reg[1]_0 [33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__10
       (.I0(fifo_data_reg_0_31_30_35_i_10__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(\i_x_r_reg[1]_0 [32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__10
       (.I0(fifo_data_reg_0_31_30_35_i_11__1_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[1]),
        .O(\i_x_r_reg[1]_0 [35]));
  LUT3 #(
    .INIT(8'h74)) 
    fifo_data_reg_0_31_30_35_i_6__10
       (.I0(fifo_data_reg_0_31_30_35_i_12__1_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[0]),
        .O(\i_x_r_reg[1]_0 [34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_7__4
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[31]),
        .O(fifo_data_reg_0_31_30_35_i_7__4_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_8__4
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[30]),
        .O(fifo_data_reg_0_31_30_35_i_8__4_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_9__1
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[33]),
        .O(fifo_data_reg_0_31_30_35_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_10__1
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[8]),
        .O(fifo_data_reg_0_31_6_11_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_11__1
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[11]),
        .O(fifo_data_reg_0_31_6_11_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_12__1
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[10]),
        .O(fifo_data_reg_0_31_6_11_i_12__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__10
       (.I0(fifo_data_reg_0_31_6_11_i_7__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(\i_x_r_reg[1]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__10
       (.I0(fifo_data_reg_0_31_6_11_i_8__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(\i_x_r_reg[1]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__10
       (.I0(fifo_data_reg_0_31_6_11_i_9__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(\i_x_r_reg[1]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__10
       (.I0(fifo_data_reg_0_31_6_11_i_10__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(\i_x_r_reg[1]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__10
       (.I0(fifo_data_reg_0_31_6_11_i_11__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(\i_x_r_reg[1]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__10
       (.I0(fifo_data_reg_0_31_6_11_i_12__1_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(\i_x_r_reg[1]_0 [10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_7__1
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[7]),
        .O(fifo_data_reg_0_31_6_11_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_8__1
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[6]),
        .O(fifo_data_reg_0_31_6_11_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_9__1
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__10_0[9]),
        .O(fifo_data_reg_0_31_6_11_i_9__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__34 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__34 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__34 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__34 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_head[4]_i_1__34 
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[0] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[4]_i_1__34_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__34_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__34_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__34_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__34_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__34_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__43 
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .I2(\n_in_x_reg_reg[1] ),
        .O(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__16 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  LUT3 #(
    .INIT(8'h0D)) 
    \fifo_tail[0]_i_3__2 
       (.I0(\s_out_data_reg_reg[0] ),
        .I1(\fifo_tail[0]_i_4__2_n_0 ),
        .I2(fifo_data_reg_0_31_0_5_i_16__1_n_0),
        .O(\n_in_x_reg_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_tail[0]_i_4__2 
       (.I0(fifo_data_reg_0_31_30_35_i_12__1_n_0),
        .I1(fifo_data_reg_0_31_30_35_i_11__1_n_0),
        .O(\fifo_tail[0]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__34 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__34 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__16 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_tail[4]_i_1__34 
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(fifo_tail_reg[3]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[2].credits[4]_i_1__2 
       (.I0(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I1(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .O(E));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[2]_i_1__12 
       (.I0(o_empty_reg_0),
        .I1(double_grant1[1]),
        .I2(double_grant1[0]),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_6__2 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_9__2 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3__2 ),
        .O(S));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \grant_base[2]_i_2__8 
       (.I0(\n_in_x_reg_reg[1] ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_2));
  LUT6 #(
    .INIT(64'hAAF0CCFFAAF0CC00)) 
    o_empty_i_1__32
       (.I0(o_empty_i_2__34_n_0),
        .I1(o_empty_i_3__34_n_0),
        .I2(o_empty_i_4__34_n_0),
        .I3(\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .I4(\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__32_n_0));
  LUT6 #(
    .INIT(64'h0110400440041001)) 
    o_empty_i_2__34
       (.I0(o_empty_i_5__31_n_0),
        .I1(\fifo_head[3]_i_1__34_n_0 ),
        .I2(\fifo_head[4]_i_1__34_n_0 ),
        .I3(fifo_tail_reg[4]),
        .I4(o_empty_i_6__32_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_2__34_n_0));
  LUT6 #(
    .INIT(64'h0090900060000090)) 
    o_empty_i_3__34
       (.I0(fifo_tail_reg[4]),
        .I1(\fifo_head_reg_n_0_[4] ),
        .I2(o_empty_i_7__34_n_0),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_8__34_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_3__34_n_0));
  LUT6 #(
    .INIT(64'h0090900060000090)) 
    o_empty_i_4__34
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(o_empty_i_9__34_n_0),
        .I3(fifo_tail_reg[3]),
        .I4(o_empty_i_6__32_n_0),
        .I5(\fifo_head_reg_n_0_[3] ),
        .O(o_empty_i_4__34_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    o_empty_i_5__31
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[0]),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__32
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_6__32_n_0));
  LUT6 #(
    .INIT(64'h0840021010084002)) 
    o_empty_i_7__34
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(fifo_tail_reg[1]),
        .O(o_empty_i_7__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__34
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_8__34_n_0));
  LUT6 #(
    .INIT(64'h0482100010000482)) 
    o_empty_i_9__34
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(fifo_tail_reg[2]),
        .O(o_empty_i_9__34_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__32_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT6 #(
    .INIT(64'hFFFF005151510051)) 
    o_v_reg_i_2__10
       (.I0(o_empty_reg_3),
        .I1(fifo_data_reg_0_31_30_35_i_9__1_n_0),
        .I2(fifo_data_reg_0_31_30_35_i_10__1_n_0),
        .I3(n_in_v_reg),
        .I4(o_v_reg_reg),
        .I5(o_v_reg_reg_0),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[0]_i_1__10 
       (.I0(fifo_data_reg_0_31_0_5_i_11__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[0]),
        .O(s_msg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[10]_i_1__10 
       (.I0(fifo_data_reg_0_31_6_11_i_12__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [10]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[10]),
        .O(s_msg[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[11]_i_1__10 
       (.I0(fifo_data_reg_0_31_6_11_i_11__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [11]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[11]),
        .O(s_msg[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[12]_i_1__10 
       (.I0(fifo_data_reg_0_31_12_17_i_8__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [12]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[12]),
        .O(s_msg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[13]_i_1__10 
       (.I0(fifo_data_reg_0_31_12_17_i_7__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [13]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[13]),
        .O(s_msg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[14]_i_1__10 
       (.I0(fifo_data_reg_0_31_12_17_i_10__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [14]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[14]),
        .O(s_msg[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[15]_i_1__10 
       (.I0(fifo_data_reg_0_31_12_17_i_9__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [15]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[15]),
        .O(s_msg[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[16]_i_1__10 
       (.I0(fifo_data_reg_0_31_12_17_i_12__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [16]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[16]),
        .O(s_msg[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[17]_i_1__10 
       (.I0(fifo_data_reg_0_31_12_17_i_11__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [17]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[17]),
        .O(s_msg[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[18]_i_1__10 
       (.I0(fifo_data_reg_0_31_18_23_i_8__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [18]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[18]),
        .O(s_msg[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[19]_i_1__10 
       (.I0(fifo_data_reg_0_31_18_23_i_7__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [19]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[19]),
        .O(s_msg[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[1]_i_1__10 
       (.I0(fifo_data_reg_0_31_0_5_i_9__7_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[1]),
        .O(s_msg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[20]_i_1__10 
       (.I0(fifo_data_reg_0_31_18_23_i_10__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [20]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[20]),
        .O(s_msg[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[21]_i_1__10 
       (.I0(fifo_data_reg_0_31_18_23_i_9__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [21]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[21]),
        .O(s_msg[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[22]_i_1__10 
       (.I0(fifo_data_reg_0_31_18_23_i_12__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [22]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[22]),
        .O(s_msg[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[23]_i_1__10 
       (.I0(fifo_data_reg_0_31_18_23_i_11__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [23]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[23]),
        .O(s_msg[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[24]_i_1__10 
       (.I0(fifo_data_reg_0_31_24_29_i_8__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [24]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[24]),
        .O(s_msg[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[25]_i_1__10 
       (.I0(fifo_data_reg_0_31_24_29_i_7__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [25]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[25]),
        .O(s_msg[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[26]_i_1__10 
       (.I0(fifo_data_reg_0_31_24_29_i_10__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [26]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[26]),
        .O(s_msg[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[27]_i_1__10 
       (.I0(fifo_data_reg_0_31_24_29_i_9__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [27]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[27]),
        .O(s_msg[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[28]_i_1__10 
       (.I0(fifo_data_reg_0_31_24_29_i_12__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [28]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[28]),
        .O(s_msg[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[29]_i_1__10 
       (.I0(fifo_data_reg_0_31_24_29_i_11__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [29]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[29]),
        .O(s_msg[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[2]_i_1__10 
       (.I0(fifo_data_reg_0_31_0_5_i_13__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [2]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[2]),
        .O(s_msg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[30]_i_1__10 
       (.I0(fifo_data_reg_0_31_30_35_i_8__4_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [30]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[30]),
        .O(s_msg[30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[31]_i_1__10 
       (.I0(fifo_data_reg_0_31_30_35_i_7__4_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [31]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[31]),
        .O(s_msg[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[3]_i_1__10 
       (.I0(fifo_data_reg_0_31_0_5_i_12__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [3]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[3]),
        .O(s_msg[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[4]_i_1__10 
       (.I0(fifo_data_reg_0_31_0_5_i_15__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [4]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[4]),
        .O(s_msg[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[5]_i_1__10 
       (.I0(fifo_data_reg_0_31_0_5_i_14__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [5]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[5]),
        .O(s_msg[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[6]_i_1__10 
       (.I0(fifo_data_reg_0_31_6_11_i_8__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [6]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[6]),
        .O(s_msg[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[7]_i_1__10 
       (.I0(fifo_data_reg_0_31_6_11_i_7__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [7]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[7]),
        .O(s_msg[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[8]_i_1__10 
       (.I0(fifo_data_reg_0_31_6_11_i_10__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [8]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[8]),
        .O(s_msg[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[9]_i_1__10 
       (.I0(fifo_data_reg_0_31_6_11_i_9__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_data_reg_reg[31] [9]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEEEEE)) 
    \s_out_x_reg[0]_i_1__10 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[0]),
        .I2(n_msg[34]),
        .I3(n_in_v_reg),
        .I4(n_msg[33]),
        .I5(n_msg[32]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEEEEE)) 
    \s_out_x_reg[1]_i_1__10 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[1]),
        .I2(n_msg[35]),
        .I3(n_in_v_reg),
        .I4(n_msg[33]),
        .I5(n_msg[32]),
        .O(s_msg[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[0]_i_1__10 
       (.I0(fifo_data_reg_0_31_30_35_i_10__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_y_reg_reg[1] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[32]),
        .O(s_msg[32]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[1]_i_1__10 
       (.I0(fifo_data_reg_0_31_30_35_i_9__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__10_n_0 ),
        .I2(\s_out_y_reg_reg[1] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[33]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \s_out_y_reg[1]_i_2__10 
       (.I0(n_in_v_reg),
        .I1(n_msg[33]),
        .I2(n_msg[32]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .I5(o_empty_reg_3),
        .O(\s_out_y_reg[1]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h1111F111FFFFFFFF)) 
    waiting_for_ack_i_1__10
       (.I0(o_empty_reg_1),
        .I1(waiting_for_ack_reg),
        .I2(waiting_for_ack_reg_0[1]),
        .I3(waiting_for_ack_reg_0[0]),
        .I4(n_in_v_reg_reg),
        .I5(\i[3][2]_36 ),
        .O(\i_x_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAA080808FFFFFFFF)) 
    waiting_for_ack_i_4__10
       (.I0(n_in_v_reg),
        .I1(n_msg[33]),
        .I2(n_msg[32]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .I5(o_empty_reg_3),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    waiting_for_ack_i_8__4
       (.I0(\fifo_tail[0]_i_4__2_n_0 ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_3));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_28
   (o_empty,
    CO,
    O,
    D,
    e_v1__1,
    o_empty_reg_0,
    \grant_reg[0] ,
    o_rdata,
    rst,
    clk,
    DI,
    S,
    Q,
    fifo_data_reg_0_31_0_5_i_3__21,
    fifo_data_reg_0_31_0_5_i_3__21_0,
    o_empty_reg_1,
    w_b,
    \grant_base_reg[2]_i_4__4_0 ,
    \ys[2].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__4 );
  output o_empty;
  output [0:0]CO;
  output [3:0]O;
  output [0:0]D;
  output e_v1__1;
  output [0:0]o_empty_reg_0;
  output \grant_reg[0] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [1:0]DI;
  input [1:0]S;
  input [2:0]Q;
  input fifo_data_reg_0_31_0_5_i_3__21;
  input fifo_data_reg_0_31_0_5_i_3__21_0;
  input o_empty_reg_1;
  input w_b;
  input \grant_base_reg[2]_i_4__4_0 ;
  input [0:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__4 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire e_v1__1;
  wire fifo_data_reg_0_31_0_5_i_3__21;
  wire fifo_data_reg_0_31_0_5_i_3__21_0;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__38_n_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant_base[2]_i_15__4_n_0 ;
  wire \grant_base[2]_i_18__4_n_0 ;
  wire \grant_base_reg[2]_i_4__4_0 ;
  wire \grant_base_reg[2]_i_4__4_n_1 ;
  wire \grant_base_reg[2]_i_4__4_n_2 ;
  wire \grant_base_reg[2]_i_4__4_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty0;
  wire o_empty00_out;
  wire o_empty_i_1__29_n_0;
  wire o_empty_i_5__26_n_0;
  wire o_empty_i_6__27_n_0;
  wire o_empty_i_7__29_n_0;
  wire o_empty_i_8__29_n_0;
  wire o_empty_i_9__29_n_0;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_full0;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__4 ;
  wire w_b;
  wire [0:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__4 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__4 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__4 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_11__9
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__4 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__4 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__4 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__4 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__4 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__4 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__4 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__4 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__4 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__4 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__4 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__4 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__4 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__4 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__4 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__29 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__29 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__29 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__29 
       (.I0(fifo_head_reg[1]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__29 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__21 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__29 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__29 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__38 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__14 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__29 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__38_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__38_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__38_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__38_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__38_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[0].credits[4]_i_1__13 
       (.I0(\fifo_tail[3]_i_1__38_n_0 ),
        .I1(o_empty_reg_1),
        .O(o_empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[0]_i_1__4 
       (.I0(O[0]),
        .I1(O[3]),
        .I2(o_empty),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__6 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_15__4 
       (.I0(o_empty),
        .O(\grant_base[2]_i_15__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_18__4 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_4__4_0 ),
        .O(\grant_base[2]_i_18__4_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \grant_base[2]_i_6__6 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_data_reg_0_31_0_5_i_3__21),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_3__21_0),
        .O(e_v1__1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_4__4 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_4__4_n_1 ,\grant_base_reg[2]_i_4__4_n_2 ,\grant_base_reg[2]_i_4__4_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_15__4_n_0 }),
        .O(O),
        .S({o_empty,S,\grant_base[2]_i_18__4_n_0 }));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__29
       (.I0(o_full0),
        .I1(o_empty0),
        .I2(o_empty00_out),
        .I3(o_empty_reg_1),
        .I4(\fifo_tail[3]_i_1__38_n_0 ),
        .I5(o_empty),
        .O(o_empty_i_1__29_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__29
       (.I0(next_fifo_head[3]),
        .I1(o_empty_i_5__26_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__27_n_0),
        .I5(next_fifo_head[4]),
        .O(o_full0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__29
       (.I0(fifo_head_reg[3]),
        .I1(o_empty_i_7__29_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__27_n_0),
        .I5(fifo_head_reg[4]),
        .O(o_empty0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__29
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__29_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_head_reg[4]),
        .I4(fifo_head_reg[3]),
        .I5(o_empty_i_9__29_n_0),
        .O(o_empty00_out));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__26
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(fifo_head_reg[2]),
        .I4(fifo_head_reg[1]),
        .I5(fifo_head_reg[0]),
        .O(o_empty_i_5__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__27
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__27_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__29
       (.I0(fifo_head_reg[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(fifo_head_reg[2]),
        .I5(fifo_head_reg[1]),
        .O(o_empty_i_7__29_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__29
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__29
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .O(o_empty_i_9__29_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__29_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_29
   (o_empty_reg_0,
    O,
    D,
    DI,
    o_empty_reg_1,
    \grant_reg[1] ,
    S,
    o_rdata,
    rst,
    clk,
    CO,
    \grant_reg[2] ,
    \grant_reg[1]_0 ,
    o_empty_reg_2,
    Q,
    w_b,
    \grant_base_reg[2]_i_4__4 ,
    \ys[2].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__4 );
  output o_empty_reg_0;
  output [1:0]O;
  output [0:0]D;
  output [0:0]DI;
  output [0:0]o_empty_reg_1;
  output \grant_reg[1] ;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]CO;
  input \grant_reg[2] ;
  input [0:0]\grant_reg[1]_0 ;
  input o_empty_reg_2;
  input [0:0]Q;
  input w_b;
  input \grant_base_reg[2]_i_4__4 ;
  input [0:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__4 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [1:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire \fifo_head[0]_i_1__30_n_0 ;
  wire \fifo_head[1]_i_1__30_n_0 ;
  wire \fifo_head[2]_i_1__30_n_0 ;
  wire \fifo_head[3]_i_1__30_n_0 ;
  wire \fifo_head[4]_i_1__30_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__39_n_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_3__6_n_3 ;
  wire \grant_base_reg[2]_i_4__4 ;
  wire \grant_reg[1] ;
  wire [0:0]\grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_1__28_n_0;
  wire o_empty_i_2__30_n_0;
  wire o_empty_i_3__30_n_0;
  wire o_empty_i_4__30_n_0;
  wire o_empty_i_5__27_n_0;
  wire o_empty_i_6__28_n_0;
  wire o_empty_i_7__30_n_0;
  wire o_empty_i_8__30_n_0;
  wire o_empty_i_9__30_n_0;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire o_empty_reg_2;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__4 ;
  wire w_b;
  wire [0:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__6_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__4 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__4 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__4 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__4 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__4 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__4 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__4 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__4 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__4 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__4 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__4 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__4 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__30 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__30 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__30 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__30 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__30 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__30_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__30_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__30_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__30_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__30_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__30_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__22 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__30 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__30 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__39 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__15 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__30 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__39_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__39_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__39_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__39_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__39_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[1].credits[4]_i_1__11 
       (.I0(\fifo_tail[3]_i_1__39_n_0 ),
        .I1(o_empty_reg_2),
        .O(o_empty_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[1]_i_1__4 
       (.I0(\grant_reg[1]_0 ),
        .I1(O[0]),
        .I2(o_empty_reg_0),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_11__4 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_14__4 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_17__4 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__4 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_19__4 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .O(\grant_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__6 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__6_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__6_O_UNCONNECTED [3:2],O}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__28
       (.I0(o_empty_i_2__30_n_0),
        .I1(o_empty_i_3__30_n_0),
        .I2(o_empty_i_4__30_n_0),
        .I3(o_empty_reg_2),
        .I4(\fifo_tail[3]_i_1__39_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__28_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__30
       (.I0(\fifo_head[3]_i_1__30_n_0 ),
        .I1(o_empty_i_5__27_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__28_n_0),
        .I5(\fifo_head[4]_i_1__30_n_0 ),
        .O(o_empty_i_2__30_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__30
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__30_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__28_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__30_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__30
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__30_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__30_n_0),
        .O(o_empty_i_4__30_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__27
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__28
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__28_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__30
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__30_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__30
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__30
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__30_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__28_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_30
   (o_empty_reg_0,
    dor_o_v,
    o_empty_reg_1,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    grant_base,
    w_b,
    o_empty_reg_2,
    DI,
    e_v114_out,
    i_wdata,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    S,
    rst,
    clk,
    e_v120_out,
    \i[2][2]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    e_v1__1,
    n_in_v_reg,
    s_v3_out,
    D,
    \fifo_tail_reg[4]_0 ,
    e_v213_in,
    fifo_data_reg_0_31_0_5_i_8__6,
    fifo_data_reg_0_31_0_5_i_2__23,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty,
    o_rdata,
    \s_out_x_reg_reg[1]_0 ,
    double_grant1,
    o_empty_reg_7,
    \grant_base_reg[2]_i_4__4 ,
    \ys[2].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__4_0 );
  output o_empty_reg_0;
  output dor_o_v;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output [0:0]grant_base;
  output w_b;
  output [0:0]o_empty_reg_2;
  output [0:0]DI;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output o_empty_reg_5;
  output [0:0]o_empty_reg_6;
  output [0:0]S;
  input rst;
  input clk;
  input e_v120_out;
  input \i[2][2]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input e_v1__1;
  input n_in_v_reg;
  input s_v3_out;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input e_v213_in;
  input fifo_data_reg_0_31_0_5_i_8__6;
  input fifo_data_reg_0_31_0_5_i_2__23;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty;
  input [35:0]o_rdata;
  input [35:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]double_grant1;
  input o_empty_reg_7;
  input \grant_base_reg[2]_i_4__4 ;
  input [0:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__4_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire \dor_credit_inst/e_v117_out ;
  wire dor_o_v;
  wire dor_w2e;
  wire [1:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v1__1;
  wire e_v213_in;
  wire fifo_data_reg_0_31_0_5_i_2__23;
  wire fifo_data_reg_0_31_0_5_i_4__20_n_0;
  wire fifo_data_reg_0_31_0_5_i_8__6;
  wire \fifo_head[0]_i_1__31_n_0 ;
  wire \fifo_head[1]_i_1__31_n_0 ;
  wire \fifo_head[2]_i_1__31_n_0 ;
  wire \fifo_head[3]_i_1__31_n_0 ;
  wire \fifo_head[4]_i_1__31_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__40_n_0 ;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_8__6_n_0 ;
  wire \grant_base[2]_i_9__4_n_0 ;
  wire \grant_base_reg[2]_i_4__4 ;
  wire \i[2][2]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__27_n_0;
  wire o_empty_i_2__31_n_0;
  wire o_empty_i_3__31_n_0;
  wire o_empty_i_4__31_n_0;
  wire o_empty_i_5__28_n_0;
  wire o_empty_i_6__29_n_0;
  wire o_empty_i_7__31_n_0;
  wire o_empty_i_8__31_n_0;
  wire o_empty_i_9__31_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire [0:0]o_empty_reg_6;
  wire o_empty_reg_7;
  wire [35:0]o_rdata;
  wire o_v_reg_i_5__9_n_0;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__4_0 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [35:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [31:0]w_in_data;
  wire [1:0]w_in_x;
  wire [1:0]w_in_y;
  wire [0:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4_0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__4_0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__4_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_10__6
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__6_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_8__6),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__4_n_0 ),
        .O(o_empty_reg_4));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__25
       (.I0(w_in_data[1]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__19
       (.I0(w_in_data[0]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__20
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__6_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_4__20_n_0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__4_n_0 ),
        .O(o_empty_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__21
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__6_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_2__23),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__4_n_0 ),
        .O(o_empty_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_4__20
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(fifo_data_reg_0_31_0_5_i_4__20_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__9
       (.I0(w_in_data[3]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__9
       (.I0(w_in_data[2]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__9
       (.I0(w_in_data[5]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__9
       (.I0(w_in_data[4]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  LUT5 #(
    .INIT(32'h00000002)) 
    fifo_data_reg_0_31_0_5_i_9__6
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\fifo_tail_reg[4]_0 ),
        .I3(\grant_base[2]_i_8__6_n_0 ),
        .I4(\grant_base[2]_i_9__4_n_0 ),
        .O(dor_w2e));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4_0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__4_0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__4_0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__9
       (.I0(w_in_data[13]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__9
       (.I0(w_in_data[12]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__9
       (.I0(w_in_data[15]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__9
       (.I0(w_in_data[14]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__9
       (.I0(w_in_data[17]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__9
       (.I0(w_in_data[16]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4_0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__4_0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__4_0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__9
       (.I0(w_in_data[19]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__9
       (.I0(w_in_data[18]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__9
       (.I0(w_in_data[21]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__9
       (.I0(w_in_data[20]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__9
       (.I0(w_in_data[23]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__9
       (.I0(w_in_data[22]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4_0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__4_0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__4_0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__9
       (.I0(w_in_data[25]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__9
       (.I0(w_in_data[24]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__9
       (.I0(w_in_data[27]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__9
       (.I0(w_in_data[26]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__9
       (.I0(w_in_data[29]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__9
       (.I0(w_in_data[28]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4_0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__4_0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__4_0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__9
       (.I0(w_in_data[31]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__9
       (.I0(w_in_data[30]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__9
       (.I0(w_in_y[1]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__9
       (.I0(w_in_y[0]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__9
       (.I0(w_in_x[1]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6__9
       (.I0(w_in_x[0]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(i_wdata[34]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__4_0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__4_0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__4_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__9
       (.I0(w_in_data[7]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__9
       (.I0(w_in_data[6]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__9
       (.I0(w_in_data[9]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__9
       (.I0(w_in_data[8]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__9
       (.I0(w_in_data[11]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__9
       (.I0(w_in_data[10]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__31 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__31 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__31 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__31 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__31 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__31_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__31_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__31_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__31_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__31_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__31_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__23 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__31 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__31 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__40 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__16 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__31 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__40_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__40_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__40_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__40_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__40_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[2].credits[4]_i_1__9 
       (.I0(\fifo_tail[3]_i_1__40_n_0 ),
        .I1(o_empty_reg_7),
        .O(o_empty_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[2]_i_1__4 
       (.I0(double_grant1[0]),
        .I1(double_grant1[1]),
        .I2(o_empty_reg_0),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \grant_base[2]_i_10__4 
       (.I0(w_in_x[0]),
        .I1(w_in_x[1]),
        .I2(w_in_y[0]),
        .I3(w_in_y[1]),
        .O(\dor_credit_inst/e_v117_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_13__4 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_16__4 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__4 ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAA0000AAA800A8)) 
    \grant_base[2]_i_2__7 
       (.I0(e_v1__1),
        .I1(\fifo_tail_reg[4]_0 ),
        .I2(\grant_base[2]_i_8__6_n_0 ),
        .I3(\grant_base[2]_i_9__4_n_0 ),
        .I4(n_in_v_reg_reg),
        .I5(\dor_credit_inst/e_v117_out ),
        .O(w_b));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_5__6 
       (.I0(rst),
        .I1(w_b),
        .I2(D[0]),
        .I3(o_empty_reg_2),
        .I4(D[1]),
        .O(grant_base));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \grant_base[2]_i_8__6 
       (.I0(\gen_vc_logic[2].has_credit__3 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(Q[0]),
        .I5(o_empty),
        .O(\grant_base[2]_i_8__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_9__4 
       (.I0(w_in_x[1]),
        .I1(w_in_x[0]),
        .O(\grant_base[2]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__27
       (.I0(o_empty_i_2__31_n_0),
        .I1(o_empty_i_3__31_n_0),
        .I2(o_empty_i_4__31_n_0),
        .I3(o_empty_reg_7),
        .I4(\fifo_tail[3]_i_1__40_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__27_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__31
       (.I0(\fifo_head[3]_i_1__31_n_0 ),
        .I1(o_empty_i_5__28_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__29_n_0),
        .I5(\fifo_head[4]_i_1__31_n_0 ),
        .O(o_empty_i_2__31_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__31
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__31_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__29_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__31_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__31
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__31_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__31_n_0),
        .O(o_empty_i_4__31_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__28
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__29
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__29_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__31
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__31_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__31
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__31
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__31_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__27_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    o_v_reg_i_1__9
       (.I0(o_empty_reg_1),
        .I1(n_in_v_reg_reg),
        .I2(e_v120_out),
        .I3(\i[2][2]_36 ),
        .I4(o_v_reg_i_5__9_n_0),
        .O(dor_o_v));
  LUT5 #(
    .INIT(32'h22220020)) 
    o_v_reg_i_2__9
       (.I0(e_v1__1),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(w_in_x[0]),
        .I4(\dor_credit_inst/e_v117_out ),
        .O(o_empty_reg_1));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    o_v_reg_i_3__9
       (.I0(n_in_v_reg),
        .I1(n_msg[33]),
        .I2(n_msg[32]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    o_v_reg_i_5__9
       (.I0(n_in_v_reg_reg),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(e_v1__1),
        .I3(n_in_v_reg),
        .I4(n_msg[32]),
        .I5(n_msg[33]),
        .O(o_v_reg_i_5__9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[0]_i_1__9 
       (.I0(n_msg[0]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__7 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [0]),
        .O(w_in_data[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[10]_i_1__9 
       (.I0(n_msg[10]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[10]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__7 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [10]),
        .O(w_in_data[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[11]_i_1__9 
       (.I0(n_msg[11]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[11]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__7 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [11]),
        .O(w_in_data[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[12]_i_1__9 
       (.I0(n_msg[12]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[12]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__7 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [12]),
        .O(w_in_data[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[13]_i_1__9 
       (.I0(n_msg[13]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[13]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__7 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [13]),
        .O(w_in_data[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[14]_i_1__9 
       (.I0(n_msg[14]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[14]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__7 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [14]),
        .O(w_in_data[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[15]_i_1__9 
       (.I0(n_msg[15]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[15]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__7 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [15]),
        .O(w_in_data[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[16]_i_1__9 
       (.I0(n_msg[16]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[16]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__7 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [16]),
        .O(w_in_data[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[17]_i_1__9 
       (.I0(n_msg[17]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[17]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__7 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [17]),
        .O(w_in_data[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[18]_i_1__9 
       (.I0(n_msg[18]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[18]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__7 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [18]),
        .O(w_in_data[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[19]_i_1__9 
       (.I0(n_msg[19]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[19]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__7 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [19]),
        .O(w_in_data[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[1]_i_1__9 
       (.I0(n_msg[1]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__7 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [1]),
        .O(w_in_data[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[20]_i_1__9 
       (.I0(n_msg[20]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[20]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__7 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [20]),
        .O(w_in_data[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[21]_i_1__9 
       (.I0(n_msg[21]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[21]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__7 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [21]),
        .O(w_in_data[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[22]_i_1__9 
       (.I0(n_msg[22]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[22]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__7 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [22]),
        .O(w_in_data[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[23]_i_1__9 
       (.I0(n_msg[23]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[23]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__7 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [23]),
        .O(w_in_data[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[24]_i_1__9 
       (.I0(n_msg[24]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[24]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__7 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [24]),
        .O(w_in_data[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[25]_i_1__9 
       (.I0(n_msg[25]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[25]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__7 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [25]),
        .O(w_in_data[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[26]_i_1__9 
       (.I0(n_msg[26]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[26]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__7 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [26]),
        .O(w_in_data[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[27]_i_1__9 
       (.I0(n_msg[27]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[27]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__7 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [27]),
        .O(w_in_data[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[28]_i_1__9 
       (.I0(n_msg[28]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[28]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__7 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [28]),
        .O(w_in_data[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[29]_i_1__9 
       (.I0(n_msg[29]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[29]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__7 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [29]),
        .O(w_in_data[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[2]_i_1__9 
       (.I0(n_msg[2]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[2]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__7 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [2]),
        .O(w_in_data[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[30]_i_1__9 
       (.I0(n_msg[30]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[30]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__7 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [30]),
        .O(w_in_data[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[31]_i_1__9 
       (.I0(n_msg[31]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[31]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__7 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [31]),
        .O(w_in_data[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[3]_i_1__9 
       (.I0(n_msg[3]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[3]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__7 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [3]),
        .O(w_in_data[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[4]_i_1__9 
       (.I0(n_msg[4]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[4]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__7 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [4]),
        .O(w_in_data[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[5]_i_1__9 
       (.I0(n_msg[5]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[5]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__7 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [5]),
        .O(w_in_data[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[6]_i_1__9 
       (.I0(n_msg[6]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[6]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__7 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [6]),
        .O(w_in_data[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[7]_i_1__9 
       (.I0(n_msg[7]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[7]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__7 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [7]),
        .O(w_in_data[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[8]_i_1__9 
       (.I0(n_msg[8]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[8]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__7 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [8]),
        .O(w_in_data[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[9]_i_1__9 
       (.I0(n_msg[9]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[9]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__7 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [9]),
        .O(w_in_data[9]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_out_v_reg_i_3__4
       (.I0(\dor_credit_inst/e_v117_out ),
        .I1(n_in_v_reg_reg),
        .I2(\grant_base[2]_i_9__4_n_0 ),
        .I3(e_v1__1),
        .I4(s_v3_out),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[0]_i_1__9 
       (.I0(n_msg[34]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [0]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[0]_i_2__4 
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [34]),
        .O(w_in_x[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[1]_i_1__9 
       (.I0(n_msg[35]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [1]),
        .O(s_msg[35]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[1]_i_2__4 
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [35]),
        .O(w_in_x[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[0]_i_1__9 
       (.I0(n_msg[32]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [0]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__7 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [32]),
        .O(w_in_y[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[1]_i_1__9 
       (.I0(n_msg[33]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [1]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__9 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [33]),
        .O(w_in_y[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    waiting_for_ack_i_4__9
       (.I0(e_v213_in),
        .I1(\grant_base[2]_i_9__4_n_0 ),
        .I2(\grant_base[2]_i_8__6_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .I4(\dor_credit_inst/e_v117_out ),
        .I5(e_v1__1),
        .O(e_v114_out));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_34
   (o_empty,
    o_empty_reg_0,
    \grant_reg[0] ,
    CO,
    O,
    o_empty_reg_1,
    D,
    \grant_base_reg[1] ,
    o_rdata,
    rst,
    clk,
    \ys[2].xs[0].noc_if_inst_east\.vc_target ,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].credits[4]_i_4__0 ,
    Q,
    \gen_vc_logic[2].credits[4]_i_4__0_0 ,
    \gen_vc_logic[2].credits[4]_i_3__3 ,
    DI,
    S,
    \fifo_tail_reg[0]_0 ,
    \gen_vc_logic[2].credits[4]_i_3__3_0 ,
    \grant_base_reg[2]_i_2__0_0 ,
    \grant_base_reg[1]_0 ,
    grant_base,
    fifo_data_reg_0_31_30_35_i_8__3);
  output o_empty;
  output [0:0]o_empty_reg_0;
  output \grant_reg[0] ;
  output [0:0]CO;
  output [1:0]O;
  output o_empty_reg_1;
  output [0:0]D;
  output \grant_base_reg[1] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  input [0:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[2].credits[4]_i_4__0 ;
  input [2:0]Q;
  input \gen_vc_logic[2].credits[4]_i_4__0_0 ;
  input \gen_vc_logic[2].credits[4]_i_3__3 ;
  input [1:0]DI;
  input [1:0]S;
  input \fifo_tail_reg[0]_0 ;
  input \gen_vc_logic[2].credits[4]_i_3__3_0 ;
  input \grant_base_reg[2]_i_2__0_0 ;
  input \grant_base_reg[1]_0 ;
  input [0:0]grant_base;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__3;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [1:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire [0:0]e_v;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__3;
  wire [4:0]fifo_head_reg;
  wire \fifo_tail[0]_i_1__36_n_0 ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \gen_vc_logic[2].credits[4]_i_3__3 ;
  wire \gen_vc_logic[2].credits[4]_i_3__3_0 ;
  wire \gen_vc_logic[2].credits[4]_i_4__0 ;
  wire \gen_vc_logic[2].credits[4]_i_4__0_0 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_11__8_n_0 ;
  wire \grant_base[2]_i_8__5_n_0 ;
  wire \grant_base_reg[1] ;
  wire \grant_base_reg[1]_0 ;
  wire \grant_base_reg[2]_i_2__0_0 ;
  wire \grant_base_reg[2]_i_2__0_n_1 ;
  wire \grant_base_reg[2]_i_2__0_n_2 ;
  wire \grant_base_reg[2]_i_2__0_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__11_n_0;
  wire o_empty_i_11__8_n_0;
  wire o_empty_i_1__25_n_0;
  wire o_empty_i_2__26_n_0;
  wire o_empty_i_3__28_n_0;
  wire o_empty_i_4__28_n_0;
  wire o_empty_i_5__25_n_0;
  wire o_empty_i_7__28_n_0;
  wire o_empty_i_8__28_n_0;
  wire o_empty_i_9__28_n_0;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__28 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__28 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__28 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__28 
       (.I0(fifo_head_reg[3]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[2]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__28 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__36 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(\fifo_tail_reg[0]_0 ),
        .O(\fifo_tail[0]_i_1__36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__13 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__28 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__28 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__13 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__28 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__36_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__36_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__36_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__36_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__36_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[0].credits[4]_i_1__3 
       (.I0(\fifo_tail[0]_i_1__36_n_0 ),
        .I1(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_0));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    \gen_vc_logic[2].credits[4]_i_6__0 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gen_vc_logic[2].credits[4]_i_3__3 ),
        .I4(Q[1]),
        .I5(\gen_vc_logic[2].credits[4]_i_3__3_0 ),
        .O(o_empty_reg_1));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \gen_vc_logic[2].credits[4]_i_7__0 
       (.I0(\gen_vc_logic[2].credits[4]_i_4__0 ),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(\gen_vc_logic[2].credits[4]_i_4__0_0 ),
        .I4(Q[2]),
        .I5(\gen_vc_logic[2].credits[4]_i_3__3 ),
        .O(\grant_reg[0] ));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[0]_i_1__11 
       (.I0(o_empty),
        .I1(double_grant1[3]),
        .I2(double_grant1[0]),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000088888DDD)) 
    \grant_base[1]_i_1__0 
       (.I0(\fifo_tail_reg[0]_0 ),
        .I1(\grant_base_reg[1]_0 ),
        .I2(double_grant1[0]),
        .I3(double_grant1[3]),
        .I4(o_empty),
        .I5(grant_base),
        .O(\grant_base_reg[1] ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_11__8 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_2__0_0 ),
        .O(\grant_base[2]_i_11__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_5__5 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_8__5 
       (.I0(o_empty),
        .O(\grant_base[2]_i_8__5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_2__0 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_2__0_n_1 ,\grant_base_reg[2]_i_2__0_n_2 ,\grant_base_reg[2]_i_2__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_8__5_n_0 }),
        .O({double_grant1[3],O,double_grant1[0]}),
        .S({o_empty,S,\grant_base[2]_i_11__8_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__11
       (.I0(fifo_head_reg[2]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__8
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_head_reg[2]),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(fifo_head_reg[1]),
        .O(o_empty_i_11__8_n_0));
  LUT6 #(
    .INIT(64'h0CAAAAFF0CAAAA00)) 
    o_empty_i_1__25
       (.I0(o_empty_i_2__26_n_0),
        .I1(o_empty_i_3__28_n_0),
        .I2(o_empty_i_4__28_n_0),
        .I3(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .I4(\fifo_tail[0]_i_1__36_n_0 ),
        .I5(o_empty),
        .O(o_empty_i_1__25_n_0));
  LUT6 #(
    .INIT(64'h28000000283C3C3C)) 
    o_empty_i_2__26
       (.I0(o_empty_i_5__25_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_head_reg[0]),
        .I3(e_v),
        .I4(\gen_vc_logic[0].has_credit__3 ),
        .I5(o_empty_i_7__28_n_0),
        .O(o_empty_i_2__26_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_3__28
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_3__28_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_4__28
       (.I0(fifo_head_reg[4]),
        .I1(fifo_tail_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_8__28_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_9__28_n_0),
        .O(o_empty_i_4__28_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_5__25
       (.I0(o_empty_i_10__11_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(fifo_head_reg[4]),
        .I3(fifo_head_reg[3]),
        .I4(o_empty_i_8__28_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_5__25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_7__28
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_head_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_9__28_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_11__8_n_0),
        .O(o_empty_i_7__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__28
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(o_empty_i_8__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__28
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_9__28_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__25_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_35
   (o_empty_reg_0,
    o_empty_reg_1,
    DI,
    O,
    D,
    S,
    o_rdata,
    rst,
    clk,
    \ys[2].xs[0].noc_if_inst_east\.vc_target ,
    e_v,
    \gen_vc_logic[1].has_credit__3 ,
    Q,
    \fifo_tail_reg[4]_0 ,
    CO,
    \grant_reg[2] ,
    \grant_reg[1] ,
    \grant_base_reg[2]_i_2__0 ,
    fifo_data_reg_0_31_30_35_i_8__3);
  output o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  output [0:0]DI;
  output [1:0]O;
  output [0:0]D;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  input [0:0]e_v;
  input \gen_vc_logic[1].has_credit__3 ;
  input [0:0]Q;
  input \fifo_tail_reg[4]_0 ;
  input [0:0]CO;
  input \grant_reg[2] ;
  input [0:0]\grant_reg[1] ;
  input \grant_base_reg[2]_i_2__0 ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__3;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [1:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]e_v;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__3;
  wire \fifo_head[0]_i_1__27_n_0 ;
  wire \fifo_head[1]_i_1__27_n_0 ;
  wire \fifo_head[2]_i_1__27_n_0 ;
  wire \fifo_head[3]_i_1__27_n_0 ;
  wire \fifo_head[4]_i_1__27_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_2__0 ;
  wire \grant_base_reg[2]_i_3__5_n_3 ;
  wire [0:0]\grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_10__10_n_0;
  wire o_empty_i_11__7_n_0;
  wire o_empty_i_1__26_n_0;
  wire o_empty_i_2__28_n_0;
  wire o_empty_i_3__27_n_0;
  wire o_empty_i_4__26_n_0;
  wire o_empty_i_5__24_n_0;
  wire o_empty_i_6__26_n_0;
  wire o_empty_i_7__27_n_0;
  wire o_empty_i_8__27_n_0;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:1]\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__5_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__5_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__27 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__27 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__27 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__27 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__27 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__27_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__27_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__27_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__27_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__27_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__27_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__20 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(\fifo_tail_reg[4]_0 ),
        .O(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__12 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__27 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__27 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__12 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__27 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[1].credits[4]_i_1__3 
       (.I0(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .I1(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_1));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[1]_i_1__11 
       (.I0(o_empty_reg_0),
        .I1(O[0]),
        .I2(\grant_reg[1] ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_10__8 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_2__0 ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__5 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_7__0 
       (.I0(o_empty_reg_0),
        .O(DI));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__5 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__5_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__5_O_UNCONNECTED [3:2],O}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__10
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__7
       (.I0(fifo_tail_reg[2]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_11__7_n_0));
  LUT6 #(
    .INIT(64'h22F0F0FF22F0F000)) 
    o_empty_i_1__26
       (.I0(o_empty_i_2__28_n_0),
        .I1(o_empty_i_3__27_n_0),
        .I2(o_empty_i_4__26_n_0),
        .I3(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .I4(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__26_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_2__28
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_2__28_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_3__27
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(\fifo_head_reg_n_0_[3] ),
        .I3(o_empty_i_5__24_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_6__26_n_0),
        .O(o_empty_i_3__27_n_0));
  LUT6 #(
    .INIT(64'h28283C003C003C00)) 
    o_empty_i_4__26
       (.I0(o_empty_i_7__27_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(o_empty_i_8__27_n_0),
        .I4(e_v),
        .I5(\gen_vc_logic[1].has_credit__3 ),
        .O(o_empty_i_4__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_5__24
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__26
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_6__26_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_7__27
       (.I0(o_empty_i_10__10_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_5__24_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_7__27_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_8__27
       (.I0(o_empty_i_11__7_n_0),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(fifo_tail_reg[4]),
        .I3(fifo_tail_reg[3]),
        .I4(o_empty_i_6__26_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_8__27_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__26_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_36
   (o_empty_reg_0,
    E,
    o_empty_reg_1,
    n_in_v_reg_reg,
    \ys[2].xs[1].noc_if_inst_east\.vc_target ,
    \grant_reg[2] ,
    \grant_reg[1] ,
    \grant_reg[0] ,
    grant_base,
    o_empty_reg_2,
    o_empty_reg_3,
    \n_in_x_reg_reg[0] ,
    i_wdata,
    s_msg,
    o_empty_reg_4,
    n_in_v_reg_reg_0,
    DI,
    S,
    o_empty_reg_5,
    \grant_base_reg[0] ,
    \grant_base_reg[2] ,
    rst,
    clk,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[1][2]_36 ,
    e_v,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    out,
    \grant_base_reg[2]_0 ,
    o_empty,
    D,
    \fifo_tail_reg[4]_0 ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \gen_vc_logic[2].credits[4]_i_3__2_0 ,
    \gen_vc_logic[2].credits[4]_i_3__2_1 ,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    o_rdata,
    fifo_data_reg_0_31_30_35_i_5__8_0,
    double_grant1,
    \grant_base_reg[2]_1 ,
    \ys[2].xs[0].noc_if_inst_east\.vc_target ,
    \grant_base_reg[0]_0 ,
    fifo_data_reg_0_31_30_35_i_8__3_0);
  output o_empty_reg_0;
  output [0:0]E;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  output \grant_reg[2] ;
  output \grant_reg[1] ;
  output \grant_reg[0] ;
  output [0:0]grant_base;
  output [0:0]o_empty_reg_2;
  output o_empty_reg_3;
  output \n_in_x_reg_reg[0] ;
  output [35:0]i_wdata;
  output [35:0]s_msg;
  output o_empty_reg_4;
  output n_in_v_reg_reg_0;
  output [0:0]DI;
  output [0:0]S;
  output [0:0]o_empty_reg_5;
  output \grant_base_reg[0] ;
  output \grant_base_reg[2] ;
  input rst;
  input clk;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[1][2]_36 ;
  input [0:0]e_v;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input [2:0]out;
  input \grant_base_reg[2]_0 ;
  input o_empty;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \gen_vc_logic[2].credits[4]_i_3__2_0 ;
  input \gen_vc_logic[2].credits[4]_i_3__2_1 ;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]o_rdata;
  input [35:0]fifo_data_reg_0_31_30_35_i_5__8_0;
  input [3:0]double_grant1;
  input \grant_base_reg[2]_1 ;
  input [0:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  input \grant_base_reg[0]_0 ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__3_0;

  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire [0:0]e_v;
  wire [35:0]fifo_data_reg_0_31_30_35_i_5__8_0;
  wire fifo_data_reg_0_31_30_35_i_7__3_n_0;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__3_0;
  wire fifo_data_reg_0_31_30_35_i_8__3_n_0;
  wire \fifo_head[0]_i_1__26_n_0 ;
  wire \fifo_head[1]_i_1__26_n_0 ;
  wire \fifo_head[2]_i_1__26_n_0 ;
  wire \fifo_head[3]_i_1__26_n_0 ;
  wire \fifo_head[4]_i_1__26_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[2].credits[4]_i_3__2_0 ;
  wire \gen_vc_logic[2].credits[4]_i_3__2_1 ;
  wire \gen_vc_logic[2].credits[4]_i_4__0_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_5__0_n_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base_reg[0] ;
  wire \grant_base_reg[0]_0 ;
  wire \grant_base_reg[2] ;
  wire \grant_base_reg[2]_0 ;
  wire \grant_base_reg[2]_1 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire \i[1][2]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[0] ;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__9_n_0;
  wire o_empty_i_11__6_n_0;
  wire o_empty_i_12__0_n_0;
  wire o_empty_i_1__44_n_0;
  wire o_empty_i_2__27_n_0;
  wire o_empty_i_3__26_n_0;
  wire o_empty_i_4__27_n_0;
  wire o_empty_i_5__44_n_0;
  wire o_empty_i_6__25_n_0;
  wire o_empty_i_7__26_n_0;
  wire o_empty_i_8__26_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire [0:0]o_empty_reg_5;
  wire [35:0]o_rdata;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire \s_out_data_reg[0]_i_2__6_n_0 ;
  wire \s_out_data_reg[10]_i_2__6_n_0 ;
  wire \s_out_data_reg[11]_i_2__6_n_0 ;
  wire \s_out_data_reg[12]_i_2__6_n_0 ;
  wire \s_out_data_reg[13]_i_2__6_n_0 ;
  wire \s_out_data_reg[14]_i_2__6_n_0 ;
  wire \s_out_data_reg[15]_i_2__6_n_0 ;
  wire \s_out_data_reg[16]_i_2__6_n_0 ;
  wire \s_out_data_reg[17]_i_2__6_n_0 ;
  wire \s_out_data_reg[18]_i_2__6_n_0 ;
  wire \s_out_data_reg[19]_i_2__6_n_0 ;
  wire \s_out_data_reg[1]_i_2__6_n_0 ;
  wire \s_out_data_reg[20]_i_2__6_n_0 ;
  wire \s_out_data_reg[21]_i_2__6_n_0 ;
  wire \s_out_data_reg[22]_i_2__6_n_0 ;
  wire \s_out_data_reg[23]_i_2__6_n_0 ;
  wire \s_out_data_reg[24]_i_2__6_n_0 ;
  wire \s_out_data_reg[25]_i_2__6_n_0 ;
  wire \s_out_data_reg[26]_i_2__6_n_0 ;
  wire \s_out_data_reg[27]_i_2__6_n_0 ;
  wire \s_out_data_reg[28]_i_2__6_n_0 ;
  wire \s_out_data_reg[29]_i_2__6_n_0 ;
  wire \s_out_data_reg[2]_i_2__6_n_0 ;
  wire \s_out_data_reg[30]_i_2__6_n_0 ;
  wire \s_out_data_reg[31]_i_2__6_n_0 ;
  wire \s_out_data_reg[3]_i_2__6_n_0 ;
  wire \s_out_data_reg[4]_i_2__6_n_0 ;
  wire \s_out_data_reg[5]_i_2__6_n_0 ;
  wire \s_out_data_reg[6]_i_2__6_n_0 ;
  wire \s_out_data_reg[7]_i_2__6_n_0 ;
  wire \s_out_data_reg[8]_i_2__6_n_0 ;
  wire \s_out_data_reg[9]_i_2__6_n_0 ;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire \s_out_y_reg[0]_i_2__6_n_0 ;
  wire \s_out_y_reg[1]_i_2__8_n_0 ;
  wire \s_out_y_reg[1]_i_3__2_n_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_i_6__4_n_0;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [0:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  wire [2:2]\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3_0[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3_0[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3_0[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__26
       (.I0(\grant_reg[2] ),
        .O(\ys[2].xs[1].noc_if_inst_east\.vc_target [2]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__27
       (.I0(\grant_reg[1] ),
        .O(\ys[2].xs[1].noc_if_inst_east\.vc_target [1]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__28
       (.I0(\grant_reg[0] ),
        .O(\ys[2].xs[1].noc_if_inst_east\.vc_target [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__22
       (.I0(\s_out_data_reg[1]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__18
       (.I0(\s_out_data_reg[0]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__8
       (.I0(\s_out_data_reg[3]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__8
       (.I0(\s_out_data_reg[2]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__8
       (.I0(\s_out_data_reg[5]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__8
       (.I0(\s_out_data_reg[4]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3_0[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3_0[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3_0[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__8
       (.I0(\s_out_data_reg[13]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__8
       (.I0(\s_out_data_reg[12]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__8
       (.I0(\s_out_data_reg[15]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__8
       (.I0(\s_out_data_reg[14]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__8
       (.I0(\s_out_data_reg[17]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__8
       (.I0(\s_out_data_reg[16]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3_0[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3_0[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3_0[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__8
       (.I0(\s_out_data_reg[19]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__8
       (.I0(\s_out_data_reg[18]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__8
       (.I0(\s_out_data_reg[21]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__8
       (.I0(\s_out_data_reg[20]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__8
       (.I0(\s_out_data_reg[23]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__8
       (.I0(\s_out_data_reg[22]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3_0[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3_0[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3_0[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__8
       (.I0(\s_out_data_reg[25]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__8
       (.I0(\s_out_data_reg[24]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__8
       (.I0(\s_out_data_reg[27]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__8
       (.I0(\s_out_data_reg[26]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__8
       (.I0(\s_out_data_reg[29]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__8
       (.I0(\s_out_data_reg[28]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3_0[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3_0[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3_0[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__8
       (.I0(\s_out_data_reg[31]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__8
       (.I0(\s_out_data_reg[30]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__8
       (.I0(\s_out_y_reg[1]_i_2__8_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__8
       (.I0(\s_out_y_reg[0]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__8
       (.I0(fifo_data_reg_0_31_30_35_i_7__3_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'h74)) 
    fifo_data_reg_0_31_30_35_i_6__8
       (.I0(fifo_data_reg_0_31_30_35_i_8__3_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[0]),
        .O(i_wdata[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_7__3
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[35]),
        .O(fifo_data_reg_0_31_30_35_i_7__3_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    fifo_data_reg_0_31_30_35_i_8__3
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(fifo_data_reg_0_31_30_35_i_5__8_0[34]),
        .I5(Q[0]),
        .O(fifo_data_reg_0_31_30_35_i_8__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__3_0[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__3_0[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__3_0[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__8
       (.I0(\s_out_data_reg[7]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__8
       (.I0(\s_out_data_reg[6]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__8
       (.I0(\s_out_data_reg[9]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__8
       (.I0(\s_out_data_reg[8]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__8
       (.I0(\s_out_data_reg[11]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__8
       (.I0(\s_out_data_reg[10]_i_2__6_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__26 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__26 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__26 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__26 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__26 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__26_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__26_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__26_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__26_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__26_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__26_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__19 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(o_empty_reg_3),
        .O(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__11 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__26 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__26 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__11 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__26 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \gen_vc_logic[0].credits[4]_i_3__1 
       (.I0(\gen_vc_logic[2].credits[4]_i_4__0_n_0 ),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[0]),
        .O(\grant_reg[0] ));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \gen_vc_logic[1].credits[4]_i_3__1 
       (.I0(\gen_vc_logic[2].credits[4]_i_4__0_n_0 ),
        .I1(Q[1]),
        .I2(\grant_base_reg[2]_0 ),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[1]),
        .O(\grant_reg[1] ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \gen_vc_logic[2].credits[4]_i_1__13 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(o_empty_reg_3),
        .I3(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_5));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \gen_vc_logic[2].credits[4]_i_3__2 
       (.I0(\gen_vc_logic[2].credits[4]_i_4__0_n_0 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[2]),
        .O(\grant_reg[2] ));
  LUT4 #(
    .INIT(16'h0051)) 
    \gen_vc_logic[2].credits[4]_i_3__3 
       (.I0(\gen_vc_logic[2].credits[4]_i_4__0_n_0 ),
        .I1(\n_in_x_reg_reg[0] ),
        .I2(\gen_vc_logic[2].credits[4]_i_5__0_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .O(o_empty_reg_3));
  LUT5 #(
    .INIT(32'h22222022)) 
    \gen_vc_logic[2].credits[4]_i_4__0 
       (.I0(\gen_vc_logic[2].credits[4]_i_5__0_n_0 ),
        .I1(\gen_vc_logic[2].credits[4]_i_3__2_0 ),
        .I2(\grant_base_reg[2]_0 ),
        .I3(Q[1]),
        .I4(\gen_vc_logic[2].credits[4]_i_3__2_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_vc_logic[2].credits[4]_i_5__0 
       (.I0(fifo_data_reg_0_31_30_35_i_7__3_n_0),
        .I1(fifo_data_reg_0_31_30_35_i_8__3_n_0),
        .O(\gen_vc_logic[2].credits[4]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \grant[2]_i_1__11 
       (.I0(o_empty_reg_0),
        .I1(double_grant1[3]),
        .I2(double_grant1[1]),
        .O(o_empty_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888DDD)) 
    \grant_base[0]_i_1__0 
       (.I0(o_empty_reg_3),
        .I1(\grant_base_reg[0]_0 ),
        .I2(double_grant1[1]),
        .I3(double_grant1[3]),
        .I4(o_empty_reg_0),
        .I5(grant_base),
        .O(\grant_base_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000088888DDD)) 
    \grant_base[2]_i_1__0 
       (.I0(o_empty_reg_3),
        .I1(\grant_base_reg[2]_1 ),
        .I2(double_grant1[0]),
        .I3(double_grant1[2]),
        .I4(\grant_base_reg[2]_0 ),
        .I5(grant_base),
        .O(\grant_base_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_4__0 
       (.I0(rst),
        .I1(D[0]),
        .I2(D[1]),
        .I3(o_empty_reg_2),
        .I4(o_empty_reg_3),
        .O(grant_base));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_6__5 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_9__8 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_1 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    o_empty_i_10__9
       (.I0(fifo_tail_reg[1]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[0] ),
        .I4(fifo_tail_reg[2]),
        .O(o_empty_i_10__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_11__6
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_11__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    o_empty_i_12__0
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .O(o_empty_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hFFFB0400AEAEAAAA)) 
    o_empty_i_1__44
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(o_empty_reg_3),
        .I3(o_empty_i_2__27_n_0),
        .I4(o_empty_i_3__26_n_0),
        .I5(\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_i_1__44_n_0));
  LUT6 #(
    .INIT(64'h1001022002200110)) 
    o_empty_i_2__27
       (.I0(\fifo_head[3]_i_1__26_n_0 ),
        .I1(o_empty_i_4__27_n_0),
        .I2(o_empty_i_5__44_n_0),
        .I3(fifo_tail_reg[4]),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_6__25_n_0),
        .O(o_empty_i_2__27_n_0));
  LUT6 #(
    .INIT(64'h28283C003C003C00)) 
    o_empty_i_3__26
       (.I0(o_empty_i_7__26_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(o_empty_i_8__26_n_0),
        .I4(e_v),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(o_empty_i_3__26_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    o_empty_i_4__27
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[0]),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_4__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    o_empty_i_5__44
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__25
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_6__25_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_7__26
       (.I0(o_empty_i_10__9_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_11__6_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_7__26_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_8__26
       (.I0(o_empty_i_12__0_n_0),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(fifo_tail_reg[4]),
        .I3(fifo_tail_reg[3]),
        .I4(o_empty_i_6__25_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_8__26_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__44_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT6 #(
    .INIT(64'hFFFF005151510051)) 
    o_v_reg_i_2__8
       (.I0(o_empty_reg_4),
        .I1(\s_out_y_reg[1]_i_2__8_n_0 ),
        .I2(\s_out_y_reg[0]_i_2__6_n_0 ),
        .I3(n_in_v_reg),
        .I4(o_v_reg_reg),
        .I5(o_v_reg_reg_0),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[0]_i_1__8 
       (.I0(\s_out_data_reg[0]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [0]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__6 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[0]),
        .O(\s_out_data_reg[0]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[10]_i_1__8 
       (.I0(\s_out_data_reg[10]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [10]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__6 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[10]),
        .O(\s_out_data_reg[10]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[11]_i_1__8 
       (.I0(\s_out_data_reg[11]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [11]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__6 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[11]),
        .O(\s_out_data_reg[11]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[12]_i_1__8 
       (.I0(\s_out_data_reg[12]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [12]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__6 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[12]),
        .O(\s_out_data_reg[12]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[13]_i_1__8 
       (.I0(\s_out_data_reg[13]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [13]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__6 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[13]),
        .O(\s_out_data_reg[13]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[14]_i_1__8 
       (.I0(\s_out_data_reg[14]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [14]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__6 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[14]),
        .O(\s_out_data_reg[14]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[15]_i_1__8 
       (.I0(\s_out_data_reg[15]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [15]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__6 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[15]),
        .O(\s_out_data_reg[15]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[16]_i_1__8 
       (.I0(\s_out_data_reg[16]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [16]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__6 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[16]),
        .O(\s_out_data_reg[16]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[17]_i_1__8 
       (.I0(\s_out_data_reg[17]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [17]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__6 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[17]),
        .O(\s_out_data_reg[17]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[18]_i_1__8 
       (.I0(\s_out_data_reg[18]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [18]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__6 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[18]),
        .O(\s_out_data_reg[18]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[19]_i_1__8 
       (.I0(\s_out_data_reg[19]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [19]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__6 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[19]),
        .O(\s_out_data_reg[19]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[1]_i_1__8 
       (.I0(\s_out_data_reg[1]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [1]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__6 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[1]),
        .O(\s_out_data_reg[1]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[20]_i_1__8 
       (.I0(\s_out_data_reg[20]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [20]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__6 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[20]),
        .O(\s_out_data_reg[20]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[21]_i_1__8 
       (.I0(\s_out_data_reg[21]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [21]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__6 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[21]),
        .O(\s_out_data_reg[21]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[22]_i_1__8 
       (.I0(\s_out_data_reg[22]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [22]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__6 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[22]),
        .O(\s_out_data_reg[22]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[23]_i_1__8 
       (.I0(\s_out_data_reg[23]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [23]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__6 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[23]),
        .O(\s_out_data_reg[23]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[24]_i_1__8 
       (.I0(\s_out_data_reg[24]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [24]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__6 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[24]),
        .O(\s_out_data_reg[24]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[25]_i_1__8 
       (.I0(\s_out_data_reg[25]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [25]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__6 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[25]),
        .O(\s_out_data_reg[25]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[26]_i_1__8 
       (.I0(\s_out_data_reg[26]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [26]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__6 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[26]),
        .O(\s_out_data_reg[26]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[27]_i_1__8 
       (.I0(\s_out_data_reg[27]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [27]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__6 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[27]),
        .O(\s_out_data_reg[27]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[28]_i_1__8 
       (.I0(\s_out_data_reg[28]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [28]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__6 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[28]),
        .O(\s_out_data_reg[28]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[29]_i_1__8 
       (.I0(\s_out_data_reg[29]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [29]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__6 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[29]),
        .O(\s_out_data_reg[29]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[2]_i_1__8 
       (.I0(\s_out_data_reg[2]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [2]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__6 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[2]),
        .O(\s_out_data_reg[2]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[30]_i_1__8 
       (.I0(\s_out_data_reg[30]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [30]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__6 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[30]),
        .O(\s_out_data_reg[30]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[31]_i_1__8 
       (.I0(\s_out_data_reg[31]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [31]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__6 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[31]),
        .O(\s_out_data_reg[31]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[3]_i_1__8 
       (.I0(\s_out_data_reg[3]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [3]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__6 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[3]),
        .O(\s_out_data_reg[3]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[4]_i_1__8 
       (.I0(\s_out_data_reg[4]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [4]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__6 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[4]),
        .O(\s_out_data_reg[4]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[5]_i_1__8 
       (.I0(\s_out_data_reg[5]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [5]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__6 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[5]),
        .O(\s_out_data_reg[5]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[6]_i_1__8 
       (.I0(\s_out_data_reg[6]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [6]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__6 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[6]),
        .O(\s_out_data_reg[6]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[7]_i_1__8 
       (.I0(\s_out_data_reg[7]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [7]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__6 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[7]),
        .O(\s_out_data_reg[7]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[8]_i_1__8 
       (.I0(\s_out_data_reg[8]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [8]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__6 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[8]),
        .O(\s_out_data_reg[8]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[9]_i_1__8 
       (.I0(\s_out_data_reg[9]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [9]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__6 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[9]),
        .O(\s_out_data_reg[9]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEEEEE)) 
    \s_out_x_reg[0]_i_1__8 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[0]),
        .I2(n_msg[34]),
        .I3(n_in_v_reg),
        .I4(n_msg[33]),
        .I5(n_msg[32]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \s_out_x_reg[1]_i_1__8 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[1]),
        .I2(n_in_v_reg),
        .I3(n_msg[33]),
        .I4(n_msg[32]),
        .I5(n_msg[35]),
        .O(s_msg[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[0]_i_1__8 
       (.I0(\s_out_y_reg[0]_i_2__6_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_y_reg_reg[1] [0]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[32]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__6 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[32]),
        .O(\s_out_y_reg[0]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[1]_i_1__8 
       (.I0(\s_out_y_reg[1]_i_2__8_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__2_n_0 ),
        .I2(\s_out_y_reg_reg[1] [1]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[33]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__8 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__8_0[33]),
        .O(\s_out_y_reg[1]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F755F7F7)) 
    \s_out_y_reg[1]_i_3__2 
       (.I0(n_in_v_reg),
        .I1(n_msg[33]),
        .I2(n_msg[32]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .I5(o_empty_reg_4),
        .O(\s_out_y_reg[1]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hD0DDFFFF)) 
    \s_out_y_reg[1]_i_4__0 
       (.I0(n_msg[34]),
        .I1(n_msg[35]),
        .I2(n_msg[32]),
        .I3(n_msg[33]),
        .I4(n_in_v_reg),
        .O(\n_in_x_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hAAEFAAEFAAAAAAEF)) 
    waiting_for_ack_i_10__1
       (.I0(\gen_vc_logic[2].credits[4]_i_5__0_n_0 ),
        .I1(\grant_base_reg[2]_0 ),
        .I2(Q[1]),
        .I3(waiting_for_ack_i_6__4_n_0),
        .I4(Q[0]),
        .I5(o_empty),
        .O(o_empty_reg_4));
  LUT6 #(
    .INIT(64'h111111F1FFFFFFFF)) 
    waiting_for_ack_i_1__8
       (.I0(o_empty_reg_1),
        .I1(waiting_for_ack_reg),
        .I2(waiting_for_ack_reg_0[0]),
        .I3(waiting_for_ack_reg_0[1]),
        .I4(n_in_v_reg_reg),
        .I5(\i[1][2]_36 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAA20AA20AAAAAA20)) 
    waiting_for_ack_i_3__8
       (.I0(\gen_vc_logic[2].credits[4]_i_4__0_n_0 ),
        .I1(\grant_base_reg[2]_0 ),
        .I2(Q[1]),
        .I3(waiting_for_ack_i_6__4_n_0),
        .I4(Q[0]),
        .I5(o_empty),
        .O(o_empty_reg_1));
  LUT6 #(
    .INIT(64'h08AA0808FFFFFFFF)) 
    waiting_for_ack_i_5__8
       (.I0(n_in_v_reg),
        .I1(n_msg[33]),
        .I2(n_msg[32]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .I5(o_empty_reg_4),
        .O(n_in_v_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    waiting_for_ack_i_6__4
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(waiting_for_ack_i_6__4_n_0));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_4
   (o_empty_reg_0,
    E,
    \i_vc_r_reg[0] ,
    \ys[3].xs[2].noc_if_inst_east\.vc_target ,
    \grant_reg[2] ,
    \grant_reg[1] ,
    o_empty_reg_1,
    o_empty_reg_2,
    D,
    o_empty_reg_3,
    CO,
    o_empty_reg_4,
    \i_vc_r_reg[0]_0 ,
    \grant_base_reg[0] ,
    \grant_base_reg[1] ,
    \grant_base_reg[2] ,
    o_rdata,
    rst,
    clk,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    waiting_for_ack_reg_1,
    \i[2][3]_36 ,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    out,
    \fifo_head_reg[0]_0 ,
    Q,
    \grant_base_reg[0]_0 ,
    \grant_base_reg[2]_0 ,
    \fifo_head_reg[0]_1 ,
    waiting_for_ack_reg_2,
    waiting_for_ack_reg_3,
    fifo_data_reg_0_31_30_35_i_1__13,
    \grant_base_reg[2]_1 ,
    \fifo_tail_reg[0]_0 ,
    fifo_data_reg_0_31_0_5_i_9__11_0,
    O,
    DI,
    S,
    \ys[3].xs[1].noc_if_inst_east\.vc_target ,
    o_empty_reg_5,
    o_empty_reg_6,
    \fifo_head_reg[0]_2 ,
    \grant_base_reg[0]_1 ,
    \grant_base_reg[1]_0 ,
    \grant_base_reg[2]_2 ,
    fifo_data_reg_0_31_30_35_i_8__5);
  output o_empty_reg_0;
  output [0:0]E;
  output \i_vc_r_reg[0] ;
  output [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  output \grant_reg[2] ;
  output \grant_reg[1] ;
  output o_empty_reg_1;
  output o_empty_reg_2;
  output [0:0]D;
  output o_empty_reg_3;
  output [0:0]CO;
  output [1:0]o_empty_reg_4;
  output \i_vc_r_reg[0]_0 ;
  output \grant_base_reg[0] ;
  output \grant_base_reg[1] ;
  output \grant_base_reg[2] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [1:0]waiting_for_ack_reg;
  input waiting_for_ack_reg_0;
  input waiting_for_ack_reg_1;
  input \i[2][3]_36 ;
  input [0:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input [2:0]out;
  input \fifo_head_reg[0]_0 ;
  input [2:0]Q;
  input \grant_base_reg[0]_0 ;
  input \grant_base_reg[2]_0 ;
  input \fifo_head_reg[0]_1 ;
  input waiting_for_ack_reg_2;
  input waiting_for_ack_reg_3;
  input fifo_data_reg_0_31_30_35_i_1__13;
  input [1:0]\grant_base_reg[2]_1 ;
  input \fifo_tail_reg[0]_0 ;
  input fifo_data_reg_0_31_0_5_i_9__11_0;
  input [1:0]O;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input \fifo_head_reg[0]_2 ;
  input \grant_base_reg[0]_1 ;
  input \grant_base_reg[1]_0 ;
  input \grant_base_reg[2]_2 ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__5;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire [0:0]e_v;
  wire fifo_data_reg_0_31_0_5_i_11__2_n_0;
  wire fifo_data_reg_0_31_0_5_i_9__11_0;
  wire fifo_data_reg_0_31_0_5_i_9__11_n_0;
  wire fifo_data_reg_0_31_30_35_i_1__13;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__5;
  wire [4:0]fifo_head_reg;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg[0]_1 ;
  wire \fifo_head_reg[0]_2 ;
  wire [4:0]fifo_tail;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].req_reg ;
  wire [2:2]grant_base;
  wire \grant_base[2]_i_11__9_n_0 ;
  wire \grant_base[2]_i_8__9_n_0 ;
  wire \grant_base_reg[0] ;
  wire \grant_base_reg[0]_0 ;
  wire \grant_base_reg[0]_1 ;
  wire \grant_base_reg[1] ;
  wire \grant_base_reg[1]_0 ;
  wire \grant_base_reg[2] ;
  wire \grant_base_reg[2]_0 ;
  wire [1:0]\grant_base_reg[2]_1 ;
  wire \grant_base_reg[2]_2 ;
  wire \grant_base_reg[2]_i_2__1_n_1 ;
  wire \grant_base_reg[2]_i_2__1_n_2 ;
  wire \grant_base_reg[2]_i_2__1_n_3 ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire \i[2][3]_36 ;
  wire \i_vc_r_reg[0] ;
  wire \i_vc_r_reg[0]_0 ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__14_n_0;
  wire o_empty_i_11__11_n_0;
  wire o_empty_i_1__39_n_0;
  wire o_empty_i_2__41_n_0;
  wire o_empty_i_3__43_n_0;
  wire o_empty_i_4__41_n_0;
  wire o_empty_i_5__38_n_0;
  wire o_empty_i_7__41_n_0;
  wire o_empty_i_7__42_n_0;
  wire o_empty_i_8__41_n_0;
  wire o_empty_i_9__43_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire [1:0]o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire [35:0]o_rdata;
  wire [2:0]out;
  wire rst;
  wire [1:0]waiting_for_ack_reg;
  wire waiting_for_ack_reg_0;
  wire waiting_for_ack_reg_1;
  wire waiting_for_ack_reg_2;
  wire waiting_for_ack_reg_3;
  wire [0:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h5510551055555510)) 
    fifo_data_reg_0_31_0_5_i_10__10
       (.I0(fifo_data_reg_0_31_0_5_i_9__11_n_0),
        .I1(\grant_base_reg[2]_0 ),
        .I2(Q[1]),
        .I3(fifo_data_reg_0_31_30_35_i_1__13),
        .I4(Q[0]),
        .I5(o_empty),
        .O(o_empty_reg_2));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    fifo_data_reg_0_31_0_5_i_11__2
       (.I0(\fifo_head_reg[0]_0 ),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(fifo_data_reg_0_31_0_5_i_9__11_0),
        .I4(Q[2]),
        .I5(\grant_base_reg[0]_0 ),
        .O(fifo_data_reg_0_31_0_5_i_11__2_n_0));
  LUT6 #(
    .INIT(64'h0808080808C80808)) 
    fifo_data_reg_0_31_0_5_i_1__41
       (.I0(out[0]),
        .I1(\fifo_head_reg[0]_0 ),
        .I2(\i_vc_r_reg[0] ),
        .I3(fifo_data_reg_0_31_0_5_i_9__11_n_0),
        .I4(Q[0]),
        .I5(o_empty),
        .O(\ys[3].xs[2].noc_if_inst_east\.vc_target [0]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__42
       (.I0(\grant_reg[2] ),
        .O(\ys[3].xs[2].noc_if_inst_east\.vc_target [2]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__43
       (.I0(\grant_reg[1] ),
        .O(\ys[3].xs[2].noc_if_inst_east\.vc_target [1]));
  LUT5 #(
    .INIT(32'hAABAFFFF)) 
    fifo_data_reg_0_31_0_5_i_9__11
       (.I0(fifo_data_reg_0_31_0_5_i_11__2_n_0),
        .I1(\grant_base_reg[2]_0 ),
        .I2(Q[1]),
        .I3(\fifo_head_reg[0]_2 ),
        .I4(\fifo_tail_reg[0]_0 ),
        .O(fifo_data_reg_0_31_0_5_i_9__11_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__41 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__41 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__41 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__41 
       (.I0(fifo_head_reg[3]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[2]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__41 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__31 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__41 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__41 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__17 
       (.I0(fifo_tail[3]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[2]),
        .O(next_fifo_tail[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[4]_i_1__46 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(o_empty_reg_3),
        .O(o_empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_2 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT6 #(
    .INIT(64'hFFDD000DFFDDFFDD)) 
    \gen_vc_logic[1].credits[4]_i_3__2 
       (.I0(Q[1]),
        .I1(\grant_base_reg[2]_0 ),
        .I2(o_empty_reg_1),
        .I3(fifo_data_reg_0_31_0_5_i_9__11_n_0),
        .I4(\fifo_head_reg[0]_1 ),
        .I5(out[1]),
        .O(\grant_reg[1] ));
  LUT4 #(
    .INIT(16'h00A2)) 
    \gen_vc_logic[1].credits[4]_i_3__3 
       (.I0(fifo_data_reg_0_31_0_5_i_9__11_n_0),
        .I1(waiting_for_ack_reg_0),
        .I2(\fifo_tail_reg[0]_0 ),
        .I3(o_empty_reg_1),
        .O(o_empty_reg_3));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    \gen_vc_logic[1].credits[4]_i_5 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\grant_base_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\grant_base_reg[2]_0 ),
        .O(o_empty_reg_1));
  LUT5 #(
    .INIT(32'hFB00FBFB)) 
    \gen_vc_logic[2].credits[4]_i_3__4 
       (.I0(fifo_data_reg_0_31_0_5_i_9__11_n_0),
        .I1(Q[2]),
        .I2(\grant_base_reg[0]_0 ),
        .I3(\i_vc_r_reg[0] ),
        .I4(out[2]),
        .O(\grant_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \grant[0]_i_1__13 
       (.I0(o_empty),
        .I1(double_grant1[3]),
        .I2(double_grant1[0]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888DDD)) 
    \grant_base[0]_i_1__1 
       (.I0(o_empty_reg_3),
        .I1(\grant_base_reg[0]_1 ),
        .I2(o_empty_reg_4[1]),
        .I3(O[1]),
        .I4(\grant_base_reg[0]_0 ),
        .I5(grant_base),
        .O(\grant_base_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000088888DDD)) 
    \grant_base[1]_i_1__1 
       (.I0(o_empty_reg_3),
        .I1(\grant_base_reg[1]_0 ),
        .I2(double_grant1[0]),
        .I3(double_grant1[3]),
        .I4(o_empty),
        .I5(grant_base),
        .O(\grant_base_reg[1] ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_11__9 
       (.I0(o_empty),
        .I1(\grant_base_reg[0]_1 ),
        .O(\grant_base[2]_i_11__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088888DDD)) 
    \grant_base[2]_i_1__1 
       (.I0(o_empty_reg_3),
        .I1(\grant_base_reg[2]_2 ),
        .I2(o_empty_reg_4[0]),
        .I3(O[0]),
        .I4(\grant_base_reg[2]_0 ),
        .I5(grant_base),
        .O(\grant_base_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_4__1 
       (.I0(rst),
        .I1(D),
        .I2(\grant_base_reg[2]_1 [0]),
        .I3(\grant_base_reg[2]_1 [1]),
        .I4(o_empty_reg_3),
        .O(grant_base));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_5__9 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_8__9 
       (.I0(o_empty),
        .O(\grant_base[2]_i_8__9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_2__1 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_2__1_n_1 ,\grant_base_reg[2]_i_2__1_n_2 ,\grant_base_reg[2]_i_2__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_8__9_n_0 }),
        .O({double_grant1[3],o_empty_reg_4,double_grant1[0]}),
        .S({o_empty,S,\grant_base[2]_i_11__9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__14
       (.I0(fifo_head_reg[2]),
        .I1(fifo_tail[2]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_tail[1]),
        .O(o_empty_i_10__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__11
       (.I0(fifo_tail[2]),
        .I1(fifo_head_reg[2]),
        .I2(fifo_tail[0]),
        .I3(fifo_tail[1]),
        .I4(fifo_head_reg[1]),
        .O(o_empty_i_11__11_n_0));
  LUT6 #(
    .INIT(64'h0CAAAAFF0CAAAA00)) 
    o_empty_i_1__39
       (.I0(o_empty_i_2__41_n_0),
        .I1(o_empty_i_3__43_n_0),
        .I2(o_empty_i_4__41_n_0),
        .I3(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .I4(o_empty_reg_0),
        .I5(o_empty),
        .O(o_empty_i_1__39_n_0));
  LUT6 #(
    .INIT(64'h28000000283C3C3C)) 
    o_empty_i_2__41
       (.I0(o_empty_i_5__38_n_0),
        .I1(fifo_tail[0]),
        .I2(fifo_head_reg[0]),
        .I3(e_v),
        .I4(\gen_vc_logic[0].has_credit__3 ),
        .I5(o_empty_i_7__42_n_0),
        .O(o_empty_i_2__41_n_0));
  LUT6 #(
    .INIT(64'h88AA8AAAAAAA8AAA)) 
    o_empty_i_2__44
       (.I0(o_empty_reg_5),
        .I1(o_empty_reg_6),
        .I2(out[0]),
        .I3(\fifo_head_reg[0]_0 ),
        .I4(\i_vc_r_reg[0] ),
        .I5(o_empty_i_7__41_n_0),
        .O(\i_vc_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_3__43
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_tail[2]),
        .I4(fifo_tail[1]),
        .I5(fifo_tail[0]),
        .O(o_empty_i_3__43_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_4__41
       (.I0(fifo_head_reg[4]),
        .I1(fifo_tail[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_8__41_n_0),
        .I4(fifo_tail[3]),
        .I5(o_empty_i_9__43_n_0),
        .O(o_empty_i_4__41_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_5__38
       (.I0(o_empty_i_10__14_n_0),
        .I1(fifo_tail[3]),
        .I2(fifo_head_reg[4]),
        .I3(fifo_head_reg[3]),
        .I4(o_empty_i_8__41_n_0),
        .I5(fifo_tail[4]),
        .O(o_empty_i_5__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'h04)) 
    o_empty_i_7__41
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(fifo_data_reg_0_31_0_5_i_9__11_n_0),
        .O(o_empty_i_7__41_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_7__42
       (.I0(fifo_tail[4]),
        .I1(fifo_head_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_9__43_n_0),
        .I4(fifo_tail[3]),
        .I5(o_empty_i_11__11_n_0),
        .O(o_empty_i_7__42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__41
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(o_empty_i_8__41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__43
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .O(o_empty_i_9__43_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__39_n_0),
        .Q(o_empty),
        .S(rst));
  LUT6 #(
    .INIT(64'h55555D55FFFFFFFF)) 
    waiting_for_ack_i_1__13
       (.I0(\i_vc_r_reg[0] ),
        .I1(waiting_for_ack_reg[1]),
        .I2(waiting_for_ack_reg[0]),
        .I3(waiting_for_ack_reg_0),
        .I4(waiting_for_ack_reg_1),
        .I5(\i[2][3]_36 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1FFF1F1)) 
    waiting_for_ack_i_3__13
       (.I0(o_empty_reg_1),
        .I1(fifo_data_reg_0_31_0_5_i_9__11_n_0),
        .I2(waiting_for_ack_reg_2),
        .I3(\fifo_head_reg[0]_0 ),
        .I4(out[0]),
        .I5(waiting_for_ack_reg_3),
        .O(\i_vc_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_40
   (o_empty,
    D,
    O,
    e_v1__1,
    CO,
    E,
    \grant_reg[0] ,
    o_rdata,
    rst,
    clk,
    Q,
    fifo_data_reg_0_31_0_5_i_10__5,
    fifo_data_reg_0_31_0_5_i_10__5_0,
    DI,
    S,
    o_empty_reg_0,
    w_b,
    \grant_base_reg[2]_i_4__3_0 ,
    \ys[2].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__3 );
  output o_empty;
  output [0:0]D;
  output [3:0]O;
  output e_v1__1;
  output [0:0]CO;
  output [0:0]E;
  output \grant_reg[0] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [2:0]Q;
  input fifo_data_reg_0_31_0_5_i_10__5;
  input fifo_data_reg_0_31_0_5_i_10__5_0;
  input [1:0]DI;
  input [1:0]S;
  input o_empty_reg_0;
  input w_b;
  input \grant_base_reg[2]_i_4__3_0 ;
  input [0:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__3 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire e_v1__1;
  wire fifo_data_reg_0_31_0_5_i_10__5;
  wire fifo_data_reg_0_31_0_5_i_10__5_0;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__35_n_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant_base[2]_i_15__3_n_0 ;
  wire \grant_base[2]_i_18__3_n_0 ;
  wire \grant_base_reg[2]_i_4__3_0 ;
  wire \grant_base_reg[2]_i_4__3_n_1 ;
  wire \grant_base_reg[2]_i_4__3_n_2 ;
  wire \grant_base_reg[2]_i_4__3_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty0;
  wire o_empty00_out;
  wire o_empty_i_1__22_n_0;
  wire o_empty_i_5__23_n_0;
  wire o_empty_i_6__23_n_0;
  wire o_empty_i_7__25_n_0;
  wire o_empty_i_8__25_n_0;
  wire o_empty_i_9__25_n_0;
  wire o_empty_reg_0;
  wire o_full0;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__3 ;
  wire w_b;
  wire [0:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__3 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__3 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__3 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_11__8
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__3 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__3 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__3 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__3 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__3 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__3 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__3 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__3 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__3 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__3 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__3 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__3 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__3 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__3 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__3 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__25 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__25 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__25 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__25 
       (.I0(fifo_head_reg[1]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__25 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__18 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__25 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__25 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__35 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__13 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__25 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__35_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__35_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__35_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__35_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__35_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[0].credits[4]_i_1__12 
       (.I0(\fifo_tail[3]_i_1__35_n_0 ),
        .I1(o_empty_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[0]_i_1__3 
       (.I0(O[0]),
        .I1(O[3]),
        .I2(o_empty),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__4 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_15__3 
       (.I0(o_empty),
        .O(\grant_base[2]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_18__3 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_4__3_0 ),
        .O(\grant_base[2]_i_18__3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \grant_base[2]_i_6__4 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_data_reg_0_31_0_5_i_10__5),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_10__5_0),
        .O(e_v1__1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_4__3 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_4__3_n_1 ,\grant_base_reg[2]_i_4__3_n_2 ,\grant_base_reg[2]_i_4__3_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_15__3_n_0 }),
        .O(O),
        .S({o_empty,S,\grant_base[2]_i_18__3_n_0 }));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__22
       (.I0(o_full0),
        .I1(o_empty0),
        .I2(o_empty00_out),
        .I3(o_empty_reg_0),
        .I4(\fifo_tail[3]_i_1__35_n_0 ),
        .I5(o_empty),
        .O(o_empty_i_1__22_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__25
       (.I0(next_fifo_head[3]),
        .I1(o_empty_i_5__23_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__23_n_0),
        .I5(next_fifo_head[4]),
        .O(o_full0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__25
       (.I0(fifo_head_reg[3]),
        .I1(o_empty_i_7__25_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__23_n_0),
        .I5(fifo_head_reg[4]),
        .O(o_empty0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__25
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__25_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_head_reg[4]),
        .I4(fifo_head_reg[3]),
        .I5(o_empty_i_9__25_n_0),
        .O(o_empty00_out));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__23
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(fifo_head_reg[2]),
        .I4(fifo_head_reg[1]),
        .I5(fifo_head_reg[0]),
        .O(o_empty_i_5__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__23
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__23_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__25
       (.I0(fifo_head_reg[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(fifo_head_reg[2]),
        .I5(fifo_head_reg[1]),
        .O(o_empty_i_7__25_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__25
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__25
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .O(o_empty_i_9__25_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__22_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_41
   (o_empty_reg_0,
    D,
    o_empty_reg_1,
    DI,
    o_empty_reg_2,
    \grant_reg[1] ,
    S,
    o_rdata,
    rst,
    clk,
    O,
    CO,
    \grant_reg[2] ,
    o_empty_reg_3,
    Q,
    w_b,
    \grant_base_reg[2]_i_4__3 ,
    \ys[2].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__3 );
  output o_empty_reg_0;
  output [0:0]D;
  output [1:0]o_empty_reg_1;
  output [0:0]DI;
  output [0:0]o_empty_reg_2;
  output \grant_reg[1] ;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]O;
  input [0:0]CO;
  input \grant_reg[2] ;
  input o_empty_reg_3;
  input [0:0]Q;
  input w_b;
  input \grant_base_reg[2]_i_4__3 ;
  input [0:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__3 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire \fifo_head[0]_i_1__24_n_0 ;
  wire \fifo_head[1]_i_1__24_n_0 ;
  wire \fifo_head[2]_i_1__24_n_0 ;
  wire \fifo_head[3]_i_1__24_n_0 ;
  wire \fifo_head[4]_i_1__24_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__36_n_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_3__4_n_3 ;
  wire \grant_base_reg[2]_i_4__3 ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_1__23_n_0;
  wire o_empty_i_2__24_n_0;
  wire o_empty_i_3__24_n_0;
  wire o_empty_i_4__24_n_0;
  wire o_empty_i_5__22_n_0;
  wire o_empty_i_6__22_n_0;
  wire o_empty_i_7__24_n_0;
  wire o_empty_i_8__24_n_0;
  wire o_empty_i_9__24_n_0;
  wire o_empty_reg_0;
  wire [1:0]o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__3 ;
  wire w_b;
  wire [0:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__4_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__3 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__3 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__3 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__3 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__3 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__3 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__3 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__3 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__3 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__3 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__3 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__3 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__24 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__24 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__24 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__24 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__24 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__24_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__24_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__24_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__24_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__24_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__24_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__17 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__24 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__24 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__36 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__12 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__24 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__36_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__36_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__36_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__36_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__36_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[1].credits[4]_i_1__10 
       (.I0(\fifo_tail[3]_i_1__36_n_0 ),
        .I1(o_empty_reg_3),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[1]_i_1__3 
       (.I0(O),
        .I1(o_empty_reg_1[0]),
        .I2(o_empty_reg_0),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_11__3 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_14__3 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_17__3 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__3 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_19__3 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .O(\grant_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__4 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__4_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__4_O_UNCONNECTED [3:2],o_empty_reg_1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__23
       (.I0(o_empty_i_2__24_n_0),
        .I1(o_empty_i_3__24_n_0),
        .I2(o_empty_i_4__24_n_0),
        .I3(o_empty_reg_3),
        .I4(\fifo_tail[3]_i_1__36_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__23_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__24
       (.I0(\fifo_head[3]_i_1__24_n_0 ),
        .I1(o_empty_i_5__22_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__22_n_0),
        .I5(\fifo_head[4]_i_1__24_n_0 ),
        .O(o_empty_i_2__24_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__24
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__24_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__22_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__24_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__24
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__24_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__24_n_0),
        .O(o_empty_i_4__24_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__22
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__22
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__22_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__24
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__24_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__24
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__24
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__24_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__23_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_42
   (o_empty_reg_0,
    dor_o_v,
    o_empty_reg_1,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    grant_base,
    w_b,
    o_empty_reg_2,
    DI,
    e_v114_out,
    i_wdata,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    S,
    rst,
    clk,
    e_v120_out,
    \i[0][2]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    e_v1__1,
    n_in_v_reg,
    s_v3_out,
    D,
    \fifo_tail_reg[4]_0 ,
    e_v213_in,
    fifo_data_reg_0_31_0_5_i_2__19,
    fifo_data_reg_0_31_0_5_i_8__5,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty,
    o_rdata,
    \s_out_x_reg_reg[1]_0 ,
    double_grant1,
    o_empty_reg_7,
    \grant_base_reg[2]_i_4__3 ,
    \ys[2].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__3_0 );
  output o_empty_reg_0;
  output dor_o_v;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output [0:0]grant_base;
  output w_b;
  output [0:0]o_empty_reg_2;
  output [0:0]DI;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output o_empty_reg_5;
  output [0:0]o_empty_reg_6;
  output [0:0]S;
  input rst;
  input clk;
  input e_v120_out;
  input \i[0][2]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input e_v1__1;
  input n_in_v_reg;
  input s_v3_out;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input e_v213_in;
  input fifo_data_reg_0_31_0_5_i_2__19;
  input fifo_data_reg_0_31_0_5_i_8__5;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty;
  input [35:0]o_rdata;
  input [35:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]double_grant1;
  input o_empty_reg_7;
  input \grant_base_reg[2]_i_4__3 ;
  input [0:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__3_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire \dor_credit_inst/e_v117_out ;
  wire dor_o_v;
  wire dor_w2e;
  wire [1:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v1__1;
  wire e_v213_in;
  wire e_v216_in;
  wire fifo_data_reg_0_31_0_5_i_2__19;
  wire fifo_data_reg_0_31_0_5_i_4__19_n_0;
  wire fifo_data_reg_0_31_0_5_i_8__5;
  wire \fifo_head[0]_i_1__23_n_0 ;
  wire \fifo_head[1]_i_1__23_n_0 ;
  wire \fifo_head[2]_i_1__23_n_0 ;
  wire \fifo_head[3]_i_1__23_n_0 ;
  wire \fifo_head[4]_i_1__23_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__37_n_0 ;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_8__4_n_0 ;
  wire \grant_base_reg[2]_i_4__3 ;
  wire \i[0][2]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__24_n_0;
  wire o_empty_i_2__23_n_0;
  wire o_empty_i_3__23_n_0;
  wire o_empty_i_4__23_n_0;
  wire o_empty_i_5__21_n_0;
  wire o_empty_i_6__21_n_0;
  wire o_empty_i_7__23_n_0;
  wire o_empty_i_8__23_n_0;
  wire o_empty_i_9__23_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire [0:0]o_empty_reg_6;
  wire o_empty_reg_7;
  wire [35:0]o_rdata;
  wire o_v_reg_i_5__7_n_0;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__3_0 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [35:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [31:0]w_in_data;
  wire [1:0]w_in_x;
  wire [1:0]w_in_y;
  wire [0:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3_0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__3_0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__3_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_10__5
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__4_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_8__5),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(e_v216_in),
        .O(o_empty_reg_5));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__21
       (.I0(w_in_data[1]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__15
       (.I0(w_in_data[0]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__16
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__4_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_4__19_n_0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(e_v216_in),
        .O(o_empty_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__17
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__4_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_2__19),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(e_v216_in),
        .O(o_empty_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_4__19
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(fifo_data_reg_0_31_0_5_i_4__19_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__7
       (.I0(w_in_data[3]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__7
       (.I0(w_in_data[2]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__7
       (.I0(w_in_data[5]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__7
       (.I0(w_in_data[4]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  LUT5 #(
    .INIT(32'h00000002)) 
    fifo_data_reg_0_31_0_5_i_9__5
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\fifo_tail_reg[4]_0 ),
        .I3(\grant_base[2]_i_8__4_n_0 ),
        .I4(e_v216_in),
        .O(dor_w2e));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3_0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__3_0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__3_0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__7
       (.I0(w_in_data[13]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__7
       (.I0(w_in_data[12]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__7
       (.I0(w_in_data[15]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__7
       (.I0(w_in_data[14]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__7
       (.I0(w_in_data[17]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__7
       (.I0(w_in_data[16]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3_0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__3_0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__3_0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__7
       (.I0(w_in_data[19]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__7
       (.I0(w_in_data[18]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__7
       (.I0(w_in_data[21]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__7
       (.I0(w_in_data[20]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__7
       (.I0(w_in_data[23]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__7
       (.I0(w_in_data[22]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3_0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__3_0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__3_0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__7
       (.I0(w_in_data[25]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__7
       (.I0(w_in_data[24]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__7
       (.I0(w_in_data[27]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__7
       (.I0(w_in_data[26]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__7
       (.I0(w_in_data[29]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__7
       (.I0(w_in_data[28]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3_0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__3_0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__3_0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__7
       (.I0(w_in_data[31]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__7
       (.I0(w_in_data[30]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__7
       (.I0(w_in_y[1]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__7
       (.I0(w_in_y[0]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__7
       (.I0(w_in_x[1]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6__7
       (.I0(w_in_x[0]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(i_wdata[34]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__3_0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__3_0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__3_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__7
       (.I0(w_in_data[7]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__7
       (.I0(w_in_data[6]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__7
       (.I0(w_in_data[9]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__7
       (.I0(w_in_data[8]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__7
       (.I0(w_in_data[11]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__7
       (.I0(w_in_data[10]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__23 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__23 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__23 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__23 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__23 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__23_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__23_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__23_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__23_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__23_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[2].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__23_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__16 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__23 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__23 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__37 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__11 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__23 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__37_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__37_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__37_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__37_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__37_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[2].credits[4]_i_1__8 
       (.I0(\fifo_tail[3]_i_1__37_n_0 ),
        .I1(o_empty_reg_7),
        .O(o_empty_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[2]_i_1__3 
       (.I0(double_grant1[0]),
        .I1(double_grant1[1]),
        .I2(o_empty_reg_0),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \grant_base[2]_i_10__3 
       (.I0(w_in_x[1]),
        .I1(w_in_x[0]),
        .I2(w_in_y[0]),
        .I3(w_in_y[1]),
        .O(\dor_credit_inst/e_v117_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_13__3 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_16__3 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__3 ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAA0000AAA800A8)) 
    \grant_base[2]_i_2__6 
       (.I0(e_v1__1),
        .I1(\fifo_tail_reg[4]_0 ),
        .I2(\grant_base[2]_i_8__4_n_0 ),
        .I3(e_v216_in),
        .I4(n_in_v_reg_reg),
        .I5(\dor_credit_inst/e_v117_out ),
        .O(w_b));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_5__4 
       (.I0(rst),
        .I1(w_b),
        .I2(D[0]),
        .I3(o_empty_reg_2),
        .I4(D[1]),
        .O(grant_base));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \grant_base[2]_i_8__4 
       (.I0(\gen_vc_logic[2].has_credit__3 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(Q[0]),
        .I5(o_empty),
        .O(\grant_base[2]_i_8__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_base[2]_i_9__3 
       (.I0(w_in_x[0]),
        .I1(w_in_x[1]),
        .O(e_v216_in));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__24
       (.I0(o_empty_i_2__23_n_0),
        .I1(o_empty_i_3__23_n_0),
        .I2(o_empty_i_4__23_n_0),
        .I3(o_empty_reg_7),
        .I4(\fifo_tail[3]_i_1__37_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__24_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__23
       (.I0(\fifo_head[3]_i_1__23_n_0 ),
        .I1(o_empty_i_5__21_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__21_n_0),
        .I5(\fifo_head[4]_i_1__23_n_0 ),
        .O(o_empty_i_2__23_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__23
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__23_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__21_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__23_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__23
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__23_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__23_n_0),
        .O(o_empty_i_4__23_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__21
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__21
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__21_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__23
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__23_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__23
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__23
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__23_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__24_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    o_v_reg_i_1__7
       (.I0(o_empty_reg_1),
        .I1(n_in_v_reg_reg),
        .I2(e_v120_out),
        .I3(\i[0][2]_36 ),
        .I4(o_v_reg_i_5__7_n_0),
        .O(dor_o_v));
  LUT5 #(
    .INIT(32'h22220002)) 
    o_v_reg_i_2__7
       (.I0(e_v1__1),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(w_in_x[0]),
        .I4(\dor_credit_inst/e_v117_out ),
        .O(o_empty_reg_1));
  LUT5 #(
    .INIT(32'h080808AA)) 
    o_v_reg_i_3__7
       (.I0(n_in_v_reg),
        .I1(n_msg[33]),
        .I2(n_msg[32]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    o_v_reg_i_5__7
       (.I0(n_in_v_reg_reg),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(e_v1__1),
        .I3(n_in_v_reg),
        .I4(n_msg[32]),
        .I5(n_msg[33]),
        .O(o_v_reg_i_5__7_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[0]_i_1__7 
       (.I0(n_msg[0]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__5 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [0]),
        .O(w_in_data[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[10]_i_1__7 
       (.I0(n_msg[10]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[10]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__5 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [10]),
        .O(w_in_data[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[11]_i_1__7 
       (.I0(n_msg[11]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[11]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__5 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [11]),
        .O(w_in_data[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[12]_i_1__7 
       (.I0(n_msg[12]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[12]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__5 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [12]),
        .O(w_in_data[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[13]_i_1__7 
       (.I0(n_msg[13]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[13]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__5 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [13]),
        .O(w_in_data[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[14]_i_1__7 
       (.I0(n_msg[14]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[14]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__5 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [14]),
        .O(w_in_data[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[15]_i_1__7 
       (.I0(n_msg[15]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[15]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__5 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [15]),
        .O(w_in_data[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[16]_i_1__7 
       (.I0(n_msg[16]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[16]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__5 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [16]),
        .O(w_in_data[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[17]_i_1__7 
       (.I0(n_msg[17]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[17]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__5 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [17]),
        .O(w_in_data[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[18]_i_1__7 
       (.I0(n_msg[18]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[18]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__5 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [18]),
        .O(w_in_data[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[19]_i_1__7 
       (.I0(n_msg[19]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[19]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__5 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [19]),
        .O(w_in_data[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[1]_i_1__7 
       (.I0(n_msg[1]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__5 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [1]),
        .O(w_in_data[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[20]_i_1__7 
       (.I0(n_msg[20]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[20]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__5 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [20]),
        .O(w_in_data[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[21]_i_1__7 
       (.I0(n_msg[21]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[21]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__5 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [21]),
        .O(w_in_data[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[22]_i_1__7 
       (.I0(n_msg[22]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[22]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__5 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [22]),
        .O(w_in_data[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[23]_i_1__7 
       (.I0(n_msg[23]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[23]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__5 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [23]),
        .O(w_in_data[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[24]_i_1__7 
       (.I0(n_msg[24]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[24]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__5 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [24]),
        .O(w_in_data[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[25]_i_1__7 
       (.I0(n_msg[25]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[25]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__5 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [25]),
        .O(w_in_data[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[26]_i_1__7 
       (.I0(n_msg[26]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[26]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__5 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [26]),
        .O(w_in_data[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[27]_i_1__7 
       (.I0(n_msg[27]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[27]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__5 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [27]),
        .O(w_in_data[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[28]_i_1__7 
       (.I0(n_msg[28]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[28]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__5 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [28]),
        .O(w_in_data[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[29]_i_1__7 
       (.I0(n_msg[29]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[29]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__5 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [29]),
        .O(w_in_data[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[2]_i_1__7 
       (.I0(n_msg[2]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[2]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__5 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [2]),
        .O(w_in_data[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[30]_i_1__7 
       (.I0(n_msg[30]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[30]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__5 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [30]),
        .O(w_in_data[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[31]_i_1__7 
       (.I0(n_msg[31]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[31]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__5 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [31]),
        .O(w_in_data[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[3]_i_1__7 
       (.I0(n_msg[3]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[3]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__5 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [3]),
        .O(w_in_data[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[4]_i_1__7 
       (.I0(n_msg[4]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[4]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__5 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [4]),
        .O(w_in_data[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[5]_i_1__7 
       (.I0(n_msg[5]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[5]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__5 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [5]),
        .O(w_in_data[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[6]_i_1__7 
       (.I0(n_msg[6]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[6]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__5 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [6]),
        .O(w_in_data[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[7]_i_1__7 
       (.I0(n_msg[7]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[7]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__5 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [7]),
        .O(w_in_data[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[8]_i_1__7 
       (.I0(n_msg[8]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[8]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__5 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [8]),
        .O(w_in_data[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[9]_i_1__7 
       (.I0(n_msg[9]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[9]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__5 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [9]),
        .O(w_in_data[9]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_out_v_reg_i_3__3
       (.I0(\dor_credit_inst/e_v117_out ),
        .I1(n_in_v_reg_reg),
        .I2(e_v216_in),
        .I3(e_v1__1),
        .I4(s_v3_out),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[0]_i_1__7 
       (.I0(n_msg[34]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [0]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[0]_i_2__3 
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [34]),
        .O(w_in_x[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[1]_i_1__7 
       (.I0(n_msg[35]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [1]),
        .O(s_msg[35]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[1]_i_2__3 
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [35]),
        .O(w_in_x[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[0]_i_1__7 
       (.I0(n_msg[32]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [0]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__5 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [32]),
        .O(w_in_y[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[1]_i_1__7 
       (.I0(n_msg[33]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [1]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__7 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [33]),
        .O(w_in_y[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    waiting_for_ack_i_4__7
       (.I0(e_v213_in),
        .I1(e_v216_in),
        .I2(\grant_base[2]_i_8__4_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .I4(\dor_credit_inst/e_v117_out ),
        .I5(e_v1__1),
        .O(e_v114_out));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_46
   (o_empty_reg_0,
    o_empty,
    \grant_reg[0] ,
    \grant_reg[0]_0 ,
    CO,
    O,
    D,
    o_rdata,
    rst,
    clk,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    Q,
    \fifo_tail_reg[0]_0 ,
    fifo_data_reg_0_31_0_5_i_16__0,
    fifo_data_reg_0_31_0_5_i_16__0_0,
    fifo_data_reg_0_31_0_5_i_16__0_1,
    DI,
    S,
    \ys[1].xs[2].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_i_3__1_0 ,
    i_wdata);
  output o_empty_reg_0;
  output o_empty;
  output \grant_reg[0] ;
  output \grant_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]O;
  output [0:0]D;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input [1:0]Q;
  input \fifo_tail_reg[0]_0 ;
  input fifo_data_reg_0_31_0_5_i_16__0;
  input fifo_data_reg_0_31_0_5_i_16__0_0;
  input fifo_data_reg_0_31_0_5_i_16__0_1;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  input \grant_reg[2]_i_3__1_0 ;
  input [35:0]i_wdata;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire [0:0]e_v;
  wire fifo_data_reg_0_31_0_5_i_16__0;
  wire fifo_data_reg_0_31_0_5_i_16__0_0;
  wire fifo_data_reg_0_31_0_5_i_16__0_1;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant[2]_i_11__1_n_0 ;
  wire \grant[2]_i_8__1_n_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[2]_i_3__1_0 ;
  wire \grant_reg[2]_i_3__1_n_1 ;
  wire \grant_reg[2]_i_3__1_n_2 ;
  wire \grant_reg[2]_i_3__1_n_3 ;
  wire [35:0]i_wdata;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__7_n_0;
  wire o_empty_i_11__4_n_0;
  wire o_empty_i_1__19_n_0;
  wire o_empty_i_2__20_n_0;
  wire o_empty_i_3__20_n_0;
  wire o_empty_i_4__20_n_0;
  wire o_empty_i_5__18_n_0;
  wire o_empty_i_7__20_n_0;
  wire o_empty_i_8__20_n_0;
  wire o_empty_i_9__20_n_0;
  wire o_empty_reg_0;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_17__0
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    fifo_data_reg_0_31_0_5_i_18__0
       (.I0(fifo_data_reg_0_31_0_5_i_16__0),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(fifo_data_reg_0_31_0_5_i_16__0_0),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_16__0_1),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__20 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__20 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__20 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__20 
       (.I0(fifo_head_reg[3]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[2]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__20 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__15 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(\fifo_tail_reg[0]_0 ),
        .O(o_empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__8 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__20 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__20 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__8 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__20 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \grant[0]_i_1__10 
       (.I0(o_empty),
        .I1(double_grant1[3]),
        .I2(double_grant1[0]),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_11__1 
       (.I0(o_empty),
        .I1(\grant_reg[2]_i_3__1_0 ),
        .O(\grant[2]_i_11__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_5__1 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_8__1 
       (.I0(o_empty),
        .O(\grant[2]_i_8__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_3__1 
       (.CI(1'b0),
        .CO({CO,\grant_reg[2]_i_3__1_n_1 ,\grant_reg[2]_i_3__1_n_2 ,\grant_reg[2]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant[2]_i_8__1_n_0 }),
        .O({double_grant1[3],O,double_grant1[0]}),
        .S({o_empty,S,\grant[2]_i_11__1_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__7
       (.I0(fifo_head_reg[2]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__4
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_head_reg[2]),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(fifo_head_reg[1]),
        .O(o_empty_i_11__4_n_0));
  LUT6 #(
    .INIT(64'h0CAAAAFF0CAAAA00)) 
    o_empty_i_1__19
       (.I0(o_empty_i_2__20_n_0),
        .I1(o_empty_i_3__20_n_0),
        .I2(o_empty_i_4__20_n_0),
        .I3(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .I4(o_empty_reg_0),
        .I5(o_empty),
        .O(o_empty_i_1__19_n_0));
  LUT6 #(
    .INIT(64'h28000000283C3C3C)) 
    o_empty_i_2__20
       (.I0(o_empty_i_5__18_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_head_reg[0]),
        .I3(e_v),
        .I4(\gen_vc_logic[0].has_credit__3 ),
        .I5(o_empty_i_7__20_n_0),
        .O(o_empty_i_2__20_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_3__20
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_3__20_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_4__20
       (.I0(fifo_head_reg[4]),
        .I1(fifo_tail_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_8__20_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_9__20_n_0),
        .O(o_empty_i_4__20_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_5__18
       (.I0(o_empty_i_10__7_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(fifo_head_reg[4]),
        .I3(fifo_head_reg[3]),
        .I4(o_empty_i_8__20_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_5__18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_7__20
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_head_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_9__20_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_11__4_n_0),
        .O(o_empty_i_7__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__20
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(o_empty_i_8__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__20
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_9__20_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__19_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_47
   (\grant_reg[1] ,
    o_empty_reg_0,
    \n_in_x_reg_reg[1] ,
    DI,
    O,
    D,
    S,
    o_rdata,
    rst,
    clk,
    e_v,
    \gen_vc_logic[1].has_credit__3 ,
    n_msg,
    n_in_v_reg,
    \grant_reg[1]_0 ,
    CO,
    \grant_reg[2] ,
    \ys[1].xs[2].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_i_3__1 ,
    Q,
    \fifo_tail_reg[0]_0 ,
    i_wdata);
  output \grant_reg[1] ;
  output o_empty_reg_0;
  output \n_in_x_reg_reg[1] ;
  output [0:0]DI;
  output [0:0]O;
  output [0:0]D;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]e_v;
  input \gen_vc_logic[1].has_credit__3 ;
  input [3:0]n_msg;
  input n_in_v_reg;
  input [0:0]\grant_reg[1]_0 ;
  input [0:0]CO;
  input \grant_reg[2] ;
  input [0:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  input \grant_reg[2]_i_3__1 ;
  input [0:0]Q;
  input \fifo_tail_reg[0]_0 ;
  input [35:0]i_wdata;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire [4:4]double_grant1;
  wire [0:0]e_v;
  wire \fifo_head[0]_i_1__21_n_0 ;
  wire \fifo_head[1]_i_1__21_n_0 ;
  wire \fifo_head[2]_i_1__21_n_0 ;
  wire \fifo_head[3]_i_1__21_n_0 ;
  wire \fifo_head[4]_i_1__21_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_reg[1] ;
  wire [0:0]\grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire \grant_reg[2]_i_2__1_n_3 ;
  wire \grant_reg[2]_i_3__1 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire \n_in_x_reg_reg[1] ;
  wire [3:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_10__8_n_0;
  wire o_empty_i_11__5_n_0;
  wire o_empty_i_1__20_n_0;
  wire o_empty_i_2__21_n_0;
  wire o_empty_i_3__21_n_0;
  wire o_empty_i_4__21_n_0;
  wire o_empty_i_5__19_n_0;
  wire o_empty_i_7__21_n_0;
  wire o_empty_i_8__21_n_0;
  wire o_empty_i_9__21_n_0;
  wire o_empty_reg_0;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_reg[2]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_reg[2]_i_2__1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__21 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__21 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__21 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__21 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__21 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__21_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__21_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__21_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__21_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__21_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__42 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .I2(\fifo_tail_reg[0]_0 ),
        .O(\grant_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__9 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__21 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__21 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__9 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__21 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[1]_i_1__10 
       (.I0(o_empty_reg_0),
        .I1(double_grant1),
        .I2(\grant_reg[1]_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_10__1 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3__1 ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_4__1 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_7__1 
       (.I0(o_empty_reg_0),
        .O(DI));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_2__1 
       (.CI(CO),
        .CO({\NLW_grant_reg[2]_i_2__1_CO_UNCONNECTED [3:1],\grant_reg[2]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_reg[2]_i_2__1_O_UNCONNECTED [3:2],O,double_grant1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__8
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__5
       (.I0(fifo_tail_reg[2]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_11__5_n_0));
  LUT6 #(
    .INIT(64'h0CAAAAFF0CAAAA00)) 
    o_empty_i_1__20
       (.I0(o_empty_i_2__21_n_0),
        .I1(o_empty_i_3__21_n_0),
        .I2(o_empty_i_4__21_n_0),
        .I3(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .I4(\grant_reg[1] ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__20_n_0));
  LUT6 #(
    .INIT(64'h28000000283C3C3C)) 
    o_empty_i_2__21
       (.I0(o_empty_i_5__19_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(e_v),
        .I4(\gen_vc_logic[1].has_credit__3 ),
        .I5(o_empty_i_7__21_n_0),
        .O(o_empty_i_2__21_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_3__21
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_3__21_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_4__21
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(\fifo_head_reg_n_0_[3] ),
        .I3(o_empty_i_8__21_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_9__21_n_0),
        .O(o_empty_i_4__21_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_5__19
       (.I0(o_empty_i_10__8_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_8__21_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_5__19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_7__21
       (.I0(fifo_tail_reg[4]),
        .I1(\fifo_head_reg_n_0_[4] ),
        .I2(\fifo_head_reg_n_0_[3] ),
        .I3(o_empty_i_9__21_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_11__5_n_0),
        .O(o_empty_i_7__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__21
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_8__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__21
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_9__21_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__20_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'h7077FFFF)) 
    \s_out_y_reg[1]_i_3__1 
       (.I0(n_msg[3]),
        .I1(n_msg[2]),
        .I2(n_msg[1]),
        .I3(n_msg[0]),
        .I4(n_in_v_reg),
        .O(\n_in_x_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_48
   (o_empty_reg_0,
    E,
    \i_x_r_reg[1] ,
    o_empty_reg_1,
    n_in_v_reg_reg,
    o_empty_reg_2,
    \n_in_x_reg_reg[1] ,
    \ys[1].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[2] ,
    \grant_reg[1] ,
    \grant_reg[0] ,
    \i_x_r_reg[1]_0 ,
    s_msg,
    o_empty_reg_3,
    n_in_v_reg_reg_0,
    DI,
    D,
    S,
    rst,
    clk,
    \ys[1].xs[2].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[3][1]_36 ,
    \grant_base_reg[1] ,
    \grant_base_reg[1]_0 ,
    Q,
    \s_out_data_reg_reg[0] ,
    out,
    o_empty,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \fifo_tail[0]_i_3__1_0 ,
    \fifo_tail[0]_i_3__1_1 ,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    o_rdata,
    fifo_data_reg_0_31_30_35_i_5__6_0,
    double_grant1,
    \grant_reg[2]_i_3__1 ,
    i_wdata);
  output o_empty_reg_0;
  output [0:0]E;
  output [0:0]\i_x_r_reg[1] ;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output o_empty_reg_2;
  output \n_in_x_reg_reg[1] ;
  output [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[2] ;
  output \grant_reg[1] ;
  output \grant_reg[0] ;
  output [35:0]\i_x_r_reg[1]_0 ;
  output [35:0]s_msg;
  output o_empty_reg_3;
  output n_in_v_reg_reg_0;
  output [0:0]DI;
  output [0:0]D;
  output [0:0]S;
  input rst;
  input clk;
  input [0:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[3][1]_36 ;
  input \grant_base_reg[1] ;
  input \grant_base_reg[1]_0 ;
  input [2:0]Q;
  input \s_out_data_reg_reg[0] ;
  input [2:0]out;
  input o_empty;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \fifo_tail[0]_i_3__1_0 ;
  input \fifo_tail[0]_i_3__1_1 ;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]o_rdata;
  input [35:0]fifo_data_reg_0_31_30_35_i_5__6_0;
  input [1:0]double_grant1;
  input \grant_reg[2]_i_3__1 ;
  input [35:0]i_wdata;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [1:0]double_grant1;
  wire fifo_data_reg_0_31_0_5_i_11__0_n_0;
  wire fifo_data_reg_0_31_0_5_i_12__0_n_0;
  wire fifo_data_reg_0_31_0_5_i_13__0_n_0;
  wire fifo_data_reg_0_31_0_5_i_14__0_n_0;
  wire fifo_data_reg_0_31_0_5_i_15__0_n_0;
  wire fifo_data_reg_0_31_0_5_i_16__0_n_0;
  wire fifo_data_reg_0_31_0_5_i_9__4_n_0;
  wire fifo_data_reg_0_31_12_17_i_10__0_n_0;
  wire fifo_data_reg_0_31_12_17_i_11__0_n_0;
  wire fifo_data_reg_0_31_12_17_i_12__0_n_0;
  wire fifo_data_reg_0_31_12_17_i_7__0_n_0;
  wire fifo_data_reg_0_31_12_17_i_8__0_n_0;
  wire fifo_data_reg_0_31_12_17_i_9__0_n_0;
  wire fifo_data_reg_0_31_18_23_i_10__0_n_0;
  wire fifo_data_reg_0_31_18_23_i_11__0_n_0;
  wire fifo_data_reg_0_31_18_23_i_12__0_n_0;
  wire fifo_data_reg_0_31_18_23_i_7__0_n_0;
  wire fifo_data_reg_0_31_18_23_i_8__0_n_0;
  wire fifo_data_reg_0_31_18_23_i_9__0_n_0;
  wire fifo_data_reg_0_31_24_29_i_10__0_n_0;
  wire fifo_data_reg_0_31_24_29_i_11__0_n_0;
  wire fifo_data_reg_0_31_24_29_i_12__0_n_0;
  wire fifo_data_reg_0_31_24_29_i_7__0_n_0;
  wire fifo_data_reg_0_31_24_29_i_8__0_n_0;
  wire fifo_data_reg_0_31_24_29_i_9__0_n_0;
  wire fifo_data_reg_0_31_30_35_i_10__0_n_0;
  wire fifo_data_reg_0_31_30_35_i_11__0_n_0;
  wire fifo_data_reg_0_31_30_35_i_12__0_n_0;
  wire [35:0]fifo_data_reg_0_31_30_35_i_5__6_0;
  wire fifo_data_reg_0_31_30_35_i_7__2_n_0;
  wire fifo_data_reg_0_31_30_35_i_8__2_n_0;
  wire fifo_data_reg_0_31_30_35_i_9__0_n_0;
  wire fifo_data_reg_0_31_6_11_i_10__0_n_0;
  wire fifo_data_reg_0_31_6_11_i_11__0_n_0;
  wire fifo_data_reg_0_31_6_11_i_12__0_n_0;
  wire fifo_data_reg_0_31_6_11_i_7__0_n_0;
  wire fifo_data_reg_0_31_6_11_i_8__0_n_0;
  wire fifo_data_reg_0_31_6_11_i_9__0_n_0;
  wire \fifo_head[0]_i_1__22_n_0 ;
  wire \fifo_head[1]_i_1__22_n_0 ;
  wire \fifo_head[2]_i_1__22_n_0 ;
  wire \fifo_head[3]_i_1__22_n_0 ;
  wire \fifo_head[4]_i_1__22_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire \fifo_tail[0]_i_3__1_0 ;
  wire \fifo_tail[0]_i_3__1_1 ;
  wire \fifo_tail[0]_i_4__1_n_0 ;
  wire [4:0]fifo_tail_reg;
  wire \grant_base_reg[1] ;
  wire \grant_base_reg[1]_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire \grant_reg[2]_i_3__1 ;
  wire \i[3][1]_36 ;
  wire [35:0]i_wdata;
  wire [0:0]\i_x_r_reg[1] ;
  wire [35:0]\i_x_r_reg[1]_0 ;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[1] ;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__21_n_0;
  wire o_empty_i_2__22_n_0;
  wire o_empty_i_3__22_n_0;
  wire o_empty_i_4__22_n_0;
  wire o_empty_i_5__20_n_0;
  wire o_empty_i_6__20_n_0;
  wire o_empty_i_7__22_n_0;
  wire o_empty_i_8__22_n_0;
  wire o_empty_i_9__22_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire [35:0]o_rdata;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire \s_out_data_reg_reg[0] ;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire \s_out_y_reg[1]_i_2__6_n_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [0:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  wire [2:2]\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    fifo_data_reg_0_31_0_5_i_10__4
       (.I0(fifo_data_reg_0_31_0_5_i_16__0_n_0),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_1));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_11__0
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[0]),
        .O(fifo_data_reg_0_31_0_5_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_12__0
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[3]),
        .O(fifo_data_reg_0_31_0_5_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_13__0
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[2]),
        .O(fifo_data_reg_0_31_0_5_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_14__0
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[5]),
        .O(fifo_data_reg_0_31_0_5_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_15__0
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[4]),
        .O(fifo_data_reg_0_31_0_5_i_15__0_n_0));
  LUT5 #(
    .INIT(32'h22222022)) 
    fifo_data_reg_0_31_0_5_i_16__0
       (.I0(\fifo_tail[0]_i_4__1_n_0 ),
        .I1(\fifo_tail[0]_i_3__1_0 ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(\fifo_tail[0]_i_3__1_1 ),
        .O(fifo_data_reg_0_31_0_5_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__20
       (.I0(\grant_reg[2] ),
        .O(\ys[1].xs[3].noc_if_inst_east\.vc_target [2]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__21
       (.I0(\grant_reg[1] ),
        .O(\ys[1].xs[3].noc_if_inst_east\.vc_target [1]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__22
       (.I0(\grant_reg[0] ),
        .O(\ys[1].xs[3].noc_if_inst_east\.vc_target [0]));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    fifo_data_reg_0_31_0_5_i_2__16
       (.I0(fifo_data_reg_0_31_0_5_i_16__0_n_0),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[2]),
        .O(\grant_reg[2] ));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    fifo_data_reg_0_31_0_5_i_2__17
       (.I0(fifo_data_reg_0_31_0_5_i_16__0_n_0),
        .I1(Q[1]),
        .I2(\grant_base_reg[1]_0 ),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[1]),
        .O(\grant_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__18
       (.I0(fifo_data_reg_0_31_0_5_i_9__4_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(\i_x_r_reg[1]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__14
       (.I0(fifo_data_reg_0_31_0_5_i_11__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(\i_x_r_reg[1]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__6
       (.I0(fifo_data_reg_0_31_0_5_i_12__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(\i_x_r_reg[1]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__6
       (.I0(fifo_data_reg_0_31_0_5_i_13__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(\i_x_r_reg[1]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__6
       (.I0(fifo_data_reg_0_31_0_5_i_14__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(\i_x_r_reg[1]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__6
       (.I0(fifo_data_reg_0_31_0_5_i_15__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(\i_x_r_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    fifo_data_reg_0_31_0_5_i_8__4
       (.I0(fifo_data_reg_0_31_0_5_i_16__0_n_0),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[0]),
        .O(\grant_reg[0] ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_9__4
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[1]),
        .O(fifo_data_reg_0_31_0_5_i_9__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_10__0
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[14]),
        .O(fifo_data_reg_0_31_12_17_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_11__0
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[17]),
        .O(fifo_data_reg_0_31_12_17_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_12__0
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[16]),
        .O(fifo_data_reg_0_31_12_17_i_12__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__6
       (.I0(fifo_data_reg_0_31_12_17_i_7__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(\i_x_r_reg[1]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__6
       (.I0(fifo_data_reg_0_31_12_17_i_8__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(\i_x_r_reg[1]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__6
       (.I0(fifo_data_reg_0_31_12_17_i_9__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(\i_x_r_reg[1]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__6
       (.I0(fifo_data_reg_0_31_12_17_i_10__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(\i_x_r_reg[1]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__6
       (.I0(fifo_data_reg_0_31_12_17_i_11__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(\i_x_r_reg[1]_0 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__6
       (.I0(fifo_data_reg_0_31_12_17_i_12__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(\i_x_r_reg[1]_0 [16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_7__0
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[13]),
        .O(fifo_data_reg_0_31_12_17_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_8__0
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[12]),
        .O(fifo_data_reg_0_31_12_17_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_9__0
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[15]),
        .O(fifo_data_reg_0_31_12_17_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_10__0
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[20]),
        .O(fifo_data_reg_0_31_18_23_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_11__0
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[23]),
        .O(fifo_data_reg_0_31_18_23_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_12__0
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[22]),
        .O(fifo_data_reg_0_31_18_23_i_12__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__6
       (.I0(fifo_data_reg_0_31_18_23_i_7__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(\i_x_r_reg[1]_0 [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__6
       (.I0(fifo_data_reg_0_31_18_23_i_8__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(\i_x_r_reg[1]_0 [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__6
       (.I0(fifo_data_reg_0_31_18_23_i_9__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(\i_x_r_reg[1]_0 [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__6
       (.I0(fifo_data_reg_0_31_18_23_i_10__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(\i_x_r_reg[1]_0 [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__6
       (.I0(fifo_data_reg_0_31_18_23_i_11__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(\i_x_r_reg[1]_0 [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__6
       (.I0(fifo_data_reg_0_31_18_23_i_12__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(\i_x_r_reg[1]_0 [22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_7__0
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[19]),
        .O(fifo_data_reg_0_31_18_23_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_8__0
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[18]),
        .O(fifo_data_reg_0_31_18_23_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_9__0
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[21]),
        .O(fifo_data_reg_0_31_18_23_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_10__0
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[26]),
        .O(fifo_data_reg_0_31_24_29_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_11__0
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[29]),
        .O(fifo_data_reg_0_31_24_29_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_12__0
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[28]),
        .O(fifo_data_reg_0_31_24_29_i_12__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__6
       (.I0(fifo_data_reg_0_31_24_29_i_7__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(\i_x_r_reg[1]_0 [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__6
       (.I0(fifo_data_reg_0_31_24_29_i_8__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(\i_x_r_reg[1]_0 [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__6
       (.I0(fifo_data_reg_0_31_24_29_i_9__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(\i_x_r_reg[1]_0 [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__6
       (.I0(fifo_data_reg_0_31_24_29_i_10__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(\i_x_r_reg[1]_0 [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__6
       (.I0(fifo_data_reg_0_31_24_29_i_11__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(\i_x_r_reg[1]_0 [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__6
       (.I0(fifo_data_reg_0_31_24_29_i_12__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(\i_x_r_reg[1]_0 [28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_7__0
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[25]),
        .O(fifo_data_reg_0_31_24_29_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_8__0
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[24]),
        .O(fifo_data_reg_0_31_24_29_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_9__0
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[27]),
        .O(fifo_data_reg_0_31_24_29_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_10__0
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[32]),
        .O(fifo_data_reg_0_31_30_35_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_11__0
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[35]),
        .O(fifo_data_reg_0_31_30_35_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    fifo_data_reg_0_31_30_35_i_12__0
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(fifo_data_reg_0_31_30_35_i_5__6_0[34]),
        .I5(Q[0]),
        .O(fifo_data_reg_0_31_30_35_i_12__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__6
       (.I0(fifo_data_reg_0_31_30_35_i_7__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(\i_x_r_reg[1]_0 [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__6
       (.I0(fifo_data_reg_0_31_30_35_i_8__2_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(\i_x_r_reg[1]_0 [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__6
       (.I0(fifo_data_reg_0_31_30_35_i_9__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(\i_x_r_reg[1]_0 [33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__6
       (.I0(fifo_data_reg_0_31_30_35_i_10__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(\i_x_r_reg[1]_0 [32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__6
       (.I0(fifo_data_reg_0_31_30_35_i_11__0_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[1]),
        .O(\i_x_r_reg[1]_0 [35]));
  LUT3 #(
    .INIT(8'h74)) 
    fifo_data_reg_0_31_30_35_i_6__6
       (.I0(fifo_data_reg_0_31_30_35_i_12__0_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[0]),
        .O(\i_x_r_reg[1]_0 [34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_7__2
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[31]),
        .O(fifo_data_reg_0_31_30_35_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_8__2
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[30]),
        .O(fifo_data_reg_0_31_30_35_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_9__0
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[33]),
        .O(fifo_data_reg_0_31_30_35_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_10__0
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[8]),
        .O(fifo_data_reg_0_31_6_11_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_11__0
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[11]),
        .O(fifo_data_reg_0_31_6_11_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_12__0
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[10]),
        .O(fifo_data_reg_0_31_6_11_i_12__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__6
       (.I0(fifo_data_reg_0_31_6_11_i_7__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(\i_x_r_reg[1]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__6
       (.I0(fifo_data_reg_0_31_6_11_i_8__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(\i_x_r_reg[1]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__6
       (.I0(fifo_data_reg_0_31_6_11_i_9__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(\i_x_r_reg[1]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__6
       (.I0(fifo_data_reg_0_31_6_11_i_10__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(\i_x_r_reg[1]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__6
       (.I0(fifo_data_reg_0_31_6_11_i_11__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(\i_x_r_reg[1]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__6
       (.I0(fifo_data_reg_0_31_6_11_i_12__0_n_0),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(\i_x_r_reg[1]_0 [10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_7__0
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[7]),
        .O(fifo_data_reg_0_31_6_11_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_8__0
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[6]),
        .O(fifo_data_reg_0_31_6_11_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_9__0
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__6_0[9]),
        .O(fifo_data_reg_0_31_6_11_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__22 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__22 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__22 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__22 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_head[4]_i_1__22 
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[0] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[4]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__22_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__22_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__22_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__22_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__22_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__41 
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .I2(\n_in_x_reg_reg[1] ),
        .O(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__10 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  LUT3 #(
    .INIT(8'h0D)) 
    \fifo_tail[0]_i_3__1 
       (.I0(\s_out_data_reg_reg[0] ),
        .I1(\fifo_tail[0]_i_4__1_n_0 ),
        .I2(fifo_data_reg_0_31_0_5_i_16__0_n_0),
        .O(\n_in_x_reg_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_tail[0]_i_4__1 
       (.I0(fifo_data_reg_0_31_30_35_i_12__0_n_0),
        .I1(fifo_data_reg_0_31_30_35_i_11__0_n_0),
        .O(\fifo_tail[0]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__22 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__22 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__10 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_tail[4]_i_1__22 
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(fifo_tail_reg[3]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[2].credits[4]_i_1__1 
       (.I0(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I1(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .O(E));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[2]_i_1__10 
       (.I0(o_empty_reg_0),
        .I1(double_grant1[1]),
        .I2(double_grant1[0]),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_6__1 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_9__1 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3__1 ),
        .O(S));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \grant_base[2]_i_2__5 
       (.I0(\n_in_x_reg_reg[1] ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_2));
  LUT6 #(
    .INIT(64'hAAF0CCFFAAF0CC00)) 
    o_empty_i_1__21
       (.I0(o_empty_i_2__22_n_0),
        .I1(o_empty_i_3__22_n_0),
        .I2(o_empty_i_4__22_n_0),
        .I3(\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .I4(\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__21_n_0));
  LUT6 #(
    .INIT(64'h0110400440041001)) 
    o_empty_i_2__22
       (.I0(o_empty_i_5__20_n_0),
        .I1(\fifo_head[3]_i_1__22_n_0 ),
        .I2(\fifo_head[4]_i_1__22_n_0 ),
        .I3(fifo_tail_reg[4]),
        .I4(o_empty_i_6__20_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_2__22_n_0));
  LUT6 #(
    .INIT(64'h0090900060000090)) 
    o_empty_i_3__22
       (.I0(fifo_tail_reg[4]),
        .I1(\fifo_head_reg_n_0_[4] ),
        .I2(o_empty_i_7__22_n_0),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_8__22_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_3__22_n_0));
  LUT6 #(
    .INIT(64'h0090900060000090)) 
    o_empty_i_4__22
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(o_empty_i_9__22_n_0),
        .I3(fifo_tail_reg[3]),
        .I4(o_empty_i_6__20_n_0),
        .I5(\fifo_head_reg_n_0_[3] ),
        .O(o_empty_i_4__22_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    o_empty_i_5__20
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[0]),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__20
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_6__20_n_0));
  LUT6 #(
    .INIT(64'h0840021010084002)) 
    o_empty_i_7__22
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(fifo_tail_reg[1]),
        .O(o_empty_i_7__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__22
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_8__22_n_0));
  LUT6 #(
    .INIT(64'h0482100010000482)) 
    o_empty_i_9__22
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(fifo_tail_reg[2]),
        .O(o_empty_i_9__22_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__21_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT6 #(
    .INIT(64'hFFFF005151510051)) 
    o_v_reg_i_2__6
       (.I0(o_empty_reg_3),
        .I1(fifo_data_reg_0_31_30_35_i_10__0_n_0),
        .I2(fifo_data_reg_0_31_30_35_i_9__0_n_0),
        .I3(n_in_v_reg),
        .I4(o_v_reg_reg),
        .I5(o_v_reg_reg_0),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[0]_i_1__6 
       (.I0(fifo_data_reg_0_31_0_5_i_11__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[0]),
        .O(s_msg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[10]_i_1__6 
       (.I0(fifo_data_reg_0_31_6_11_i_12__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [10]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[10]),
        .O(s_msg[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[11]_i_1__6 
       (.I0(fifo_data_reg_0_31_6_11_i_11__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [11]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[11]),
        .O(s_msg[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[12]_i_1__6 
       (.I0(fifo_data_reg_0_31_12_17_i_8__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [12]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[12]),
        .O(s_msg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[13]_i_1__6 
       (.I0(fifo_data_reg_0_31_12_17_i_7__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [13]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[13]),
        .O(s_msg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[14]_i_1__6 
       (.I0(fifo_data_reg_0_31_12_17_i_10__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [14]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[14]),
        .O(s_msg[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[15]_i_1__6 
       (.I0(fifo_data_reg_0_31_12_17_i_9__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [15]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[15]),
        .O(s_msg[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[16]_i_1__6 
       (.I0(fifo_data_reg_0_31_12_17_i_12__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [16]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[16]),
        .O(s_msg[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[17]_i_1__6 
       (.I0(fifo_data_reg_0_31_12_17_i_11__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [17]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[17]),
        .O(s_msg[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[18]_i_1__6 
       (.I0(fifo_data_reg_0_31_18_23_i_8__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [18]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[18]),
        .O(s_msg[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[19]_i_1__6 
       (.I0(fifo_data_reg_0_31_18_23_i_7__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [19]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[19]),
        .O(s_msg[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[1]_i_1__6 
       (.I0(fifo_data_reg_0_31_0_5_i_9__4_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[1]),
        .O(s_msg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[20]_i_1__6 
       (.I0(fifo_data_reg_0_31_18_23_i_10__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [20]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[20]),
        .O(s_msg[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[21]_i_1__6 
       (.I0(fifo_data_reg_0_31_18_23_i_9__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [21]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[21]),
        .O(s_msg[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[22]_i_1__6 
       (.I0(fifo_data_reg_0_31_18_23_i_12__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [22]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[22]),
        .O(s_msg[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[23]_i_1__6 
       (.I0(fifo_data_reg_0_31_18_23_i_11__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [23]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[23]),
        .O(s_msg[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[24]_i_1__6 
       (.I0(fifo_data_reg_0_31_24_29_i_8__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [24]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[24]),
        .O(s_msg[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[25]_i_1__6 
       (.I0(fifo_data_reg_0_31_24_29_i_7__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [25]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[25]),
        .O(s_msg[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[26]_i_1__6 
       (.I0(fifo_data_reg_0_31_24_29_i_10__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [26]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[26]),
        .O(s_msg[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[27]_i_1__6 
       (.I0(fifo_data_reg_0_31_24_29_i_9__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [27]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[27]),
        .O(s_msg[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[28]_i_1__6 
       (.I0(fifo_data_reg_0_31_24_29_i_12__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [28]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[28]),
        .O(s_msg[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[29]_i_1__6 
       (.I0(fifo_data_reg_0_31_24_29_i_11__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [29]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[29]),
        .O(s_msg[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[2]_i_1__6 
       (.I0(fifo_data_reg_0_31_0_5_i_13__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [2]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[2]),
        .O(s_msg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[30]_i_1__6 
       (.I0(fifo_data_reg_0_31_30_35_i_8__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [30]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[30]),
        .O(s_msg[30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[31]_i_1__6 
       (.I0(fifo_data_reg_0_31_30_35_i_7__2_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [31]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[31]),
        .O(s_msg[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[3]_i_1__6 
       (.I0(fifo_data_reg_0_31_0_5_i_12__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [3]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[3]),
        .O(s_msg[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[4]_i_1__6 
       (.I0(fifo_data_reg_0_31_0_5_i_15__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [4]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[4]),
        .O(s_msg[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[5]_i_1__6 
       (.I0(fifo_data_reg_0_31_0_5_i_14__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [5]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[5]),
        .O(s_msg[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[6]_i_1__6 
       (.I0(fifo_data_reg_0_31_6_11_i_8__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [6]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[6]),
        .O(s_msg[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[7]_i_1__6 
       (.I0(fifo_data_reg_0_31_6_11_i_7__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [7]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[7]),
        .O(s_msg[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[8]_i_1__6 
       (.I0(fifo_data_reg_0_31_6_11_i_10__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [8]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[8]),
        .O(s_msg[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[9]_i_1__6 
       (.I0(fifo_data_reg_0_31_6_11_i_9__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_data_reg_reg[31] [9]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEEEEE)) 
    \s_out_x_reg[0]_i_1__6 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[0]),
        .I2(n_msg[34]),
        .I3(n_in_v_reg),
        .I4(n_msg[32]),
        .I5(n_msg[33]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEEEEE)) 
    \s_out_x_reg[1]_i_1__6 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[1]),
        .I2(n_msg[35]),
        .I3(n_in_v_reg),
        .I4(n_msg[32]),
        .I5(n_msg[33]),
        .O(s_msg[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[0]_i_1__6 
       (.I0(fifo_data_reg_0_31_30_35_i_10__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_y_reg_reg[1] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[32]),
        .O(s_msg[32]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[1]_i_1__6 
       (.I0(fifo_data_reg_0_31_30_35_i_9__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__6_n_0 ),
        .I2(\s_out_y_reg_reg[1] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[33]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \s_out_y_reg[1]_i_2__6 
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .I5(o_empty_reg_3),
        .O(\s_out_y_reg[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h1111F111FFFFFFFF)) 
    waiting_for_ack_i_1__6
       (.I0(o_empty_reg_1),
        .I1(waiting_for_ack_reg),
        .I2(waiting_for_ack_reg_0[1]),
        .I3(waiting_for_ack_reg_0[0]),
        .I4(n_in_v_reg_reg),
        .I5(\i[3][1]_36 ),
        .O(\i_x_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAA080808FFFFFFFF)) 
    waiting_for_ack_i_4__6
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .I5(o_empty_reg_3),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    waiting_for_ack_i_8__2
       (.I0(\fifo_tail[0]_i_4__1_n_0 ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_3));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_5
   (o_empty_reg_0,
    \n_in_x_reg_reg[1] ,
    DI,
    O,
    D,
    S,
    o_empty_reg_1,
    o_rdata,
    rst,
    clk,
    e_v,
    \gen_vc_logic[1].has_credit__3 ,
    Q,
    \fifo_tail_reg[0]_0 ,
    n_msg,
    n_in_v_reg,
    CO,
    \grant_reg[2] ,
    \grant_reg[1] ,
    \grant_base_reg[2]_i_2__1 ,
    \ys[3].xs[1].noc_if_inst_east\.vc_target ,
    fifo_data_reg_0_31_30_35_i_8__5);
  output o_empty_reg_0;
  output \n_in_x_reg_reg[1] ;
  output [0:0]DI;
  output [1:0]O;
  output [0:0]D;
  output [0:0]S;
  output [0:0]o_empty_reg_1;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]e_v;
  input \gen_vc_logic[1].has_credit__3 ;
  input [0:0]Q;
  input \fifo_tail_reg[0]_0 ;
  input [3:0]n_msg;
  input n_in_v_reg;
  input [0:0]CO;
  input \grant_reg[2] ;
  input [0:0]\grant_reg[1] ;
  input \grant_base_reg[2]_i_2__1 ;
  input [0:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__5;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [1:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]e_v;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__5;
  wire \fifo_head[0]_i_1__42_n_0 ;
  wire \fifo_head[1]_i_1__42_n_0 ;
  wire \fifo_head[2]_i_1__42_n_0 ;
  wire \fifo_head[3]_i_1__42_n_0 ;
  wire \fifo_head[4]_i_1__42_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_2__1 ;
  wire \grant_base_reg[2]_i_3__9_n_3 ;
  wire [0:0]\grant_reg[1] ;
  wire \grant_reg[2] ;
  wire n_in_v_reg;
  wire \n_in_x_reg_reg[1] ;
  wire [3:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_10__15_n_0;
  wire o_empty_i_11__12_n_0;
  wire o_empty_i_12__1_n_0;
  wire o_empty_i_1__46_n_0;
  wire o_empty_i_2__42_n_0;
  wire o_empty_i_3__41_n_0;
  wire o_empty_i_4__42_n_0;
  wire o_empty_i_5__45_n_0;
  wire o_empty_i_6__40_n_0;
  wire o_empty_i_7__43_n_0;
  wire o_empty_i_8__42_n_0;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:1]\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__9_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__9_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__42 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__42 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__42 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__42 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__42 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__42_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__42_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__42_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__42_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__42_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__42_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__32 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__42 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__42 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__18 
       (.I0(fifo_tail[3]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[2]),
        .O(next_fifo_tail[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[4]_i_1__42 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(\fifo_tail_reg[0]_0 ),
        .O(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_2__0 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT4 #(
    .INIT(16'hFB04)) 
    \gen_vc_logic[1].credits[4]_i_1__14 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(\fifo_tail_reg[0]_0 ),
        .I3(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_1));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[1]_i_1__13 
       (.I0(o_empty_reg_0),
        .I1(O[0]),
        .I2(\grant_reg[1] ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_10__9 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_2__1 ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__9 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_7__1 
       (.I0(o_empty_reg_0),
        .O(DI));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__9 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__9_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__9_O_UNCONNECTED [3:2],O}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    o_empty_i_10__15
       (.I0(fifo_tail[1]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[0] ),
        .I4(fifo_tail[2]),
        .O(o_empty_i_10__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_11__12
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_11__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_12__1
       (.I0(fifo_tail[2]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(fifo_tail[0]),
        .I3(fifo_tail[1]),
        .I4(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hFFFB0400AEAEAAAA)) 
    o_empty_i_1__46
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(\fifo_tail_reg[0]_0 ),
        .I3(o_empty_i_2__42_n_0),
        .I4(o_empty_i_3__41_n_0),
        .I5(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .O(o_empty_i_1__46_n_0));
  LUT6 #(
    .INIT(64'h1001022002200110)) 
    o_empty_i_2__42
       (.I0(\fifo_head[3]_i_1__42_n_0 ),
        .I1(o_empty_i_4__42_n_0),
        .I2(o_empty_i_5__45_n_0),
        .I3(fifo_tail[4]),
        .I4(fifo_tail[3]),
        .I5(o_empty_i_6__40_n_0),
        .O(o_empty_i_2__42_n_0));
  LUT6 #(
    .INIT(64'h28283C003C003C00)) 
    o_empty_i_3__41
       (.I0(o_empty_i_7__43_n_0),
        .I1(fifo_tail[0]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(o_empty_i_8__42_n_0),
        .I4(e_v),
        .I5(\gen_vc_logic[1].has_credit__3 ),
        .O(o_empty_i_3__41_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    o_empty_i_4__42
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail[0]),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_4__42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    o_empty_i_5__45
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__40
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .O(o_empty_i_6__40_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_7__43
       (.I0(o_empty_i_10__15_n_0),
        .I1(fifo_tail[3]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_11__12_n_0),
        .I5(fifo_tail[4]),
        .O(o_empty_i_7__43_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_8__42
       (.I0(o_empty_i_12__1_n_0),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__40_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_8__42_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__46_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'h0DDDFFFF)) 
    waiting_for_ack_i_4__13
       (.I0(n_msg[3]),
        .I1(n_msg[2]),
        .I2(n_msg[1]),
        .I3(n_msg[0]),
        .I4(n_in_v_reg),
        .O(\n_in_x_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_52
   (o_empty,
    D,
    O,
    e_v1__1,
    CO,
    o_empty_reg_0,
    \grant_reg[0] ,
    o_rdata,
    rst,
    clk,
    Q,
    fifo_data_reg_0_31_0_5_i_3__13,
    fifo_data_reg_0_31_0_5_i_3__13_0,
    DI,
    S,
    o_empty_reg_1,
    w_b,
    \grant_base_reg[2]_i_4__2_0 ,
    \ys[1].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__2 );
  output o_empty;
  output [0:0]D;
  output [3:0]O;
  output e_v1__1;
  output [0:0]CO;
  output [0:0]o_empty_reg_0;
  output \grant_reg[0] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [2:0]Q;
  input fifo_data_reg_0_31_0_5_i_3__13;
  input fifo_data_reg_0_31_0_5_i_3__13_0;
  input [1:0]DI;
  input [1:0]S;
  input o_empty_reg_1;
  input w_b;
  input \grant_base_reg[2]_i_4__2_0 ;
  input [0:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire e_v1__1;
  wire fifo_data_reg_0_31_0_5_i_3__13;
  wire fifo_data_reg_0_31_0_5_i_3__13_0;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__32_n_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant_base[2]_i_15__2_n_0 ;
  wire \grant_base[2]_i_18__2_n_0 ;
  wire \grant_base_reg[2]_i_4__2_0 ;
  wire \grant_base_reg[2]_i_4__2_n_1 ;
  wire \grant_base_reg[2]_i_4__2_n_2 ;
  wire \grant_base_reg[2]_i_4__2_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty0;
  wire o_empty00_out;
  wire o_empty_i_1__18_n_0;
  wire o_empty_i_5__15_n_0;
  wire o_empty_i_6__15_n_0;
  wire o_empty_i_7__17_n_0;
  wire o_empty_i_8__17_n_0;
  wire o_empty_i_9__17_n_0;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_full0;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__2 ;
  wire w_b;
  wire [0:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__2 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__2 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__2 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_11__7
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__2 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__2 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__2 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__2 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__2 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__2 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__2 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__2 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__2 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__2 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__2 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__2 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__2 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__2 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__2 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__17 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__17 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__17 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__17 
       (.I0(fifo_head_reg[1]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__17 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__12 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__17 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__17 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__32 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__8 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__17 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__32_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__32_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__32_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__32_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__32_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[0].credits[4]_i_1__11 
       (.I0(\fifo_tail[3]_i_1__32_n_0 ),
        .I1(o_empty_reg_1),
        .O(o_empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[0]_i_1__2 
       (.I0(O[0]),
        .I1(O[3]),
        .I2(o_empty),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__3 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_15__2 
       (.I0(o_empty),
        .O(\grant_base[2]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_18__2 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_4__2_0 ),
        .O(\grant_base[2]_i_18__2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \grant_base[2]_i_6__3 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_data_reg_0_31_0_5_i_3__13),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_3__13_0),
        .O(e_v1__1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_4__2 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_4__2_n_1 ,\grant_base_reg[2]_i_4__2_n_2 ,\grant_base_reg[2]_i_4__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_15__2_n_0 }),
        .O(O),
        .S({o_empty,S,\grant_base[2]_i_18__2_n_0 }));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__18
       (.I0(o_full0),
        .I1(o_empty0),
        .I2(o_empty00_out),
        .I3(o_empty_reg_1),
        .I4(\fifo_tail[3]_i_1__32_n_0 ),
        .I5(o_empty),
        .O(o_empty_i_1__18_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__17
       (.I0(next_fifo_head[3]),
        .I1(o_empty_i_5__15_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__15_n_0),
        .I5(next_fifo_head[4]),
        .O(o_full0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__17
       (.I0(fifo_head_reg[3]),
        .I1(o_empty_i_7__17_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__15_n_0),
        .I5(fifo_head_reg[4]),
        .O(o_empty0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__17
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__17_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_head_reg[4]),
        .I4(fifo_head_reg[3]),
        .I5(o_empty_i_9__17_n_0),
        .O(o_empty00_out));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__15
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(fifo_head_reg[2]),
        .I4(fifo_head_reg[1]),
        .I5(fifo_head_reg[0]),
        .O(o_empty_i_5__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__15
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__15_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__17
       (.I0(fifo_head_reg[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(fifo_head_reg[2]),
        .I5(fifo_head_reg[1]),
        .O(o_empty_i_7__17_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__17
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__17
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .O(o_empty_i_9__17_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__18_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_53
   (o_empty_reg_0,
    D,
    o_empty_reg_1,
    DI,
    o_empty_reg_2,
    \grant_reg[1] ,
    S,
    o_rdata,
    rst,
    clk,
    O,
    CO,
    \grant_reg[2] ,
    o_empty_reg_3,
    Q,
    w_b,
    \grant_base_reg[2]_i_4__2 ,
    \ys[1].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__2 );
  output o_empty_reg_0;
  output [0:0]D;
  output [1:0]o_empty_reg_1;
  output [0:0]DI;
  output [0:0]o_empty_reg_2;
  output \grant_reg[1] ;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]O;
  input [0:0]CO;
  input \grant_reg[2] ;
  input o_empty_reg_3;
  input [0:0]Q;
  input w_b;
  input \grant_base_reg[2]_i_4__2 ;
  input [0:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire \fifo_head[0]_i_1__18_n_0 ;
  wire \fifo_head[1]_i_1__18_n_0 ;
  wire \fifo_head[2]_i_1__18_n_0 ;
  wire \fifo_head[3]_i_1__18_n_0 ;
  wire \fifo_head[4]_i_1__18_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__33_n_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_3__3_n_3 ;
  wire \grant_base_reg[2]_i_4__2 ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_1__17_n_0;
  wire o_empty_i_2__18_n_0;
  wire o_empty_i_3__18_n_0;
  wire o_empty_i_4__18_n_0;
  wire o_empty_i_5__16_n_0;
  wire o_empty_i_6__16_n_0;
  wire o_empty_i_7__18_n_0;
  wire o_empty_i_8__18_n_0;
  wire o_empty_i_9__18_n_0;
  wire o_empty_reg_0;
  wire [1:0]o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__2 ;
  wire w_b;
  wire [0:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__2 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__2 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__2 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__2 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__2 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__2 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__2 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__2 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__2 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__2 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__2 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__2 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__18 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__18 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__18 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__18 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__18 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__18_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__18_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__18_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__18_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__18_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__13 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__18 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__18 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__33 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__9 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__18 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__33_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__33_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__33_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__33_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__33_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[1].credits[4]_i_1__9 
       (.I0(\fifo_tail[3]_i_1__33_n_0 ),
        .I1(o_empty_reg_3),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[1]_i_1__2 
       (.I0(O),
        .I1(o_empty_reg_1[0]),
        .I2(o_empty_reg_0),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_11__2 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_14__2 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_17__2 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__2 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_19__2 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .O(\grant_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__3 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__3_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__3_O_UNCONNECTED [3:2],o_empty_reg_1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__17
       (.I0(o_empty_i_2__18_n_0),
        .I1(o_empty_i_3__18_n_0),
        .I2(o_empty_i_4__18_n_0),
        .I3(o_empty_reg_3),
        .I4(\fifo_tail[3]_i_1__33_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__17_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__18
       (.I0(\fifo_head[3]_i_1__18_n_0 ),
        .I1(o_empty_i_5__16_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__16_n_0),
        .I5(\fifo_head[4]_i_1__18_n_0 ),
        .O(o_empty_i_2__18_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__18
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__18_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__16_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__18_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__18
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__18_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__18_n_0),
        .O(o_empty_i_4__18_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__16
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__16
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__16_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__18
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__18_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__18
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__18
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__18_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__17_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_54
   (o_empty_reg_0,
    dor_o_v,
    o_empty_reg_1,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    grant_base,
    w_b,
    o_empty_reg_2,
    DI,
    e_v114_out,
    i_wdata,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    S,
    rst,
    clk,
    e_v120_out,
    \i[2][1]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    e_v1__1,
    n_in_v_reg,
    s_v3_out,
    D,
    \fifo_tail_reg[4]_0 ,
    e_v213_in,
    fifo_data_reg_0_31_0_5_i_8__3,
    fifo_data_reg_0_31_0_5_i_2__13,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty,
    o_rdata,
    \s_out_x_reg_reg[1]_0 ,
    double_grant1,
    o_empty_reg_7,
    \grant_base_reg[2]_i_4__2 ,
    \ys[1].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__2_0 );
  output o_empty_reg_0;
  output dor_o_v;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output [0:0]grant_base;
  output w_b;
  output [0:0]o_empty_reg_2;
  output [0:0]DI;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output o_empty_reg_5;
  output [0:0]o_empty_reg_6;
  output [0:0]S;
  input rst;
  input clk;
  input e_v120_out;
  input \i[2][1]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input e_v1__1;
  input n_in_v_reg;
  input s_v3_out;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input e_v213_in;
  input fifo_data_reg_0_31_0_5_i_8__3;
  input fifo_data_reg_0_31_0_5_i_2__13;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty;
  input [35:0]o_rdata;
  input [35:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]double_grant1;
  input o_empty_reg_7;
  input \grant_base_reg[2]_i_4__2 ;
  input [0:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__2_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire \dor_credit_inst/e_v117_out ;
  wire dor_o_v;
  wire dor_w2e;
  wire [1:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v1__1;
  wire e_v213_in;
  wire fifo_data_reg_0_31_0_5_i_2__13;
  wire fifo_data_reg_0_31_0_5_i_4__18_n_0;
  wire fifo_data_reg_0_31_0_5_i_8__3;
  wire \fifo_head[0]_i_1__19_n_0 ;
  wire \fifo_head[1]_i_1__19_n_0 ;
  wire \fifo_head[2]_i_1__19_n_0 ;
  wire \fifo_head[3]_i_1__19_n_0 ;
  wire \fifo_head[4]_i_1__19_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__34_n_0 ;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_8__3_n_0 ;
  wire \grant_base[2]_i_9__2_n_0 ;
  wire \grant_base_reg[2]_i_4__2 ;
  wire \i[2][1]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__16_n_0;
  wire o_empty_i_2__19_n_0;
  wire o_empty_i_3__19_n_0;
  wire o_empty_i_4__19_n_0;
  wire o_empty_i_5__17_n_0;
  wire o_empty_i_6__17_n_0;
  wire o_empty_i_7__19_n_0;
  wire o_empty_i_8__19_n_0;
  wire o_empty_i_9__19_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire [0:0]o_empty_reg_6;
  wire o_empty_reg_7;
  wire [35:0]o_rdata;
  wire o_v_reg_i_5__5_n_0;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__2_0 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [35:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [31:0]w_in_data;
  wire [1:0]w_in_x;
  wire [1:0]w_in_y;
  wire [0:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2_0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__2_0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__2_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_10__3
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__3_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_8__3),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__2_n_0 ),
        .O(o_empty_reg_4));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__15
       (.I0(w_in_data[1]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__11
       (.I0(w_in_data[0]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__12
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__3_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_4__18_n_0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__2_n_0 ),
        .O(o_empty_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__13
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__3_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_2__13),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__2_n_0 ),
        .O(o_empty_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_4__18
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(fifo_data_reg_0_31_0_5_i_4__18_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__5
       (.I0(w_in_data[3]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__5
       (.I0(w_in_data[2]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__5
       (.I0(w_in_data[5]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__5
       (.I0(w_in_data[4]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  LUT5 #(
    .INIT(32'h00000002)) 
    fifo_data_reg_0_31_0_5_i_9__3
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\fifo_tail_reg[4]_0 ),
        .I3(\grant_base[2]_i_8__3_n_0 ),
        .I4(\grant_base[2]_i_9__2_n_0 ),
        .O(dor_w2e));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2_0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__2_0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__2_0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__5
       (.I0(w_in_data[13]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__5
       (.I0(w_in_data[12]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__5
       (.I0(w_in_data[15]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__5
       (.I0(w_in_data[14]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__5
       (.I0(w_in_data[17]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__5
       (.I0(w_in_data[16]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2_0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__2_0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__2_0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__5
       (.I0(w_in_data[19]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__5
       (.I0(w_in_data[18]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__5
       (.I0(w_in_data[21]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__5
       (.I0(w_in_data[20]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__5
       (.I0(w_in_data[23]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__5
       (.I0(w_in_data[22]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2_0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__2_0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__2_0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__5
       (.I0(w_in_data[25]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__5
       (.I0(w_in_data[24]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__5
       (.I0(w_in_data[27]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__5
       (.I0(w_in_data[26]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__5
       (.I0(w_in_data[29]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__5
       (.I0(w_in_data[28]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2_0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__2_0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__2_0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__5
       (.I0(w_in_data[31]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__5
       (.I0(w_in_data[30]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__5
       (.I0(w_in_y[1]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__5
       (.I0(w_in_y[0]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__5
       (.I0(w_in_x[1]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6__5
       (.I0(w_in_x[0]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(i_wdata[34]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__2_0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__2_0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__2_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__5
       (.I0(w_in_data[7]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__5
       (.I0(w_in_data[6]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__5
       (.I0(w_in_data[9]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__5
       (.I0(w_in_data[8]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__5
       (.I0(w_in_data[11]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__5
       (.I0(w_in_data[10]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__19 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__19 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__19 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__19 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__19 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__19_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__19_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__19_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__19_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__19_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__14 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__19 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__19 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__34 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__10 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__19 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__34_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__34_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__34_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__34_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__34_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[2].credits[4]_i_1__7 
       (.I0(\fifo_tail[3]_i_1__34_n_0 ),
        .I1(o_empty_reg_7),
        .O(o_empty_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[2]_i_1__2 
       (.I0(double_grant1[0]),
        .I1(double_grant1[1]),
        .I2(o_empty_reg_0),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \grant_base[2]_i_10__2 
       (.I0(w_in_x[0]),
        .I1(w_in_x[1]),
        .I2(w_in_y[1]),
        .I3(w_in_y[0]),
        .O(\dor_credit_inst/e_v117_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_13__2 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_16__2 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__2 ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAA0000AAA800A8)) 
    \grant_base[2]_i_2__4 
       (.I0(e_v1__1),
        .I1(\fifo_tail_reg[4]_0 ),
        .I2(\grant_base[2]_i_8__3_n_0 ),
        .I3(\grant_base[2]_i_9__2_n_0 ),
        .I4(n_in_v_reg_reg),
        .I5(\dor_credit_inst/e_v117_out ),
        .O(w_b));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_5__3 
       (.I0(rst),
        .I1(w_b),
        .I2(D[0]),
        .I3(o_empty_reg_2),
        .I4(D[1]),
        .O(grant_base));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \grant_base[2]_i_8__3 
       (.I0(\gen_vc_logic[2].has_credit__3 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(Q[0]),
        .I5(o_empty),
        .O(\grant_base[2]_i_8__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_9__2 
       (.I0(w_in_x[1]),
        .I1(w_in_x[0]),
        .O(\grant_base[2]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__16
       (.I0(o_empty_i_2__19_n_0),
        .I1(o_empty_i_3__19_n_0),
        .I2(o_empty_i_4__19_n_0),
        .I3(o_empty_reg_7),
        .I4(\fifo_tail[3]_i_1__34_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__16_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__19
       (.I0(\fifo_head[3]_i_1__19_n_0 ),
        .I1(o_empty_i_5__17_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__17_n_0),
        .I5(\fifo_head[4]_i_1__19_n_0 ),
        .O(o_empty_i_2__19_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__19
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__19_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__17_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__19_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__19
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__19_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__19_n_0),
        .O(o_empty_i_4__19_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__17
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__17
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__17_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__19
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__19_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__19
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__19
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__19_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__16_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    o_v_reg_i_1__5
       (.I0(o_empty_reg_1),
        .I1(n_in_v_reg_reg),
        .I2(e_v120_out),
        .I3(\i[2][1]_36 ),
        .I4(o_v_reg_i_5__5_n_0),
        .O(dor_o_v));
  LUT5 #(
    .INIT(32'h22220020)) 
    o_v_reg_i_2__5
       (.I0(e_v1__1),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(w_in_x[0]),
        .I4(\dor_credit_inst/e_v117_out ),
        .O(o_empty_reg_1));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    o_v_reg_i_3__5
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    o_v_reg_i_5__5
       (.I0(n_in_v_reg_reg),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(e_v1__1),
        .I3(n_in_v_reg),
        .I4(n_msg[33]),
        .I5(n_msg[32]),
        .O(o_v_reg_i_5__5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[0]_i_1__5 
       (.I0(n_msg[0]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__4 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [0]),
        .O(w_in_data[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[10]_i_1__5 
       (.I0(n_msg[10]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[10]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__4 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [10]),
        .O(w_in_data[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[11]_i_1__5 
       (.I0(n_msg[11]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[11]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__4 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [11]),
        .O(w_in_data[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[12]_i_1__5 
       (.I0(n_msg[12]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[12]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__4 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [12]),
        .O(w_in_data[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[13]_i_1__5 
       (.I0(n_msg[13]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[13]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__4 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [13]),
        .O(w_in_data[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[14]_i_1__5 
       (.I0(n_msg[14]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[14]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__4 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [14]),
        .O(w_in_data[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[15]_i_1__5 
       (.I0(n_msg[15]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[15]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__4 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [15]),
        .O(w_in_data[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[16]_i_1__5 
       (.I0(n_msg[16]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[16]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__4 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [16]),
        .O(w_in_data[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[17]_i_1__5 
       (.I0(n_msg[17]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[17]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__4 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [17]),
        .O(w_in_data[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[18]_i_1__5 
       (.I0(n_msg[18]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[18]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__4 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [18]),
        .O(w_in_data[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[19]_i_1__5 
       (.I0(n_msg[19]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[19]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__4 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [19]),
        .O(w_in_data[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[1]_i_1__5 
       (.I0(n_msg[1]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__4 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [1]),
        .O(w_in_data[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[20]_i_1__5 
       (.I0(n_msg[20]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[20]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__4 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [20]),
        .O(w_in_data[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[21]_i_1__5 
       (.I0(n_msg[21]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[21]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__4 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [21]),
        .O(w_in_data[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[22]_i_1__5 
       (.I0(n_msg[22]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[22]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__4 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [22]),
        .O(w_in_data[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[23]_i_1__5 
       (.I0(n_msg[23]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[23]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__4 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [23]),
        .O(w_in_data[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[24]_i_1__5 
       (.I0(n_msg[24]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[24]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__4 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [24]),
        .O(w_in_data[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[25]_i_1__5 
       (.I0(n_msg[25]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[25]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__4 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [25]),
        .O(w_in_data[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[26]_i_1__5 
       (.I0(n_msg[26]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[26]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__4 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [26]),
        .O(w_in_data[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[27]_i_1__5 
       (.I0(n_msg[27]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[27]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__4 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [27]),
        .O(w_in_data[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[28]_i_1__5 
       (.I0(n_msg[28]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[28]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__4 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [28]),
        .O(w_in_data[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[29]_i_1__5 
       (.I0(n_msg[29]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[29]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__4 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [29]),
        .O(w_in_data[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[2]_i_1__5 
       (.I0(n_msg[2]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[2]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__4 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [2]),
        .O(w_in_data[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[30]_i_1__5 
       (.I0(n_msg[30]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[30]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__4 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [30]),
        .O(w_in_data[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[31]_i_1__5 
       (.I0(n_msg[31]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[31]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__4 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [31]),
        .O(w_in_data[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[3]_i_1__5 
       (.I0(n_msg[3]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[3]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__4 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [3]),
        .O(w_in_data[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[4]_i_1__5 
       (.I0(n_msg[4]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[4]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__4 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [4]),
        .O(w_in_data[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[5]_i_1__5 
       (.I0(n_msg[5]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[5]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__4 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [5]),
        .O(w_in_data[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[6]_i_1__5 
       (.I0(n_msg[6]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[6]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__4 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [6]),
        .O(w_in_data[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[7]_i_1__5 
       (.I0(n_msg[7]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[7]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__4 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [7]),
        .O(w_in_data[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[8]_i_1__5 
       (.I0(n_msg[8]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[8]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__4 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [8]),
        .O(w_in_data[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[9]_i_1__5 
       (.I0(n_msg[9]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[9]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__4 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [9]),
        .O(w_in_data[9]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_out_v_reg_i_3__2
       (.I0(\dor_credit_inst/e_v117_out ),
        .I1(n_in_v_reg_reg),
        .I2(\grant_base[2]_i_9__2_n_0 ),
        .I3(e_v1__1),
        .I4(s_v3_out),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[0]_i_1__5 
       (.I0(n_msg[34]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [0]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[0]_i_2__2 
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [34]),
        .O(w_in_x[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[1]_i_1__5 
       (.I0(n_msg[35]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [1]),
        .O(s_msg[35]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[1]_i_2__2 
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [35]),
        .O(w_in_x[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[0]_i_1__5 
       (.I0(n_msg[32]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [0]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__4 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [32]),
        .O(w_in_y[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[1]_i_1__5 
       (.I0(n_msg[33]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [1]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__5 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [33]),
        .O(w_in_y[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    waiting_for_ack_i_4__5
       (.I0(e_v213_in),
        .I1(\grant_base[2]_i_9__2_n_0 ),
        .I2(\grant_base[2]_i_8__3_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .I4(\dor_credit_inst/e_v117_out ),
        .I5(e_v1__1),
        .O(e_v114_out));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_58
   (o_empty,
    o_empty_reg_0,
    \grant_reg[0] ,
    CO,
    O,
    o_empty_reg_1,
    D,
    \grant_base_reg[1] ,
    o_rdata,
    rst,
    clk,
    \ys[1].xs[0].noc_if_inst_east\.vc_target ,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[2].credits[4]_i_4 ,
    Q,
    \gen_vc_logic[2].credits[4]_i_4_0 ,
    \gen_vc_logic[2].credits[4]_i_3__1 ,
    DI,
    S,
    \fifo_tail_reg[0]_0 ,
    \gen_vc_logic[2].credits[4]_i_3__1_0 ,
    \grant_base_reg[2]_i_2_0 ,
    \grant_base_reg[1]_0 ,
    grant_base,
    fifo_data_reg_0_31_30_35_i_8__1);
  output o_empty;
  output [0:0]o_empty_reg_0;
  output \grant_reg[0] ;
  output [0:0]CO;
  output [1:0]O;
  output o_empty_reg_1;
  output [0:0]D;
  output \grant_base_reg[1] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  input [0:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[2].credits[4]_i_4 ;
  input [2:0]Q;
  input \gen_vc_logic[2].credits[4]_i_4_0 ;
  input \gen_vc_logic[2].credits[4]_i_3__1 ;
  input [1:0]DI;
  input [1:0]S;
  input \fifo_tail_reg[0]_0 ;
  input \gen_vc_logic[2].credits[4]_i_3__1_0 ;
  input \grant_base_reg[2]_i_2_0 ;
  input \grant_base_reg[1]_0 ;
  input [0:0]grant_base;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__1;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [1:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire [0:0]e_v;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__1;
  wire [4:0]fifo_head_reg;
  wire \fifo_tail[0]_i_1__35_n_0 ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \gen_vc_logic[2].credits[4]_i_3__1 ;
  wire \gen_vc_logic[2].credits[4]_i_3__1_0 ;
  wire \gen_vc_logic[2].credits[4]_i_4 ;
  wire \gen_vc_logic[2].credits[4]_i_4_0 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_11__7_n_0 ;
  wire \grant_base[2]_i_8__2_n_0 ;
  wire \grant_base_reg[1] ;
  wire \grant_base_reg[1]_0 ;
  wire \grant_base_reg[2]_i_2_0 ;
  wire \grant_base_reg[2]_i_2_n_1 ;
  wire \grant_base_reg[2]_i_2_n_2 ;
  wire \grant_base_reg[2]_i_2_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__6_n_0;
  wire o_empty_i_11__3_n_0;
  wire o_empty_i_1__14_n_0;
  wire o_empty_i_2__14_n_0;
  wire o_empty_i_3__16_n_0;
  wire o_empty_i_4__16_n_0;
  wire o_empty_i_5__14_n_0;
  wire o_empty_i_7__16_n_0;
  wire o_empty_i_8__16_n_0;
  wire o_empty_i_9__16_n_0;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__16 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__16 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__16 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__16 
       (.I0(fifo_head_reg[3]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[2]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__16 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__35 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(\fifo_tail_reg[0]_0 ),
        .O(\fifo_tail[0]_i_1__35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__7 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__16 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__16 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__7 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__16 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__35_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__35_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__35_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__35_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[0]_i_1__35_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[0].credits[4]_i_1__1 
       (.I0(\fifo_tail[0]_i_1__35_n_0 ),
        .I1(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_0));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    \gen_vc_logic[2].credits[4]_i_6 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gen_vc_logic[2].credits[4]_i_3__1 ),
        .I4(Q[1]),
        .I5(\gen_vc_logic[2].credits[4]_i_3__1_0 ),
        .O(o_empty_reg_1));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \gen_vc_logic[2].credits[4]_i_7 
       (.I0(\gen_vc_logic[2].credits[4]_i_4 ),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(\gen_vc_logic[2].credits[4]_i_4_0 ),
        .I4(Q[2]),
        .I5(\gen_vc_logic[2].credits[4]_i_3__1 ),
        .O(\grant_reg[0] ));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[0]_i_1__9 
       (.I0(o_empty),
        .I1(double_grant1[3]),
        .I2(double_grant1[0]),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000088888DDD)) 
    \grant_base[1]_i_1 
       (.I0(\fifo_tail_reg[0]_0 ),
        .I1(\grant_base_reg[1]_0 ),
        .I2(double_grant1[0]),
        .I3(double_grant1[3]),
        .I4(o_empty),
        .I5(grant_base),
        .O(\grant_base_reg[1] ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_11__7 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_2_0 ),
        .O(\grant_base[2]_i_11__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_5__2 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_8__2 
       (.I0(o_empty),
        .O(\grant_base[2]_i_8__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_2 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_2_n_1 ,\grant_base_reg[2]_i_2_n_2 ,\grant_base_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_8__2_n_0 }),
        .O({double_grant1[3],O,double_grant1[0]}),
        .S({o_empty,S,\grant_base[2]_i_11__7_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__6
       (.I0(fifo_head_reg[2]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__3
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_head_reg[2]),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(fifo_head_reg[1]),
        .O(o_empty_i_11__3_n_0));
  LUT6 #(
    .INIT(64'h0CAAAAFF0CAAAA00)) 
    o_empty_i_1__14
       (.I0(o_empty_i_2__14_n_0),
        .I1(o_empty_i_3__16_n_0),
        .I2(o_empty_i_4__16_n_0),
        .I3(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .I4(\fifo_tail[0]_i_1__35_n_0 ),
        .I5(o_empty),
        .O(o_empty_i_1__14_n_0));
  LUT6 #(
    .INIT(64'h28000000283C3C3C)) 
    o_empty_i_2__14
       (.I0(o_empty_i_5__14_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_head_reg[0]),
        .I3(e_v),
        .I4(\gen_vc_logic[0].has_credit__3 ),
        .I5(o_empty_i_7__16_n_0),
        .O(o_empty_i_2__14_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_3__16
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_3__16_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_4__16
       (.I0(fifo_head_reg[4]),
        .I1(fifo_tail_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_8__16_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_9__16_n_0),
        .O(o_empty_i_4__16_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_5__14
       (.I0(o_empty_i_10__6_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(fifo_head_reg[4]),
        .I3(fifo_head_reg[3]),
        .I4(o_empty_i_8__16_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_5__14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_7__16
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_head_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_9__16_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_11__3_n_0),
        .O(o_empty_i_7__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__16
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(o_empty_i_8__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__16
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_9__16_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__14_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_59
   (o_empty_reg_0,
    o_empty_reg_1,
    DI,
    O,
    D,
    S,
    o_rdata,
    rst,
    clk,
    \ys[1].xs[0].noc_if_inst_east\.vc_target ,
    e_v,
    \gen_vc_logic[1].has_credit__3 ,
    Q,
    \fifo_tail_reg[4]_0 ,
    CO,
    \grant_reg[2] ,
    \grant_reg[1] ,
    \grant_base_reg[2]_i_2 ,
    fifo_data_reg_0_31_30_35_i_8__1);
  output o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  output [0:0]DI;
  output [1:0]O;
  output [0:0]D;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  input [0:0]e_v;
  input \gen_vc_logic[1].has_credit__3 ;
  input [0:0]Q;
  input \fifo_tail_reg[4]_0 ;
  input [0:0]CO;
  input \grant_reg[2] ;
  input [0:0]\grant_reg[1] ;
  input \grant_base_reg[2]_i_2 ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__1;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [1:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]e_v;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__1;
  wire \fifo_head[0]_i_1__15_n_0 ;
  wire \fifo_head[1]_i_1__15_n_0 ;
  wire \fifo_head[2]_i_1__15_n_0 ;
  wire \fifo_head[3]_i_1__15_n_0 ;
  wire \fifo_head[4]_i_1__15_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_2 ;
  wire \grant_base_reg[2]_i_3__2_n_3 ;
  wire [0:0]\grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_10__5_n_0;
  wire o_empty_i_11__2_n_0;
  wire o_empty_i_1__15_n_0;
  wire o_empty_i_2__16_n_0;
  wire o_empty_i_3__15_n_0;
  wire o_empty_i_4__14_n_0;
  wire o_empty_i_5__13_n_0;
  wire o_empty_i_6__14_n_0;
  wire o_empty_i_7__15_n_0;
  wire o_empty_i_8__15_n_0;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:1]\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__15 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__15 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__15 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__15 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__15 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__15_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__15_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__15_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__15_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__15_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__11 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(\fifo_tail_reg[4]_0 ),
        .O(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__6 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__15 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__15 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__6 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__15 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[1].credits[4]_i_1__1 
       (.I0(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .I1(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_1));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[1]_i_1__9 
       (.I0(o_empty_reg_0),
        .I1(O[0]),
        .I2(\grant_reg[1] ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_10__7 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_2 ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__2 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_7 
       (.I0(o_empty_reg_0),
        .O(DI));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__2 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__2_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__2_O_UNCONNECTED [3:2],O}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__5
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__2
       (.I0(fifo_tail_reg[2]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_11__2_n_0));
  LUT6 #(
    .INIT(64'h22F0F0FF22F0F000)) 
    o_empty_i_1__15
       (.I0(o_empty_i_2__16_n_0),
        .I1(o_empty_i_3__15_n_0),
        .I2(o_empty_i_4__14_n_0),
        .I3(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .I4(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__15_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_2__16
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_2__16_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_3__15
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(\fifo_head_reg_n_0_[3] ),
        .I3(o_empty_i_5__13_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_6__14_n_0),
        .O(o_empty_i_3__15_n_0));
  LUT6 #(
    .INIT(64'h28283C003C003C00)) 
    o_empty_i_4__14
       (.I0(o_empty_i_7__15_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(o_empty_i_8__15_n_0),
        .I4(e_v),
        .I5(\gen_vc_logic[1].has_credit__3 ),
        .O(o_empty_i_4__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_5__13
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__14
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_6__14_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_7__15
       (.I0(o_empty_i_10__5_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_5__13_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_7__15_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_8__15
       (.I0(o_empty_i_11__2_n_0),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(fifo_tail_reg[4]),
        .I3(fifo_tail_reg[3]),
        .I4(o_empty_i_6__14_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_8__15_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__15_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_6
   (o_empty_reg_0,
    o_v_reg_reg,
    n_in_v_reg_reg,
    i_wdata,
    dor_o_v,
    \grant_reg[2] ,
    \grant_reg[2]_0 ,
    n_in_v_reg_reg_0,
    s_msg,
    \grant_reg[2]_1 ,
    DI,
    D,
    S,
    o_empty_reg_1,
    rst,
    clk,
    \o_v[2][3] ,
    Q,
    e_v,
    \gen_vc_logic[2].has_credit__3 ,
    o_v_reg_reg_0,
    \i[2][3]_36 ,
    \s_out_x_reg_reg[1] ,
    \i_x_r_reg[0] ,
    fifo_data_reg_0_31_30_35_0,
    o_v_reg_reg_1,
    \s_out_data_reg_reg[31] ,
    \fifo_tail_reg[0]_0 ,
    \fifo_tail_reg[0]_1 ,
    o_v_reg_reg_2,
    o_v_reg_reg_3,
    o_v_reg_reg_4,
    n_msg,
    n_in_v_reg,
    o_v_reg_i_3__13,
    o_rdata,
    fifo_data_reg_0_31_30_35_i_5__13_0,
    double_grant1,
    \grant_base_reg[2]_i_2__1 ,
    \ys[3].xs[1].noc_if_inst_east\.vc_target ,
    fifo_data_reg_0_31_30_35_i_8__5_0);
  output o_empty_reg_0;
  output [1:0]o_v_reg_reg;
  output n_in_v_reg_reg;
  output [35:0]i_wdata;
  output dor_o_v;
  output \grant_reg[2] ;
  output \grant_reg[2]_0 ;
  output n_in_v_reg_reg_0;
  output [35:0]s_msg;
  output \grant_reg[2]_1 ;
  output [0:0]DI;
  output [0:0]D;
  output [0:0]S;
  output [0:0]o_empty_reg_1;
  input rst;
  input clk;
  input \o_v[2][3] ;
  input [1:0]Q;
  input [0:0]e_v;
  input \gen_vc_logic[2].has_credit__3 ;
  input o_v_reg_reg_0;
  input \i[2][3]_36 ;
  input [1:0]\s_out_x_reg_reg[1] ;
  input \i_x_r_reg[0] ;
  input fifo_data_reg_0_31_30_35_0;
  input [1:0]o_v_reg_reg_1;
  input [31:0]\s_out_data_reg_reg[31] ;
  input [2:0]\fifo_tail_reg[0]_0 ;
  input \fifo_tail_reg[0]_1 ;
  input o_v_reg_reg_2;
  input o_v_reg_reg_3;
  input o_v_reg_reg_4;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_i_3__13;
  input [35:0]o_rdata;
  input [35:0]fifo_data_reg_0_31_30_35_i_5__13_0;
  input [1:0]double_grant1;
  input \grant_base_reg[2]_i_2__1 ;
  input [0:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__5_0;

  wire [0:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]S;
  wire clk;
  wire dor_o_v;
  wire [1:0]double_grant1;
  wire [0:0]e_v;
  wire fifo_data_reg_0_31_30_35_0;
  wire [35:0]fifo_data_reg_0_31_30_35_i_5__13_0;
  wire fifo_data_reg_0_31_30_35_i_7__5_n_0;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__5_0;
  wire fifo_data_reg_0_31_30_35_i_8__5_n_0;
  wire \fifo_head[0]_i_1__43_n_0 ;
  wire \fifo_head[1]_i_1__43_n_0 ;
  wire \fifo_head[2]_i_1__43_n_0 ;
  wire \fifo_head[3]_i_1__43_n_0 ;
  wire \fifo_head[4]_i_1__43_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire [2:0]\fifo_tail_reg[0]_0 ;
  wire \fifo_tail_reg[0]_1 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_base_reg[2]_i_2__1 ;
  wire \grant_reg[2] ;
  wire \grant_reg[2]_0 ;
  wire \grant_reg[2]_1 ;
  wire \i[2][3]_36 ;
  wire \i_ack[2][3] ;
  wire [35:0]i_wdata;
  wire \i_x_r_reg[0] ;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_10__16_n_0;
  wire o_empty_i_11__13_n_0;
  wire o_empty_i_12__2_n_0;
  wire o_empty_i_1__45_n_0;
  wire o_empty_i_2__43_n_0;
  wire o_empty_i_3__42_n_0;
  wire o_empty_i_4__43_n_0;
  wire o_empty_i_5__46_n_0;
  wire o_empty_i_6__41_n_0;
  wire o_empty_i_7__44_n_0;
  wire o_empty_i_8__43_n_0;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire [35:0]o_rdata;
  wire \o_v[2][3] ;
  wire o_v_reg_i_3__13;
  wire [1:0]o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [1:0]o_v_reg_reg_1;
  wire o_v_reg_reg_2;
  wire o_v_reg_reg_3;
  wire o_v_reg_reg_4;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire \s_out_data_reg[0]_i_2__10_n_0 ;
  wire \s_out_data_reg[10]_i_2__10_n_0 ;
  wire \s_out_data_reg[11]_i_2__10_n_0 ;
  wire \s_out_data_reg[12]_i_2__10_n_0 ;
  wire \s_out_data_reg[13]_i_2__10_n_0 ;
  wire \s_out_data_reg[14]_i_2__10_n_0 ;
  wire \s_out_data_reg[15]_i_2__10_n_0 ;
  wire \s_out_data_reg[16]_i_2__10_n_0 ;
  wire \s_out_data_reg[17]_i_2__10_n_0 ;
  wire \s_out_data_reg[18]_i_2__10_n_0 ;
  wire \s_out_data_reg[19]_i_2__10_n_0 ;
  wire \s_out_data_reg[1]_i_2__10_n_0 ;
  wire \s_out_data_reg[20]_i_2__10_n_0 ;
  wire \s_out_data_reg[21]_i_2__10_n_0 ;
  wire \s_out_data_reg[22]_i_2__10_n_0 ;
  wire \s_out_data_reg[23]_i_2__10_n_0 ;
  wire \s_out_data_reg[24]_i_2__10_n_0 ;
  wire \s_out_data_reg[25]_i_2__10_n_0 ;
  wire \s_out_data_reg[26]_i_2__10_n_0 ;
  wire \s_out_data_reg[27]_i_2__10_n_0 ;
  wire \s_out_data_reg[28]_i_2__10_n_0 ;
  wire \s_out_data_reg[29]_i_2__10_n_0 ;
  wire \s_out_data_reg[2]_i_2__10_n_0 ;
  wire \s_out_data_reg[30]_i_2__10_n_0 ;
  wire \s_out_data_reg[31]_i_2__10_n_0 ;
  wire \s_out_data_reg[3]_i_2__10_n_0 ;
  wire \s_out_data_reg[4]_i_2__10_n_0 ;
  wire \s_out_data_reg[5]_i_2__10_n_0 ;
  wire \s_out_data_reg[6]_i_2__10_n_0 ;
  wire \s_out_data_reg[7]_i_2__10_n_0 ;
  wire \s_out_data_reg[8]_i_2__10_n_0 ;
  wire \s_out_data_reg[9]_i_2__10_n_0 ;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire \s_out_y_reg[0]_i_2__10_n_0 ;
  wire \s_out_y_reg[1]_i_2__13_n_0 ;
  wire [0:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  wire [2:2]\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5_0[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5_0[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5_0[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_13__2
       (.I0(\fifo_tail_reg[0]_0 [2]),
        .I1(o_empty_reg_0),
        .O(\grant_reg[2]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__35
       (.I0(\s_out_data_reg[1]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__29
       (.I0(\s_out_data_reg[0]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__13
       (.I0(\s_out_data_reg[3]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__13
       (.I0(\s_out_data_reg[2]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__13
       (.I0(\s_out_data_reg[5]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__13
       (.I0(\s_out_data_reg[4]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5_0[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5_0[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5_0[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__13
       (.I0(\s_out_data_reg[13]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__13
       (.I0(\s_out_data_reg[12]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__13
       (.I0(\s_out_data_reg[15]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__13
       (.I0(\s_out_data_reg[14]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__13
       (.I0(\s_out_data_reg[17]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__13
       (.I0(\s_out_data_reg[16]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5_0[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5_0[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5_0[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__13
       (.I0(\s_out_data_reg[19]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__13
       (.I0(\s_out_data_reg[18]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__13
       (.I0(\s_out_data_reg[21]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__13
       (.I0(\s_out_data_reg[20]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__13
       (.I0(\s_out_data_reg[23]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__13
       (.I0(\s_out_data_reg[22]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5_0[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5_0[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5_0[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__13
       (.I0(\s_out_data_reg[25]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__13
       (.I0(\s_out_data_reg[24]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__13
       (.I0(\s_out_data_reg[27]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__13
       (.I0(\s_out_data_reg[26]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__13
       (.I0(\s_out_data_reg[29]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__13
       (.I0(\s_out_data_reg[28]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5_0[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5_0[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5_0[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__13
       (.I0(\s_out_data_reg[31]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__13
       (.I0(\s_out_data_reg[30]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__13
       (.I0(\s_out_y_reg[1]_i_2__13_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(o_v_reg_reg_1[1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__13
       (.I0(\s_out_y_reg[0]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(o_v_reg_reg_1[0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'h74)) 
    fifo_data_reg_0_31_30_35_i_5__13
       (.I0(fifo_data_reg_0_31_30_35_i_7__5_n_0),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6__13
       (.I0(fifo_data_reg_0_31_30_35_i_8__5_n_0),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(i_wdata[34]));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    fifo_data_reg_0_31_30_35_i_7__5
       (.I0(\rdata_e[2]_2 [35]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[35]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(fifo_data_reg_0_31_30_35_i_5__13_0[35]),
        .I5(\fifo_tail_reg[0]_0 [0]),
        .O(fifo_data_reg_0_31_30_35_i_7__5_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_8__5
       (.I0(\rdata_e[2]_2 [34]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[34]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[34]),
        .O(fifo_data_reg_0_31_30_35_i_8__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__5_0[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__5_0[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__5_0[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__13
       (.I0(\s_out_data_reg[7]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__13
       (.I0(\s_out_data_reg[6]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__13
       (.I0(\s_out_data_reg[9]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__13
       (.I0(\s_out_data_reg[8]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__13
       (.I0(\s_out_data_reg[11]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__13
       (.I0(\s_out_data_reg[10]_i_2__10_n_0 ),
        .I1(fifo_data_reg_0_31_30_35_0),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__43 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__43 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__43 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__43 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__43 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__43_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__43_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__43_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__43_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__43_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__43_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__33 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__43 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__43 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__19 
       (.I0(fifo_tail[3]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[2]),
        .O(next_fifo_tail[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[4]_i_1__41 
       (.I0(o_empty_reg_0),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(\fifo_tail_reg[0]_1 ),
        .O(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_2__1 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[3].xs[2].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_vc_logic[1].credits[4]_i_4__0 
       (.I0(fifo_data_reg_0_31_30_35_i_8__5_n_0),
        .I1(fifo_data_reg_0_31_30_35_i_7__5_n_0),
        .O(\grant_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \gen_vc_logic[2].credits[4]_i_1__14 
       (.I0(o_empty_reg_0),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(\fifo_tail_reg[0]_1 ),
        .I3(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \grant[2]_i_1__13 
       (.I0(o_empty_reg_0),
        .I1(double_grant1[1]),
        .I2(double_grant1[0]),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_6__9 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_9__9 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_2__1 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__13 
       (.I0(\i_ack[2][3] ),
        .I1(Q[0]),
        .I2(\o_v[2][3] ),
        .O(o_v_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__13 
       (.I0(\i_ack[2][3] ),
        .I1(\o_v[2][3] ),
        .I2(Q[1]),
        .O(o_v_reg_reg[1]));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \i_x_r[1]_i_2__5 
       (.I0(n_in_v_reg_reg),
        .I1(o_v_reg_reg_0),
        .I2(\i[2][3]_36 ),
        .I3(\s_out_x_reg_reg[1] [0]),
        .I4(\s_out_x_reg_reg[1] [1]),
        .I5(\i_x_r_reg[0] ),
        .O(\i_ack[2][3] ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    o_empty_i_10__16
       (.I0(fifo_tail[1]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[0] ),
        .I4(fifo_tail[2]),
        .O(o_empty_i_10__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_11__13
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_11__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    o_empty_i_12__2
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .O(o_empty_i_12__2_n_0));
  LUT6 #(
    .INIT(64'hFFFB0400AEAEAAAA)) 
    o_empty_i_1__45
       (.I0(o_empty_reg_0),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(\fifo_tail_reg[0]_1 ),
        .I3(o_empty_i_2__43_n_0),
        .I4(o_empty_i_3__42_n_0),
        .I5(\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .O(o_empty_i_1__45_n_0));
  LUT6 #(
    .INIT(64'h0041140014000014)) 
    o_empty_i_2__43
       (.I0(o_empty_i_4__43_n_0),
        .I1(fifo_tail[4]),
        .I2(o_empty_i_5__46_n_0),
        .I3(\fifo_head[3]_i_1__43_n_0 ),
        .I4(fifo_tail[3]),
        .I5(o_empty_i_6__41_n_0),
        .O(o_empty_i_2__43_n_0));
  LUT6 #(
    .INIT(64'h28283C003C003C00)) 
    o_empty_i_3__42
       (.I0(o_empty_i_7__44_n_0),
        .I1(fifo_tail[0]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(o_empty_i_8__43_n_0),
        .I4(e_v),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(o_empty_i_3__42_n_0));
  LUT6 #(
    .INIT(64'h7FBFDFEFF7FBFDFE)) 
    o_empty_i_4__43
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(fifo_tail[2]),
        .I4(fifo_tail[1]),
        .I5(fifo_tail[0]),
        .O(o_empty_i_4__43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    o_empty_i_5__46
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__41
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .O(o_empty_i_6__41_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_7__44
       (.I0(o_empty_i_10__16_n_0),
        .I1(fifo_tail[3]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_11__13_n_0),
        .I5(fifo_tail[4]),
        .O(o_empty_i_7__44_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_8__43
       (.I0(o_empty_i_12__2_n_0),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__41_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_8__43_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__45_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT6 #(
    .INIT(64'hFF45454545454545)) 
    o_v_reg_i_1__13
       (.I0(\grant_reg[2] ),
        .I1(n_in_v_reg_reg),
        .I2(o_v_reg_reg_0),
        .I3(o_v_reg_reg_1[1]),
        .I4(o_v_reg_reg_1[0]),
        .I5(o_v_reg_reg_2),
        .O(dor_o_v));
  LUT6 #(
    .INIT(64'hFFFFF700F700F700)) 
    o_v_reg_i_2__13
       (.I0(\s_out_y_reg[0]_i_2__10_n_0 ),
        .I1(\s_out_y_reg[1]_i_2__13_n_0 ),
        .I2(\grant_reg[2]_0 ),
        .I3(n_in_v_reg_reg_0),
        .I4(o_v_reg_reg_3),
        .I5(o_v_reg_reg_4),
        .O(\grant_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[0]_i_1__13 
       (.I0(\s_out_data_reg[0]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [0]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__10 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[0]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[0]),
        .O(\s_out_data_reg[0]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[10]_i_1__13 
       (.I0(\s_out_data_reg[10]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [10]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__10 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[10]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[10]),
        .O(\s_out_data_reg[10]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[11]_i_1__13 
       (.I0(\s_out_data_reg[11]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [11]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__10 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[11]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[11]),
        .O(\s_out_data_reg[11]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[12]_i_1__13 
       (.I0(\s_out_data_reg[12]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [12]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__10 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[12]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[12]),
        .O(\s_out_data_reg[12]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[13]_i_1__13 
       (.I0(\s_out_data_reg[13]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [13]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__10 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[13]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[13]),
        .O(\s_out_data_reg[13]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[14]_i_1__13 
       (.I0(\s_out_data_reg[14]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [14]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__10 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[14]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[14]),
        .O(\s_out_data_reg[14]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[15]_i_1__13 
       (.I0(\s_out_data_reg[15]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [15]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__10 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[15]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[15]),
        .O(\s_out_data_reg[15]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[16]_i_1__13 
       (.I0(\s_out_data_reg[16]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [16]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__10 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[16]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[16]),
        .O(\s_out_data_reg[16]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[17]_i_1__13 
       (.I0(\s_out_data_reg[17]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [17]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__10 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[17]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[17]),
        .O(\s_out_data_reg[17]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[18]_i_1__13 
       (.I0(\s_out_data_reg[18]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [18]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__10 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[18]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[18]),
        .O(\s_out_data_reg[18]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[19]_i_1__13 
       (.I0(\s_out_data_reg[19]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [19]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__10 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[19]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[19]),
        .O(\s_out_data_reg[19]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[1]_i_1__13 
       (.I0(\s_out_data_reg[1]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [1]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__10 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[1]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[1]),
        .O(\s_out_data_reg[1]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[20]_i_1__13 
       (.I0(\s_out_data_reg[20]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [20]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__10 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[20]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[20]),
        .O(\s_out_data_reg[20]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[21]_i_1__13 
       (.I0(\s_out_data_reg[21]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [21]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__10 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[21]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[21]),
        .O(\s_out_data_reg[21]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[22]_i_1__13 
       (.I0(\s_out_data_reg[22]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [22]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__10 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[22]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[22]),
        .O(\s_out_data_reg[22]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[23]_i_1__13 
       (.I0(\s_out_data_reg[23]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [23]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__10 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[23]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[23]),
        .O(\s_out_data_reg[23]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[24]_i_1__13 
       (.I0(\s_out_data_reg[24]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [24]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__10 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[24]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[24]),
        .O(\s_out_data_reg[24]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[25]_i_1__13 
       (.I0(\s_out_data_reg[25]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [25]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__10 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[25]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[25]),
        .O(\s_out_data_reg[25]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[26]_i_1__13 
       (.I0(\s_out_data_reg[26]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [26]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__10 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[26]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[26]),
        .O(\s_out_data_reg[26]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[27]_i_1__13 
       (.I0(\s_out_data_reg[27]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [27]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__10 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[27]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[27]),
        .O(\s_out_data_reg[27]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[28]_i_1__13 
       (.I0(\s_out_data_reg[28]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [28]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__10 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[28]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[28]),
        .O(\s_out_data_reg[28]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[29]_i_1__13 
       (.I0(\s_out_data_reg[29]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [29]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__10 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[29]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[29]),
        .O(\s_out_data_reg[29]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[2]_i_1__13 
       (.I0(\s_out_data_reg[2]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [2]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__10 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[2]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[2]),
        .O(\s_out_data_reg[2]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[30]_i_1__13 
       (.I0(\s_out_data_reg[30]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [30]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__10 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[30]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[30]),
        .O(\s_out_data_reg[30]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[31]_i_1__13 
       (.I0(\s_out_data_reg[31]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [31]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__10 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[31]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[31]),
        .O(\s_out_data_reg[31]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[3]_i_1__13 
       (.I0(\s_out_data_reg[3]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [3]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__10 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[3]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[3]),
        .O(\s_out_data_reg[3]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[4]_i_1__13 
       (.I0(\s_out_data_reg[4]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [4]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__10 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[4]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[4]),
        .O(\s_out_data_reg[4]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[5]_i_1__13 
       (.I0(\s_out_data_reg[5]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [5]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__10 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[5]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[5]),
        .O(\s_out_data_reg[5]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[6]_i_1__13 
       (.I0(\s_out_data_reg[6]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [6]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__10 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[6]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[6]),
        .O(\s_out_data_reg[6]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[7]_i_1__13 
       (.I0(\s_out_data_reg[7]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [7]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__10 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[7]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[7]),
        .O(\s_out_data_reg[7]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[8]_i_1__13 
       (.I0(\s_out_data_reg[8]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [8]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__10 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[8]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[8]),
        .O(\s_out_data_reg[8]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[9]_i_1__13 
       (.I0(\s_out_data_reg[9]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(\s_out_data_reg_reg[31] [9]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__10 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[9]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[9]),
        .O(\s_out_data_reg[9]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \s_out_x_reg[0]_i_1__13 
       (.I0(\s_out_x_reg_reg[1] [0]),
        .I1(n_in_v_reg_reg),
        .I2(o_v_reg_reg_0),
        .I3(n_msg[34]),
        .O(s_msg[34]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \s_out_x_reg[1]_i_1__13 
       (.I0(\s_out_x_reg_reg[1] [1]),
        .I1(n_in_v_reg_reg),
        .I2(o_v_reg_reg_0),
        .I3(n_msg[35]),
        .O(s_msg[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[0]_i_1__13 
       (.I0(\s_out_y_reg[0]_i_2__10_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(o_v_reg_reg_1[0]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[32]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__10 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[32]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[32]),
        .O(\s_out_y_reg[0]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[1]_i_1__13 
       (.I0(\s_out_y_reg[1]_i_2__13_n_0 ),
        .I1(n_in_v_reg_reg),
        .I2(o_v_reg_reg_1[1]),
        .I3(o_v_reg_reg_0),
        .I4(n_msg[33]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__13 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(\fifo_tail_reg[0]_0 [2]),
        .I2(o_rdata[33]),
        .I3(\fifo_tail_reg[0]_0 [1]),
        .I4(\fifo_tail_reg[0]_0 [0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__13_0[33]),
        .O(\s_out_y_reg[1]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    waiting_for_ack_i_5__13
       (.I0(n_in_v_reg_reg_0),
        .I1(n_in_v_reg),
        .I2(n_msg[35]),
        .I3(n_msg[34]),
        .O(n_in_v_reg_reg));
  LUT5 #(
    .INIT(32'h0000007F)) 
    waiting_for_ack_i_8__5
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(\grant_reg[2]_0 ),
        .I4(o_v_reg_i_3__13),
        .O(n_in_v_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_60
   (o_empty_reg_0,
    E,
    o_empty_reg_1,
    n_in_v_reg_reg,
    \ys[1].xs[1].noc_if_inst_east\.vc_target ,
    \grant_reg[2] ,
    \grant_reg[1] ,
    \grant_reg[0] ,
    grant_base,
    o_empty_reg_2,
    o_empty_reg_3,
    \n_in_x_reg_reg[0] ,
    i_wdata,
    s_msg,
    o_empty_reg_4,
    n_in_v_reg_reg_0,
    DI,
    S,
    o_empty_reg_5,
    \grant_base_reg[0] ,
    \grant_base_reg[2] ,
    rst,
    clk,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[1][1]_36 ,
    e_v,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    out,
    \grant_base_reg[2]_0 ,
    o_empty,
    D,
    \fifo_tail_reg[4]_0 ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \gen_vc_logic[2].credits[4]_i_3__0_0 ,
    \gen_vc_logic[2].credits[4]_i_3__0_1 ,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    o_rdata,
    fifo_data_reg_0_31_30_35_i_5__4_0,
    double_grant1,
    \grant_base_reg[2]_1 ,
    \ys[1].xs[0].noc_if_inst_east\.vc_target ,
    \grant_base_reg[0]_0 ,
    fifo_data_reg_0_31_30_35_i_8__1_0);
  output o_empty_reg_0;
  output [0:0]E;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  output \grant_reg[2] ;
  output \grant_reg[1] ;
  output \grant_reg[0] ;
  output [0:0]grant_base;
  output [0:0]o_empty_reg_2;
  output o_empty_reg_3;
  output \n_in_x_reg_reg[0] ;
  output [35:0]i_wdata;
  output [35:0]s_msg;
  output o_empty_reg_4;
  output n_in_v_reg_reg_0;
  output [0:0]DI;
  output [0:0]S;
  output [0:0]o_empty_reg_5;
  output \grant_base_reg[0] ;
  output \grant_base_reg[2] ;
  input rst;
  input clk;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[1][1]_36 ;
  input [0:0]e_v;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input [2:0]out;
  input \grant_base_reg[2]_0 ;
  input o_empty;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \gen_vc_logic[2].credits[4]_i_3__0_0 ;
  input \gen_vc_logic[2].credits[4]_i_3__0_1 ;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]o_rdata;
  input [35:0]fifo_data_reg_0_31_30_35_i_5__4_0;
  input [3:0]double_grant1;
  input \grant_base_reg[2]_1 ;
  input [0:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  input \grant_base_reg[0]_0 ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__1_0;

  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire [0:0]e_v;
  wire [35:0]fifo_data_reg_0_31_30_35_i_5__4_0;
  wire fifo_data_reg_0_31_30_35_i_7__1_n_0;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__1_0;
  wire fifo_data_reg_0_31_30_35_i_8__1_n_0;
  wire \fifo_head[0]_i_1__14_n_0 ;
  wire \fifo_head[1]_i_1__14_n_0 ;
  wire \fifo_head[2]_i_1__14_n_0 ;
  wire \fifo_head[3]_i_1__14_n_0 ;
  wire \fifo_head[4]_i_1__14_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[2].credits[4]_i_3__0_0 ;
  wire \gen_vc_logic[2].credits[4]_i_3__0_1 ;
  wire \gen_vc_logic[2].credits[4]_i_4_n_0 ;
  wire \gen_vc_logic[2].credits[4]_i_5_n_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base_reg[0] ;
  wire \grant_base_reg[0]_0 ;
  wire \grant_base_reg[2] ;
  wire \grant_base_reg[2]_0 ;
  wire \grant_base_reg[2]_1 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire \i[1][1]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[0] ;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__4_n_0;
  wire o_empty_i_11__1_n_0;
  wire o_empty_i_12_n_0;
  wire o_empty_i_1__43_n_0;
  wire o_empty_i_2__15_n_0;
  wire o_empty_i_3__14_n_0;
  wire o_empty_i_4__15_n_0;
  wire o_empty_i_5__43_n_0;
  wire o_empty_i_6__13_n_0;
  wire o_empty_i_7__14_n_0;
  wire o_empty_i_8__14_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire [0:0]o_empty_reg_5;
  wire [35:0]o_rdata;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire \s_out_data_reg[0]_i_2__3_n_0 ;
  wire \s_out_data_reg[10]_i_2__3_n_0 ;
  wire \s_out_data_reg[11]_i_2__3_n_0 ;
  wire \s_out_data_reg[12]_i_2__3_n_0 ;
  wire \s_out_data_reg[13]_i_2__3_n_0 ;
  wire \s_out_data_reg[14]_i_2__3_n_0 ;
  wire \s_out_data_reg[15]_i_2__3_n_0 ;
  wire \s_out_data_reg[16]_i_2__3_n_0 ;
  wire \s_out_data_reg[17]_i_2__3_n_0 ;
  wire \s_out_data_reg[18]_i_2__3_n_0 ;
  wire \s_out_data_reg[19]_i_2__3_n_0 ;
  wire \s_out_data_reg[1]_i_2__3_n_0 ;
  wire \s_out_data_reg[20]_i_2__3_n_0 ;
  wire \s_out_data_reg[21]_i_2__3_n_0 ;
  wire \s_out_data_reg[22]_i_2__3_n_0 ;
  wire \s_out_data_reg[23]_i_2__3_n_0 ;
  wire \s_out_data_reg[24]_i_2__3_n_0 ;
  wire \s_out_data_reg[25]_i_2__3_n_0 ;
  wire \s_out_data_reg[26]_i_2__3_n_0 ;
  wire \s_out_data_reg[27]_i_2__3_n_0 ;
  wire \s_out_data_reg[28]_i_2__3_n_0 ;
  wire \s_out_data_reg[29]_i_2__3_n_0 ;
  wire \s_out_data_reg[2]_i_2__3_n_0 ;
  wire \s_out_data_reg[30]_i_2__3_n_0 ;
  wire \s_out_data_reg[31]_i_2__3_n_0 ;
  wire \s_out_data_reg[3]_i_2__3_n_0 ;
  wire \s_out_data_reg[4]_i_2__3_n_0 ;
  wire \s_out_data_reg[5]_i_2__3_n_0 ;
  wire \s_out_data_reg[6]_i_2__3_n_0 ;
  wire \s_out_data_reg[7]_i_2__3_n_0 ;
  wire \s_out_data_reg[8]_i_2__3_n_0 ;
  wire \s_out_data_reg[9]_i_2__3_n_0 ;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire \s_out_y_reg[0]_i_2__3_n_0 ;
  wire \s_out_y_reg[1]_i_2__4_n_0 ;
  wire \s_out_y_reg[1]_i_3__0_n_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_i_6__2_n_0;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [0:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  wire [2:2]\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1_0[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1_0[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1_0[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__14
       (.I0(\grant_reg[2] ),
        .O(\ys[1].xs[1].noc_if_inst_east\.vc_target [2]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__15
       (.I0(\grant_reg[1] ),
        .O(\ys[1].xs[1].noc_if_inst_east\.vc_target [1]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__16
       (.I0(\grant_reg[0] ),
        .O(\ys[1].xs[1].noc_if_inst_east\.vc_target [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__12
       (.I0(\s_out_data_reg[1]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__10
       (.I0(\s_out_data_reg[0]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__4
       (.I0(\s_out_data_reg[3]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__4
       (.I0(\s_out_data_reg[2]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__4
       (.I0(\s_out_data_reg[5]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__4
       (.I0(\s_out_data_reg[4]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1_0[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1_0[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1_0[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__4
       (.I0(\s_out_data_reg[13]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__4
       (.I0(\s_out_data_reg[12]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__4
       (.I0(\s_out_data_reg[15]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__4
       (.I0(\s_out_data_reg[14]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__4
       (.I0(\s_out_data_reg[17]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__4
       (.I0(\s_out_data_reg[16]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1_0[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1_0[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1_0[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__4
       (.I0(\s_out_data_reg[19]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__4
       (.I0(\s_out_data_reg[18]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__4
       (.I0(\s_out_data_reg[21]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__4
       (.I0(\s_out_data_reg[20]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__4
       (.I0(\s_out_data_reg[23]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__4
       (.I0(\s_out_data_reg[22]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1_0[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1_0[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1_0[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__4
       (.I0(\s_out_data_reg[25]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__4
       (.I0(\s_out_data_reg[24]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__4
       (.I0(\s_out_data_reg[27]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__4
       (.I0(\s_out_data_reg[26]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__4
       (.I0(\s_out_data_reg[29]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__4
       (.I0(\s_out_data_reg[28]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1_0[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1_0[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1_0[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__4
       (.I0(\s_out_data_reg[31]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__4
       (.I0(\s_out_data_reg[30]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__4
       (.I0(\s_out_y_reg[1]_i_2__4_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__4
       (.I0(\s_out_y_reg[0]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__4
       (.I0(fifo_data_reg_0_31_30_35_i_7__1_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'h74)) 
    fifo_data_reg_0_31_30_35_i_6__4
       (.I0(fifo_data_reg_0_31_30_35_i_8__1_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[0]),
        .O(i_wdata[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_7__1
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[35]),
        .O(fifo_data_reg_0_31_30_35_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    fifo_data_reg_0_31_30_35_i_8__1
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(fifo_data_reg_0_31_30_35_i_5__4_0[34]),
        .I5(Q[0]),
        .O(fifo_data_reg_0_31_30_35_i_8__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8__1_0[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8__1_0[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8__1_0[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__4
       (.I0(\s_out_data_reg[7]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__4
       (.I0(\s_out_data_reg[6]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__4
       (.I0(\s_out_data_reg[9]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__4
       (.I0(\s_out_data_reg[8]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__4
       (.I0(\s_out_data_reg[11]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__4
       (.I0(\s_out_data_reg[10]_i_2__3_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__14 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__14 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__14 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__14 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__14 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__14_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__14_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__14_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__14_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__14_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__10 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(o_empty_reg_3),
        .O(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__5 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__14 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__14 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__5 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__14 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[1].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \gen_vc_logic[0].credits[4]_i_3__0 
       (.I0(\gen_vc_logic[2].credits[4]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[0]),
        .O(\grant_reg[0] ));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \gen_vc_logic[1].credits[4]_i_3__0 
       (.I0(\gen_vc_logic[2].credits[4]_i_4_n_0 ),
        .I1(Q[1]),
        .I2(\grant_base_reg[2]_0 ),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[1]),
        .O(\grant_reg[1] ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \gen_vc_logic[2].credits[4]_i_1__12 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(o_empty_reg_3),
        .I3(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_5));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \gen_vc_logic[2].credits[4]_i_3__0 
       (.I0(\gen_vc_logic[2].credits[4]_i_4_n_0 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(out[2]),
        .O(\grant_reg[2] ));
  LUT4 #(
    .INIT(16'h0051)) 
    \gen_vc_logic[2].credits[4]_i_3__1 
       (.I0(\gen_vc_logic[2].credits[4]_i_4_n_0 ),
        .I1(\n_in_x_reg_reg[0] ),
        .I2(\gen_vc_logic[2].credits[4]_i_5_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .O(o_empty_reg_3));
  LUT5 #(
    .INIT(32'h22222022)) 
    \gen_vc_logic[2].credits[4]_i_4 
       (.I0(\gen_vc_logic[2].credits[4]_i_5_n_0 ),
        .I1(\gen_vc_logic[2].credits[4]_i_3__0_0 ),
        .I2(\grant_base_reg[2]_0 ),
        .I3(Q[1]),
        .I4(\gen_vc_logic[2].credits[4]_i_3__0_1 ),
        .O(\gen_vc_logic[2].credits[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_vc_logic[2].credits[4]_i_5 
       (.I0(fifo_data_reg_0_31_30_35_i_7__1_n_0),
        .I1(fifo_data_reg_0_31_30_35_i_8__1_n_0),
        .O(\gen_vc_logic[2].credits[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \grant[2]_i_1__9 
       (.I0(o_empty_reg_0),
        .I1(double_grant1[3]),
        .I2(double_grant1[1]),
        .O(o_empty_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888DDD)) 
    \grant_base[0]_i_1 
       (.I0(o_empty_reg_3),
        .I1(\grant_base_reg[0]_0 ),
        .I2(double_grant1[1]),
        .I3(double_grant1[3]),
        .I4(o_empty_reg_0),
        .I5(grant_base),
        .O(\grant_base_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000088888DDD)) 
    \grant_base[2]_i_1 
       (.I0(o_empty_reg_3),
        .I1(\grant_base_reg[2]_1 ),
        .I2(double_grant1[0]),
        .I3(double_grant1[2]),
        .I4(\grant_base_reg[2]_0 ),
        .I5(grant_base),
        .O(\grant_base_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_4 
       (.I0(rst),
        .I1(D[0]),
        .I2(D[1]),
        .I3(o_empty_reg_2),
        .I4(o_empty_reg_3),
        .O(grant_base));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_6__2 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_9__7 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_1 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    o_empty_i_10__4
       (.I0(fifo_tail_reg[1]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[0] ),
        .I4(fifo_tail_reg[2]),
        .O(o_empty_i_10__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_11__1
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    o_empty_i_12
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .O(o_empty_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFB0400AEAEAAAA)) 
    o_empty_i_1__43
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(o_empty_reg_3),
        .I3(o_empty_i_2__15_n_0),
        .I4(o_empty_i_3__14_n_0),
        .I5(\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .O(o_empty_i_1__43_n_0));
  LUT6 #(
    .INIT(64'h1001022002200110)) 
    o_empty_i_2__15
       (.I0(\fifo_head[3]_i_1__14_n_0 ),
        .I1(o_empty_i_4__15_n_0),
        .I2(o_empty_i_5__43_n_0),
        .I3(fifo_tail_reg[4]),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_6__13_n_0),
        .O(o_empty_i_2__15_n_0));
  LUT6 #(
    .INIT(64'h28283C003C003C00)) 
    o_empty_i_3__14
       (.I0(o_empty_i_7__14_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(o_empty_i_8__14_n_0),
        .I4(e_v),
        .I5(\gen_vc_logic[2].has_credit__3 ),
        .O(o_empty_i_3__14_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    o_empty_i_4__15
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[0]),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_4__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    o_empty_i_5__43
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__13
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_6__13_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_7__14
       (.I0(o_empty_i_10__4_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_11__1_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_7__14_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_8__14
       (.I0(o_empty_i_12_n_0),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(fifo_tail_reg[4]),
        .I3(fifo_tail_reg[3]),
        .I4(o_empty_i_6__13_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_8__14_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__43_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT6 #(
    .INIT(64'hFFFF005151510051)) 
    o_v_reg_i_2__4
       (.I0(o_empty_reg_4),
        .I1(\s_out_y_reg[0]_i_2__3_n_0 ),
        .I2(\s_out_y_reg[1]_i_2__4_n_0 ),
        .I3(n_in_v_reg),
        .I4(o_v_reg_reg),
        .I5(o_v_reg_reg_0),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[0]_i_1__4 
       (.I0(\s_out_data_reg[0]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [0]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__3 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[0]),
        .O(\s_out_data_reg[0]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[10]_i_1__4 
       (.I0(\s_out_data_reg[10]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [10]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__3 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[10]),
        .O(\s_out_data_reg[10]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[11]_i_1__4 
       (.I0(\s_out_data_reg[11]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [11]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__3 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[11]),
        .O(\s_out_data_reg[11]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[12]_i_1__4 
       (.I0(\s_out_data_reg[12]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [12]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__3 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[12]),
        .O(\s_out_data_reg[12]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[13]_i_1__4 
       (.I0(\s_out_data_reg[13]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [13]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__3 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[13]),
        .O(\s_out_data_reg[13]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[14]_i_1__4 
       (.I0(\s_out_data_reg[14]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [14]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__3 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[14]),
        .O(\s_out_data_reg[14]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[15]_i_1__4 
       (.I0(\s_out_data_reg[15]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [15]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__3 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[15]),
        .O(\s_out_data_reg[15]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[16]_i_1__4 
       (.I0(\s_out_data_reg[16]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [16]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__3 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[16]),
        .O(\s_out_data_reg[16]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[17]_i_1__4 
       (.I0(\s_out_data_reg[17]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [17]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__3 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[17]),
        .O(\s_out_data_reg[17]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[18]_i_1__4 
       (.I0(\s_out_data_reg[18]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [18]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__3 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[18]),
        .O(\s_out_data_reg[18]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[19]_i_1__4 
       (.I0(\s_out_data_reg[19]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [19]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__3 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[19]),
        .O(\s_out_data_reg[19]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[1]_i_1__4 
       (.I0(\s_out_data_reg[1]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [1]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__3 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[1]),
        .O(\s_out_data_reg[1]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[20]_i_1__4 
       (.I0(\s_out_data_reg[20]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [20]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__3 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[20]),
        .O(\s_out_data_reg[20]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[21]_i_1__4 
       (.I0(\s_out_data_reg[21]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [21]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__3 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[21]),
        .O(\s_out_data_reg[21]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[22]_i_1__4 
       (.I0(\s_out_data_reg[22]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [22]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__3 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[22]),
        .O(\s_out_data_reg[22]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[23]_i_1__4 
       (.I0(\s_out_data_reg[23]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [23]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__3 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[23]),
        .O(\s_out_data_reg[23]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[24]_i_1__4 
       (.I0(\s_out_data_reg[24]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [24]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__3 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[24]),
        .O(\s_out_data_reg[24]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[25]_i_1__4 
       (.I0(\s_out_data_reg[25]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [25]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__3 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[25]),
        .O(\s_out_data_reg[25]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[26]_i_1__4 
       (.I0(\s_out_data_reg[26]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [26]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__3 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[26]),
        .O(\s_out_data_reg[26]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[27]_i_1__4 
       (.I0(\s_out_data_reg[27]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [27]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__3 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[27]),
        .O(\s_out_data_reg[27]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[28]_i_1__4 
       (.I0(\s_out_data_reg[28]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [28]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__3 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[28]),
        .O(\s_out_data_reg[28]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[29]_i_1__4 
       (.I0(\s_out_data_reg[29]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [29]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__3 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[29]),
        .O(\s_out_data_reg[29]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[2]_i_1__4 
       (.I0(\s_out_data_reg[2]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [2]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__3 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[2]),
        .O(\s_out_data_reg[2]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[30]_i_1__4 
       (.I0(\s_out_data_reg[30]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [30]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__3 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[30]),
        .O(\s_out_data_reg[30]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[31]_i_1__4 
       (.I0(\s_out_data_reg[31]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [31]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__3 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[31]),
        .O(\s_out_data_reg[31]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[3]_i_1__4 
       (.I0(\s_out_data_reg[3]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [3]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__3 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[3]),
        .O(\s_out_data_reg[3]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[4]_i_1__4 
       (.I0(\s_out_data_reg[4]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [4]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__3 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[4]),
        .O(\s_out_data_reg[4]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[5]_i_1__4 
       (.I0(\s_out_data_reg[5]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [5]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__3 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[5]),
        .O(\s_out_data_reg[5]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[6]_i_1__4 
       (.I0(\s_out_data_reg[6]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [6]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__3 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[6]),
        .O(\s_out_data_reg[6]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[7]_i_1__4 
       (.I0(\s_out_data_reg[7]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [7]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__3 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[7]),
        .O(\s_out_data_reg[7]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[8]_i_1__4 
       (.I0(\s_out_data_reg[8]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [8]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__3 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[8]),
        .O(\s_out_data_reg[8]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[9]_i_1__4 
       (.I0(\s_out_data_reg[9]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_data_reg_reg[31] [9]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__3 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[9]),
        .O(\s_out_data_reg[9]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEEEEE)) 
    \s_out_x_reg[0]_i_1__4 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[0]),
        .I2(n_msg[34]),
        .I3(n_in_v_reg),
        .I4(n_msg[32]),
        .I5(n_msg[33]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \s_out_x_reg[1]_i_1__4 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[1]),
        .I2(n_in_v_reg),
        .I3(n_msg[32]),
        .I4(n_msg[33]),
        .I5(n_msg[35]),
        .O(s_msg[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[0]_i_1__4 
       (.I0(\s_out_y_reg[0]_i_2__3_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_y_reg_reg[1] [0]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[32]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__3 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[32]),
        .O(\s_out_y_reg[0]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[1]_i_1__4 
       (.I0(\s_out_y_reg[1]_i_2__4_n_0 ),
        .I1(\s_out_y_reg[1]_i_3__0_n_0 ),
        .I2(\s_out_y_reg_reg[1] [1]),
        .I3(\n_in_x_reg_reg[0] ),
        .I4(n_msg[33]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__4 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__4_0[33]),
        .O(\s_out_y_reg[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F755F7F7)) 
    \s_out_y_reg[1]_i_3__0 
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .I5(o_empty_reg_4),
        .O(\s_out_y_reg[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hD0DDFFFF)) 
    \s_out_y_reg[1]_i_4 
       (.I0(n_msg[34]),
        .I1(n_msg[35]),
        .I2(n_msg[33]),
        .I3(n_msg[32]),
        .I4(n_in_v_reg),
        .O(\n_in_x_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hAAEFAAEFAAAAAAEF)) 
    waiting_for_ack_i_10__0
       (.I0(\gen_vc_logic[2].credits[4]_i_5_n_0 ),
        .I1(\grant_base_reg[2]_0 ),
        .I2(Q[1]),
        .I3(waiting_for_ack_i_6__2_n_0),
        .I4(Q[0]),
        .I5(o_empty),
        .O(o_empty_reg_4));
  LUT6 #(
    .INIT(64'h111111F1FFFFFFFF)) 
    waiting_for_ack_i_1__4
       (.I0(o_empty_reg_1),
        .I1(waiting_for_ack_reg),
        .I2(waiting_for_ack_reg_0[0]),
        .I3(waiting_for_ack_reg_0[1]),
        .I4(n_in_v_reg_reg),
        .I5(\i[1][1]_36 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAA20AA20AAAAAA20)) 
    waiting_for_ack_i_3__4
       (.I0(\gen_vc_logic[2].credits[4]_i_4_n_0 ),
        .I1(\grant_base_reg[2]_0 ),
        .I2(Q[1]),
        .I3(waiting_for_ack_i_6__2_n_0),
        .I4(Q[0]),
        .I5(o_empty),
        .O(o_empty_reg_1));
  LUT6 #(
    .INIT(64'h08AA0808FFFFFFFF)) 
    waiting_for_ack_i_5__4
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .I5(o_empty_reg_4),
        .O(n_in_v_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    waiting_for_ack_i_6__2
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(waiting_for_ack_i_6__2_n_0));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_64
   (o_empty,
    D,
    O,
    e_v1__1,
    CO,
    E,
    \grant_reg[0] ,
    o_rdata,
    rst,
    clk,
    Q,
    fifo_data_reg_0_31_0_5_i_10__2,
    fifo_data_reg_0_31_0_5_i_10__2_0,
    DI,
    S,
    o_empty_reg_0,
    w_b,
    \grant_base_reg[2]_i_4__1_0 ,
    \ys[1].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__1 );
  output o_empty;
  output [0:0]D;
  output [3:0]O;
  output e_v1__1;
  output [0:0]CO;
  output [0:0]E;
  output \grant_reg[0] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [2:0]Q;
  input fifo_data_reg_0_31_0_5_i_10__2;
  input fifo_data_reg_0_31_0_5_i_10__2_0;
  input [1:0]DI;
  input [1:0]S;
  input o_empty_reg_0;
  input w_b;
  input \grant_base_reg[2]_i_4__1_0 ;
  input [0:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire e_v1__1;
  wire fifo_data_reg_0_31_0_5_i_10__2;
  wire fifo_data_reg_0_31_0_5_i_10__2_0;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__29_n_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant_base[2]_i_15__1_n_0 ;
  wire \grant_base[2]_i_18__1_n_0 ;
  wire \grant_base_reg[2]_i_4__1_0 ;
  wire \grant_base_reg[2]_i_4__1_n_1 ;
  wire \grant_base_reg[2]_i_4__1_n_2 ;
  wire \grant_base_reg[2]_i_4__1_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty0;
  wire o_empty00_out;
  wire o_empty_i_1__11_n_0;
  wire o_empty_i_5__12_n_0;
  wire o_empty_i_6__11_n_0;
  wire o_empty_i_7__13_n_0;
  wire o_empty_i_8__13_n_0;
  wire o_empty_i_9__13_n_0;
  wire o_empty_reg_0;
  wire o_full0;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__1 ;
  wire w_b;
  wire [0:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__1 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__1 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__1 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_11__6
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__1 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__1 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__1 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__1 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__1 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__1 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__1 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__1 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__1 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__1 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__1 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__1 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__1 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__1 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__1 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__13 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__13 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__13 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__13 
       (.I0(fifo_head_reg[1]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__13 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__9 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__13 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__13 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__29 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__7 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__13 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__29_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__29_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__29_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__29_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__29_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[0].credits[4]_i_1__10 
       (.I0(\fifo_tail[3]_i_1__29_n_0 ),
        .I1(o_empty_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[0]_i_1__1 
       (.I0(O[0]),
        .I1(O[3]),
        .I2(o_empty),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__1 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_15__1 
       (.I0(o_empty),
        .O(\grant_base[2]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_18__1 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_4__1_0 ),
        .O(\grant_base[2]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \grant_base[2]_i_6__1 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_data_reg_0_31_0_5_i_10__2),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_10__2_0),
        .O(e_v1__1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_4__1 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_4__1_n_1 ,\grant_base_reg[2]_i_4__1_n_2 ,\grant_base_reg[2]_i_4__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_15__1_n_0 }),
        .O(O),
        .S({o_empty,S,\grant_base[2]_i_18__1_n_0 }));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__11
       (.I0(o_full0),
        .I1(o_empty0),
        .I2(o_empty00_out),
        .I3(o_empty_reg_0),
        .I4(\fifo_tail[3]_i_1__29_n_0 ),
        .I5(o_empty),
        .O(o_empty_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__13
       (.I0(next_fifo_head[3]),
        .I1(o_empty_i_5__12_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__11_n_0),
        .I5(next_fifo_head[4]),
        .O(o_full0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__13
       (.I0(fifo_head_reg[3]),
        .I1(o_empty_i_7__13_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__11_n_0),
        .I5(fifo_head_reg[4]),
        .O(o_empty0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__13
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__13_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_head_reg[4]),
        .I4(fifo_head_reg[3]),
        .I5(o_empty_i_9__13_n_0),
        .O(o_empty00_out));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__12
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(fifo_head_reg[2]),
        .I4(fifo_head_reg[1]),
        .I5(fifo_head_reg[0]),
        .O(o_empty_i_5__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__11
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__11_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__13
       (.I0(fifo_head_reg[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(fifo_head_reg[2]),
        .I5(fifo_head_reg[1]),
        .O(o_empty_i_7__13_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__13
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__13
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .O(o_empty_i_9__13_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__11_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_65
   (o_empty_reg_0,
    D,
    o_empty_reg_1,
    DI,
    o_empty_reg_2,
    \grant_reg[1] ,
    S,
    o_rdata,
    rst,
    clk,
    O,
    CO,
    \grant_reg[2] ,
    o_empty_reg_3,
    Q,
    w_b,
    \grant_base_reg[2]_i_4__1 ,
    \ys[1].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__1 );
  output o_empty_reg_0;
  output [0:0]D;
  output [1:0]o_empty_reg_1;
  output [0:0]DI;
  output [0:0]o_empty_reg_2;
  output \grant_reg[1] ;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]O;
  input [0:0]CO;
  input \grant_reg[2] ;
  input o_empty_reg_3;
  input [0:0]Q;
  input w_b;
  input \grant_base_reg[2]_i_4__1 ;
  input [0:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire \fifo_head[0]_i_1__12_n_0 ;
  wire \fifo_head[1]_i_1__12_n_0 ;
  wire \fifo_head[2]_i_1__12_n_0 ;
  wire \fifo_head[3]_i_1__12_n_0 ;
  wire \fifo_head[4]_i_1__12_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__30_n_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_3__1_n_3 ;
  wire \grant_base_reg[2]_i_4__1 ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_1__12_n_0;
  wire o_empty_i_2__12_n_0;
  wire o_empty_i_3__12_n_0;
  wire o_empty_i_4__12_n_0;
  wire o_empty_i_5__11_n_0;
  wire o_empty_i_6__10_n_0;
  wire o_empty_i_7__12_n_0;
  wire o_empty_i_8__12_n_0;
  wire o_empty_i_9__12_n_0;
  wire o_empty_reg_0;
  wire [1:0]o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__1 ;
  wire w_b;
  wire [0:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__1 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__1 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__1 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__1 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__1 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__1 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__1 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__1 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__1 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__1 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__1 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__1 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__12 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__12 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__12 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__12 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__12 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__12_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__12_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__12_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__12_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__12_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__8 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__12 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__12 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__30 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__6 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__12 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__30_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__30_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__30_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__30_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__30_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[1].credits[4]_i_1__8 
       (.I0(\fifo_tail[3]_i_1__30_n_0 ),
        .I1(o_empty_reg_3),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[1]_i_1__1 
       (.I0(O),
        .I1(o_empty_reg_1[0]),
        .I2(o_empty_reg_0),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_11__1 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_14__1 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_17__1 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__1 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_19__1 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .O(\grant_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__1 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__1_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__1_O_UNCONNECTED [3:2],o_empty_reg_1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__12
       (.I0(o_empty_i_2__12_n_0),
        .I1(o_empty_i_3__12_n_0),
        .I2(o_empty_i_4__12_n_0),
        .I3(o_empty_reg_3),
        .I4(\fifo_tail[3]_i_1__30_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__12_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__12
       (.I0(\fifo_head[3]_i_1__12_n_0 ),
        .I1(o_empty_i_5__11_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__10_n_0),
        .I5(\fifo_head[4]_i_1__12_n_0 ),
        .O(o_empty_i_2__12_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__12
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__12_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__10_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__12_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__12
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__12_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__12_n_0),
        .O(o_empty_i_4__12_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__11
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__10
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__10_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__12
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__12_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__12
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__12
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__12_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__12_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_66
   (o_empty_reg_0,
    dor_o_v,
    o_empty_reg_1,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    grant_base,
    w_b,
    o_empty_reg_2,
    DI,
    e_v114_out,
    i_wdata,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    S,
    rst,
    clk,
    e_v120_out,
    \i[0][1]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    e_v1__1,
    n_in_v_reg,
    s_v3_out,
    D,
    \fifo_tail_reg[4]_0 ,
    e_v213_in,
    fifo_data_reg_0_31_0_5_i_2__9,
    fifo_data_reg_0_31_0_5_i_8__2,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty,
    o_rdata,
    \s_out_x_reg_reg[1]_0 ,
    double_grant1,
    o_empty_reg_7,
    \grant_base_reg[2]_i_4__1 ,
    \ys[1].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__1_0 );
  output o_empty_reg_0;
  output dor_o_v;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output [0:0]grant_base;
  output w_b;
  output [0:0]o_empty_reg_2;
  output [0:0]DI;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output o_empty_reg_5;
  output [0:0]o_empty_reg_6;
  output [0:0]S;
  input rst;
  input clk;
  input e_v120_out;
  input \i[0][1]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input e_v1__1;
  input n_in_v_reg;
  input s_v3_out;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input e_v213_in;
  input fifo_data_reg_0_31_0_5_i_2__9;
  input fifo_data_reg_0_31_0_5_i_8__2;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty;
  input [35:0]o_rdata;
  input [35:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]double_grant1;
  input o_empty_reg_7;
  input \grant_base_reg[2]_i_4__1 ;
  input [0:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__1_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire \dor_credit_inst/e_v117_out ;
  wire dor_o_v;
  wire dor_w2e;
  wire [1:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v1__1;
  wire e_v213_in;
  wire e_v216_in;
  wire fifo_data_reg_0_31_0_5_i_2__9;
  wire fifo_data_reg_0_31_0_5_i_4__17_n_0;
  wire fifo_data_reg_0_31_0_5_i_8__2;
  wire \fifo_head[0]_i_1__11_n_0 ;
  wire \fifo_head[1]_i_1__11_n_0 ;
  wire \fifo_head[2]_i_1__11_n_0 ;
  wire \fifo_head[3]_i_1__11_n_0 ;
  wire \fifo_head[4]_i_1__11_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__31_n_0 ;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_8__1_n_0 ;
  wire \grant_base_reg[2]_i_4__1 ;
  wire \i[0][1]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__13_n_0;
  wire o_empty_i_2__11_n_0;
  wire o_empty_i_3__11_n_0;
  wire o_empty_i_4__11_n_0;
  wire o_empty_i_5__10_n_0;
  wire o_empty_i_6__9_n_0;
  wire o_empty_i_7__11_n_0;
  wire o_empty_i_8__11_n_0;
  wire o_empty_i_9__11_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire [0:0]o_empty_reg_6;
  wire o_empty_reg_7;
  wire [35:0]o_rdata;
  wire o_v_reg_i_5__3_n_0;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__1_0 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [35:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [31:0]w_in_data;
  wire [1:0]w_in_x;
  wire [1:0]w_in_y;
  wire [0:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1_0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__1_0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__1_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_10__2
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__1_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_8__2),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(e_v216_in),
        .O(o_empty_reg_5));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__11
       (.I0(w_in_data[1]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__7
       (.I0(w_in_data[0]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__8
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__1_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_4__17_n_0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(e_v216_in),
        .O(o_empty_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__9
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__1_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_2__9),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(e_v216_in),
        .O(o_empty_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_4__17
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(fifo_data_reg_0_31_0_5_i_4__17_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__3
       (.I0(w_in_data[3]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__3
       (.I0(w_in_data[2]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__3
       (.I0(w_in_data[5]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__3
       (.I0(w_in_data[4]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  LUT5 #(
    .INIT(32'h00000002)) 
    fifo_data_reg_0_31_0_5_i_9__2
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\fifo_tail_reg[4]_0 ),
        .I3(\grant_base[2]_i_8__1_n_0 ),
        .I4(e_v216_in),
        .O(dor_w2e));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1_0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__1_0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__1_0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__3
       (.I0(w_in_data[13]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__3
       (.I0(w_in_data[12]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__3
       (.I0(w_in_data[15]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__3
       (.I0(w_in_data[14]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__3
       (.I0(w_in_data[17]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__3
       (.I0(w_in_data[16]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1_0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__1_0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__1_0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__3
       (.I0(w_in_data[19]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__3
       (.I0(w_in_data[18]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__3
       (.I0(w_in_data[21]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__3
       (.I0(w_in_data[20]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__3
       (.I0(w_in_data[23]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__3
       (.I0(w_in_data[22]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1_0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__1_0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__1_0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__3
       (.I0(w_in_data[25]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__3
       (.I0(w_in_data[24]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__3
       (.I0(w_in_data[27]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__3
       (.I0(w_in_data[26]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__3
       (.I0(w_in_data[29]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__3
       (.I0(w_in_data[28]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1_0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__1_0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__1_0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__3
       (.I0(w_in_data[31]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__3
       (.I0(w_in_data[30]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__3
       (.I0(w_in_y[1]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__3
       (.I0(w_in_y[0]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__3
       (.I0(w_in_x[1]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6__3
       (.I0(w_in_x[0]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(i_wdata[34]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__1_0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__1_0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__1_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__3
       (.I0(w_in_data[7]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__3
       (.I0(w_in_data[6]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__3
       (.I0(w_in_data[9]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__3
       (.I0(w_in_data[8]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__3
       (.I0(w_in_data[11]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__3
       (.I0(w_in_data[10]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__11 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__11 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__11 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__11 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__11 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__11_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__11_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__11_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__11_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[1].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__11_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__7 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__11 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__11 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__31 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__5 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__11 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__31_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__31_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__31_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__31_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__31_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[2].credits[4]_i_1__6 
       (.I0(\fifo_tail[3]_i_1__31_n_0 ),
        .I1(o_empty_reg_7),
        .O(o_empty_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[2]_i_1__1 
       (.I0(double_grant1[0]),
        .I1(double_grant1[1]),
        .I2(o_empty_reg_0),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \grant_base[2]_i_10__1 
       (.I0(w_in_x[1]),
        .I1(w_in_x[0]),
        .I2(w_in_y[1]),
        .I3(w_in_y[0]),
        .O(\dor_credit_inst/e_v117_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_13__1 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_16__1 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__1 ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAA0000AAA800A8)) 
    \grant_base[2]_i_2__3 
       (.I0(e_v1__1),
        .I1(\fifo_tail_reg[4]_0 ),
        .I2(\grant_base[2]_i_8__1_n_0 ),
        .I3(e_v216_in),
        .I4(n_in_v_reg_reg),
        .I5(\dor_credit_inst/e_v117_out ),
        .O(w_b));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_5__1 
       (.I0(rst),
        .I1(w_b),
        .I2(D[0]),
        .I3(o_empty_reg_2),
        .I4(D[1]),
        .O(grant_base));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \grant_base[2]_i_8__1 
       (.I0(\gen_vc_logic[2].has_credit__3 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(Q[0]),
        .I5(o_empty),
        .O(\grant_base[2]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_base[2]_i_9__1 
       (.I0(w_in_x[0]),
        .I1(w_in_x[1]),
        .O(e_v216_in));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__13
       (.I0(o_empty_i_2__11_n_0),
        .I1(o_empty_i_3__11_n_0),
        .I2(o_empty_i_4__11_n_0),
        .I3(o_empty_reg_7),
        .I4(\fifo_tail[3]_i_1__31_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__11
       (.I0(\fifo_head[3]_i_1__11_n_0 ),
        .I1(o_empty_i_5__10_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__9_n_0),
        .I5(\fifo_head[4]_i_1__11_n_0 ),
        .O(o_empty_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__11
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__11_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__9_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__11
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__11_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__11_n_0),
        .O(o_empty_i_4__11_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__10
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__9
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__9_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__11
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__11_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__11
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__11
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__11_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__13_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    o_v_reg_i_1__3
       (.I0(o_empty_reg_1),
        .I1(n_in_v_reg_reg),
        .I2(e_v120_out),
        .I3(\i[0][1]_36 ),
        .I4(o_v_reg_i_5__3_n_0),
        .O(dor_o_v));
  LUT5 #(
    .INIT(32'h22220002)) 
    o_v_reg_i_2__3
       (.I0(e_v1__1),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(w_in_x[0]),
        .I4(\dor_credit_inst/e_v117_out ),
        .O(o_empty_reg_1));
  LUT5 #(
    .INIT(32'h080808AA)) 
    o_v_reg_i_3__3
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    o_v_reg_i_5__3
       (.I0(n_in_v_reg_reg),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(e_v1__1),
        .I3(n_in_v_reg),
        .I4(n_msg[33]),
        .I5(n_msg[32]),
        .O(o_v_reg_i_5__3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[0]_i_1__3 
       (.I0(n_msg[0]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__2 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [0]),
        .O(w_in_data[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[10]_i_1__3 
       (.I0(n_msg[10]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[10]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__2 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [10]),
        .O(w_in_data[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[11]_i_1__3 
       (.I0(n_msg[11]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[11]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__2 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [11]),
        .O(w_in_data[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[12]_i_1__3 
       (.I0(n_msg[12]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[12]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__2 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [12]),
        .O(w_in_data[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[13]_i_1__3 
       (.I0(n_msg[13]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[13]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__2 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [13]),
        .O(w_in_data[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[14]_i_1__3 
       (.I0(n_msg[14]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[14]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__2 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [14]),
        .O(w_in_data[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[15]_i_1__3 
       (.I0(n_msg[15]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[15]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__2 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [15]),
        .O(w_in_data[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[16]_i_1__3 
       (.I0(n_msg[16]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[16]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__2 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [16]),
        .O(w_in_data[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[17]_i_1__3 
       (.I0(n_msg[17]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[17]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__2 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [17]),
        .O(w_in_data[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[18]_i_1__3 
       (.I0(n_msg[18]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[18]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__2 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [18]),
        .O(w_in_data[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[19]_i_1__3 
       (.I0(n_msg[19]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[19]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__2 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [19]),
        .O(w_in_data[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[1]_i_1__3 
       (.I0(n_msg[1]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__2 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [1]),
        .O(w_in_data[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[20]_i_1__3 
       (.I0(n_msg[20]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[20]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__2 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [20]),
        .O(w_in_data[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[21]_i_1__3 
       (.I0(n_msg[21]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[21]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__2 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [21]),
        .O(w_in_data[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[22]_i_1__3 
       (.I0(n_msg[22]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[22]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__2 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [22]),
        .O(w_in_data[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[23]_i_1__3 
       (.I0(n_msg[23]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[23]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__2 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [23]),
        .O(w_in_data[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[24]_i_1__3 
       (.I0(n_msg[24]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[24]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__2 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [24]),
        .O(w_in_data[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[25]_i_1__3 
       (.I0(n_msg[25]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[25]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__2 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [25]),
        .O(w_in_data[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[26]_i_1__3 
       (.I0(n_msg[26]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[26]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__2 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [26]),
        .O(w_in_data[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[27]_i_1__3 
       (.I0(n_msg[27]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[27]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__2 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [27]),
        .O(w_in_data[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[28]_i_1__3 
       (.I0(n_msg[28]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[28]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__2 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [28]),
        .O(w_in_data[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[29]_i_1__3 
       (.I0(n_msg[29]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[29]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__2 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [29]),
        .O(w_in_data[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[2]_i_1__3 
       (.I0(n_msg[2]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[2]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__2 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [2]),
        .O(w_in_data[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[30]_i_1__3 
       (.I0(n_msg[30]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[30]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__2 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [30]),
        .O(w_in_data[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[31]_i_1__3 
       (.I0(n_msg[31]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[31]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__2 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [31]),
        .O(w_in_data[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[3]_i_1__3 
       (.I0(n_msg[3]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[3]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__2 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [3]),
        .O(w_in_data[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[4]_i_1__3 
       (.I0(n_msg[4]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[4]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__2 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [4]),
        .O(w_in_data[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[5]_i_1__3 
       (.I0(n_msg[5]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[5]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__2 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [5]),
        .O(w_in_data[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[6]_i_1__3 
       (.I0(n_msg[6]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[6]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__2 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [6]),
        .O(w_in_data[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[7]_i_1__3 
       (.I0(n_msg[7]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[7]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__2 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [7]),
        .O(w_in_data[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[8]_i_1__3 
       (.I0(n_msg[8]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[8]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__2 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [8]),
        .O(w_in_data[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[9]_i_1__3 
       (.I0(n_msg[9]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[9]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__2 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [9]),
        .O(w_in_data[9]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_out_v_reg_i_3__1
       (.I0(\dor_credit_inst/e_v117_out ),
        .I1(n_in_v_reg_reg),
        .I2(e_v216_in),
        .I3(e_v1__1),
        .I4(s_v3_out),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[0]_i_1__3 
       (.I0(n_msg[34]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [0]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[0]_i_2__1 
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [34]),
        .O(w_in_x[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[1]_i_1__3 
       (.I0(n_msg[35]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [1]),
        .O(s_msg[35]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[1]_i_2__1 
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [35]),
        .O(w_in_x[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[0]_i_1__3 
       (.I0(n_msg[32]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [0]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__2 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [32]),
        .O(w_in_y[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[1]_i_1__3 
       (.I0(n_msg[33]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [1]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__3 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [33]),
        .O(w_in_y[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    waiting_for_ack_i_4__3
       (.I0(e_v213_in),
        .I1(e_v216_in),
        .I2(\grant_base[2]_i_8__1_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .I4(\dor_credit_inst/e_v117_out ),
        .I5(e_v1__1),
        .O(e_v114_out));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_70
   (o_empty_reg_0,
    o_empty,
    \grant_reg[0] ,
    \grant_reg[0]_0 ,
    CO,
    O,
    D,
    o_rdata,
    rst,
    clk,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    Q,
    \fifo_tail_reg[0]_0 ,
    fifo_data_reg_0_31_0_5_i_17,
    fifo_data_reg_0_31_0_5_i_17_0,
    fifo_data_reg_0_31_0_5_i_17_1,
    DI,
    S,
    \ys[0].xs[2].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_i_3__0_0 ,
    i_wdata);
  output o_empty_reg_0;
  output o_empty;
  output \grant_reg[0] ;
  output \grant_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]O;
  output [0:0]D;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input [1:0]Q;
  input \fifo_tail_reg[0]_0 ;
  input fifo_data_reg_0_31_0_5_i_17;
  input fifo_data_reg_0_31_0_5_i_17_0;
  input fifo_data_reg_0_31_0_5_i_17_1;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  input \grant_reg[2]_i_3__0_0 ;
  input [35:0]i_wdata;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire [0:0]e_v;
  wire fifo_data_reg_0_31_0_5_i_17;
  wire fifo_data_reg_0_31_0_5_i_17_0;
  wire fifo_data_reg_0_31_0_5_i_17_1;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant[2]_i_11__0_n_0 ;
  wire \grant[2]_i_8__0_n_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[2]_i_3__0_0 ;
  wire \grant_reg[2]_i_3__0_n_1 ;
  wire \grant_reg[2]_i_3__0_n_2 ;
  wire \grant_reg[2]_i_3__0_n_3 ;
  wire [35:0]i_wdata;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__3_n_0;
  wire o_empty_i_11__0_n_0;
  wire o_empty_i_1__8_n_0;
  wire o_empty_i_2__8_n_0;
  wire o_empty_i_3__10_n_0;
  wire o_empty_i_4__10_n_0;
  wire o_empty_i_5__9_n_0;
  wire o_empty_i_7__10_n_0;
  wire o_empty_i_8__10_n_0;
  wire o_empty_i_9__10_n_0;
  wire o_empty_reg_0;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_19
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    fifo_data_reg_0_31_0_5_i_20
       (.I0(fifo_data_reg_0_31_0_5_i_17),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(fifo_data_reg_0_31_0_5_i_17_0),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_17_1),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__10 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__10 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__10 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__10 
       (.I0(fifo_head_reg[3]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[2]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__10 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1__6 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(\fifo_tail_reg[0]_0 ),
        .O(o_empty_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__4 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__10 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__10 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__4 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__10 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(o_empty_reg_0),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \grant[0]_i_1__8 
       (.I0(o_empty),
        .I1(double_grant1[3]),
        .I2(double_grant1[0]),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_11__0 
       (.I0(o_empty),
        .I1(\grant_reg[2]_i_3__0_0 ),
        .O(\grant[2]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_5__0 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_8__0 
       (.I0(o_empty),
        .O(\grant[2]_i_8__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_3__0 
       (.CI(1'b0),
        .CO({CO,\grant_reg[2]_i_3__0_n_1 ,\grant_reg[2]_i_3__0_n_2 ,\grant_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant[2]_i_8__0_n_0 }),
        .O({double_grant1[3],O,double_grant1[0]}),
        .S({o_empty,S,\grant[2]_i_11__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__3
       (.I0(fifo_head_reg[2]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11__0
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_head_reg[2]),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(fifo_head_reg[1]),
        .O(o_empty_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h0CAAAAFF0CAAAA00)) 
    o_empty_i_1__8
       (.I0(o_empty_i_2__8_n_0),
        .I1(o_empty_i_3__10_n_0),
        .I2(o_empty_i_4__10_n_0),
        .I3(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .I4(o_empty_reg_0),
        .I5(o_empty),
        .O(o_empty_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h28000000283C3C3C)) 
    o_empty_i_2__8
       (.I0(o_empty_i_5__9_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_head_reg[0]),
        .I3(e_v),
        .I4(\gen_vc_logic[0].has_credit__3 ),
        .I5(o_empty_i_7__10_n_0),
        .O(o_empty_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_3__10
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_3__10_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_4__10
       (.I0(fifo_head_reg[4]),
        .I1(fifo_tail_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_8__10_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_9__10_n_0),
        .O(o_empty_i_4__10_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_5__9
       (.I0(o_empty_i_10__3_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(fifo_head_reg[4]),
        .I3(fifo_head_reg[3]),
        .I4(o_empty_i_8__10_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_5__9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_7__10
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_head_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_9__10_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_11__0_n_0),
        .O(o_empty_i_7__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__10
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(o_empty_i_8__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__10
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_9__10_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__8_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_71
   (\grant_reg[1] ,
    o_empty_reg_0,
    \n_in_x_reg_reg[1] ,
    DI,
    O,
    D,
    S,
    o_rdata,
    rst,
    clk,
    e_v,
    \gen_vc_logic[1].has_credit__3 ,
    n_msg,
    n_in_v_reg,
    \grant_reg[1]_0 ,
    CO,
    \grant_reg[2] ,
    \ys[0].xs[2].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_i_3__0 ,
    Q,
    \fifo_tail_reg[0]_0 ,
    i_wdata);
  output \grant_reg[1] ;
  output o_empty_reg_0;
  output \n_in_x_reg_reg[1] ;
  output [0:0]DI;
  output [0:0]O;
  output [0:0]D;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]e_v;
  input \gen_vc_logic[1].has_credit__3 ;
  input [3:0]n_msg;
  input n_in_v_reg;
  input [0:0]\grant_reg[1]_0 ;
  input [0:0]CO;
  input \grant_reg[2] ;
  input [0:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  input \grant_reg[2]_i_3__0 ;
  input [0:0]Q;
  input \fifo_tail_reg[0]_0 ;
  input [35:0]i_wdata;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire [4:4]double_grant1;
  wire [0:0]e_v;
  wire \fifo_head[0]_i_1__9_n_0 ;
  wire \fifo_head[1]_i_1__9_n_0 ;
  wire \fifo_head[2]_i_1__9_n_0 ;
  wire \fifo_head[3]_i_1__9_n_0 ;
  wire \fifo_head[4]_i_1__9_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[0]_0 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_reg[1] ;
  wire [0:0]\grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire \grant_reg[2]_i_2__0_n_3 ;
  wire \grant_reg[2]_i_3__0 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire \n_in_x_reg_reg[1] ;
  wire [3:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_10__2_n_0;
  wire o_empty_i_11_n_0;
  wire o_empty_i_1__9_n_0;
  wire o_empty_i_2__9_n_0;
  wire o_empty_i_3__9_n_0;
  wire o_empty_i_4__9_n_0;
  wire o_empty_i_5__8_n_0;
  wire o_empty_i_7__9_n_0;
  wire o_empty_i_8__9_n_0;
  wire o_empty_i_9__9_n_0;
  wire o_empty_reg_0;
  wire [35:0]o_rdata;
  wire rst;
  wire [0:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_reg[2]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_reg[2]_i_2__0_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__9 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__9 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__9 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__9 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__9 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__9_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__9_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__9_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__9_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__9_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__40 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .I2(\fifo_tail_reg[0]_0 ),
        .O(\grant_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__3 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__9 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__9 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__3 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__9 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\grant_reg[1] ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[1]_i_1__8 
       (.I0(o_empty_reg_0),
        .I1(double_grant1),
        .I2(\grant_reg[1]_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_10__0 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3__0 ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_4__0 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_7__0 
       (.I0(o_empty_reg_0),
        .O(DI));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_2__0 
       (.CI(CO),
        .CO({\NLW_grant_reg[2]_i_2__0_CO_UNCONNECTED [3:1],\grant_reg[2]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_reg[2]_i_2__0_O_UNCONNECTED [3:2],O,double_grant1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__2
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_11
       (.I0(fifo_tail_reg[2]),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_11_n_0));
  LUT6 #(
    .INIT(64'h0CAAAAFF0CAAAA00)) 
    o_empty_i_1__9
       (.I0(o_empty_i_2__9_n_0),
        .I1(o_empty_i_3__9_n_0),
        .I2(o_empty_i_4__9_n_0),
        .I3(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .I4(\grant_reg[1] ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h28000000283C3C3C)) 
    o_empty_i_2__9
       (.I0(o_empty_i_5__8_n_0),
        .I1(fifo_tail_reg[0]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(e_v),
        .I4(\gen_vc_logic[1].has_credit__3 ),
        .I5(o_empty_i_7__9_n_0),
        .O(o_empty_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_3__9
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h6FF9F66FF66F9FF6)) 
    o_empty_i_4__9
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(\fifo_head_reg_n_0_[3] ),
        .I3(o_empty_i_8__9_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_9__9_n_0),
        .O(o_empty_i_4__9_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_5__8
       (.I0(o_empty_i_10__2_n_0),
        .I1(fifo_tail_reg[3]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_8__9_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_5__8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_7__9
       (.I0(fifo_tail_reg[4]),
        .I1(\fifo_head_reg_n_0_[4] ),
        .I2(\fifo_head_reg_n_0_[3] ),
        .I3(o_empty_i_9__9_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_11_n_0),
        .O(o_empty_i_7__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__9
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_8__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__9
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_9__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__9_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'h7770FFFF)) 
    \s_out_y_reg[1]_i_3 
       (.I0(n_msg[3]),
        .I1(n_msg[2]),
        .I2(n_msg[1]),
        .I3(n_msg[0]),
        .I4(n_in_v_reg),
        .O(\n_in_x_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_72
   (o_empty_reg_0,
    \grant_reg[2] ,
    o_empty_reg_1,
    \n_in_x_reg_reg[1] ,
    \ys[0].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[2]_0 ,
    \i_vc_r_reg[2] ,
    \grant_reg[1] ,
    \grant_reg[0] ,
    \i_x_r_reg[1] ,
    s_msg,
    o_empty_reg_2,
    o_empty_reg_3,
    n_in_v_reg_reg,
    DI,
    D,
    S,
    rst,
    clk,
    \ys[0].xs[2].noc_if_inst_east\.vc_target ,
    \grant_base_reg[1] ,
    \grant_base_reg[1]_0 ,
    Q,
    \s_out_data_reg_reg[0] ,
    out,
    \fifo_head_reg[0]_0 ,
    o_empty,
    \s_out_y_reg_reg[1] ,
    \s_out_x_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \i_d_r_reg[0] ,
    \i_d_r_reg[0]_0 ,
    \i_d_r_reg[0]_1 ,
    \fifo_tail[0]_i_3__0_0 ,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    o_rdata,
    fifo_data_reg_0_31_30_35_i_5__2_0,
    double_grant1,
    \grant_reg[2]_i_3__0 ,
    i_wdata);
  output o_empty_reg_0;
  output [0:0]\grant_reg[2] ;
  output o_empty_reg_1;
  output \n_in_x_reg_reg[1] ;
  output [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[2]_0 ;
  output \i_vc_r_reg[2] ;
  output \grant_reg[1] ;
  output \grant_reg[0] ;
  output [35:0]\i_x_r_reg[1] ;
  output [35:0]s_msg;
  output o_empty_reg_2;
  output o_empty_reg_3;
  output n_in_v_reg_reg;
  output [0:0]DI;
  output [0:0]D;
  output [0:0]S;
  input rst;
  input clk;
  input [0:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  input \grant_base_reg[1] ;
  input \grant_base_reg[1]_0 ;
  input [2:0]Q;
  input \s_out_data_reg_reg[0] ;
  input [2:0]out;
  input \fifo_head_reg[0]_0 ;
  input o_empty;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \i_d_r_reg[0] ;
  input \i_d_r_reg[0]_0 ;
  input \i_d_r_reg[0]_1 ;
  input \fifo_tail[0]_i_3__0_0 ;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]o_rdata;
  input [35:0]fifo_data_reg_0_31_30_35_i_5__2_0;
  input [1:0]double_grant1;
  input \grant_reg[2]_i_3__0 ;
  input [35:0]i_wdata;

  wire [0:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [1:0]double_grant1;
  wire fifo_data_reg_0_31_0_5_i_10__1_n_0;
  wire fifo_data_reg_0_31_0_5_i_11_n_0;
  wire fifo_data_reg_0_31_0_5_i_12_n_0;
  wire fifo_data_reg_0_31_0_5_i_13_n_0;
  wire fifo_data_reg_0_31_0_5_i_14_n_0;
  wire fifo_data_reg_0_31_0_5_i_15_n_0;
  wire fifo_data_reg_0_31_0_5_i_16_n_0;
  wire fifo_data_reg_0_31_0_5_i_17_n_0;
  wire fifo_data_reg_0_31_0_5_i_9__1_n_0;
  wire fifo_data_reg_0_31_12_17_i_10_n_0;
  wire fifo_data_reg_0_31_12_17_i_11_n_0;
  wire fifo_data_reg_0_31_12_17_i_12_n_0;
  wire fifo_data_reg_0_31_12_17_i_7_n_0;
  wire fifo_data_reg_0_31_12_17_i_8_n_0;
  wire fifo_data_reg_0_31_12_17_i_9_n_0;
  wire fifo_data_reg_0_31_18_23_i_10_n_0;
  wire fifo_data_reg_0_31_18_23_i_11_n_0;
  wire fifo_data_reg_0_31_18_23_i_12_n_0;
  wire fifo_data_reg_0_31_18_23_i_7_n_0;
  wire fifo_data_reg_0_31_18_23_i_8_n_0;
  wire fifo_data_reg_0_31_18_23_i_9_n_0;
  wire fifo_data_reg_0_31_24_29_i_10_n_0;
  wire fifo_data_reg_0_31_24_29_i_11_n_0;
  wire fifo_data_reg_0_31_24_29_i_12_n_0;
  wire fifo_data_reg_0_31_24_29_i_7_n_0;
  wire fifo_data_reg_0_31_24_29_i_8_n_0;
  wire fifo_data_reg_0_31_24_29_i_9_n_0;
  wire fifo_data_reg_0_31_30_35_i_10_n_0;
  wire fifo_data_reg_0_31_30_35_i_11_n_0;
  wire fifo_data_reg_0_31_30_35_i_12_n_0;
  wire [35:0]fifo_data_reg_0_31_30_35_i_5__2_0;
  wire fifo_data_reg_0_31_30_35_i_7__0_n_0;
  wire fifo_data_reg_0_31_30_35_i_8__0_n_0;
  wire fifo_data_reg_0_31_30_35_i_9_n_0;
  wire fifo_data_reg_0_31_6_11_i_10_n_0;
  wire fifo_data_reg_0_31_6_11_i_11_n_0;
  wire fifo_data_reg_0_31_6_11_i_12_n_0;
  wire fifo_data_reg_0_31_6_11_i_7_n_0;
  wire fifo_data_reg_0_31_6_11_i_8_n_0;
  wire fifo_data_reg_0_31_6_11_i_9_n_0;
  wire \fifo_head[0]_i_1__8_n_0 ;
  wire \fifo_head[1]_i_1__8_n_0 ;
  wire \fifo_head[2]_i_1__8_n_0 ;
  wire \fifo_head[3]_i_1__8_n_0 ;
  wire \fifo_head[4]_i_1__8_n_0 ;
  wire \fifo_head_reg[0]_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire \fifo_tail[0]_i_3__0_0 ;
  wire \fifo_tail[0]_i_4__0_n_0 ;
  wire [4:0]fifo_tail_reg;
  wire \grant_base_reg[1] ;
  wire \grant_base_reg[1]_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire [0:0]\grant_reg[2] ;
  wire \grant_reg[2]_0 ;
  wire \grant_reg[2]_i_3__0 ;
  wire \i_d_r_reg[0] ;
  wire \i_d_r_reg[0]_0 ;
  wire \i_d_r_reg[0]_1 ;
  wire \i_vc_r_reg[2] ;
  wire [35:0]i_wdata;
  wire [35:0]\i_x_r_reg[1] ;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire \n_in_x_reg_reg[1] ;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__10_n_0;
  wire o_empty_i_2__10_n_0;
  wire o_empty_i_3__8_n_0;
  wire o_empty_i_4__8_n_0;
  wire o_empty_i_5__7_n_0;
  wire o_empty_i_6__8_n_0;
  wire o_empty_i_7__8_n_0;
  wire o_empty_i_8__8_n_0;
  wire o_empty_i_9__8_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire [35:0]o_rdata;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [2:0]out;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire \s_out_data_reg_reg[0] ;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire \s_out_y_reg[1]_i_2__2_n_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire [0:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  wire [2:2]\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[1:0]),
        .DIB(i_wdata[3:2]),
        .DIC(i_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    fifo_data_reg_0_31_0_5_i_10__1
       (.I0(fifo_data_reg_0_31_0_5_i_17_n_0),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(fifo_data_reg_0_31_0_5_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_11
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[0]),
        .O(fifo_data_reg_0_31_0_5_i_11_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_12
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[3]),
        .O(fifo_data_reg_0_31_0_5_i_12_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_13
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[2]),
        .O(fifo_data_reg_0_31_0_5_i_13_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_14
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[5]),
        .O(fifo_data_reg_0_31_0_5_i_14_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_15
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[4]),
        .O(fifo_data_reg_0_31_0_5_i_15_n_0));
  LUT6 #(
    .INIT(64'hDD0D0000DD0DDD0D)) 
    fifo_data_reg_0_31_0_5_i_16
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .I2(Q[1]),
        .I3(\grant_base_reg[1]_0 ),
        .I4(o_empty),
        .I5(Q[0]),
        .O(fifo_data_reg_0_31_0_5_i_16_n_0));
  LUT5 #(
    .INIT(32'h22222022)) 
    fifo_data_reg_0_31_0_5_i_17
       (.I0(\fifo_tail[0]_i_4__0_n_0 ),
        .I1(\fifo_tail[0]_i_3__0_0 ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(\i_d_r_reg[0] ),
        .O(fifo_data_reg_0_31_0_5_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__10
       (.I0(\grant_reg[0] ),
        .O(\ys[0].xs[3].noc_if_inst_east\.vc_target [0]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__8
       (.I0(\grant_reg[2]_0 ),
        .O(\ys[0].xs[3].noc_if_inst_east\.vc_target [2]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__9
       (.I0(\grant_reg[1] ),
        .O(\ys[0].xs[3].noc_if_inst_east\.vc_target [1]));
  LUT5 #(
    .INIT(32'hF700F7F7)) 
    fifo_data_reg_0_31_0_5_i_2__6
       (.I0(fifo_data_reg_0_31_0_5_i_17_n_0),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(\i_vc_r_reg[2] ),
        .I4(out[2]),
        .O(\grant_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hDDFF0D00DDFFDDFF)) 
    fifo_data_reg_0_31_0_5_i_2__7
       (.I0(Q[1]),
        .I1(\grant_base_reg[1]_0 ),
        .I2(fifo_data_reg_0_31_0_5_i_16_n_0),
        .I3(fifo_data_reg_0_31_0_5_i_17_n_0),
        .I4(\fifo_head_reg[0]_0 ),
        .I5(out[1]),
        .O(\grant_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__8
       (.I0(fifo_data_reg_0_31_0_5_i_9__1_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(\i_x_r_reg[1] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__6
       (.I0(fifo_data_reg_0_31_0_5_i_11_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(\i_x_r_reg[1] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__2
       (.I0(fifo_data_reg_0_31_0_5_i_12_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(\i_x_r_reg[1] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__2
       (.I0(fifo_data_reg_0_31_0_5_i_13_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(\i_x_r_reg[1] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__2
       (.I0(fifo_data_reg_0_31_0_5_i_14_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(\i_x_r_reg[1] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__2
       (.I0(fifo_data_reg_0_31_0_5_i_15_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(\i_x_r_reg[1] [4]));
  LUT6 #(
    .INIT(64'hDDFF0D00DDFFDDFF)) 
    fifo_data_reg_0_31_0_5_i_8__1
       (.I0(Q[0]),
        .I1(o_empty),
        .I2(fifo_data_reg_0_31_0_5_i_16_n_0),
        .I3(fifo_data_reg_0_31_0_5_i_17_n_0),
        .I4(\fifo_head_reg[0]_0 ),
        .I5(out[0]),
        .O(\grant_reg[0] ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_0_5_i_9__1
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[1]),
        .O(fifo_data_reg_0_31_0_5_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[13:12]),
        .DIB(i_wdata[15:14]),
        .DIC(i_wdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_10
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[14]),
        .O(fifo_data_reg_0_31_12_17_i_10_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_11
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[17]),
        .O(fifo_data_reg_0_31_12_17_i_11_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_12
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[16]),
        .O(fifo_data_reg_0_31_12_17_i_12_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__2
       (.I0(fifo_data_reg_0_31_12_17_i_7_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(\i_x_r_reg[1] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__2
       (.I0(fifo_data_reg_0_31_12_17_i_8_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(\i_x_r_reg[1] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__2
       (.I0(fifo_data_reg_0_31_12_17_i_9_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(\i_x_r_reg[1] [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__2
       (.I0(fifo_data_reg_0_31_12_17_i_10_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(\i_x_r_reg[1] [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__2
       (.I0(fifo_data_reg_0_31_12_17_i_11_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(\i_x_r_reg[1] [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__2
       (.I0(fifo_data_reg_0_31_12_17_i_12_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(\i_x_r_reg[1] [16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_7
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[13]),
        .O(fifo_data_reg_0_31_12_17_i_7_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_8
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[12]),
        .O(fifo_data_reg_0_31_12_17_i_8_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_12_17_i_9
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[15]),
        .O(fifo_data_reg_0_31_12_17_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[19:18]),
        .DIB(i_wdata[21:20]),
        .DIC(i_wdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_10
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[20]),
        .O(fifo_data_reg_0_31_18_23_i_10_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_11
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[23]),
        .O(fifo_data_reg_0_31_18_23_i_11_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_12
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[22]),
        .O(fifo_data_reg_0_31_18_23_i_12_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__2
       (.I0(fifo_data_reg_0_31_18_23_i_7_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(\i_x_r_reg[1] [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__2
       (.I0(fifo_data_reg_0_31_18_23_i_8_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(\i_x_r_reg[1] [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__2
       (.I0(fifo_data_reg_0_31_18_23_i_9_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(\i_x_r_reg[1] [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__2
       (.I0(fifo_data_reg_0_31_18_23_i_10_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(\i_x_r_reg[1] [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__2
       (.I0(fifo_data_reg_0_31_18_23_i_11_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(\i_x_r_reg[1] [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__2
       (.I0(fifo_data_reg_0_31_18_23_i_12_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(\i_x_r_reg[1] [22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_7
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[19]),
        .O(fifo_data_reg_0_31_18_23_i_7_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_8
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[18]),
        .O(fifo_data_reg_0_31_18_23_i_8_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_18_23_i_9
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[21]),
        .O(fifo_data_reg_0_31_18_23_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[25:24]),
        .DIB(i_wdata[27:26]),
        .DIC(i_wdata[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_10
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[26]),
        .O(fifo_data_reg_0_31_24_29_i_10_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_11
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[29]),
        .O(fifo_data_reg_0_31_24_29_i_11_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_12
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[28]),
        .O(fifo_data_reg_0_31_24_29_i_12_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__2
       (.I0(fifo_data_reg_0_31_24_29_i_7_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(\i_x_r_reg[1] [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__2
       (.I0(fifo_data_reg_0_31_24_29_i_8_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(\i_x_r_reg[1] [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__2
       (.I0(fifo_data_reg_0_31_24_29_i_9_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(\i_x_r_reg[1] [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__2
       (.I0(fifo_data_reg_0_31_24_29_i_10_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(\i_x_r_reg[1] [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__2
       (.I0(fifo_data_reg_0_31_24_29_i_11_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(\i_x_r_reg[1] [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__2
       (.I0(fifo_data_reg_0_31_24_29_i_12_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(\i_x_r_reg[1] [28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_7
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[25]),
        .O(fifo_data_reg_0_31_24_29_i_7_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_8
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[24]),
        .O(fifo_data_reg_0_31_24_29_i_8_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_24_29_i_9
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[27]),
        .O(fifo_data_reg_0_31_24_29_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[31:30]),
        .DIB(i_wdata[33:32]),
        .DIC(i_wdata[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_10
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[32]),
        .O(fifo_data_reg_0_31_30_35_i_10_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_11
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(fifo_data_reg_0_31_30_35_i_5__2_0[35]),
        .I5(Q[0]),
        .O(fifo_data_reg_0_31_30_35_i_11_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    fifo_data_reg_0_31_30_35_i_12
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(fifo_data_reg_0_31_30_35_i_5__2_0[34]),
        .I5(Q[0]),
        .O(fifo_data_reg_0_31_30_35_i_12_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__2
       (.I0(fifo_data_reg_0_31_30_35_i_7__0_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(\i_x_r_reg[1] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__2
       (.I0(fifo_data_reg_0_31_30_35_i_8__0_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(\i_x_r_reg[1] [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__2
       (.I0(fifo_data_reg_0_31_30_35_i_9_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(\i_x_r_reg[1] [33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__2
       (.I0(fifo_data_reg_0_31_30_35_i_10_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(\i_x_r_reg[1] [32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__2
       (.I0(fifo_data_reg_0_31_30_35_i_11_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(\i_x_r_reg[1] [35]));
  LUT3 #(
    .INIT(8'h74)) 
    fifo_data_reg_0_31_30_35_i_6__2
       (.I0(fifo_data_reg_0_31_30_35_i_12_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(\i_x_r_reg[1] [34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_7__0
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[31]),
        .O(fifo_data_reg_0_31_30_35_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_8__0
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[30]),
        .O(fifo_data_reg_0_31_30_35_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_9
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[33]),
        .O(fifo_data_reg_0_31_30_35_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(i_wdata[7:6]),
        .DIB(i_wdata[9:8]),
        .DIC(i_wdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[2].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_10
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[8]),
        .O(fifo_data_reg_0_31_6_11_i_10_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_11
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[11]),
        .O(fifo_data_reg_0_31_6_11_i_11_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_12
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[10]),
        .O(fifo_data_reg_0_31_6_11_i_12_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__2
       (.I0(fifo_data_reg_0_31_6_11_i_7_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(\i_x_r_reg[1] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__2
       (.I0(fifo_data_reg_0_31_6_11_i_8_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(\i_x_r_reg[1] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__2
       (.I0(fifo_data_reg_0_31_6_11_i_9_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(\i_x_r_reg[1] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__2
       (.I0(fifo_data_reg_0_31_6_11_i_10_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(\i_x_r_reg[1] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__2
       (.I0(fifo_data_reg_0_31_6_11_i_11_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(\i_x_r_reg[1] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__2
       (.I0(fifo_data_reg_0_31_6_11_i_12_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_10__1_n_0),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(\i_x_r_reg[1] [10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_7
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[7]),
        .O(fifo_data_reg_0_31_6_11_i_7_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_8
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[6]),
        .O(fifo_data_reg_0_31_6_11_i_8_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_6_11_i_9
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5__2_0[9]),
        .O(fifo_data_reg_0_31_6_11_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__8 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__8 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__8 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__8 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_head[4]_i_1__8 
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[0] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[4]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__8_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__8_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__8_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__8_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__8_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__39 
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .I2(\n_in_x_reg_reg[1] ),
        .O(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__2 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  LUT3 #(
    .INIT(8'h0D)) 
    \fifo_tail[0]_i_3__0 
       (.I0(\s_out_data_reg_reg[0] ),
        .I1(\fifo_tail[0]_i_4__0_n_0 ),
        .I2(fifo_data_reg_0_31_0_5_i_17_n_0),
        .O(\n_in_x_reg_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_tail[0]_i_4__0 
       (.I0(fifo_data_reg_0_31_30_35_i_12_n_0),
        .I1(fifo_data_reg_0_31_30_35_i_11_n_0),
        .O(\fifo_tail[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__8 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__8 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__2 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_tail[4]_i_1__8 
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(fifo_tail_reg[3]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[2].credits[4]_i_1__0 
       (.I0(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I1(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .O(\grant_reg[2] ));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[2]_i_1__8 
       (.I0(o_empty_reg_0),
        .I1(double_grant1[1]),
        .I2(double_grant1[0]),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_6__0 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_9__0 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3__0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \grant_base[2]_i_2__2 
       (.I0(\n_in_x_reg_reg[1] ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_1));
  LUT6 #(
    .INIT(64'hAAF0CCFFAAF0CC00)) 
    o_empty_i_1__10
       (.I0(o_empty_i_2__10_n_0),
        .I1(o_empty_i_3__8_n_0),
        .I2(o_empty_i_4__8_n_0),
        .I3(\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .I4(\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h0110400440041001)) 
    o_empty_i_2__10
       (.I0(o_empty_i_5__7_n_0),
        .I1(\fifo_head[3]_i_1__8_n_0 ),
        .I2(\fifo_head[4]_i_1__8_n_0 ),
        .I3(fifo_tail_reg[4]),
        .I4(o_empty_i_6__8_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h0090900060000090)) 
    o_empty_i_3__8
       (.I0(fifo_tail_reg[4]),
        .I1(\fifo_head_reg_n_0_[4] ),
        .I2(o_empty_i_7__8_n_0),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_8__8_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_3__8_n_0));
  LUT6 #(
    .INIT(64'h0090900060000090)) 
    o_empty_i_4__8
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(o_empty_i_9__8_n_0),
        .I3(fifo_tail_reg[3]),
        .I4(o_empty_i_6__8_n_0),
        .I5(\fifo_head_reg_n_0_[3] ),
        .O(o_empty_i_4__8_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    o_empty_i_5__7
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[0]),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__8
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_6__8_n_0));
  LUT6 #(
    .INIT(64'h0840021010084002)) 
    o_empty_i_7__8
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(fifo_tail_reg[1]),
        .O(o_empty_i_7__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__8
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_8__8_n_0));
  LUT6 #(
    .INIT(64'h0840021010084002)) 
    o_empty_i_9__8
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(fifo_tail_reg[2]),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__8_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__10_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'h00FF0054)) 
    o_v_reg_i_2__2
       (.I0(o_empty_reg_2),
        .I1(fifo_data_reg_0_31_30_35_i_10_n_0),
        .I2(fifo_data_reg_0_31_30_35_i_9_n_0),
        .I3(o_v_reg_reg),
        .I4(o_v_reg_reg_0),
        .O(o_empty_reg_3));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[0]_i_1__2 
       (.I0(fifo_data_reg_0_31_0_5_i_11_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[0]),
        .O(s_msg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[10]_i_1__2 
       (.I0(fifo_data_reg_0_31_6_11_i_12_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [10]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[10]),
        .O(s_msg[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[11]_i_1__2 
       (.I0(fifo_data_reg_0_31_6_11_i_11_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [11]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[11]),
        .O(s_msg[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[12]_i_1__2 
       (.I0(fifo_data_reg_0_31_12_17_i_8_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [12]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[12]),
        .O(s_msg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[13]_i_1__2 
       (.I0(fifo_data_reg_0_31_12_17_i_7_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [13]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[13]),
        .O(s_msg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[14]_i_1__2 
       (.I0(fifo_data_reg_0_31_12_17_i_10_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [14]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[14]),
        .O(s_msg[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[15]_i_1__2 
       (.I0(fifo_data_reg_0_31_12_17_i_9_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [15]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[15]),
        .O(s_msg[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[16]_i_1__2 
       (.I0(fifo_data_reg_0_31_12_17_i_12_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [16]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[16]),
        .O(s_msg[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[17]_i_1__2 
       (.I0(fifo_data_reg_0_31_12_17_i_11_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [17]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[17]),
        .O(s_msg[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[18]_i_1__2 
       (.I0(fifo_data_reg_0_31_18_23_i_8_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [18]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[18]),
        .O(s_msg[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[19]_i_1__2 
       (.I0(fifo_data_reg_0_31_18_23_i_7_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [19]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[19]),
        .O(s_msg[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[1]_i_1__2 
       (.I0(fifo_data_reg_0_31_0_5_i_9__1_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[1]),
        .O(s_msg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[20]_i_1__2 
       (.I0(fifo_data_reg_0_31_18_23_i_10_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [20]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[20]),
        .O(s_msg[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[21]_i_1__2 
       (.I0(fifo_data_reg_0_31_18_23_i_9_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [21]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[21]),
        .O(s_msg[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[22]_i_1__2 
       (.I0(fifo_data_reg_0_31_18_23_i_12_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [22]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[22]),
        .O(s_msg[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[23]_i_1__2 
       (.I0(fifo_data_reg_0_31_18_23_i_11_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [23]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[23]),
        .O(s_msg[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[24]_i_1__2 
       (.I0(fifo_data_reg_0_31_24_29_i_8_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [24]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[24]),
        .O(s_msg[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[25]_i_1__2 
       (.I0(fifo_data_reg_0_31_24_29_i_7_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [25]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[25]),
        .O(s_msg[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[26]_i_1__2 
       (.I0(fifo_data_reg_0_31_24_29_i_10_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [26]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[26]),
        .O(s_msg[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[27]_i_1__2 
       (.I0(fifo_data_reg_0_31_24_29_i_9_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [27]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[27]),
        .O(s_msg[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[28]_i_1__2 
       (.I0(fifo_data_reg_0_31_24_29_i_12_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [28]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[28]),
        .O(s_msg[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[29]_i_1__2 
       (.I0(fifo_data_reg_0_31_24_29_i_11_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [29]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[29]),
        .O(s_msg[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[2]_i_1__2 
       (.I0(fifo_data_reg_0_31_0_5_i_13_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [2]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[2]),
        .O(s_msg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[30]_i_1__2 
       (.I0(fifo_data_reg_0_31_30_35_i_8__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [30]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[30]),
        .O(s_msg[30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[31]_i_1__2 
       (.I0(fifo_data_reg_0_31_30_35_i_7__0_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [31]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[31]),
        .O(s_msg[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[3]_i_1__2 
       (.I0(fifo_data_reg_0_31_0_5_i_12_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [3]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[3]),
        .O(s_msg[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[4]_i_1__2 
       (.I0(fifo_data_reg_0_31_0_5_i_15_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [4]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[4]),
        .O(s_msg[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[5]_i_1__2 
       (.I0(fifo_data_reg_0_31_0_5_i_14_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [5]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[5]),
        .O(s_msg[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[6]_i_1__2 
       (.I0(fifo_data_reg_0_31_6_11_i_8_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [6]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[6]),
        .O(s_msg[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[7]_i_1__2 
       (.I0(fifo_data_reg_0_31_6_11_i_7_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [7]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[7]),
        .O(s_msg[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[8]_i_1__2 
       (.I0(fifo_data_reg_0_31_6_11_i_10_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [8]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[8]),
        .O(s_msg[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[9]_i_1__2 
       (.I0(fifo_data_reg_0_31_6_11_i_9_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_data_reg_reg[31] [9]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEE0EE)) 
    \s_out_x_reg[0]_i_1__2 
       (.I0(n_in_v_reg_reg),
        .I1(\s_out_x_reg_reg[1] [0]),
        .I2(n_msg[34]),
        .I3(n_in_v_reg),
        .I4(n_msg[32]),
        .I5(n_msg[33]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEE0EE)) 
    \s_out_x_reg[1]_i_1__2 
       (.I0(n_in_v_reg_reg),
        .I1(\s_out_x_reg_reg[1] [1]),
        .I2(n_msg[35]),
        .I3(n_in_v_reg),
        .I4(n_msg[32]),
        .I5(n_msg[33]),
        .O(s_msg[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[0]_i_1__2 
       (.I0(fifo_data_reg_0_31_30_35_i_10_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_y_reg_reg[1] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[32]),
        .O(s_msg[32]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[1]_i_1__2 
       (.I0(fifo_data_reg_0_31_30_35_i_9_n_0),
        .I1(\s_out_y_reg[1]_i_2__2_n_0 ),
        .I2(\s_out_y_reg_reg[1] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[33]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'h0000000055FDFDFD)) 
    \s_out_y_reg[1]_i_2__2 
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .I5(o_empty_reg_2),
        .O(\s_out_y_reg[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    waiting_for_ack_i_3__2
       (.I0(fifo_data_reg_0_31_0_5_i_16_n_0),
        .I1(fifo_data_reg_0_31_0_5_i_17_n_0),
        .I2(\i_d_r_reg[0] ),
        .I3(out[1]),
        .I4(\i_d_r_reg[0]_0 ),
        .I5(\i_d_r_reg[0]_1 ),
        .O(\i_vc_r_reg[2] ));
  LUT6 #(
    .INIT(64'hAA020202FFFFFFFF)) 
    waiting_for_ack_i_4__2
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .I5(o_empty_reg_2),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    waiting_for_ack_i_8__0
       (.I0(\fifo_tail[0]_i_4__0_n_0 ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_2));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_76
   (o_empty,
    E,
    D,
    O,
    e_v1__1,
    CO,
    \grant_reg[0] ,
    o_rdata,
    rst,
    clk,
    \ys[0].xs[1].noc_if_inst_east\.vc_target ,
    Q,
    fifo_data_reg_0_31_0_5_i_3__5,
    fifo_data_reg_0_31_0_5_i_3__5_0,
    DI,
    S,
    w_b,
    \grant_base_reg[2]_i_4__0_0 ,
    \s_out_x_reg[0]_i_2__0 );
  output o_empty;
  output [0:0]E;
  output [0:0]D;
  output [3:0]O;
  output e_v1__1;
  output [0:0]CO;
  output \grant_reg[0] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  input [2:0]Q;
  input fifo_data_reg_0_31_0_5_i_3__5;
  input fifo_data_reg_0_31_0_5_i_3__5_0;
  input [1:0]DI;
  input [1:0]S;
  input w_b;
  input \grant_base_reg[2]_i_4__0_0 ;
  input [35:0]\s_out_x_reg[0]_i_2__0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire e_v1__1;
  wire fifo_data_reg_0_31_0_5_i_3__5;
  wire fifo_data_reg_0_31_0_5_i_3__5_0;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__26_n_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant_base[2]_i_15__0_n_0 ;
  wire \grant_base[2]_i_18__0_n_0 ;
  wire \grant_base_reg[2]_i_4__0_0 ;
  wire \grant_base_reg[2]_i_4__0_n_1 ;
  wire \grant_base_reg[2]_i_4__0_n_2 ;
  wire \grant_base_reg[2]_i_4__0_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty0;
  wire o_empty00_out;
  wire o_empty_i_1__5_n_0;
  wire o_empty_i_5__4_n_0;
  wire o_empty_i_6__3_n_0;
  wire o_empty_i_7__5_n_0;
  wire o_empty_i_8__5_n_0;
  wire o_empty_i_9__5_n_0;
  wire o_full0;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__0 ;
  wire w_b;
  wire [0:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_11__5
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2__0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__5 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__5 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__5 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__5 
       (.I0(fifo_head_reg[1]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__5 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__3 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__5 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__5 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__26 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__2 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__5 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__26_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__26_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__26_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__26_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__26_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[0].credits[4]_i_1 
       (.I0(\fifo_tail[3]_i_1__26_n_0 ),
        .I1(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[0]_i_1__0 
       (.I0(O[0]),
        .I1(O[3]),
        .I2(o_empty),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12__0 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_15__0 
       (.I0(o_empty),
        .O(\grant_base[2]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_18__0 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_4__0_0 ),
        .O(\grant_base[2]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \grant_base[2]_i_6__0 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_data_reg_0_31_0_5_i_3__5),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_3__5_0),
        .O(e_v1__1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_4__0 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_4__0_n_1 ,\grant_base_reg[2]_i_4__0_n_2 ,\grant_base_reg[2]_i_4__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_15__0_n_0 }),
        .O(O),
        .S({o_empty,S,\grant_base[2]_i_18__0_n_0 }));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    o_empty_i_1__5
       (.I0(o_full0),
        .I1(o_empty00_out),
        .I2(o_empty0),
        .I3(\fifo_tail[3]_i_1__26_n_0 ),
        .I4(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .I5(o_empty),
        .O(o_empty_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__5
       (.I0(next_fifo_head[3]),
        .I1(o_empty_i_5__4_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__3_n_0),
        .I5(next_fifo_head[4]),
        .O(o_full0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_3__5
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_7__5_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_head_reg[4]),
        .I4(fifo_head_reg[3]),
        .I5(o_empty_i_8__5_n_0),
        .O(o_empty00_out));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_4__5
       (.I0(fifo_head_reg[3]),
        .I1(o_empty_i_9__5_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__3_n_0),
        .I5(fifo_head_reg[4]),
        .O(o_empty0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__4
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(fifo_head_reg[2]),
        .I4(fifo_head_reg[1]),
        .I5(fifo_head_reg[0]),
        .O(o_empty_i_5__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__3
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_7__5
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .I5(fifo_tail[1]),
        .O(o_empty_i_7__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__5
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .O(o_empty_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_9__5
       (.I0(fifo_head_reg[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(fifo_head_reg[2]),
        .I5(fifo_head_reg[1]),
        .O(o_empty_i_9__5_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__5_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_77
   (o_empty_reg_0,
    o_empty_reg_1,
    D,
    o_empty_reg_2,
    DI,
    \grant_reg[1] ,
    S,
    o_rdata,
    rst,
    clk,
    \ys[0].xs[1].noc_if_inst_east\.vc_target ,
    O,
    CO,
    \grant_reg[2] ,
    Q,
    w_b,
    \grant_base_reg[2]_i_4__0 ,
    \s_out_x_reg[0]_i_2__0 );
  output o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  output [0:0]D;
  output [1:0]o_empty_reg_2;
  output [0:0]DI;
  output \grant_reg[1] ;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  input [0:0]O;
  input [0:0]CO;
  input \grant_reg[2] ;
  input [0:0]Q;
  input w_b;
  input \grant_base_reg[2]_i_4__0 ;
  input [35:0]\s_out_x_reg[0]_i_2__0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire \fifo_head[0]_i_1__6_n_0 ;
  wire \fifo_head[1]_i_1__6_n_0 ;
  wire \fifo_head[2]_i_1__6_n_0 ;
  wire \fifo_head[3]_i_1__6_n_0 ;
  wire \fifo_head[4]_i_1__6_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__27_n_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_3__0_n_3 ;
  wire \grant_base_reg[2]_i_4__0 ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_1__6_n_0;
  wire o_empty_i_2__6_n_0;
  wire o_empty_i_3__6_n_0;
  wire o_empty_i_4__6_n_0;
  wire o_empty_i_5__5_n_0;
  wire o_empty_i_6__4_n_0;
  wire o_empty_i_7__6_n_0;
  wire o_empty_i_8__6_n_0;
  wire o_empty_i_9__6_n_0;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire [1:0]o_empty_reg_2;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2__0 ;
  wire w_b;
  wire [0:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3__0_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__6 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__6 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__6 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__6 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__6 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__6_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__6_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__6_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__6_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__6_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__4 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__6 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__6 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__27 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__3 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__6 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__27_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__27_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__27_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__27_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__27_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[1].credits[4]_i_1 
       (.I0(\fifo_tail[3]_i_1__27_n_0 ),
        .I1(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[1]_i_1__0 
       (.I0(O),
        .I1(o_empty_reg_2[0]),
        .I2(o_empty_reg_0),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_11__0 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_14__0 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_17__0 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__0 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_19__0 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .O(\grant_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3__0 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3__0_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3__0_O_UNCONNECTED [3:2],o_empty_reg_2}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    o_empty_i_1__6
       (.I0(o_empty_i_2__6_n_0),
        .I1(o_empty_i_3__6_n_0),
        .I2(o_empty_i_4__6_n_0),
        .I3(\fifo_tail[3]_i_1__27_n_0 ),
        .I4(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__6
       (.I0(\fifo_head[3]_i_1__6_n_0 ),
        .I1(o_empty_i_5__5_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__4_n_0),
        .I5(\fifo_head[4]_i_1__6_n_0 ),
        .O(o_empty_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_3__6
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_7__6_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_8__6_n_0),
        .O(o_empty_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_4__6
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_9__6_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__4_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__5
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__4
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__4_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_7__6
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_7__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__6
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_8__6_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_9__6
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__6_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_78
   (o_empty_reg_0,
    o_empty_reg_1,
    dor_o_v,
    o_empty_reg_2,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    grant_base,
    w_b,
    o_empty_reg_3,
    DI,
    e_v114_out,
    i_wdata,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    S,
    rst,
    clk,
    \ys[0].xs[1].noc_if_inst_east\.vc_target ,
    e_v120_out,
    \i[2][0]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    e_v1__1,
    n_in_v_reg,
    s_v3_out,
    D,
    \fifo_tail_reg[4]_0 ,
    e_v213_in,
    fifo_data_reg_0_31_0_5_i_8__0,
    fifo_data_reg_0_31_0_5_i_2__3,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty,
    o_rdata,
    \s_out_x_reg_reg[1]_0 ,
    double_grant1,
    \grant_base_reg[2]_i_4__0 ,
    \s_out_x_reg[0]_i_2__0_0 );
  output o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  output dor_o_v;
  output o_empty_reg_2;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output [0:0]grant_base;
  output w_b;
  output [0:0]o_empty_reg_3;
  output [0:0]DI;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_4;
  output o_empty_reg_5;
  output o_empty_reg_6;
  output [0:0]S;
  input rst;
  input clk;
  input [0:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  input e_v120_out;
  input \i[2][0]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input e_v1__1;
  input n_in_v_reg;
  input s_v3_out;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input e_v213_in;
  input fifo_data_reg_0_31_0_5_i_8__0;
  input fifo_data_reg_0_31_0_5_i_2__3;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty;
  input [35:0]o_rdata;
  input [35:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]double_grant1;
  input \grant_base_reg[2]_i_4__0 ;
  input [35:0]\s_out_x_reg[0]_i_2__0_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire \dor_credit_inst/e_v117_out ;
  wire dor_o_v;
  wire dor_w2e;
  wire [1:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v1__1;
  wire e_v213_in;
  wire fifo_data_reg_0_31_0_5_i_2__3;
  wire fifo_data_reg_0_31_0_5_i_4__16_n_0;
  wire fifo_data_reg_0_31_0_5_i_8__0;
  wire \fifo_head[0]_i_1__7_n_0 ;
  wire \fifo_head[1]_i_1__7_n_0 ;
  wire \fifo_head[2]_i_1__7_n_0 ;
  wire \fifo_head[3]_i_1__7_n_0 ;
  wire \fifo_head[4]_i_1__7_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__28_n_0 ;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_8__0_n_0 ;
  wire \grant_base[2]_i_9__0_n_0 ;
  wire \grant_base_reg[2]_i_4__0 ;
  wire \i[2][0]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__7_n_0;
  wire o_empty_i_2__7_n_0;
  wire o_empty_i_3__7_n_0;
  wire o_empty_i_4__7_n_0;
  wire o_empty_i_5__6_n_0;
  wire o_empty_i_6__5_n_0;
  wire o_empty_i_7__7_n_0;
  wire o_empty_i_8__7_n_0;
  wire o_empty_i_9__7_n_0;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire [35:0]o_rdata;
  wire o_v_reg_i_5__1_n_0;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2__0_0 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [35:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [31:0]w_in_data;
  wire [1:0]w_in_x;
  wire [1:0]w_in_y;
  wire [0:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0_0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2__0_0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2__0_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_10__0
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__0_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_8__0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__0_n_0 ),
        .O(o_empty_reg_5));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__5
       (.I0(w_in_data[1]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__3
       (.I0(w_in_data[0]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__4
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__0_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_4__16_n_0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__0_n_0 ),
        .O(o_empty_reg_4));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__5
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8__0_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_2__3),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9__0_n_0 ),
        .O(o_empty_reg_6));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__1
       (.I0(w_in_data[3]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_4__16
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(fifo_data_reg_0_31_0_5_i_4__16_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__1
       (.I0(w_in_data[2]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__1
       (.I0(w_in_data[5]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__1
       (.I0(w_in_data[4]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  LUT5 #(
    .INIT(32'h00000002)) 
    fifo_data_reg_0_31_0_5_i_9__0
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\fifo_tail_reg[4]_0 ),
        .I3(\grant_base[2]_i_8__0_n_0 ),
        .I4(\grant_base[2]_i_9__0_n_0 ),
        .O(dor_w2e));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0_0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2__0_0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2__0_0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__1
       (.I0(w_in_data[13]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__1
       (.I0(w_in_data[12]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__1
       (.I0(w_in_data[15]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__1
       (.I0(w_in_data[14]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__1
       (.I0(w_in_data[17]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__1
       (.I0(w_in_data[16]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0_0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2__0_0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2__0_0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__1
       (.I0(w_in_data[19]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__1
       (.I0(w_in_data[18]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__1
       (.I0(w_in_data[21]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__1
       (.I0(w_in_data[20]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__1
       (.I0(w_in_data[23]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__1
       (.I0(w_in_data[22]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0_0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2__0_0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2__0_0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__1
       (.I0(w_in_data[25]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__1
       (.I0(w_in_data[24]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__1
       (.I0(w_in_data[27]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__1
       (.I0(w_in_data[26]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__1
       (.I0(w_in_data[29]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__1
       (.I0(w_in_data[28]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0_0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2__0_0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2__0_0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__1
       (.I0(w_in_data[31]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__1
       (.I0(w_in_data[30]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__1
       (.I0(w_in_y[1]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__1
       (.I0(w_in_y[0]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__1
       (.I0(w_in_x[1]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6__1
       (.I0(w_in_x[0]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(i_wdata[34]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2__0_0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2__0_0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2__0_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__1
       (.I0(w_in_data[7]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__1
       (.I0(w_in_data[6]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__1
       (.I0(w_in_data[9]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__1
       (.I0(w_in_data[8]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__1
       (.I0(w_in_data[11]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__1
       (.I0(w_in_data[10]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__7 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__7 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__7 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__7 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__7 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__7_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__7_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__7_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__7_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__7_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__5 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__7 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__7 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__28 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__4 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__7 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__28_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__28_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__28_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__28_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__28_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_vc_logic[2].credits[4]_i_1 
       (.I0(\fifo_tail[3]_i_1__28_n_0 ),
        .I1(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .O(o_empty_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[2]_i_1__0 
       (.I0(double_grant1[0]),
        .I1(double_grant1[1]),
        .I2(o_empty_reg_0),
        .O(o_empty_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \grant_base[2]_i_10__0 
       (.I0(w_in_x[0]),
        .I1(w_in_x[1]),
        .I2(w_in_y[1]),
        .I3(w_in_y[0]),
        .O(\dor_credit_inst/e_v117_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_13__0 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_16__0 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4__0 ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAA0000AAA800A8)) 
    \grant_base[2]_i_2__1 
       (.I0(e_v1__1),
        .I1(\fifo_tail_reg[4]_0 ),
        .I2(\grant_base[2]_i_8__0_n_0 ),
        .I3(\grant_base[2]_i_9__0_n_0 ),
        .I4(n_in_v_reg_reg),
        .I5(\dor_credit_inst/e_v117_out ),
        .O(w_b));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_5__0 
       (.I0(rst),
        .I1(w_b),
        .I2(D[0]),
        .I3(o_empty_reg_3),
        .I4(D[1]),
        .O(grant_base));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \grant_base[2]_i_8__0 
       (.I0(\gen_vc_logic[2].has_credit__3 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(Q[0]),
        .I5(o_empty),
        .O(\grant_base[2]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_9__0 
       (.I0(w_in_x[1]),
        .I1(w_in_x[0]),
        .O(\grant_base[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    o_empty_i_1__7
       (.I0(o_empty_i_2__7_n_0),
        .I1(o_empty_i_3__7_n_0),
        .I2(o_empty_i_4__7_n_0),
        .I3(\fifo_tail[3]_i_1__28_n_0 ),
        .I4(\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__7
       (.I0(\fifo_head[3]_i_1__7_n_0 ),
        .I1(o_empty_i_5__6_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__5_n_0),
        .I5(\fifo_head[4]_i_1__7_n_0 ),
        .O(o_empty_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_3__7
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_7__7_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_8__7_n_0),
        .O(o_empty_i_3__7_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_4__7
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_9__7_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__5_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_4__7_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__6
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__5
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__5_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_7__7
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_7__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_8__7
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_8__7_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_9__7
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__7_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__7_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    o_v_reg_i_1__1
       (.I0(o_empty_reg_2),
        .I1(n_in_v_reg_reg),
        .I2(e_v120_out),
        .I3(\i[2][0]_36 ),
        .I4(o_v_reg_i_5__1_n_0),
        .O(dor_o_v));
  LUT5 #(
    .INIT(32'h22220020)) 
    o_v_reg_i_2__1
       (.I0(e_v1__1),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(w_in_x[0]),
        .I4(\dor_credit_inst/e_v117_out ),
        .O(o_empty_reg_2));
  LUT5 #(
    .INIT(32'h0202AA02)) 
    o_v_reg_i_3__1
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'h404040404040FF40)) 
    o_v_reg_i_5__1
       (.I0(n_in_v_reg_reg),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(e_v1__1),
        .I3(n_in_v_reg),
        .I4(n_msg[33]),
        .I5(n_msg[32]),
        .O(o_v_reg_i_5__1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[0]_i_1__1 
       (.I0(n_msg[0]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[0]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__1 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [0]),
        .O(w_in_data[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[10]_i_1__1 
       (.I0(n_msg[10]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[10]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__1 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [10]),
        .O(w_in_data[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[11]_i_1__1 
       (.I0(n_msg[11]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[11]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__1 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [11]),
        .O(w_in_data[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[12]_i_1__1 
       (.I0(n_msg[12]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[12]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__1 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [12]),
        .O(w_in_data[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[13]_i_1__1 
       (.I0(n_msg[13]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[13]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__1 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [13]),
        .O(w_in_data[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[14]_i_1__1 
       (.I0(n_msg[14]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[14]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__1 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [14]),
        .O(w_in_data[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[15]_i_1__1 
       (.I0(n_msg[15]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[15]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__1 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [15]),
        .O(w_in_data[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[16]_i_1__1 
       (.I0(n_msg[16]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[16]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__1 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [16]),
        .O(w_in_data[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[17]_i_1__1 
       (.I0(n_msg[17]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[17]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__1 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [17]),
        .O(w_in_data[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[18]_i_1__1 
       (.I0(n_msg[18]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[18]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__1 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [18]),
        .O(w_in_data[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[19]_i_1__1 
       (.I0(n_msg[19]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[19]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__1 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [19]),
        .O(w_in_data[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[1]_i_1__1 
       (.I0(n_msg[1]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[1]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__1 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [1]),
        .O(w_in_data[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[20]_i_1__1 
       (.I0(n_msg[20]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[20]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__1 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [20]),
        .O(w_in_data[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[21]_i_1__1 
       (.I0(n_msg[21]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[21]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__1 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [21]),
        .O(w_in_data[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[22]_i_1__1 
       (.I0(n_msg[22]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[22]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__1 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [22]),
        .O(w_in_data[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[23]_i_1__1 
       (.I0(n_msg[23]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[23]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__1 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [23]),
        .O(w_in_data[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[24]_i_1__1 
       (.I0(n_msg[24]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[24]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__1 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [24]),
        .O(w_in_data[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[25]_i_1__1 
       (.I0(n_msg[25]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[25]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__1 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [25]),
        .O(w_in_data[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[26]_i_1__1 
       (.I0(n_msg[26]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[26]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__1 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [26]),
        .O(w_in_data[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[27]_i_1__1 
       (.I0(n_msg[27]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[27]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__1 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [27]),
        .O(w_in_data[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[28]_i_1__1 
       (.I0(n_msg[28]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[28]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__1 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [28]),
        .O(w_in_data[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[29]_i_1__1 
       (.I0(n_msg[29]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[29]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__1 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [29]),
        .O(w_in_data[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[2]_i_1__1 
       (.I0(n_msg[2]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[2]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__1 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [2]),
        .O(w_in_data[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[30]_i_1__1 
       (.I0(n_msg[30]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[30]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__1 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [30]),
        .O(w_in_data[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[31]_i_1__1 
       (.I0(n_msg[31]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[31]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__1 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [31]),
        .O(w_in_data[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[3]_i_1__1 
       (.I0(n_msg[3]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[3]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__1 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [3]),
        .O(w_in_data[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[4]_i_1__1 
       (.I0(n_msg[4]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[4]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__1 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [4]),
        .O(w_in_data[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[5]_i_1__1 
       (.I0(n_msg[5]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[5]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__1 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [5]),
        .O(w_in_data[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[6]_i_1__1 
       (.I0(n_msg[6]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[6]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__1 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [6]),
        .O(w_in_data[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[7]_i_1__1 
       (.I0(n_msg[7]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[7]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__1 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [7]),
        .O(w_in_data[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[8]_i_1__1 
       (.I0(n_msg[8]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[8]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__1 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [8]),
        .O(w_in_data[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[9]_i_1__1 
       (.I0(n_msg[9]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[9]),
        .I3(o_empty_reg_2),
        .I4(\s_out_data_reg_reg[31] [9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__1 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [9]),
        .O(w_in_data[9]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_out_v_reg_i_3__0
       (.I0(\dor_credit_inst/e_v117_out ),
        .I1(n_in_v_reg_reg),
        .I2(\grant_base[2]_i_9__0_n_0 ),
        .I3(e_v1__1),
        .I4(s_v3_out),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[0]_i_1__1 
       (.I0(n_msg[34]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[0]),
        .I3(o_empty_reg_2),
        .I4(\s_out_x_reg_reg[1] [0]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[0]_i_2__0 
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [34]),
        .O(w_in_x[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[1]_i_1__1 
       (.I0(n_msg[35]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(o_empty_reg_2),
        .I4(\s_out_x_reg_reg[1] [1]),
        .O(s_msg[35]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[1]_i_2__0 
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [35]),
        .O(w_in_x[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[0]_i_1__1 
       (.I0(n_msg[32]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[0]),
        .I3(o_empty_reg_2),
        .I4(\s_out_y_reg_reg[1] [0]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__1 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [32]),
        .O(w_in_y[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[1]_i_1__1 
       (.I0(n_msg[33]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[1]),
        .I3(o_empty_reg_2),
        .I4(\s_out_y_reg_reg[1] [1]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__1 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [33]),
        .O(w_in_y[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    waiting_for_ack_i_4__1
       (.I0(e_v213_in),
        .I1(\grant_base[2]_i_9__0_n_0 ),
        .I2(\grant_base[2]_i_8__0_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .I4(\dor_credit_inst/e_v117_out ),
        .I5(e_v1__1),
        .O(e_v114_out));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_82
   (o_empty,
    D,
    O,
    e_v1__1,
    CO,
    o_empty_reg_0,
    \grant_reg[0] ,
    o_rdata,
    rst,
    clk,
    Q,
    fifo_data_reg_0_31_0_5_i_3__2,
    fifo_data_reg_0_31_0_5_i_3__2_0,
    DI,
    S,
    o_empty_reg_1,
    w_b,
    \grant_base_reg[2]_i_4_0 ,
    \ys[0].xs[0].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2 );
  output o_empty;
  output [0:0]D;
  output [3:0]O;
  output e_v1__1;
  output [0:0]CO;
  output [0:0]o_empty_reg_0;
  output \grant_reg[0] ;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [2:0]Q;
  input fifo_data_reg_0_31_0_5_i_3__2;
  input fifo_data_reg_0_31_0_5_i_3__2_0;
  input [1:0]DI;
  input [1:0]S;
  input o_empty_reg_1;
  input w_b;
  input \grant_base_reg[2]_i_4_0 ;
  input [0:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire clk;
  wire e_v1__1;
  wire fifo_data_reg_0_31_0_5_i_3__2;
  wire fifo_data_reg_0_31_0_5_i_3__2_0;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__23_n_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant_base[2]_i_15_n_0 ;
  wire \grant_base[2]_i_18_n_0 ;
  wire \grant_base_reg[2]_i_4_0 ;
  wire \grant_base_reg[2]_i_4_n_1 ;
  wire \grant_base_reg[2]_i_4_n_2 ;
  wire \grant_base_reg[2]_i_4_n_3 ;
  wire \grant_reg[0] ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty0;
  wire o_empty00_out;
  wire o_empty_i_1__4_n_0;
  wire o_empty_i_5__1_n_0;
  wire o_empty_i_6__0_n_0;
  wire o_empty_i_7__2_n_0;
  wire o_empty_i_8__2_n_0;
  wire o_empty_i_9__2_n_0;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_full0;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2 ;
  wire w_b;
  wire [0:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_11__4
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD(fifo_head_reg),
        .DIA(\s_out_x_reg[0]_i_2 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__2 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__2 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__2 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__2 
       (.I0(fifo_head_reg[1]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__2 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__0 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__2 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__2 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__23 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__2 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__23_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__23_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__23_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__23_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__23_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[0].credits[4]_i_1__9 
       (.I0(\fifo_tail[3]_i_1__23_n_0 ),
        .I1(o_empty_reg_1),
        .O(o_empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[0]_i_1 
       (.I0(O[0]),
        .I1(O[3]),
        .I2(o_empty),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_12 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_15 
       (.I0(o_empty),
        .O(\grant_base[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_18 
       (.I0(o_empty),
        .I1(\grant_base_reg[2]_i_4_0 ),
        .O(\grant_base[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \grant_base[2]_i_6 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_data_reg_0_31_0_5_i_3__2),
        .I4(Q[1]),
        .I5(fifo_data_reg_0_31_0_5_i_3__2_0),
        .O(e_v1__1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_4 
       (.CI(1'b0),
        .CO({CO,\grant_base_reg[2]_i_4_n_1 ,\grant_base_reg[2]_i_4_n_2 ,\grant_base_reg[2]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant_base[2]_i_15_n_0 }),
        .O(O),
        .S({o_empty,S,\grant_base[2]_i_18_n_0 }));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__4
       (.I0(o_full0),
        .I1(o_empty0),
        .I2(o_empty00_out),
        .I3(o_empty_reg_1),
        .I4(\fifo_tail[3]_i_1__23_n_0 ),
        .I5(o_empty),
        .O(o_empty_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__2
       (.I0(next_fifo_head[3]),
        .I1(o_empty_i_5__1_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__0_n_0),
        .I5(next_fifo_head[4]),
        .O(o_full0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__2
       (.I0(fifo_head_reg[3]),
        .I1(o_empty_i_7__2_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__0_n_0),
        .I5(fifo_head_reg[4]),
        .O(o_empty0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__2
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__2_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_head_reg[4]),
        .I4(fifo_head_reg[3]),
        .I5(o_empty_i_9__2_n_0),
        .O(o_empty00_out));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__1
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(fifo_head_reg[2]),
        .I4(fifo_head_reg[1]),
        .I5(fifo_head_reg[0]),
        .O(o_empty_i_5__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__0
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__2
       (.I0(fifo_head_reg[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(fifo_head_reg[2]),
        .I5(fifo_head_reg[1]),
        .O(o_empty_i_7__2_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__2
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__2
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .O(o_empty_i_9__2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__4_n_0),
        .Q(o_empty),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_83
   (o_empty_reg_0,
    D,
    o_empty_reg_1,
    DI,
    o_empty_reg_2,
    \grant_reg[1] ,
    S,
    o_rdata,
    rst,
    clk,
    O,
    CO,
    \grant_reg[2] ,
    o_empty_reg_3,
    Q,
    w_b,
    \grant_base_reg[2]_i_4 ,
    \ys[0].xs[0].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2 );
  output o_empty_reg_0;
  output [0:0]D;
  output [1:0]o_empty_reg_1;
  output [0:0]DI;
  output [0:0]o_empty_reg_2;
  output \grant_reg[1] ;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [0:0]O;
  input [0:0]CO;
  input \grant_reg[2] ;
  input o_empty_reg_3;
  input [0:0]Q;
  input w_b;
  input \grant_base_reg[2]_i_4 ;
  input [0:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire \fifo_head[0]_i_1__4_n_0 ;
  wire \fifo_head[1]_i_1__4_n_0 ;
  wire \fifo_head[2]_i_1__4_n_0 ;
  wire \fifo_head[3]_i_1__4_n_0 ;
  wire \fifo_head[4]_i_1__4_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__24_n_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire \grant_base_reg[2]_i_3_n_3 ;
  wire \grant_base_reg[2]_i_4 ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_1__3_n_0;
  wire o_empty_i_2__4_n_0;
  wire o_empty_i_3__4_n_0;
  wire o_empty_i_4__4_n_0;
  wire o_empty_i_5__3_n_0;
  wire o_empty_i_6__2_n_0;
  wire o_empty_i_7__4_n_0;
  wire o_empty_i_8__4_n_0;
  wire o_empty_i_9__4_n_0;
  wire o_empty_reg_0;
  wire [1:0]o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire [35:0]o_rdata;
  wire rst;
  wire [35:0]\s_out_x_reg[0]_i_2 ;
  wire w_b;
  wire [0:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_base_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_base_reg[2]_i_3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__4 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__4 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__4 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__4 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__4 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__4_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__4_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__4_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__4_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__4_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__2 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__4 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__4 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__24 
       (.I0(o_empty_reg_0),
        .I1(Q),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__1 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__4 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__24_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__24_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__24_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__24_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__24_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[1].credits[4]_i_1__7 
       (.I0(\fifo_tail[3]_i_1__24_n_0 ),
        .I1(o_empty_reg_3),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[1]_i_1 
       (.I0(O),
        .I1(o_empty_reg_1[0]),
        .I2(o_empty_reg_0),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_11 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_14 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_17 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_19 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .O(\grant_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_base_reg[2]_i_3 
       (.CI(CO),
        .CO({\NLW_grant_base_reg[2]_i_3_CO_UNCONNECTED [3:1],\grant_base_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_base_reg[2]_i_3_O_UNCONNECTED [3:2],o_empty_reg_1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__3
       (.I0(o_empty_i_2__4_n_0),
        .I1(o_empty_i_3__4_n_0),
        .I2(o_empty_i_4__4_n_0),
        .I3(o_empty_reg_3),
        .I4(\fifo_tail[3]_i_1__24_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__4
       (.I0(\fifo_head[3]_i_1__4_n_0 ),
        .I1(o_empty_i_5__3_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__2_n_0),
        .I5(\fifo_head[4]_i_1__4_n_0 ),
        .O(o_empty_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__4
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__4_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__2_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__4
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__4_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__4_n_0),
        .O(o_empty_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__3
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__2
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__4
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__4_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__4
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__4
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__3_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_84
   (o_empty_reg_0,
    dor_o_v,
    o_empty_reg_1,
    n_in_v_reg_reg,
    s_msg,
    n_in_v_reg_reg_0,
    grant_base,
    w_b,
    o_empty_reg_2,
    DI,
    e_v114_out,
    i_wdata,
    o_empty_reg_3,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    S,
    rst,
    clk,
    e_v120_out,
    \i[1][0]_36 ,
    n_msg,
    \s_out_x_reg_reg[1] ,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    e_v1__1,
    n_in_v_reg,
    s_v3_out,
    D,
    \fifo_tail_reg[4]_0 ,
    e_v213_in,
    fifo_data_reg_0_31_0_5_i_8,
    fifo_data_reg_0_31_0_5_i_2__0,
    \gen_vc_logic[2].has_credit__3 ,
    Q,
    \gen_vc_logic[0].has_credit__3 ,
    o_empty,
    o_rdata,
    \s_out_x_reg_reg[1]_0 ,
    double_grant1,
    o_empty_reg_7,
    \grant_base_reg[2]_i_4 ,
    \ys[0].xs[0].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2_0 );
  output o_empty_reg_0;
  output dor_o_v;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output [35:0]s_msg;
  output n_in_v_reg_reg_0;
  output [0:0]grant_base;
  output w_b;
  output [0:0]o_empty_reg_2;
  output [0:0]DI;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output o_empty_reg_5;
  output [0:0]o_empty_reg_6;
  output [0:0]S;
  input rst;
  input clk;
  input e_v120_out;
  input \i[1][0]_36 ;
  input [35:0]n_msg;
  input [1:0]\s_out_x_reg_reg[1] ;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input e_v1__1;
  input n_in_v_reg;
  input s_v3_out;
  input [1:0]D;
  input \fifo_tail_reg[4]_0 ;
  input e_v213_in;
  input fifo_data_reg_0_31_0_5_i_8;
  input fifo_data_reg_0_31_0_5_i_2__0;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]Q;
  input \gen_vc_logic[0].has_credit__3 ;
  input o_empty;
  input [35:0]o_rdata;
  input [35:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]double_grant1;
  input o_empty_reg_7;
  input \grant_base_reg[2]_i_4 ;
  input [0:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire \dor_credit_inst/e_v117_out ;
  wire dor_o_v;
  wire dor_w2e;
  wire [1:0]double_grant1;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v1__1;
  wire e_v213_in;
  wire fifo_data_reg_0_31_0_5_i_2__0;
  wire fifo_data_reg_0_31_0_5_i_4__15_n_0;
  wire fifo_data_reg_0_31_0_5_i_8;
  wire \fifo_head[0]_i_1__3_n_0 ;
  wire \fifo_head[1]_i_1__3_n_0 ;
  wire \fifo_head[2]_i_1__3_n_0 ;
  wire \fifo_head[3]_i_1__3_n_0 ;
  wire \fifo_head[4]_i_1__3_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail;
  wire \fifo_tail[3]_i_1__25_n_0 ;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire [0:0]grant_base;
  wire \grant_base[2]_i_8_n_0 ;
  wire \grant_base[2]_i_9_n_0 ;
  wire \grant_base_reg[2]_i_4 ;
  wire \i[1][0]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire n_in_v_reg_reg_0;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_1__2_n_0;
  wire o_empty_i_2__3_n_0;
  wire o_empty_i_3__3_n_0;
  wire o_empty_i_4__3_n_0;
  wire o_empty_i_5__2_n_0;
  wire o_empty_i_6__1_n_0;
  wire o_empty_i_7__3_n_0;
  wire o_empty_i_8__3_n_0;
  wire o_empty_i_9__3_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire [0:0]o_empty_reg_6;
  wire o_empty_reg_7;
  wire [35:0]o_rdata;
  wire o_v_reg_i_5__0_n_0;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire [35:0]\s_out_x_reg[0]_i_2_0 ;
  wire [1:0]\s_out_x_reg_reg[1] ;
  wire [35:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire s_v3_out;
  wire w_b;
  wire [31:0]w_in_data;
  wire [1:0]w_in_x;
  wire [1:0]w_in_y;
  wire [0:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2_0 [1:0]),
        .DIB(\s_out_x_reg[0]_i_2_0 [3:2]),
        .DIC(\s_out_x_reg[0]_i_2_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_10
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_8),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9_n_0 ),
        .O(o_empty_reg_4));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2__2
       (.I0(w_in_data[1]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3__0
       (.I0(w_in_data[0]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__1
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_4__15_n_0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9_n_0 ),
        .O(o_empty_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    fifo_data_reg_0_31_0_5_i_3__2
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\grant_base[2]_i_8_n_0 ),
        .I3(fifo_data_reg_0_31_0_5_i_2__0),
        .I4(\fifo_tail_reg[4]_0 ),
        .I5(\grant_base[2]_i_9_n_0 ),
        .O(o_empty_reg_5));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4__0
       (.I0(w_in_data[3]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fifo_data_reg_0_31_0_5_i_4__15
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .O(fifo_data_reg_0_31_0_5_i_4__15_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5__0
       (.I0(w_in_data[2]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6__0
       (.I0(w_in_data[5]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7__0
       (.I0(w_in_data[4]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  LUT5 #(
    .INIT(32'h00000002)) 
    fifo_data_reg_0_31_0_5_i_9
       (.I0(e_v1__1),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(\fifo_tail_reg[4]_0 ),
        .I3(\grant_base[2]_i_8_n_0 ),
        .I4(\grant_base[2]_i_9_n_0 ),
        .O(dor_w2e));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2_0 [13:12]),
        .DIB(\s_out_x_reg[0]_i_2_0 [15:14]),
        .DIC(\s_out_x_reg[0]_i_2_0 [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1__0
       (.I0(w_in_data[13]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2__0
       (.I0(w_in_data[12]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3__0
       (.I0(w_in_data[15]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4__0
       (.I0(w_in_data[14]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5__0
       (.I0(w_in_data[17]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6__0
       (.I0(w_in_data[16]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2_0 [19:18]),
        .DIB(\s_out_x_reg[0]_i_2_0 [21:20]),
        .DIC(\s_out_x_reg[0]_i_2_0 [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1__0
       (.I0(w_in_data[19]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2__0
       (.I0(w_in_data[18]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3__0
       (.I0(w_in_data[21]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4__0
       (.I0(w_in_data[20]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5__0
       (.I0(w_in_data[23]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6__0
       (.I0(w_in_data[22]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2_0 [25:24]),
        .DIB(\s_out_x_reg[0]_i_2_0 [27:26]),
        .DIC(\s_out_x_reg[0]_i_2_0 [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1__0
       (.I0(w_in_data[25]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2__0
       (.I0(w_in_data[24]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3__0
       (.I0(w_in_data[27]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4__0
       (.I0(w_in_data[26]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5__0
       (.I0(w_in_data[29]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6__0
       (.I0(w_in_data[28]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2_0 [31:30]),
        .DIB(\s_out_x_reg[0]_i_2_0 [33:32]),
        .DIC(\s_out_x_reg[0]_i_2_0 [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1__0
       (.I0(w_in_data[31]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2__0
       (.I0(w_in_data[30]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3__0
       (.I0(w_in_y[1]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4__0
       (.I0(w_in_y[0]),
        .I1(dor_w2e),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5__0
       (.I0(w_in_x[1]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6__0
       (.I0(w_in_x[0]),
        .I1(dor_w2e),
        .I2(\s_out_x_reg_reg[1] [0]),
        .O(i_wdata[34]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail),
        .ADDRB(fifo_tail),
        .ADDRC(fifo_tail),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(\s_out_x_reg[0]_i_2_0 [7:6]),
        .DIB(\s_out_x_reg[0]_i_2_0 [9:8]),
        .DIC(\s_out_x_reg[0]_i_2_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[0].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1__0
       (.I0(w_in_data[7]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2__0
       (.I0(w_in_data[6]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3__0
       (.I0(w_in_data[9]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4__0
       (.I0(w_in_data[8]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5__0
       (.I0(w_in_data[11]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6__0
       (.I0(w_in_data[10]),
        .I1(dor_w2e),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__3 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__3 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_head[2]_i_1__3 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_head[3]_i_1__3 
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .O(\fifo_head[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__3 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__3_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__3_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__3_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__3_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__3_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_1__1 
       (.I0(fifo_tail[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__3 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_tail[2]_i_1__3 
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[2]),
        .O(next_fifo_tail[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[3]_i_1__25 
       (.I0(o_empty_reg_0),
        .I1(Q[2]),
        .I2(w_b),
        .O(\fifo_tail[3]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_tail[3]_i_2__0 
       (.I0(fifo_tail[1]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[2]),
        .I3(fifo_tail[3]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__3 
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[3]),
        .I4(fifo_tail[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__25_n_0 ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__25_n_0 ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__25_n_0 ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__25_n_0 ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\fifo_tail[3]_i_1__25_n_0 ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[2].credits[4]_i_1__5 
       (.I0(\fifo_tail[3]_i_1__25_n_0 ),
        .I1(o_empty_reg_7),
        .O(o_empty_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \grant[2]_i_1 
       (.I0(double_grant1[0]),
        .I1(double_grant1[1]),
        .I2(o_empty_reg_0),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \grant_base[2]_i_10 
       (.I0(w_in_x[1]),
        .I1(w_in_x[0]),
        .I2(w_in_y[1]),
        .I3(w_in_y[0]),
        .O(\dor_credit_inst/e_v117_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant_base[2]_i_13 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant_base[2]_i_16 
       (.I0(o_empty_reg_0),
        .I1(\grant_base_reg[2]_i_4 ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAA0000AAA800A8)) 
    \grant_base[2]_i_2__0 
       (.I0(e_v1__1),
        .I1(\fifo_tail_reg[4]_0 ),
        .I2(\grant_base[2]_i_8_n_0 ),
        .I3(\grant_base[2]_i_9_n_0 ),
        .I4(n_in_v_reg_reg),
        .I5(\dor_credit_inst/e_v117_out ),
        .O(w_b));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \grant_base[2]_i_5 
       (.I0(rst),
        .I1(w_b),
        .I2(D[0]),
        .I3(o_empty_reg_2),
        .I4(D[1]),
        .O(grant_base));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \grant_base[2]_i_8 
       (.I0(\gen_vc_logic[2].has_credit__3 ),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(\gen_vc_logic[0].has_credit__3 ),
        .I4(Q[0]),
        .I5(o_empty),
        .O(\grant_base[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_base[2]_i_9 
       (.I0(w_in_x[0]),
        .I1(w_in_x[1]),
        .O(\grant_base[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    o_empty_i_1__2
       (.I0(o_empty_i_2__3_n_0),
        .I1(o_empty_i_3__3_n_0),
        .I2(o_empty_i_4__3_n_0),
        .I3(o_empty_reg_7),
        .I4(\fifo_tail[3]_i_1__25_n_0 ),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_2__3
       (.I0(\fifo_head[3]_i_1__3_n_0 ),
        .I1(o_empty_i_5__2_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__1_n_0),
        .I5(\fifo_head[4]_i_1__3_n_0 ),
        .O(o_empty_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    o_empty_i_3__3
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(o_empty_i_7__3_n_0),
        .I2(fifo_tail[4]),
        .I3(fifo_tail[3]),
        .I4(o_empty_i_6__1_n_0),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    o_empty_i_4__3
       (.I0(fifo_tail[3]),
        .I1(o_empty_i_8__3_n_0),
        .I2(fifo_tail[4]),
        .I3(\fifo_head_reg_n_0_[4] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .I5(o_empty_i_9__3_n_0),
        .O(o_empty_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_5__2
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[1]),
        .I2(fifo_tail[0]),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[1] ),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_6__1
       (.I0(fifo_tail[2]),
        .I1(fifo_tail[0]),
        .I2(fifo_tail[1]),
        .O(o_empty_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    o_empty_i_7__3
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail[2]),
        .I2(fifo_tail[1]),
        .I3(fifo_tail[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_7__3_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    o_empty_i_8__3
       (.I0(fifo_tail[0]),
        .I1(fifo_tail[2]),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail[1]),
        .O(o_empty_i_8__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_9__3
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_9__3_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__2_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    o_v_reg_i_1__0
       (.I0(o_empty_reg_1),
        .I1(n_in_v_reg_reg),
        .I2(e_v120_out),
        .I3(\i[1][0]_36 ),
        .I4(o_v_reg_i_5__0_n_0),
        .O(dor_o_v));
  LUT5 #(
    .INIT(32'h22220020)) 
    o_v_reg_i_2__0
       (.I0(e_v1__1),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[0]),
        .I3(w_in_x[1]),
        .I4(\dor_credit_inst/e_v117_out ),
        .O(o_empty_reg_1));
  LUT5 #(
    .INIT(32'h0202AA02)) 
    o_v_reg_i_3__0
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'h404040404040FF40)) 
    o_v_reg_i_5__0
       (.I0(n_in_v_reg_reg),
        .I1(\dor_credit_inst/e_v117_out ),
        .I2(e_v1__1),
        .I3(n_in_v_reg),
        .I4(n_msg[33]),
        .I5(n_msg[32]),
        .O(o_v_reg_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[0]_i_1__0 
       (.I0(n_msg[0]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2__0 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [0]),
        .O(w_in_data[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[10]_i_1__0 
       (.I0(n_msg[10]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[10]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2__0 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [10]),
        .O(w_in_data[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[11]_i_1__0 
       (.I0(n_msg[11]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[11]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2__0 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [11]),
        .O(w_in_data[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[12]_i_1__0 
       (.I0(n_msg[12]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[12]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2__0 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [12]),
        .O(w_in_data[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[13]_i_1__0 
       (.I0(n_msg[13]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[13]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2__0 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [13]),
        .O(w_in_data[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[14]_i_1__0 
       (.I0(n_msg[14]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[14]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2__0 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [14]),
        .O(w_in_data[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[15]_i_1__0 
       (.I0(n_msg[15]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[15]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2__0 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [15]),
        .O(w_in_data[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[16]_i_1__0 
       (.I0(n_msg[16]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[16]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2__0 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [16]),
        .O(w_in_data[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[17]_i_1__0 
       (.I0(n_msg[17]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[17]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2__0 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [17]),
        .O(w_in_data[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[18]_i_1__0 
       (.I0(n_msg[18]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[18]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2__0 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [18]),
        .O(w_in_data[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[19]_i_1__0 
       (.I0(n_msg[19]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[19]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2__0 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [19]),
        .O(w_in_data[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[1]_i_1__0 
       (.I0(n_msg[1]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2__0 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [1]),
        .O(w_in_data[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[20]_i_1__0 
       (.I0(n_msg[20]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[20]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2__0 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [20]),
        .O(w_in_data[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[21]_i_1__0 
       (.I0(n_msg[21]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[21]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2__0 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [21]),
        .O(w_in_data[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[22]_i_1__0 
       (.I0(n_msg[22]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[22]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2__0 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [22]),
        .O(w_in_data[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[23]_i_1__0 
       (.I0(n_msg[23]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[23]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2__0 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [23]),
        .O(w_in_data[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[24]_i_1__0 
       (.I0(n_msg[24]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[24]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2__0 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [24]),
        .O(w_in_data[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[25]_i_1__0 
       (.I0(n_msg[25]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[25]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2__0 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [25]),
        .O(w_in_data[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[26]_i_1__0 
       (.I0(n_msg[26]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[26]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2__0 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [26]),
        .O(w_in_data[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[27]_i_1__0 
       (.I0(n_msg[27]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[27]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2__0 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [27]),
        .O(w_in_data[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[28]_i_1__0 
       (.I0(n_msg[28]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[28]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2__0 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [28]),
        .O(w_in_data[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[29]_i_1__0 
       (.I0(n_msg[29]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[29]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2__0 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [29]),
        .O(w_in_data[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[2]_i_1__0 
       (.I0(n_msg[2]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[2]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2__0 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [2]),
        .O(w_in_data[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[30]_i_1__0 
       (.I0(n_msg[30]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[30]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2__0 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [30]),
        .O(w_in_data[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[31]_i_1__0 
       (.I0(n_msg[31]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[31]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2__0 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [31]),
        .O(w_in_data[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[3]_i_1__0 
       (.I0(n_msg[3]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[3]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2__0 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [3]),
        .O(w_in_data[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[4]_i_1__0 
       (.I0(n_msg[4]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[4]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2__0 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [4]),
        .O(w_in_data[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[5]_i_1__0 
       (.I0(n_msg[5]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[5]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2__0 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [5]),
        .O(w_in_data[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[6]_i_1__0 
       (.I0(n_msg[6]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[6]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2__0 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [6]),
        .O(w_in_data[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[7]_i_1__0 
       (.I0(n_msg[7]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[7]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2__0 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [7]),
        .O(w_in_data[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[8]_i_1__0 
       (.I0(n_msg[8]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[8]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2__0 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [8]),
        .O(w_in_data[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_data_reg[9]_i_1__0 
       (.I0(n_msg[9]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_data[9]),
        .I3(o_empty_reg_1),
        .I4(\s_out_data_reg_reg[31] [9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2__0 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [9]),
        .O(w_in_data[9]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    s_out_v_reg_i_3
       (.I0(\dor_credit_inst/e_v117_out ),
        .I1(n_in_v_reg_reg),
        .I2(\grant_base[2]_i_9_n_0 ),
        .I3(e_v1__1),
        .I4(s_v3_out),
        .O(n_in_v_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[0]_i_1__0 
       (.I0(n_msg[34]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [0]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[0]_i_2 
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [34]),
        .O(w_in_x[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_x_reg[1]_i_1__0 
       (.I0(n_msg[35]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_x[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_x_reg_reg[1] [1]),
        .O(s_msg[35]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_x_reg[1]_i_2 
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [35]),
        .O(w_in_x[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[0]_i_1__0 
       (.I0(n_msg[32]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[0]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [0]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2__0 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [32]),
        .O(w_in_y[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \s_out_y_reg[1]_i_1__0 
       (.I0(n_msg[33]),
        .I1(n_in_v_reg_reg),
        .I2(w_in_y[1]),
        .I3(o_empty_reg_1),
        .I4(\s_out_y_reg_reg[1] [1]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2__0 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_out_x_reg_reg[1]_0 [33]),
        .O(w_in_y[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    waiting_for_ack_i_4__0
       (.I0(e_v213_in),
        .I1(\grant_base[2]_i_9_n_0 ),
        .I2(\grant_base[2]_i_8_n_0 ),
        .I3(\fifo_tail_reg[4]_0 ),
        .I4(\dor_credit_inst/e_v117_out ),
        .I5(e_v1__1),
        .O(e_v114_out));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_88
   (o_empty,
    \grant_reg[0] ,
    \grant_reg[0]_0 ,
    CO,
    O,
    o_empty_reg_0,
    D,
    o_rdata,
    rst,
    clk,
    Q,
    \fifo_tail_reg[4]_0 ,
    waiting_for_ack_i_5,
    waiting_for_ack_i_5_0,
    waiting_for_ack_i_5_1,
    o_empty_reg_1,
    DI,
    S,
    \grant_reg[2]_i_3_0 ,
    \ys[0].xs[3].noc_if_inst_east\.vc_target ,
    fifo_data_reg_0_31_30_35_i_8);
  output o_empty;
  output \grant_reg[0] ;
  output \grant_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]O;
  output [0:0]o_empty_reg_0;
  output [0:0]D;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [1:0]Q;
  input \fifo_tail_reg[4]_0 ;
  input waiting_for_ack_i_5;
  input waiting_for_ack_i_5_0;
  input waiting_for_ack_i_5_1;
  input o_empty_reg_1;
  input [1:0]DI;
  input [1:0]S;
  input \grant_reg[2]_i_3_0 ;
  input [0:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire clk;
  wire [3:0]double_grant1;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8;
  wire [4:0]fifo_head_reg;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[0].req_reg ;
  wire \grant[2]_i_11_n_0 ;
  wire \grant[2]_i_8_n_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[0]_0 ;
  wire \grant_reg[2]_i_3_0 ;
  wire \grant_reg[2]_i_3_n_1 ;
  wire \grant_reg[2]_i_3_n_2 ;
  wire \grant_reg[2]_i_3_n_3 ;
  wire [4:0]next_fifo_head;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10__1_n_0;
  wire o_empty_i_1_n_0;
  wire o_empty_i_2__1_n_0;
  wire o_empty_i_3__1_n_0;
  wire o_empty_i_4__1_n_0;
  wire o_empty_i_5__0_n_0;
  wire o_empty_i_6__45_n_0;
  wire o_empty_i_7__1_n_0;
  wire o_empty_i_8__1_n_0;
  wire o_empty_i_9__1_n_0;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire [35:0]o_rdata;
  wire rst;
  wire waiting_for_ack_i_5;
  wire waiting_for_ack_i_5_0;
  wire waiting_for_ack_i_5_1;
  wire [0:0]\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ;
  wire [0:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD(fifo_head_reg),
        .DIA(fifo_data_reg_0_31_30_35_i_8[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__1 
       (.I0(fifo_head_reg[0]),
        .O(next_fifo_head[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__1 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .O(next_fifo_head[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__1 
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .O(next_fifo_head[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__1 
       (.I0(fifo_head_reg[3]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[2]),
        .O(next_fifo_head[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__1 
       (.I0(fifo_head_reg[0]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[3]),
        .I4(fifo_head_reg[4]),
        .O(next_fifo_head[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[0]),
        .Q(fifo_head_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[1]),
        .Q(fifo_head_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[2]),
        .Q(fifo_head_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[3]),
        .Q(fifo_head_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(next_fifo_head[4]),
        .Q(fifo_head_reg[4]),
        .R(rst));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_tail[0]_i_1 
       (.I0(o_empty),
        .I1(Q[0]),
        .I2(\fifo_tail_reg[4]_0 ),
        .O(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__1 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__1 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__1 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__1 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__1 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[2]),
        .I3(fifo_tail_reg[3]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[0].credits[4]_i_1__8 
       (.I0(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .I1(o_empty_reg_1),
        .O(o_empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \grant[0]_i_1__7 
       (.I0(o_empty),
        .I1(double_grant1[3]),
        .I2(double_grant1[0]),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_11 
       (.I0(o_empty),
        .I1(\grant_reg[2]_i_3_0 ),
        .O(\grant[2]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_5 
       (.I0(o_empty),
        .O(\gen_vc_logic[0].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_8 
       (.I0(o_empty),
        .O(\grant[2]_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_3 
       (.CI(1'b0),
        .CO({CO,\grant_reg[2]_i_3_n_1 ,\grant_reg[2]_i_3_n_2 ,\grant_reg[2]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\gen_vc_logic[0].req_reg ,DI,\grant[2]_i_8_n_0 }),
        .O({double_grant1[3],O,double_grant1[0]}),
        .S({o_empty,S,\grant[2]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'h22FFF0AA2200F0AA)) 
    o_empty_i_1
       (.I0(o_empty_i_2__1_n_0),
        .I1(o_empty_i_3__1_n_0),
        .I2(o_empty_i_4__1_n_0),
        .I3(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .I4(o_empty_reg_1),
        .I5(o_empty),
        .O(o_empty_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__1
       (.I0(fifo_head_reg[2]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__1_n_0));
  LUT6 #(
    .INIT(64'h6666666600606000)) 
    o_empty_i_2__1
       (.I0(fifo_head_reg[0]),
        .I1(fifo_tail_reg[0]),
        .I2(o_empty_i_5__0_n_0),
        .I3(o_empty_i_6__45_n_0),
        .I4(fifo_tail_reg[4]),
        .I5(o_empty_reg_1),
        .O(o_empty_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF96F6FF6)) 
    o_empty_i_3__1
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_head_reg[4]),
        .I2(fifo_head_reg[3]),
        .I3(o_empty_i_7__1_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_8__1_n_0),
        .O(o_empty_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0080280228020080)) 
    o_empty_i_4__1
       (.I0(o_empty_i_9__1_n_0),
        .I1(o_empty_i_7__1_n_0),
        .I2(fifo_tail_reg[3]),
        .I3(next_fifo_head[3]),
        .I4(fifo_tail_reg[4]),
        .I5(o_empty_i_6__45_n_0),
        .O(o_empty_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h000000006AAA9555)) 
    o_empty_i_5__0
       (.I0(fifo_head_reg[3]),
        .I1(fifo_head_reg[0]),
        .I2(fifo_head_reg[1]),
        .I3(fifo_head_reg[2]),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_10__1_n_0),
        .O(o_empty_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    o_empty_i_6__45
       (.I0(fifo_head_reg[4]),
        .I1(fifo_head_reg[3]),
        .I2(fifo_head_reg[2]),
        .I3(fifo_head_reg[1]),
        .I4(fifo_head_reg[0]),
        .O(o_empty_i_6__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_7__1
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_8__1
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_head_reg[2]),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(fifo_head_reg[1]),
        .O(o_empty_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h8040201008040201)) 
    o_empty_i_9__1
       (.I0(fifo_head_reg[2]),
        .I1(fifo_head_reg[1]),
        .I2(fifo_head_reg[0]),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[1]),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_9__1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1_n_0),
        .Q(o_empty),
        .S(rst));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    waiting_for_ack_i_10
       (.I0(waiting_for_ack_i_5),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(waiting_for_ack_i_5_0),
        .I4(Q[1]),
        .I5(waiting_for_ack_i_5_1),
        .O(\grant_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    waiting_for_ack_i_6
       (.I0(Q[0]),
        .I1(o_empty),
        .O(\grant_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_89
   (o_empty_reg_0,
    \n_in_x_reg_reg[0] ,
    DI,
    O,
    \grant_reg[1] ,
    D,
    S,
    o_rdata,
    rst,
    clk,
    n_msg,
    n_in_v_reg,
    o_empty_reg_1,
    \grant_reg[1]_0 ,
    CO,
    \grant_reg[2] ,
    \grant_reg[2]_i_3 ,
    Q,
    \fifo_tail_reg[4]_0 ,
    \ys[0].xs[3].noc_if_inst_east\.vc_target ,
    fifo_data_reg_0_31_30_35_i_8);
  output o_empty_reg_0;
  output \n_in_x_reg_reg[0] ;
  output [0:0]DI;
  output [0:0]O;
  output [0:0]\grant_reg[1] ;
  output [0:0]D;
  output [0:0]S;
  output [35:0]o_rdata;
  input rst;
  input clk;
  input [3:0]n_msg;
  input n_in_v_reg;
  input o_empty_reg_1;
  input [0:0]\grant_reg[1]_0 ;
  input [0:0]CO;
  input \grant_reg[2] ;
  input \grant_reg[2]_i_3 ;
  input [0:0]Q;
  input \fifo_tail_reg[4]_0 ;
  input [0:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire clk;
  wire [4:4]double_grant1;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8;
  wire \fifo_head[0]_i_1__0_n_0 ;
  wire \fifo_head[1]_i_1__0_n_0 ;
  wire \fifo_head[2]_i_1__0_n_0 ;
  wire \fifo_head[3]_i_1__0_n_0 ;
  wire \fifo_head[4]_i_1__0_n_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire [4:0]fifo_tail_reg;
  wire \fifo_tail_reg[4]_0 ;
  wire \gen_vc_logic[1].req_reg ;
  wire [0:0]\grant_reg[1] ;
  wire [0:0]\grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire \grant_reg[2]_i_2_n_3 ;
  wire \grant_reg[2]_i_3 ;
  wire n_in_v_reg;
  wire \n_in_x_reg_reg[0] ;
  wire [3:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty_i_10__0_n_0;
  wire o_empty_i_1__0_n_0;
  wire o_empty_i_2__0_n_0;
  wire o_empty_i_3__0_n_0;
  wire o_empty_i_4__0_n_0;
  wire o_empty_i_5_n_0;
  wire o_empty_i_6__44_n_0;
  wire o_empty_i_7__0_n_0;
  wire o_empty_i_8__0_n_0;
  wire o_empty_i_9__0_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [35:0]o_rdata;
  wire rst;
  wire [1:1]\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ;
  wire [0:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:1]\NLW_grant_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_grant_reg[2]_i_2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[1:0]),
        .DOB(o_rdata[3:2]),
        .DOC(o_rdata[5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[13:12]),
        .DOB(o_rdata[15:14]),
        .DOC(o_rdata[17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[19:18]),
        .DOB(o_rdata[21:20]),
        .DOC(o_rdata[23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[25:24]),
        .DOB(o_rdata[27:26]),
        .DOC(o_rdata[29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[31:30]),
        .DOB(o_rdata[33:32]),
        .DOC(o_rdata[35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(o_rdata[7:6]),
        .DOB(o_rdata[9:8]),
        .DOC(o_rdata[11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1__0 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1__0 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1__0 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1__0 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1__0 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1__0_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1__0_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1__0_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1__0_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1__0_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__38 
       (.I0(Q),
        .I1(o_empty_reg_0),
        .I2(\fifo_tail_reg[4]_0 ),
        .O(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2__0 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1__0 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1__0 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1__0 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_tail[4]_i_1__0 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .I4(fifo_tail_reg[4]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[1].credits[4]_i_1__6 
       (.I0(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .I1(o_empty_reg_1),
        .O(\grant_reg[1] ));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[1]_i_1__7 
       (.I0(o_empty_reg_0),
        .I1(double_grant1),
        .I2(\grant_reg[1]_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_10 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3 ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_4 
       (.I0(o_empty_reg_0),
        .O(\gen_vc_logic[1].req_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_7 
       (.I0(o_empty_reg_0),
        .O(DI));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grant_reg[2]_i_2 
       (.CI(CO),
        .CO({\NLW_grant_reg[2]_i_2_CO_UNCONNECTED [3:1],\grant_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gen_vc_logic[1].req_reg }),
        .O({\NLW_grant_reg[2]_i_2_O_UNCONNECTED [3:2],O,double_grant1}),
        .S({1'b0,1'b0,\grant_reg[2] ,o_empty_reg_0}));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    o_empty_i_10__0
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(\fifo_head_reg_n_0_[0] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[1]),
        .O(o_empty_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0CFFAA0F0C00AA0F)) 
    o_empty_i_1__0
       (.I0(o_empty_i_2__0_n_0),
        .I1(o_empty_i_3__0_n_0),
        .I2(o_empty_i_4__0_n_0),
        .I3(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .I4(o_empty_reg_1),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h1001022002200110)) 
    o_empty_i_2__0
       (.I0(\fifo_head[3]_i_1__0_n_0 ),
        .I1(o_empty_i_5_n_0),
        .I2(o_empty_i_6__44_n_0),
        .I3(fifo_tail_reg[4]),
        .I4(o_empty_i_7__0_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    o_empty_i_3__0
       (.I0(o_empty_i_8__0_n_0),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(fifo_tail_reg[4]),
        .I3(o_empty_i_7__0_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(\fifo_head_reg_n_0_[4] ),
        .O(o_empty_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9F9F999F999F9F9F)) 
    o_empty_i_4__0
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(fifo_tail_reg[0]),
        .I2(o_empty_reg_1),
        .I3(o_empty_i_9__0_n_0),
        .I4(o_empty_i_6__44_n_0),
        .I5(fifo_tail_reg[4]),
        .O(o_empty_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    o_empty_i_5
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[0]),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    o_empty_i_6__44
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[3] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_6__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_7__0
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    o_empty_i_8__0
       (.I0(\fifo_head_reg_n_0_[1] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(\fifo_head_reg_n_0_[2] ),
        .O(o_empty_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h000000006AAA9555)) 
    o_empty_i_9__0
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(fifo_tail_reg[3]),
        .I5(o_empty_i_10__0_n_0),
        .O(o_empty_i_9__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__0_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'hEEE0FFFF)) 
    \s_out_data_reg[31]_i_4 
       (.I0(n_msg[2]),
        .I1(n_msg[3]),
        .I2(n_msg[1]),
        .I3(n_msg[0]),
        .I4(n_in_v_reg),
        .O(\n_in_x_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo32" *) 
module fifo32_90
   (o_empty_reg_0,
    E,
    o_empty_reg_1,
    n_in_v_reg_reg,
    o_empty_reg_2,
    \n_in_x_reg_reg[0] ,
    \ys[0].xs[0].noc_if_inst_east\.vc_target ,
    \grant_reg[2] ,
    \grant_reg[1] ,
    \grant_reg[0] ,
    i_wdata,
    s_msg,
    o_empty_reg_3,
    o_empty_reg_4,
    DI,
    \grant_reg[2]_0 ,
    D,
    S,
    rst,
    clk,
    waiting_for_ack_reg,
    waiting_for_ack_reg_0,
    \i[0][0]_36 ,
    \grant_base_reg[1] ,
    \grant_base_reg[1]_0 ,
    Q,
    \s_out_data_reg_reg[0] ,
    \fifo_head_reg[0]_0 ,
    o_empty,
    \s_out_y_reg_reg[1] ,
    \s_out_data_reg_reg[31] ,
    \fifo_tail[0]_i_3_0 ,
    \fifo_tail[0]_i_3_1 ,
    n_msg,
    n_in_v_reg,
    o_v_reg_reg,
    o_v_reg_reg_0,
    o_rdata,
    fifo_data_reg_0_31_30_35_i_5_0,
    o_empty_reg_5,
    double_grant1,
    \grant_reg[2]_i_3 ,
    \ys[0].xs[3].noc_if_inst_east\.vc_target ,
    fifo_data_reg_0_31_30_35_i_8_0);
  output o_empty_reg_0;
  output [0:0]E;
  output o_empty_reg_1;
  output n_in_v_reg_reg;
  output o_empty_reg_2;
  output \n_in_x_reg_reg[0] ;
  output [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  output \grant_reg[2] ;
  output \grant_reg[1] ;
  output \grant_reg[0] ;
  output [35:0]i_wdata;
  output [35:0]s_msg;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output [0:0]DI;
  output [0:0]\grant_reg[2]_0 ;
  output [0:0]D;
  output [0:0]S;
  input rst;
  input clk;
  input waiting_for_ack_reg;
  input [1:0]waiting_for_ack_reg_0;
  input \i[0][0]_36 ;
  input \grant_base_reg[1] ;
  input \grant_base_reg[1]_0 ;
  input [2:0]Q;
  input \s_out_data_reg_reg[0] ;
  input [2:0]\fifo_head_reg[0]_0 ;
  input o_empty;
  input [1:0]\s_out_y_reg_reg[1] ;
  input [31:0]\s_out_data_reg_reg[31] ;
  input \fifo_tail[0]_i_3_0 ;
  input \fifo_tail[0]_i_3_1 ;
  input [35:0]n_msg;
  input n_in_v_reg;
  input o_v_reg_reg;
  input o_v_reg_reg_0;
  input [35:0]o_rdata;
  input [35:0]fifo_data_reg_0_31_30_35_i_5_0;
  input o_empty_reg_5;
  input [1:0]double_grant1;
  input \grant_reg[2]_i_3 ;
  input [0:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8_0;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [1:0]double_grant1;
  wire [35:0]fifo_data_reg_0_31_30_35_i_5_0;
  wire fifo_data_reg_0_31_30_35_i_7_n_0;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8_0;
  wire fifo_data_reg_0_31_30_35_i_8_n_0;
  wire \fifo_head[0]_i_1_n_0 ;
  wire \fifo_head[1]_i_1_n_0 ;
  wire \fifo_head[2]_i_1_n_0 ;
  wire \fifo_head[3]_i_1_n_0 ;
  wire \fifo_head[4]_i_1_n_0 ;
  wire [2:0]\fifo_head_reg[0]_0 ;
  wire \fifo_head_reg_n_0_[0] ;
  wire \fifo_head_reg_n_0_[1] ;
  wire \fifo_head_reg_n_0_[2] ;
  wire \fifo_head_reg_n_0_[3] ;
  wire \fifo_head_reg_n_0_[4] ;
  wire \fifo_tail[0]_i_3_0 ;
  wire \fifo_tail[0]_i_3_1 ;
  wire \fifo_tail[0]_i_4_n_0 ;
  wire [4:0]fifo_tail_reg;
  wire \grant_base_reg[1] ;
  wire \grant_base_reg[1]_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire [0:0]\grant_reg[2]_0 ;
  wire \grant_reg[2]_i_3 ;
  wire \i[0][0]_36 ;
  wire [35:0]i_wdata;
  wire n_in_v_reg;
  wire n_in_v_reg_reg;
  wire \n_in_x_reg_reg[0] ;
  wire [35:0]n_msg;
  wire [4:0]next_fifo_tail;
  wire o_empty;
  wire o_empty_i_10_n_0;
  wire o_empty_i_1__1_n_0;
  wire o_empty_i_2_n_0;
  wire o_empty_i_3_n_0;
  wire o_empty_i_4_n_0;
  wire o_empty_i_5__42_n_0;
  wire o_empty_i_6_n_0;
  wire o_empty_i_7_n_0;
  wire o_empty_i_8_n_0;
  wire o_empty_i_9_n_0;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire [35:0]o_rdata;
  wire o_v_reg_reg;
  wire o_v_reg_reg_0;
  wire [35:0]\rdata_e[2]_2 ;
  wire rst;
  wire [35:0]s_msg;
  wire \s_out_data_reg[0]_i_2_n_0 ;
  wire \s_out_data_reg[10]_i_2_n_0 ;
  wire \s_out_data_reg[11]_i_2_n_0 ;
  wire \s_out_data_reg[12]_i_2_n_0 ;
  wire \s_out_data_reg[13]_i_2_n_0 ;
  wire \s_out_data_reg[14]_i_2_n_0 ;
  wire \s_out_data_reg[15]_i_2_n_0 ;
  wire \s_out_data_reg[16]_i_2_n_0 ;
  wire \s_out_data_reg[17]_i_2_n_0 ;
  wire \s_out_data_reg[18]_i_2_n_0 ;
  wire \s_out_data_reg[19]_i_2_n_0 ;
  wire \s_out_data_reg[1]_i_2_n_0 ;
  wire \s_out_data_reg[20]_i_2_n_0 ;
  wire \s_out_data_reg[21]_i_2_n_0 ;
  wire \s_out_data_reg[22]_i_2_n_0 ;
  wire \s_out_data_reg[23]_i_2_n_0 ;
  wire \s_out_data_reg[24]_i_2_n_0 ;
  wire \s_out_data_reg[25]_i_2_n_0 ;
  wire \s_out_data_reg[26]_i_2_n_0 ;
  wire \s_out_data_reg[27]_i_2_n_0 ;
  wire \s_out_data_reg[28]_i_2_n_0 ;
  wire \s_out_data_reg[29]_i_2_n_0 ;
  wire \s_out_data_reg[2]_i_2_n_0 ;
  wire \s_out_data_reg[30]_i_2_n_0 ;
  wire \s_out_data_reg[31]_i_2_n_0 ;
  wire \s_out_data_reg[31]_i_3_n_0 ;
  wire \s_out_data_reg[3]_i_2_n_0 ;
  wire \s_out_data_reg[4]_i_2_n_0 ;
  wire \s_out_data_reg[5]_i_2_n_0 ;
  wire \s_out_data_reg[6]_i_2_n_0 ;
  wire \s_out_data_reg[7]_i_2_n_0 ;
  wire \s_out_data_reg[8]_i_2_n_0 ;
  wire \s_out_data_reg[9]_i_2_n_0 ;
  wire \s_out_data_reg_reg[0] ;
  wire [31:0]\s_out_data_reg_reg[31] ;
  wire \s_out_y_reg[0]_i_2_n_0 ;
  wire \s_out_y_reg[1]_i_2_n_0 ;
  wire [1:0]\s_out_y_reg_reg[1] ;
  wire waiting_for_ack_i_5_n_0;
  wire waiting_for_ack_reg;
  wire [1:0]waiting_for_ack_reg_0;
  wire [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:2]\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ;
  wire [0:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_0_5
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8_0[1:0]),
        .DIB(fifo_data_reg_0_31_30_35_i_8_0[3:2]),
        .DIC(fifo_data_reg_0_31_30_35_i_8_0[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [1:0]),
        .DOB(\rdata_e[2]_2 [3:2]),
        .DOC(\rdata_e[2]_2 [5:4]),
        .DOD(NLW_fifo_data_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1
       (.I0(\grant_reg[2] ),
        .O(\ys[0].xs[0].noc_if_inst_east\.vc_target [2]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__0
       (.I0(\grant_reg[1] ),
        .O(\ys[0].xs[0].noc_if_inst_east\.vc_target [1]));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_data_reg_0_31_0_5_i_1__1
       (.I0(\grant_reg[0] ),
        .O(\ys[0].xs[0].noc_if_inst_east\.vc_target [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_2
       (.I0(\s_out_data_reg[1]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [1]),
        .O(i_wdata[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_3
       (.I0(\s_out_data_reg[0]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [0]),
        .O(i_wdata[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_4
       (.I0(\s_out_data_reg[3]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [3]),
        .O(i_wdata[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_5
       (.I0(\s_out_data_reg[2]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [2]),
        .O(i_wdata[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_6
       (.I0(\s_out_data_reg[5]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [5]),
        .O(i_wdata[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_0_5_i_7
       (.I0(\s_out_data_reg[4]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [4]),
        .O(i_wdata[4]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_12_17
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8_0[13:12]),
        .DIB(fifo_data_reg_0_31_30_35_i_8_0[15:14]),
        .DIC(fifo_data_reg_0_31_30_35_i_8_0[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [13:12]),
        .DOB(\rdata_e[2]_2 [15:14]),
        .DOC(\rdata_e[2]_2 [17:16]),
        .DOD(NLW_fifo_data_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_1
       (.I0(\s_out_data_reg[13]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [13]),
        .O(i_wdata[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_2
       (.I0(\s_out_data_reg[12]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [12]),
        .O(i_wdata[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_3
       (.I0(\s_out_data_reg[15]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [15]),
        .O(i_wdata[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_4
       (.I0(\s_out_data_reg[14]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [14]),
        .O(i_wdata[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_5
       (.I0(\s_out_data_reg[17]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [17]),
        .O(i_wdata[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_12_17_i_6
       (.I0(\s_out_data_reg[16]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [16]),
        .O(i_wdata[16]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_18_23
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8_0[19:18]),
        .DIB(fifo_data_reg_0_31_30_35_i_8_0[21:20]),
        .DIC(fifo_data_reg_0_31_30_35_i_8_0[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [19:18]),
        .DOB(\rdata_e[2]_2 [21:20]),
        .DOC(\rdata_e[2]_2 [23:22]),
        .DOD(NLW_fifo_data_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_1
       (.I0(\s_out_data_reg[19]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [19]),
        .O(i_wdata[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_2
       (.I0(\s_out_data_reg[18]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [18]),
        .O(i_wdata[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_3
       (.I0(\s_out_data_reg[21]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [21]),
        .O(i_wdata[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_4
       (.I0(\s_out_data_reg[20]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [20]),
        .O(i_wdata[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_5
       (.I0(\s_out_data_reg[23]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [23]),
        .O(i_wdata[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_18_23_i_6
       (.I0(\s_out_data_reg[22]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [22]),
        .O(i_wdata[22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_24_29
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8_0[25:24]),
        .DIB(fifo_data_reg_0_31_30_35_i_8_0[27:26]),
        .DIC(fifo_data_reg_0_31_30_35_i_8_0[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [25:24]),
        .DOB(\rdata_e[2]_2 [27:26]),
        .DOC(\rdata_e[2]_2 [29:28]),
        .DOD(NLW_fifo_data_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_1
       (.I0(\s_out_data_reg[25]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [25]),
        .O(i_wdata[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_2
       (.I0(\s_out_data_reg[24]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [24]),
        .O(i_wdata[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_3
       (.I0(\s_out_data_reg[27]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [27]),
        .O(i_wdata[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_4
       (.I0(\s_out_data_reg[26]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [26]),
        .O(i_wdata[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_5
       (.I0(\s_out_data_reg[29]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [29]),
        .O(i_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_24_29_i_6
       (.I0(\s_out_data_reg[28]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [28]),
        .O(i_wdata[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_30_35
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8_0[31:30]),
        .DIB(fifo_data_reg_0_31_30_35_i_8_0[33:32]),
        .DIC(fifo_data_reg_0_31_30_35_i_8_0[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [31:30]),
        .DOB(\rdata_e[2]_2 [33:32]),
        .DOC(\rdata_e[2]_2 [35:34]),
        .DOD(NLW_fifo_data_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_1
       (.I0(\s_out_data_reg[31]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [31]),
        .O(i_wdata[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_2
       (.I0(\s_out_data_reg[30]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [30]),
        .O(i_wdata[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_3
       (.I0(\s_out_y_reg[1]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [1]),
        .O(i_wdata[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_4
       (.I0(\s_out_y_reg[0]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_y_reg_reg[1] [0]),
        .O(i_wdata[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_5
       (.I0(fifo_data_reg_0_31_30_35_i_7_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[1]),
        .O(i_wdata[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_30_35_i_6
       (.I0(fifo_data_reg_0_31_30_35_i_8_n_0),
        .I1(o_empty_reg_1),
        .I2(waiting_for_ack_reg_0[0]),
        .O(i_wdata[34]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_7
       (.I0(\rdata_e[2]_2 [35]),
        .I1(Q[2]),
        .I2(o_rdata[35]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[35]),
        .O(fifo_data_reg_0_31_30_35_i_7_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    fifo_data_reg_0_31_30_35_i_8
       (.I0(\rdata_e[2]_2 [34]),
        .I1(Q[2]),
        .I2(o_rdata[34]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[34]),
        .O(fifo_data_reg_0_31_30_35_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    fifo_data_reg_0_31_6_11
       (.ADDRA(fifo_tail_reg),
        .ADDRB(fifo_tail_reg),
        .ADDRC(fifo_tail_reg),
        .ADDRD({\fifo_head_reg_n_0_[4] ,\fifo_head_reg_n_0_[3] ,\fifo_head_reg_n_0_[2] ,\fifo_head_reg_n_0_[1] ,\fifo_head_reg_n_0_[0] }),
        .DIA(fifo_data_reg_0_31_30_35_i_8_0[7:6]),
        .DIB(fifo_data_reg_0_31_30_35_i_8_0[9:8]),
        .DIC(fifo_data_reg_0_31_30_35_i_8_0[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_e[2]_2 [7:6]),
        .DOB(\rdata_e[2]_2 [9:8]),
        .DOC(\rdata_e[2]_2 [11:10]),
        .DOD(NLW_fifo_data_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_1
       (.I0(\s_out_data_reg[7]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [7]),
        .O(i_wdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_2
       (.I0(\s_out_data_reg[6]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [6]),
        .O(i_wdata[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_3
       (.I0(\s_out_data_reg[9]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [9]),
        .O(i_wdata[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_4
       (.I0(\s_out_data_reg[8]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [8]),
        .O(i_wdata[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_5
       (.I0(\s_out_data_reg[11]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [11]),
        .O(i_wdata[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    fifo_data_reg_0_31_6_11_i_6
       (.I0(\s_out_data_reg[10]_i_2_n_0 ),
        .I1(o_empty_reg_1),
        .I2(\s_out_data_reg_reg[31] [10]),
        .O(i_wdata[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_head[0]_i_1 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_head[1]_i_1 
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .O(\fifo_head[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_head[2]_i_1 
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(\fifo_head[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_head[3]_i_1 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .O(\fifo_head[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_head[4]_i_1 
       (.I0(\fifo_head_reg_n_0_[3] ),
        .I1(\fifo_head_reg_n_0_[0] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[2] ),
        .I4(\fifo_head_reg_n_0_[4] ),
        .O(\fifo_head[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[0]_i_1_n_0 ),
        .Q(\fifo_head_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[1]_i_1_n_0 ),
        .Q(\fifo_head_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[2]_i_1_n_0 ),
        .Q(\fifo_head_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[3]_i_1_n_0 ),
        .Q(\fifo_head_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_head_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[3].noc_if_inst_east\.vc_target ),
        .D(\fifo_head[4]_i_1_n_0 ),
        .Q(\fifo_head_reg_n_0_[4] ),
        .R(rst));
  LUT3 #(
    .INIT(8'h02)) 
    \fifo_tail[0]_i_1__37 
       (.I0(Q[2]),
        .I1(o_empty_reg_0),
        .I2(\n_in_x_reg_reg[0] ),
        .O(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_tail[0]_i_2 
       (.I0(fifo_tail_reg[0]),
        .O(next_fifo_tail[0]));
  LUT3 #(
    .INIT(8'h0D)) 
    \fifo_tail[0]_i_3 
       (.I0(\s_out_data_reg_reg[0] ),
        .I1(\fifo_tail[0]_i_4_n_0 ),
        .I2(waiting_for_ack_i_5_n_0),
        .O(\n_in_x_reg_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_tail[0]_i_4 
       (.I0(fifo_data_reg_0_31_30_35_i_7_n_0),
        .I1(fifo_data_reg_0_31_30_35_i_8_n_0),
        .O(\fifo_tail[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_tail[1]_i_1 
       (.I0(fifo_tail_reg[0]),
        .I1(fifo_tail_reg[1]),
        .O(next_fifo_tail[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_tail[2]_i_1 
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(next_fifo_tail[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_tail[3]_i_1 
       (.I0(fifo_tail_reg[3]),
        .I1(fifo_tail_reg[0]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[2]),
        .O(next_fifo_tail[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_tail[4]_i_1 
       (.I0(fifo_tail_reg[4]),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(fifo_tail_reg[0]),
        .I4(fifo_tail_reg[3]),
        .O(next_fifo_tail[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[0] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[0]),
        .Q(fifo_tail_reg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[1] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[1]),
        .Q(fifo_tail_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[2] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[2]),
        .Q(fifo_tail_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[3] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[3]),
        .Q(fifo_tail_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_tail_reg[4] 
       (.C(clk),
        .CE(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .D(next_fifo_tail[4]),
        .Q(fifo_tail_reg[4]),
        .R(rst));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \gen_vc_logic[0].credits[4]_i_3 
       (.I0(waiting_for_ack_i_5_n_0),
        .I1(Q[0]),
        .I2(o_empty),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(\fifo_head_reg[0]_0 [0]),
        .O(\grant_reg[0] ));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \gen_vc_logic[1].credits[4]_i_3 
       (.I0(waiting_for_ack_i_5_n_0),
        .I1(Q[1]),
        .I2(\grant_base_reg[1]_0 ),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(\fifo_head_reg[0]_0 [1]),
        .O(\grant_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_vc_logic[2].credits[4]_i_1__4 
       (.I0(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .I1(o_empty_reg_5),
        .O(\grant_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \gen_vc_logic[2].credits[4]_i_3 
       (.I0(waiting_for_ack_i_5_n_0),
        .I1(Q[2]),
        .I2(o_empty_reg_0),
        .I3(o_empty_reg_1),
        .I4(waiting_for_ack_reg),
        .I5(\fifo_head_reg[0]_0 [2]),
        .O(\grant_reg[2] ));
  LUT3 #(
    .INIT(8'h15)) 
    \grant[2]_i_1__7 
       (.I0(o_empty_reg_0),
        .I1(double_grant1[1]),
        .I2(double_grant1[0]),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \grant[2]_i_6 
       (.I0(o_empty_reg_0),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \grant[2]_i_9 
       (.I0(o_empty_reg_0),
        .I1(\grant_reg[2]_i_3 ),
        .O(S));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \grant_base[2]_i_2 
       (.I0(\n_in_x_reg_reg[0] ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_10
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_10_n_0));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    o_empty_i_1__1
       (.I0(o_empty_i_2_n_0),
        .I1(o_empty_i_3_n_0),
        .I2(o_empty_i_4_n_0),
        .I3(\ys[0].xs[0].noc_if_inst_west\.vc_credit_gnt ),
        .I4(o_empty_reg_5),
        .I5(o_empty_reg_0),
        .O(o_empty_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0006060009000006)) 
    o_empty_i_2
       (.I0(o_empty_i_5__42_n_0),
        .I1(fifo_tail_reg[4]),
        .I2(o_empty_i_6_n_0),
        .I3(o_empty_i_7_n_0),
        .I4(fifo_tail_reg[3]),
        .I5(\fifo_head[3]_i_1_n_0 ),
        .O(o_empty_i_2_n_0));
  LUT6 #(
    .INIT(64'h0090900060000090)) 
    o_empty_i_3
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(fifo_tail_reg[4]),
        .I2(o_empty_i_8_n_0),
        .I3(fifo_tail_reg[3]),
        .I4(o_empty_i_7_n_0),
        .I5(\fifo_head_reg_n_0_[3] ),
        .O(o_empty_i_3_n_0));
  LUT6 #(
    .INIT(64'h0041410014000041)) 
    o_empty_i_4
       (.I0(o_empty_i_9_n_0),
        .I1(fifo_tail_reg[4]),
        .I2(\fifo_head_reg_n_0_[4] ),
        .I3(\fifo_head_reg_n_0_[3] ),
        .I4(o_empty_i_10_n_0),
        .I5(fifo_tail_reg[3]),
        .O(o_empty_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    o_empty_i_5__42
       (.I0(\fifo_head_reg_n_0_[4] ),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(\fifo_head_reg_n_0_[1] ),
        .I3(\fifo_head_reg_n_0_[0] ),
        .I4(\fifo_head_reg_n_0_[3] ),
        .O(o_empty_i_5__42_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    o_empty_i_6
       (.I0(\fifo_head_reg_n_0_[2] ),
        .I1(fifo_tail_reg[2]),
        .I2(fifo_tail_reg[1]),
        .I3(\fifo_head_reg_n_0_[1] ),
        .I4(fifo_tail_reg[0]),
        .I5(\fifo_head_reg_n_0_[0] ),
        .O(o_empty_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_empty_i_7
       (.I0(fifo_tail_reg[2]),
        .I1(fifo_tail_reg[1]),
        .I2(fifo_tail_reg[0]),
        .O(o_empty_i_7_n_0));
  LUT6 #(
    .INIT(64'h0840021010084002)) 
    o_empty_i_8
       (.I0(\fifo_head_reg_n_0_[0] ),
        .I1(\fifo_head_reg_n_0_[2] ),
        .I2(fifo_tail_reg[0]),
        .I3(fifo_tail_reg[1]),
        .I4(fifo_tail_reg[2]),
        .I5(\fifo_head_reg_n_0_[1] ),
        .O(o_empty_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFF7BDEDEB7FFFF)) 
    o_empty_i_9
       (.I0(fifo_tail_reg[2]),
        .I1(\fifo_head_reg_n_0_[1] ),
        .I2(\fifo_head_reg_n_0_[2] ),
        .I3(fifo_tail_reg[1]),
        .I4(\fifo_head_reg_n_0_[0] ),
        .I5(fifo_tail_reg[0]),
        .O(o_empty_i_9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    o_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(o_empty_i_1__1_n_0),
        .Q(o_empty_reg_0),
        .S(rst));
  LUT5 #(
    .INIT(32'h00FF0054)) 
    o_v_reg_i_2
       (.I0(o_empty_reg_3),
        .I1(\s_out_y_reg[0]_i_2_n_0 ),
        .I2(\s_out_y_reg[1]_i_2_n_0 ),
        .I3(o_v_reg_reg),
        .I4(o_v_reg_reg_0),
        .O(o_empty_reg_4));
  LUT6 #(
    .INIT(64'h020202AAFFFFFFFF)) 
    o_v_reg_i_4
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .I5(o_empty_reg_3),
        .O(n_in_v_reg_reg));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    o_v_reg_i_5
       (.I0(\fifo_tail[0]_i_4_n_0 ),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_3));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[0]_i_1 
       (.I0(\s_out_data_reg[0]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[0]),
        .O(s_msg[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[0]_i_2 
       (.I0(\rdata_e[2]_2 [0]),
        .I1(Q[2]),
        .I2(o_rdata[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[0]),
        .O(\s_out_data_reg[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[10]_i_1 
       (.I0(\s_out_data_reg[10]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [10]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[10]),
        .O(s_msg[10]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[10]_i_2 
       (.I0(\rdata_e[2]_2 [10]),
        .I1(Q[2]),
        .I2(o_rdata[10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[10]),
        .O(\s_out_data_reg[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[11]_i_1 
       (.I0(\s_out_data_reg[11]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [11]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[11]),
        .O(s_msg[11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[11]_i_2 
       (.I0(\rdata_e[2]_2 [11]),
        .I1(Q[2]),
        .I2(o_rdata[11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[11]),
        .O(\s_out_data_reg[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[12]_i_1 
       (.I0(\s_out_data_reg[12]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [12]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[12]),
        .O(s_msg[12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[12]_i_2 
       (.I0(\rdata_e[2]_2 [12]),
        .I1(Q[2]),
        .I2(o_rdata[12]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[12]),
        .O(\s_out_data_reg[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[13]_i_1 
       (.I0(\s_out_data_reg[13]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [13]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[13]),
        .O(s_msg[13]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[13]_i_2 
       (.I0(\rdata_e[2]_2 [13]),
        .I1(Q[2]),
        .I2(o_rdata[13]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[13]),
        .O(\s_out_data_reg[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[14]_i_1 
       (.I0(\s_out_data_reg[14]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [14]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[14]),
        .O(s_msg[14]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[14]_i_2 
       (.I0(\rdata_e[2]_2 [14]),
        .I1(Q[2]),
        .I2(o_rdata[14]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[14]),
        .O(\s_out_data_reg[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[15]_i_1 
       (.I0(\s_out_data_reg[15]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [15]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[15]),
        .O(s_msg[15]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[15]_i_2 
       (.I0(\rdata_e[2]_2 [15]),
        .I1(Q[2]),
        .I2(o_rdata[15]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[15]),
        .O(\s_out_data_reg[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[16]_i_1 
       (.I0(\s_out_data_reg[16]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [16]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[16]),
        .O(s_msg[16]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[16]_i_2 
       (.I0(\rdata_e[2]_2 [16]),
        .I1(Q[2]),
        .I2(o_rdata[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[16]),
        .O(\s_out_data_reg[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[17]_i_1 
       (.I0(\s_out_data_reg[17]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [17]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[17]),
        .O(s_msg[17]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[17]_i_2 
       (.I0(\rdata_e[2]_2 [17]),
        .I1(Q[2]),
        .I2(o_rdata[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[17]),
        .O(\s_out_data_reg[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[18]_i_1 
       (.I0(\s_out_data_reg[18]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [18]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[18]),
        .O(s_msg[18]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[18]_i_2 
       (.I0(\rdata_e[2]_2 [18]),
        .I1(Q[2]),
        .I2(o_rdata[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[18]),
        .O(\s_out_data_reg[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[19]_i_1 
       (.I0(\s_out_data_reg[19]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [19]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[19]),
        .O(s_msg[19]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[19]_i_2 
       (.I0(\rdata_e[2]_2 [19]),
        .I1(Q[2]),
        .I2(o_rdata[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[19]),
        .O(\s_out_data_reg[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[1]_i_1 
       (.I0(\s_out_data_reg[1]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[1]),
        .O(s_msg[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[1]_i_2 
       (.I0(\rdata_e[2]_2 [1]),
        .I1(Q[2]),
        .I2(o_rdata[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[1]),
        .O(\s_out_data_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[20]_i_1 
       (.I0(\s_out_data_reg[20]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [20]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[20]),
        .O(s_msg[20]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[20]_i_2 
       (.I0(\rdata_e[2]_2 [20]),
        .I1(Q[2]),
        .I2(o_rdata[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[20]),
        .O(\s_out_data_reg[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[21]_i_1 
       (.I0(\s_out_data_reg[21]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [21]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[21]),
        .O(s_msg[21]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[21]_i_2 
       (.I0(\rdata_e[2]_2 [21]),
        .I1(Q[2]),
        .I2(o_rdata[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[21]),
        .O(\s_out_data_reg[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[22]_i_1 
       (.I0(\s_out_data_reg[22]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [22]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[22]),
        .O(s_msg[22]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[22]_i_2 
       (.I0(\rdata_e[2]_2 [22]),
        .I1(Q[2]),
        .I2(o_rdata[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[22]),
        .O(\s_out_data_reg[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[23]_i_1 
       (.I0(\s_out_data_reg[23]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [23]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[23]),
        .O(s_msg[23]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[23]_i_2 
       (.I0(\rdata_e[2]_2 [23]),
        .I1(Q[2]),
        .I2(o_rdata[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[23]),
        .O(\s_out_data_reg[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[24]_i_1 
       (.I0(\s_out_data_reg[24]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [24]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[24]),
        .O(s_msg[24]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[24]_i_2 
       (.I0(\rdata_e[2]_2 [24]),
        .I1(Q[2]),
        .I2(o_rdata[24]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[24]),
        .O(\s_out_data_reg[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[25]_i_1 
       (.I0(\s_out_data_reg[25]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [25]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[25]),
        .O(s_msg[25]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[25]_i_2 
       (.I0(\rdata_e[2]_2 [25]),
        .I1(Q[2]),
        .I2(o_rdata[25]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[25]),
        .O(\s_out_data_reg[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[26]_i_1 
       (.I0(\s_out_data_reg[26]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [26]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[26]),
        .O(s_msg[26]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[26]_i_2 
       (.I0(\rdata_e[2]_2 [26]),
        .I1(Q[2]),
        .I2(o_rdata[26]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[26]),
        .O(\s_out_data_reg[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[27]_i_1 
       (.I0(\s_out_data_reg[27]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [27]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[27]),
        .O(s_msg[27]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[27]_i_2 
       (.I0(\rdata_e[2]_2 [27]),
        .I1(Q[2]),
        .I2(o_rdata[27]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[27]),
        .O(\s_out_data_reg[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[28]_i_1 
       (.I0(\s_out_data_reg[28]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [28]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[28]),
        .O(s_msg[28]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[28]_i_2 
       (.I0(\rdata_e[2]_2 [28]),
        .I1(Q[2]),
        .I2(o_rdata[28]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[28]),
        .O(\s_out_data_reg[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[29]_i_1 
       (.I0(\s_out_data_reg[29]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [29]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[29]),
        .O(s_msg[29]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[29]_i_2 
       (.I0(\rdata_e[2]_2 [29]),
        .I1(Q[2]),
        .I2(o_rdata[29]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[29]),
        .O(\s_out_data_reg[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[2]_i_1 
       (.I0(\s_out_data_reg[2]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [2]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[2]),
        .O(s_msg[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[2]_i_2 
       (.I0(\rdata_e[2]_2 [2]),
        .I1(Q[2]),
        .I2(o_rdata[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[2]),
        .O(\s_out_data_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[30]_i_1 
       (.I0(\s_out_data_reg[30]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [30]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[30]),
        .O(s_msg[30]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[30]_i_2 
       (.I0(\rdata_e[2]_2 [30]),
        .I1(Q[2]),
        .I2(o_rdata[30]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[30]),
        .O(\s_out_data_reg[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[31]_i_1 
       (.I0(\s_out_data_reg[31]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [31]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[31]),
        .O(s_msg[31]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[31]_i_2 
       (.I0(\rdata_e[2]_2 [31]),
        .I1(Q[2]),
        .I2(o_rdata[31]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[31]),
        .O(\s_out_data_reg[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FDFDFD55)) 
    \s_out_data_reg[31]_i_3 
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .I5(o_empty_reg_3),
        .O(\s_out_data_reg[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[3]_i_1 
       (.I0(\s_out_data_reg[3]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [3]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[3]),
        .O(s_msg[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[3]_i_2 
       (.I0(\rdata_e[2]_2 [3]),
        .I1(Q[2]),
        .I2(o_rdata[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[3]),
        .O(\s_out_data_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[4]_i_1 
       (.I0(\s_out_data_reg[4]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [4]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[4]),
        .O(s_msg[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[4]_i_2 
       (.I0(\rdata_e[2]_2 [4]),
        .I1(Q[2]),
        .I2(o_rdata[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[4]),
        .O(\s_out_data_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[5]_i_1 
       (.I0(\s_out_data_reg[5]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [5]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[5]),
        .O(s_msg[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[5]_i_2 
       (.I0(\rdata_e[2]_2 [5]),
        .I1(Q[2]),
        .I2(o_rdata[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[5]),
        .O(\s_out_data_reg[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[6]_i_1 
       (.I0(\s_out_data_reg[6]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [6]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[6]),
        .O(s_msg[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[6]_i_2 
       (.I0(\rdata_e[2]_2 [6]),
        .I1(Q[2]),
        .I2(o_rdata[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[6]),
        .O(\s_out_data_reg[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[7]_i_1 
       (.I0(\s_out_data_reg[7]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [7]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[7]),
        .O(s_msg[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[7]_i_2 
       (.I0(\rdata_e[2]_2 [7]),
        .I1(Q[2]),
        .I2(o_rdata[7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[7]),
        .O(\s_out_data_reg[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[8]_i_1 
       (.I0(\s_out_data_reg[8]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [8]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[8]),
        .O(s_msg[8]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[8]_i_2 
       (.I0(\rdata_e[2]_2 [8]),
        .I1(Q[2]),
        .I2(o_rdata[8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[8]),
        .O(\s_out_data_reg[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_data_reg[9]_i_1 
       (.I0(\s_out_data_reg[9]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_data_reg_reg[31] [9]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[9]),
        .O(s_msg[9]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_data_reg[9]_i_2 
       (.I0(\rdata_e[2]_2 [9]),
        .I1(Q[2]),
        .I2(o_rdata[9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[9]),
        .O(\s_out_data_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \s_out_x_reg[0]_i_1 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[0]),
        .I2(n_in_v_reg),
        .I3(n_msg[32]),
        .I4(n_msg[33]),
        .I5(n_msg[34]),
        .O(s_msg[34]));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \s_out_x_reg[1]_i_1 
       (.I0(n_in_v_reg_reg),
        .I1(waiting_for_ack_reg_0[1]),
        .I2(n_in_v_reg),
        .I3(n_msg[32]),
        .I4(n_msg[33]),
        .I5(n_msg[35]),
        .O(s_msg[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[0]_i_1 
       (.I0(\s_out_y_reg[0]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_y_reg_reg[1] [0]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[32]),
        .O(s_msg[32]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[0]_i_2 
       (.I0(\rdata_e[2]_2 [32]),
        .I1(Q[2]),
        .I2(o_rdata[32]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[32]),
        .O(\s_out_y_reg[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_out_y_reg[1]_i_1 
       (.I0(\s_out_y_reg[1]_i_2_n_0 ),
        .I1(\s_out_data_reg[31]_i_3_n_0 ),
        .I2(\s_out_y_reg_reg[1] [1]),
        .I3(\s_out_data_reg_reg[0] ),
        .I4(n_msg[33]),
        .O(s_msg[33]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \s_out_y_reg[1]_i_2 
       (.I0(\rdata_e[2]_2 [33]),
        .I1(Q[2]),
        .I2(o_rdata[33]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_data_reg_0_31_30_35_i_5_0[33]),
        .O(\s_out_y_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111FFFFFFFFF)) 
    waiting_for_ack_i_1
       (.I0(o_empty_reg_1),
        .I1(waiting_for_ack_reg),
        .I2(waiting_for_ack_reg_0[1]),
        .I3(waiting_for_ack_reg_0[0]),
        .I4(n_in_v_reg_reg),
        .I5(\i[0][0]_36 ),
        .O(E));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    waiting_for_ack_i_3
       (.I0(waiting_for_ack_i_5_n_0),
        .I1(\grant_base_reg[1] ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(o_empty_reg_0),
        .I5(Q[2]),
        .O(o_empty_reg_1));
  LUT5 #(
    .INIT(32'h22222022)) 
    waiting_for_ack_i_5
       (.I0(\fifo_tail[0]_i_4_n_0 ),
        .I1(\fifo_tail[0]_i_3_0 ),
        .I2(\grant_base_reg[1]_0 ),
        .I3(Q[1]),
        .I4(\fifo_tail[0]_i_3_1 ),
        .O(waiting_for_ack_i_5_n_0));
endmodule

module token_bucket
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    Q,
    \i_y_r_reg[0] ,
    rst,
    clk,
    E);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input rst;
  input clk;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__6_n_0 ;
  wire \number_tokens[1]_i_1__6_n_0 ;
  wire \number_tokens[1]_i_2__14_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__14_n_0 ;
  wire \rate_counter[1]_i_1__14_n_0 ;
  wire \rate_counter[2]_i_1__14_n_0 ;
  wire \rate_counter[3]_i_1__14_n_0 ;
  wire \rate_counter[4]_i_1__14_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__14 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__14 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__14 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT4 #(
    .INIT(16'h5E95)) 
    \number_tokens[0]_i_1__6 
       (.I0(\number_tokens[1]_i_2__14_n_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(E),
        .I3(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT4 #(
    .INIT(16'hD0F4)) 
    \number_tokens[1]_i_1__6 
       (.I0(E),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .I3(\number_tokens[1]_i_2__14_n_0 ),
        .O(\number_tokens[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__14 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__6_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__6_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__14 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__14 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__14 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__14 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__14 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__14_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__14_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__14_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__14_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__14_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__14
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_13
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    waiting_for_ack_reg,
    Q,
    \i_y_r_reg[0] ,
    \number_tokens_reg[1]_1 ,
    e_v114_out,
    \number_tokens_reg[1]_2 ,
    dor_w2s,
    dor_n2s,
    \number_tokens_reg[1]_3 ,
    rst,
    clk);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  output waiting_for_ack_reg;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input \number_tokens_reg[1]_1 ;
  input e_v114_out;
  input \number_tokens_reg[1]_2 ;
  input dor_w2s;
  input dor_n2s;
  input \number_tokens_reg[1]_3 ;
  input rst;
  input clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_w2s;
  wire e_v114_out;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__6_n_0 ;
  wire \number_tokens[1]_i_1__6_n_0 ;
  wire \number_tokens[1]_i_2__12_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire \number_tokens_reg[1]_1 ;
  wire \number_tokens_reg[1]_2 ;
  wire \number_tokens_reg[1]_3 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__12_n_0 ;
  wire \rate_counter[1]_i_1__12_n_0 ;
  wire \rate_counter[2]_i_1__12_n_0 ;
  wire \rate_counter[3]_i_1__12_n_0 ;
  wire \rate_counter[4]_i_1__12_n_0 ;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__12 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__12 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__12 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'h4F4BB40F)) 
    \number_tokens[0]_i_1__6 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens[1]_i_2__12_n_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'hF400FF40)) 
    \number_tokens[1]_i_1__6 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens_reg[0]_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens[1]_i_2__12_n_0 ),
        .O(\number_tokens[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__12 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__6_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__6_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__12 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__12 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__12 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__12 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__12 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__12_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__12_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__12_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__12_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__12_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__12
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
  LUT6 #(
    .INIT(64'h000000AA080808A8)) 
    waiting_for_ack_i_3__12
       (.I0(\number_tokens_reg[1]_1 ),
        .I1(e_v114_out),
        .I2(\number_tokens_reg[1]_2 ),
        .I3(dor_w2s),
        .I4(dor_n2s),
        .I5(\number_tokens_reg[1]_3 ),
        .O(waiting_for_ack_reg));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_19
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    waiting_for_ack_reg,
    Q,
    \i_y_r_reg[0] ,
    \number_tokens_reg[1]_1 ,
    e_v114_out,
    e_v219_in,
    dor_w2s,
    dor_n2s,
    \number_tokens_reg[1]_2 ,
    rst,
    clk);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  output waiting_for_ack_reg;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input \number_tokens_reg[1]_1 ;
  input e_v114_out;
  input e_v219_in;
  input dor_w2s;
  input dor_n2s;
  input \number_tokens_reg[1]_2 ;
  input rst;
  input clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_w2s;
  wire e_v114_out;
  wire e_v219_in;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__5_n_0 ;
  wire \number_tokens[1]_i_1__5_n_0 ;
  wire \number_tokens[1]_i_2__11_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire \number_tokens_reg[1]_1 ;
  wire \number_tokens_reg[1]_2 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__11_n_0 ;
  wire \rate_counter[1]_i_1__11_n_0 ;
  wire \rate_counter[2]_i_1__11_n_0 ;
  wire \rate_counter[3]_i_1__11_n_0 ;
  wire \rate_counter[4]_i_1__11_n_0 ;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__11 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__11 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__11 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT5 #(
    .INIT(32'h4F4BB40F)) 
    \number_tokens[0]_i_1__5 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens[1]_i_2__11_n_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT5 #(
    .INIT(32'hF400FF40)) 
    \number_tokens[1]_i_1__5 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens_reg[0]_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens[1]_i_2__11_n_0 ),
        .O(\number_tokens[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__11 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__5_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__5_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__11 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__11 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__11 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__11 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__11 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__11_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__11_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__11_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__11_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__11_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__11
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
  LUT6 #(
    .INIT(64'h000000AA080808A8)) 
    waiting_for_ack_i_3__11
       (.I0(\number_tokens_reg[1]_1 ),
        .I1(e_v114_out),
        .I2(e_v219_in),
        .I3(dor_w2s),
        .I4(dor_n2s),
        .I5(\number_tokens_reg[1]_2 ),
        .O(waiting_for_ack_reg));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_25
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    Q,
    \i_y_r_reg[0] ,
    rst,
    clk,
    E);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input rst;
  input clk;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__4_n_0 ;
  wire \number_tokens[1]_i_1__4_n_0 ;
  wire \number_tokens[1]_i_2__10_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__10_n_0 ;
  wire \rate_counter[1]_i_1__10_n_0 ;
  wire \rate_counter[2]_i_1__10_n_0 ;
  wire \rate_counter[3]_i_1__10_n_0 ;
  wire \rate_counter[4]_i_1__10_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__10 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__10 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__10 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h5E95)) 
    \number_tokens[0]_i_1__4 
       (.I0(\number_tokens[1]_i_2__10_n_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(E),
        .I3(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'hD0F4)) 
    \number_tokens[1]_i_1__4 
       (.I0(E),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .I3(\number_tokens[1]_i_2__10_n_0 ),
        .O(\number_tokens[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__10 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__4_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__4_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__10 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__10 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__10 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__10 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__10 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__10_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__10_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__10_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__10_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__10_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__10
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_31
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    waiting_for_ack_reg,
    Q,
    \i_y_r_reg[0] ,
    \number_tokens_reg[1]_1 ,
    e_v114_out,
    \number_tokens_reg[1]_2 ,
    dor_w2s,
    dor_n2s,
    \number_tokens_reg[1]_3 ,
    rst,
    clk);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  output waiting_for_ack_reg;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input \number_tokens_reg[1]_1 ;
  input e_v114_out;
  input \number_tokens_reg[1]_2 ;
  input dor_w2s;
  input dor_n2s;
  input \number_tokens_reg[1]_3 ;
  input rst;
  input clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_w2s;
  wire e_v114_out;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__4_n_0 ;
  wire \number_tokens[1]_i_1__4_n_0 ;
  wire \number_tokens[1]_i_2__9_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire \number_tokens_reg[1]_1 ;
  wire \number_tokens_reg[1]_2 ;
  wire \number_tokens_reg[1]_3 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__9_n_0 ;
  wire \rate_counter[1]_i_1__9_n_0 ;
  wire \rate_counter[2]_i_1__9_n_0 ;
  wire \rate_counter[3]_i_1__9_n_0 ;
  wire \rate_counter[4]_i_1__9_n_0 ;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__9 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__9 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__9 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'h4F4BB40F)) 
    \number_tokens[0]_i_1__4 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens[1]_i_2__9_n_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'hF400FF40)) 
    \number_tokens[1]_i_1__4 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens_reg[0]_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens[1]_i_2__9_n_0 ),
        .O(\number_tokens[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__9 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__4_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__4_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__9 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__9 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__9 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__9 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__9 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__9_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__9_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__9_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__9_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__9_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__9
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
  LUT6 #(
    .INIT(64'h000000AA080808A8)) 
    waiting_for_ack_i_3__9
       (.I0(\number_tokens_reg[1]_1 ),
        .I1(e_v114_out),
        .I2(\number_tokens_reg[1]_2 ),
        .I3(dor_w2s),
        .I4(dor_n2s),
        .I5(\number_tokens_reg[1]_3 ),
        .O(waiting_for_ack_reg));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_37
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    Q,
    \i_y_r_reg[0] ,
    rst,
    clk,
    E);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input rst;
  input clk;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__3_n_0 ;
  wire \number_tokens[1]_i_1__3_n_0 ;
  wire \number_tokens[1]_i_2__8_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__8_n_0 ;
  wire \rate_counter[1]_i_1__8_n_0 ;
  wire \rate_counter[2]_i_1__8_n_0 ;
  wire \rate_counter[3]_i_1__8_n_0 ;
  wire \rate_counter[4]_i_1__8_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__8 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__8 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__8 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h5E95)) 
    \number_tokens[0]_i_1__3 
       (.I0(\number_tokens[1]_i_2__8_n_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(E),
        .I3(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hD0F4)) 
    \number_tokens[1]_i_1__3 
       (.I0(E),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .I3(\number_tokens[1]_i_2__8_n_0 ),
        .O(\number_tokens[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__8 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__3_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__3_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__8 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__8 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__8 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__8 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__8 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__8_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__8_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__8_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__8_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__8_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__8
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_43
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    waiting_for_ack_reg,
    Q,
    \i_y_r_reg[0] ,
    \number_tokens_reg[1]_1 ,
    e_v114_out,
    e_v219_in,
    dor_w2s,
    dor_n2s,
    \number_tokens_reg[1]_2 ,
    rst,
    clk);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  output waiting_for_ack_reg;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input \number_tokens_reg[1]_1 ;
  input e_v114_out;
  input e_v219_in;
  input dor_w2s;
  input dor_n2s;
  input \number_tokens_reg[1]_2 ;
  input rst;
  input clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_w2s;
  wire e_v114_out;
  wire e_v219_in;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__3_n_0 ;
  wire \number_tokens[1]_i_1__3_n_0 ;
  wire \number_tokens[1]_i_2__7_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire \number_tokens_reg[1]_1 ;
  wire \number_tokens_reg[1]_2 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__7_n_0 ;
  wire \rate_counter[1]_i_1__7_n_0 ;
  wire \rate_counter[2]_i_1__7_n_0 ;
  wire \rate_counter[3]_i_1__7_n_0 ;
  wire \rate_counter[4]_i_1__7_n_0 ;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__7 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__7 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__7 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h4F4BB40F)) 
    \number_tokens[0]_i_1__3 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens[1]_i_2__7_n_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hF400FF40)) 
    \number_tokens[1]_i_1__3 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens_reg[0]_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens[1]_i_2__7_n_0 ),
        .O(\number_tokens[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__7 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__3_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__3_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__7 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__7 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__7 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__7 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__7 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__7_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__7_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__7_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__7_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__7_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__7
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
  LUT6 #(
    .INIT(64'h000000AA080808A8)) 
    waiting_for_ack_i_3__7
       (.I0(\number_tokens_reg[1]_1 ),
        .I1(e_v114_out),
        .I2(e_v219_in),
        .I3(dor_w2s),
        .I4(dor_n2s),
        .I5(\number_tokens_reg[1]_2 ),
        .O(waiting_for_ack_reg));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_49
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    Q,
    \i_y_r_reg[0] ,
    rst,
    clk,
    E);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input rst;
  input clk;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__2_n_0 ;
  wire \number_tokens[1]_i_1__2_n_0 ;
  wire \number_tokens[1]_i_2__6_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__6_n_0 ;
  wire \rate_counter[1]_i_1__6_n_0 ;
  wire \rate_counter[2]_i_1__6_n_0 ;
  wire \rate_counter[3]_i_1__6_n_0 ;
  wire \rate_counter[4]_i_1__6_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__6 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__6 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__6 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h5E95)) 
    \number_tokens[0]_i_1__2 
       (.I0(\number_tokens[1]_i_2__6_n_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(E),
        .I3(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hD0F4)) 
    \number_tokens[1]_i_1__2 
       (.I0(E),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .I3(\number_tokens[1]_i_2__6_n_0 ),
        .O(\number_tokens[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__6 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__2_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__2_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__6 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__6 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__6 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__6 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__6 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__6_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__6_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__6_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__6_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__6_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__6
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_55
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    waiting_for_ack_reg,
    Q,
    \i_y_r_reg[0] ,
    \number_tokens_reg[1]_1 ,
    e_v114_out,
    \number_tokens_reg[1]_2 ,
    dor_w2s,
    dor_n2s,
    \number_tokens_reg[1]_3 ,
    rst,
    clk);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  output waiting_for_ack_reg;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input \number_tokens_reg[1]_1 ;
  input e_v114_out;
  input \number_tokens_reg[1]_2 ;
  input dor_w2s;
  input dor_n2s;
  input \number_tokens_reg[1]_3 ;
  input rst;
  input clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_w2s;
  wire e_v114_out;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__2_n_0 ;
  wire \number_tokens[1]_i_1__2_n_0 ;
  wire \number_tokens[1]_i_2__5_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire \number_tokens_reg[1]_1 ;
  wire \number_tokens_reg[1]_2 ;
  wire \number_tokens_reg[1]_3 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__5_n_0 ;
  wire \rate_counter[1]_i_1__5_n_0 ;
  wire \rate_counter[2]_i_1__5_n_0 ;
  wire \rate_counter[3]_i_1__5_n_0 ;
  wire \rate_counter[4]_i_1__5_n_0 ;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__5 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__5 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__5 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h4F4BB40F)) 
    \number_tokens[0]_i_1__2 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens[1]_i_2__5_n_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hF400FF40)) 
    \number_tokens[1]_i_1__2 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens_reg[0]_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens[1]_i_2__5_n_0 ),
        .O(\number_tokens[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__5 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__2_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__2_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__5 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__5 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__5 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__5 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__5 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__5_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__5_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__5_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__5_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__5_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__5
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
  LUT6 #(
    .INIT(64'h000000AA080808A8)) 
    waiting_for_ack_i_3__5
       (.I0(\number_tokens_reg[1]_1 ),
        .I1(e_v114_out),
        .I2(\number_tokens_reg[1]_2 ),
        .I3(dor_w2s),
        .I4(dor_n2s),
        .I5(\number_tokens_reg[1]_3 ),
        .O(waiting_for_ack_reg));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_61
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    Q,
    \i_y_r_reg[0] ,
    rst,
    clk,
    E);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input rst;
  input clk;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__1_n_0 ;
  wire \number_tokens[1]_i_1__1_n_0 ;
  wire \number_tokens[1]_i_2__4_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__4_n_0 ;
  wire \rate_counter[1]_i_1__4_n_0 ;
  wire \rate_counter[2]_i_1__4_n_0 ;
  wire \rate_counter[3]_i_1__4_n_0 ;
  wire \rate_counter[4]_i_1__4_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__4 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__4 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__4 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h5E95)) 
    \number_tokens[0]_i_1__1 
       (.I0(\number_tokens[1]_i_2__4_n_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(E),
        .I3(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hD0F4)) 
    \number_tokens[1]_i_1__1 
       (.I0(E),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .I3(\number_tokens[1]_i_2__4_n_0 ),
        .O(\number_tokens[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__4 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__1_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__1_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__4 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__4 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__4 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__4 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__4 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__4_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__4_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__4_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__4_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__4_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__4
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_67
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    waiting_for_ack_reg,
    Q,
    \i_y_r_reg[0] ,
    \number_tokens_reg[1]_1 ,
    e_v114_out,
    e_v219_in,
    dor_w2s,
    dor_n2s,
    \number_tokens_reg[1]_2 ,
    rst,
    clk);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  output waiting_for_ack_reg;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input \number_tokens_reg[1]_1 ;
  input e_v114_out;
  input e_v219_in;
  input dor_w2s;
  input dor_n2s;
  input \number_tokens_reg[1]_2 ;
  input rst;
  input clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_w2s;
  wire e_v114_out;
  wire e_v219_in;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__1_n_0 ;
  wire \number_tokens[1]_i_1__1_n_0 ;
  wire \number_tokens[1]_i_2__3_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire \number_tokens_reg[1]_1 ;
  wire \number_tokens_reg[1]_2 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__3_n_0 ;
  wire \rate_counter[1]_i_1__3_n_0 ;
  wire \rate_counter[2]_i_1__3_n_0 ;
  wire \rate_counter[3]_i_1__3_n_0 ;
  wire \rate_counter[4]_i_1__3_n_0 ;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__3 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__3 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__3 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h4F4BB40F)) 
    \number_tokens[0]_i_1__1 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens[1]_i_2__3_n_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hF400FF40)) 
    \number_tokens[1]_i_1__1 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens_reg[0]_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens[1]_i_2__3_n_0 ),
        .O(\number_tokens[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__3 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__1_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__1_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__3 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__3 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__3 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__3 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__3 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__3_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__3_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__3_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__3_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__3_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__3
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
  LUT6 #(
    .INIT(64'h000000AA080808A8)) 
    waiting_for_ack_i_3__3
       (.I0(\number_tokens_reg[1]_1 ),
        .I1(e_v114_out),
        .I2(e_v219_in),
        .I3(dor_w2s),
        .I4(dor_n2s),
        .I5(\number_tokens_reg[1]_2 ),
        .O(waiting_for_ack_reg));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_7
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    Q,
    \i_y_r_reg[0] ,
    rst,
    clk,
    E);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input rst;
  input clk;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__5_n_0 ;
  wire \number_tokens[1]_i_1__5_n_0 ;
  wire \number_tokens[1]_i_2__13_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__13_n_0 ;
  wire \rate_counter[1]_i_1__13_n_0 ;
  wire \rate_counter[2]_i_1__13_n_0 ;
  wire \rate_counter[3]_i_1__13_n_0 ;
  wire \rate_counter[4]_i_1__13_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__13 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__13 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__13 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT4 #(
    .INIT(16'h5E95)) 
    \number_tokens[0]_i_1__5 
       (.I0(\number_tokens[1]_i_2__13_n_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(E),
        .I3(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT4 #(
    .INIT(16'hD0F4)) 
    \number_tokens[1]_i_1__5 
       (.I0(E),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .I3(\number_tokens[1]_i_2__13_n_0 ),
        .O(\number_tokens[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__13 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__5_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__5_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__13 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__13 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__13 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__13 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__13 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__13_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__13_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__13_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__13_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__13_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__13
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_73
   (E,
    consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    \i_d_r_reg[0] ,
    Q,
    \i_d_r_reg[0]_0 ,
    \i[3][0]_36 ,
    \i_vc_r_reg[0] ,
    \i_y_r_reg[0] ,
    rst,
    clk);
  output [0:0]E;
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  input \i_d_r_reg[0] ;
  input [1:0]Q;
  input \i_d_r_reg[0]_0 ;
  input \i[3][0]_36 ;
  input [0:0]\i_vc_r_reg[0] ;
  input [0:0]\i_y_r_reg[0] ;
  input rst;
  input clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire consume;
  wire \i[3][0]_36 ;
  wire \i_d_r_reg[0] ;
  wire \i_d_r_reg[0]_0 ;
  wire [0:0]\i_vc_r_reg[0] ;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__0_n_0 ;
  wire \number_tokens[1]_i_1__0_n_0 ;
  wire \number_tokens[1]_i_2__2_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__2_n_0 ;
  wire \rate_counter[1]_i_1__2_n_0 ;
  wire \rate_counter[2]_i_1__2_n_0 ;
  wire \rate_counter[3]_i_1__2_n_0 ;
  wire \rate_counter[4]_i_1__2_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__2 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_vc_r_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__2 
       (.I0(\i_vc_r_reg[0] ),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__2 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h5E95)) 
    \number_tokens[0]_i_1__0 
       (.I0(\number_tokens[1]_i_2__2_n_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(E),
        .I3(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hD0F4)) 
    \number_tokens[1]_i_1__0 
       (.I0(E),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .I3(\number_tokens[1]_i_2__2_n_0 ),
        .O(\number_tokens[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__2 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__0_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__0_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__2 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__2 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__2 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__2 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__2 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__2_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__2_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__2_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__2_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__2_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  LUT5 #(
    .INIT(32'h55D5FFFF)) 
    waiting_for_ack_i_1__2
       (.I0(\i_d_r_reg[0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\i_d_r_reg[0]_0 ),
        .I4(\i[3][0]_36 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__2
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_79
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    waiting_for_ack_reg,
    Q,
    \i_y_r_reg[0] ,
    \number_tokens_reg[1]_1 ,
    e_v114_out,
    \number_tokens_reg[1]_2 ,
    dor_w2s,
    dor_n2s,
    \number_tokens_reg[1]_3 ,
    rst,
    clk);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  output waiting_for_ack_reg;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input \number_tokens_reg[1]_1 ;
  input e_v114_out;
  input \number_tokens_reg[1]_2 ;
  input dor_w2s;
  input dor_n2s;
  input \number_tokens_reg[1]_3 ;
  input rst;
  input clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_w2s;
  wire e_v114_out;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1__0_n_0 ;
  wire \number_tokens[1]_i_1__0_n_0 ;
  wire \number_tokens[1]_i_2__1_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire \number_tokens_reg[1]_1 ;
  wire \number_tokens_reg[1]_2 ;
  wire \number_tokens_reg[1]_3 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__1_n_0 ;
  wire \rate_counter[1]_i_1__1_n_0 ;
  wire \rate_counter[2]_i_1__1_n_0 ;
  wire \rate_counter[3]_i_1__1_n_0 ;
  wire \rate_counter[4]_i_1__1_n_0 ;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__1 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__1 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__1 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h4F4BB40F)) 
    \number_tokens[0]_i_1__0 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens[1]_i_2__1_n_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF400FF40)) 
    \number_tokens[1]_i_1__0 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens_reg[0]_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens[1]_i_2__1_n_0 ),
        .O(\number_tokens[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__1 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1__0_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1__0_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__1 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__1 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__1 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__1 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__1 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__1_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__1_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__1_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__1_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__1_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__1
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
  LUT6 #(
    .INIT(64'h000000AA080808A8)) 
    waiting_for_ack_i_3__1
       (.I0(\number_tokens_reg[1]_1 ),
        .I1(e_v114_out),
        .I2(\number_tokens_reg[1]_2 ),
        .I3(dor_w2s),
        .I4(dor_n2s),
        .I5(\number_tokens_reg[1]_3 ),
        .O(waiting_for_ack_reg));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_85
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    waiting_for_ack_reg,
    Q,
    \i_y_r_reg[0] ,
    \number_tokens_reg[1]_1 ,
    e_v114_out,
    \number_tokens_reg[1]_2 ,
    dor_w2s,
    dor_n2s,
    \number_tokens_reg[1]_3 ,
    rst,
    clk);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  output waiting_for_ack_reg;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input \number_tokens_reg[1]_1 ;
  input e_v114_out;
  input \number_tokens_reg[1]_2 ;
  input dor_w2s;
  input dor_n2s;
  input \number_tokens_reg[1]_3 ;
  input rst;
  input clk;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire dor_n2s;
  wire dor_w2s;
  wire e_v114_out;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1_n_0 ;
  wire \number_tokens[1]_i_1_n_0 ;
  wire \number_tokens[1]_i_2__0_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire \number_tokens_reg[1]_1 ;
  wire \number_tokens_reg[1]_2 ;
  wire \number_tokens_reg[1]_3 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1__0_n_0 ;
  wire \rate_counter[1]_i_1__0_n_0 ;
  wire \rate_counter[2]_i_1__0_n_0 ;
  wire \rate_counter[3]_i_1__0_n_0 ;
  wire \rate_counter[4]_i_1__0_n_0 ;
  wire rst;
  wire waiting_for_ack_reg;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1__0 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1__0 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1__0 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h4F4BB40F)) 
    \number_tokens[0]_i_1 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens[1]_i_2__0_n_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hF400FF40)) 
    \number_tokens[1]_i_1 
       (.I0(waiting_for_ack_reg),
        .I1(\number_tokens_reg[1]_1 ),
        .I2(\number_tokens_reg[0]_0 ),
        .I3(\number_tokens_reg[1]_0 ),
        .I4(\number_tokens[1]_i_2__0_n_0 ),
        .O(\number_tokens[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2__0 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1__0 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1__0 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1__0 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1__0 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1__0 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1__0_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1__0_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1__0_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1__0_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1__0_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2__0
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
  LUT6 #(
    .INIT(64'h000000AA080808A8)) 
    waiting_for_ack_i_3__0
       (.I0(\number_tokens_reg[1]_1 ),
        .I1(e_v114_out),
        .I2(\number_tokens_reg[1]_2 ),
        .I3(dor_w2s),
        .I4(dor_n2s),
        .I5(\number_tokens_reg[1]_3 ),
        .O(waiting_for_ack_reg));
endmodule

(* ORIG_REF_NAME = "token_bucket" *) 
module token_bucket_91
   (consume,
    \number_tokens_reg[0]_0 ,
    \number_tokens_reg[1]_0 ,
    D,
    \number_tokens_reg[0]_1 ,
    Q,
    \i_y_r_reg[0] ,
    rst,
    clk,
    E);
  output consume;
  output \number_tokens_reg[0]_0 ;
  output \number_tokens_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\number_tokens_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]\i_y_r_reg[0] ;
  input rst;
  input clk;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire consume;
  wire [0:0]\i_y_r_reg[0] ;
  wire \number_tokens[0]_i_1_n_0 ;
  wire \number_tokens[1]_i_1_n_0 ;
  wire \number_tokens[1]_i_2_n_0 ;
  wire \number_tokens_reg[0]_0 ;
  wire [0:0]\number_tokens_reg[0]_1 ;
  wire \number_tokens_reg[1]_0 ;
  wire [4:0]rate_counter;
  wire \rate_counter[0]_i_1_n_0 ;
  wire \rate_counter[1]_i_1_n_0 ;
  wire \rate_counter[2]_i_1_n_0 ;
  wire \rate_counter[3]_i_1_n_0 ;
  wire \rate_counter[4]_i_1_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_vc_r[0]_i_1 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \i_vc_r[2]_i_1 
       (.I0(Q),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \i_y_r[0]_i_1 
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(\i_y_r_reg[0] ),
        .O(\number_tokens_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h5E95)) 
    \number_tokens[0]_i_1 
       (.I0(\number_tokens[1]_i_2_n_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .I2(E),
        .I3(\number_tokens_reg[0]_0 ),
        .O(\number_tokens[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hD0F4)) 
    \number_tokens[1]_i_1 
       (.I0(E),
        .I1(\number_tokens_reg[0]_0 ),
        .I2(\number_tokens_reg[1]_0 ),
        .I3(\number_tokens[1]_i_2_n_0 ),
        .O(\number_tokens[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \number_tokens[1]_i_2 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[4]),
        .I4(rate_counter[3]),
        .O(\number_tokens[1]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[0]_i_1_n_0 ),
        .Q(\number_tokens_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    \number_tokens_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\number_tokens[1]_i_1_n_0 ),
        .Q(\number_tokens_reg[1]_0 ),
        .S(rst));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rate_counter[0]_i_1 
       (.I0(rate_counter[0]),
        .O(\rate_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rate_counter[1]_i_1 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .O(\rate_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h78707878)) 
    \rate_counter[2]_i_1 
       (.I0(rate_counter[1]),
        .I1(rate_counter[0]),
        .I2(rate_counter[2]),
        .I3(rate_counter[3]),
        .I4(rate_counter[4]),
        .O(\rate_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rate_counter[3]_i_1 
       (.I0(rate_counter[2]),
        .I1(rate_counter[0]),
        .I2(rate_counter[1]),
        .I3(rate_counter[3]),
        .O(\rate_counter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h68AAAAAA)) 
    \rate_counter[4]_i_1 
       (.I0(rate_counter[4]),
        .I1(rate_counter[3]),
        .I2(rate_counter[2]),
        .I3(rate_counter[0]),
        .I4(rate_counter[1]),
        .O(\rate_counter[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[0]_i_1_n_0 ),
        .Q(rate_counter[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[1]_i_1_n_0 ),
        .Q(rate_counter[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[2]_i_1_n_0 ),
        .Q(rate_counter[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[3]_i_1_n_0 ),
        .Q(rate_counter[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \rate_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rate_counter[4]_i_1_n_0 ),
        .Q(rate_counter[4]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    waiting_for_ack_i_2
       (.I0(\number_tokens_reg[0]_0 ),
        .I1(\number_tokens_reg[1]_0 ),
        .O(consume));
endmodule

(* D_W = "32" *) (* N_PACKETS = "128" *) (* RATE = "20" *) 
(* SIGMA = "3" *) (* VC_W = "3" *) (* X_MAX = "4" *) 
(* X_W = "2" *) (* Y_MAX = "4" *) (* Y_W = "2" *) 
(* NotValidForBitStream *)
module torus_credit
   (clk,
    rst,
    out_v,
    out,
    done);
  input clk;
  input rst;
  output out_v;
  output [31:0]out;
  output done;

  wire \<const0> ;
  wire [1:1]_02_;
  wire [1:1]_02__102;
  wire [1:1]_02__114;
  wire [1:1]_02__12;
  wire [1:1]_02__127;
  wire [1:1]_02__137;
  wire [1:1]_02__144;
  wire [1:1]_02__18;
  wire [1:1]_02__2;
  wire [1:1]_02__31;
  wire [1:1]_02__38;
  wire [1:1]_02__53;
  wire [1:1]_02__59;
  wire [1:1]_02__74;
  wire [1:1]_02__81;
  wire [1:1]_02__96;
  wire [31:0]_03_;
  wire [31:0]_03__103;
  wire [31:0]_03__115;
  wire [31:0]_03__128;
  wire [31:0]_03__13;
  wire [31:0]_03__138;
  wire [31:0]_03__145;
  wire [31:0]_03__19;
  wire [31:0]_03__3;
  wire [31:0]_03__32;
  wire [31:0]_03__39;
  wire [31:0]_03__54;
  wire [31:0]_03__60;
  wire [31:0]_03__75;
  wire [31:0]_03__82;
  wire [31:0]_03__97;
  wire _05_;
  wire _05__105;
  wire _05__140;
  wire _05__147;
  wire _05__41;
  wire _05__62;
  wire _05__84;
  wire [1:0]_06_;
  wire [1:0]_06__104;
  wire [1:0]_06__116;
  wire [1:0]_06__129;
  wire [1:0]_06__139;
  wire [1:0]_06__14;
  wire [1:0]_06__146;
  wire [1:0]_06__20;
  wire [1:0]_06__33;
  wire [1:0]_06__4;
  wire [1:0]_06__40;
  wire [1:0]_06__55;
  wire [1:0]_06__61;
  wire [1:0]_06__76;
  wire [1:0]_06__83;
  wire [1:0]_06__98;
  wire clk;
  wire \dor_credit_inst/e_v114_out ;
  wire \dor_credit_inst/e_v114_out_111 ;
  wire \dor_credit_inst/e_v114_out_124 ;
  wire \dor_credit_inst/e_v114_out_28 ;
  wire \dor_credit_inst/e_v114_out_50 ;
  wire \dor_credit_inst/e_v114_out_71 ;
  wire \dor_credit_inst/e_v114_out_9 ;
  wire \dor_credit_inst/e_v114_out_93 ;
  wire \dor_credit_inst/e_v120_out ;
  wire \dor_credit_inst/e_v120_out_108 ;
  wire \dor_credit_inst/e_v120_out_119 ;
  wire \dor_credit_inst/e_v120_out_24 ;
  wire \dor_credit_inst/e_v120_out_46 ;
  wire \dor_credit_inst/e_v120_out_66 ;
  wire \dor_credit_inst/e_v120_out_7 ;
  wire \dor_credit_inst/e_v120_out_89 ;
  wire dor_n2s;
  wire dor_n2s_10;
  wire dor_n2s_113;
  wire dor_n2s_125;
  wire dor_n2s_29;
  wire dor_n2s_51;
  wire dor_n2s_72;
  wire dor_n2s_94;
  wire dor_o_v;
  wire dor_o_v_100;
  wire dor_o_v_142;
  wire dor_o_v_16;
  wire dor_o_v_35;
  wire dor_o_v_57;
  wire dor_o_v_78;
  wire dor_s_v;
  wire dor_s_v_0;
  wire dor_s_v_109;
  wire dor_s_v_118;
  wire dor_s_v_133;
  wire dor_s_v_141;
  wire dor_s_v_15;
  wire dor_s_v_23;
  wire dor_s_v_34;
  wire dor_s_v_45;
  wire dor_s_v_56;
  wire dor_s_v_6;
  wire dor_s_v_65;
  wire dor_s_v_77;
  wire dor_s_v_88;
  wire dor_s_v_99;
  wire dor_w2s;
  wire dor_w2s_11;
  wire dor_w2s_112;
  wire dor_w2s_126;
  wire dor_w2s_30;
  wire dor_w2s_52;
  wire dor_w2s_73;
  wire dor_w2s_95;
  wire [2:0]e_v;
  wire [2:0]e_v_107;
  wire [2:0]e_v_117;
  wire [2:0]e_v_22;
  wire [2:0]e_v_44;
  wire [2:0]e_v_5;
  wire [2:0]e_v_64;
  wire [2:0]e_v_87;
  wire \east_conn_tx/gen_vc_logic[0].credits ;
  wire \east_conn_tx/gen_vc_logic[0].credits_132 ;
  wire \east_conn_tx/gen_vc_logic[0].credits_148 ;
  wire \east_conn_tx/gen_vc_logic[0].credits_43 ;
  wire \east_conn_tx/gen_vc_logic[0].credits_86 ;
  wire \east_conn_tx/gen_vc_logic[0].has_credit__3 ;
  wire \east_conn_tx/gen_vc_logic[0].has_credit__3_122 ;
  wire \east_conn_tx/gen_vc_logic[0].has_credit__3_27 ;
  wire \east_conn_tx/gen_vc_logic[0].has_credit__3_49 ;
  wire \east_conn_tx/gen_vc_logic[0].has_credit__3_69 ;
  wire \east_conn_tx/gen_vc_logic[0].has_credit__3_92 ;
  wire \east_conn_tx/gen_vc_logic[1].credits ;
  wire \east_conn_tx/gen_vc_logic[1].credits_131 ;
  wire \east_conn_tx/gen_vc_logic[1].credits_135 ;
  wire \east_conn_tx/gen_vc_logic[1].credits_42 ;
  wire \east_conn_tx/gen_vc_logic[1].credits_85 ;
  wire \east_conn_tx/gen_vc_logic[1].has_credit__3 ;
  wire \east_conn_tx/gen_vc_logic[1].has_credit__3_121 ;
  wire \east_conn_tx/gen_vc_logic[1].has_credit__3_26 ;
  wire \east_conn_tx/gen_vc_logic[1].has_credit__3_48 ;
  wire \east_conn_tx/gen_vc_logic[1].has_credit__3_68 ;
  wire \east_conn_tx/gen_vc_logic[1].has_credit__3_91 ;
  wire \east_conn_tx/gen_vc_logic[2].credits ;
  wire \east_conn_tx/gen_vc_logic[2].credits_106 ;
  wire \east_conn_tx/gen_vc_logic[2].credits_130 ;
  wire \east_conn_tx/gen_vc_logic[2].credits_136 ;
  wire \east_conn_tx/gen_vc_logic[2].credits_21 ;
  wire \east_conn_tx/gen_vc_logic[2].credits_37 ;
  wire \east_conn_tx/gen_vc_logic[2].credits_63 ;
  wire \east_conn_tx/gen_vc_logic[2].credits_80 ;
  wire \east_conn_tx/gen_vc_logic[2].has_credit__3 ;
  wire \east_conn_tx/gen_vc_logic[2].has_credit__3_123 ;
  wire \east_conn_tx/gen_vc_logic[2].has_credit__3_70 ;
  wire [31:0]\i[0][0]_0 ;
  wire [1:0]\i[0][0]_32 ;
  wire [1:0]\i[0][0]_34 ;
  wire \i[0][0]_36 ;
  wire [31:0]\i[0][1]_0 ;
  wire [1:0]\i[0][1]_32 ;
  wire [1:0]\i[0][1]_34 ;
  wire \i[0][1]_36 ;
  wire [31:0]\i[0][2]_0 ;
  wire [1:0]\i[0][2]_32 ;
  wire [1:0]\i[0][2]_34 ;
  wire \i[0][2]_36 ;
  wire [31:0]\i[0][3]_0 ;
  wire [1:0]\i[0][3]_32 ;
  wire [1:0]\i[0][3]_34 ;
  wire \i[0][3]_36 ;
  wire [31:0]\i[1][0]_0 ;
  wire [1:0]\i[1][0]_32 ;
  wire [1:0]\i[1][0]_34 ;
  wire \i[1][0]_36 ;
  wire [31:0]\i[1][1]_0 ;
  wire [1:0]\i[1][1]_32 ;
  wire [1:0]\i[1][1]_34 ;
  wire \i[1][1]_36 ;
  wire [31:0]\i[1][2]_0 ;
  wire [1:0]\i[1][2]_32 ;
  wire [1:0]\i[1][2]_34 ;
  wire \i[1][2]_36 ;
  wire [31:0]\i[1][3]_0 ;
  wire [1:0]\i[1][3]_32 ;
  wire [1:0]\i[1][3]_34 ;
  wire \i[1][3]_36 ;
  wire [31:0]\i[2][0]_0 ;
  wire [1:0]\i[2][0]_32 ;
  wire [1:0]\i[2][0]_34 ;
  wire \i[2][0]_36 ;
  wire [31:0]\i[2][1]_0 ;
  wire [1:0]\i[2][1]_32 ;
  wire [1:0]\i[2][1]_34 ;
  wire \i[2][1]_36 ;
  wire [31:0]\i[2][2]_0 ;
  wire [1:0]\i[2][2]_32 ;
  wire [1:0]\i[2][2]_34 ;
  wire \i[2][2]_36 ;
  wire [31:0]\i[2][3]_0 ;
  wire [1:0]\i[2][3]_32 ;
  wire [1:0]\i[2][3]_34 ;
  wire \i[2][3]_36 ;
  wire [31:0]\i[3][0]_0 ;
  wire [1:0]\i[3][0]_32 ;
  wire [1:0]\i[3][0]_34 ;
  wire [31:0]\i[3][1]_0 ;
  wire [1:0]\i[3][1]_32 ;
  wire [1:0]\i[3][1]_34 ;
  wire \i[3][1]_36 ;
  wire [31:0]\i[3][2]_0 ;
  wire [1:0]\i[3][2]_32 ;
  wire [1:0]\i[3][2]_34 ;
  wire \i[3][2]_36 ;
  wire [31:0]\i[3][3]_0 ;
  wire [1:0]\i[3][3]_32 ;
  wire [1:0]\i[3][3]_34 ;
  wire \i[3][3]_36 ;
  wire \i_ack[0][1] ;
  wire \i_ack[0][2] ;
  wire \i_ack[0][3] ;
  wire \i_ack[1][0] ;
  wire \i_ack[1][3] ;
  wire \i_ack[2][0] ;
  wire \i_ack[2][1] ;
  wire \i_ack[2][2] ;
  wire \i_ack[3][0] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[0][0] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[0][1] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[0][2] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[0][3] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[1][0] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[1][1] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[1][2] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[1][3] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[2][0] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[2][1] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[2][2] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[2][3] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[3][0] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[3][1] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[3][2] ;
  (* RTL_KEEP = "soft" *) wire [2:0]\i_vc[3][3] ;
  wire [31:0]out;
  wire out_v;
  wire [1:0]\regulator/number_tokens_reg ;
  wire [1:0]\regulator/number_tokens_reg_1 ;
  wire [1:0]\regulator/number_tokens_reg_101 ;
  wire [1:0]\regulator/number_tokens_reg_110 ;
  wire [1:0]\regulator/number_tokens_reg_120 ;
  wire [1:0]\regulator/number_tokens_reg_134 ;
  wire [1:0]\regulator/number_tokens_reg_143 ;
  wire [1:0]\regulator/number_tokens_reg_17 ;
  wire [1:0]\regulator/number_tokens_reg_25 ;
  wire [1:0]\regulator/number_tokens_reg_36 ;
  wire [1:0]\regulator/number_tokens_reg_47 ;
  wire [1:0]\regulator/number_tokens_reg_58 ;
  wire [1:0]\regulator/number_tokens_reg_67 ;
  wire [1:0]\regulator/number_tokens_reg_79 ;
  wire [1:0]\regulator/number_tokens_reg_8 ;
  wire [1:0]\regulator/number_tokens_reg_90 ;
  wire rst;
  wire [1:0]\s[0][0]_32 ;
  wire [1:0]\s[0][0]_34 ;
  wire \s[0][0]_36 ;
  wire [31:0]\s[0][1]_0 ;
  wire [1:0]\s[0][1]_32 ;
  wire [1:0]\s[0][1]_34 ;
  wire \s[0][1]_36 ;
  wire [31:0]\s[0][2]_0 ;
  wire [1:0]\s[0][2]_32 ;
  wire [1:0]\s[0][2]_34 ;
  wire \s[0][2]_36 ;
  wire [31:0]\s[0][3]_0 ;
  wire [1:0]\s[0][3]_32 ;
  wire [1:0]\s[0][3]_34 ;
  wire \s[0][3]_36 ;
  wire [31:0]\s[1][0]_0 ;
  wire [1:0]\s[1][0]_32 ;
  wire [1:0]\s[1][0]_34 ;
  wire \s[1][0]_36 ;
  wire [31:0]\s[1][1]_0 ;
  wire [1:0]\s[1][1]_32 ;
  wire [1:0]\s[1][1]_34 ;
  wire \s[1][1]_36 ;
  wire [31:0]\s[1][2]_0 ;
  wire [1:0]\s[1][2]_32 ;
  wire [1:0]\s[1][2]_34 ;
  wire \s[1][2]_36 ;
  wire [31:0]\s[1][3]_0 ;
  wire [1:0]\s[1][3]_32 ;
  wire [1:0]\s[1][3]_34 ;
  wire \s[1][3]_36 ;
  wire [31:0]\s[2][0]_0 ;
  wire [1:0]\s[2][0]_32 ;
  wire [1:0]\s[2][0]_34 ;
  wire \s[2][0]_36 ;
  wire [31:0]\s[2][1]_0 ;
  wire [1:0]\s[2][1]_32 ;
  wire [1:0]\s[2][1]_34 ;
  wire \s[2][1]_36 ;
  wire [31:0]\s[2][2]_0 ;
  wire [1:0]\s[2][2]_32 ;
  wire [1:0]\s[2][2]_34 ;
  wire \s[2][2]_36 ;
  wire [31:0]\s[2][3]_0 ;
  wire [1:0]\s[2][3]_32 ;
  wire [1:0]\s[2][3]_34 ;
  wire \s[2][3]_36 ;
  wire [31:0]\s[3][0]_0 ;
  wire [1:0]\s[3][0]_32 ;
  wire [1:0]\s[3][0]_34 ;
  wire \s[3][0]_36 ;
  wire [31:0]\s[3][1]_0 ;
  wire [1:0]\s[3][1]_32 ;
  wire [1:0]\s[3][1]_34 ;
  wire \s[3][1]_36 ;
  wire [31:0]\s[3][2]_0 ;
  wire [1:0]\s[3][2]_32 ;
  wire [1:0]\s[3][2]_34 ;
  wire \s[3][2]_36 ;
  wire [31:0]\s[3][3]_0 ;
  wire [1:0]\s[3][3]_32 ;
  wire [1:0]\s[3][3]_34 ;
  wire \s[3][3]_36 ;
  wire \ys[0].xs[0].client_xy_n_10 ;
  wire \ys[0].xs[0].client_xy_n_9 ;
  wire [31:0]\ys[0].xs[0].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[0].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  wire \ys[0].xs[0].torus_switch_xy_n_118 ;
  wire \ys[0].xs[0].torus_switch_xy_n_119 ;
  wire \ys[0].xs[0].torus_switch_xy_n_120 ;
  wire \ys[0].xs[0].torus_switch_xy_n_121 ;
  wire \ys[0].xs[0].torus_switch_xy_n_122 ;
  wire \ys[0].xs[0].torus_switch_xy_n_123 ;
  wire \ys[0].xs[0].torus_switch_xy_n_3 ;
  wire \ys[0].xs[0].torus_switch_xy_n_75 ;
  wire \ys[0].xs[0].torus_switch_xy_n_76 ;
  wire \ys[0].xs[0].torus_switch_xy_n_77 ;
  wire \ys[0].xs[0].torus_switch_xy_n_81 ;
  wire [31:0]\ys[0].xs[1].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[0].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  wire \ys[0].xs[1].torus_switch_xy_n_115 ;
  wire \ys[0].xs[1].torus_switch_xy_n_116 ;
  wire \ys[0].xs[1].torus_switch_xy_n_117 ;
  wire \ys[0].xs[1].torus_switch_xy_n_118 ;
  wire \ys[0].xs[1].torus_switch_xy_n_119 ;
  wire \ys[0].xs[1].torus_switch_xy_n_120 ;
  wire \ys[0].xs[1].torus_switch_xy_n_77 ;
  wire [31:0]\ys[0].xs[2].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[0].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  wire \ys[0].xs[2].torus_switch_xy_n_118 ;
  wire \ys[0].xs[2].torus_switch_xy_n_119 ;
  wire \ys[0].xs[2].torus_switch_xy_n_120 ;
  wire \ys[0].xs[2].torus_switch_xy_n_80 ;
  wire \ys[0].xs[3].client_xy_n_9 ;
  wire [31:0]\ys[0].xs[3].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[0].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  wire \ys[0].xs[3].torus_switch_xy_n_119 ;
  wire \ys[0].xs[3].torus_switch_xy_n_120 ;
  wire \ys[0].xs[3].torus_switch_xy_n_121 ;
  wire \ys[0].xs[3].torus_switch_xy_n_122 ;
  wire \ys[0].xs[3].torus_switch_xy_n_75 ;
  wire \ys[0].xs[3].torus_switch_xy_n_76 ;
  wire \ys[0].xs[3].torus_switch_xy_n_77 ;
  wire \ys[0].xs[3].torus_switch_xy_n_81 ;
  wire \ys[0].xs[3].torus_switch_xy_n_82 ;
  wire [31:0]\ys[1].xs[0].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[1].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  wire \ys[1].xs[0].torus_switch_xy_n_115 ;
  wire \ys[1].xs[0].torus_switch_xy_n_116 ;
  wire \ys[1].xs[0].torus_switch_xy_n_117 ;
  wire \ys[1].xs[0].torus_switch_xy_n_121 ;
  wire \ys[1].xs[0].torus_switch_xy_n_122 ;
  wire \ys[1].xs[0].torus_switch_xy_n_123 ;
  wire \ys[1].xs[0].torus_switch_xy_n_77 ;
  wire \ys[1].xs[1].client_xy_n_10 ;
  wire \ys[1].xs[1].client_xy_n_9 ;
  wire [31:0]\ys[1].xs[1].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[1].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  wire \ys[1].xs[1].torus_switch_xy_n_119 ;
  wire \ys[1].xs[1].torus_switch_xy_n_120 ;
  wire \ys[1].xs[1].torus_switch_xy_n_121 ;
  wire \ys[1].xs[1].torus_switch_xy_n_4 ;
  wire \ys[1].xs[1].torus_switch_xy_n_76 ;
  wire \ys[1].xs[1].torus_switch_xy_n_80 ;
  wire \ys[1].xs[1].torus_switch_xy_n_81 ;
  wire \ys[1].xs[1].torus_switch_xy_n_82 ;
  wire [31:0]\ys[1].xs[2].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[1].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  wire \ys[1].xs[2].torus_switch_xy_n_115 ;
  wire \ys[1].xs[2].torus_switch_xy_n_116 ;
  wire \ys[1].xs[2].torus_switch_xy_n_117 ;
  wire \ys[1].xs[2].torus_switch_xy_n_120 ;
  wire \ys[1].xs[2].torus_switch_xy_n_121 ;
  wire \ys[1].xs[2].torus_switch_xy_n_122 ;
  wire \ys[1].xs[2].torus_switch_xy_n_77 ;
  wire \ys[1].xs[3].client_xy_n_10 ;
  wire \ys[1].xs[3].client_xy_n_9 ;
  wire [31:0]\ys[1].xs[3].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[1].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  wire \ys[1].xs[3].torus_switch_xy_n_120 ;
  wire \ys[1].xs[3].torus_switch_xy_n_121 ;
  wire \ys[1].xs[3].torus_switch_xy_n_122 ;
  wire \ys[1].xs[3].torus_switch_xy_n_5 ;
  wire \ys[1].xs[3].torus_switch_xy_n_77 ;
  wire \ys[1].xs[3].torus_switch_xy_n_78 ;
  wire \ys[1].xs[3].torus_switch_xy_n_79 ;
  wire \ys[1].xs[3].torus_switch_xy_n_83 ;
  wire [31:0]\ys[2].xs[0].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[2].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  wire \ys[2].xs[0].torus_switch_xy_n_115 ;
  wire \ys[2].xs[0].torus_switch_xy_n_116 ;
  wire \ys[2].xs[0].torus_switch_xy_n_117 ;
  wire \ys[2].xs[0].torus_switch_xy_n_121 ;
  wire \ys[2].xs[0].torus_switch_xy_n_122 ;
  wire \ys[2].xs[0].torus_switch_xy_n_123 ;
  wire \ys[2].xs[0].torus_switch_xy_n_77 ;
  wire \ys[2].xs[1].client_xy_n_10 ;
  wire \ys[2].xs[1].client_xy_n_9 ;
  wire [31:0]\ys[2].xs[1].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[2].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  wire \ys[2].xs[1].torus_switch_xy_n_119 ;
  wire \ys[2].xs[1].torus_switch_xy_n_120 ;
  wire \ys[2].xs[1].torus_switch_xy_n_121 ;
  wire \ys[2].xs[1].torus_switch_xy_n_4 ;
  wire \ys[2].xs[1].torus_switch_xy_n_76 ;
  wire \ys[2].xs[1].torus_switch_xy_n_80 ;
  wire \ys[2].xs[1].torus_switch_xy_n_81 ;
  wire \ys[2].xs[1].torus_switch_xy_n_82 ;
  wire [31:0]\ys[2].xs[2].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[2].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  wire \ys[2].xs[2].torus_switch_xy_n_115 ;
  wire \ys[2].xs[2].torus_switch_xy_n_116 ;
  wire \ys[2].xs[2].torus_switch_xy_n_117 ;
  wire \ys[2].xs[2].torus_switch_xy_n_120 ;
  wire \ys[2].xs[2].torus_switch_xy_n_121 ;
  wire \ys[2].xs[2].torus_switch_xy_n_122 ;
  wire \ys[2].xs[2].torus_switch_xy_n_77 ;
  wire \ys[2].xs[3].client_xy_n_10 ;
  wire \ys[2].xs[3].client_xy_n_9 ;
  wire [31:0]\ys[2].xs[3].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[2].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  wire [1:0]\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  wire \ys[2].xs[3].torus_switch_xy_n_120 ;
  wire \ys[2].xs[3].torus_switch_xy_n_121 ;
  wire \ys[2].xs[3].torus_switch_xy_n_122 ;
  wire \ys[2].xs[3].torus_switch_xy_n_5 ;
  wire \ys[2].xs[3].torus_switch_xy_n_77 ;
  wire \ys[2].xs[3].torus_switch_xy_n_78 ;
  wire \ys[2].xs[3].torus_switch_xy_n_79 ;
  wire \ys[2].xs[3].torus_switch_xy_n_83 ;
  wire [31:0]\ys[3].xs[0].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[3].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  wire \ys[3].xs[0].torus_switch_xy_n_115 ;
  wire \ys[3].xs[0].torus_switch_xy_n_116 ;
  wire \ys[3].xs[0].torus_switch_xy_n_117 ;
  wire \ys[3].xs[0].torus_switch_xy_n_118 ;
  wire \ys[3].xs[0].torus_switch_xy_n_119 ;
  wire \ys[3].xs[0].torus_switch_xy_n_120 ;
  wire \ys[3].xs[0].torus_switch_xy_n_75 ;
  wire [31:0]\ys[3].xs[1].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[3].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  wire \ys[3].xs[1].torus_switch_xy_n_118 ;
  wire \ys[3].xs[1].torus_switch_xy_n_119 ;
  wire \ys[3].xs[1].torus_switch_xy_n_120 ;
  wire \ys[3].xs[1].torus_switch_xy_n_80 ;
  wire \ys[3].xs[2].client_xy_n_3 ;
  wire \ys[3].xs[2].client_xy_n_9 ;
  wire [31:0]\ys[3].xs[2].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[3].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  wire \ys[3].xs[2].torus_switch_xy_n_1 ;
  wire \ys[3].xs[2].torus_switch_xy_n_116 ;
  wire \ys[3].xs[2].torus_switch_xy_n_117 ;
  wire \ys[3].xs[2].torus_switch_xy_n_118 ;
  wire \ys[3].xs[2].torus_switch_xy_n_119 ;
  wire \ys[3].xs[2].torus_switch_xy_n_120 ;
  wire \ys[3].xs[2].torus_switch_xy_n_3 ;
  wire \ys[3].xs[2].torus_switch_xy_n_78 ;
  wire \ys[3].xs[2].torus_switch_xy_n_79 ;
  wire \ys[3].xs[3].client_xy_n_10 ;
  wire \ys[3].xs[3].client_xy_n_9 ;
  wire [31:0]\ys[3].xs[3].noc_if_inst_east\.packet[payload][data] ;
  wire [3:0]\ys[3].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ;
  wire [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  wire \ys[3].xs[3].torus_switch_xy_n_118 ;
  wire \ys[3].xs[3].torus_switch_xy_n_119 ;
  wire \ys[3].xs[3].torus_switch_xy_n_120 ;
  wire \ys[3].xs[3].torus_switch_xy_n_121 ;
  wire \ys[3].xs[3].torus_switch_xy_n_122 ;
  wire \ys[3].xs[3].torus_switch_xy_n_123 ;
  wire \ys[3].xs[3].torus_switch_xy_n_124 ;
  wire \ys[3].xs[3].torus_switch_xy_n_3 ;
  wire \ys[3].xs[3].torus_switch_xy_n_75 ;
  wire \ys[3].xs[3].torus_switch_xy_n_76 ;
  wire \ys[3].xs[3].torus_switch_xy_n_77 ;
  wire \ys[3].xs[3].torus_switch_xy_n_81 ;

  assign done = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[0][0]_inst 
       (.I0(\i_vc[0][0] [1]),
        .O(\i_vc[0][0] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[0][1]_inst 
       (.I0(\i_vc[0][1] [1]),
        .O(\i_vc[0][1] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[0][2]_inst 
       (.I0(\i_vc[0][2] [1]),
        .O(\i_vc[0][2] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[0][3]_inst 
       (.I0(\i_vc[0][3] [1]),
        .O(\i_vc[0][3] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[1][0]_inst 
       (.I0(\i_vc[1][0] [1]),
        .O(\i_vc[1][0] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[1][1]_inst 
       (.I0(\i_vc[1][1] [1]),
        .O(\i_vc[1][1] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[1][2]_inst 
       (.I0(\i_vc[1][2] [1]),
        .O(\i_vc[1][2] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[1][3]_inst 
       (.I0(\i_vc[1][3] [1]),
        .O(\i_vc[1][3] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[2][0]_inst 
       (.I0(\i_vc[2][0] [1]),
        .O(\i_vc[2][0] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[2][1]_inst 
       (.I0(\i_vc[2][1] [1]),
        .O(\i_vc[2][1] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[2][2]_inst 
       (.I0(\i_vc[2][2] [1]),
        .O(\i_vc[2][2] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[2][3]_inst 
       (.I0(\i_vc[2][3] [1]),
        .O(\i_vc[2][3] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[3][0]_inst 
       (.I0(\i_vc[3][0] [1]),
        .O(\i_vc[3][0] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[3][1]_inst 
       (.I0(\i_vc[3][1] [1]),
        .O(\i_vc[3][1] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[3][2]_inst 
       (.I0(\i_vc[3][2] [1]),
        .O(\i_vc[3][2] [2]));
  LUT1 #(
    .INIT(2'h2)) 
    \i_vc[3][3]_inst 
       (.I0(\i_vc[3][3] [1]),
        .O(\i_vc[3][3] [2]));
  client \ys[0].xs[0].client_xy 
       (.D(_02_),
        .E(_05_),
        .Q(out[0]),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .dor_s_v(dor_s_v),
        .\i[0][0]_36 (\i[0][0]_36 ),
        .\i_d_r_reg[31]_0 (\i[0][0]_0 ),
        .\i_d_r_reg[31]_1 (_03_),
        .\i_vc[0][0] (\i_vc[0][0] [1:0]),
        .\i_vc_r_reg[2]_0 (\ys[0].xs[0].client_xy_n_10 ),
        .\i_x_r[1]_i_3 (\ys[0].xs[0].torus_switch_xy_n_118 ),
        .\i_x_r_reg[1]_0 (\i[0][0]_34 ),
        .\i_x_r_reg[1]_1 (\ys[0].xs[0].client_xy_n_9 ),
        .\i_x_r_reg[1]_2 (_06_),
        .\i_y_r_reg[0]_0 (\s[0][0]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[0][0]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg ),
        .o_v_reg_reg(\ys[0].xs[0].torus_switch_xy_n_120 ),
        .o_v_reg_reg_0(\ys[0].xs[0].torus_switch_xy_n_3 ),
        .out(\i_vc[0][0] [2]),
        .rst(rst),
        .s_out_v_reg_reg(\ys[0].xs[0].torus_switch_xy_n_119 ),
        .s_out_v_reg_reg_0(\ys[0].xs[0].torus_switch_xy_n_76 ));
  torus_switch_credit \ys[0].xs[0].torus_switch_xy 
       (.D(_02_),
        .E(_05_),
        .Q(\s[0][0]_34 ),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .dor_s_v(dor_s_v),
        .fifo_data_reg_0_31_30_35_i_8({\ys[0].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[0].xs[3].noc_if_inst_east\.packet[payload][data] }),
        .\fifo_head_reg[0] (\i_vc[0][0] ),
        .\gen_vc_logic[0].credits_reg[4] (\ys[0].xs[1].torus_switch_xy_n_120 ),
        .\gen_vc_logic[1].credits_reg[4] (\ys[0].xs[1].torus_switch_xy_n_119 ),
        .\gen_vc_logic[2].credits_reg[4] (\ys[0].xs[0].torus_switch_xy_n_118 ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\ys[0].xs[1].torus_switch_xy_n_118 ),
        .\grant_reg[0] (\ys[0].xs[0].torus_switch_xy_n_75 ),
        .\grant_reg[1] (\ys[0].xs[0].torus_switch_xy_n_81 ),
        .\grant_reg[1]_0 (\ys[0].xs[0].torus_switch_xy_n_122 ),
        .\grant_reg[2] (\ys[0].xs[0].torus_switch_xy_n_77 ),
        .\grant_reg[2]_0 (\ys[0].xs[0].torus_switch_xy_n_121 ),
        .\i[0][0]_36 (\i[0][0]_36 ),
        .i_wdata({\ys[0].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[0].xs[0].noc_if_inst_east\.packet[payload][data] }),
        .\i_x_r_reg[0] (\ys[0].xs[0].client_xy_n_9 ),
        .\n_in_data_reg_reg[31]_0 (\s[0][3]_0 ),
        .n_in_v(\s[0][0]_36 ),
        .n_in_v_reg_reg_0(\ys[0].xs[0].torus_switch_xy_n_3 ),
        .\n_in_x_reg_reg[0]_0 (\ys[0].xs[0].torus_switch_xy_n_76 ),
        .\n_in_x_reg_reg[1]_0 (\s[0][3]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[0][3]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg ),
        .o_empty_reg(\ys[0].xs[0].torus_switch_xy_n_119 ),
        .o_empty_reg_0(\ys[0].xs[0].torus_switch_xy_n_120 ),
        .o_empty_reg_1(\ys[0].xs[0].torus_switch_xy_n_123 ),
        .o_empty_reg_2(\ys[0].xs[3].torus_switch_xy_n_82 ),
        .o_empty_reg_3(\ys[0].xs[3].torus_switch_xy_n_75 ),
        .o_empty_reg_4(\ys[0].xs[3].torus_switch_xy_n_77 ),
        .o_v_reg_reg_0(out_v),
        .o_v_reg_reg_1(_06_),
        .out(out),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03_),
        .\s_out_data_reg_reg[31]_1 (\i[0][0]_0 ),
        .s_out_v(\s[0][3]_36 ),
        .\s_out_y_reg_reg[1]_0 (\s[0][0]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[0][0]_32 ),
        .waiting_for_ack_reg(\i[0][0]_34 ),
        .waiting_for_ack_reg_0(\ys[0].xs[0].client_xy_n_10 ),
        .\ys[0].xs[0].noc_if_inst_east\.vc_target (\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[0].xs[3].noc_if_inst_east\.vc_target (\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  client__parameterized0 \ys[0].xs[1].client_xy 
       (.D(_02__2),
        .Q(\s[1][0]_0 [0]),
        .clk(clk),
        .dor_n2s(dor_n2s),
        .dor_s_v(dor_s_v_0),
        .dor_w2s(dor_w2s),
        .e_v(e_v),
        .e_v114_out(\dor_credit_inst/e_v114_out ),
        .e_v120_out(\dor_credit_inst/e_v120_out ),
        .\fifo_head_reg[0] (\ys[0].xs[1].torus_switch_xy_n_116 ),
        .\fifo_head_reg[0]_0 (\ys[0].xs[1].torus_switch_xy_n_117 ),
        .\fifo_head_reg[0]_1 (\ys[0].xs[1].torus_switch_xy_n_115 ),
        .\i[1][0]_36 (\i[1][0]_36 ),
        .\i_ack[1][0] (\i_ack[1][0] ),
        .\i_d_r_reg[31]_0 (\i[1][0]_0 ),
        .\i_d_r_reg[31]_1 (_03__3),
        .\i_vc[1][0] (\i_vc[1][0] [1:0]),
        .\i_x_r_reg[1]_0 (\i[1][0]_34 ),
        .\i_x_r_reg[1]_1 (_06__4),
        .\i_y_r_reg[0]_0 (\s[1][0]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[1][0]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_1 ),
        .out(\i_vc[1][0] ),
        .rst(rst),
        .s_out_v_reg_reg(\ys[0].xs[1].torus_switch_xy_n_77 ));
  torus_switch_credit__parameterized0 \ys[0].xs[1].torus_switch_xy 
       (.D(_02__2),
        .E(\east_conn_tx/gen_vc_logic[0].credits ),
        .Q(\s[1][0]_34 ),
        .clk(clk),
        .dor_n2s(dor_n2s),
        .dor_s_v(dor_s_v_0),
        .dor_w2s(dor_w2s),
        .e_v(e_v),
        .e_v114_out(\dor_credit_inst/e_v114_out ),
        .e_v120_out(\dor_credit_inst/e_v120_out ),
        .\gen_vc_logic[1].credits_reg[0] (\east_conn_tx/gen_vc_logic[1].credits ),
        .\gen_vc_logic[2].credits_reg[0] (\east_conn_tx/gen_vc_logic[2].credits ),
        .\i[1][0]_36 (\i[1][0]_36 ),
        .\i_ack[1][0] (\i_ack[1][0] ),
        .i_wdata({\ys[0].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[0].xs[1].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[1][3]_0 ),
        .n_in_v(\s[1][0]_36 ),
        .n_in_v_reg_reg_0(\ys[0].xs[1].torus_switch_xy_n_77 ),
        .\n_in_x_reg_reg[1]_0 (\s[1][3]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[1][3]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_1 ),
        .o_empty_reg(\ys[0].xs[1].torus_switch_xy_n_115 ),
        .o_empty_reg_0(\ys[0].xs[1].torus_switch_xy_n_116 ),
        .o_empty_reg_1(\ys[0].xs[1].torus_switch_xy_n_117 ),
        .o_empty_reg_2(\ys[0].xs[1].torus_switch_xy_n_118 ),
        .o_empty_reg_3(\ys[0].xs[1].torus_switch_xy_n_119 ),
        .o_empty_reg_4(\ys[0].xs[1].torus_switch_xy_n_120 ),
        .o_empty_reg_5(\ys[0].xs[0].torus_switch_xy_n_77 ),
        .o_empty_reg_6(\ys[0].xs[0].torus_switch_xy_n_81 ),
        .o_empty_reg_7(\ys[0].xs[0].torus_switch_xy_n_75 ),
        .o_v_reg_reg_0(_06__4),
        .out(\i_vc[1][0] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__3),
        .\s_out_data_reg_reg[31]_1 (\s[1][0]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[1][0]_0 ),
        .s_out_v(\s[1][3]_36 ),
        .\s_out_x_reg[0]_i_2 ({\ys[0].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[0].xs[0].noc_if_inst_east\.packet[payload][data] }),
        .\s_out_x_reg_reg[1]_0 (\i[1][0]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[1][0]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[1][0]_32 ),
        .\ys[0].xs[0].noc_if_inst_east\.vc_target (\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[0].xs[1].noc_if_inst_east\.vc_target (\ys[0].xs[1].noc_if_inst_east\.vc_target ));
  client__parameterized1 \ys[0].xs[2].client_xy 
       (.D(_02__12),
        .Q(\s[2][0]_0 [0]),
        .clk(clk),
        .dor_n2s(dor_n2s_10),
        .dor_s_v(dor_s_v_6),
        .dor_w2s(dor_w2s_11),
        .e_v(e_v_5),
        .e_v114_out(\dor_credit_inst/e_v114_out_9 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_7 ),
        .\fifo_head_reg[0] (\ys[0].xs[2].torus_switch_xy_n_119 ),
        .\fifo_head_reg[0]_0 (\ys[0].xs[2].torus_switch_xy_n_120 ),
        .\fifo_head_reg[0]_1 (\ys[0].xs[2].torus_switch_xy_n_118 ),
        .\i[2][0]_36 (\i[2][0]_36 ),
        .\i_ack[2][0] (\i_ack[2][0] ),
        .\i_d_r_reg[31]_0 (\i[2][0]_0 ),
        .\i_d_r_reg[31]_1 (_03__13),
        .\i_vc[2][0] (\i_vc[2][0] [1:0]),
        .\i_x_r_reg[1]_0 (\i[2][0]_34 ),
        .\i_x_r_reg[1]_1 (_06__14),
        .\i_y_r_reg[0]_0 (\s[2][0]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[2][0]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_8 ),
        .out(\i_vc[2][0] ),
        .rst(rst),
        .s_out_v_reg_reg(\ys[0].xs[2].torus_switch_xy_n_80 ));
  torus_switch_credit__parameterized1 \ys[0].xs[2].torus_switch_xy 
       (.D(_02__12),
        .E(\east_conn_tx/gen_vc_logic[0].credits ),
        .Q(\s[2][0]_34 ),
        .clk(clk),
        .dor_n2s(dor_n2s_10),
        .dor_s_v(dor_s_v_6),
        .dor_w2s(dor_w2s_11),
        .e_v(e_v_5),
        .e_v114_out(\dor_credit_inst/e_v114_out_9 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_7 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits_reg[0] (\east_conn_tx/gen_vc_logic[2].credits_21 ),
        .\i[2][0]_36 (\i[2][0]_36 ),
        .\i_ack[2][0] (\i_ack[2][0] ),
        .i_wdata({\ys[0].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[0].xs[2].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[2][3]_0 ),
        .n_in_v(\s[2][0]_36 ),
        .n_in_v_reg_reg_0(\ys[0].xs[2].torus_switch_xy_n_80 ),
        .\n_in_x_reg_reg[1]_0 (\s[2][3]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[2][3]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_8 ),
        .o_empty_reg(\east_conn_tx/gen_vc_logic[1].credits ),
        .o_empty_reg_0(\east_conn_tx/gen_vc_logic[2].credits ),
        .o_empty_reg_1(\ys[0].xs[2].torus_switch_xy_n_118 ),
        .o_empty_reg_2(\ys[0].xs[2].torus_switch_xy_n_119 ),
        .o_empty_reg_3(\ys[0].xs[2].torus_switch_xy_n_120 ),
        .o_v_reg_reg_0(_06__14),
        .out(\i_vc[2][0] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__13),
        .\s_out_data_reg_reg[31]_1 (\s[2][0]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[2][0]_0 ),
        .s_out_v(\s[2][3]_36 ),
        .\s_out_x_reg[0]_i_2__0 ({\ys[0].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[0].xs[1].noc_if_inst_east\.packet[payload][data] }),
        .\s_out_x_reg_reg[1]_0 (\i[2][0]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[2][0]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[2][0]_32 ),
        .\ys[0].xs[1].noc_if_inst_east\.vc_target (\ys[0].xs[1].noc_if_inst_east\.vc_target ),
        .\ys[0].xs[2].noc_if_inst_east\.vc_target (\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt (\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  client__parameterized2 \ys[0].xs[3].client_xy 
       (.D(_02__18),
        .Q(\i[3][0]_34 ),
        .clk(clk),
        .dor_o_v(dor_o_v_16),
        .dor_s_v(dor_s_v_15),
        .fifo_data_reg_0_31_0_5_i_18(\ys[0].xs[3].torus_switch_xy_n_119 ),
        .\i_ack[3][0] (\i_ack[3][0] ),
        .\i_d_r_reg[0]_0 (\ys[0].xs[3].torus_switch_xy_n_81 ),
        .\i_d_r_reg[0]_1 (\ys[0].xs[3].torus_switch_xy_n_122 ),
        .\i_d_r_reg[31]_0 (\i[3][0]_0 ),
        .\i_d_r_reg[31]_1 (_03__19),
        .\i_vc[3][0] (\i_vc[3][0] [1:0]),
        .\i_vc_r_reg[0]_0 (\s[3][0]_0 [0]),
        .\i_vc_r_reg[2]_0 (\ys[0].xs[3].client_xy_n_9 ),
        .\i_x_r_reg[1]_0 (_06__20),
        .\i_y_r_reg[0]_0 (\s[3][0]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[3][0]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_17 ),
        .o_v_reg_reg(\ys[0].xs[3].torus_switch_xy_n_121 ),
        .out(\i_vc[3][0] [2]),
        .rst(rst),
        .s_out_v_reg_reg(\ys[0].xs[3].torus_switch_xy_n_120 ),
        .s_out_v_reg_reg_0(\ys[0].xs[3].torus_switch_xy_n_76 ));
  torus_switch_credit__parameterized2 \ys[0].xs[3].torus_switch_xy 
       (.D(_02__18),
        .E(\ys[0].xs[0].torus_switch_xy_n_123 ),
        .Q(\s[3][0]_34 ),
        .clk(clk),
        .dor_o_v(dor_o_v_16),
        .dor_s_v(dor_s_v_15),
        .e_v(e_v_5[1:0]),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].credits_reg[4] (\ys[0].xs[0].torus_switch_xy_n_122 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits_reg[4] (\ys[0].xs[3].torus_switch_xy_n_119 ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\ys[0].xs[0].torus_switch_xy_n_121 ),
        .\grant_reg[0] (\ys[0].xs[3].torus_switch_xy_n_75 ),
        .\grant_reg[1] (\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .\grant_reg[1]_0 (\ys[0].xs[3].torus_switch_xy_n_82 ),
        .\grant_reg[2] (\east_conn_tx/gen_vc_logic[2].credits_21 ),
        .\grant_reg[2]_0 (\ys[0].xs[3].torus_switch_xy_n_77 ),
        .\i_ack[3][0] (\i_ack[3][0] ),
        .\i_d_r_reg[0] (\ys[0].xs[3].client_xy_n_9 ),
        .\i_vc_r_reg[2] (\ys[0].xs[3].torus_switch_xy_n_81 ),
        .i_wdata({\ys[0].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[0].xs[2].noc_if_inst_east\.packet[payload][data] }),
        .\i_x_r_reg[1] ({\ys[0].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[0].xs[3].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[3][3]_0 ),
        .n_in_v(\s[3][0]_36 ),
        .n_in_v_reg_reg_0(\ys[0].xs[3].torus_switch_xy_n_122 ),
        .\n_in_x_reg_reg[1]_0 (\ys[0].xs[3].torus_switch_xy_n_76 ),
        .\n_in_x_reg_reg[1]_1 (\s[3][3]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[3][3]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_17 ),
        .o_empty_reg(\ys[0].xs[3].torus_switch_xy_n_120 ),
        .o_empty_reg_0(\ys[0].xs[3].torus_switch_xy_n_121 ),
        .o_v_reg_reg_0(_06__20),
        .out(\i_vc[3][0] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__19),
        .\s_out_data_reg_reg[31]_1 (\s[3][0]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[3][0]_0 ),
        .s_out_v(\s[3][3]_36 ),
        .\s_out_x_reg_reg[1]_0 (\i[3][0]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[3][0]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[3][0]_32 ),
        .\ys[0].xs[2].noc_if_inst_east\.vc_target (\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[0].xs[3].noc_if_inst_east\.vc_target (\ys[0].xs[3].noc_if_inst_east\.vc_target ));
  client__parameterized3 \ys[1].xs[0].client_xy 
       (.D(_02__31),
        .Q(\s[0][1]_0 [0]),
        .clk(clk),
        .dor_n2s(dor_n2s_29),
        .dor_s_v(dor_s_v_23),
        .dor_w2s(dor_w2s_30),
        .e_v(e_v_22),
        .e_v114_out(\dor_credit_inst/e_v114_out_28 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_24 ),
        .\fifo_head_reg[0] (\ys[1].xs[0].torus_switch_xy_n_117 ),
        .\fifo_head_reg[0]_0 (\ys[1].xs[0].torus_switch_xy_n_116 ),
        .\fifo_head_reg[0]_1 (\ys[1].xs[0].torus_switch_xy_n_115 ),
        .\i[0][1]_36 (\i[0][1]_36 ),
        .\i_ack[0][1] (\i_ack[0][1] ),
        .\i_d_r_reg[31]_0 (\i[0][1]_0 ),
        .\i_d_r_reg[31]_1 (_03__32),
        .\i_vc[0][1] (\i_vc[0][1] [1:0]),
        .\i_x_r_reg[1]_0 (\i[0][1]_34 ),
        .\i_x_r_reg[1]_1 (_06__33),
        .\i_y_r_reg[0]_0 (\s[0][1]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[0][1]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_25 ),
        .out(\i_vc[0][1] ),
        .rst(rst),
        .s_out_v_reg_reg(\ys[1].xs[0].torus_switch_xy_n_77 ));
  torus_switch_credit__parameterized3 \ys[1].xs[0].torus_switch_xy 
       (.D(_02__31),
        .E(\ys[1].xs[0].torus_switch_xy_n_121 ),
        .Q(\s[0][1]_34 ),
        .clk(clk),
        .dor_n2s(dor_n2s_29),
        .dor_s_v(dor_s_v_23),
        .dor_w2s(dor_w2s_30),
        .e_v(e_v_22),
        .e_v114_out(\dor_credit_inst/e_v114_out_28 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_24 ),
        .\gen_vc_logic[0].credits_reg[0] (\east_conn_tx/gen_vc_logic[0].credits_43 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_27 ),
        .\gen_vc_logic[1].credits_reg[0] (\east_conn_tx/gen_vc_logic[1].credits_42 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_26 ),
        .\gen_vc_logic[2].credits_reg[0] (\east_conn_tx/gen_vc_logic[2].credits_37 ),
        .\gen_vc_logic[2].has_credit__3 (\east_conn_tx/gen_vc_logic[2].has_credit__3 ),
        .\i[0][1]_36 (\i[0][1]_36 ),
        .\i_ack[0][1] (\i_ack[0][1] ),
        .i_wdata({\ys[1].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[1].xs[0].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (out),
        .n_in_v(\s[0][1]_36 ),
        .n_in_v_reg_reg_0(\ys[1].xs[0].torus_switch_xy_n_77 ),
        .n_in_v_reg_reg_1(\s[0][0]_36 ),
        .\n_in_x_reg_reg[1]_0 (\s[0][0]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[0][0]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_25 ),
        .o_empty_reg(\ys[1].xs[0].torus_switch_xy_n_115 ),
        .o_empty_reg_0(\ys[1].xs[0].torus_switch_xy_n_116 ),
        .o_empty_reg_1(\ys[1].xs[0].torus_switch_xy_n_117 ),
        .o_empty_reg_2(\ys[1].xs[0].torus_switch_xy_n_122 ),
        .o_empty_reg_3(\ys[1].xs[0].torus_switch_xy_n_123 ),
        .o_empty_reg_4(\ys[1].xs[3].torus_switch_xy_n_77 ),
        .o_empty_reg_5(\ys[1].xs[3].torus_switch_xy_n_83 ),
        .o_empty_reg_6(\ys[1].xs[3].torus_switch_xy_n_79 ),
        .o_v_reg_reg_0(_06__33),
        .out(\i_vc[0][1] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__32),
        .\s_out_data_reg_reg[31]_1 (\s[0][1]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[0][1]_0 ),
        .\s_out_x_reg[0]_i_2__1 ({\ys[1].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[1].xs[3].noc_if_inst_east\.packet[payload][data] }),
        .\s_out_x_reg_reg[1]_0 (\i[0][1]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[0][1]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[0][1]_32 ),
        .\ys[1].xs[0].noc_if_inst_east\.vc_target (\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[1].xs[3].noc_if_inst_east\.vc_target (\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  client__parameterized4 \ys[1].xs[1].client_xy 
       (.D(_02__38),
        .E(_05__41),
        .Q(\s[1][1]_0 [0]),
        .clk(clk),
        .dor_o_v(dor_o_v_35),
        .dor_s_v(dor_s_v_34),
        .\i[1][1]_36 (\i[1][1]_36 ),
        .\i_d_r_reg[31]_0 (\i[1][1]_0 ),
        .\i_d_r_reg[31]_1 (_03__39),
        .\i_vc[1][1] (\i_vc[1][1] [1:0]),
        .\i_vc_r_reg[2]_0 (\ys[1].xs[1].client_xy_n_10 ),
        .\i_x_r[1]_i_3__0 (\ys[1].xs[1].torus_switch_xy_n_119 ),
        .\i_x_r_reg[0]_0 (\ys[1].xs[1].client_xy_n_9 ),
        .\i_x_r_reg[1]_0 (\i[1][1]_34 ),
        .\i_x_r_reg[1]_1 (_06__40),
        .\i_y_r_reg[0]_0 (\s[1][1]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[1][1]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_36 ),
        .o_v_reg_reg(\ys[1].xs[1].torus_switch_xy_n_121 ),
        .o_v_reg_reg_0(\ys[1].xs[1].torus_switch_xy_n_4 ),
        .out(\i_vc[1][1] [1]),
        .rst(rst),
        .s_out_v_reg_reg(\ys[1].xs[1].torus_switch_xy_n_120 ),
        .s_out_v_reg_reg_0(\ys[1].xs[1].torus_switch_xy_n_82 ));
  torus_switch_credit__parameterized4 \ys[1].xs[1].torus_switch_xy 
       (.D(_02__38),
        .E(_05__41),
        .Q(\s[1][1]_34 ),
        .clk(clk),
        .dor_o_v(dor_o_v_35),
        .dor_s_v(dor_s_v_34),
        .e_v(e_v_22),
        .fifo_data_reg_0_31_30_35_i_8__1({\ys[1].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[1].xs[0].noc_if_inst_east\.packet[payload][data] }),
        .\gen_vc_logic[0].credits_reg[4] (\ys[1].xs[2].torus_switch_xy_n_122 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_27 ),
        .\gen_vc_logic[1].credits_reg[4] (\ys[1].xs[1].torus_switch_xy_n_119 ),
        .\gen_vc_logic[1].credits_reg[4]_0 (\ys[1].xs[2].torus_switch_xy_n_121 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_26 ),
        .\gen_vc_logic[2].credits_reg[4] (\ys[1].xs[2].torus_switch_xy_n_120 ),
        .\gen_vc_logic[2].has_credit__3 (\east_conn_tx/gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[0] (\ys[1].xs[1].torus_switch_xy_n_81 ),
        .\grant_reg[1] (\ys[1].xs[1].torus_switch_xy_n_80 ),
        .\grant_reg[2] (\ys[1].xs[1].torus_switch_xy_n_76 ),
        .\i[1][1]_36 (\i[1][1]_36 ),
        .i_wdata({\ys[1].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[1].xs[1].noc_if_inst_east\.packet[payload][data] }),
        .\i_x_r_reg[0] (\ys[1].xs[1].client_xy_n_9 ),
        .\n_in_data_reg_reg[31]_0 (\s[1][0]_0 ),
        .n_in_v(\s[1][1]_36 ),
        .n_in_v_reg_reg_0(\ys[1].xs[1].torus_switch_xy_n_4 ),
        .n_in_v_reg_reg_1(\ys[1].xs[1].torus_switch_xy_n_121 ),
        .n_in_v_reg_reg_2(\s[1][0]_36 ),
        .\n_in_x_reg_reg[0]_0 (\ys[1].xs[1].torus_switch_xy_n_82 ),
        .\n_in_x_reg_reg[1]_0 (\s[1][0]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[1][0]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_36 ),
        .o_empty_reg(\east_conn_tx/gen_vc_logic[0].credits_43 ),
        .o_empty_reg_0(\east_conn_tx/gen_vc_logic[1].credits_42 ),
        .o_empty_reg_1(\ys[1].xs[1].torus_switch_xy_n_120 ),
        .o_empty_reg_2(\east_conn_tx/gen_vc_logic[2].credits_37 ),
        .o_v_reg_reg_0(_06__40),
        .out(\i_vc[1][1] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__39),
        .\s_out_data_reg_reg[31]_1 (\s[1][1]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[1][1]_0 ),
        .\s_out_y_reg_reg[1]_0 (\s[1][1]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[1][1]_32 ),
        .waiting_for_ack_reg(\i[1][1]_34 ),
        .waiting_for_ack_reg_0(\ys[1].xs[1].client_xy_n_10 ),
        .\ys[1].xs[0].noc_if_inst_east\.vc_target (\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[1].xs[1].noc_if_inst_east\.vc_target (\ys[1].xs[1].noc_if_inst_east\.vc_target ));
  client__parameterized5 \ys[1].xs[2].client_xy 
       (.D(_02__53),
        .Q(\s[2][1]_0 [0]),
        .clk(clk),
        .dor_n2s(dor_n2s_51),
        .dor_s_v(dor_s_v_45),
        .dor_w2s(dor_w2s_52),
        .e_v(e_v_44),
        .e_v114_out(\dor_credit_inst/e_v114_out_50 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_46 ),
        .\fifo_head_reg[0] (\ys[1].xs[2].torus_switch_xy_n_116 ),
        .\fifo_head_reg[0]_0 (\ys[1].xs[2].torus_switch_xy_n_117 ),
        .\fifo_head_reg[0]_1 (\ys[1].xs[2].torus_switch_xy_n_115 ),
        .\i[2][1]_36 (\i[2][1]_36 ),
        .\i_ack[2][1] (\i_ack[2][1] ),
        .\i_d_r_reg[31]_0 (\i[2][1]_0 ),
        .\i_d_r_reg[31]_1 (_03__54),
        .\i_vc[2][1] (\i_vc[2][1] [1:0]),
        .\i_x_r_reg[1]_0 (\i[2][1]_34 ),
        .\i_x_r_reg[1]_1 (_06__55),
        .\i_y_r_reg[0]_0 (\s[2][1]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[2][1]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_47 ),
        .out(\i_vc[2][1] ),
        .rst(rst),
        .s_out_v_reg_reg(\ys[1].xs[2].torus_switch_xy_n_77 ));
  torus_switch_credit__parameterized5 \ys[1].xs[2].torus_switch_xy 
       (.D(_02__53),
        .E(\east_conn_tx/gen_vc_logic[2].credits_63 ),
        .Q(\s[2][1]_34 ),
        .clk(clk),
        .dor_n2s(dor_n2s_51),
        .dor_s_v(dor_s_v_45),
        .dor_w2s(dor_w2s_52),
        .e_v(e_v_44),
        .e_v114_out(\dor_credit_inst/e_v114_out_50 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_46 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_49 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_48 ),
        .\i[2][1]_36 (\i[2][1]_36 ),
        .\i_ack[2][1] (\i_ack[2][1] ),
        .i_wdata({\ys[1].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[1].xs[2].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[2][0]_0 ),
        .n_in_v(\s[2][1]_36 ),
        .n_in_v_reg_reg_0(\ys[1].xs[2].torus_switch_xy_n_77 ),
        .n_in_v_reg_reg_1(\s[2][0]_36 ),
        .\n_in_x_reg_reg[1]_0 (\s[2][0]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[2][0]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_47 ),
        .o_empty_reg(\ys[1].xs[2].torus_switch_xy_n_115 ),
        .o_empty_reg_0(\ys[1].xs[2].torus_switch_xy_n_116 ),
        .o_empty_reg_1(\ys[1].xs[2].torus_switch_xy_n_117 ),
        .o_empty_reg_2(\ys[1].xs[2].torus_switch_xy_n_120 ),
        .o_empty_reg_3(\ys[1].xs[2].torus_switch_xy_n_121 ),
        .o_empty_reg_4(\ys[1].xs[2].torus_switch_xy_n_122 ),
        .o_empty_reg_5(\ys[1].xs[1].torus_switch_xy_n_76 ),
        .o_empty_reg_6(\ys[1].xs[1].torus_switch_xy_n_80 ),
        .o_empty_reg_7(\ys[1].xs[1].torus_switch_xy_n_81 ),
        .o_v_reg_reg_0(_06__55),
        .out(\i_vc[2][1] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__54),
        .\s_out_data_reg_reg[31]_1 (\s[2][1]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[2][1]_0 ),
        .\s_out_x_reg[0]_i_2__2 ({\ys[1].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[1].xs[1].noc_if_inst_east\.packet[payload][data] }),
        .\s_out_x_reg_reg[1]_0 (\i[2][1]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[2][1]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[2][1]_32 ),
        .\ys[1].xs[1].noc_if_inst_east\.vc_target (\ys[1].xs[1].noc_if_inst_east\.vc_target ),
        .\ys[1].xs[2].noc_if_inst_east\.vc_target (\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt (\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  client__parameterized6 \ys[1].xs[3].client_xy 
       (.D(_02__59),
        .E(_05__62),
        .Q(\s[3][1]_0 [0]),
        .clk(clk),
        .dor_o_v(dor_o_v_57),
        .dor_s_v(dor_s_v_56),
        .\i[3][1]_36 (\i[3][1]_36 ),
        .\i_d_r_reg[31]_0 (\i[3][1]_0 ),
        .\i_d_r_reg[31]_1 (_03__60),
        .\i_vc[3][1] (\i_vc[3][1] [1:0]),
        .\i_vc_r_reg[2]_0 (\ys[1].xs[3].client_xy_n_10 ),
        .\i_x_r[1]_i_3__1 (\ys[1].xs[3].torus_switch_xy_n_120 ),
        .\i_x_r_reg[1]_0 (\i[3][1]_34 ),
        .\i_x_r_reg[1]_1 (\ys[1].xs[3].client_xy_n_9 ),
        .\i_x_r_reg[1]_2 (_06__61),
        .\i_y_r_reg[0]_0 (\s[3][1]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[3][1]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_58 ),
        .o_v_reg_reg(\ys[1].xs[3].torus_switch_xy_n_122 ),
        .o_v_reg_reg_0(\ys[1].xs[3].torus_switch_xy_n_5 ),
        .out(\i_vc[3][1] [2]),
        .rst(rst),
        .s_out_v_reg_reg(\ys[1].xs[3].torus_switch_xy_n_121 ),
        .s_out_v_reg_reg_0(\ys[1].xs[3].torus_switch_xy_n_78 ));
  torus_switch_credit__parameterized6 \ys[1].xs[3].torus_switch_xy 
       (.D(_02__59),
        .E(\east_conn_tx/gen_vc_logic[2].credits_63 ),
        .Q(\s[3][1]_34 ),
        .clk(clk),
        .dor_o_v(dor_o_v_57),
        .dor_s_v(dor_s_v_56),
        .e_v(e_v_44[1:0]),
        .\gen_vc_logic[0].credits_reg[4] (\ys[1].xs[0].torus_switch_xy_n_121 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_49 ),
        .\gen_vc_logic[1].credits_reg[4] (\ys[1].xs[0].torus_switch_xy_n_122 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_48 ),
        .\gen_vc_logic[2].credits_reg[4] (\ys[1].xs[3].torus_switch_xy_n_120 ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\ys[1].xs[0].torus_switch_xy_n_123 ),
        .\grant_reg[0] (\ys[1].xs[3].torus_switch_xy_n_77 ),
        .\grant_reg[1] (\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .\grant_reg[1]_0 (\ys[1].xs[3].torus_switch_xy_n_83 ),
        .\grant_reg[2] (\ys[1].xs[3].torus_switch_xy_n_79 ),
        .\i[3][1]_36 (\i[3][1]_36 ),
        .i_wdata({\ys[1].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[1].xs[2].noc_if_inst_east\.packet[payload][data] }),
        .\i_x_r_reg[0] (\ys[1].xs[3].client_xy_n_9 ),
        .\i_x_r_reg[1] (_05__62),
        .\i_x_r_reg[1]_0 ({\ys[1].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[1].xs[3].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[3][0]_0 ),
        .n_in_v(\s[3][1]_36 ),
        .n_in_v_reg_reg_0(\ys[1].xs[3].torus_switch_xy_n_5 ),
        .n_in_v_reg_reg_1(\ys[1].xs[3].torus_switch_xy_n_122 ),
        .n_in_v_reg_reg_2(\s[3][0]_36 ),
        .\n_in_x_reg_reg[1]_0 (\ys[1].xs[3].torus_switch_xy_n_78 ),
        .\n_in_x_reg_reg[1]_1 (\s[3][0]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[3][0]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_58 ),
        .o_empty_reg(\ys[1].xs[3].torus_switch_xy_n_121 ),
        .o_v_reg_reg_0(_06__61),
        .out(\i_vc[3][1] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__60),
        .\s_out_data_reg_reg[31]_1 (\s[3][1]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[3][1]_0 ),
        .\s_out_y_reg_reg[1]_0 (\s[3][1]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[3][1]_32 ),
        .waiting_for_ack_reg(\i[3][1]_34 ),
        .waiting_for_ack_reg_0(\ys[1].xs[3].client_xy_n_10 ),
        .\ys[1].xs[2].noc_if_inst_east\.vc_target (\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[1].xs[3].noc_if_inst_east\.vc_target (\ys[1].xs[3].noc_if_inst_east\.vc_target ));
  client__parameterized7 \ys[2].xs[0].client_xy 
       (.D(_02__74),
        .Q(\s[0][2]_0 [0]),
        .clk(clk),
        .dor_n2s(dor_n2s_72),
        .dor_s_v(dor_s_v_65),
        .dor_w2s(dor_w2s_73),
        .e_v(e_v_64),
        .e_v114_out(\dor_credit_inst/e_v114_out_71 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_66 ),
        .\fifo_head_reg[0] (\ys[2].xs[0].torus_switch_xy_n_117 ),
        .\fifo_head_reg[0]_0 (\ys[2].xs[0].torus_switch_xy_n_116 ),
        .\fifo_head_reg[0]_1 (\ys[2].xs[0].torus_switch_xy_n_115 ),
        .\i[0][2]_36 (\i[0][2]_36 ),
        .\i_ack[0][2] (\i_ack[0][2] ),
        .\i_d_r_reg[31]_0 (\i[0][2]_0 ),
        .\i_d_r_reg[31]_1 (_03__75),
        .\i_vc[0][2] (\i_vc[0][2] [1:0]),
        .\i_x_r_reg[1]_0 (\i[0][2]_34 ),
        .\i_x_r_reg[1]_1 (_06__76),
        .\i_y_r_reg[0]_0 (\s[0][2]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[0][2]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_67 ),
        .out(\i_vc[0][2] ),
        .rst(rst),
        .s_out_v_reg_reg(\ys[2].xs[0].torus_switch_xy_n_77 ));
  torus_switch_credit__parameterized7 \ys[2].xs[0].torus_switch_xy 
       (.D(_02__74),
        .E(\ys[2].xs[0].torus_switch_xy_n_121 ),
        .Q(\s[0][2]_34 ),
        .clk(clk),
        .dor_n2s(dor_n2s_72),
        .dor_s_v(dor_s_v_65),
        .dor_w2s(dor_w2s_73),
        .e_v(e_v_64),
        .e_v114_out(\dor_credit_inst/e_v114_out_71 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_66 ),
        .\gen_vc_logic[0].credits_reg[0] (\east_conn_tx/gen_vc_logic[0].credits_86 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_69 ),
        .\gen_vc_logic[1].credits_reg[0] (\east_conn_tx/gen_vc_logic[1].credits_85 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_68 ),
        .\gen_vc_logic[2].credits_reg[0] (\east_conn_tx/gen_vc_logic[2].credits_80 ),
        .\gen_vc_logic[2].has_credit__3 (\east_conn_tx/gen_vc_logic[2].has_credit__3_70 ),
        .\i[0][2]_36 (\i[0][2]_36 ),
        .\i_ack[0][2] (\i_ack[0][2] ),
        .i_wdata({\ys[2].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[2].xs[0].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[0][1]_0 ),
        .n_in_v(\s[0][2]_36 ),
        .n_in_v_reg_reg_0(\ys[2].xs[0].torus_switch_xy_n_77 ),
        .n_in_v_reg_reg_1(\s[0][1]_36 ),
        .\n_in_x_reg_reg[1]_0 (\s[0][1]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[0][1]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_67 ),
        .o_empty_reg(\ys[2].xs[0].torus_switch_xy_n_115 ),
        .o_empty_reg_0(\ys[2].xs[0].torus_switch_xy_n_116 ),
        .o_empty_reg_1(\ys[2].xs[0].torus_switch_xy_n_117 ),
        .o_empty_reg_2(\ys[2].xs[0].torus_switch_xy_n_122 ),
        .o_empty_reg_3(\ys[2].xs[0].torus_switch_xy_n_123 ),
        .o_empty_reg_4(\ys[2].xs[3].torus_switch_xy_n_77 ),
        .o_empty_reg_5(\ys[2].xs[3].torus_switch_xy_n_83 ),
        .o_empty_reg_6(\ys[2].xs[3].torus_switch_xy_n_79 ),
        .o_v_reg_reg_0(_06__76),
        .out(\i_vc[0][2] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__75),
        .\s_out_data_reg_reg[31]_1 (\s[0][2]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[0][2]_0 ),
        .\s_out_x_reg[0]_i_2__3 ({\ys[2].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[2].xs[3].noc_if_inst_east\.packet[payload][data] }),
        .\s_out_x_reg_reg[1]_0 (\i[0][2]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[0][2]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[0][2]_32 ),
        .\ys[2].xs[0].noc_if_inst_east\.vc_target (\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[2].xs[3].noc_if_inst_east\.vc_target (\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  client__parameterized8 \ys[2].xs[1].client_xy 
       (.D(_02__81),
        .E(_05__84),
        .Q(\s[1][2]_0 [0]),
        .clk(clk),
        .dor_o_v(dor_o_v_78),
        .dor_s_v(dor_s_v_77),
        .\i[1][2]_36 (\i[1][2]_36 ),
        .\i_d_r_reg[31]_0 (\i[1][2]_0 ),
        .\i_d_r_reg[31]_1 (_03__82),
        .\i_vc[1][2] (\i_vc[1][2] [1:0]),
        .\i_vc_r_reg[2]_0 (\ys[2].xs[1].client_xy_n_10 ),
        .\i_x_r[1]_i_3__2 (\ys[2].xs[1].torus_switch_xy_n_119 ),
        .\i_x_r_reg[0]_0 (\ys[2].xs[1].client_xy_n_9 ),
        .\i_x_r_reg[1]_0 (\i[1][2]_34 ),
        .\i_x_r_reg[1]_1 (_06__83),
        .\i_y_r_reg[0]_0 (\s[1][2]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[1][2]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_79 ),
        .o_v_reg_reg(\ys[2].xs[1].torus_switch_xy_n_121 ),
        .o_v_reg_reg_0(\ys[2].xs[1].torus_switch_xy_n_4 ),
        .out(\i_vc[1][2] [1]),
        .rst(rst),
        .s_out_v_reg_reg(\ys[2].xs[1].torus_switch_xy_n_120 ),
        .s_out_v_reg_reg_0(\ys[2].xs[1].torus_switch_xy_n_82 ));
  torus_switch_credit__parameterized8 \ys[2].xs[1].torus_switch_xy 
       (.D(_02__81),
        .E(_05__84),
        .Q(\s[1][2]_34 ),
        .clk(clk),
        .dor_o_v(dor_o_v_78),
        .dor_s_v(dor_s_v_77),
        .e_v(e_v_64),
        .fifo_data_reg_0_31_30_35_i_8__3({\ys[2].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[2].xs[0].noc_if_inst_east\.packet[payload][data] }),
        .\gen_vc_logic[0].credits_reg[4] (\ys[2].xs[2].torus_switch_xy_n_122 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_69 ),
        .\gen_vc_logic[1].credits_reg[4] (\ys[2].xs[1].torus_switch_xy_n_119 ),
        .\gen_vc_logic[1].credits_reg[4]_0 (\ys[2].xs[2].torus_switch_xy_n_121 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_68 ),
        .\gen_vc_logic[2].credits_reg[4] (\ys[2].xs[2].torus_switch_xy_n_120 ),
        .\gen_vc_logic[2].has_credit__3 (\east_conn_tx/gen_vc_logic[2].has_credit__3_70 ),
        .\grant_reg[0] (\ys[2].xs[1].torus_switch_xy_n_81 ),
        .\grant_reg[1] (\ys[2].xs[1].torus_switch_xy_n_80 ),
        .\grant_reg[2] (\ys[2].xs[1].torus_switch_xy_n_76 ),
        .\i[1][2]_36 (\i[1][2]_36 ),
        .i_wdata({\ys[2].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[2].xs[1].noc_if_inst_east\.packet[payload][data] }),
        .\i_x_r_reg[0] (\ys[2].xs[1].client_xy_n_9 ),
        .\n_in_data_reg_reg[31]_0 (\s[1][1]_0 ),
        .n_in_v(\s[1][2]_36 ),
        .n_in_v_reg_reg_0(\ys[2].xs[1].torus_switch_xy_n_4 ),
        .n_in_v_reg_reg_1(\ys[2].xs[1].torus_switch_xy_n_121 ),
        .n_in_v_reg_reg_2(\s[1][1]_36 ),
        .\n_in_x_reg_reg[0]_0 (\ys[2].xs[1].torus_switch_xy_n_82 ),
        .\n_in_x_reg_reg[1]_0 (\s[1][1]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[1][1]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_79 ),
        .o_empty_reg(\east_conn_tx/gen_vc_logic[0].credits_86 ),
        .o_empty_reg_0(\east_conn_tx/gen_vc_logic[1].credits_85 ),
        .o_empty_reg_1(\ys[2].xs[1].torus_switch_xy_n_120 ),
        .o_empty_reg_2(\east_conn_tx/gen_vc_logic[2].credits_80 ),
        .o_v_reg_reg_0(_06__83),
        .out(\i_vc[1][2] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__82),
        .\s_out_data_reg_reg[31]_1 (\s[1][2]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[1][2]_0 ),
        .\s_out_y_reg_reg[1]_0 (\s[1][2]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[1][2]_32 ),
        .waiting_for_ack_reg(\i[1][2]_34 ),
        .waiting_for_ack_reg_0(\ys[2].xs[1].client_xy_n_10 ),
        .\ys[2].xs[0].noc_if_inst_east\.vc_target (\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[2].xs[1].noc_if_inst_east\.vc_target (\ys[2].xs[1].noc_if_inst_east\.vc_target ));
  client__parameterized9 \ys[2].xs[2].client_xy 
       (.D(_02__96),
        .Q(\s[2][2]_0 [0]),
        .clk(clk),
        .dor_n2s(dor_n2s_94),
        .dor_s_v(dor_s_v_88),
        .dor_w2s(dor_w2s_95),
        .e_v(e_v_87),
        .e_v114_out(\dor_credit_inst/e_v114_out_93 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_89 ),
        .\fifo_head_reg[0] (\ys[2].xs[2].torus_switch_xy_n_116 ),
        .\fifo_head_reg[0]_0 (\ys[2].xs[2].torus_switch_xy_n_117 ),
        .\fifo_head_reg[0]_1 (\ys[2].xs[2].torus_switch_xy_n_115 ),
        .\i[2][2]_36 (\i[2][2]_36 ),
        .\i_ack[2][2] (\i_ack[2][2] ),
        .\i_d_r_reg[31]_0 (\i[2][2]_0 ),
        .\i_d_r_reg[31]_1 (_03__97),
        .\i_vc[2][2] (\i_vc[2][2] [1:0]),
        .\i_x_r_reg[1]_0 (\i[2][2]_34 ),
        .\i_x_r_reg[1]_1 (_06__98),
        .\i_y_r_reg[0]_0 (\s[2][2]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[2][2]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_90 ),
        .out(\i_vc[2][2] ),
        .rst(rst),
        .s_out_v_reg_reg(\ys[2].xs[2].torus_switch_xy_n_77 ));
  torus_switch_credit__parameterized9 \ys[2].xs[2].torus_switch_xy 
       (.D(_02__96),
        .E(\east_conn_tx/gen_vc_logic[2].credits_106 ),
        .Q(\s[2][2]_34 ),
        .clk(clk),
        .dor_n2s(dor_n2s_94),
        .dor_s_v(dor_s_v_88),
        .dor_w2s(dor_w2s_95),
        .e_v(e_v_87),
        .e_v114_out(\dor_credit_inst/e_v114_out_93 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_89 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_92 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_91 ),
        .\i[2][2]_36 (\i[2][2]_36 ),
        .\i_ack[2][2] (\i_ack[2][2] ),
        .i_wdata({\ys[2].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[2].xs[2].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[2][1]_0 ),
        .n_in_v(\s[2][2]_36 ),
        .n_in_v_reg_reg_0(\ys[2].xs[2].torus_switch_xy_n_77 ),
        .n_in_v_reg_reg_1(\s[2][1]_36 ),
        .\n_in_x_reg_reg[1]_0 (\s[2][1]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[2][1]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_90 ),
        .o_empty_reg(\ys[2].xs[2].torus_switch_xy_n_115 ),
        .o_empty_reg_0(\ys[2].xs[2].torus_switch_xy_n_116 ),
        .o_empty_reg_1(\ys[2].xs[2].torus_switch_xy_n_117 ),
        .o_empty_reg_2(\ys[2].xs[2].torus_switch_xy_n_120 ),
        .o_empty_reg_3(\ys[2].xs[2].torus_switch_xy_n_121 ),
        .o_empty_reg_4(\ys[2].xs[2].torus_switch_xy_n_122 ),
        .o_empty_reg_5(\ys[2].xs[1].torus_switch_xy_n_76 ),
        .o_empty_reg_6(\ys[2].xs[1].torus_switch_xy_n_80 ),
        .o_empty_reg_7(\ys[2].xs[1].torus_switch_xy_n_81 ),
        .o_v_reg_reg_0(_06__98),
        .out(\i_vc[2][2] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__97),
        .\s_out_data_reg_reg[31]_1 (\s[2][2]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[2][2]_0 ),
        .\s_out_x_reg[0]_i_2__4 ({\ys[2].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[2].xs[1].noc_if_inst_east\.packet[payload][data] }),
        .\s_out_x_reg_reg[1]_0 (\i[2][2]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[2][2]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[2][2]_32 ),
        .\ys[2].xs[1].noc_if_inst_east\.vc_target (\ys[2].xs[1].noc_if_inst_east\.vc_target ),
        .\ys[2].xs[2].noc_if_inst_east\.vc_target (\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt (\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  client__parameterized10 \ys[2].xs[3].client_xy 
       (.D(_02__102),
        .E(_05__105),
        .Q(\s[3][2]_0 [0]),
        .clk(clk),
        .dor_o_v(dor_o_v_100),
        .dor_s_v(dor_s_v_99),
        .\i[3][2]_36 (\i[3][2]_36 ),
        .\i_d_r_reg[31]_0 (\i[3][2]_0 ),
        .\i_d_r_reg[31]_1 (_03__103),
        .\i_vc[3][2] (\i_vc[3][2] [1:0]),
        .\i_vc_r_reg[2]_0 (\ys[2].xs[3].client_xy_n_10 ),
        .\i_x_r[1]_i_3__3 (\ys[2].xs[3].torus_switch_xy_n_120 ),
        .\i_x_r_reg[1]_0 (\i[3][2]_34 ),
        .\i_x_r_reg[1]_1 (\ys[2].xs[3].client_xy_n_9 ),
        .\i_x_r_reg[1]_2 (_06__104),
        .\i_y_r_reg[0]_0 (\s[3][2]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[3][2]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_101 ),
        .o_v_reg_reg(\ys[2].xs[3].torus_switch_xy_n_122 ),
        .o_v_reg_reg_0(\ys[2].xs[3].torus_switch_xy_n_5 ),
        .out(\i_vc[3][2] [2]),
        .rst(rst),
        .s_out_v_reg_reg(\ys[2].xs[3].torus_switch_xy_n_121 ),
        .s_out_v_reg_reg_0(\ys[2].xs[3].torus_switch_xy_n_78 ));
  torus_switch_credit__parameterized10 \ys[2].xs[3].torus_switch_xy 
       (.D(_02__102),
        .E(\east_conn_tx/gen_vc_logic[2].credits_106 ),
        .Q(\s[3][2]_34 ),
        .clk(clk),
        .dor_o_v(dor_o_v_100),
        .dor_s_v(dor_s_v_99),
        .e_v(e_v_87[1:0]),
        .\gen_vc_logic[0].credits_reg[4] (\ys[2].xs[0].torus_switch_xy_n_121 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_92 ),
        .\gen_vc_logic[1].credits_reg[4] (\ys[2].xs[0].torus_switch_xy_n_122 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_91 ),
        .\gen_vc_logic[2].credits_reg[4] (\ys[2].xs[3].torus_switch_xy_n_120 ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\ys[2].xs[0].torus_switch_xy_n_123 ),
        .\grant_reg[0] (\ys[2].xs[3].torus_switch_xy_n_77 ),
        .\grant_reg[1] (\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ),
        .\grant_reg[1]_0 (\ys[2].xs[3].torus_switch_xy_n_83 ),
        .\grant_reg[2] (\ys[2].xs[3].torus_switch_xy_n_79 ),
        .\i[3][2]_36 (\i[3][2]_36 ),
        .i_wdata({\ys[2].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[2].xs[2].noc_if_inst_east\.packet[payload][data] }),
        .\i_x_r_reg[0] (\ys[2].xs[3].client_xy_n_9 ),
        .\i_x_r_reg[1] (_05__105),
        .\i_x_r_reg[1]_0 ({\ys[2].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[2].xs[3].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[3][1]_0 ),
        .n_in_v(\s[3][2]_36 ),
        .n_in_v_reg_reg_0(\ys[2].xs[3].torus_switch_xy_n_5 ),
        .n_in_v_reg_reg_1(\ys[2].xs[3].torus_switch_xy_n_122 ),
        .n_in_v_reg_reg_2(\s[3][1]_36 ),
        .\n_in_x_reg_reg[1]_0 (\ys[2].xs[3].torus_switch_xy_n_78 ),
        .\n_in_x_reg_reg[1]_1 (\s[3][1]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[3][1]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_101 ),
        .o_empty_reg(\ys[2].xs[3].torus_switch_xy_n_121 ),
        .o_v_reg_reg_0(_06__104),
        .out(\i_vc[3][2] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__103),
        .\s_out_data_reg_reg[31]_1 (\s[3][2]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[3][2]_0 ),
        .\s_out_y_reg_reg[1]_0 (\s[3][2]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[3][2]_32 ),
        .waiting_for_ack_reg(\i[3][2]_34 ),
        .waiting_for_ack_reg_0(\ys[2].xs[3].client_xy_n_10 ),
        .\ys[2].xs[2].noc_if_inst_east\.vc_target (\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[2].xs[3].noc_if_inst_east\.vc_target (\ys[2].xs[3].noc_if_inst_east\.vc_target ));
  client__parameterized11 \ys[3].xs[0].client_xy 
       (.D(_02__114),
        .Q(\s[0][3]_0 [0]),
        .clk(clk),
        .dor_n2s(dor_n2s_113),
        .dor_s_v(dor_s_v_109),
        .dor_w2s(dor_w2s_112),
        .e_v(e_v_107),
        .e_v114_out(\dor_credit_inst/e_v114_out_111 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_108 ),
        .\fifo_head_reg[0] (\ys[3].xs[0].torus_switch_xy_n_117 ),
        .\fifo_head_reg[0]_0 (\ys[3].xs[0].torus_switch_xy_n_116 ),
        .\fifo_head_reg[0]_1 (\ys[3].xs[0].torus_switch_xy_n_115 ),
        .\i[0][3]_36 (\i[0][3]_36 ),
        .\i_ack[0][3] (\i_ack[0][3] ),
        .\i_d_r_reg[31]_0 (\i[0][3]_0 ),
        .\i_d_r_reg[31]_1 (_03__115),
        .\i_vc[0][3] (\i_vc[0][3] [1:0]),
        .\i_x_r_reg[1]_0 (\i[0][3]_34 ),
        .\i_x_r_reg[1]_1 (_06__116),
        .\i_y_r_reg[0]_0 (\s[0][3]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[0][3]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_110 ),
        .out(\i_vc[0][3] ),
        .rst(rst),
        .s_out_v_reg_reg(\ys[3].xs[0].torus_switch_xy_n_75 ));
  torus_switch_credit__parameterized11 \ys[3].xs[0].torus_switch_xy 
       (.D(_02__114),
        .E(\ys[3].xs[0].torus_switch_xy_n_118 ),
        .Q(\s[0][3]_34 ),
        .clk(clk),
        .dor_n2s(dor_n2s_113),
        .dor_s_v(dor_s_v_109),
        .dor_w2s(dor_w2s_112),
        .e_v(e_v_107),
        .e_v114_out(\dor_credit_inst/e_v114_out_111 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_108 ),
        .\gen_vc_logic[0].credits_reg[0] (\east_conn_tx/gen_vc_logic[0].credits_132 ),
        .\gen_vc_logic[1].credits_reg[0] (\east_conn_tx/gen_vc_logic[1].credits_131 ),
        .\gen_vc_logic[2].credits_reg[0] (\east_conn_tx/gen_vc_logic[2].credits_130 ),
        .\i[0][3]_36 (\i[0][3]_36 ),
        .\i_ack[0][3] (\i_ack[0][3] ),
        .i_wdata({\ys[3].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[3].xs[0].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[0][2]_0 ),
        .n_in_v(\s[0][2]_36 ),
        .n_in_v_reg_reg_0(\ys[3].xs[0].torus_switch_xy_n_75 ),
        .\n_in_x_reg_reg[1]_0 (\s[0][2]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[0][2]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_110 ),
        .o_empty_reg(\ys[3].xs[0].torus_switch_xy_n_115 ),
        .o_empty_reg_0(\ys[3].xs[0].torus_switch_xy_n_116 ),
        .o_empty_reg_1(\ys[3].xs[0].torus_switch_xy_n_117 ),
        .o_empty_reg_2(\ys[3].xs[0].torus_switch_xy_n_119 ),
        .o_empty_reg_3(\ys[3].xs[0].torus_switch_xy_n_120 ),
        .o_empty_reg_4(\ys[3].xs[3].torus_switch_xy_n_75 ),
        .o_empty_reg_5(\ys[3].xs[3].torus_switch_xy_n_81 ),
        .o_empty_reg_6(\ys[3].xs[3].torus_switch_xy_n_77 ),
        .o_v_reg_reg_0(_06__116),
        .out(\i_vc[0][3] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__115),
        .\s_out_data_reg_reg[31]_1 (\s[0][3]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[0][3]_0 ),
        .s_out_v(\s[0][3]_36 ),
        .\s_out_x_reg[0]_i_2__5 ({\ys[3].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[3].xs[3].noc_if_inst_east\.packet[payload][data] }),
        .\s_out_x_reg_reg[1]_0 (\i[0][3]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[0][3]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[0][3]_32 ),
        .\ys[3].xs[0].noc_if_inst_east\.vc_target (\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[3].xs[3].noc_if_inst_east\.vc_target (\ys[3].xs[3].noc_if_inst_east\.vc_target ));
  client__parameterized12 \ys[3].xs[1].client_xy 
       (.D(_02__127),
        .Q(\s[1][3]_0 [0]),
        .clk(clk),
        .dor_n2s(dor_n2s_125),
        .dor_s_v(dor_s_v_118),
        .dor_w2s(dor_w2s_126),
        .e_v(e_v_117),
        .e_v114_out(\dor_credit_inst/e_v114_out_124 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_119 ),
        .\fifo_head_reg[0] (\ys[3].xs[1].torus_switch_xy_n_119 ),
        .\fifo_head_reg[0]_0 (\ys[3].xs[1].torus_switch_xy_n_120 ),
        .\fifo_head_reg[0]_1 (\ys[3].xs[1].torus_switch_xy_n_118 ),
        .\i[1][3]_36 (\i[1][3]_36 ),
        .\i_ack[1][3] (\i_ack[1][3] ),
        .\i_d_r_reg[31]_0 (\i[1][3]_0 ),
        .\i_d_r_reg[31]_1 (_03__128),
        .\i_vc[1][3] (\i_vc[1][3] [1:0]),
        .\i_x_r_reg[1]_0 (\i[1][3]_34 ),
        .\i_x_r_reg[1]_1 (_06__129),
        .\i_y_r_reg[0]_0 (\s[1][3]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[1][3]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_120 ),
        .out(\i_vc[1][3] ),
        .rst(rst),
        .s_out_v_reg_reg(\ys[3].xs[1].torus_switch_xy_n_80 ));
  torus_switch_credit__parameterized12 \ys[3].xs[1].torus_switch_xy 
       (.D(_02__127),
        .E(\east_conn_tx/gen_vc_logic[1].credits_135 ),
        .Q(\s[1][3]_34 ),
        .clk(clk),
        .dor_n2s(dor_n2s_125),
        .dor_s_v(dor_s_v_118),
        .dor_w2s(dor_w2s_126),
        .e_v(e_v_117),
        .e_v114_out(\dor_credit_inst/e_v114_out_124 ),
        .e_v120_out(\dor_credit_inst/e_v120_out_119 ),
        .\gen_vc_logic[0].credits_reg[0] (\ys[3].xs[2].torus_switch_xy_n_1 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_122 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_121 ),
        .\gen_vc_logic[2].credits_reg[0] (\east_conn_tx/gen_vc_logic[2].credits_136 ),
        .\gen_vc_logic[2].has_credit__3 (\east_conn_tx/gen_vc_logic[2].has_credit__3_123 ),
        .\i[1][3]_36 (\i[1][3]_36 ),
        .\i_ack[1][3] (\i_ack[1][3] ),
        .i_wdata({\ys[3].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[3].xs[1].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[1][2]_0 ),
        .n_in_v(\s[1][2]_36 ),
        .n_in_v_reg_reg_0(\ys[3].xs[1].torus_switch_xy_n_80 ),
        .\n_in_x_reg_reg[1]_0 (\s[1][2]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[1][2]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_120 ),
        .o_empty_reg(\east_conn_tx/gen_vc_logic[0].credits_132 ),
        .o_empty_reg_0(\east_conn_tx/gen_vc_logic[1].credits_131 ),
        .o_empty_reg_1(\east_conn_tx/gen_vc_logic[2].credits_130 ),
        .o_empty_reg_2(\ys[3].xs[1].torus_switch_xy_n_118 ),
        .o_empty_reg_3(\ys[3].xs[1].torus_switch_xy_n_119 ),
        .o_empty_reg_4(\ys[3].xs[1].torus_switch_xy_n_120 ),
        .o_v_reg_reg_0(_06__129),
        .out(\i_vc[1][3] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__128),
        .\s_out_data_reg_reg[31]_1 (\s[1][3]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[1][3]_0 ),
        .s_out_v(\s[1][3]_36 ),
        .\s_out_x_reg[0]_i_2__6 ({\ys[3].xs[0].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[3].xs[0].noc_if_inst_east\.packet[payload][data] }),
        .\s_out_x_reg_reg[1]_0 (\i[1][3]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[1][3]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[1][3]_32 ),
        .\ys[3].xs[0].noc_if_inst_east\.vc_target (\ys[3].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[3].xs[1].noc_if_inst_east\.vc_target (\ys[3].xs[1].noc_if_inst_east\.vc_target ));
  client__parameterized13 \ys[3].xs[2].client_xy 
       (.D(_02__137),
        .E(_05__140),
        .Q(\s[2][3]_0 [0]),
        .clk(clk),
        .dor_s_v(dor_s_v_133),
        .\gen_vc_logic[1].credits[4]_i_4 (\ys[3].xs[2].torus_switch_xy_n_116 ),
        .\i[2][3]_36 (\i[2][3]_36 ),
        .\i_d_r_reg[31]_0 (\i[2][3]_0 ),
        .\i_d_r_reg[31]_1 (_03__138),
        .\i_vc[2][3] (\i_vc[2][3] [1:0]),
        .\i_vc_r_reg[2]_0 (\ys[3].xs[2].client_xy_n_3 ),
        .\i_x_r_reg[1]_0 (\i[2][3]_34 ),
        .\i_x_r_reg[1]_1 (\ys[3].xs[2].client_xy_n_9 ),
        .\i_x_r_reg[1]_2 (_06__139),
        .\i_y_r_reg[0]_0 (\s[2][3]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[2][3]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_134 ),
        .out(\i_vc[2][3] [2]),
        .rst(rst),
        .s_out_v_reg_reg(\ys[3].xs[2].torus_switch_xy_n_117 ),
        .s_out_v_reg_reg_0(\ys[3].xs[2].torus_switch_xy_n_3 ),
        .s_out_v_reg_reg_1(\ys[3].xs[2].torus_switch_xy_n_118 ),
        .s_out_v_reg_reg_2(\ys[3].xs[2].torus_switch_xy_n_119 ));
  torus_switch_credit__parameterized13 \ys[3].xs[2].torus_switch_xy 
       (.D(_02__137),
        .E(_05__140),
        .Q(\s[2][3]_34 ),
        .clk(clk),
        .dor_s_v(dor_s_v_133),
        .e_v(e_v_117),
        .fifo_data_reg_0_31_30_35_i_8__5({\ys[3].xs[1].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[3].xs[1].noc_if_inst_east\.packet[payload][data] }),
        .\gen_vc_logic[0].credits_reg[0] (\east_conn_tx/gen_vc_logic[0].credits_148 ),
        .\gen_vc_logic[0].has_credit__3 (\east_conn_tx/gen_vc_logic[0].has_credit__3_122 ),
        .\gen_vc_logic[1].credits_reg[4] (\ys[3].xs[3].torus_switch_xy_n_124 ),
        .\gen_vc_logic[1].has_credit__3 (\east_conn_tx/gen_vc_logic[1].has_credit__3_121 ),
        .\gen_vc_logic[2].credits_reg[4] (\ys[3].xs[2].torus_switch_xy_n_116 ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\ys[3].xs[3].torus_switch_xy_n_123 ),
        .\gen_vc_logic[2].has_credit__3 (\east_conn_tx/gen_vc_logic[2].has_credit__3_123 ),
        .\grant_reg[1] (\ys[3].xs[2].torus_switch_xy_n_79 ),
        .\grant_reg[2] (\ys[3].xs[2].torus_switch_xy_n_78 ),
        .\grant_reg[2]_0 (\ys[3].xs[2].torus_switch_xy_n_117 ),
        .\i[2][3]_36 (\i[2][3]_36 ),
        .\i_vc_r_reg[0] (\ys[3].xs[2].torus_switch_xy_n_120 ),
        .i_wdata({\ys[3].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[3].xs[2].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[2][2]_0 ),
        .n_in_v(\s[2][2]_36 ),
        .n_in_v_reg_reg_0(\ys[3].xs[2].torus_switch_xy_n_118 ),
        .\n_in_x_reg_reg[0]_0 (\ys[3].xs[2].torus_switch_xy_n_119 ),
        .\n_in_x_reg_reg[1]_0 (\ys[3].xs[2].torus_switch_xy_n_3 ),
        .\n_in_x_reg_reg[1]_1 (\s[2][2]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[2][2]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_134 ),
        .o_empty_reg(\ys[3].xs[2].torus_switch_xy_n_1 ),
        .o_empty_reg_0(\east_conn_tx/gen_vc_logic[2].credits_136 ),
        .o_empty_reg_1(\east_conn_tx/gen_vc_logic[1].credits_135 ),
        .o_empty_reg_2(\ys[3].xs[3].torus_switch_xy_n_122 ),
        .o_empty_reg_3(\ys[3].xs[3].torus_switch_xy_n_121 ),
        .o_v_reg_reg_0(_06__139),
        .o_v_reg_reg_1(\i[2][3]_32 ),
        .o_v_reg_reg_2(\ys[3].xs[2].client_xy_n_9 ),
        .out(\i_vc[2][3] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__138),
        .\s_out_data_reg_reg[31]_1 (\s[2][3]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[2][3]_0 ),
        .s_out_v(\s[2][3]_36 ),
        .\s_out_x_reg_reg[1]_0 (\i[2][3]_34 ),
        .\s_out_y_reg_reg[1]_0 (\s[2][3]_32 ),
        .waiting_for_ack_reg(\ys[3].xs[2].client_xy_n_3 ),
        .\ys[3].xs[1].noc_if_inst_east\.vc_target (\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .\ys[3].xs[2].noc_if_inst_east\.vc_target (\ys[3].xs[2].noc_if_inst_east\.vc_target ));
  client__parameterized14 \ys[3].xs[3].client_xy 
       (.D(_02__144),
        .E(_05__147),
        .Q(\s[3][3]_0 [0]),
        .clk(clk),
        .dor_o_v(dor_o_v_142),
        .dor_s_v(dor_s_v_141),
        .\i[3][3]_36 (\i[3][3]_36 ),
        .\i_d_r_reg[31]_0 (\i[3][3]_0 ),
        .\i_d_r_reg[31]_1 (_03__145),
        .\i_vc[3][3] (\i_vc[3][3] [1:0]),
        .\i_vc_r_reg[2]_0 (\ys[3].xs[3].client_xy_n_10 ),
        .\i_x_r[1]_i_3__4 (\ys[3].xs[3].torus_switch_xy_n_118 ),
        .\i_x_r_reg[1]_0 (\i[3][3]_34 ),
        .\i_x_r_reg[1]_1 (\ys[3].xs[3].client_xy_n_9 ),
        .\i_x_r_reg[1]_2 (_06__146),
        .\i_y_r_reg[0]_0 (\s[3][3]_32 [0]),
        .\i_y_r_reg[1]_0 (\i[3][3]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_143 ),
        .o_v_reg_reg(\ys[3].xs[3].torus_switch_xy_n_120 ),
        .o_v_reg_reg_0(\ys[3].xs[3].torus_switch_xy_n_3 ),
        .out(\i_vc[3][3] [2]),
        .rst(rst),
        .s_out_v_reg_reg(\ys[3].xs[3].torus_switch_xy_n_119 ),
        .s_out_v_reg_reg_0(\ys[3].xs[3].torus_switch_xy_n_76 ));
  torus_switch_credit__parameterized14 \ys[3].xs[3].torus_switch_xy 
       (.D(_02__144),
        .E(_05__147),
        .Q(\s[3][3]_34 ),
        .clk(clk),
        .dor_o_v(dor_o_v_142),
        .dor_s_v(dor_s_v_141),
        .\fifo_tail_reg[0] (\ys[3].xs[3].torus_switch_xy_n_122 ),
        .\fifo_tail_reg[3] (\ys[3].xs[3].torus_switch_xy_n_121 ),
        .\gen_vc_logic[0].credits_reg[4] (\ys[3].xs[0].torus_switch_xy_n_118 ),
        .\gen_vc_logic[1].credits_reg[4] (\ys[3].xs[0].torus_switch_xy_n_119 ),
        .\gen_vc_logic[2].credits_reg[4] (\ys[3].xs[3].torus_switch_xy_n_118 ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\ys[3].xs[2].torus_switch_xy_n_78 ),
        .\gen_vc_logic[2].credits_reg[4]_1 (\ys[3].xs[0].torus_switch_xy_n_120 ),
        .\grant_reg[0] (\ys[3].xs[3].torus_switch_xy_n_75 ),
        .\grant_reg[1] (\ys[3].xs[3].torus_switch_xy_n_81 ),
        .\grant_reg[1]_0 (\ys[3].xs[3].torus_switch_xy_n_124 ),
        .\grant_reg[2] (\ys[3].xs[3].torus_switch_xy_n_77 ),
        .\grant_reg[2]_0 (\ys[3].xs[3].torus_switch_xy_n_123 ),
        .\i[3][3]_36 (\i[3][3]_36 ),
        .i_wdata({\ys[3].xs[2].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[3].xs[2].noc_if_inst_east\.packet[payload][data] }),
        .\i_x_r_reg[0] (\ys[3].xs[3].client_xy_n_9 ),
        .\i_x_r_reg[1] ({\ys[3].xs[3].noc_if_inst_east\.packet[routeinfo][addr] ,\ys[3].xs[3].noc_if_inst_east\.packet[payload][data] }),
        .\n_in_data_reg_reg[31]_0 (\s[3][2]_0 ),
        .n_in_v(\s[3][2]_36 ),
        .n_in_v_reg_reg_0(\ys[3].xs[3].torus_switch_xy_n_3 ),
        .n_in_v_reg_reg_1(\ys[3].xs[3].torus_switch_xy_n_120 ),
        .\n_in_x_reg_reg[1]_0 (\ys[3].xs[3].torus_switch_xy_n_76 ),
        .\n_in_x_reg_reg[1]_1 (\s[3][2]_34 ),
        .\n_in_y_reg_reg[1]_0 (\s[3][2]_32 ),
        .number_tokens_reg(\regulator/number_tokens_reg_143 ),
        .o_empty_reg(\east_conn_tx/gen_vc_logic[0].credits_148 ),
        .o_empty_reg_0(\ys[3].xs[3].torus_switch_xy_n_119 ),
        .o_empty_reg_1(\ys[3].xs[2].torus_switch_xy_n_79 ),
        .o_empty_reg_2(\ys[3].xs[2].torus_switch_xy_n_120 ),
        .o_v_reg_reg_0(_06__146),
        .out(\i_vc[3][3] ),
        .rst(rst),
        .\s_out_data_reg_reg[31]_0 (_03__145),
        .\s_out_data_reg_reg[31]_1 (\s[3][3]_0 ),
        .\s_out_data_reg_reg[31]_2 (\i[3][3]_0 ),
        .s_out_v(\s[3][3]_36 ),
        .\s_out_y_reg_reg[1]_0 (\s[3][3]_32 ),
        .\s_out_y_reg_reg[1]_1 (\i[3][3]_32 ),
        .waiting_for_ack_reg(\i[3][3]_34 ),
        .waiting_for_ack_reg_0(\ys[3].xs[3].client_xy_n_10 ),
        .\ys[3].xs[2].noc_if_inst_east\.vc_target (\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[3].xs[3].noc_if_inst_east\.vc_target (\ys[3].xs[3].noc_if_inst_east\.vc_target ));
endmodule

module torus_switch_credit
   (o_v_reg_reg_0,
    n_in_v,
    E,
    n_in_v_reg_reg_0,
    o_v_reg_reg_1,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    out,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \grant_reg[0] ,
    \n_in_x_reg_reg[0]_0 ,
    \grant_reg[2] ,
    \ys[0].xs[0].noc_if_inst_east\.vc_target ,
    \grant_reg[1] ,
    i_wdata,
    \gen_vc_logic[2].credits_reg[4] ,
    o_empty_reg,
    o_empty_reg_0,
    \grant_reg[2]_0 ,
    \grant_reg[1]_0 ,
    o_empty_reg_1,
    rst,
    dor_o_v,
    clk,
    dor_s_v,
    s_out_v,
    waiting_for_ack_reg,
    \i[0][0]_36 ,
    \i_x_r_reg[0] ,
    number_tokens_reg,
    \fifo_head_reg[0] ,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_1 ,
    waiting_for_ack_reg_0,
    o_empty_reg_2,
    o_empty_reg_3,
    o_empty_reg_4,
    \ys[0].xs[3].noc_if_inst_east\.vc_target ,
    fifo_data_reg_0_31_30_35_i_8,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    \gen_vc_logic[0].credits_reg[4] ,
    \gen_vc_logic[1].credits_reg[4] ,
    \gen_vc_logic[2].credits_reg[4]_0 );
  output o_v_reg_reg_0;
  output n_in_v;
  output [0:0]E;
  output n_in_v_reg_reg_0;
  output [1:0]o_v_reg_reg_1;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]out;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output \grant_reg[0] ;
  output \n_in_x_reg_reg[0]_0 ;
  output \grant_reg[2] ;
  output [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  output \grant_reg[1] ;
  output [35:0]i_wdata;
  output \gen_vc_logic[2].credits_reg[4] ;
  output o_empty_reg;
  output o_empty_reg_0;
  output [0:0]\grant_reg[2]_0 ;
  output [0:0]\grant_reg[1]_0 ;
  output [0:0]o_empty_reg_1;
  input rst;
  input dor_o_v;
  input clk;
  input dor_s_v;
  input s_out_v;
  input [1:0]waiting_for_ack_reg;
  input \i[0][0]_36 ;
  input \i_x_r_reg[0] ;
  input [1:0]number_tokens_reg;
  input [2:0]\fifo_head_reg[0] ;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_1 ;
  input waiting_for_ack_reg_0;
  input o_empty_reg_2;
  input o_empty_reg_3;
  input o_empty_reg_4;
  input [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]\gen_vc_logic[0].credits_reg[4] ;
  input [0:0]\gen_vc_logic[1].credits_reg[4] ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire dor_o_v;
  wire dor_s_v;
  wire east_conn_tx_n_2;
  wire east_conn_tx_n_3;
  wire east_conn_tx_n_4;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8;
  wire [2:0]\fifo_head_reg[0] ;
  wire [0:0]\gen_vc_logic[0].credits_reg[4] ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4] ;
  wire \gen_vc_logic[2].credits_reg[4] ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire [0:0]\grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire [0:0]\grant_reg[2]_0 ;
  wire \i[0][0]_36 ;
  wire [35:0]i_wdata;
  wire \i_x_r_reg[0] ;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[0]_0 ;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_v_reg_i_6_n_0;
  wire o_v_reg_i_7_n_0;
  wire o_v_reg_reg_0;
  wire [1:0]o_v_reg_reg_1;
  wire [31:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire s_out_v;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire [1:0]waiting_for_ack_reg;
  wire waiting_for_ack_reg_0;
  wire west_conn_rx_n_1;
  wire [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;

  credit_bp_tx_86 east_conn_tx
       (.Q(Q),
        .clk(clk),
        .\gen_vc_logic[0].credits_reg[1]_0 (\grant_reg[0] ),
        .\gen_vc_logic[0].credits_reg[4]_0 (east_conn_tx_n_3),
        .\gen_vc_logic[0].credits_reg[4]_1 (\gen_vc_logic[0].credits_reg[4] ),
        .\gen_vc_logic[1].credits_reg[4]_0 (east_conn_tx_n_2),
        .\gen_vc_logic[1].credits_reg[4]_1 (\grant_reg[1] ),
        .\gen_vc_logic[1].credits_reg[4]_2 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\gen_vc_logic[2].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_1 (\grant_reg[2] ),
        .\gen_vc_logic[2].credits_reg[4]_2 (\gen_vc_logic[2].credits_reg[4]_0 ),
        .\i_vc_r_reg[0] (east_conn_tx_n_4),
        .\i_x_r_reg[0] (\i_x_r_reg[0] ),
        .\i_x_r_reg[0]_0 (o_v_reg_reg_0),
        .\i_x_r_reg[0]_1 (west_conn_rx_n_1),
        .o_v_reg_reg(o_v_reg_reg_1),
        .rst(rst),
        .waiting_for_ack_reg(\fifo_head_reg[0] [1:0]),
        .waiting_for_ack_reg_0(waiting_for_ack_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1 
       (.I0(out[0]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1 
       (.I0(out[10]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1 
       (.I0(out[11]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1 
       (.I0(out[12]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1 
       (.I0(out[13]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1 
       (.I0(out[14]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1 
       (.I0(out[15]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1 
       (.I0(out[16]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1 
       (.I0(out[17]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1 
       (.I0(out[18]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1 
       (.I0(out[19]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1 
       (.I0(out[1]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1 
       (.I0(out[20]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1 
       (.I0(out[21]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1 
       (.I0(out[22]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1 
       (.I0(out[23]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1 
       (.I0(out[24]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1 
       (.I0(out[25]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1 
       (.I0(out[26]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1 
       (.I0(out[27]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1 
       (.I0(out[28]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1 
       (.I0(out[29]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1 
       (.I0(out[2]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1 
       (.I0(out[30]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1 
       (.I0(out[31]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1 
       (.I0(out[3]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1 
       (.I0(out[4]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1 
       (.I0(out[5]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1 
       (.I0(out[6]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1 
       (.I0(out[7]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1 
       (.I0(out[8]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1 
       (.I0(out[9]),
        .I1(o_v_reg_reg_0),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_out_v),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h02)) 
    o_v_reg_i_6
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .O(o_v_reg_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h04)) 
    o_v_reg_i_7
       (.I0(n_msg[35]),
        .I1(n_in_v_reg),
        .I2(n_msg[34]),
        .O(o_v_reg_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(o_v_reg_reg_0),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(out[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(out[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(out[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(out[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(out[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(out[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(out[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(out[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(out[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(out[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(out[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(out[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(out[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(out[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(out[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(out[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(out[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(out[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(out[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(out[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(out[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(out[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(out[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(out[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(out[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(out[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(out[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(out[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(out[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(out[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(out[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(out[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_87 west_conn_rx
       (.E(E),
        .clk(clk),
        .fifo_data_reg_0_31_30_35_i_8(fifo_data_reg_0_31_30_35_i_8),
        .\fifo_head_reg[0] (\fifo_head_reg[0] ),
        .\fifo_tail[0]_i_3 (east_conn_tx_n_2),
        .\grant_reg[0]_0 (\grant_reg[0] ),
        .\grant_reg[1]_0 (\grant_reg[1] ),
        .\grant_reg[1]_1 (\grant_reg[1]_0 ),
        .\grant_reg[2]_0 (\grant_reg[2] ),
        .\grant_reg[2]_1 (\grant_reg[2]_0 ),
        .\i[0][0]_36 (\i[0][0]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg_0),
        .\n_in_x_reg_reg[0] (\n_in_x_reg_reg[0]_0 ),
        .n_msg(n_msg),
        .o_empty_reg(west_conn_rx_n_1),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_empty_reg_4(o_empty_reg_3),
        .o_empty_reg_5(o_empty_reg_4),
        .o_v_reg_reg(o_v_reg_i_6_n_0),
        .o_v_reg_reg_0(o_v_reg_i_7_n_0),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_1 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .waiting_for_ack_i_5(east_conn_tx_n_3),
        .waiting_for_ack_i_5_0(\gen_vc_logic[2].credits_reg[4] ),
        .waiting_for_ack_reg(east_conn_tx_n_4),
        .waiting_for_ack_reg_0(waiting_for_ack_reg),
        .\ys[0].xs[0].noc_if_inst_east\.vc_target (\ys[0].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[0].xs[3].noc_if_inst_east\.vc_target (\ys[0].xs[3].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized0
   (n_in_v,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \ys[0].xs[1].noc_if_inst_east\.vc_target ,
    dor_w2s,
    dor_n2s,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg,
    o_empty_reg_0,
    o_empty_reg_1,
    o_empty_reg_2,
    o_empty_reg_3,
    o_empty_reg_4,
    rst,
    clk,
    dor_s_v,
    s_out_v,
    \i_ack[1][0] ,
    number_tokens_reg,
    e_v,
    e_v120_out,
    \i[1][0]_36 ,
    \s_out_x_reg_reg[1]_0 ,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    out,
    o_empty_reg_5,
    o_empty_reg_6,
    o_empty_reg_7,
    \ys[0].xs[0].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2 ,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    E,
    \gen_vc_logic[1].credits_reg[0] ,
    \gen_vc_logic[2].credits_reg[0] );
  output n_in_v;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output [2:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  output dor_w2s;
  output dor_n2s;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output [0:0]o_empty_reg_2;
  output [0:0]o_empty_reg_3;
  output [0:0]o_empty_reg_4;
  input rst;
  input clk;
  input dor_s_v;
  input s_out_v;
  input \i_ack[1][0] ;
  input [1:0]number_tokens_reg;
  input [2:0]e_v;
  input e_v120_out;
  input \i[1][0]_36 ;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [2:0]out;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input o_empty_reg_7;
  input [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2 ;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]E;
  input [0:0]\gen_vc_logic[1].credits_reg[0] ;
  input [0:0]\gen_vc_logic[2].credits_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dor_credit_inst/s_v3_out ;
  wire dor_n2s;
  wire dor_o_v;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire east_conn_tx_n_6;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[0] ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0] ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \i[1][0]_36 ;
  wire \i_ack[1][0] ;
  wire [35:0]i_wdata;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire [0:0]o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire o_empty_reg_7;
  wire \o_v[1][0] ;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire s_out_v;
  wire [35:0]\s_out_x_reg[0]_i_2 ;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire west_conn_rx_n_80;
  wire [2:0]\ys[0].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;

  credit_bp_tx_80 east_conn_tx
       (.E(E),
        .clk(clk),
        .e_v(e_v),
        .e_v213_in(e_v213_in),
        .\gen_vc_logic[0].credits_reg[2]_0 (\ys[0].xs[1].noc_if_inst_east\.vc_target [0]),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].credits_reg[0]_0 (\gen_vc_logic[1].credits_reg[0] ),
        .\gen_vc_logic[1].credits_reg[2]_0 (\ys[0].xs[1].noc_if_inst_east\.vc_target [1]),
        .\gen_vc_logic[1].credits_reg[2]_1 (east_conn_tx_n_6),
        .\gen_vc_logic[2].credits_reg[0]_0 (\gen_vc_logic[2].credits_reg[0] ),
        .\gen_vc_logic[2].credits_reg[2]_0 (\ys[0].xs[1].noc_if_inst_east\.vc_target [2]),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_base[2]_i_2__0 (west_conn_rx_n_80),
        .out(out),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__0 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[1][0] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__0 
       (.I0(\i_ack[1][0] ),
        .I1(Q[0]),
        .I2(\o_v[1][0] ),
        .O(o_v_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__0 
       (.I0(\i_ack[1][0] ),
        .I1(\o_v[1][0] ),
        .I2(Q[1]),
        .O(o_v_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__0 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_out_v),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[1][0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h0000A800)) 
    s_out_v_reg_i_4
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(\dor_credit_inst/s_v3_out ));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_81 west_conn_rx
       (.clk(clk),
        .dor_o_v(dor_o_v),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v213_in(e_v213_in),
        .\fifo_tail_reg[4] (east_conn_tx_n_6),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[1]_0 (west_conn_rx_n_80),
        .\i[1][0]_36 (\i[1][0]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(dor_n2s),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty_reg(dor_w2s),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_empty_reg_4(o_empty_reg_3),
        .o_empty_reg_5(o_empty_reg_4),
        .o_empty_reg_6(o_empty_reg_5),
        .o_empty_reg_7(o_empty_reg_6),
        .o_empty_reg_8(o_empty_reg_7),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg[0]_i_2 (\s_out_x_reg[0]_i_2 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .s_v3_out(\dor_credit_inst/s_v3_out ),
        .\ys[0].xs[0].noc_if_inst_east\.vc_target (\ys[0].xs[0].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized1
   (n_in_v,
    E,
    o_empty_reg,
    o_empty_reg_0,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \ys[0].xs[2].noc_if_inst_east\.vc_target ,
    dor_w2s,
    dor_n2s,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg_1,
    o_empty_reg_2,
    o_empty_reg_3,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    rst,
    clk,
    dor_s_v,
    s_out_v,
    \ys[0].xs[1].noc_if_inst_east\.vc_target ,
    \i_ack[2][0] ,
    number_tokens_reg,
    \ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ,
    e_v,
    e_v120_out,
    \i[2][0]_36 ,
    \s_out_x_reg_reg[1]_0 ,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    out,
    \s_out_x_reg[0]_i_2__0 ,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    \gen_vc_logic[2].credits_reg[0] );
  output n_in_v;
  output [0:0]E;
  output [0:0]o_empty_reg;
  output [0:0]o_empty_reg_0;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output [2:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  output dor_w2s;
  output dor_n2s;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_1;
  output o_empty_reg_2;
  output o_empty_reg_3;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[1].has_credit__3 ;
  input rst;
  input clk;
  input dor_s_v;
  input s_out_v;
  input [2:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  input \i_ack[2][0] ;
  input [1:0]number_tokens_reg;
  input [1:0]\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  input [2:0]e_v;
  input e_v120_out;
  input \i[2][0]_36 ;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [2:0]out;
  input [35:0]\s_out_x_reg[0]_i_2__0 ;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]\gen_vc_logic[2].credits_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dor_credit_inst/s_v3_out ;
  wire dor_n2s;
  wire dor_o_v;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire east_conn_tx_n_7;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0] ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \i[2][0]_36 ;
  wire \i_ack[2][0] ;
  wire [35:0]i_wdata;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire [0:0]o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire \o_v[2][0] ;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire s_out_v;
  wire [35:0]\s_out_x_reg[0]_i_2__0 ;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire west_conn_rx_n_83;
  wire [2:0]\ys[0].xs[1].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ;

  credit_bp_tx_74 east_conn_tx
       (.clk(clk),
        .e_v(e_v),
        .e_v213_in(e_v213_in),
        .\gen_vc_logic[0].credits_reg[2]_0 (\ys[0].xs[2].noc_if_inst_east\.vc_target [0]),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].credits_reg[2]_0 (\ys[0].xs[2].noc_if_inst_east\.vc_target [1]),
        .\gen_vc_logic[1].credits_reg[2]_1 (east_conn_tx_n_7),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits_reg[0]_0 (\gen_vc_logic[2].credits_reg[0] ),
        .\gen_vc_logic[2].credits_reg[2]_0 (\ys[0].xs[2].noc_if_inst_east\.vc_target [2]),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_base[2]_i_2__1 (west_conn_rx_n_83),
        .out(out),
        .rst(rst),
        .\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt (\ys[0].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__1 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[2][0] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__1 
       (.I0(\i_ack[2][0] ),
        .I1(Q[0]),
        .I2(\o_v[2][0] ),
        .O(o_v_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__1 
       (.I0(\i_ack[2][0] ),
        .I1(\o_v[2][0] ),
        .I2(Q[1]),
        .O(o_v_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__1 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_out_v),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[2][0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h0000A800)) 
    s_out_v_reg_i_4__0
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .O(\dor_credit_inst/s_v3_out ));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_75 west_conn_rx
       (.E(E),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v213_in(e_v213_in),
        .\fifo_tail_reg[4] (east_conn_tx_n_7),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[1]_0 (west_conn_rx_n_83),
        .\i[2][0]_36 (\i[2][0]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(dor_n2s),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty_reg(o_empty_reg),
        .o_empty_reg_0(o_empty_reg_0),
        .o_empty_reg_1(dor_w2s),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_empty_reg_4(o_empty_reg_3),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg[0]_i_2__0 (\s_out_x_reg[0]_i_2__0 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .s_v3_out(\dor_credit_inst/s_v3_out ),
        .\ys[0].xs[1].noc_if_inst_east\.vc_target (\ys[0].xs[1].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized10
   (n_in_v,
    \grant_reg[1] ,
    E,
    \i_x_r_reg[1] ,
    n_in_v_reg_reg_0,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \grant_reg[0] ,
    \n_in_x_reg_reg[1]_0 ,
    \grant_reg[2] ,
    \ys[2].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[1]_0 ,
    \i_x_r_reg[1]_0 ,
    \gen_vc_logic[2].credits_reg[4] ,
    o_empty_reg,
    n_in_v_reg_reg_1,
    rst,
    dor_o_v,
    clk,
    dor_s_v,
    n_in_v_reg_reg_2,
    \ys[2].xs[2].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    \i[3][2]_36 ,
    \i_x_r_reg[0] ,
    number_tokens_reg,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    out,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    waiting_for_ack_reg_0,
    i_wdata,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_1 ,
    \gen_vc_logic[0].credits_reg[4] ,
    \gen_vc_logic[1].credits_reg[4] ,
    \gen_vc_logic[2].credits_reg[4]_0 );
  output n_in_v;
  output [1:0]\grant_reg[1] ;
  output [0:0]E;
  output [0:0]\i_x_r_reg[1] ;
  output n_in_v_reg_reg_0;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output \grant_reg[0] ;
  output \n_in_x_reg_reg[1]_0 ;
  output \grant_reg[2] ;
  output [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[1]_0 ;
  output [35:0]\i_x_r_reg[1]_0 ;
  output \gen_vc_logic[2].credits_reg[4] ;
  output o_empty_reg;
  output n_in_v_reg_reg_1;
  input rst;
  input dor_o_v;
  input clk;
  input dor_s_v;
  input n_in_v_reg_reg_2;
  input [2:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  input [1:0]waiting_for_ack_reg;
  input \i[3][2]_36 ;
  input \i_x_r_reg[0] ;
  input [1:0]number_tokens_reg;
  input [1:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input [2:0]out;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input waiting_for_ack_reg_0;
  input [35:0]i_wdata;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_1 ;
  input [0:0]\gen_vc_logic[0].credits_reg[4] ;
  input [0:0]\gen_vc_logic[1].credits_reg[4] ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire dor_o_v;
  wire dor_s_v;
  wire [1:0]e_v;
  wire east_conn_tx_n_2;
  wire east_conn_tx_n_3;
  wire east_conn_tx_n_4;
  wire [0:0]\gen_vc_logic[0].credits_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4] ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits_reg[4] ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;
  wire \grant_reg[0] ;
  wire [1:0]\grant_reg[1] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire \i[3][2]_36 ;
  wire [35:0]i_wdata;
  wire \i_x_r_reg[0] ;
  wire [0:0]\i_x_r_reg[1] ;
  wire [35:0]\i_x_r_reg[1]_0 ;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire n_in_v_reg_reg_1;
  wire n_in_v_reg_reg_2;
  wire \n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_x_reg_reg[1]_1 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire \o_v[3][2] ;
  wire o_v_reg_i_4__10_n_0;
  wire o_v_reg_i_5__10_n_0;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire [1:0]waiting_for_ack_reg;
  wire waiting_for_ack_reg_0;
  wire west_conn_rx_n_4;
  wire [2:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;

  credit_bp_tx_20 east_conn_tx
       (.Q(Q),
        .clk(clk),
        .\gen_vc_logic[0].credits_reg[1]_0 (\grant_reg[0] ),
        .\gen_vc_logic[0].credits_reg[4]_0 (east_conn_tx_n_3),
        .\gen_vc_logic[0].credits_reg[4]_1 (\gen_vc_logic[0].credits_reg[4] ),
        .\gen_vc_logic[1].credits_reg[4]_0 (east_conn_tx_n_2),
        .\gen_vc_logic[1].credits_reg[4]_1 (\grant_reg[1]_0 ),
        .\gen_vc_logic[1].credits_reg[4]_2 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\gen_vc_logic[2].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_1 (\grant_reg[2] ),
        .\gen_vc_logic[2].credits_reg[4]_2 (\gen_vc_logic[2].credits_reg[4]_0 ),
        .\i_vc_r_reg[0] (east_conn_tx_n_4),
        .\i_x_r_reg[0] (\i_x_r_reg[0] ),
        .\i_x_r_reg[0]_0 (west_conn_rx_n_4),
        .\o_v[3][2] (\o_v[3][2] ),
        .o_v_reg_reg(o_v_reg_reg_0),
        .out(out[1:0]),
        .rst(rst),
        .waiting_for_ack_reg(waiting_for_ack_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__10 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[3][2] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__10 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v_reg_reg_2),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  LUT2 #(
    .INIT(4'hB)) 
    o_v_reg_i_4__10
       (.I0(n_msg[32]),
        .I1(n_msg[33]),
        .O(o_v_reg_i_4__10_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    o_v_reg_i_5__10
       (.I0(n_in_v_reg),
        .I1(n_msg[34]),
        .I2(n_msg[35]),
        .O(o_v_reg_i_5__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[3][2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_21 west_conn_rx
       (.E(E),
        .clk(clk),
        .e_v(e_v),
        .fifo_data_reg_0_31_0_5_i_16__1(east_conn_tx_n_3),
        .fifo_data_reg_0_31_0_5_i_16__1_0(\gen_vc_logic[2].credits_reg[4] ),
        .\fifo_tail[0]_i_3__2 (east_conn_tx_n_2),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\grant_reg[0]_0 (\grant_reg[0] ),
        .\grant_reg[1]_0 (\grant_reg[1] [1]),
        .\grant_reg[1]_1 (\grant_reg[1]_0 ),
        .\grant_reg[2]_0 (\grant_reg[2] ),
        .\i[3][2]_36 (\i[3][2]_36 ),
        .i_wdata(i_wdata),
        .\i_x_r_reg[1] (\i_x_r_reg[1] ),
        .\i_x_r_reg[1]_0 (\i_x_r_reg[1]_0 ),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg_0),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_1),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1]_0 ),
        .n_msg(n_msg),
        .o_empty_reg(\grant_reg[1] [0]),
        .o_empty_reg_0(west_conn_rx_n_4),
        .o_empty_reg_1(o_empty_reg),
        .o_v_reg_reg(o_v_reg_i_4__10_n_0),
        .o_v_reg_reg_0(o_v_reg_i_5__10_n_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .waiting_for_ack_reg(east_conn_tx_n_4),
        .waiting_for_ack_reg_0(waiting_for_ack_reg),
        .\ys[2].xs[2].noc_if_inst_east\.vc_target (\ys[2].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[2].xs[3].noc_if_inst_east\.vc_target (\ys[2].xs[3].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized11
   (s_out_v,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \ys[3].xs[0].noc_if_inst_east\.vc_target ,
    n_in_v_reg_reg_0,
    dor_n2s,
    dor_w2s,
    e_v114_out,
    i_wdata,
    o_empty_reg,
    o_empty_reg_0,
    o_empty_reg_1,
    E,
    o_empty_reg_2,
    o_empty_reg_3,
    rst,
    clk,
    dor_s_v,
    n_in_v,
    \i_ack[0][3] ,
    number_tokens_reg,
    e_v,
    e_v120_out,
    \i[0][3]_36 ,
    \s_out_x_reg_reg[1]_0 ,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    out,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    \ys[3].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__5 ,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    \gen_vc_logic[0].credits_reg[0] ,
    \gen_vc_logic[1].credits_reg[0] ,
    \gen_vc_logic[2].credits_reg[0] );
  output s_out_v;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output [2:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  output n_in_v_reg_reg_0;
  output dor_n2s;
  output dor_w2s;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output [0:0]E;
  output [0:0]o_empty_reg_2;
  output [0:0]o_empty_reg_3;
  input rst;
  input clk;
  input dor_s_v;
  input n_in_v;
  input \i_ack[0][3] ;
  input [1:0]number_tokens_reg;
  input [2:0]e_v;
  input e_v120_out;
  input \i[0][3]_36 ;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [2:0]out;
  input o_empty_reg_4;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__5 ;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]\gen_vc_logic[0].credits_reg[0] ;
  input [0:0]\gen_vc_logic[1].credits_reg[0] ;
  input [0:0]\gen_vc_logic[2].credits_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dor_credit_inst/s_v3_out ;
  wire dor_n2s;
  wire dor_o_v;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire east_conn_tx_n_6;
  wire [0:0]\gen_vc_logic[0].credits_reg[0] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[0] ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0] ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \i[0][3]_36 ;
  wire \i_ack[0][3] ;
  wire [35:0]i_wdata;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire \o_v[0][3] ;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire s_out_v;
  wire [35:0]\s_out_x_reg[0]_i_2__5 ;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire west_conn_rx_n_79;
  wire [2:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;

  credit_bp_tx_14 east_conn_tx
       (.clk(clk),
        .e_v(e_v),
        .e_v213_in(e_v213_in),
        .\gen_vc_logic[0].credits_reg[0]_0 (\gen_vc_logic[0].credits_reg[0] ),
        .\gen_vc_logic[0].credits_reg[2]_0 (\ys[3].xs[0].noc_if_inst_east\.vc_target [0]),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].credits_reg[0]_0 (\gen_vc_logic[1].credits_reg[0] ),
        .\gen_vc_logic[1].credits_reg[2]_0 (\ys[3].xs[0].noc_if_inst_east\.vc_target [1]),
        .\gen_vc_logic[1].credits_reg[2]_1 (east_conn_tx_n_6),
        .\gen_vc_logic[2].credits_reg[0]_0 (\gen_vc_logic[2].credits_reg[0] ),
        .\gen_vc_logic[2].credits_reg[2]_0 (\ys[3].xs[0].noc_if_inst_east\.vc_target [2]),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_base[2]_i_2__9 (west_conn_rx_n_79),
        .out(out),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__11 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[0][3] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__11 
       (.I0(\i_ack[0][3] ),
        .I1(Q[0]),
        .I2(\o_v[0][3] ),
        .O(o_v_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__11 
       (.I0(\i_ack[0][3] ),
        .I1(\o_v[0][3] ),
        .I2(Q[1]),
        .O(o_v_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__11 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[0][3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h0000002A)) 
    s_out_v_reg_i_4__5
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(\dor_credit_inst/s_v3_out ));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(s_out_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_15 west_conn_rx
       (.E(E),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v213_in(e_v213_in),
        .\fifo_tail_reg[4] (east_conn_tx_n_6),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[1]_0 (west_conn_rx_n_79),
        .\i[0][3]_36 (\i[0][3]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg_0),
        .n_in_v_reg_reg_0(dor_n2s),
        .n_msg(n_msg),
        .o_empty_reg(dor_w2s),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_empty_reg_4(o_empty_reg_3),
        .o_empty_reg_5(o_empty_reg_4),
        .o_empty_reg_6(o_empty_reg_5),
        .o_empty_reg_7(o_empty_reg_6),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg[0]_i_2__5 (\s_out_x_reg[0]_i_2__5 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .s_v3_out(\dor_credit_inst/s_v3_out ),
        .\ys[3].xs[3].noc_if_inst_east\.vc_target (\ys[3].xs[3].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized12
   (s_out_v,
    o_empty_reg,
    o_empty_reg_0,
    o_empty_reg_1,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \ys[3].xs[1].noc_if_inst_east\.vc_target ,
    dor_w2s,
    dor_n2s,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg_2,
    o_empty_reg_3,
    o_empty_reg_4,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    rst,
    clk,
    dor_s_v,
    n_in_v,
    \ys[3].xs[0].noc_if_inst_east\.vc_target ,
    \i_ack[1][3] ,
    number_tokens_reg,
    \gen_vc_logic[0].credits_reg[0] ,
    e_v,
    e_v120_out,
    \i[1][3]_36 ,
    \s_out_x_reg_reg[1]_0 ,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    out,
    \s_out_x_reg[0]_i_2__6 ,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    E,
    \gen_vc_logic[2].credits_reg[0] );
  output s_out_v;
  output [0:0]o_empty_reg;
  output [0:0]o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output [2:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  output dor_w2s;
  output dor_n2s;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg_2;
  output o_empty_reg_3;
  output o_empty_reg_4;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[1].has_credit__3 ;
  input rst;
  input clk;
  input dor_s_v;
  input n_in_v;
  input [2:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  input \i_ack[1][3] ;
  input [1:0]number_tokens_reg;
  input \gen_vc_logic[0].credits_reg[0] ;
  input [2:0]e_v;
  input e_v120_out;
  input \i[1][3]_36 ;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [2:0]out;
  input [35:0]\s_out_x_reg[0]_i_2__6 ;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]E;
  input [0:0]\gen_vc_logic[2].credits_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dor_credit_inst/s_v3_out ;
  wire dor_n2s;
  wire dor_o_v;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire east_conn_tx_n_7;
  wire \gen_vc_logic[0].credits_reg[0] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0] ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \i[1][3]_36 ;
  wire \i_ack[1][3] ;
  wire [35:0]i_wdata;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire [0:0]o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire o_empty_reg_4;
  wire \o_v[1][3] ;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire s_out_v;
  wire [35:0]\s_out_x_reg[0]_i_2__6 ;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire west_conn_rx_n_83;
  wire [2:0]\ys[3].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;

  credit_bp_tx_8 east_conn_tx
       (.E(E),
        .clk(clk),
        .e_v(e_v),
        .e_v213_in(e_v213_in),
        .\gen_vc_logic[0].credits_reg[0]_0 (\gen_vc_logic[0].credits_reg[0] ),
        .\gen_vc_logic[0].credits_reg[2]_0 (\ys[3].xs[1].noc_if_inst_east\.vc_target [0]),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].credits_reg[2]_0 (\ys[3].xs[1].noc_if_inst_east\.vc_target [1]),
        .\gen_vc_logic[1].credits_reg[2]_1 (east_conn_tx_n_7),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits_reg[0]_0 (\gen_vc_logic[2].credits_reg[0] ),
        .\gen_vc_logic[2].credits_reg[2]_0 (\ys[3].xs[1].noc_if_inst_east\.vc_target [2]),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_base[2]_i_2__10 (west_conn_rx_n_83),
        .out(out),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__12 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[1][3] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__12 
       (.I0(\i_ack[1][3] ),
        .I1(Q[0]),
        .I2(\o_v[1][3] ),
        .O(o_v_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__12 
       (.I0(\i_ack[1][3] ),
        .I1(\o_v[1][3] ),
        .I2(Q[1]),
        .O(o_v_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__12 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[1][3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h00002A00)) 
    s_out_v_reg_i_4__6
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(\dor_credit_inst/s_v3_out ));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(s_out_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_9 west_conn_rx
       (.clk(clk),
        .dor_o_v(dor_o_v),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v213_in(e_v213_in),
        .\fifo_tail_reg[4] (east_conn_tx_n_7),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[1]_0 (west_conn_rx_n_83),
        .\i[1][3]_36 (\i[1][3]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(dor_n2s),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty_reg(o_empty_reg),
        .o_empty_reg_0(o_empty_reg_0),
        .o_empty_reg_1(o_empty_reg_1),
        .o_empty_reg_2(dor_w2s),
        .o_empty_reg_3(o_empty_reg_2),
        .o_empty_reg_4(o_empty_reg_3),
        .o_empty_reg_5(o_empty_reg_4),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg[0]_i_2__6 (\s_out_x_reg[0]_i_2__6 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .s_v3_out(\dor_credit_inst/s_v3_out ),
        .\ys[3].xs[0].noc_if_inst_east\.vc_target (\ys[3].xs[0].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized13
   (s_out_v,
    o_empty_reg,
    E,
    \n_in_x_reg_reg[1]_0 ,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \ys[3].xs[2].noc_if_inst_east\.vc_target ,
    \grant_reg[2] ,
    \grant_reg[1] ,
    i_wdata,
    \gen_vc_logic[2].credits_reg[4] ,
    \grant_reg[2]_0 ,
    n_in_v_reg_reg_0,
    \n_in_x_reg_reg[0]_0 ,
    \i_vc_r_reg[0] ,
    o_empty_reg_0,
    o_empty_reg_1,
    rst,
    clk,
    dor_s_v,
    n_in_v,
    \s_out_x_reg_reg[1]_0 ,
    \i[2][3]_36 ,
    number_tokens_reg,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    out,
    waiting_for_ack_reg,
    o_v_reg_reg_1,
    \s_out_data_reg_reg[31]_2 ,
    o_v_reg_reg_2,
    \ys[3].xs[1].noc_if_inst_east\.vc_target ,
    o_empty_reg_2,
    o_empty_reg_3,
    fifo_data_reg_0_31_30_35_i_8__5,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_1 ,
    \gen_vc_logic[0].credits_reg[0] ,
    \gen_vc_logic[1].credits_reg[4] ,
    \gen_vc_logic[2].credits_reg[4]_0 );
  output s_out_v;
  output o_empty_reg;
  output [0:0]E;
  output \n_in_x_reg_reg[1]_0 ;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  output \grant_reg[2] ;
  output \grant_reg[1] ;
  output [35:0]i_wdata;
  output \gen_vc_logic[2].credits_reg[4] ;
  output \grant_reg[2]_0 ;
  output n_in_v_reg_reg_0;
  output \n_in_x_reg_reg[0]_0 ;
  output \i_vc_r_reg[0] ;
  output [0:0]o_empty_reg_0;
  output [0:0]o_empty_reg_1;
  input rst;
  input clk;
  input dor_s_v;
  input n_in_v;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input \i[2][3]_36 ;
  input [1:0]number_tokens_reg;
  input [2:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]out;
  input waiting_for_ack_reg;
  input [1:0]o_v_reg_reg_1;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input o_v_reg_reg_2;
  input [2:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  input o_empty_reg_2;
  input o_empty_reg_3;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__5;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_1 ;
  input [0:0]\gen_vc_logic[0].credits_reg[0] ;
  input [0:0]\gen_vc_logic[1].credits_reg[4] ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire dor_o_v;
  wire dor_s_v;
  wire [2:0]e_v;
  wire east_conn_tx_n_0;
  wire east_conn_tx_n_1;
  wire east_conn_tx_n_2;
  wire east_conn_tx_n_4;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__5;
  wire [0:0]\gen_vc_logic[0].credits_reg[0] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4] ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits_reg[4] ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire \grant_reg[2]_0 ;
  wire \i[2][3]_36 ;
  wire \i_vc_r_reg[0] ;
  wire [35:0]i_wdata;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[0]_0 ;
  wire \n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_x_reg_reg[1]_1 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire [0:0]o_empty_reg_1;
  wire o_empty_reg_2;
  wire o_empty_reg_3;
  wire \o_v[2][3] ;
  wire o_v_reg_i_4__13_n_0;
  wire [1:0]o_v_reg_reg_0;
  wire [1:0]o_v_reg_reg_1;
  wire o_v_reg_reg_2;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire s_out_v;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire waiting_for_ack_reg;
  wire [2:0]\ys[3].xs[1].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;

  credit_bp_tx_2 east_conn_tx
       (.clk(clk),
        .\gen_vc_logic[0].credits_reg[0]_0 (\gen_vc_logic[0].credits_reg[0] ),
        .\gen_vc_logic[0].credits_reg[1]_0 (\ys[3].xs[2].noc_if_inst_east\.vc_target [0]),
        .\gen_vc_logic[0].credits_reg[4]_0 (east_conn_tx_n_1),
        .\gen_vc_logic[1].credits[4]_i_3__2 (waiting_for_ack_reg),
        .\gen_vc_logic[1].credits_reg[4]_0 (east_conn_tx_n_2),
        .\gen_vc_logic[1].credits_reg[4]_1 (\grant_reg[1] ),
        .\gen_vc_logic[1].credits_reg[4]_2 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\gen_vc_logic[2].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_1 (\grant_reg[2] ),
        .\gen_vc_logic[2].credits_reg[4]_2 (\gen_vc_logic[2].credits_reg[4]_0 ),
        .\i_vc_r_reg[0] (east_conn_tx_n_0),
        .\i_vc_r_reg[2] (east_conn_tx_n_4),
        .out(out[1:0]),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__13 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[2][3] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__13 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  LUT2 #(
    .INIT(4'h7)) 
    o_v_reg_i_4__13
       (.I0(n_msg[33]),
        .I1(n_msg[32]),
        .O(o_v_reg_i_4__13_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    o_v_reg_i_5__13
       (.I0(n_msg[34]),
        .I1(n_msg[35]),
        .I2(n_in_v_reg),
        .O(\n_in_x_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[2][3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(s_out_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_3 west_conn_rx
       (.E(E),
        .Q(Q),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .e_v(e_v),
        .fifo_data_reg_0_31_0_5_i_9__11(\gen_vc_logic[2].credits_reg[4] ),
        .fifo_data_reg_0_31_30_35_i_8__5(fifo_data_reg_0_31_30_35_i_8__5),
        .\fifo_head_reg[0] (east_conn_tx_n_1),
        .\fifo_head_reg[0]_0 (east_conn_tx_n_0),
        .\fifo_head_reg[0]_1 (east_conn_tx_n_2),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[1]_0 (\grant_reg[1] ),
        .\grant_reg[2]_0 (\grant_reg[2] ),
        .\grant_reg[2]_1 (\grant_reg[2]_0 ),
        .\i[2][3]_36 (\i[2][3]_36 ),
        .\i_vc_r_reg[0] (\i_vc_r_reg[0] ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg_0),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1]_0 ),
        .n_msg(n_msg),
        .o_empty_reg(o_empty_reg),
        .o_empty_reg_0(o_empty_reg_0),
        .o_empty_reg_1(o_empty_reg_1),
        .o_empty_reg_2(o_empty_reg_2),
        .o_empty_reg_3(o_empty_reg_3),
        .\o_v[2][3] (\o_v[2][3] ),
        .o_v_reg_reg(o_v_reg_reg_0),
        .o_v_reg_reg_0(o_v_reg_reg_1),
        .o_v_reg_reg_1(o_v_reg_reg_2),
        .o_v_reg_reg_2(o_v_reg_i_4__13_n_0),
        .o_v_reg_reg_3(\n_in_x_reg_reg[0]_0 ),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .waiting_for_ack_reg(east_conn_tx_n_4),
        .waiting_for_ack_reg_0(waiting_for_ack_reg),
        .\ys[3].xs[1].noc_if_inst_east\.vc_target (\ys[3].xs[1].noc_if_inst_east\.vc_target ),
        .\ys[3].xs[2].noc_if_inst_east\.vc_target (\ys[3].xs[2].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized14
   (s_out_v,
    o_empty_reg,
    E,
    n_in_v_reg_reg_0,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \grant_reg[0] ,
    \n_in_x_reg_reg[1]_0 ,
    \grant_reg[2] ,
    \ys[3].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[1] ,
    \i_x_r_reg[1] ,
    \gen_vc_logic[2].credits_reg[4] ,
    o_empty_reg_0,
    n_in_v_reg_reg_1,
    \fifo_tail_reg[3] ,
    \fifo_tail_reg[0] ,
    \grant_reg[2]_0 ,
    \grant_reg[1]_0 ,
    rst,
    dor_o_v,
    clk,
    dor_s_v,
    n_in_v,
    \ys[3].xs[2].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    \i[3][3]_36 ,
    \i_x_r_reg[0] ,
    number_tokens_reg,
    o_empty_reg_1,
    out,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    waiting_for_ack_reg_0,
    o_empty_reg_2,
    \gen_vc_logic[2].credits_reg[4]_0 ,
    i_wdata,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_1 ,
    \gen_vc_logic[0].credits_reg[4] ,
    \gen_vc_logic[1].credits_reg[4] ,
    \gen_vc_logic[2].credits_reg[4]_1 );
  output s_out_v;
  output [0:0]o_empty_reg;
  output [0:0]E;
  output n_in_v_reg_reg_0;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output \grant_reg[0] ;
  output \n_in_x_reg_reg[1]_0 ;
  output \grant_reg[2] ;
  output [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[1] ;
  output [35:0]\i_x_r_reg[1] ;
  output \gen_vc_logic[2].credits_reg[4] ;
  output o_empty_reg_0;
  output n_in_v_reg_reg_1;
  output \fifo_tail_reg[3] ;
  output \fifo_tail_reg[0] ;
  output [0:0]\grant_reg[2]_0 ;
  output [0:0]\grant_reg[1]_0 ;
  input rst;
  input dor_o_v;
  input clk;
  input dor_s_v;
  input n_in_v;
  input [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  input [1:0]waiting_for_ack_reg;
  input \i[3][3]_36 ;
  input \i_x_r_reg[0] ;
  input [1:0]number_tokens_reg;
  input o_empty_reg_1;
  input [2:0]out;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input waiting_for_ack_reg_0;
  input o_empty_reg_2;
  input \gen_vc_logic[2].credits_reg[4]_0 ;
  input [35:0]i_wdata;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_1 ;
  input [0:0]\gen_vc_logic[0].credits_reg[4] ;
  input [0:0]\gen_vc_logic[1].credits_reg[4] ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire dor_o_v;
  wire dor_s_v;
  wire east_conn_tx_n_2;
  wire east_conn_tx_n_3;
  wire east_conn_tx_n_4;
  wire \fifo_tail_reg[0] ;
  wire \fifo_tail_reg[3] ;
  wire [0:0]\gen_vc_logic[0].credits_reg[4] ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4] ;
  wire \gen_vc_logic[2].credits_reg[4] ;
  wire \gen_vc_logic[2].credits_reg[4]_0 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_1 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire [0:0]\grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire [0:0]\grant_reg[2]_0 ;
  wire \i[3][3]_36 ;
  wire [35:0]i_wdata;
  wire \i_x_r_reg[0] ;
  wire [35:0]\i_x_r_reg[1] ;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire n_in_v_reg_reg_1;
  wire \n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_x_reg_reg[1]_1 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire [0:0]o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire o_empty_reg_2;
  wire \o_v[3][3] ;
  wire o_v_reg_i_4__14_n_0;
  wire o_v_reg_i_5__14_n_0;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire s_out_v;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire [1:0]waiting_for_ack_reg;
  wire waiting_for_ack_reg_0;
  wire west_conn_rx_n_2;
  wire [2:0]\ys[3].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[3].xs[3].noc_if_inst_east\.vc_target ;

  credit_bp_tx east_conn_tx
       (.Q(Q),
        .clk(clk),
        .\gen_vc_logic[0].credits_reg[1]_0 (\grant_reg[0] ),
        .\gen_vc_logic[0].credits_reg[4]_0 (east_conn_tx_n_3),
        .\gen_vc_logic[0].credits_reg[4]_1 (\gen_vc_logic[0].credits_reg[4] ),
        .\gen_vc_logic[1].credits_reg[4]_0 (east_conn_tx_n_2),
        .\gen_vc_logic[1].credits_reg[4]_1 (\grant_reg[1] ),
        .\gen_vc_logic[1].credits_reg[4]_2 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\gen_vc_logic[2].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_1 (\grant_reg[2] ),
        .\gen_vc_logic[2].credits_reg[4]_2 (\gen_vc_logic[2].credits_reg[4]_1 ),
        .\i_vc_r_reg[0] (east_conn_tx_n_4),
        .\i_x_r_reg[0] (\i_x_r_reg[0] ),
        .\i_x_r_reg[0]_0 (west_conn_rx_n_2),
        .\o_v[3][3] (\o_v[3][3] ),
        .o_v_reg_reg(o_v_reg_reg_0),
        .out(out[1:0]),
        .rst(rst),
        .waiting_for_ack_reg(waiting_for_ack_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__14 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[3][3] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__14 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  LUT2 #(
    .INIT(4'h7)) 
    o_v_reg_i_4__14
       (.I0(n_msg[33]),
        .I1(n_msg[32]),
        .O(o_v_reg_i_4__14_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    o_v_reg_i_5__14
       (.I0(n_in_v_reg),
        .I1(n_msg[34]),
        .I2(n_msg[35]),
        .O(o_v_reg_i_5__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[3][3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(s_out_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx west_conn_rx
       (.E(E),
        .clk(clk),
        .fifo_data_reg_0_31_0_5_i_16__2(east_conn_tx_n_3),
        .fifo_data_reg_0_31_0_5_i_16__2_0(\gen_vc_logic[2].credits_reg[4] ),
        .\fifo_tail[0]_i_3__3 (east_conn_tx_n_2),
        .\fifo_tail_reg[0] (\fifo_tail_reg[0] ),
        .\fifo_tail_reg[3] (\fifo_tail_reg[3] ),
        .\gen_vc_logic[2].credits_reg[4] (\gen_vc_logic[2].credits_reg[4]_0 ),
        .\grant_reg[0]_0 (\grant_reg[0] ),
        .\grant_reg[1]_0 (\grant_reg[1] ),
        .\grant_reg[1]_1 (\grant_reg[1]_0 ),
        .\grant_reg[2]_0 (\grant_reg[2] ),
        .\grant_reg[2]_1 (\grant_reg[2]_0 ),
        .\i[3][3]_36 (\i[3][3]_36 ),
        .i_wdata(i_wdata),
        .\i_x_r_reg[1] (\i_x_r_reg[1] ),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg_0),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_1),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1]_0 ),
        .n_msg(n_msg),
        .o_empty_reg(o_empty_reg),
        .o_empty_reg_0(west_conn_rx_n_2),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_v_reg_reg(o_v_reg_i_4__14_n_0),
        .o_v_reg_reg_0(o_v_reg_i_5__14_n_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .waiting_for_ack_reg(east_conn_tx_n_4),
        .waiting_for_ack_reg_0(waiting_for_ack_reg),
        .\ys[3].xs[2].noc_if_inst_east\.vc_target (\ys[3].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[3].xs[3].noc_if_inst_east\.vc_target (\ys[3].xs[3].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized2
   (n_in_v,
    \grant_reg[1] ,
    \grant_reg[2] ,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \grant_reg[0] ,
    \n_in_x_reg_reg[1]_0 ,
    \grant_reg[2]_0 ,
    \ys[0].xs[3].noc_if_inst_east\.vc_target ,
    \i_vc_r_reg[2] ,
    \grant_reg[1]_0 ,
    \i_x_r_reg[1] ,
    \gen_vc_logic[2].credits_reg[4] ,
    o_empty_reg,
    o_empty_reg_0,
    n_in_v_reg_reg_0,
    rst,
    dor_o_v,
    clk,
    dor_s_v,
    s_out_v,
    \ys[0].xs[2].noc_if_inst_east\.vc_target ,
    \i_ack[3][0] ,
    number_tokens_reg,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    out,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_x_reg_reg[1]_0 ,
    \s_out_data_reg_reg[31]_2 ,
    \i_d_r_reg[0] ,
    i_wdata,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_1 ,
    E,
    \gen_vc_logic[1].credits_reg[4] ,
    \gen_vc_logic[2].credits_reg[4]_0 );
  output n_in_v;
  output [1:0]\grant_reg[1] ;
  output [0:0]\grant_reg[2] ;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output \grant_reg[0] ;
  output \n_in_x_reg_reg[1]_0 ;
  output \grant_reg[2]_0 ;
  output [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;
  output \i_vc_r_reg[2] ;
  output \grant_reg[1]_0 ;
  output [35:0]\i_x_r_reg[1] ;
  output \gen_vc_logic[2].credits_reg[4] ;
  output o_empty_reg;
  output o_empty_reg_0;
  output n_in_v_reg_reg_0;
  input rst;
  input dor_o_v;
  input clk;
  input dor_s_v;
  input s_out_v;
  input [2:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  input \i_ack[3][0] ;
  input [1:0]number_tokens_reg;
  input [1:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input [2:0]out;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input \i_d_r_reg[0] ;
  input [35:0]i_wdata;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_1 ;
  input [0:0]E;
  input [0:0]\gen_vc_logic[1].credits_reg[4] ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire dor_o_v;
  wire dor_s_v;
  wire [1:0]e_v;
  wire east_conn_tx_n_0;
  wire east_conn_tx_n_1;
  wire east_conn_tx_n_2;
  wire east_conn_tx_n_3;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4] ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits_reg[4] ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;
  wire \grant_reg[0] ;
  wire [1:0]\grant_reg[1] ;
  wire \grant_reg[1]_0 ;
  wire [0:0]\grant_reg[2] ;
  wire \grant_reg[2]_0 ;
  wire \i_ack[3][0] ;
  wire \i_d_r_reg[0] ;
  wire \i_vc_r_reg[2] ;
  wire [35:0]i_wdata;
  wire [35:0]\i_x_r_reg[1] ;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire \n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_x_reg_reg[1]_1 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire \o_v[3][0] ;
  wire o_v_reg_i_4__2_n_0;
  wire o_v_reg_i_5__2_n_0;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire s_out_v;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire [2:0]\ys[0].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[0].xs[3].noc_if_inst_east\.vc_target ;

  credit_bp_tx_68 east_conn_tx
       (.E(E),
        .clk(clk),
        .fifo_data_reg_0_31_0_5_i_2__7(\i_d_r_reg[0] ),
        .\gen_vc_logic[0].credits_reg[1]_0 (\grant_reg[0] ),
        .\gen_vc_logic[0].credits_reg[4]_0 (east_conn_tx_n_1),
        .\gen_vc_logic[1].credits_reg[4]_0 (east_conn_tx_n_2),
        .\gen_vc_logic[1].credits_reg[4]_1 (\grant_reg[1]_0 ),
        .\gen_vc_logic[1].credits_reg[4]_2 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\gen_vc_logic[2].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_1 (\grant_reg[2]_0 ),
        .\gen_vc_logic[2].credits_reg[4]_2 (\gen_vc_logic[2].credits_reg[4]_0 ),
        .\i_vc_r_reg[0] (east_conn_tx_n_0),
        .\i_vc_r_reg[0]_0 (east_conn_tx_n_3),
        .out(out[1:0]),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__2 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[3][0] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__2 
       (.I0(\i_ack[3][0] ),
        .I1(Q[0]),
        .I2(\o_v[3][0] ),
        .O(o_v_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__2 
       (.I0(\i_ack[3][0] ),
        .I1(\o_v[3][0] ),
        .I2(Q[1]),
        .O(o_v_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__2 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_out_v),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h02)) 
    o_v_reg_i_4__2
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .O(o_v_reg_i_4__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h80)) 
    o_v_reg_i_5__2
       (.I0(n_in_v_reg),
        .I1(n_msg[34]),
        .I2(n_msg[35]),
        .O(o_v_reg_i_5__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[3][0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_69 west_conn_rx
       (.clk(clk),
        .e_v(e_v),
        .fifo_data_reg_0_31_0_5_i_17(east_conn_tx_n_1),
        .fifo_data_reg_0_31_0_5_i_17_0(\gen_vc_logic[2].credits_reg[4] ),
        .\fifo_head_reg[0] (east_conn_tx_n_0),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\grant_reg[0]_0 (\grant_reg[0] ),
        .\grant_reg[1]_0 (\grant_reg[1] [1]),
        .\grant_reg[1]_1 (\grant_reg[1]_0 ),
        .\grant_reg[2]_0 (\grant_reg[2] ),
        .\grant_reg[2]_1 (\grant_reg[2]_0 ),
        .\i_d_r_reg[0] (east_conn_tx_n_2),
        .\i_d_r_reg[0]_0 (east_conn_tx_n_3),
        .\i_d_r_reg[0]_1 (\i_d_r_reg[0] ),
        .\i_vc_r_reg[2] (\i_vc_r_reg[2] ),
        .i_wdata(i_wdata),
        .\i_x_r_reg[1] (\i_x_r_reg[1] ),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg_0),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1]_0 ),
        .n_msg(n_msg),
        .o_empty_reg(\grant_reg[1] [0]),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(o_empty_reg_0),
        .o_v_reg_reg(o_v_reg_i_4__2_n_0),
        .o_v_reg_reg_0(o_v_reg_i_5__2_n_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .\ys[0].xs[2].noc_if_inst_east\.vc_target (\ys[0].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[0].xs[3].noc_if_inst_east\.vc_target (\ys[0].xs[3].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized3
   (n_in_v,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \ys[1].xs[0].noc_if_inst_east\.vc_target ,
    dor_w2s,
    dor_n2s,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg,
    o_empty_reg_0,
    o_empty_reg_1,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    E,
    o_empty_reg_2,
    o_empty_reg_3,
    rst,
    clk,
    dor_s_v,
    n_in_v_reg_reg_1,
    \i_ack[0][1] ,
    number_tokens_reg,
    e_v,
    e_v120_out,
    \i[0][1]_36 ,
    \s_out_x_reg_reg[1]_0 ,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    out,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    \ys[1].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__1 ,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    \gen_vc_logic[0].credits_reg[0] ,
    \gen_vc_logic[1].credits_reg[0] ,
    \gen_vc_logic[2].credits_reg[0] );
  output n_in_v;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output [2:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  output dor_w2s;
  output dor_n2s;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[1].has_credit__3 ;
  output [0:0]E;
  output [0:0]o_empty_reg_2;
  output [0:0]o_empty_reg_3;
  input rst;
  input clk;
  input dor_s_v;
  input n_in_v_reg_reg_1;
  input \i_ack[0][1] ;
  input [1:0]number_tokens_reg;
  input [2:0]e_v;
  input e_v120_out;
  input \i[0][1]_36 ;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [2:0]out;
  input o_empty_reg_4;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__1 ;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]\gen_vc_logic[0].credits_reg[0] ;
  input [0:0]\gen_vc_logic[1].credits_reg[0] ;
  input [0:0]\gen_vc_logic[2].credits_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dor_credit_inst/s_v3_out ;
  wire dor_n2s;
  wire dor_o_v;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire east_conn_tx_n_7;
  wire [0:0]\gen_vc_logic[0].credits_reg[0] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[0] ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0] ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \i[0][1]_36 ;
  wire \i_ack[0][1] ;
  wire [35:0]i_wdata;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire n_in_v_reg_reg_1;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire \o_v[0][1] ;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire [35:0]\s_out_x_reg[0]_i_2__1 ;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire west_conn_rx_n_79;
  wire [2:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;

  credit_bp_tx_62 east_conn_tx
       (.clk(clk),
        .e_v(e_v),
        .e_v213_in(e_v213_in),
        .\gen_vc_logic[0].credits_reg[0]_0 (\gen_vc_logic[0].credits_reg[0] ),
        .\gen_vc_logic[0].credits_reg[2]_0 (\ys[1].xs[0].noc_if_inst_east\.vc_target [0]),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].credits_reg[0]_0 (\gen_vc_logic[1].credits_reg[0] ),
        .\gen_vc_logic[1].credits_reg[2]_0 (\ys[1].xs[0].noc_if_inst_east\.vc_target [1]),
        .\gen_vc_logic[1].credits_reg[2]_1 (east_conn_tx_n_7),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits_reg[0]_0 (\gen_vc_logic[2].credits_reg[0] ),
        .\gen_vc_logic[2].credits_reg[2]_0 (\ys[1].xs[0].noc_if_inst_east\.vc_target [2]),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_base[2]_i_2__3 (west_conn_rx_n_79),
        .out(out),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__3 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[0][1] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__3 
       (.I0(\i_ack[0][1] ),
        .I1(Q[0]),
        .I2(\o_v[0][1] ),
        .O(o_v_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__3 
       (.I0(\i_ack[0][1] ),
        .I1(\o_v[0][1] ),
        .I2(Q[1]),
        .O(o_v_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__3 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v_reg_reg_1),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[0][1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h0000008A)) 
    s_out_v_reg_i_4__1
       (.I0(n_in_v_reg),
        .I1(n_msg[33]),
        .I2(n_msg[32]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(\dor_credit_inst/s_v3_out ));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_63 west_conn_rx
       (.E(E),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v213_in(e_v213_in),
        .\fifo_tail_reg[4] (east_conn_tx_n_7),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[1]_0 (west_conn_rx_n_79),
        .\i[0][1]_36 (\i[0][1]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(dor_n2s),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty_reg(dor_w2s),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_empty_reg_4(o_empty_reg_3),
        .o_empty_reg_5(o_empty_reg_4),
        .o_empty_reg_6(o_empty_reg_5),
        .o_empty_reg_7(o_empty_reg_6),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg[0]_i_2__1 (\s_out_x_reg[0]_i_2__1 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .s_v3_out(\dor_credit_inst/s_v3_out ),
        .\ys[1].xs[3].noc_if_inst_east\.vc_target (\ys[1].xs[3].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized4
   (n_in_v,
    o_empty_reg,
    o_empty_reg_0,
    E,
    n_in_v_reg_reg_0,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \grant_reg[2] ,
    \ys[1].xs[1].noc_if_inst_east\.vc_target ,
    \grant_reg[1] ,
    \grant_reg[0] ,
    \n_in_x_reg_reg[0]_0 ,
    i_wdata,
    \gen_vc_logic[1].credits_reg[4] ,
    o_empty_reg_1,
    n_in_v_reg_reg_1,
    o_empty_reg_2,
    rst,
    dor_o_v,
    clk,
    dor_s_v,
    n_in_v_reg_reg_2,
    \ys[1].xs[0].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    \i[1][1]_36 ,
    \i_x_r_reg[0] ,
    number_tokens_reg,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    out,
    waiting_for_ack_reg_0,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    fifo_data_reg_0_31_30_35_i_8__1,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    \gen_vc_logic[0].credits_reg[4] ,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \gen_vc_logic[2].credits_reg[4] );
  output n_in_v;
  output [0:0]o_empty_reg;
  output [0:0]o_empty_reg_0;
  output [0:0]E;
  output n_in_v_reg_reg_0;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output \grant_reg[2] ;
  output [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  output \grant_reg[1] ;
  output \grant_reg[0] ;
  output \n_in_x_reg_reg[0]_0 ;
  output [35:0]i_wdata;
  output \gen_vc_logic[1].credits_reg[4] ;
  output o_empty_reg_1;
  output n_in_v_reg_reg_1;
  output [0:0]o_empty_reg_2;
  input rst;
  input dor_o_v;
  input clk;
  input dor_s_v;
  input n_in_v_reg_reg_2;
  input [2:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  input [1:0]waiting_for_ack_reg;
  input \i[1][1]_36 ;
  input \i_x_r_reg[0] ;
  input [1:0]number_tokens_reg;
  input [2:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]out;
  input waiting_for_ack_reg_0;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__1;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]\gen_vc_logic[0].credits_reg[4] ;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_0 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire dor_o_v;
  wire dor_s_v;
  wire [2:0]e_v;
  wire east_conn_tx_n_2;
  wire east_conn_tx_n_3;
  wire east_conn_tx_n_4;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__1;
  wire [0:0]\gen_vc_logic[0].credits_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits_reg[4] ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4] ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire \i[1][1]_36 ;
  wire [35:0]i_wdata;
  wire \i_x_r_reg[0] ;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire n_in_v_reg_reg_1;
  wire n_in_v_reg_reg_2;
  wire \n_in_x_reg_reg[0]_0 ;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire [0:0]o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire \o_v[1][1] ;
  wire o_v_reg_i_4__4_n_0;
  wire o_v_reg_i_5__4_n_0;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire [1:0]waiting_for_ack_reg;
  wire waiting_for_ack_reg_0;
  wire west_conn_rx_n_3;
  wire [2:0]\ys[1].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;

  credit_bp_tx_56 east_conn_tx
       (.Q(Q),
        .clk(clk),
        .\gen_vc_logic[0].credits_reg[3]_0 (\grant_reg[0] ),
        .\gen_vc_logic[0].credits_reg[4]_0 (east_conn_tx_n_2),
        .\gen_vc_logic[0].credits_reg[4]_1 (\gen_vc_logic[0].credits_reg[4] ),
        .\gen_vc_logic[1].credits_reg[4]_0 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[1].credits_reg[4]_1 (\grant_reg[1] ),
        .\gen_vc_logic[1].credits_reg[4]_2 (\gen_vc_logic[1].credits_reg[4]_0 ),
        .\gen_vc_logic[2].credits_reg[4]_0 (east_conn_tx_n_3),
        .\gen_vc_logic[2].credits_reg[4]_1 (\grant_reg[2] ),
        .\gen_vc_logic[2].credits_reg[4]_2 (\gen_vc_logic[2].credits_reg[4] ),
        .\i_vc_r_reg[2] (east_conn_tx_n_4),
        .\i_x_r_reg[0] (\i_x_r_reg[0] ),
        .\i_x_r_reg[0]_0 (west_conn_rx_n_3),
        .\o_v[1][1] (\o_v[1][1] ),
        .o_v_reg_reg(o_v_reg_reg_0),
        .out({out[2],out[0]}),
        .rst(rst),
        .waiting_for_ack_reg(waiting_for_ack_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__4 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[1][1] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__4 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v_reg_reg_2),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  LUT2 #(
    .INIT(4'hB)) 
    o_v_reg_i_4__4
       (.I0(n_msg[33]),
        .I1(n_msg[32]),
        .O(o_v_reg_i_4__4_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    o_v_reg_i_5__4
       (.I0(n_msg[35]),
        .I1(n_msg[34]),
        .I2(n_in_v_reg),
        .O(o_v_reg_i_5__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[1][1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_57 west_conn_rx
       (.E(E),
        .clk(clk),
        .e_v(e_v),
        .fifo_data_reg_0_31_30_35_i_8__1(fifo_data_reg_0_31_30_35_i_8__1),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits[4]_i_3__0 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[2].credits[4]_i_4 (east_conn_tx_n_2),
        .\gen_vc_logic[2].credits[4]_i_4_0 (east_conn_tx_n_3),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[0]_0 (\grant_reg[0] ),
        .\grant_reg[1]_0 (\grant_reg[1] ),
        .\grant_reg[2]_0 (\grant_reg[2] ),
        .\i[1][1]_36 (\i[1][1]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg_0),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_1),
        .\n_in_x_reg_reg[0] (\n_in_x_reg_reg[0]_0 ),
        .n_msg(n_msg),
        .o_empty_reg(o_empty_reg),
        .o_empty_reg_0(o_empty_reg_0),
        .o_empty_reg_1(west_conn_rx_n_3),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_v_reg_reg(o_v_reg_i_4__4_n_0),
        .o_v_reg_reg_0(o_v_reg_i_5__4_n_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .waiting_for_ack_reg(east_conn_tx_n_4),
        .waiting_for_ack_reg_0(waiting_for_ack_reg),
        .\ys[1].xs[0].noc_if_inst_east\.vc_target (\ys[1].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[1].xs[1].noc_if_inst_east\.vc_target (\ys[1].xs[1].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized5
   (n_in_v,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \ys[1].xs[2].noc_if_inst_east\.vc_target ,
    dor_w2s,
    dor_n2s,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg,
    o_empty_reg_0,
    o_empty_reg_1,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    o_empty_reg_2,
    o_empty_reg_3,
    o_empty_reg_4,
    rst,
    clk,
    dor_s_v,
    n_in_v_reg_reg_1,
    \i_ack[2][1] ,
    number_tokens_reg,
    \ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ,
    e_v,
    e_v120_out,
    \i[2][1]_36 ,
    \s_out_x_reg_reg[1]_0 ,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    out,
    o_empty_reg_5,
    o_empty_reg_6,
    o_empty_reg_7,
    \ys[1].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__2 ,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    E);
  output n_in_v;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output [2:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  output dor_w2s;
  output dor_n2s;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[1].has_credit__3 ;
  output [0:0]o_empty_reg_2;
  output [0:0]o_empty_reg_3;
  output [0:0]o_empty_reg_4;
  input rst;
  input clk;
  input dor_s_v;
  input n_in_v_reg_reg_1;
  input \i_ack[2][1] ;
  input [1:0]number_tokens_reg;
  input [1:0]\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  input [2:0]e_v;
  input e_v120_out;
  input \i[2][1]_36 ;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [2:0]out;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input o_empty_reg_7;
  input [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__2 ;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dor_credit_inst/s_v3_out ;
  wire dor_n2s;
  wire dor_o_v;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire east_conn_tx_n_7;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \i[2][1]_36 ;
  wire \i_ack[2][1] ;
  wire [35:0]i_wdata;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire n_in_v_reg_reg_1;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire [0:0]o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire o_empty_reg_7;
  wire \o_v[2][1] ;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire [35:0]\s_out_x_reg[0]_i_2__2 ;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire west_conn_rx_n_80;
  wire [2:0]\ys[1].xs[1].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ;

  credit_bp_tx_50 east_conn_tx
       (.E(E),
        .clk(clk),
        .e_v(e_v),
        .e_v213_in(e_v213_in),
        .\gen_vc_logic[0].credits_reg[2]_0 (\ys[1].xs[2].noc_if_inst_east\.vc_target [0]),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].credits_reg[2]_0 (\ys[1].xs[2].noc_if_inst_east\.vc_target [1]),
        .\gen_vc_logic[1].credits_reg[2]_1 (east_conn_tx_n_7),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits_reg[2]_0 (\ys[1].xs[2].noc_if_inst_east\.vc_target [2]),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_base[2]_i_2__4 (west_conn_rx_n_80),
        .out(out),
        .rst(rst),
        .\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt (\ys[1].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__5 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[2][1] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__5 
       (.I0(\i_ack[2][1] ),
        .I1(Q[0]),
        .I2(\o_v[2][1] ),
        .O(o_v_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__5 
       (.I0(\i_ack[2][1] ),
        .I1(\o_v[2][1] ),
        .I2(Q[1]),
        .O(o_v_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__5 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v_reg_reg_1),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[2][1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h00008A00)) 
    s_out_v_reg_i_4__2
       (.I0(n_in_v_reg),
        .I1(n_msg[33]),
        .I2(n_msg[32]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .O(\dor_credit_inst/s_v3_out ));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_51 west_conn_rx
       (.clk(clk),
        .dor_o_v(dor_o_v),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v213_in(e_v213_in),
        .\fifo_tail_reg[4] (east_conn_tx_n_7),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[1]_0 (west_conn_rx_n_80),
        .\i[2][1]_36 (\i[2][1]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(dor_n2s),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty_reg(dor_w2s),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_empty_reg_4(o_empty_reg_3),
        .o_empty_reg_5(o_empty_reg_4),
        .o_empty_reg_6(o_empty_reg_5),
        .o_empty_reg_7(o_empty_reg_6),
        .o_empty_reg_8(o_empty_reg_7),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg[0]_i_2__2 (\s_out_x_reg[0]_i_2__2 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .s_v3_out(\dor_credit_inst/s_v3_out ),
        .\ys[1].xs[1].noc_if_inst_east\.vc_target (\ys[1].xs[1].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized6
   (n_in_v,
    \grant_reg[1] ,
    E,
    \i_x_r_reg[1] ,
    n_in_v_reg_reg_0,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \grant_reg[0] ,
    \n_in_x_reg_reg[1]_0 ,
    \grant_reg[2] ,
    \ys[1].xs[3].noc_if_inst_east\.vc_target ,
    \grant_reg[1]_0 ,
    \i_x_r_reg[1]_0 ,
    \gen_vc_logic[2].credits_reg[4] ,
    o_empty_reg,
    n_in_v_reg_reg_1,
    rst,
    dor_o_v,
    clk,
    dor_s_v,
    n_in_v_reg_reg_2,
    \ys[1].xs[2].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    \i[3][1]_36 ,
    \i_x_r_reg[0] ,
    number_tokens_reg,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    out,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    waiting_for_ack_reg_0,
    i_wdata,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_1 ,
    \gen_vc_logic[0].credits_reg[4] ,
    \gen_vc_logic[1].credits_reg[4] ,
    \gen_vc_logic[2].credits_reg[4]_0 );
  output n_in_v;
  output [1:0]\grant_reg[1] ;
  output [0:0]E;
  output [0:0]\i_x_r_reg[1] ;
  output n_in_v_reg_reg_0;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output \grant_reg[0] ;
  output \n_in_x_reg_reg[1]_0 ;
  output \grant_reg[2] ;
  output [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;
  output \grant_reg[1]_0 ;
  output [35:0]\i_x_r_reg[1]_0 ;
  output \gen_vc_logic[2].credits_reg[4] ;
  output o_empty_reg;
  output n_in_v_reg_reg_1;
  input rst;
  input dor_o_v;
  input clk;
  input dor_s_v;
  input n_in_v_reg_reg_2;
  input [2:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  input [1:0]waiting_for_ack_reg;
  input \i[3][1]_36 ;
  input \i_x_r_reg[0] ;
  input [1:0]number_tokens_reg;
  input [1:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input [2:0]out;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input waiting_for_ack_reg_0;
  input [35:0]i_wdata;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_1 ;
  input [0:0]\gen_vc_logic[0].credits_reg[4] ;
  input [0:0]\gen_vc_logic[1].credits_reg[4] ;
  input [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire dor_o_v;
  wire dor_s_v;
  wire [1:0]e_v;
  wire east_conn_tx_n_2;
  wire east_conn_tx_n_3;
  wire east_conn_tx_n_4;
  wire [0:0]\gen_vc_logic[0].credits_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4] ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].credits_reg[4] ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4]_0 ;
  wire \grant_reg[0] ;
  wire [1:0]\grant_reg[1] ;
  wire \grant_reg[1]_0 ;
  wire \grant_reg[2] ;
  wire \i[3][1]_36 ;
  wire [35:0]i_wdata;
  wire \i_x_r_reg[0] ;
  wire [0:0]\i_x_r_reg[1] ;
  wire [35:0]\i_x_r_reg[1]_0 ;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire n_in_v_reg_reg_1;
  wire n_in_v_reg_reg_2;
  wire \n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_x_reg_reg[1]_1 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire \o_v[3][1] ;
  wire o_v_reg_i_4__6_n_0;
  wire o_v_reg_i_5__6_n_0;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire [1:0]waiting_for_ack_reg;
  wire waiting_for_ack_reg_0;
  wire west_conn_rx_n_4;
  wire [2:0]\ys[1].xs[2].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[1].xs[3].noc_if_inst_east\.vc_target ;

  credit_bp_tx_44 east_conn_tx
       (.Q(Q),
        .clk(clk),
        .\gen_vc_logic[0].credits_reg[1]_0 (\grant_reg[0] ),
        .\gen_vc_logic[0].credits_reg[4]_0 (east_conn_tx_n_3),
        .\gen_vc_logic[0].credits_reg[4]_1 (\gen_vc_logic[0].credits_reg[4] ),
        .\gen_vc_logic[1].credits_reg[4]_0 (east_conn_tx_n_2),
        .\gen_vc_logic[1].credits_reg[4]_1 (\grant_reg[1]_0 ),
        .\gen_vc_logic[1].credits_reg[4]_2 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_0 (\gen_vc_logic[2].credits_reg[4] ),
        .\gen_vc_logic[2].credits_reg[4]_1 (\grant_reg[2] ),
        .\gen_vc_logic[2].credits_reg[4]_2 (\gen_vc_logic[2].credits_reg[4]_0 ),
        .\i_vc_r_reg[0] (east_conn_tx_n_4),
        .\i_x_r_reg[0] (\i_x_r_reg[0] ),
        .\i_x_r_reg[0]_0 (west_conn_rx_n_4),
        .\o_v[3][1] (\o_v[3][1] ),
        .o_v_reg_reg(o_v_reg_reg_0),
        .out(out[1:0]),
        .rst(rst),
        .waiting_for_ack_reg(waiting_for_ack_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__6 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[3][1] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__6 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v_reg_reg_2),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_1 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  LUT2 #(
    .INIT(4'hB)) 
    o_v_reg_i_4__6
       (.I0(n_msg[33]),
        .I1(n_msg[32]),
        .O(o_v_reg_i_4__6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    o_v_reg_i_5__6
       (.I0(n_in_v_reg),
        .I1(n_msg[34]),
        .I2(n_msg[35]),
        .O(o_v_reg_i_5__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[3][1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_45 west_conn_rx
       (.E(E),
        .clk(clk),
        .e_v(e_v),
        .fifo_data_reg_0_31_0_5_i_16__0(east_conn_tx_n_3),
        .fifo_data_reg_0_31_0_5_i_16__0_0(\gen_vc_logic[2].credits_reg[4] ),
        .\fifo_tail[0]_i_3__1 (east_conn_tx_n_2),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\grant_reg[0]_0 (\grant_reg[0] ),
        .\grant_reg[1]_0 (\grant_reg[1] [1]),
        .\grant_reg[1]_1 (\grant_reg[1]_0 ),
        .\grant_reg[2]_0 (\grant_reg[2] ),
        .\i[3][1]_36 (\i[3][1]_36 ),
        .i_wdata(i_wdata),
        .\i_x_r_reg[1] (\i_x_r_reg[1] ),
        .\i_x_r_reg[1]_0 (\i_x_r_reg[1]_0 ),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg_0),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_1),
        .\n_in_x_reg_reg[1] (\n_in_x_reg_reg[1]_0 ),
        .n_msg(n_msg),
        .o_empty_reg(\grant_reg[1] [0]),
        .o_empty_reg_0(west_conn_rx_n_4),
        .o_empty_reg_1(o_empty_reg),
        .o_v_reg_reg(o_v_reg_i_4__6_n_0),
        .o_v_reg_reg_0(o_v_reg_i_5__6_n_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .waiting_for_ack_reg(east_conn_tx_n_4),
        .waiting_for_ack_reg_0(waiting_for_ack_reg),
        .\ys[1].xs[2].noc_if_inst_east\.vc_target (\ys[1].xs[2].noc_if_inst_east\.vc_target ),
        .\ys[1].xs[3].noc_if_inst_east\.vc_target (\ys[1].xs[3].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized7
   (n_in_v,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \ys[2].xs[0].noc_if_inst_east\.vc_target ,
    dor_w2s,
    dor_n2s,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg,
    o_empty_reg_0,
    o_empty_reg_1,
    \gen_vc_logic[2].has_credit__3 ,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    E,
    o_empty_reg_2,
    o_empty_reg_3,
    rst,
    clk,
    dor_s_v,
    n_in_v_reg_reg_1,
    \i_ack[0][2] ,
    number_tokens_reg,
    e_v,
    e_v120_out,
    \i[0][2]_36 ,
    \s_out_x_reg_reg[1]_0 ,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    out,
    o_empty_reg_4,
    o_empty_reg_5,
    o_empty_reg_6,
    \ys[2].xs[3].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__3 ,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    \gen_vc_logic[0].credits_reg[0] ,
    \gen_vc_logic[1].credits_reg[0] ,
    \gen_vc_logic[2].credits_reg[0] );
  output n_in_v;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output [2:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  output dor_w2s;
  output dor_n2s;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output \gen_vc_logic[2].has_credit__3 ;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[1].has_credit__3 ;
  output [0:0]E;
  output [0:0]o_empty_reg_2;
  output [0:0]o_empty_reg_3;
  input rst;
  input clk;
  input dor_s_v;
  input n_in_v_reg_reg_1;
  input \i_ack[0][2] ;
  input [1:0]number_tokens_reg;
  input [2:0]e_v;
  input e_v120_out;
  input \i[0][2]_36 ;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [2:0]out;
  input o_empty_reg_4;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__3 ;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]\gen_vc_logic[0].credits_reg[0] ;
  input [0:0]\gen_vc_logic[1].credits_reg[0] ;
  input [0:0]\gen_vc_logic[2].credits_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dor_credit_inst/s_v3_out ;
  wire dor_n2s;
  wire dor_o_v;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire east_conn_tx_n_7;
  wire [0:0]\gen_vc_logic[0].credits_reg[0] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire [0:0]\gen_vc_logic[1].credits_reg[0] ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[0] ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \i[0][2]_36 ;
  wire \i_ack[0][2] ;
  wire [35:0]i_wdata;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire n_in_v_reg_reg_1;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire \o_v[0][2] ;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire [35:0]\s_out_x_reg[0]_i_2__3 ;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire west_conn_rx_n_79;
  wire [2:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[2].xs[3].noc_if_inst_east\.vc_target ;

  credit_bp_tx_38 east_conn_tx
       (.clk(clk),
        .e_v(e_v),
        .e_v213_in(e_v213_in),
        .\gen_vc_logic[0].credits_reg[0]_0 (\gen_vc_logic[0].credits_reg[0] ),
        .\gen_vc_logic[0].credits_reg[2]_0 (\ys[2].xs[0].noc_if_inst_east\.vc_target [0]),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].credits_reg[0]_0 (\gen_vc_logic[1].credits_reg[0] ),
        .\gen_vc_logic[1].credits_reg[2]_0 (\ys[2].xs[0].noc_if_inst_east\.vc_target [1]),
        .\gen_vc_logic[1].credits_reg[2]_1 (east_conn_tx_n_7),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits_reg[0]_0 (\gen_vc_logic[2].credits_reg[0] ),
        .\gen_vc_logic[2].credits_reg[2]_0 (\ys[2].xs[0].noc_if_inst_east\.vc_target [2]),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_base[2]_i_2__6 (west_conn_rx_n_79),
        .out(out),
        .rst(rst));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__7 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[0][2] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__7 
       (.I0(\i_ack[0][2] ),
        .I1(Q[0]),
        .I2(\o_v[0][2] ),
        .O(o_v_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__7 
       (.I0(\i_ack[0][2] ),
        .I1(\o_v[0][2] ),
        .I2(Q[1]),
        .O(o_v_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__7 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v_reg_reg_1),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[0][2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h0000008A)) 
    s_out_v_reg_i_4__3
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[34]),
        .I4(n_msg[35]),
        .O(\dor_credit_inst/s_v3_out ));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_39 west_conn_rx
       (.E(E),
        .clk(clk),
        .dor_o_v(dor_o_v),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v213_in(e_v213_in),
        .\fifo_tail_reg[4] (east_conn_tx_n_7),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[1]_0 (west_conn_rx_n_79),
        .\i[0][2]_36 (\i[0][2]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(dor_n2s),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty_reg(dor_w2s),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_empty_reg_4(o_empty_reg_3),
        .o_empty_reg_5(o_empty_reg_4),
        .o_empty_reg_6(o_empty_reg_5),
        .o_empty_reg_7(o_empty_reg_6),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg[0]_i_2__3 (\s_out_x_reg[0]_i_2__3 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .s_v3_out(\dor_credit_inst/s_v3_out ),
        .\ys[2].xs[3].noc_if_inst_east\.vc_target (\ys[2].xs[3].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized8
   (n_in_v,
    o_empty_reg,
    o_empty_reg_0,
    E,
    n_in_v_reg_reg_0,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \grant_reg[2] ,
    \ys[2].xs[1].noc_if_inst_east\.vc_target ,
    \grant_reg[1] ,
    \grant_reg[0] ,
    \n_in_x_reg_reg[0]_0 ,
    i_wdata,
    \gen_vc_logic[1].credits_reg[4] ,
    o_empty_reg_1,
    n_in_v_reg_reg_1,
    o_empty_reg_2,
    rst,
    dor_o_v,
    clk,
    dor_s_v,
    n_in_v_reg_reg_2,
    \ys[2].xs[0].noc_if_inst_east\.vc_target ,
    waiting_for_ack_reg,
    \i[1][2]_36 ,
    \i_x_r_reg[0] ,
    number_tokens_reg,
    e_v,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    \gen_vc_logic[2].has_credit__3 ,
    out,
    waiting_for_ack_reg_0,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    fifo_data_reg_0_31_30_35_i_8__3,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    \gen_vc_logic[0].credits_reg[4] ,
    \gen_vc_logic[1].credits_reg[4]_0 ,
    \gen_vc_logic[2].credits_reg[4] );
  output n_in_v;
  output [0:0]o_empty_reg;
  output [0:0]o_empty_reg_0;
  output [0:0]E;
  output n_in_v_reg_reg_0;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output \grant_reg[2] ;
  output [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  output \grant_reg[1] ;
  output \grant_reg[0] ;
  output \n_in_x_reg_reg[0]_0 ;
  output [35:0]i_wdata;
  output \gen_vc_logic[1].credits_reg[4] ;
  output o_empty_reg_1;
  output n_in_v_reg_reg_1;
  output [0:0]o_empty_reg_2;
  input rst;
  input dor_o_v;
  input clk;
  input dor_s_v;
  input n_in_v_reg_reg_2;
  input [2:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  input [1:0]waiting_for_ack_reg;
  input \i[1][2]_36 ;
  input \i_x_r_reg[0] ;
  input [1:0]number_tokens_reg;
  input [2:0]e_v;
  input \gen_vc_logic[0].has_credit__3 ;
  input \gen_vc_logic[1].has_credit__3 ;
  input \gen_vc_logic[2].has_credit__3 ;
  input [2:0]out;
  input waiting_for_ack_reg_0;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [35:0]fifo_data_reg_0_31_30_35_i_8__3;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]\gen_vc_logic[0].credits_reg[4] ;
  input [0:0]\gen_vc_logic[1].credits_reg[4]_0 ;
  input [0:0]\gen_vc_logic[2].credits_reg[4] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire dor_o_v;
  wire dor_s_v;
  wire [2:0]e_v;
  wire east_conn_tx_n_2;
  wire east_conn_tx_n_3;
  wire east_conn_tx_n_4;
  wire [35:0]fifo_data_reg_0_31_30_35_i_8__3;
  wire [0:0]\gen_vc_logic[0].credits_reg[4] ;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].credits_reg[4] ;
  wire [0:0]\gen_vc_logic[1].credits_reg[4]_0 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire [0:0]\gen_vc_logic[2].credits_reg[4] ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \grant_reg[0] ;
  wire \grant_reg[1] ;
  wire \grant_reg[2] ;
  wire \i[1][2]_36 ;
  wire [35:0]i_wdata;
  wire \i_x_r_reg[0] ;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire n_in_v_reg_reg_1;
  wire n_in_v_reg_reg_2;
  wire \n_in_x_reg_reg[0]_0 ;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire [0:0]o_empty_reg;
  wire [0:0]o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire \o_v[1][2] ;
  wire o_v_reg_i_4__8_n_0;
  wire o_v_reg_i_5__8_n_0;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire [1:0]waiting_for_ack_reg;
  wire waiting_for_ack_reg_0;
  wire west_conn_rx_n_3;
  wire [2:0]\ys[2].xs[0].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;

  credit_bp_tx_32 east_conn_tx
       (.Q(Q),
        .clk(clk),
        .\gen_vc_logic[0].credits_reg[3]_0 (\grant_reg[0] ),
        .\gen_vc_logic[0].credits_reg[4]_0 (east_conn_tx_n_2),
        .\gen_vc_logic[0].credits_reg[4]_1 (\gen_vc_logic[0].credits_reg[4] ),
        .\gen_vc_logic[1].credits_reg[4]_0 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[1].credits_reg[4]_1 (\grant_reg[1] ),
        .\gen_vc_logic[1].credits_reg[4]_2 (\gen_vc_logic[1].credits_reg[4]_0 ),
        .\gen_vc_logic[2].credits_reg[4]_0 (east_conn_tx_n_3),
        .\gen_vc_logic[2].credits_reg[4]_1 (\grant_reg[2] ),
        .\gen_vc_logic[2].credits_reg[4]_2 (\gen_vc_logic[2].credits_reg[4] ),
        .\i_vc_r_reg[2] (east_conn_tx_n_4),
        .\i_x_r_reg[0] (\i_x_r_reg[0] ),
        .\i_x_r_reg[0]_0 (west_conn_rx_n_3),
        .\o_v[1][2] (\o_v[1][2] ),
        .o_v_reg_reg(o_v_reg_reg_0),
        .out({out[2],out[0]}),
        .rst(rst),
        .waiting_for_ack_reg(waiting_for_ack_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__8 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[1][2] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__8 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v_reg_reg_2),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  LUT2 #(
    .INIT(4'hB)) 
    o_v_reg_i_4__8
       (.I0(n_msg[32]),
        .I1(n_msg[33]),
        .O(o_v_reg_i_4__8_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    o_v_reg_i_5__8
       (.I0(n_msg[35]),
        .I1(n_msg[34]),
        .I2(n_in_v_reg),
        .O(o_v_reg_i_5__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[1][2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_33 west_conn_rx
       (.E(E),
        .clk(clk),
        .e_v(e_v),
        .fifo_data_reg_0_31_30_35_i_8__3(fifo_data_reg_0_31_30_35_i_8__3),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits[4]_i_3__2 (\gen_vc_logic[1].credits_reg[4] ),
        .\gen_vc_logic[2].credits[4]_i_4__0 (east_conn_tx_n_2),
        .\gen_vc_logic[2].credits[4]_i_4__0_0 (east_conn_tx_n_3),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[0]_0 (\grant_reg[0] ),
        .\grant_reg[1]_0 (\grant_reg[1] ),
        .\grant_reg[2]_0 (\grant_reg[2] ),
        .\i[1][2]_36 (\i[1][2]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(n_in_v_reg_reg_0),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_1),
        .\n_in_x_reg_reg[0] (\n_in_x_reg_reg[0]_0 ),
        .n_msg(n_msg),
        .o_empty_reg(o_empty_reg),
        .o_empty_reg_0(o_empty_reg_0),
        .o_empty_reg_1(west_conn_rx_n_3),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_v_reg_reg(o_v_reg_i_4__8_n_0),
        .o_v_reg_reg_0(o_v_reg_i_5__8_n_0),
        .out(out),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .waiting_for_ack_reg(east_conn_tx_n_4),
        .waiting_for_ack_reg_0(waiting_for_ack_reg),
        .\ys[2].xs[0].noc_if_inst_east\.vc_target (\ys[2].xs[0].noc_if_inst_east\.vc_target ),
        .\ys[2].xs[1].noc_if_inst_east\.vc_target (\ys[2].xs[1].noc_if_inst_east\.vc_target ));
endmodule

(* ORIG_REF_NAME = "torus_switch_credit" *) 
module torus_switch_credit__parameterized9
   (n_in_v,
    o_v_reg_reg_0,
    Q,
    \s_out_data_reg_reg[31]_0 ,
    \s_out_data_reg_reg[31]_1 ,
    D,
    \s_out_y_reg_reg[1]_0 ,
    \ys[2].xs[2].noc_if_inst_east\.vc_target ,
    dor_w2s,
    dor_n2s,
    n_in_v_reg_reg_0,
    e_v114_out,
    i_wdata,
    o_empty_reg,
    o_empty_reg_0,
    o_empty_reg_1,
    \gen_vc_logic[0].has_credit__3 ,
    \gen_vc_logic[1].has_credit__3 ,
    o_empty_reg_2,
    o_empty_reg_3,
    o_empty_reg_4,
    rst,
    clk,
    dor_s_v,
    n_in_v_reg_reg_1,
    \i_ack[2][2] ,
    number_tokens_reg,
    \ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ,
    e_v,
    e_v120_out,
    \i[2][2]_36 ,
    \s_out_x_reg_reg[1]_0 ,
    \s_out_y_reg_reg[1]_1 ,
    \s_out_data_reg_reg[31]_2 ,
    out,
    o_empty_reg_5,
    o_empty_reg_6,
    o_empty_reg_7,
    \ys[2].xs[1].noc_if_inst_east\.vc_target ,
    \s_out_x_reg[0]_i_2__4 ,
    \n_in_data_reg_reg[31]_0 ,
    \n_in_y_reg_reg[1]_0 ,
    \n_in_x_reg_reg[1]_0 ,
    E);
  output n_in_v;
  output [1:0]o_v_reg_reg_0;
  output [1:0]Q;
  output [31:0]\s_out_data_reg_reg[31]_0 ;
  output [31:0]\s_out_data_reg_reg[31]_1 ;
  output [0:0]D;
  output [1:0]\s_out_y_reg_reg[1]_0 ;
  output [2:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  output dor_w2s;
  output dor_n2s;
  output n_in_v_reg_reg_0;
  output e_v114_out;
  output [35:0]i_wdata;
  output o_empty_reg;
  output o_empty_reg_0;
  output o_empty_reg_1;
  output \gen_vc_logic[0].has_credit__3 ;
  output \gen_vc_logic[1].has_credit__3 ;
  output [0:0]o_empty_reg_2;
  output [0:0]o_empty_reg_3;
  output [0:0]o_empty_reg_4;
  input rst;
  input clk;
  input dor_s_v;
  input n_in_v_reg_reg_1;
  input \i_ack[2][2] ;
  input [1:0]number_tokens_reg;
  input [1:0]\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ;
  input [2:0]e_v;
  input e_v120_out;
  input \i[2][2]_36 ;
  input [1:0]\s_out_x_reg_reg[1]_0 ;
  input [1:0]\s_out_y_reg_reg[1]_1 ;
  input [31:0]\s_out_data_reg_reg[31]_2 ;
  input [2:0]out;
  input o_empty_reg_5;
  input o_empty_reg_6;
  input o_empty_reg_7;
  input [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  input [35:0]\s_out_x_reg[0]_i_2__4 ;
  input [31:0]\n_in_data_reg_reg[31]_0 ;
  input [1:0]\n_in_y_reg_reg[1]_0 ;
  input [1:0]\n_in_x_reg_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dor_credit_inst/s_v3_out ;
  wire dor_n2s;
  wire dor_o_v;
  wire dor_s_v;
  wire dor_w2s;
  wire [2:0]e_v;
  wire e_v114_out;
  wire e_v120_out;
  wire e_v213_in;
  wire east_conn_tx_n_7;
  wire \gen_vc_logic[0].has_credit__3 ;
  wire \gen_vc_logic[1].has_credit__3 ;
  wire \gen_vc_logic[2].has_credit__3 ;
  wire \i[2][2]_36 ;
  wire \i_ack[2][2] ;
  wire [35:0]i_wdata;
  wire [31:0]\n_in_data_reg_reg[31]_0 ;
  wire n_in_v;
  wire n_in_v_reg;
  wire n_in_v_reg_reg_0;
  wire n_in_v_reg_reg_1;
  wire [1:0]\n_in_x_reg_reg[1]_0 ;
  wire [1:0]\n_in_y_reg_reg[1]_0 ;
  wire [35:0]n_msg;
  wire [1:0]number_tokens_reg;
  wire o_empty_reg;
  wire o_empty_reg_0;
  wire o_empty_reg_1;
  wire [0:0]o_empty_reg_2;
  wire [0:0]o_empty_reg_3;
  wire [0:0]o_empty_reg_4;
  wire o_empty_reg_5;
  wire o_empty_reg_6;
  wire o_empty_reg_7;
  wire \o_v[2][2] ;
  wire [1:0]o_v_reg_reg_0;
  wire [2:0]out;
  wire rst;
  wire [35:0]s_msg;
  wire [31:0]\s_out_data_reg_reg[31]_0 ;
  wire [31:0]\s_out_data_reg_reg[31]_1 ;
  wire [31:0]\s_out_data_reg_reg[31]_2 ;
  wire [35:0]\s_out_x_reg[0]_i_2__4 ;
  wire [1:0]\s_out_x_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_0 ;
  wire [1:0]\s_out_y_reg_reg[1]_1 ;
  wire west_conn_rx_n_80;
  wire [2:0]\ys[2].xs[1].noc_if_inst_east\.vc_target ;
  wire [2:0]\ys[2].xs[2].noc_if_inst_east\.vc_target ;
  wire [1:0]\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ;

  credit_bp_tx_26 east_conn_tx
       (.E(E),
        .clk(clk),
        .e_v(e_v),
        .e_v213_in(e_v213_in),
        .\gen_vc_logic[0].credits_reg[2]_0 (\ys[2].xs[2].noc_if_inst_east\.vc_target [0]),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[1].credits_reg[2]_0 (\ys[2].xs[2].noc_if_inst_east\.vc_target [1]),
        .\gen_vc_logic[1].credits_reg[2]_1 (east_conn_tx_n_7),
        .\gen_vc_logic[1].has_credit__3 (\gen_vc_logic[1].has_credit__3 ),
        .\gen_vc_logic[2].credits_reg[2]_0 (\ys[2].xs[2].noc_if_inst_east\.vc_target [2]),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_base[2]_i_2__7 (west_conn_rx_n_80),
        .out(out),
        .rst(rst),
        .\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt (\ys[2].xs[3].noc_if_inst_west\.vc_credit_gnt ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[0]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [0]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[10]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [10]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[11]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [11]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[12]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [12]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[13]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [13]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[14]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [14]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[15]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [15]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[16]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [16]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[17]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [17]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[18]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [18]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[19]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [19]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[1]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [1]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[20]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [20]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[21]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [21]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[22]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [22]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[23]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [23]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[24]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [24]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[25]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [25]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[26]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [26]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[27]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [27]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[28]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [28]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[29]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [29]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[2]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [2]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[30]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [30]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[31]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [31]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[3]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [3]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[4]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [4]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[5]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [5]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[6]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [6]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[7]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [7]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[8]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [8]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_d_r[9]_i_1__9 
       (.I0(\s_out_data_reg_reg[31]_1 [9]),
        .I1(\o_v[2][2] ),
        .O(\s_out_data_reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \i_x_r[0]_i_1__9 
       (.I0(\i_ack[2][2] ),
        .I1(Q[0]),
        .I2(\o_v[2][2] ),
        .O(o_v_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_x_r[1]_i_1__9 
       (.I0(\i_ack[2][2] ),
        .I1(\o_v[2][2] ),
        .I2(Q[1]),
        .O(o_v_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'h57A8)) 
    \i_y_r[1]_i_1__9 
       (.I0(\s_out_y_reg_reg[1]_0 [0]),
        .I1(number_tokens_reg[1]),
        .I2(number_tokens_reg[0]),
        .I3(\s_out_y_reg_reg[1]_0 [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [0]),
        .Q(n_msg[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [10]),
        .Q(n_msg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [11]),
        .Q(n_msg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [12]),
        .Q(n_msg[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [13]),
        .Q(n_msg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [14]),
        .Q(n_msg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [15]),
        .Q(n_msg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [16]),
        .Q(n_msg[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [17]),
        .Q(n_msg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [18]),
        .Q(n_msg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [19]),
        .Q(n_msg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [1]),
        .Q(n_msg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [20]),
        .Q(n_msg[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [21]),
        .Q(n_msg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [22]),
        .Q(n_msg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [23]),
        .Q(n_msg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [24]),
        .Q(n_msg[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [25]),
        .Q(n_msg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [26]),
        .Q(n_msg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [27]),
        .Q(n_msg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [28]),
        .Q(n_msg[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [29]),
        .Q(n_msg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [2]),
        .Q(n_msg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [30]),
        .Q(n_msg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [31]),
        .Q(n_msg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [3]),
        .Q(n_msg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [4]),
        .Q(n_msg[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [5]),
        .Q(n_msg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [6]),
        .Q(n_msg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [7]),
        .Q(n_msg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [8]),
        .Q(n_msg[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_data_reg_reg[31]_0 [9]),
        .Q(n_msg[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    n_in_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_in_v_reg_reg_1),
        .Q(n_in_v_reg),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [0]),
        .Q(n_msg[34]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_x_reg_reg[1]_0 [1]),
        .Q(n_msg[35]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [0]),
        .Q(n_msg[32]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \n_in_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_in_y_reg_reg[1]_0 [1]),
        .Q(n_msg[33]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    o_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_o_v),
        .Q(\o_v[2][2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[0]),
        .Q(\s_out_data_reg_reg[31]_1 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[10]),
        .Q(\s_out_data_reg_reg[31]_1 [10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[11]),
        .Q(\s_out_data_reg_reg[31]_1 [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[12]),
        .Q(\s_out_data_reg_reg[31]_1 [12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[13]),
        .Q(\s_out_data_reg_reg[31]_1 [13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[14]),
        .Q(\s_out_data_reg_reg[31]_1 [14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[15]),
        .Q(\s_out_data_reg_reg[31]_1 [15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[16]),
        .Q(\s_out_data_reg_reg[31]_1 [16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[17]),
        .Q(\s_out_data_reg_reg[31]_1 [17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[18]),
        .Q(\s_out_data_reg_reg[31]_1 [18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[19]),
        .Q(\s_out_data_reg_reg[31]_1 [19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[1]),
        .Q(\s_out_data_reg_reg[31]_1 [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[20]),
        .Q(\s_out_data_reg_reg[31]_1 [20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[21]),
        .Q(\s_out_data_reg_reg[31]_1 [21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[22]),
        .Q(\s_out_data_reg_reg[31]_1 [22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[23]),
        .Q(\s_out_data_reg_reg[31]_1 [23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[24]),
        .Q(\s_out_data_reg_reg[31]_1 [24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[25]),
        .Q(\s_out_data_reg_reg[31]_1 [25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[26]),
        .Q(\s_out_data_reg_reg[31]_1 [26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[27]),
        .Q(\s_out_data_reg_reg[31]_1 [27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[28]),
        .Q(\s_out_data_reg_reg[31]_1 [28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[29]),
        .Q(\s_out_data_reg_reg[31]_1 [29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[2]),
        .Q(\s_out_data_reg_reg[31]_1 [2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[30]),
        .Q(\s_out_data_reg_reg[31]_1 [30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[31]),
        .Q(\s_out_data_reg_reg[31]_1 [31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[3]),
        .Q(\s_out_data_reg_reg[31]_1 [3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[4]),
        .Q(\s_out_data_reg_reg[31]_1 [4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[5]),
        .Q(\s_out_data_reg_reg[31]_1 [5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[6]),
        .Q(\s_out_data_reg_reg[31]_1 [6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[7]),
        .Q(\s_out_data_reg_reg[31]_1 [7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[8]),
        .Q(\s_out_data_reg_reg[31]_1 [8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_data_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[9]),
        .Q(\s_out_data_reg_reg[31]_1 [9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h00008A00)) 
    s_out_v_reg_i_4__4
       (.I0(n_in_v_reg),
        .I1(n_msg[32]),
        .I2(n_msg[33]),
        .I3(n_msg[35]),
        .I4(n_msg[34]),
        .O(\dor_credit_inst/s_v3_out ));
  FDRE #(
    .INIT(1'b0)) 
    s_out_v_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(dor_s_v),
        .Q(n_in_v),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[34]),
        .Q(Q[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_x_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[35]),
        .Q(Q[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[32]),
        .Q(\s_out_y_reg_reg[1]_0 [0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_out_y_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_msg[33]),
        .Q(\s_out_y_reg_reg[1]_0 [1]),
        .R(rst));
  credit_bp_rx_27 west_conn_rx
       (.clk(clk),
        .dor_o_v(dor_o_v),
        .e_v114_out(e_v114_out),
        .e_v120_out(e_v120_out),
        .e_v213_in(e_v213_in),
        .\fifo_tail_reg[4] (east_conn_tx_n_7),
        .\gen_vc_logic[0].has_credit__3 (\gen_vc_logic[0].has_credit__3 ),
        .\gen_vc_logic[2].has_credit__3 (\gen_vc_logic[2].has_credit__3 ),
        .\grant_reg[1]_0 (west_conn_rx_n_80),
        .\i[2][2]_36 (\i[2][2]_36 ),
        .i_wdata(i_wdata),
        .n_in_v_reg(n_in_v_reg),
        .n_in_v_reg_reg(dor_n2s),
        .n_in_v_reg_reg_0(n_in_v_reg_reg_0),
        .n_msg(n_msg),
        .o_empty_reg(dor_w2s),
        .o_empty_reg_0(o_empty_reg),
        .o_empty_reg_1(o_empty_reg_0),
        .o_empty_reg_2(o_empty_reg_1),
        .o_empty_reg_3(o_empty_reg_2),
        .o_empty_reg_4(o_empty_reg_3),
        .o_empty_reg_5(o_empty_reg_4),
        .o_empty_reg_6(o_empty_reg_5),
        .o_empty_reg_7(o_empty_reg_6),
        .o_empty_reg_8(o_empty_reg_7),
        .rst(rst),
        .s_msg(s_msg),
        .\s_out_data_reg_reg[31] (\s_out_data_reg_reg[31]_2 ),
        .\s_out_x_reg[0]_i_2__4 (\s_out_x_reg[0]_i_2__4 ),
        .\s_out_x_reg_reg[1] (\s_out_x_reg_reg[1]_0 ),
        .\s_out_y_reg_reg[1] (\s_out_y_reg_reg[1]_1 ),
        .s_v3_out(\dor_credit_inst/s_v3_out ),
        .\ys[2].xs[1].noc_if_inst_east\.vc_target (\ys[2].xs[1].noc_if_inst_east\.vc_target ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
