// Seed: 3298545324
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_22;
  id_23(
      .id_0(1), .id_1(1 == id_8 << id_2), .id_2(1'b0 / id_6), .id_3(1), .id_4(id_19), .id_5(id_12)
  );
endmodule
module module_1 (
    inout tri0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input supply0 id_8,
    output wor id_9,
    output wor id_10,
    output supply0 id_11,
    output wor id_12,
    input wor id_13
    , id_16,
    input wire id_14
);
  wire id_17;
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16
  );
  always begin
    id_1 = id_8;
  end
endmodule
