# Assignments of Physical Design for Nanometer ICs
- Term: Spring 2017
- Lecturer: [Prof. Yao-Wen Chang](http://cc.ee.ntu.edu.tw/~ywchang/)

## HW1: Fiduccia-Mattheyses heuristic for Solving 2-Way, Balanced Partitioning
- [Design and Implementation of Move-Based Heuristics for VLSI Hypergraph Partitioning](http://web.eecs.umich.edu/~imarkov/pubs/jour/j004.pdf)

## HW2: B\*-Tree with Fast-SA for Solving Fixed-Outline Floorplan Problem
- [B\*-Trees: A New Representation for Non-Slicing Floorplans](http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=855354)
- [Modern Floorplanning Based on Fast Simulated Annealing](http://cc.ee.ntu.edu.tw/~ywchang/Papers/ispd05-floorplanning.pdf)

## HW3: Abacus-Based Legalizer for Solving Single-Cell Height Legalization
- [Abacus: Fast legalization of standard cell circuits with minimal movement](http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5642689)
-  [Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization](http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5642689)

## HW4: Steiner-Tree Construction
- [Efficient Steiner Tree Construction Based on Spanning Graphs](http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1291582)
