FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.3-S013 (v16-3-85Y) 7/19/2010}
"PAGE_NUMBER" = 1;
0"NC";
1"OUT*";
2"IN*";
3"OUT";
4"IN";
%"INPORT"
"1","(400,-650)","0","standard","I1";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"SYNONYM"
"1","(1250,-650)","0","standard","I10";
;
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"4;
"A\NWC\NAC"3;
%"SYNONYM"
"1","(1250,-1100)","0","standard","I11";
;
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"2;
"A\NWC\NAC"1;
%"INPORT"
"1","(400,-1100)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"OUTPORT"
"1","(2550,-650)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(2550,-1100)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
END.
