architecture:
  # ============================================================
  # Architecture Description
  # ============================================================
  version: 0.3
  subtree:
    - name: system
      local:
        - name: DRAM
          class: DRAM
          attributes:
            type: LPDDR4
            width: 64
            block-size: 4
            word-bits: 16
      subtree:
        - name: sram1
          attributes:
            technology: 45nm
          local:
            - name: shared_glb_left
              class: smartbuffer_SRAM
              attributes:
                memory_depth: 16384
                memory_width: 128
                n_banks: 32
                block-size: 4
                word-bits: 16
                read_bandwidth: 16
                write_bandwidth: 16
          subtree:
          - name: sram2
            attributes:
              technology: 45nm
            local:
              - name: shared_glb_right
                class: smartbuffer_SRAM
                attributes:
                  memory_depth: 16384
                  memory_width: 128
                  n_banks: 32
                  block-size: 4
                  word-bits: 16
                  read_bandwidth: 16
                  write_bandwidth: 16
            subtree:
            - name: PE[0..127]
              local:
                - name: mac
                  class: intmac
                  #class: fft_mac
                  attributes:
                    datawidth: 16
                    meshX : 16
                    type: fft
                    latency: 15ns
                # input and output registers for the mac unit
                - name: weight_reg
                  class: reg_storage
                  attributes:
                    depth: 1
                    width: 16           # width in bits
                    meshX: 16
                - name: input_activation_reg
                  class: reg_storage
                  attributes:
                    depth: 1
                    width: 16           # width in bits
                    meshX: 16
                - name: output_activation_reg
                  class: reg_storage
                  attributes:
                    depth: 1
                    width: 16           # width in bits
                    meshX: 16
