$date
	Mon Jan 26 00:28:35 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_edge_detector $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$var reg 1 # signal $end
$scope module DUT $end
$var wire 1 " in_clock $end
$var wire 1 # in_signal $end
$var wire 1 ! out_strobe $end
$var reg 1 $ past $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1"
#7
1!
1#
#10
0"
#12
0!
0#
#15
1"
#20
0"
#22
1!
1#
#25
0!
1$
1"
#30
0"
#32
