module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic [id_1 : id_1] id_3 (
      .id_1(1'b0),
      .id_2(id_2 >= id_4),
      .id_2(id_1)
  );
endmodule
