# This script segment is generated automatically by AutoPilot

set id 1
set name conv2d_mac_muladdbkb
set corename simcore_mac
set op mac
set stage_num 1
set max_latency -1
set registered_input 1
set in0_width 8
set in0_signed 1
set in1_width 8
set in1_signed 1
set in2_width 16
set in2_signed 0
set out_width 16
set exp i0*i1+i2
set arg_lists {i0 {8 1 +} i1 {8 1 +} m {16 1 +} i2 {16 0 +} p {16 1 +} c_reg {1} rnd {0} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mac] == "ap_gen_simcore_mac"} {
eval "ap_gen_simcore_mac { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    in2_width ${in2_width} \
    in2_signed ${in2_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mac, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mac
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    in2_width ${in2_width} \
    in2_signed ${in2_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name res \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename res \
    op interface \
    ports { res_address0 { O 4 vector } res_ce0 { O 1 bit } res_we0 { O 1 bit } res_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name a_0_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_0_0 \
    op interface \
    ports { a_0_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name a_0_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_0_1 \
    op interface \
    ports { a_0_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name a_0_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_0_2 \
    op interface \
    ports { a_0_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name a_0_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_0_3 \
    op interface \
    ports { a_0_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name a_0_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_0_4 \
    op interface \
    ports { a_0_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name a_1_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_1_0 \
    op interface \
    ports { a_1_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name a_1_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_1_1 \
    op interface \
    ports { a_1_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name a_1_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_1_2 \
    op interface \
    ports { a_1_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name a_1_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_1_3 \
    op interface \
    ports { a_1_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name a_1_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_1_4 \
    op interface \
    ports { a_1_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name a_2_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_2_0 \
    op interface \
    ports { a_2_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name a_2_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_2_1 \
    op interface \
    ports { a_2_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name a_2_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_2_2 \
    op interface \
    ports { a_2_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name a_2_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_2_3 \
    op interface \
    ports { a_2_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name a_2_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_2_4 \
    op interface \
    ports { a_2_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name a_3_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_3_0 \
    op interface \
    ports { a_3_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name a_3_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_3_1 \
    op interface \
    ports { a_3_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name a_3_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_3_2 \
    op interface \
    ports { a_3_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name a_3_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_3_3 \
    op interface \
    ports { a_3_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name a_3_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_3_4 \
    op interface \
    ports { a_3_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name a_4_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_4_0 \
    op interface \
    ports { a_4_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name a_4_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_4_1 \
    op interface \
    ports { a_4_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name a_4_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_4_2 \
    op interface \
    ports { a_4_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name a_4_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_4_3 \
    op interface \
    ports { a_4_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name a_4_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_4_4 \
    op interface \
    ports { a_4_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name b_0_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_0 \
    op interface \
    ports { b_0_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name b_0_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_1 \
    op interface \
    ports { b_0_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name b_0_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_2 \
    op interface \
    ports { b_0_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name b_1_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_0 \
    op interface \
    ports { b_1_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name b_1_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_1 \
    op interface \
    ports { b_1_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name b_1_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_2 \
    op interface \
    ports { b_1_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name b_2_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_0 \
    op interface \
    ports { b_2_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name b_2_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_1 \
    op interface \
    ports { b_2_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name b_2_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_2 \
    op interface \
    ports { b_2_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


