/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:54:02 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_dsp_cfg0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:35p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_DSP_CFG0_H__
#define BCHP_AUD_DSP_CFG0_H__

/***************************************************************************
 *AUD_DSP_CFG0 - Audio DSP Configuration Registers 0
 ***************************************************************************/
#define BCHP_AUD_DSP_CFG0_MASTER_IT_POINTER      0x00603000 /* Master Index Table Pointer (Primary) */
#define BCHP_AUD_DSP_CFG0_MASTER_IT_POINTER2     0x00603004 /* Master Index Table Pointer (Secondary) */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0 0x00603020 /* Input, Context, and Timebase Select - Context 0 */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT0         0x00603024 /* AV Offset - Context 0 */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT0        0x00603028 /* PVR Offset - Context 0 */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT0     0x0060302c /* Decode Offset - Context 0 */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT0 0x00603030 /* TSM Upper Threshold - Context 0 */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT0 0x00603034 /* TSM ST/GA Thresholds - Context 0 */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT0 0x00603038 /* TSM Discard Threshold - Context 0 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0     0x0060303c /* FMM buffer Configuration 0 - Context 0 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0     0x00603040 /* FMM buffer Configuration 1 - Context 0 */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0          0x00603044 /* FMM Destination Blocks - Context 0 */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0           0x00603048 /* Algorithm ID - Context 0 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0 0x0060304c /* Decode Control Register 0 - Context 0 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0 0x00603050 /* Decode Control Register 1 - Context 0 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0 0x00603054 /* Decode Control Register 2 - Context 0 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0 0x00603058 /* Decode Control Register 3 - Context 0 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0 0x0060305c /* Decode Control Register 4 - Context 0 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT0 0x00603060 /* Decode Control Register 5 - Context 0 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0 0x00603064 /* Delayed Ring Buffer Configuration 0 - Context 0 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0 0x00603068 /* Delayed Ring Buffer Configuration 1 - Context 0 */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0        0x0060306c /* Sampling Rate Conversion Configuration Register - Context 0 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0 0x00603070 /* Post Processing Configuration Branch 0 - Context 0 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0 0x00603074 /* Post Processing Configuration Branch 1 - Context 0 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0 0x00603078 /* Post Processing Configuration Branch 2 - Context 0 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0 0x0060307c /* Post Processing Configuration Branch 3 - Context 0 */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT0 0x00603080 /* TSM Transition Threshold - Context 0 */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0          0x00603084 /* PTS Type - Context 0 */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT0     0x00603088 /* PTS to STC Phase - Context 0 */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0      0x0060308c /* TSM Log Control - Context 0 */
#define BCHP_AUD_DSP_CFG0_PTS_CXT0               0x00603090 /* PTS Value - Context 0 */
#define BCHP_AUD_DSP_CFG0_STC_CXT0               0x00603094 /* STC Value - Context 0 */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT0        0x00603098 /* PCR Offset - Context 0 */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0        0x0060309c /* TSM Status - Context 0 */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT0   0x006030a0 /* TSM Wait Period - Context 0 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0 0x006030a4 /* Stream Info Register 0 - Context 0 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0 0x006030a8 /* Stream Info Register 1 - Context 0 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0 0x006030ac /* Stream Info Register 2 - Context 0 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0 0x006030b0 /* Stream Info Register 3 - Context 0 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0 0x006030b4 /* Stream Info Register 4 - Context 0 */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT0         0x006030b8 /* DSP Heartbeat Counter - Context 0 */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT0  0x006030bc /* SPDIF parser SDRAM Pointer - Context 0 */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1 0x006030c0 /* Input, Context, and Timebase Select - Context 1 */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT1         0x006030c4 /* AV Offset - Context 1 */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT1        0x006030c8 /* PVR Offset - Context 1 */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT1     0x006030cc /* Decode Offset - Context 1 */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT1 0x006030d0 /* TSM Upper Threshold - Context 1 */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT1 0x006030d4 /* TSM ST/GA Thresholds - Context 1 */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT1 0x006030d8 /* TSM Discard Threshold - Context 1 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1     0x006030dc /* FMM buffer Configuration 0 - Context 1 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1     0x006030e0 /* FMM buffer Configuration 1 - Context 1 */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1          0x006030e4 /* FMM Destination Blocks - Context 1 */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1           0x006030e8 /* Algorithm ID - Context 1 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1 0x006030ec /* Decode Control Register 0 - Context 1 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1 0x006030f0 /* Decode Control Register 1 - Context 1 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1 0x006030f4 /* Decode Control Register 2 - Context 1 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1 0x006030f8 /* Decode Control Register 3 - Context 1 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1 0x006030fc /* Decode Control Register 4 - Context 1 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT1 0x00603100 /* Decode Control Register 5 - Context 1 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1 0x00603104 /* Delayed Ring Buffer Configuration 0 - Context 1 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1 0x00603108 /* Delayed Ring Buffer Configuration 1 - Context 1 */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1        0x0060310c /* Sampling Rate Conversion Configuration Register - Context 1 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1 0x00603110 /* Post Processing Configuration Branch 0 - Context 1 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1 0x00603114 /* Post Processing Configuration Branch 1 - Context 1 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1 0x00603118 /* Post Processing Configuration Branch 2 - Context 1 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1 0x0060311c /* Post Processing Configuration Branch 3 - Context 1 */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT1 0x00603120 /* TSM Transition Threshold - Context 1 */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1          0x00603124 /* PTS Type - Context 1 */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT1     0x00603128 /* PTS to STC Phase - Context 1 */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1      0x0060312c /* TSM Log Control - Context 1 */
#define BCHP_AUD_DSP_CFG0_PTS_CXT1               0x00603130 /* PTS Value - Context 1 */
#define BCHP_AUD_DSP_CFG0_STC_CXT1               0x00603134 /* STC Value - Context 1 */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT1        0x00603138 /* PCR Offset - Context 1 */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1        0x0060313c /* TSM Status - Context 1 */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT1   0x00603140 /* TSM Wait Period - Context 1 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1 0x00603144 /* Stream Info Register 0 - Context 1 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1 0x00603148 /* Stream Info Register 1 - Context 1 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1 0x0060314c /* Stream Info Register 2 - Context 1 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1 0x00603150 /* Stream Info Register 3 - Context 1 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1 0x00603154 /* Stream Info Register 4 - Context 1 */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT1         0x00603158 /* DSP Heartbeat Counter - Context 1 */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT1  0x0060315c /* SPDIF parser SDRAM Pointer - Context 1 */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2 0x00603160 /* Input, Context, and Timebase Select - Context 2 */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT2         0x00603164 /* AV Offset - Context 2 */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT2        0x00603168 /* PVR Offset - Context 2 */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT2     0x0060316c /* Decode Offset - Context 2 */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT2 0x00603170 /* TSM Upper Threshold - Context 2 */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT2 0x00603174 /* TSM ST/GA Thresholds - Context 2 */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT2 0x00603178 /* TSM Discard Threshold - Context 2 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2     0x0060317c /* FMM buffer Configuration 0 - Context 2 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2     0x00603180 /* FMM buffer Configuration 1 - Context 2 */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2          0x00603184 /* FMM Destination Blocks - Context 2 */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2           0x00603188 /* Algorithm ID - Context 2 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2 0x0060318c /* Decode Control Register 0 - Context 2 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2 0x00603190 /* Decode Control Register 1 - Context 2 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2 0x00603194 /* Decode Control Register 2 - Context 2 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2 0x00603198 /* Decode Control Register 3 - Context 2 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2 0x0060319c /* Decode Control Register 4 - Context 2 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT2 0x006031a0 /* Decode Control Register 5 - Context 2 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2 0x006031a4 /* Delayed Ring Buffer Configuration 0 - Context 2 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2 0x006031a8 /* Delayed Ring Buffer Configuration 1 - Context 2 */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2        0x006031ac /* Sampling Rate Conversion Configuration Register - Context 2 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2 0x006031b0 /* Post Processing Configuration Branch 0 - Context 2 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2 0x006031b4 /* Post Processing Configuration Branch 1 - Context 2 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2 0x006031b8 /* Post Processing Configuration Branch 2 - Context 2 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2 0x006031bc /* Post Processing Configuration Branch 3 - Context 2 */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT2 0x006031c0 /* TSM Transition Threshold - Context 2 */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2          0x006031c4 /* PTS Type - Context 2 */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT2     0x006031c8 /* PTS to STC Phase - Context 2 */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2      0x006031cc /* TSM Log Control - Context 2 */
#define BCHP_AUD_DSP_CFG0_PTS_CXT2               0x006031d0 /* PTS Value - Context 2 */
#define BCHP_AUD_DSP_CFG0_STC_CXT2               0x006031d4 /* STC Value - Context 2 */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT2        0x006031d8 /* PCR Offset - Context 2 */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2        0x006031dc /* TSM Status - Context 2 */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT2   0x006031e0 /* TSM Wait Period - Context 2 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2 0x006031e4 /* Stream Info Register 0 - Context 2 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2 0x006031e8 /* Stream Info Register 1 - Context 2 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2 0x006031ec /* Stream Info Register 2 - Context 2 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2 0x006031f0 /* Stream Info Register 3 - Context 2 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2 0x006031f4 /* Stream Info Register 4 - Context 2 */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT2         0x006031f8 /* DSP Heartbeat Counter - Context 2 */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT2  0x006031fc /* SPDIF parser SDRAM Pointer - Context 2 */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3 0x00603200 /* Input, Context, and Timebase Select - Context 3 */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT3         0x00603204 /* AV Offset - Context 3 */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT3        0x00603208 /* PVR Offset - Context 3 */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT3     0x0060320c /* Decode Offset - Context 3 */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT3 0x00603210 /* TSM Upper Threshold - Context 3 */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT3 0x00603214 /* TSM ST/GA Thresholds - Context 3 */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT3 0x00603218 /* TSM Discard Threshold - Context 3 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3     0x0060321c /* FMM buffer Configuration 0 - Context 3 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3     0x00603220 /* FMM buffer Configuration 1 - Context 3 */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3          0x00603224 /* FMM Destination Blocks - Context 3 */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3           0x00603228 /* Algorithm ID - Context 3 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3 0x0060322c /* Decode Control Register 0 - Context 3 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3 0x00603230 /* Decode Control Register 1 - Context 3 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3 0x00603234 /* Decode Control Register 2 - Context 3 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3 0x00603238 /* Decode Control Register 3 - Context 3 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3 0x0060323c /* Decode Control Register 4 - Context 3 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT3 0x00603240 /* Decode Control Register 5 - Context 3 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3 0x00603244 /* Delayed Ring Buffer Configuration 0 - Context 3 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3 0x00603248 /* Delayed Ring Buffer Configuration 1 - Context 3 */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3        0x0060324c /* Sampling Rate Conversion Configuration Register - Context 3 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3 0x00603250 /* Post Processing Configuration Branch 0 - Context 3 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3 0x00603254 /* Post Processing Configuration Branch 1 - Context 3 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3 0x00603258 /* Post Processing Configuration Branch 2 - Context 3 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3 0x0060325c /* Post Processing Configuration Branch 3 - Context 3 */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT3 0x00603260 /* TSM Transition Threshold - Context 3 */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3          0x00603264 /* PTS Type - Context 3 */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT3     0x00603268 /* PTS to STC Phase - Context 3 */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3      0x0060326c /* TSM Log Control - Context 3 */
#define BCHP_AUD_DSP_CFG0_PTS_CXT3               0x00603270 /* PTS Value - Context 3 */
#define BCHP_AUD_DSP_CFG0_STC_CXT3               0x00603274 /* STC Value - Context 3 */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT3        0x00603278 /* PCR Offset - Context 3 */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3        0x0060327c /* TSM Status - Context 3 */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT3   0x00603280 /* TSM Wait Period - Context 3 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3 0x00603284 /* Stream Info Register 0 - Context 3 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3 0x00603288 /* Stream Info Register 1 - Context 3 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3 0x0060328c /* Stream Info Register 2 - Context 3 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3 0x00603290 /* Stream Info Register 3 - Context 3 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3 0x00603294 /* Stream Info Register 4 - Context 3 */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT3         0x00603298 /* DSP Heartbeat Counter - Context 3 */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT3  0x0060329c /* SPDIF parser SDRAM Pointer - Context 3 */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4 0x006032a0 /* Input, Context, and Timebase Select - Context 4 */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT4         0x006032a4 /* AV Offset - Context 4 */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT4        0x006032a8 /* PVR Offset - Context 4 */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT4     0x006032ac /* Decode Offset - Context 4 */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT4 0x006032b0 /* TSM Upper Threshold - Context 4 */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT4 0x006032b4 /* TSM ST/GA Thresholds - Context 4 */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT4 0x006032b8 /* TSM Discard Threshold - Context 4 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4     0x006032bc /* FMM buffer Configuration 0 - Context 4 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4     0x006032c0 /* FMM buffer Configuration 1 - Context 4 */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4          0x006032c4 /* FMM Destination Blocks - Context 4 */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4           0x006032c8 /* Algorithm ID - Context 4 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4 0x006032cc /* Decode Control Register 0 - Context 4 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4 0x006032d0 /* Decode Control Register 1 - Context 4 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4 0x006032d4 /* Decode Control Register 2 - Context 4 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4 0x006032d8 /* Decode Control Register 3 - Context 4 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4 0x006032dc /* Decode Control Register 4 - Context 4 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT4 0x006032e0 /* Decode Control Register 5 - Context 4 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4 0x006032e4 /* Delayed Ring Buffer Configuration 0 - Context 4 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4 0x006032e8 /* Delayed Ring Buffer Configuration 1 - Context 4 */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4        0x006032ec /* Sampling Rate Conversion Configuration Register - Context 4 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4 0x006032f0 /* Post Processing Configuration Branch 0 - Context 4 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4 0x006032f4 /* Post Processing Configuration Branch 1 - Context 4 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4 0x006032f8 /* Post Processing Configuration Branch 2 - Context 4 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4 0x006032fc /* Post Processing Configuration Branch 3 - Context 4 */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT4 0x00603300 /* TSM Transition Threshold - Context 4 */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4          0x00603304 /* PTS Type - Context 4 */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT4     0x00603308 /* PTS to STC Phase - Context 4 */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4      0x0060330c /* TSM Log Control - Context 4 */
#define BCHP_AUD_DSP_CFG0_PTS_CXT4               0x00603310 /* PTS Value - Context 4 */
#define BCHP_AUD_DSP_CFG0_STC_CXT4               0x00603314 /* STC Value - Context 4 */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT4        0x00603318 /* PCR Offset - Context 4 */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4        0x0060331c /* TSM Status - Context 4 */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT4   0x00603320 /* TSM Wait Period - Context 4 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4 0x00603324 /* Stream Info Register 0 - Context 4 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4 0x00603328 /* Stream Info Register 1 - Context 4 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4 0x0060332c /* Stream Info Register 2 - Context 4 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4 0x00603330 /* Stream Info Register 3 - Context 4 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4 0x00603334 /* Stream Info Register 4 - Context 4 */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT4         0x00603338 /* DSP Heartbeat Counter - Context 4 */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT4  0x0060333c /* SPDIF parser SDRAM Pointer - Context 4 */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5 0x00603340 /* Input, Context, and Timebase Select - Context 5 */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT5         0x00603344 /* AV Offset - Context 5 */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT5        0x00603348 /* PVR Offset - Context 5 */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT5     0x0060334c /* Decode Offset - Context 5 */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT5 0x00603350 /* TSM Upper Threshold - Context 5 */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT5 0x00603354 /* TSM ST/GA Thresholds - Context 5 */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT5 0x00603358 /* TSM Discard Threshold - Context 5 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5     0x0060335c /* FMM buffer Configuration 0 - Context 5 */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5     0x00603360 /* FMM buffer Configuration 1 - Context 5 */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5          0x00603364 /* FMM Destination Blocks - Context 5 */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5           0x00603368 /* Algorithm ID - Context 5 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5 0x0060336c /* Decode Control Register 0 - Context 5 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5 0x00603370 /* Decode Control Register 1 - Context 5 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5 0x00603374 /* Decode Control Register 2 - Context 5 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5 0x00603378 /* Decode Control Register 3 - Context 5 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5 0x0060337c /* Decode Control Register 4 - Context 5 */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT5 0x00603380 /* Decode Control Register 5 - Context 5 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5 0x00603384 /* Delayed Ring Buffer Configuration 0 - Context 5 */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5 0x00603388 /* Delayed Ring Buffer Configuration 1 - Context 5 */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5        0x0060338c /* Sampling Rate Conversion Configuration Register - Context 5 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5 0x00603390 /* Post Processing Configuration Branch 0 - Context 5 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5 0x00603394 /* Post Processing Configuration Branch 1 - Context 5 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5 0x00603398 /* Post Processing Configuration Branch 2 - Context 5 */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5 0x0060339c /* Post Processing Configuration Branch 3 - Context 5 */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT5 0x006033a0 /* TSM Transition Threshold - Context 5 */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5          0x006033a4 /* PTS Type - Context 5 */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT5     0x006033a8 /* PTS to STC Phase - Context 5 */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5      0x006033ac /* TSM Log Control - Context 5 */
#define BCHP_AUD_DSP_CFG0_PTS_CXT5               0x006033b0 /* PTS Value - Context 5 */
#define BCHP_AUD_DSP_CFG0_STC_CXT5               0x006033b4 /* STC Value - Context 5 */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT5        0x006033b8 /* PCR Offset - Context 5 */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5        0x006033bc /* TSM Status - Context 5 */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT5   0x006033c0 /* TSM Wait Period - Context 5 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5 0x006033c4 /* Stream Info Register 0 - Context 5 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5 0x006033c8 /* Stream Info Register 1 - Context 5 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5 0x006033cc /* Stream Info Register 2 - Context 5 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5 0x006033d0 /* Stream Info Register 3 - Context 5 */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5 0x006033d4 /* Stream Info Register 4 - Context 5 */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT5         0x006033d8 /* DSP Heartbeat Counter - Context 5 */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT5  0x006033dc /* SPDIF parser SDRAM Pointer - Context 5 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_0       0x006033e0 /* Base Address for FIFO 0 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_0        0x006033e4 /* End Address for FIFO 0 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_0       0x006033e8 /* Write Pointer for FIFO 0 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_0        0x006033ec /* Read Pointer for FIFO 0 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_1       0x006033f0 /* Base Address for FIFO 1 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_1        0x006033f4 /* End Address for FIFO 1 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_1       0x006033f8 /* Write Pointer for FIFO 1 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_1        0x006033fc /* Read Pointer for FIFO 1 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_2       0x00603400 /* Base Address for FIFO 2 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_2        0x00603404 /* End Address for FIFO 2 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_2       0x00603408 /* Write Pointer for FIFO 2 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_2        0x0060340c /* Read Pointer for FIFO 2 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_3       0x00603410 /* Base Address for FIFO 3 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_3        0x00603414 /* End Address for FIFO 3 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_3       0x00603418 /* Write Pointer for FIFO 3 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_3        0x0060341c /* Read Pointer for FIFO 3 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_4       0x00603420 /* Base Address for FIFO 4 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_4        0x00603424 /* End Address for FIFO 4 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_4       0x00603428 /* Write Pointer for FIFO 4 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_4        0x0060342c /* Read Pointer for FIFO 4 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_5       0x00603430 /* Base Address for FIFO 5 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_5        0x00603434 /* End Address for FIFO 5 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_5       0x00603438 /* Write Pointer for FIFO 5 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_5        0x0060343c /* Read Pointer for FIFO 5 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_6       0x00603440 /* Base Address for FIFO 6 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_6        0x00603444 /* End Address for FIFO 6 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_6       0x00603448 /* Write Pointer for FIFO 6 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_6        0x0060344c /* Read Pointer for FIFO 6 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_7       0x00603450 /* Base Address for FIFO 7 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_7        0x00603454 /* End Address for FIFO 7 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_7       0x00603458 /* Write Pointer for FIFO 7 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_7        0x0060345c /* Read Pointer for FIFO 7 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_8       0x00603460 /* Base Address for FIFO 8 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_8        0x00603464 /* End Address for FIFO 8 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_8       0x00603468 /* Write Pointer for FIFO 8 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_8        0x0060346c /* Read Pointer for FIFO 8 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_9       0x00603470 /* Base Address for FIFO 9 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_9        0x00603474 /* End Address for FIFO 9 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_9       0x00603478 /* Write Pointer for FIFO 9 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_9        0x0060347c /* Read Pointer for FIFO 9 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_10      0x00603480 /* Base Address for FIFO 10 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_10       0x00603484 /* End Address for FIFO 10 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_10      0x00603488 /* Write Pointer for FIFO 10 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_10       0x0060348c /* Read Pointer for FIFO 10 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_11      0x00603490 /* Base Address for FIFO 11 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_11       0x00603494 /* End Address for FIFO 11 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_11      0x00603498 /* Write Pointer for FIFO 11 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_11       0x0060349c /* Read Pointer for FIFO 11 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_12      0x006034a0 /* Base Address for FIFO 12 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_12       0x006034a4 /* End Address for FIFO 12 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_12      0x006034a8 /* Write Pointer for FIFO 12 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_12       0x006034ac /* Read Pointer for FIFO 12 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_13      0x006034b0 /* Base Address for FIFO 13 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_13       0x006034b4 /* End Address for FIFO 13 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_13      0x006034b8 /* Write Pointer for FIFO 13 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_13       0x006034bc /* Read Pointer for FIFO 13 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_14      0x006034c0 /* Base Address for FIFO 14 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_14       0x006034c4 /* End Address for FIFO 14 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_14      0x006034c8 /* Write Pointer for FIFO 14 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_14       0x006034cc /* Read Pointer for FIFO 14 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_15      0x006034d0 /* Base Address for FIFO 15 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_15       0x006034d4 /* End Address for FIFO 15 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_15      0x006034d8 /* Write Pointer for FIFO 15 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_15       0x006034dc /* Read Pointer for FIFO 15 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_16      0x006034e0 /* Base Address for FIFO 16 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_16       0x006034e4 /* End Address for FIFO 16 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_16      0x006034e8 /* Write Pointer for FIFO 16 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_16       0x006034ec /* Read Pointer for FIFO 16 */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_17      0x006034f0 /* Base Address for FIFO 17 */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_17       0x006034f4 /* End Address for FIFO 17 */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_17      0x006034f8 /* Write Pointer for FIFO 17 */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_17       0x006034fc /* Read Pointer for FIFO 17 */

/***************************************************************************
 *MASTER_IT_POINTER - Master Index Table Pointer (Primary)
 ***************************************************************************/
/* AUD_DSP_CFG0 :: MASTER_IT_POINTER :: MASTER_INDEX_TABLE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_MASTER_IT_POINTER_MASTER_INDEX_TABLE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_MASTER_IT_POINTER_MASTER_INDEX_TABLE_PTR_SHIFT 0

/***************************************************************************
 *MASTER_IT_POINTER2 - Master Index Table Pointer (Secondary)
 ***************************************************************************/
/* AUD_DSP_CFG0 :: MASTER_IT_POINTER2 :: MASTER_INDEX_TABLE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_MASTER_IT_POINTER2_MASTER_INDEX_TABLE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_MASTER_IT_POINTER2_MASTER_INDEX_TABLE_PTR_SHIFT 0

/***************************************************************************
 *SW_UNDEFINED_HOST%i - Reserved Register 0..5
 ***************************************************************************/
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_HOSTi_ARRAY_BASE            0x00603008
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_HOSTi_ARRAY_START           0
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_HOSTi_ARRAY_END             5
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_HOSTi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *SW_UNDEFINED_HOST%i - Reserved Register 0..5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SW_UNDEFINED_HOSTi :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_HOSTi_SW_UNDEFINED_MASK     0xffffffff
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_HOSTi_SW_UNDEFINED_SHIFT    0


/***************************************************************************
 *RAVE_TIMEBASE_SEL_CXT0 - Input, Context, and Timebase Select - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT0 :: SW_UNDEFINED [31:17] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_SW_UNDEFINED_MASK 0xfffe0000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_SW_UNDEFINED_SHIFT 17

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT0 :: STC_INCR_RATE [16:16] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_STC_INCR_RATE_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_STC_INCR_RATE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_STC_INCR_RATE_Is_45_kHz 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_STC_INCR_RATE_Is_27_MHz 1

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT0 :: TIMEBASE_SEL [15:12] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_TIMEBASE_SEL_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_TIMEBASE_SEL_SHIFT 12
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_TIMEBASE_SEL_STC_0 0

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT0 :: RAVE_CTXT_SEL [11:08] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_RAVE_CTXT_SEL_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_RAVE_CTXT_SEL_SHIFT 8

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT0 :: AUD_MODULE_ID [07:04] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_AUD_MODULE_ID_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_AUD_MODULE_ID_SHIFT 4

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT0 :: AUD_INPUT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_AUD_INPUT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_AUD_INPUT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_AUD_INPUT_TYPE_RAVE_Module 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_AUD_INPUT_TYPE_FMM_Module 1
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT0_AUD_INPUT_TYPE_RESERVED 15

/***************************************************************************
 *AV_OFFSET_CXT0 - AV Offset - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: AV_OFFSET_CXT0 :: AV_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT0_AV_OFFSET_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT0_AV_OFFSET_SHIFT           0

/***************************************************************************
 *PVR_OFFSET_CXT0 - PVR Offset - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PVR_OFFSET_CXT0 :: PVR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT0_PVR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT0_PVR_OFFSET_SHIFT         0

/***************************************************************************
 *DECODE_OFFSET_CXT0 - Decode Offset - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DECODE_OFFSET_CXT0 :: DECODE_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT0_DECODE_OFFSET_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT0_DECODE_OFFSET_SHIFT   0

/***************************************************************************
 *TSM_UPPER_THRESHOLD_CXT0 - TSM Upper Threshold - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_UPPER_THRESHOLD_CXT0 :: TSM_UPPER_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT0_TSM_UPPER_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT0_TSM_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_ST_GA_THRESHOLD_CXT0 - TSM ST/GA Thresholds - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT0 :: TSM_SL_THRESHOLD [31:16] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT0_TSM_SL_THRESHOLD_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT0_TSM_SL_THRESHOLD_SHIFT 16

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT0 :: TSM_GA_THRESHOLD [15:08] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT0_TSM_GA_THRESHOLD_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT0_TSM_GA_THRESHOLD_SHIFT 8

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT0 :: TSM_ST_THRESHOLD [07:00] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT0_TSM_ST_THRESHOLD_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT0_TSM_ST_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_DISCARD_THRESHOLD_CXT0 - TSM Discard Threshold - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_DISCARD_THRESHOLD_CXT0 :: TSM_DISCARD_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT0_TSM_DISCARD_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT0_TSM_DISCARD_THRESHOLD_SHIFT 0

/***************************************************************************
 *FMM_BUFF_CFG0_CXT0 - FMM buffer Configuration 0 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: LARGE_BUFFER [31:31] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_LARGE_BUFFER_MASK     0x80000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_LARGE_BUFFER_SHIFT    31

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: SW_UNDEFINED [30:30] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_SW_UNDEFINED_MASK     0x40000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_SW_UNDEFINED_SHIFT    30

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_LFE_BUF_ID [29:26] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LFE_BUF_ID_MASK    0x3c000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LFE_BUF_ID_SHIFT   26

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_LFE_EN [25:25] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LFE_EN_MASK        0x02000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LFE_EN_SHIFT       25
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LFE_EN_Disabled    0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LFE_EN_Enabled     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_C_BUF_ID [24:21] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_C_BUF_ID_MASK      0x01e00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_C_BUF_ID_SHIFT     21

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_C_EN [20:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_C_EN_MASK          0x00100000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_C_EN_SHIFT         20
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_C_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_C_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_RS_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_RS_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_RS_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_RS_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_RS_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_RS_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_RS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_RS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_LS_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LS_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LS_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_LS_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LS_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LS_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_LS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_R_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_R_BUF_ID_MASK      0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_R_BUF_ID_SHIFT     6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_R_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_R_EN_MASK          0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_R_EN_SHIFT         5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_R_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_R_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_L_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_L_BUF_ID_MASK      0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_L_BUF_ID_SHIFT     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT0 :: CH_L_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_L_EN_MASK          0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_L_EN_SHIFT         0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_L_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT0_CH_L_EN_Enabled       1

/***************************************************************************
 *FMM_BUFF_CFG1_CXT0 - FMM buffer Configuration 1 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT0 :: SW_UNDEFINED [31:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_SW_UNDEFINED_MASK     0xfff00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_SW_UNDEFINED_SHIFT    20

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT0 :: CH_RD_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RD_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RD_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT0 :: CH_RD_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RD_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RD_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT0 :: CH_LD_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LD_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LD_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT0 :: CH_LD_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LD_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LD_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT0 :: CH_RR_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RR_BUF_ID_MASK     0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RR_BUF_ID_SHIFT    6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT0 :: CH_RR_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RR_EN_MASK         0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RR_EN_SHIFT        5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_RR_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT0 :: CH_LR_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LR_BUF_ID_MASK     0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LR_BUF_ID_SHIFT    1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT0 :: CH_LR_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LR_EN_MASK         0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LR_EN_SHIFT        0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT0_CH_LR_EN_Enabled      1

/***************************************************************************
 *FMM_DEST_CXT0 - FMM Destination Blocks - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_DEST_CXT0 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: FMM_DEST_CXT0 :: PLL3 [07:07] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL3_MASK                  0x00000080
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL3_SHIFT                 7
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL3_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL3_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT0 :: PLL2 [06:06] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL2_MASK                  0x00000040
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL2_SHIFT                 6
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL2_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL2_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT0 :: PLL1 [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL1_MASK                  0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL1_SHIFT                 5
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT0 :: PLL0 [04:04] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL0_MASK                  0x00000010
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL0_SHIFT                 4
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_PLL0_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT0 :: SPDIF1 [03:03] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SPDIF1_MASK                0x00000008
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SPDIF1_SHIFT               3
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SPDIF1_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SPDIF1_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT0 :: SPDIF0 [02:02] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SPDIF0_MASK                0x00000004
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SPDIF0_SHIFT               2
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SPDIF0_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_SPDIF0_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT0 :: DAC1 [01:01] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_DAC1_MASK                  0x00000002
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_DAC1_SHIFT                 1
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_DAC1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_DAC1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT0 :: DAC0 [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_DAC0_MASK                  0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_DAC0_SHIFT                 0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_DAC0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT0_DAC0_Enabled               1

/***************************************************************************
 *ALGO_ID_CXT0 - Algorithm ID - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_SW_UNDEFINED_MASK           0xf8000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_SW_UNDEFINED_SHIFT          27

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ENC_CDB_INT_RATE [26:25] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_CDB_INT_RATE_MASK       0x06000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_CDB_INT_RATE_SHIFT      25
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_CDB_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_CDB_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_CDB_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_CDB_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ENC_PCM_INT_RATE [24:23] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_PCM_INT_RATE_MASK       0x01800000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_PCM_INT_RATE_SHIFT      23
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_PCM_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_PCM_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_PCM_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_PCM_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ENC_INTERLEAVE_C_LFE [22:22] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_INTERLEAVE_C_LFE_MASK   0x00400000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_INTERLEAVE_C_LFE_SHIFT  22

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ENC_INTERLEAVE_SL_SR [21:21] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_INTERLEAVE_SL_SR_MASK   0x00200000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_INTERLEAVE_SL_SR_SHIFT  21

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ENC_INTERLEAVE_L_R [20:20] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_INTERLEAVE_L_R_MASK     0x00100000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_INTERLEAVE_L_R_SHIFT    20

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ENC_LFE_PRESENT [19:19] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_LFE_PRESENT_MASK        0x00080000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_LFE_PRESENT_SHIFT       19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_LFE_PRESENT_Not_present 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_LFE_PRESENT_Present     1

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ENC_ACMOD_VALUE [18:16] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_MASK        0x00070000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_SHIFT       16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ALGO_TYPE [15:14] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_TYPE_MASK              0x0000c000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_TYPE_SHIFT             14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_TYPE_Decode            0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_TYPE_Encode            1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_TYPE_Reserved_2        2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_TYPE_Reserved_3        3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ENC_ALGO_ID [13:08] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ALGO_ID_MASK            0x00003f00
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ALGO_ID_SHIFT           8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ALGO_ID_ENC_MPEG1_L1    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ALGO_ID_ENC_MPEG1_L2    5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ALGO_ID_ENC_MPEG1_L3    10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ALGO_ID_ENC_DDC         15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ALGO_ID_ENC_AAC_HE      20
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ENC_ALGO_ID_ENC_DTS         23

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: DECODE_MODE [07:05] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_DECODE_MODE_MASK            0x000000e0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_DECODE_MODE_SHIFT           5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_DECODE_MODE_Disable         0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_DECODE_MODE_Pass_through    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_DECODE_MODE_Decode          2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_DECODE_MODE_Decode_and_pass_through 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_DECODE_MODE_RESERVED        7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT0 :: ALGO_ID [04:00] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_MASK                0x0000001f
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_SHIFT               0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_TBD_AUTO_DETECT     0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_MPEG1_STEREO        1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_AAC_LC              2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_AAC_HE_ADTS         3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_AAC_HE_LOAS         4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_AC3                 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_AC3_PLUS            6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_Linear_PCM_user_model 7
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_HD_DVD_LPCM         8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_Sample_Rate_Conversion 9
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_TBD_DV25            10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_DTS_CORE            11
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_BD_LPCM             12
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_DTS_HD_CORE         13
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_DVD_LPCM            14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_DD_IN_LOSSLESS      15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_MLP_IN_LOSSLESS     16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_WMA                 17
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_WMAPRO              19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_MLP_FBA_Stream      29
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_MLP_FBB_Stream      30
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT0_ALGO_ID_RESERVED            31

/***************************************************************************
 *CONTROL_REGISTER0_CXT0 - Decode Control Register 0 - Context 0
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: AAC_LC :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_AAC_LC_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_AAC_LC_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: AAC_HE_SBR_STEREO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: AC3 :: DOLBY_CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_AC3_DOLBY_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_AC3_DOLBY_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: AC3_PLUS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_AC3_PLUS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_AC3_PLUS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: DTS_CORE :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_DTS_CORE_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_DTS_CORE_CONFIG_NEXT_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: LPCM :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_LPCM_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_LPCM_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: MPEG :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_MPEG_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_MPEG_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: WMA :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_WMA_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_WMA_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: WMAPRO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_WMAPRO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_WMAPRO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: MLP_IN_LOSSLESS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: BSID [22:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BSID_MASK 0x007c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BSID_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: COMPRESSION2 [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_COMPRESSION2_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_COMPRESSION2_SHIFT 17
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_COMPRESSION2_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_COMPRESSION2_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: COMPRESSION [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_COMPRESSION_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_COMPRESSION_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_COMPRESSION_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_COMPRESSION_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: FSCOD [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FSCOD_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FSCOD_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FSCOD_Hz_48000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FSCOD_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FSCOD_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FSCOD_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: SW_UNDEFINED2 [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED2_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED2_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: FRMSIZECOD [12:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_MASK 0x00001e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_64 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_80 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_96 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_112 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_128 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_160 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_192 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_224 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_256 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_320 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_384 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_FRMSIZECOD_kbps_448 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: SW_UNDEFINED1 [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED1_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED1_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: SW_UNDEFINED0 [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED0_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED0_SHIFT 7

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: ACMOD [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_ACMOD_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_ACMOD_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_ACMOD_OnePlusOne 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_ACMOD_OneSlashZero 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_ACMOD_TwoSlashZero 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DDC :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DDC_BPSI_Bits_32 16

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: QUALITY_LEVEL [27:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_QUALITY_LEVEL_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_QUALITY_LEVEL_SHIFT 24
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_QUALITY_LEVEL_Level_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_QUALITY_LEVEL_Level_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_QUALITY_LEVEL_Level_3 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_QUALITY_LEVEL_Level_4 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_QUALITY_LEVEL_Level_5 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_QUALITY_LEVEL_Level_6 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: CRC_PROTECT [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_CRC_PROTECT_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_CRC_PROTECT_SHIFT 20
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_CRC_PROTECT_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_CRC_PROTECT_CRC_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: EMPHASIS [19:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_EMPHASIS_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_EMPHASIS_SHIFT 18
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: PSYCHO_MODEL [17:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_PSYCHO_MODEL_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_PSYCHO_MODEL_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_PSYCHO_MODEL_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_PSYCHO_MODEL_Model_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_PSYCHO_MODEL_Model_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_PSYCHO_MODEL_Reserved_3 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: FS_INDEX [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_FS_INDEX_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_FS_INDEX_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_FS_INDEX_Hz_44100 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_FS_INDEX_Hz_48000 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_FS_INDEX_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_FS_INDEX_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_free 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_32 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_40 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_48 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_56 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_64 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_80 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_96 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_112 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_128 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_160 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_192 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_224 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_256 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_kbps_320 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BITRATE_INDEX_forbidden 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: OUTPUT_MODE [09:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_OUTPUT_MODE_MASK 0x00000380
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_OUTPUT_MODE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_OUTPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_OUTPUT_MODE_Joint_Stereo 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_OUTPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_OUTPUT_MODE_Single_Channel 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_OUTPUT_MODE_Intensity_Stereo 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_OUTPUT_MODE_ms_stereo 5

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: INPUT_MODE [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_INPUT_MODE_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_INPUT_MODE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_INPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_INPUT_MODE_Reserved 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_INPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_INPUT_MODE_Mono 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_MPEG1 :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_MPEG1_BPSI_Bits_32 16

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: COPYRIGHT_ID [31:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_COPYRIGHT_ID_MASK 0xff000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_COPYRIGHT_ID_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: SW_UNDEFINED [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_SW_UNDEFINED_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_SW_UNDEFINED_SHIFT 20

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: FS_INDEX [19:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_96000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_88200 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_64000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_48000 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_44100 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_32000 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_24000 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_22050 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_16000 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_12000 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_11025 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Hz_08000 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FS_INDEX_Reserved_15 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: PROTECT_ABSENT [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PROTECT_ABSENT_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PROTECT_ABSENT_SHIFT 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PROTECT_ABSENT_Error_Check 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PROTECT_ABSENT_No_Error_Check 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: SBR_ENABLE [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_SBR_ENABLE_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_SBR_ENABLE_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_SBR_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_SBR_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_8 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_16 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_24 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_32 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_40 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_48 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_56 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_64 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_80 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_96 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_120 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_128 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_160 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_192 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_256 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITRATE_INDEX_kbps_320 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: PARAM_STEREO [09:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PARAM_STEREO_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PARAM_STEREO_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PARAM_STEREO_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_PARAM_STEREO_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: OUTPUT_CONFIG [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_OUTPUT_CONFIG_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_OUTPUT_CONFIG_SHIFT 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_OUTPUT_CONFIG_Mono 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_OUTPUT_CONFIG_Stereo 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: FORMAT_TYPE [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FORMAT_TYPE_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FORMAT_TYPE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FORMAT_TYPE_ADIF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_FORMAT_TYPE_ADTS 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: BITSTREAM_TYPE [06:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITSTREAM_TYPE_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITSTREAM_TYPE_SHIFT 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITSTREAM_TYPE_CBR 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BITSTREAM_TYPE_VBR 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: INPUT_CONFIG [05:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_INPUT_CONFIG_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_INPUT_CONFIG_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_INPUT_CONFIG_One_Channel 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_INPUT_CONFIG_Two_Channel 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_AAC_HE :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_AAC_HE_BPSI_Bits_32 16

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: AMODE [31:26] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_AMODE_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_AMODE_SHIFT 26

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: SFREQ [25:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_SFREQ_MASK 0x03c00000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_SFREQ_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: RATE [21:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_RATE_MASK 0x003e0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_RATE_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: PCMR [16:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_PCMR_MASK 0x0001c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_PCMR_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: VERNUM [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_VERNUM_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_VERNUM_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: DIALNORM [09:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_DIALNORM_MASK 0x000003c0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_DIALNORM_SHIFT 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: CHIST [05:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_CHIST_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_CHIST_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: DTSES [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_DTSES_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_DTSES_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: HDCD [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_HDCD_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_HDCD_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: TIMEF [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_TIMEF_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_TIMEF_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT0 :: ENC_DTS :: AUXF [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_AUXF_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT0_ENC_DTS_AUXF_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER1_CXT0 - Decode Control Register 1 - Context 0
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: AAC_LC :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_AAC_LC_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_AAC_LC_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: AAC_HE_SBR_STEREO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: AC3 :: DOLBY_CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_AC3_DOLBY_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_AC3_DOLBY_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: AC3_PLUS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_AC3_PLUS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_AC3_PLUS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: DTS_CORE :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_DTS_CORE_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_DTS_CORE_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: LPCM :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_LPCM_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_LPCM_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: MPEG :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_MPEG_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_MPEG_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: WMA :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_WMA_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_WMA_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: WMAPRO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_WMAPRO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_WMAPRO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: MLP_IN_LOSSLESS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DDC :: SW_UNDEFINED2 [31:30] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_SW_UNDEFINED2_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_SW_UNDEFINED2_SHIFT 30

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DDC :: DIALNORM2 [29:25] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_DIALNORM2_MASK 0x3e000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_DIALNORM2_SHIFT 25

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DDC :: COMPRE2 [24:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_COMPRE2_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_COMPRE2_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DDC :: COMPR2 [23:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_COMPR2_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_COMPR2_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DDC :: SW_UNDEFINED [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_SW_UNDEFINED_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DDC :: DIALNORM [13:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_DIALNORM_MASK 0x00003e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_DIALNORM_SHIFT 9

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DDC :: COMPRE [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_COMPRE_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_COMPRE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DDC :: COMPR [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_COMPR_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DDC_COMPR_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_AAC_HE :: COPYRIGHT_NUM_LO [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_AAC_HE_COPYRIGHT_NUM_LO_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_AAC_HE_COPYRIGHT_NUM_LO_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: EXT_AUDIO [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_EXT_AUDIO_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_EXT_AUDIO_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: EXT_AUDIO_ID [21:19] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_EXT_AUDIO_ID_MASK 0x00380000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_EXT_AUDIO_ID_SHIFT 19

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: MIX [18:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_MIX_MASK  0x00040000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_MIX_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: SUMF [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_SUMF_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_SUMF_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: SUMS [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_SUMS_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_SUMS_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: DYNF [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_DYNF_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_DYNF_SHIFT 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: JOINX [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_JOINX_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_JOINX_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: CPF [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_CPF_MASK  0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_CPF_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: ADDMF [12:12] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_ADDMF_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_ADDMF_SHIFT 12

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: FTYPE [11:11] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_FTYPE_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_FTYPE_SHIFT 11

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: ASPF [10:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_ASPF_MASK 0x00000400
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_ASPF_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: LFE [09:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_LFE_MASK  0x00000300
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_LFE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT0 :: ENC_DTS :: RANGE [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_RANGE_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT0_ENC_DTS_RANGE_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER2_CXT0 - Decode Control Register 2 - Context 0
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_LC :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_LC :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_LC :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_LC :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_LC :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_LC_DDBM_ENABLE_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DDBM_ENABLE_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3 :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DVD_TYPE_BD   0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3 :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3 :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3 :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_DDBM_ENABLE_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3_PLUS :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3_PLUS :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3_PLUS :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3_PLUS :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: AC3_PLUS :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_AC3_PLUS_DDBM_ENABLE_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: DTS_CORE :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: DTS_CORE :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: DTS_CORE :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: DTS_CORE :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: DTS_CORE :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_DTS_CORE_DDBM_ENABLE_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: LPCM :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: LPCM :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: LPCM :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: LPCM :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: LPCM :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_LPCM_DDBM_ENABLE_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: MPEG :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: MPEG :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: MPEG :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: MPEG :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: MPEG :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_MPEG_DDBM_ENABLE_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: ENC_AAC_HE :: COPYRIGHT_NUM_HI [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_ENC_AAC_HE_COPYRIGHT_NUM_HI_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_ENC_AAC_HE_COPYRIGHT_NUM_HI_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT0 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT0_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER3_CXT0 - Decode Control Register 3 - Context 0
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT0 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT0_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER4_CXT0 - Decode Control Register 4 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT0 :: SW_UNDEFINED1 [31:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_SW_UNDEFINED1_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_SW_UNDEFINED1_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT0 :: FRAME_ADVANCE [15:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_FRAME_ADVANCE_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_FRAME_ADVANCE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT0 :: SW_UNDEFINED0 [07:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_SW_UNDEFINED0_MASK 0x000000f8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_SW_UNDEFINED0_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT0 :: MULTI_CHANNEL_MODE_SELECT [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_MULTI_CHANNEL_MODE_SELECT_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_MULTI_CHANNEL_MODE_SELECT_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT0 :: STC_VALID [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_STC_VALID_MASK    0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_STC_VALID_SHIFT   1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_STC_VALID_Invalid 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_STC_VALID_Valid   1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT0 :: TSM_SELECT [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_TSM_SELECT_MASK   0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT0_TSM_SELECT_SHIFT  0

/***************************************************************************
 *CONTROL_REGISTER5_CXT0 - Decode Control Register 5 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER5_CXT0 :: START_END_PTS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT0_START_END_PTS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT0_START_END_PTS_PTR_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG0_CXT0 - Delayed Ring Buffer Configuration 0 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT0 :: DELAYED_RBUF23_CH_PAIR [31:29] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF23_CH_PAIR_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF23_CH_PAIR_SHIFT 29

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT0 :: DELAYED_RBUF3 [28:25] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF3_MASK 0x1e000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF3_SHIFT 25

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT0 :: DELAYED_RBUF2 [24:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF2_MASK 0x01e00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF2_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT0 :: DELAY_SIGN01 [20:20] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAY_SIGN01_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAY_SIGN01_SHIFT 20

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT0 :: DELAY_VALUE01 [19:11] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAY_VALUE01_MASK 0x000ff800
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAY_VALUE01_SHIFT 11

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT0 :: DELAYED_RBUF01_CH_PAIR [10:08] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF01_CH_PAIR_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF01_CH_PAIR_SHIFT 8

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT0 :: DELAYED_RBUF1 [07:04] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF1_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF1_SHIFT 4

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT0 :: DELAYED_RBUF0 [03:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF0_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT0_DELAYED_RBUF0_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG1_CXT0 - Delayed Ring Buffer Configuration 1 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT0 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT0 :: DELAY_SIGN45 [30:30] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAY_SIGN45_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAY_SIGN45_SHIFT 30

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT0 :: DELAY_VALUE45 [29:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAY_VALUE45_MASK 0x3fe00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAY_VALUE45_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT0 :: DELAYED_RBUF45_CH_PAIR [20:18] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAYED_RBUF45_CH_PAIR_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAYED_RBUF45_CH_PAIR_SHIFT 18

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT0 :: DELAYED_RBUF5 [17:14] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAYED_RBUF5_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAYED_RBUF5_SHIFT 14

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT0 :: DELAYED_RBUF4 [13:10] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAYED_RBUF4_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAYED_RBUF4_SHIFT 10

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT0 :: DELAY_SIGN23 [09:09] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAY_SIGN23_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAY_SIGN23_SHIFT 9

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT0 :: DELAY_VALUE23 [08:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAY_VALUE23_MASK 0x000001ff
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT0_DELAY_VALUE23_SHIFT 0

/***************************************************************************
 *SRC_CONFIG_CXT0 - Sampling Rate Conversion Configuration Register - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT0 :: SW_UNDEFINED [31:12] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_SW_UNDEFINED_MASK        0xfffff000
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_SW_UNDEFINED_SHIFT       12

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT0 :: DSOLA_FS_IN [11:02] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_DSOLA_FS_IN_MASK         0x00000ffc
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_DSOLA_FS_IN_SHIFT        2

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT0 :: OUTPUT_SAMPLING_FREQUENCY [01:00] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_OUTPUT_SAMPLING_FREQUENCY_MASK 0x00000003
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_OUTPUT_SAMPLING_FREQUENCY_SHIFT 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_OUTPUT_SAMPLING_FREQUENCY_Frequency_48_kHz 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_OUTPUT_SAMPLING_FREQUENCY_Frequency_96_kHz 1
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_OUTPUT_SAMPLING_FREQUENCY_Frequency_192_kHz 2
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT0_OUTPUT_SAMPLING_FREQUENCY_RESERVED 3

/***************************************************************************
 *POST_PROCESSING_BRANCH0_CXT0 - Post Processing Configuration Branch 0 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT0 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT0 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT0 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT0 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT0 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT0 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT0 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT0 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT0_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH1_CXT0 - Post Processing Configuration Branch 1 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT0 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT0 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT0 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT0 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT0 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT0 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT0 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT0 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT0_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH2_CXT0 - Post Processing Configuration Branch 2 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT0 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT0 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT0 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT0 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT0 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT0 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT0 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT0 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT0_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH3_CXT0 - Post Processing Configuration Branch 3 - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT0 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT0 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT0 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT0 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT0 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT0 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT0 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT0 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT0_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *TSM_TRANS_THRESHOLD_CXT0 - TSM Transition Threshold - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_TRANS_THRESHOLD_CXT0 :: TSM_TRANSITION_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT0_TSM_TRANSITION_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT0_TSM_TRANSITION_THRESHOLD_SHIFT 0

/***************************************************************************
 *PTS_TYPE_CXT0 - PTS Type - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_TYPE_CXT0 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT0 :: HOST_PTS_COUNT [07:05] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_HOST_PTS_COUNT_MASK        0x000000e0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_HOST_PTS_COUNT_SHIFT       5

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT0 :: DSP_PTS_COUNT [04:02] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_DSP_PTS_COUNT_MASK         0x0000001c
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_DSP_PTS_COUNT_SHIFT        2

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT0 :: PTS_TYPE [01:00] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_PTS_TYPE_MASK              0x00000003
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_PTS_TYPE_SHIFT             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_PTS_TYPE_Coded             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_PTS_TYPE_InterpolatedFromValidPTS 1
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_PTS_TYPE_HostProgrammedPTS 2
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT0_PTS_TYPE_InterpolatedFromInvalidPTS 3

/***************************************************************************
 *PTS2STC_PHASE_CXT0 - PTS to STC Phase - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS2STC_PHASE_CXT0 :: PTS2STC_PHASE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT0_PTS2STC_PHASE_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT0_PTS2STC_PHASE_SHIFT   0

/***************************************************************************
 *TSM_LOG_CTRL_CXT0 - TSM Log Control - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT0 :: BUF_START [31:06] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_BUF_START_MASK         0xffffffc0
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_BUF_START_SHIFT        6

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT0 :: DSP_BUF_ID [05:05] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_DSP_BUF_ID_MASK        0x00000020
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_DSP_BUF_ID_SHIFT       5

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT0 :: HOST_BUF_ID [04:04] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_HOST_BUF_ID_MASK       0x00000010
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_HOST_BUF_ID_SHIFT      4

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT0 :: ENABLE [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_ENABLE_MASK            0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_ENABLE_SHIFT           3

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT0 :: BUF_SIZE [02:00] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_BUF_SIZE_MASK          0x00000007
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT0_BUF_SIZE_SHIFT         0

/***************************************************************************
 *PTS_CXT0 - PTS Value - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_CXT0 :: PTS_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS_CXT0_PTS_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS_CXT0_PTS_VALUE_SHIFT                 0

/***************************************************************************
 *STC_CXT0 - STC Value - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: STC_CXT0 :: STC_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_STC_CXT0_STC_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_STC_CXT0_STC_VALUE_SHIFT                 0

/***************************************************************************
 *PCR_OFFSET_CXT0 - PCR Offset - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PCR_OFFSET_CXT0 :: PCR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT0_PCR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT0_PCR_OFFSET_SHIFT         0

/***************************************************************************
 *TSM_STATUS_CXT0 - TSM Status - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_STATUS_CXT0 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_SW_UNDEFINED_MASK        0xfffffff0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_SW_UNDEFINED_SHIFT       4

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT0 :: FRM_ADV_STATUS [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_FRM_ADV_STATUS_MASK      0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_FRM_ADV_STATUS_SHIFT     3
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_FRM_ADV_STATUS_BUSY      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_FRM_ADV_STATUS_READY     0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT0 :: PAUSE_STATUS [02:02] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_PAUSE_STATUS_MASK        0x00000004
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_PAUSE_STATUS_SHIFT       2
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_PAUSE_STATUS_PAUSED      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_PAUSE_STATUS_NOT_PAUSED  0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT0 :: TSM_STATUS [01:00] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_TSM_STATUS_MASK          0x00000003
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_TSM_STATUS_SHIFT         0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_TSM_STATUS_DECODE        0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_TSM_STATUS_DISCARD       1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT0_TSM_STATUS_WAIT          2

/***************************************************************************
 *TSM_WAIT_PERIOD_CXT0 - TSM Wait Period - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_WAIT_PERIOD_CXT0 :: TSM_WAIT_PERIOD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT0_TSM_WAIT_PERIOD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT0_TSM_WAIT_PERIOD_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER0_CXT0 - Stream Info Register 0 - Context 0
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AAC_LC :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AAC_LC :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AAC_LC :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_LC_SAMPLING_RATE_RESERVED_15 15

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AAC_HE_SBR_STEREO :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AAC_HE_SBR_STEREO :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AAC_HE_SBR_STEREO :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_15 15

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3 :: AC3_ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: AC3_PLUS :: ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: DTS_CORE :: SAMPLING_FREQ [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Invalid_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Sampling_8_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Sampling_16_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Sampling_32_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Invalid_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Invalid_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Sampling_11_025_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Sampling_44_1_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Invalid_9 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Invalid_10 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Sampling_12_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Sampling_24_kHz 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Sampling_48_kHz 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Invalid_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_SAMPLING_FREQ_Invalid_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: DTS_CORE :: AMODE [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_SHIFT 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_One_ch_A 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Two_ch_A_B 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Two_ch_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Two_ch_LpR_LmR 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Two_ch_LT_RT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Three_ch_C_L_R 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Three_ch_L_R_S 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Four_ch_C_L_R_S 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Four_ch_L_R_SL_SR 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Five_ch_C_L_R_SL_SR 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Six_ch_CL_CR_L_R_SL_SR 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Six_ch_C_L_R_LR_RR_OV 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Six_ch_CF_CR_LF_RF_Lr_Rr 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Seven_ch_CL_C_CR_L_R_SL_SR 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Eight_ch_CL_CR_L_R_SL1_SL2_SR1_SR2 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_Eight_ch_CL_C_CR_L_R_SL_S_SR 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_AMODE_User_Defined_16 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: DTS_CORE :: FRAME_SIZE [21:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_FRAME_SIZE_MASK 0x003fff00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_FRAME_SIZE_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: DTS_CORE :: NUM_PCM_BLOCKS [07:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_NUM_PCM_BLOCKS_MASK 0x000000fe
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_NUM_PCM_BLOCKS_SHIFT 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: DTS_CORE :: CRC_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_CRC_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_CRC_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_CRC_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_DTS_CORE_CRC_FLAG_Present 1

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: LPCM :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SW_UNDEFINED_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SW_UNDEFINED_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: LPCM :: FRAME_SIZE [26:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_FRAME_SIZE_MASK 0x07fff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_FRAME_SIZE_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: LPCM :: CH_ASSIGNMENT [10:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_MASK 0x00000780
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_SHIFT 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_Mono 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_L_R_Stereo 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_L_C_R_3_0 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_L_R_S_2_1 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_L_C_R_S_3_1 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_L_R_Ls_Rs_2_2 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_3_2 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_LFE_3_2 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_3_4 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_LFE_3_4 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_CH_ASSIGNMENT_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: LPCM :: SAMPLING_FREQ [06:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_MASK 0x00000078
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_Sampling_48_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_Sampling_96_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_Sampling_192_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_SAMPLING_FREQ_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: LPCM :: BITS_PER_SAMP [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_BITS_PER_SAMP_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_BITS_PER_SAMP_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_BITS_PER_SAMP_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_BITS_PER_SAMP_bits_16 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_BITS_PER_SAMP_bits_20 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_BITS_PER_SAMP_bits_24 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: LPCM :: START_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_START_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_START_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_START_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_LPCM_START_FLAG_Present 1

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: SW_UNDEFINED [31:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_SW_UNDEFINED_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_SW_UNDEFINED_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: EMPHASIS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_EMPHASIS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_EMPHASIS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: MPEG_ORIGINAL_COPY [13:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_ORIGINAL_COPY_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_ORIGINAL_COPY_SHIFT 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_ORIGINAL_COPY_Copy 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_ORIGINAL_COPY_Original 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: MPEG_COPYRIGHT [12:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_COPYRIGHT_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_COPYRIGHT_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: MPEG_MODE [11:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_MODE_MASK 0x00000c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_MODE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: MPEG_SAMPLING_FREQ [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_SAMPLING_FREQ_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_SAMPLING_FREQ_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: MPEG_BITRATE [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_BITRATE_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_BITRATE_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: MPEG_CRC [03:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_CRC_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_CRC_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_CRC_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_CRC_CRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: MPEG_LAYER [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_LAYER_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_LAYER_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_LAYER_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_LAYER_Layer3 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_LAYER_Layer2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_LAYER_Layer1 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MPEG :: MPEG_ALGORITHM_ID [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_ALGORITHM_ID_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_ALGORITHM_ID_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_ALGORITHM_ID_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MPEG_MPEG_ALGORITHM_ID_ISO11172_Audio 1

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMA :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMA :: BITRATE [22:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_BITRATE_MASK 0x007fff80
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_BITRATE_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMA :: ACMOD [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_ACMOD_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_ACMOD_one_channel 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_ACMOD_two_channels 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMA :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMA :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMA_VERSION_NUMBER_WMA_Pro 3

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMAPRO :: SW_UNDEFINED [31:26] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_SW_UNDEFINED_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_SW_UNDEFINED_SHIFT 26

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMAPRO :: BITRATE [25:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_BITRATE_MASK 0x03fffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_BITRATE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMAPRO :: LFEON [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_LFEON_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_LFEON_SHIFT 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_LFEON_LFE_channel_on 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMAPRO :: ACMOD [08:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_ACMOD_MASK 0x000001c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_ACMOD_channels_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_ACMOD_channels_2_0_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_ACMOD_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_ACMOD_channels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_ACMOD_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_ACMOD_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_ACMOD_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMAPRO :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: WMAPRO :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_WMAPRO_VERSION_NUMBER_WMA_Pro 3

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MLP_IN_LOSSLESS :: MLP_STREAM_MODE [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_MLP_STREAM_MODE_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_MLP_STREAM_MODE_SHIFT 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBB_Stream 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBA_Stream 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MLP_IN_LOSSLESS :: MAJOR_SYNC_INFO [29:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_MASK 0x30000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MLP_IN_LOSSLESS :: VARIABLE_RATE [27:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_VARIABLE_RATE_MASK 0x08000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_VARIABLE_RATE_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_VARIABLE_RATE_Fixed_Rate 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_VARIABLE_RATE_Variable_Rate 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MLP_IN_LOSSLESS :: PEAK_DATA_RATE [26:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_PEAK_DATA_RATE_MASK 0x07fff000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_PEAK_DATA_RATE_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MLP_IN_LOSSLESS :: NUMBER_OF_SUBSTREAMS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: MLP_IN_LOSSLESS :: SUBSTREAM_INFO [07:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_SUBSTREAM_INFO_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_MLP_IN_LOSSLESS_SUBSTREAM_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT0 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT0_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER1_CXT0 - Stream Info Register 1 - Context 0
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_LC :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_LC :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_LC :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_LC :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_LC :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_LC_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_HE_SBR_STEREO :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_HE_SBR_STEREO :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_HE_SBR_STEREO :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AAC_HE_SBR_STEREO :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3 :: AC3_CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3 :: AC3_SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3 :: AC3_LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3 :: AC3_LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3 :: AC3_TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3 :: AC3_TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_AC3_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3_PLUS :: CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3_PLUS :: SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3_PLUS :: LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3_PLUS :: LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3_PLUS :: TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: AC3_PLUS :: TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_AC3_PLUS_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: SOURCE_PCM [22:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_MASK 0x00700000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_SHIFT 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_ES0_16_bits 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_ES1_16_bits 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_ES0_20_bits 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_ES1_20_bits 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_ES0_24_bits 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_ES1_24_bits 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_Invalid_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_SOURCE_PCM_Invalid_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: COPY_HISTORY [19:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_COPY_HISTORY_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_COPY_HISTORY_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_COPY_HISTORY_Copy_prohibited 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_COPY_HISTORY_First_generation 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_COPY_HISTORY_Second_generation 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_COPY_HISTORY_Original_material 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: VERSION_NUMBER [17:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_VERSION_NUMBER_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_VERSION_NUMBER_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: LFE_PRESENT_FLAG [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_LFE_PRESENT_FLAG_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_LFE_PRESENT_FLAG_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_LFE_PRESENT_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_LFE_PRESENT_FLAG_Present_128 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_LFE_PRESENT_FLAG_Present_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_LFE_PRESENT_FLAG_Invalid 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: EXT_AUDIO [11:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_SHIFT 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: EXT_AUDIO_ID [10:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_XCh 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_XXCh 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_X96k 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_Reserved_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_Reserved_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EXT_AUDIO_ID_Reserved_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: HDCD_FORMAT [07:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_HDCD_FORMAT_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_HDCD_FORMAT_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: EMB_DRC [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EMB_DRC_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EMB_DRC_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EMB_DRC_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EMB_DRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: EMB_DWNMX_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EMB_DWNMX_EN_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EMB_DWNMX_EN_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EMB_DWNMX_EN_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_EMB_DWNMX_EN_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: DTS_CORE :: BIT_RATE [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_32 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_56 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_96 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_112 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_128 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_192 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_224 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_256 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_320 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_384 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_448 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_512 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_576 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_640 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_768 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_960 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_1024 17
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_1152 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_1280 19
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_1344 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_1408 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_1411_2 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_1472 23
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_1536 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_1920 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_2048 26
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_3072 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_kbps_3840 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_Open 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_Variable 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_DTS_CORE_BIT_RATE_Lossless 31

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MPEG :: SW_UNDEFINED [31:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MPEG_SW_UNDEFINED_MASK 0xfffff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MPEG_SW_UNDEFINED_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MPEG :: CRC_CNT [10:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MPEG_CRC_CNT_MASK 0x000007ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MPEG_CRC_CNT_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBA_Stream :: SW_UNDEFINED [31:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_8CH [29:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_MASK 0x3ffe0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_8CH [16:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_MASK 0x00018000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_SHIFT 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_6CH [14:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_MASK 0x00007c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_6CH [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_2CH [07:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_MASK 0x000000c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_8CH [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_6CH [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBA_Stream :: AUDIO_SAMPLING_FREQUENCY [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBB_Stream :: SW_UNDEFINED [31:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfe000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 25

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBB_Stream :: CHANNEL_ASSIGNMENT [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [19:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_2 [15:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_1 [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_2 [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_1 [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT0 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT0_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER2_CXT0 - Stream Info Register 2 - Context 0
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_LC :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_LC_DRC_PRESENT_DRC_Present 1

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AAC_HE_SBR_STEREO :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Present 1

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3 :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3 :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3 :: SW_UNDEFINED1 [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_SW_UNDEFINED1_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_SW_UNDEFINED1_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3 :: AC3_FRMSIZECOD [19:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_AC3_FRMSIZECOD_MASK 0x000fc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_AC3_FRMSIZECOD_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3 :: AC3_TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_AC3_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_AC3_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3_PLUS :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3_PLUS :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3_PLUS :: FRMSIZE [24:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_FRMSIZE_MASK 0x01ffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_FRMSIZE_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: AC3_PLUS :: TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_AC3_PLUS_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: DTS_CORE :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: DTS_CORE :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: DTS_CORE :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: DTS_CORE :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_DTS_CORE_SW_UNDEFINED1_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: LPCM :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: LPCM :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: LPCM :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: LPCM :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_LPCM_SW_UNDEFINED1_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MPEG :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MPEG :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MPEG :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MPEG :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MPEG_SW_UNDEFINED1_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_PRESENT [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBA_Stream :: CONTROL_ENABLED_2CH [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_CONTROL_ENABLED_2CH_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_CONTROL_ENABLED_2CH_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBA_Stream :: CONTROL_ENABLED_6CH [29:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_CONTROL_ENABLED_6CH_MASK 0x20000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_CONTROL_ENABLED_6CH_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBA_Stream :: CONTROL_ENABLED_8CH [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_CONTROL_ENABLED_8CH_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_CONTROL_ENABLED_8CH_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_2CH [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBA_Stream :: MIX_LEVEL_2CH [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_MIX_LEVEL_2CH_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_MIX_LEVEL_2CH_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_6CH [15:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_MASK 0x0000f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBA_Stream :: MIX_LEVEL_6CH [10:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_MIX_LEVEL_6CH_MASK 0x000007e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_MIX_LEVEL_6CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBA_Stream :: SOURCE_FORMAT_6CH [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_SOURCE_FORMAT_6CH_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBA_Stream_SOURCE_FORMAT_6CH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBB_Stream :: SAMPLING_FFREQUENCY [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_SAMPLING_FFREQUENCY_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_SAMPLING_FFREQUENCY_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBB_Stream :: WORD_WIDTH [26:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_WORD_WIDTH_MASK 0x07c00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_WORD_WIDTH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBB_Stream :: CHANNEL_OCCUPANCY [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_CHANNEL_OCCUPANCY_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_CHANNEL_OCCUPANCY_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [15:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x0000e000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 13

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBB_Stream :: SPEAKER_LAYOUT [12:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_SPEAKER_LAYOUT_MASK 0x00001ff8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_SPEAKER_LAYOUT_SHIFT 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: MLP_FBB_Stream :: COPY_PROTECTION [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_COPY_PROTECTION_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_MLP_FBB_Stream_COPY_PROTECTION_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT0 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT0_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER3_CXT0 - Stream Info Register 3 - Context 0
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBA_Stream :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_8CH [27:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_MASK 0x0f800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBA_Stream :: MIX_LEVEL_8CH [22:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_MIX_LEVEL_8CH_MASK 0x007e0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_MIX_LEVEL_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBA_Stream :: SOURCE_FORMAT_8CH [16:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_SOURCE_FORMAT_8CH_MASK 0x0001f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_SOURCE_FORMAT_8CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBA_Stream :: STARTUP_GAIN [10:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_STARTUP_GAIN_MASK 0x000007f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_STARTUP_GAIN_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_LENGTH [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBB_Stream :: SW_UNDEFINED [31:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfffffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBB_Stream :: HDCD_PROCESS [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBB_Stream_HDCD_PROCESS_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBB_Stream_HDCD_PROCESS_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBB_Stream :: SOURCE_FORMAT [08:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBB_Stream_SOURCE_FORMAT_MASK 0x000001e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBB_Stream_SOURCE_FORMAT_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: MLP_FBB_Stream :: SUMMARY_INFO [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBB_Stream_SUMMARY_INFO_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_MLP_FBB_Stream_SUMMARY_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT0 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT0_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER4_CXT0 - Stream Info Register 4 - Context 0
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT0 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT0_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *HEARTBEAT_CXT0 - DSP Heartbeat Counter - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: HEARTBEAT_CXT0 :: HEARTBEAT [31:00] */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT0_HEARTBEAT_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT0_HEARTBEAT_SHIFT           0

/***************************************************************************
 *SPDIF_PARSER_PTR_CXT0 - SPDIF parser SDRAM Pointer - Context 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SPDIF_PARSER_PTR_CXT0 :: HOST_CONFIG_PARAMS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT0_HOST_CONFIG_PARAMS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT0_HOST_CONFIG_PARAMS_PTR_SHIFT 0

/***************************************************************************
 *RAVE_TIMEBASE_SEL_CXT1 - Input, Context, and Timebase Select - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT1 :: SW_UNDEFINED [31:17] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_SW_UNDEFINED_MASK 0xfffe0000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_SW_UNDEFINED_SHIFT 17

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT1 :: STC_INCR_RATE [16:16] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_STC_INCR_RATE_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_STC_INCR_RATE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_STC_INCR_RATE_Is_45_kHz 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_STC_INCR_RATE_Is_27_MHz 1

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT1 :: TIMEBASE_SEL [15:12] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_TIMEBASE_SEL_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_TIMEBASE_SEL_SHIFT 12
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_TIMEBASE_SEL_STC_0 0

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT1 :: RAVE_CTXT_SEL [11:08] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_RAVE_CTXT_SEL_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_RAVE_CTXT_SEL_SHIFT 8

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT1 :: AUD_MODULE_ID [07:04] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_AUD_MODULE_ID_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_AUD_MODULE_ID_SHIFT 4

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT1 :: AUD_INPUT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_AUD_INPUT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_AUD_INPUT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_AUD_INPUT_TYPE_RAVE_Module 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_AUD_INPUT_TYPE_FMM_Module 1
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT1_AUD_INPUT_TYPE_RESERVED 15

/***************************************************************************
 *AV_OFFSET_CXT1 - AV Offset - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: AV_OFFSET_CXT1 :: AV_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT1_AV_OFFSET_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT1_AV_OFFSET_SHIFT           0

/***************************************************************************
 *PVR_OFFSET_CXT1 - PVR Offset - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PVR_OFFSET_CXT1 :: PVR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT1_PVR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT1_PVR_OFFSET_SHIFT         0

/***************************************************************************
 *DECODE_OFFSET_CXT1 - Decode Offset - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DECODE_OFFSET_CXT1 :: DECODE_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT1_DECODE_OFFSET_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT1_DECODE_OFFSET_SHIFT   0

/***************************************************************************
 *TSM_UPPER_THRESHOLD_CXT1 - TSM Upper Threshold - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_UPPER_THRESHOLD_CXT1 :: TSM_UPPER_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT1_TSM_UPPER_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT1_TSM_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_ST_GA_THRESHOLD_CXT1 - TSM ST/GA Thresholds - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT1 :: TSM_SL_THRESHOLD [31:16] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT1_TSM_SL_THRESHOLD_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT1_TSM_SL_THRESHOLD_SHIFT 16

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT1 :: TSM_GA_THRESHOLD [15:08] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT1_TSM_GA_THRESHOLD_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT1_TSM_GA_THRESHOLD_SHIFT 8

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT1 :: TSM_ST_THRESHOLD [07:00] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT1_TSM_ST_THRESHOLD_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT1_TSM_ST_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_DISCARD_THRESHOLD_CXT1 - TSM Discard Threshold - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_DISCARD_THRESHOLD_CXT1 :: TSM_DISCARD_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT1_TSM_DISCARD_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT1_TSM_DISCARD_THRESHOLD_SHIFT 0

/***************************************************************************
 *FMM_BUFF_CFG0_CXT1 - FMM buffer Configuration 0 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: LARGE_BUFFER [31:31] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_LARGE_BUFFER_MASK     0x80000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_LARGE_BUFFER_SHIFT    31

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: SW_UNDEFINED [30:30] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_SW_UNDEFINED_MASK     0x40000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_SW_UNDEFINED_SHIFT    30

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_LFE_BUF_ID [29:26] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LFE_BUF_ID_MASK    0x3c000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LFE_BUF_ID_SHIFT   26

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_LFE_EN [25:25] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LFE_EN_MASK        0x02000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LFE_EN_SHIFT       25
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LFE_EN_Disabled    0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LFE_EN_Enabled     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_C_BUF_ID [24:21] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_C_BUF_ID_MASK      0x01e00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_C_BUF_ID_SHIFT     21

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_C_EN [20:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_C_EN_MASK          0x00100000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_C_EN_SHIFT         20
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_C_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_C_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_RS_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_RS_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_RS_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_RS_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_RS_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_RS_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_RS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_RS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_LS_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LS_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LS_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_LS_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LS_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LS_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_LS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_R_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_R_BUF_ID_MASK      0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_R_BUF_ID_SHIFT     6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_R_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_R_EN_MASK          0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_R_EN_SHIFT         5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_R_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_R_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_L_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_L_BUF_ID_MASK      0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_L_BUF_ID_SHIFT     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT1 :: CH_L_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_L_EN_MASK          0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_L_EN_SHIFT         0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_L_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT1_CH_L_EN_Enabled       1

/***************************************************************************
 *FMM_BUFF_CFG1_CXT1 - FMM buffer Configuration 1 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT1 :: SW_UNDEFINED [31:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_SW_UNDEFINED_MASK     0xfff00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_SW_UNDEFINED_SHIFT    20

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT1 :: CH_RD_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RD_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RD_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT1 :: CH_RD_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RD_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RD_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT1 :: CH_LD_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LD_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LD_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT1 :: CH_LD_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LD_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LD_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT1 :: CH_RR_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RR_BUF_ID_MASK     0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RR_BUF_ID_SHIFT    6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT1 :: CH_RR_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RR_EN_MASK         0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RR_EN_SHIFT        5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_RR_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT1 :: CH_LR_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LR_BUF_ID_MASK     0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LR_BUF_ID_SHIFT    1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT1 :: CH_LR_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LR_EN_MASK         0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LR_EN_SHIFT        0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT1_CH_LR_EN_Enabled      1

/***************************************************************************
 *FMM_DEST_CXT1 - FMM Destination Blocks - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_DEST_CXT1 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: FMM_DEST_CXT1 :: PLL3 [07:07] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL3_MASK                  0x00000080
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL3_SHIFT                 7
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL3_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL3_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT1 :: PLL2 [06:06] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL2_MASK                  0x00000040
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL2_SHIFT                 6
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL2_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL2_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT1 :: PLL1 [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL1_MASK                  0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL1_SHIFT                 5
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT1 :: PLL0 [04:04] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL0_MASK                  0x00000010
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL0_SHIFT                 4
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_PLL0_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT1 :: SPDIF1 [03:03] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SPDIF1_MASK                0x00000008
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SPDIF1_SHIFT               3
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SPDIF1_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SPDIF1_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT1 :: SPDIF0 [02:02] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SPDIF0_MASK                0x00000004
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SPDIF0_SHIFT               2
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SPDIF0_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_SPDIF0_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT1 :: DAC1 [01:01] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_DAC1_MASK                  0x00000002
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_DAC1_SHIFT                 1
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_DAC1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_DAC1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT1 :: DAC0 [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_DAC0_MASK                  0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_DAC0_SHIFT                 0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_DAC0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT1_DAC0_Enabled               1

/***************************************************************************
 *ALGO_ID_CXT1 - Algorithm ID - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_SW_UNDEFINED_MASK           0xf8000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_SW_UNDEFINED_SHIFT          27

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ENC_CDB_INT_RATE [26:25] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_CDB_INT_RATE_MASK       0x06000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_CDB_INT_RATE_SHIFT      25
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_CDB_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_CDB_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_CDB_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_CDB_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ENC_PCM_INT_RATE [24:23] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_PCM_INT_RATE_MASK       0x01800000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_PCM_INT_RATE_SHIFT      23
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_PCM_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_PCM_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_PCM_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_PCM_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ENC_INTERLEAVE_C_LFE [22:22] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_INTERLEAVE_C_LFE_MASK   0x00400000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_INTERLEAVE_C_LFE_SHIFT  22

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ENC_INTERLEAVE_SL_SR [21:21] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_INTERLEAVE_SL_SR_MASK   0x00200000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_INTERLEAVE_SL_SR_SHIFT  21

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ENC_INTERLEAVE_L_R [20:20] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_INTERLEAVE_L_R_MASK     0x00100000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_INTERLEAVE_L_R_SHIFT    20

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ENC_LFE_PRESENT [19:19] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_LFE_PRESENT_MASK        0x00080000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_LFE_PRESENT_SHIFT       19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_LFE_PRESENT_Not_present 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_LFE_PRESENT_Present     1

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ENC_ACMOD_VALUE [18:16] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_MASK        0x00070000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_SHIFT       16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ALGO_TYPE [15:14] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_TYPE_MASK              0x0000c000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_TYPE_SHIFT             14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_TYPE_Decode            0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_TYPE_Encode            1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_TYPE_Reserved_2        2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_TYPE_Reserved_3        3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ENC_ALGO_ID [13:08] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ALGO_ID_MASK            0x00003f00
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ALGO_ID_SHIFT           8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ALGO_ID_ENC_MPEG1_L1    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ALGO_ID_ENC_MPEG1_L2    5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ALGO_ID_ENC_MPEG1_L3    10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ALGO_ID_ENC_DDC         15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ALGO_ID_ENC_AAC_HE      20
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ENC_ALGO_ID_ENC_DTS         23

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: DECODE_MODE [07:05] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_DECODE_MODE_MASK            0x000000e0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_DECODE_MODE_SHIFT           5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_DECODE_MODE_Disable         0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_DECODE_MODE_Pass_through    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_DECODE_MODE_Decode          2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_DECODE_MODE_Decode_and_pass_through 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_DECODE_MODE_RESERVED        7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT1 :: ALGO_ID [04:00] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_MASK                0x0000001f
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_SHIFT               0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_TBD_AUTO_DETECT     0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_MPEG1_STEREO        1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_AAC_LC              2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_AAC_HE_ADTS         3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_AAC_HE_LOAS         4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_AC3                 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_AC3_PLUS            6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_Linear_PCM_user_model 7
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_HD_DVD_LPCM         8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_Sample_Rate_Conversion 9
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_TBD_DV25            10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_DTS_CORE            11
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_BD_LPCM             12
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_DTS_HD_CORE         13
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_DVD_LPCM            14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_DD_IN_LOSSLESS      15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_MLP_IN_LOSSLESS     16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_WMA                 17
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_WMAPRO              19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_MLP_FBA_Stream      29
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_MLP_FBB_Stream      30
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT1_ALGO_ID_RESERVED            31

/***************************************************************************
 *CONTROL_REGISTER0_CXT1 - Decode Control Register 0 - Context 1
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: AAC_LC :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_AAC_LC_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_AAC_LC_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: AAC_HE_SBR_STEREO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: AC3 :: DOLBY_CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_AC3_DOLBY_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_AC3_DOLBY_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: AC3_PLUS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_AC3_PLUS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_AC3_PLUS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: DTS_CORE :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_DTS_CORE_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_DTS_CORE_CONFIG_NEXT_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: LPCM :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_LPCM_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_LPCM_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: MPEG :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_MPEG_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_MPEG_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: WMA :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_WMA_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_WMA_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: WMAPRO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_WMAPRO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_WMAPRO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: MLP_IN_LOSSLESS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: BSID [22:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BSID_MASK 0x007c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BSID_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: COMPRESSION2 [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_COMPRESSION2_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_COMPRESSION2_SHIFT 17
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_COMPRESSION2_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_COMPRESSION2_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: COMPRESSION [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_COMPRESSION_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_COMPRESSION_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_COMPRESSION_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_COMPRESSION_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: FSCOD [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FSCOD_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FSCOD_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FSCOD_Hz_48000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FSCOD_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FSCOD_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FSCOD_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: SW_UNDEFINED2 [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED2_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED2_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: FRMSIZECOD [12:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_MASK 0x00001e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_64 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_80 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_96 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_112 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_128 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_160 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_192 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_224 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_256 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_320 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_384 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_FRMSIZECOD_kbps_448 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: SW_UNDEFINED1 [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED1_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED1_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: SW_UNDEFINED0 [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED0_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED0_SHIFT 7

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: ACMOD [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_ACMOD_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_ACMOD_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_ACMOD_OnePlusOne 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_ACMOD_OneSlashZero 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_ACMOD_TwoSlashZero 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DDC :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DDC_BPSI_Bits_32 16

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: QUALITY_LEVEL [27:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_QUALITY_LEVEL_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_QUALITY_LEVEL_SHIFT 24
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_QUALITY_LEVEL_Level_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_QUALITY_LEVEL_Level_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_QUALITY_LEVEL_Level_3 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_QUALITY_LEVEL_Level_4 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_QUALITY_LEVEL_Level_5 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_QUALITY_LEVEL_Level_6 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: CRC_PROTECT [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_CRC_PROTECT_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_CRC_PROTECT_SHIFT 20
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_CRC_PROTECT_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_CRC_PROTECT_CRC_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: EMPHASIS [19:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_EMPHASIS_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_EMPHASIS_SHIFT 18
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: PSYCHO_MODEL [17:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_PSYCHO_MODEL_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_PSYCHO_MODEL_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_PSYCHO_MODEL_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_PSYCHO_MODEL_Model_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_PSYCHO_MODEL_Model_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_PSYCHO_MODEL_Reserved_3 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: FS_INDEX [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_FS_INDEX_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_FS_INDEX_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_FS_INDEX_Hz_44100 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_FS_INDEX_Hz_48000 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_FS_INDEX_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_FS_INDEX_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_free 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_32 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_40 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_48 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_56 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_64 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_80 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_96 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_112 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_128 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_160 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_192 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_224 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_256 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_kbps_320 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BITRATE_INDEX_forbidden 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: OUTPUT_MODE [09:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_OUTPUT_MODE_MASK 0x00000380
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_OUTPUT_MODE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_OUTPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_OUTPUT_MODE_Joint_Stereo 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_OUTPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_OUTPUT_MODE_Single_Channel 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_OUTPUT_MODE_Intensity_Stereo 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_OUTPUT_MODE_ms_stereo 5

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: INPUT_MODE [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_INPUT_MODE_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_INPUT_MODE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_INPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_INPUT_MODE_Reserved 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_INPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_INPUT_MODE_Mono 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_MPEG1 :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_MPEG1_BPSI_Bits_32 16

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: COPYRIGHT_ID [31:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_COPYRIGHT_ID_MASK 0xff000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_COPYRIGHT_ID_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: SW_UNDEFINED [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_SW_UNDEFINED_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_SW_UNDEFINED_SHIFT 20

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: FS_INDEX [19:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_96000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_88200 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_64000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_48000 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_44100 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_32000 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_24000 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_22050 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_16000 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_12000 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_11025 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Hz_08000 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FS_INDEX_Reserved_15 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: PROTECT_ABSENT [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PROTECT_ABSENT_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PROTECT_ABSENT_SHIFT 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PROTECT_ABSENT_Error_Check 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PROTECT_ABSENT_No_Error_Check 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: SBR_ENABLE [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_SBR_ENABLE_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_SBR_ENABLE_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_SBR_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_SBR_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_8 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_16 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_24 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_32 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_40 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_48 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_56 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_64 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_80 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_96 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_120 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_128 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_160 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_192 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_256 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITRATE_INDEX_kbps_320 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: PARAM_STEREO [09:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PARAM_STEREO_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PARAM_STEREO_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PARAM_STEREO_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_PARAM_STEREO_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: OUTPUT_CONFIG [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_OUTPUT_CONFIG_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_OUTPUT_CONFIG_SHIFT 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_OUTPUT_CONFIG_Mono 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_OUTPUT_CONFIG_Stereo 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: FORMAT_TYPE [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FORMAT_TYPE_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FORMAT_TYPE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FORMAT_TYPE_ADIF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_FORMAT_TYPE_ADTS 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: BITSTREAM_TYPE [06:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITSTREAM_TYPE_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITSTREAM_TYPE_SHIFT 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITSTREAM_TYPE_CBR 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BITSTREAM_TYPE_VBR 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: INPUT_CONFIG [05:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_INPUT_CONFIG_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_INPUT_CONFIG_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_INPUT_CONFIG_One_Channel 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_INPUT_CONFIG_Two_Channel 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_AAC_HE :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_AAC_HE_BPSI_Bits_32 16

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: AMODE [31:26] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_AMODE_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_AMODE_SHIFT 26

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: SFREQ [25:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_SFREQ_MASK 0x03c00000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_SFREQ_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: RATE [21:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_RATE_MASK 0x003e0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_RATE_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: PCMR [16:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_PCMR_MASK 0x0001c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_PCMR_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: VERNUM [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_VERNUM_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_VERNUM_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: DIALNORM [09:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_DIALNORM_MASK 0x000003c0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_DIALNORM_SHIFT 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: CHIST [05:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_CHIST_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_CHIST_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: DTSES [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_DTSES_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_DTSES_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: HDCD [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_HDCD_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_HDCD_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: TIMEF [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_TIMEF_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_TIMEF_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT1 :: ENC_DTS :: AUXF [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_AUXF_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT1_ENC_DTS_AUXF_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER1_CXT1 - Decode Control Register 1 - Context 1
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: AAC_LC :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_AAC_LC_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_AAC_LC_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: AAC_HE_SBR_STEREO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: AC3 :: DOLBY_CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_AC3_DOLBY_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_AC3_DOLBY_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: AC3_PLUS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_AC3_PLUS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_AC3_PLUS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: DTS_CORE :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_DTS_CORE_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_DTS_CORE_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: LPCM :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_LPCM_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_LPCM_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: MPEG :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_MPEG_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_MPEG_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: WMA :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_WMA_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_WMA_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: WMAPRO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_WMAPRO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_WMAPRO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: MLP_IN_LOSSLESS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DDC :: SW_UNDEFINED2 [31:30] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_SW_UNDEFINED2_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_SW_UNDEFINED2_SHIFT 30

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DDC :: DIALNORM2 [29:25] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_DIALNORM2_MASK 0x3e000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_DIALNORM2_SHIFT 25

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DDC :: COMPRE2 [24:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_COMPRE2_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_COMPRE2_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DDC :: COMPR2 [23:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_COMPR2_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_COMPR2_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DDC :: SW_UNDEFINED [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_SW_UNDEFINED_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DDC :: DIALNORM [13:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_DIALNORM_MASK 0x00003e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_DIALNORM_SHIFT 9

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DDC :: COMPRE [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_COMPRE_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_COMPRE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DDC :: COMPR [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_COMPR_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DDC_COMPR_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_AAC_HE :: COPYRIGHT_NUM_LO [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_AAC_HE_COPYRIGHT_NUM_LO_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_AAC_HE_COPYRIGHT_NUM_LO_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: EXT_AUDIO [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_EXT_AUDIO_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_EXT_AUDIO_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: EXT_AUDIO_ID [21:19] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_EXT_AUDIO_ID_MASK 0x00380000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_EXT_AUDIO_ID_SHIFT 19

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: MIX [18:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_MIX_MASK  0x00040000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_MIX_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: SUMF [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_SUMF_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_SUMF_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: SUMS [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_SUMS_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_SUMS_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: DYNF [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_DYNF_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_DYNF_SHIFT 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: JOINX [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_JOINX_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_JOINX_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: CPF [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_CPF_MASK  0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_CPF_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: ADDMF [12:12] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_ADDMF_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_ADDMF_SHIFT 12

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: FTYPE [11:11] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_FTYPE_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_FTYPE_SHIFT 11

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: ASPF [10:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_ASPF_MASK 0x00000400
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_ASPF_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: LFE [09:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_LFE_MASK  0x00000300
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_LFE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT1 :: ENC_DTS :: RANGE [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_RANGE_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT1_ENC_DTS_RANGE_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER2_CXT1 - Decode Control Register 2 - Context 1
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_LC :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_LC :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_LC :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_LC :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_LC :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_LC_DDBM_ENABLE_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DDBM_ENABLE_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3 :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DVD_TYPE_BD   0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3 :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3 :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3 :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_DDBM_ENABLE_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3_PLUS :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3_PLUS :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3_PLUS :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3_PLUS :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: AC3_PLUS :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_AC3_PLUS_DDBM_ENABLE_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: DTS_CORE :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: DTS_CORE :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: DTS_CORE :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: DTS_CORE :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: DTS_CORE :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_DTS_CORE_DDBM_ENABLE_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: LPCM :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: LPCM :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: LPCM :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: LPCM :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: LPCM :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_LPCM_DDBM_ENABLE_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: MPEG :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: MPEG :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: MPEG :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: MPEG :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: MPEG :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_MPEG_DDBM_ENABLE_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: ENC_AAC_HE :: COPYRIGHT_NUM_HI [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_ENC_AAC_HE_COPYRIGHT_NUM_HI_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_ENC_AAC_HE_COPYRIGHT_NUM_HI_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT1 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT1_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER3_CXT1 - Decode Control Register 3 - Context 1
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT1 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT1_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER4_CXT1 - Decode Control Register 4 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT1 :: SW_UNDEFINED1 [31:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_SW_UNDEFINED1_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_SW_UNDEFINED1_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT1 :: FRAME_ADVANCE [15:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_FRAME_ADVANCE_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_FRAME_ADVANCE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT1 :: SW_UNDEFINED0 [07:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_SW_UNDEFINED0_MASK 0x000000f8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_SW_UNDEFINED0_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT1 :: MULTI_CHANNEL_MODE_SELECT [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_MULTI_CHANNEL_MODE_SELECT_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_MULTI_CHANNEL_MODE_SELECT_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT1 :: STC_VALID [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_STC_VALID_MASK    0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_STC_VALID_SHIFT   1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_STC_VALID_Invalid 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_STC_VALID_Valid   1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT1 :: TSM_SELECT [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_TSM_SELECT_MASK   0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT1_TSM_SELECT_SHIFT  0

/***************************************************************************
 *CONTROL_REGISTER5_CXT1 - Decode Control Register 5 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER5_CXT1 :: START_END_PTS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT1_START_END_PTS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT1_START_END_PTS_PTR_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG0_CXT1 - Delayed Ring Buffer Configuration 0 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT1 :: DELAYED_RBUF23_CH_PAIR [31:29] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF23_CH_PAIR_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF23_CH_PAIR_SHIFT 29

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT1 :: DELAYED_RBUF3 [28:25] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF3_MASK 0x1e000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF3_SHIFT 25

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT1 :: DELAYED_RBUF2 [24:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF2_MASK 0x01e00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF2_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT1 :: DELAY_SIGN01 [20:20] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAY_SIGN01_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAY_SIGN01_SHIFT 20

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT1 :: DELAY_VALUE01 [19:11] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAY_VALUE01_MASK 0x000ff800
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAY_VALUE01_SHIFT 11

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT1 :: DELAYED_RBUF01_CH_PAIR [10:08] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF01_CH_PAIR_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF01_CH_PAIR_SHIFT 8

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT1 :: DELAYED_RBUF1 [07:04] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF1_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF1_SHIFT 4

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT1 :: DELAYED_RBUF0 [03:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF0_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT1_DELAYED_RBUF0_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG1_CXT1 - Delayed Ring Buffer Configuration 1 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT1 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT1 :: DELAY_SIGN45 [30:30] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAY_SIGN45_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAY_SIGN45_SHIFT 30

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT1 :: DELAY_VALUE45 [29:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAY_VALUE45_MASK 0x3fe00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAY_VALUE45_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT1 :: DELAYED_RBUF45_CH_PAIR [20:18] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAYED_RBUF45_CH_PAIR_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAYED_RBUF45_CH_PAIR_SHIFT 18

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT1 :: DELAYED_RBUF5 [17:14] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAYED_RBUF5_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAYED_RBUF5_SHIFT 14

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT1 :: DELAYED_RBUF4 [13:10] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAYED_RBUF4_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAYED_RBUF4_SHIFT 10

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT1 :: DELAY_SIGN23 [09:09] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAY_SIGN23_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAY_SIGN23_SHIFT 9

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT1 :: DELAY_VALUE23 [08:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAY_VALUE23_MASK 0x000001ff
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT1_DELAY_VALUE23_SHIFT 0

/***************************************************************************
 *SRC_CONFIG_CXT1 - Sampling Rate Conversion Configuration Register - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT1 :: SW_UNDEFINED [31:12] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_SW_UNDEFINED_MASK        0xfffff000
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_SW_UNDEFINED_SHIFT       12

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT1 :: DSOLA_FS_IN [11:02] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_DSOLA_FS_IN_MASK         0x00000ffc
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_DSOLA_FS_IN_SHIFT        2

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT1 :: OUTPUT_SAMPLING_FREQUENCY [01:00] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_OUTPUT_SAMPLING_FREQUENCY_MASK 0x00000003
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_OUTPUT_SAMPLING_FREQUENCY_SHIFT 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_OUTPUT_SAMPLING_FREQUENCY_Frequency_48_kHz 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_OUTPUT_SAMPLING_FREQUENCY_Frequency_96_kHz 1
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_OUTPUT_SAMPLING_FREQUENCY_Frequency_192_kHz 2
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT1_OUTPUT_SAMPLING_FREQUENCY_RESERVED 3

/***************************************************************************
 *POST_PROCESSING_BRANCH0_CXT1 - Post Processing Configuration Branch 0 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT1 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT1 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT1 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT1 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT1 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT1 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT1 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT1 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT1_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH1_CXT1 - Post Processing Configuration Branch 1 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT1 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT1 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT1 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT1 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT1 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT1 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT1 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT1 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT1_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH2_CXT1 - Post Processing Configuration Branch 2 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT1 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT1 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT1 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT1 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT1 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT1 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT1 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT1 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT1_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH3_CXT1 - Post Processing Configuration Branch 3 - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT1 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT1 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT1 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT1 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT1 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT1 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT1 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT1 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT1_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *TSM_TRANS_THRESHOLD_CXT1 - TSM Transition Threshold - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_TRANS_THRESHOLD_CXT1 :: TSM_TRANSITION_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT1_TSM_TRANSITION_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT1_TSM_TRANSITION_THRESHOLD_SHIFT 0

/***************************************************************************
 *PTS_TYPE_CXT1 - PTS Type - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_TYPE_CXT1 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT1 :: HOST_PTS_COUNT [07:05] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_HOST_PTS_COUNT_MASK        0x000000e0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_HOST_PTS_COUNT_SHIFT       5

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT1 :: DSP_PTS_COUNT [04:02] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_DSP_PTS_COUNT_MASK         0x0000001c
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_DSP_PTS_COUNT_SHIFT        2

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT1 :: PTS_TYPE [01:00] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_PTS_TYPE_MASK              0x00000003
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_PTS_TYPE_SHIFT             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_PTS_TYPE_Coded             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_PTS_TYPE_InterpolatedFromValidPTS 1
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_PTS_TYPE_HostProgrammedPTS 2
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT1_PTS_TYPE_InterpolatedFromInvalidPTS 3

/***************************************************************************
 *PTS2STC_PHASE_CXT1 - PTS to STC Phase - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS2STC_PHASE_CXT1 :: PTS2STC_PHASE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT1_PTS2STC_PHASE_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT1_PTS2STC_PHASE_SHIFT   0

/***************************************************************************
 *TSM_LOG_CTRL_CXT1 - TSM Log Control - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT1 :: BUF_START [31:06] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_BUF_START_MASK         0xffffffc0
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_BUF_START_SHIFT        6

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT1 :: DSP_BUF_ID [05:05] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_DSP_BUF_ID_MASK        0x00000020
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_DSP_BUF_ID_SHIFT       5

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT1 :: HOST_BUF_ID [04:04] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_HOST_BUF_ID_MASK       0x00000010
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_HOST_BUF_ID_SHIFT      4

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT1 :: ENABLE [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_ENABLE_MASK            0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_ENABLE_SHIFT           3

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT1 :: BUF_SIZE [02:00] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_BUF_SIZE_MASK          0x00000007
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT1_BUF_SIZE_SHIFT         0

/***************************************************************************
 *PTS_CXT1 - PTS Value - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_CXT1 :: PTS_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS_CXT1_PTS_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS_CXT1_PTS_VALUE_SHIFT                 0

/***************************************************************************
 *STC_CXT1 - STC Value - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: STC_CXT1 :: STC_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_STC_CXT1_STC_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_STC_CXT1_STC_VALUE_SHIFT                 0

/***************************************************************************
 *PCR_OFFSET_CXT1 - PCR Offset - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PCR_OFFSET_CXT1 :: PCR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT1_PCR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT1_PCR_OFFSET_SHIFT         0

/***************************************************************************
 *TSM_STATUS_CXT1 - TSM Status - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_STATUS_CXT1 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_SW_UNDEFINED_MASK        0xfffffff0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_SW_UNDEFINED_SHIFT       4

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT1 :: FRM_ADV_STATUS [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_FRM_ADV_STATUS_MASK      0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_FRM_ADV_STATUS_SHIFT     3
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_FRM_ADV_STATUS_BUSY      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_FRM_ADV_STATUS_READY     0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT1 :: PAUSE_STATUS [02:02] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_PAUSE_STATUS_MASK        0x00000004
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_PAUSE_STATUS_SHIFT       2
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_PAUSE_STATUS_PAUSED      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_PAUSE_STATUS_NOT_PAUSED  0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT1 :: TSM_STATUS [01:00] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_TSM_STATUS_MASK          0x00000003
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_TSM_STATUS_SHIFT         0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_TSM_STATUS_DECODE        0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_TSM_STATUS_DISCARD       1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT1_TSM_STATUS_WAIT          2

/***************************************************************************
 *TSM_WAIT_PERIOD_CXT1 - TSM Wait Period - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_WAIT_PERIOD_CXT1 :: TSM_WAIT_PERIOD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT1_TSM_WAIT_PERIOD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT1_TSM_WAIT_PERIOD_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER0_CXT1 - Stream Info Register 0 - Context 1
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AAC_LC :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AAC_LC :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AAC_LC :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_LC_SAMPLING_RATE_RESERVED_15 15

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AAC_HE_SBR_STEREO :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AAC_HE_SBR_STEREO :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AAC_HE_SBR_STEREO :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_15 15

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3 :: AC3_ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: AC3_PLUS :: ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: DTS_CORE :: SAMPLING_FREQ [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Invalid_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Sampling_8_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Sampling_16_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Sampling_32_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Invalid_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Invalid_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Sampling_11_025_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Sampling_44_1_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Invalid_9 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Invalid_10 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Sampling_12_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Sampling_24_kHz 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Sampling_48_kHz 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Invalid_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_SAMPLING_FREQ_Invalid_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: DTS_CORE :: AMODE [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_SHIFT 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_One_ch_A 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Two_ch_A_B 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Two_ch_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Two_ch_LpR_LmR 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Two_ch_LT_RT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Three_ch_C_L_R 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Three_ch_L_R_S 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Four_ch_C_L_R_S 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Four_ch_L_R_SL_SR 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Five_ch_C_L_R_SL_SR 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Six_ch_CL_CR_L_R_SL_SR 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Six_ch_C_L_R_LR_RR_OV 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Six_ch_CF_CR_LF_RF_Lr_Rr 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Seven_ch_CL_C_CR_L_R_SL_SR 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Eight_ch_CL_CR_L_R_SL1_SL2_SR1_SR2 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_Eight_ch_CL_C_CR_L_R_SL_S_SR 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_AMODE_User_Defined_16 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: DTS_CORE :: FRAME_SIZE [21:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_FRAME_SIZE_MASK 0x003fff00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_FRAME_SIZE_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: DTS_CORE :: NUM_PCM_BLOCKS [07:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_NUM_PCM_BLOCKS_MASK 0x000000fe
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_NUM_PCM_BLOCKS_SHIFT 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: DTS_CORE :: CRC_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_CRC_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_CRC_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_CRC_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_DTS_CORE_CRC_FLAG_Present 1

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: LPCM :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SW_UNDEFINED_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SW_UNDEFINED_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: LPCM :: FRAME_SIZE [26:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_FRAME_SIZE_MASK 0x07fff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_FRAME_SIZE_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: LPCM :: CH_ASSIGNMENT [10:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_MASK 0x00000780
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_SHIFT 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_Mono 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_L_R_Stereo 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_L_C_R_3_0 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_L_R_S_2_1 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_L_C_R_S_3_1 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_L_R_Ls_Rs_2_2 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_3_2 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_LFE_3_2 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_3_4 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_LFE_3_4 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_CH_ASSIGNMENT_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: LPCM :: SAMPLING_FREQ [06:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_MASK 0x00000078
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_Sampling_48_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_Sampling_96_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_Sampling_192_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_SAMPLING_FREQ_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: LPCM :: BITS_PER_SAMP [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_BITS_PER_SAMP_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_BITS_PER_SAMP_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_BITS_PER_SAMP_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_BITS_PER_SAMP_bits_16 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_BITS_PER_SAMP_bits_20 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_BITS_PER_SAMP_bits_24 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: LPCM :: START_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_START_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_START_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_START_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_LPCM_START_FLAG_Present 1

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: SW_UNDEFINED [31:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_SW_UNDEFINED_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_SW_UNDEFINED_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: EMPHASIS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_EMPHASIS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_EMPHASIS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: MPEG_ORIGINAL_COPY [13:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_ORIGINAL_COPY_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_ORIGINAL_COPY_SHIFT 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_ORIGINAL_COPY_Copy 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_ORIGINAL_COPY_Original 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: MPEG_COPYRIGHT [12:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_COPYRIGHT_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_COPYRIGHT_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: MPEG_MODE [11:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_MODE_MASK 0x00000c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_MODE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: MPEG_SAMPLING_FREQ [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_SAMPLING_FREQ_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_SAMPLING_FREQ_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: MPEG_BITRATE [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_BITRATE_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_BITRATE_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: MPEG_CRC [03:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_CRC_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_CRC_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_CRC_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_CRC_CRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: MPEG_LAYER [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_LAYER_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_LAYER_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_LAYER_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_LAYER_Layer3 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_LAYER_Layer2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_LAYER_Layer1 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MPEG :: MPEG_ALGORITHM_ID [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_ALGORITHM_ID_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_ALGORITHM_ID_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_ALGORITHM_ID_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MPEG_MPEG_ALGORITHM_ID_ISO11172_Audio 1

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMA :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMA :: BITRATE [22:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_BITRATE_MASK 0x007fff80
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_BITRATE_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMA :: ACMOD [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_ACMOD_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_ACMOD_one_channel 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_ACMOD_two_channels 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMA :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMA :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMA_VERSION_NUMBER_WMA_Pro 3

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMAPRO :: SW_UNDEFINED [31:26] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_SW_UNDEFINED_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_SW_UNDEFINED_SHIFT 26

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMAPRO :: BITRATE [25:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_BITRATE_MASK 0x03fffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_BITRATE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMAPRO :: LFEON [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_LFEON_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_LFEON_SHIFT 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_LFEON_LFE_channel_on 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMAPRO :: ACMOD [08:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_ACMOD_MASK 0x000001c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_ACMOD_channels_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_ACMOD_channels_2_0_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_ACMOD_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_ACMOD_channels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_ACMOD_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_ACMOD_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_ACMOD_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMAPRO :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: WMAPRO :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_WMAPRO_VERSION_NUMBER_WMA_Pro 3

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MLP_IN_LOSSLESS :: MLP_STREAM_MODE [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_MLP_STREAM_MODE_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_MLP_STREAM_MODE_SHIFT 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBB_Stream 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBA_Stream 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MLP_IN_LOSSLESS :: MAJOR_SYNC_INFO [29:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_MASK 0x30000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MLP_IN_LOSSLESS :: VARIABLE_RATE [27:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_VARIABLE_RATE_MASK 0x08000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_VARIABLE_RATE_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_VARIABLE_RATE_Fixed_Rate 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_VARIABLE_RATE_Variable_Rate 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MLP_IN_LOSSLESS :: PEAK_DATA_RATE [26:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_PEAK_DATA_RATE_MASK 0x07fff000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_PEAK_DATA_RATE_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MLP_IN_LOSSLESS :: NUMBER_OF_SUBSTREAMS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: MLP_IN_LOSSLESS :: SUBSTREAM_INFO [07:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_SUBSTREAM_INFO_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_MLP_IN_LOSSLESS_SUBSTREAM_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT1 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT1_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER1_CXT1 - Stream Info Register 1 - Context 1
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_LC :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_LC :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_LC :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_LC :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_LC :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_LC_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_HE_SBR_STEREO :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_HE_SBR_STEREO :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_HE_SBR_STEREO :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AAC_HE_SBR_STEREO :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3 :: AC3_CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3 :: AC3_SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3 :: AC3_LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3 :: AC3_LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3 :: AC3_TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3 :: AC3_TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_AC3_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3_PLUS :: CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3_PLUS :: SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3_PLUS :: LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3_PLUS :: LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3_PLUS :: TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: AC3_PLUS :: TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_AC3_PLUS_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: SOURCE_PCM [22:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_MASK 0x00700000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_SHIFT 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_ES0_16_bits 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_ES1_16_bits 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_ES0_20_bits 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_ES1_20_bits 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_ES0_24_bits 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_ES1_24_bits 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_Invalid_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_SOURCE_PCM_Invalid_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: COPY_HISTORY [19:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_COPY_HISTORY_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_COPY_HISTORY_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_COPY_HISTORY_Copy_prohibited 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_COPY_HISTORY_First_generation 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_COPY_HISTORY_Second_generation 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_COPY_HISTORY_Original_material 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: VERSION_NUMBER [17:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_VERSION_NUMBER_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_VERSION_NUMBER_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: LFE_PRESENT_FLAG [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_LFE_PRESENT_FLAG_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_LFE_PRESENT_FLAG_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_LFE_PRESENT_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_LFE_PRESENT_FLAG_Present_128 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_LFE_PRESENT_FLAG_Present_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_LFE_PRESENT_FLAG_Invalid 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: EXT_AUDIO [11:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_SHIFT 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: EXT_AUDIO_ID [10:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_XCh 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_XXCh 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_X96k 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_Reserved_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_Reserved_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EXT_AUDIO_ID_Reserved_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: HDCD_FORMAT [07:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_HDCD_FORMAT_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_HDCD_FORMAT_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: EMB_DRC [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EMB_DRC_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EMB_DRC_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EMB_DRC_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EMB_DRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: EMB_DWNMX_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EMB_DWNMX_EN_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EMB_DWNMX_EN_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EMB_DWNMX_EN_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_EMB_DWNMX_EN_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: DTS_CORE :: BIT_RATE [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_32 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_56 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_96 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_112 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_128 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_192 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_224 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_256 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_320 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_384 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_448 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_512 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_576 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_640 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_768 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_960 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_1024 17
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_1152 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_1280 19
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_1344 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_1408 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_1411_2 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_1472 23
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_1536 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_1920 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_2048 26
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_3072 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_kbps_3840 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_Open 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_Variable 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_DTS_CORE_BIT_RATE_Lossless 31

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MPEG :: SW_UNDEFINED [31:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MPEG_SW_UNDEFINED_MASK 0xfffff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MPEG_SW_UNDEFINED_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MPEG :: CRC_CNT [10:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MPEG_CRC_CNT_MASK 0x000007ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MPEG_CRC_CNT_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBA_Stream :: SW_UNDEFINED [31:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_8CH [29:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_MASK 0x3ffe0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_8CH [16:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_MASK 0x00018000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_SHIFT 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_6CH [14:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_MASK 0x00007c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_6CH [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_2CH [07:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_MASK 0x000000c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_8CH [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_6CH [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBA_Stream :: AUDIO_SAMPLING_FREQUENCY [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBB_Stream :: SW_UNDEFINED [31:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfe000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 25

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBB_Stream :: CHANNEL_ASSIGNMENT [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [19:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_2 [15:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_1 [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_2 [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_1 [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT1 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT1_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER2_CXT1 - Stream Info Register 2 - Context 1
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_LC :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_LC_DRC_PRESENT_DRC_Present 1

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AAC_HE_SBR_STEREO :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Present 1

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3 :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3 :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3 :: SW_UNDEFINED1 [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_SW_UNDEFINED1_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_SW_UNDEFINED1_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3 :: AC3_FRMSIZECOD [19:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_AC3_FRMSIZECOD_MASK 0x000fc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_AC3_FRMSIZECOD_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3 :: AC3_TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_AC3_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_AC3_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3_PLUS :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3_PLUS :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3_PLUS :: FRMSIZE [24:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_FRMSIZE_MASK 0x01ffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_FRMSIZE_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: AC3_PLUS :: TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_AC3_PLUS_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: DTS_CORE :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: DTS_CORE :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: DTS_CORE :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: DTS_CORE :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_DTS_CORE_SW_UNDEFINED1_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: LPCM :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: LPCM :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: LPCM :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: LPCM :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_LPCM_SW_UNDEFINED1_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MPEG :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MPEG :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MPEG :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MPEG :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MPEG_SW_UNDEFINED1_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_PRESENT [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBA_Stream :: CONTROL_ENABLED_2CH [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_CONTROL_ENABLED_2CH_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_CONTROL_ENABLED_2CH_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBA_Stream :: CONTROL_ENABLED_6CH [29:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_CONTROL_ENABLED_6CH_MASK 0x20000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_CONTROL_ENABLED_6CH_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBA_Stream :: CONTROL_ENABLED_8CH [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_CONTROL_ENABLED_8CH_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_CONTROL_ENABLED_8CH_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_2CH [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBA_Stream :: MIX_LEVEL_2CH [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_MIX_LEVEL_2CH_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_MIX_LEVEL_2CH_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_6CH [15:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_MASK 0x0000f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBA_Stream :: MIX_LEVEL_6CH [10:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_MIX_LEVEL_6CH_MASK 0x000007e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_MIX_LEVEL_6CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBA_Stream :: SOURCE_FORMAT_6CH [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_SOURCE_FORMAT_6CH_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBA_Stream_SOURCE_FORMAT_6CH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBB_Stream :: SAMPLING_FFREQUENCY [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_SAMPLING_FFREQUENCY_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_SAMPLING_FFREQUENCY_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBB_Stream :: WORD_WIDTH [26:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_WORD_WIDTH_MASK 0x07c00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_WORD_WIDTH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBB_Stream :: CHANNEL_OCCUPANCY [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_CHANNEL_OCCUPANCY_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_CHANNEL_OCCUPANCY_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [15:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x0000e000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 13

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBB_Stream :: SPEAKER_LAYOUT [12:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_SPEAKER_LAYOUT_MASK 0x00001ff8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_SPEAKER_LAYOUT_SHIFT 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: MLP_FBB_Stream :: COPY_PROTECTION [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_COPY_PROTECTION_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_MLP_FBB_Stream_COPY_PROTECTION_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT1 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT1_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER3_CXT1 - Stream Info Register 3 - Context 1
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBA_Stream :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_8CH [27:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_MASK 0x0f800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBA_Stream :: MIX_LEVEL_8CH [22:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_MIX_LEVEL_8CH_MASK 0x007e0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_MIX_LEVEL_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBA_Stream :: SOURCE_FORMAT_8CH [16:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_SOURCE_FORMAT_8CH_MASK 0x0001f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_SOURCE_FORMAT_8CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBA_Stream :: STARTUP_GAIN [10:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_STARTUP_GAIN_MASK 0x000007f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_STARTUP_GAIN_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_LENGTH [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBB_Stream :: SW_UNDEFINED [31:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfffffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBB_Stream :: HDCD_PROCESS [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBB_Stream_HDCD_PROCESS_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBB_Stream_HDCD_PROCESS_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBB_Stream :: SOURCE_FORMAT [08:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBB_Stream_SOURCE_FORMAT_MASK 0x000001e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBB_Stream_SOURCE_FORMAT_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: MLP_FBB_Stream :: SUMMARY_INFO [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBB_Stream_SUMMARY_INFO_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_MLP_FBB_Stream_SUMMARY_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT1 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT1_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER4_CXT1 - Stream Info Register 4 - Context 1
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT1 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT1_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *HEARTBEAT_CXT1 - DSP Heartbeat Counter - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: HEARTBEAT_CXT1 :: HEARTBEAT [31:00] */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT1_HEARTBEAT_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT1_HEARTBEAT_SHIFT           0

/***************************************************************************
 *SPDIF_PARSER_PTR_CXT1 - SPDIF parser SDRAM Pointer - Context 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SPDIF_PARSER_PTR_CXT1 :: HOST_CONFIG_PARAMS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT1_HOST_CONFIG_PARAMS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT1_HOST_CONFIG_PARAMS_PTR_SHIFT 0

/***************************************************************************
 *RAVE_TIMEBASE_SEL_CXT2 - Input, Context, and Timebase Select - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT2 :: SW_UNDEFINED [31:17] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_SW_UNDEFINED_MASK 0xfffe0000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_SW_UNDEFINED_SHIFT 17

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT2 :: STC_INCR_RATE [16:16] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_STC_INCR_RATE_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_STC_INCR_RATE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_STC_INCR_RATE_Is_45_kHz 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_STC_INCR_RATE_Is_27_MHz 1

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT2 :: TIMEBASE_SEL [15:12] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_TIMEBASE_SEL_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_TIMEBASE_SEL_SHIFT 12
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_TIMEBASE_SEL_STC_0 0

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT2 :: RAVE_CTXT_SEL [11:08] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_RAVE_CTXT_SEL_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_RAVE_CTXT_SEL_SHIFT 8

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT2 :: AUD_MODULE_ID [07:04] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_AUD_MODULE_ID_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_AUD_MODULE_ID_SHIFT 4

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT2 :: AUD_INPUT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_AUD_INPUT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_AUD_INPUT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_AUD_INPUT_TYPE_RAVE_Module 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_AUD_INPUT_TYPE_FMM_Module 1
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT2_AUD_INPUT_TYPE_RESERVED 15

/***************************************************************************
 *AV_OFFSET_CXT2 - AV Offset - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: AV_OFFSET_CXT2 :: AV_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT2_AV_OFFSET_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT2_AV_OFFSET_SHIFT           0

/***************************************************************************
 *PVR_OFFSET_CXT2 - PVR Offset - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PVR_OFFSET_CXT2 :: PVR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT2_PVR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT2_PVR_OFFSET_SHIFT         0

/***************************************************************************
 *DECODE_OFFSET_CXT2 - Decode Offset - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DECODE_OFFSET_CXT2 :: DECODE_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT2_DECODE_OFFSET_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT2_DECODE_OFFSET_SHIFT   0

/***************************************************************************
 *TSM_UPPER_THRESHOLD_CXT2 - TSM Upper Threshold - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_UPPER_THRESHOLD_CXT2 :: TSM_UPPER_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT2_TSM_UPPER_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT2_TSM_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_ST_GA_THRESHOLD_CXT2 - TSM ST/GA Thresholds - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT2 :: TSM_SL_THRESHOLD [31:16] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT2_TSM_SL_THRESHOLD_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT2_TSM_SL_THRESHOLD_SHIFT 16

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT2 :: TSM_GA_THRESHOLD [15:08] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT2_TSM_GA_THRESHOLD_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT2_TSM_GA_THRESHOLD_SHIFT 8

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT2 :: TSM_ST_THRESHOLD [07:00] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT2_TSM_ST_THRESHOLD_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT2_TSM_ST_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_DISCARD_THRESHOLD_CXT2 - TSM Discard Threshold - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_DISCARD_THRESHOLD_CXT2 :: TSM_DISCARD_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT2_TSM_DISCARD_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT2_TSM_DISCARD_THRESHOLD_SHIFT 0

/***************************************************************************
 *FMM_BUFF_CFG0_CXT2 - FMM buffer Configuration 0 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: LARGE_BUFFER [31:31] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_LARGE_BUFFER_MASK     0x80000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_LARGE_BUFFER_SHIFT    31

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: SW_UNDEFINED [30:30] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_SW_UNDEFINED_MASK     0x40000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_SW_UNDEFINED_SHIFT    30

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_LFE_BUF_ID [29:26] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LFE_BUF_ID_MASK    0x3c000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LFE_BUF_ID_SHIFT   26

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_LFE_EN [25:25] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LFE_EN_MASK        0x02000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LFE_EN_SHIFT       25
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LFE_EN_Disabled    0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LFE_EN_Enabled     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_C_BUF_ID [24:21] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_C_BUF_ID_MASK      0x01e00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_C_BUF_ID_SHIFT     21

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_C_EN [20:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_C_EN_MASK          0x00100000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_C_EN_SHIFT         20
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_C_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_C_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_RS_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_RS_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_RS_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_RS_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_RS_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_RS_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_RS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_RS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_LS_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LS_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LS_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_LS_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LS_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LS_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_LS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_R_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_R_BUF_ID_MASK      0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_R_BUF_ID_SHIFT     6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_R_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_R_EN_MASK          0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_R_EN_SHIFT         5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_R_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_R_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_L_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_L_BUF_ID_MASK      0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_L_BUF_ID_SHIFT     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT2 :: CH_L_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_L_EN_MASK          0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_L_EN_SHIFT         0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_L_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT2_CH_L_EN_Enabled       1

/***************************************************************************
 *FMM_BUFF_CFG1_CXT2 - FMM buffer Configuration 1 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT2 :: SW_UNDEFINED [31:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_SW_UNDEFINED_MASK     0xfff00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_SW_UNDEFINED_SHIFT    20

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT2 :: CH_RD_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RD_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RD_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT2 :: CH_RD_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RD_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RD_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT2 :: CH_LD_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LD_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LD_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT2 :: CH_LD_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LD_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LD_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT2 :: CH_RR_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RR_BUF_ID_MASK     0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RR_BUF_ID_SHIFT    6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT2 :: CH_RR_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RR_EN_MASK         0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RR_EN_SHIFT        5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_RR_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT2 :: CH_LR_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LR_BUF_ID_MASK     0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LR_BUF_ID_SHIFT    1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT2 :: CH_LR_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LR_EN_MASK         0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LR_EN_SHIFT        0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT2_CH_LR_EN_Enabled      1

/***************************************************************************
 *FMM_DEST_CXT2 - FMM Destination Blocks - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_DEST_CXT2 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: FMM_DEST_CXT2 :: PLL3 [07:07] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL3_MASK                  0x00000080
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL3_SHIFT                 7
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL3_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL3_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT2 :: PLL2 [06:06] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL2_MASK                  0x00000040
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL2_SHIFT                 6
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL2_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL2_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT2 :: PLL1 [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL1_MASK                  0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL1_SHIFT                 5
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT2 :: PLL0 [04:04] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL0_MASK                  0x00000010
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL0_SHIFT                 4
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_PLL0_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT2 :: SPDIF1 [03:03] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SPDIF1_MASK                0x00000008
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SPDIF1_SHIFT               3
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SPDIF1_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SPDIF1_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT2 :: SPDIF0 [02:02] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SPDIF0_MASK                0x00000004
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SPDIF0_SHIFT               2
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SPDIF0_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_SPDIF0_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT2 :: DAC1 [01:01] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_DAC1_MASK                  0x00000002
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_DAC1_SHIFT                 1
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_DAC1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_DAC1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT2 :: DAC0 [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_DAC0_MASK                  0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_DAC0_SHIFT                 0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_DAC0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT2_DAC0_Enabled               1

/***************************************************************************
 *ALGO_ID_CXT2 - Algorithm ID - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_SW_UNDEFINED_MASK           0xf8000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_SW_UNDEFINED_SHIFT          27

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ENC_CDB_INT_RATE [26:25] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_CDB_INT_RATE_MASK       0x06000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_CDB_INT_RATE_SHIFT      25
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_CDB_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_CDB_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_CDB_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_CDB_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ENC_PCM_INT_RATE [24:23] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_PCM_INT_RATE_MASK       0x01800000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_PCM_INT_RATE_SHIFT      23
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_PCM_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_PCM_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_PCM_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_PCM_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ENC_INTERLEAVE_C_LFE [22:22] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_INTERLEAVE_C_LFE_MASK   0x00400000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_INTERLEAVE_C_LFE_SHIFT  22

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ENC_INTERLEAVE_SL_SR [21:21] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_INTERLEAVE_SL_SR_MASK   0x00200000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_INTERLEAVE_SL_SR_SHIFT  21

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ENC_INTERLEAVE_L_R [20:20] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_INTERLEAVE_L_R_MASK     0x00100000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_INTERLEAVE_L_R_SHIFT    20

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ENC_LFE_PRESENT [19:19] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_LFE_PRESENT_MASK        0x00080000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_LFE_PRESENT_SHIFT       19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_LFE_PRESENT_Not_present 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_LFE_PRESENT_Present     1

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ENC_ACMOD_VALUE [18:16] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_MASK        0x00070000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_SHIFT       16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ALGO_TYPE [15:14] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_TYPE_MASK              0x0000c000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_TYPE_SHIFT             14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_TYPE_Decode            0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_TYPE_Encode            1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_TYPE_Reserved_2        2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_TYPE_Reserved_3        3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ENC_ALGO_ID [13:08] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ALGO_ID_MASK            0x00003f00
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ALGO_ID_SHIFT           8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ALGO_ID_ENC_MPEG1_L1    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ALGO_ID_ENC_MPEG1_L2    5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ALGO_ID_ENC_MPEG1_L3    10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ALGO_ID_ENC_DDC         15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ALGO_ID_ENC_AAC_HE      20
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ENC_ALGO_ID_ENC_DTS         23

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: DECODE_MODE [07:05] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_DECODE_MODE_MASK            0x000000e0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_DECODE_MODE_SHIFT           5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_DECODE_MODE_Disable         0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_DECODE_MODE_Pass_through    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_DECODE_MODE_Decode          2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_DECODE_MODE_Decode_and_pass_through 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_DECODE_MODE_RESERVED        7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT2 :: ALGO_ID [04:00] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_MASK                0x0000001f
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_SHIFT               0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_TBD_AUTO_DETECT     0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_MPEG1_STEREO        1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_AAC_LC              2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_AAC_HE_ADTS         3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_AAC_HE_LOAS         4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_AC3                 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_AC3_PLUS            6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_Linear_PCM_user_model 7
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_HD_DVD_LPCM         8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_Sample_Rate_Conversion 9
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_TBD_DV25            10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_DTS_CORE            11
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_BD_LPCM             12
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_DTS_HD_CORE         13
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_DVD_LPCM            14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_DD_IN_LOSSLESS      15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_MLP_IN_LOSSLESS     16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_WMA                 17
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_WMAPRO              19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_MLP_FBA_Stream      29
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_MLP_FBB_Stream      30
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT2_ALGO_ID_RESERVED            31

/***************************************************************************
 *CONTROL_REGISTER0_CXT2 - Decode Control Register 0 - Context 2
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: AAC_LC :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_AAC_LC_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_AAC_LC_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: AAC_HE_SBR_STEREO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: AC3 :: DOLBY_CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_AC3_DOLBY_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_AC3_DOLBY_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: AC3_PLUS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_AC3_PLUS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_AC3_PLUS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: DTS_CORE :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_DTS_CORE_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_DTS_CORE_CONFIG_NEXT_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: LPCM :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_LPCM_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_LPCM_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: MPEG :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_MPEG_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_MPEG_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: WMA :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_WMA_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_WMA_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: WMAPRO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_WMAPRO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_WMAPRO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: MLP_IN_LOSSLESS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: BSID [22:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BSID_MASK 0x007c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BSID_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: COMPRESSION2 [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_COMPRESSION2_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_COMPRESSION2_SHIFT 17
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_COMPRESSION2_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_COMPRESSION2_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: COMPRESSION [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_COMPRESSION_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_COMPRESSION_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_COMPRESSION_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_COMPRESSION_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: FSCOD [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FSCOD_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FSCOD_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FSCOD_Hz_48000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FSCOD_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FSCOD_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FSCOD_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: SW_UNDEFINED2 [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED2_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED2_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: FRMSIZECOD [12:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_MASK 0x00001e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_64 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_80 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_96 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_112 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_128 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_160 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_192 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_224 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_256 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_320 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_384 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_FRMSIZECOD_kbps_448 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: SW_UNDEFINED1 [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED1_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED1_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: SW_UNDEFINED0 [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED0_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED0_SHIFT 7

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: ACMOD [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_ACMOD_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_ACMOD_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_ACMOD_OnePlusOne 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_ACMOD_OneSlashZero 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_ACMOD_TwoSlashZero 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DDC :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DDC_BPSI_Bits_32 16

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: QUALITY_LEVEL [27:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_QUALITY_LEVEL_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_QUALITY_LEVEL_SHIFT 24
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_QUALITY_LEVEL_Level_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_QUALITY_LEVEL_Level_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_QUALITY_LEVEL_Level_3 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_QUALITY_LEVEL_Level_4 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_QUALITY_LEVEL_Level_5 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_QUALITY_LEVEL_Level_6 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: CRC_PROTECT [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_CRC_PROTECT_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_CRC_PROTECT_SHIFT 20
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_CRC_PROTECT_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_CRC_PROTECT_CRC_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: EMPHASIS [19:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_EMPHASIS_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_EMPHASIS_SHIFT 18
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: PSYCHO_MODEL [17:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_PSYCHO_MODEL_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_PSYCHO_MODEL_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_PSYCHO_MODEL_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_PSYCHO_MODEL_Model_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_PSYCHO_MODEL_Model_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_PSYCHO_MODEL_Reserved_3 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: FS_INDEX [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_FS_INDEX_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_FS_INDEX_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_FS_INDEX_Hz_44100 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_FS_INDEX_Hz_48000 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_FS_INDEX_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_FS_INDEX_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_free 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_32 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_40 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_48 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_56 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_64 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_80 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_96 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_112 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_128 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_160 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_192 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_224 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_256 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_kbps_320 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BITRATE_INDEX_forbidden 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: OUTPUT_MODE [09:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_OUTPUT_MODE_MASK 0x00000380
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_OUTPUT_MODE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_OUTPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_OUTPUT_MODE_Joint_Stereo 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_OUTPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_OUTPUT_MODE_Single_Channel 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_OUTPUT_MODE_Intensity_Stereo 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_OUTPUT_MODE_ms_stereo 5

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: INPUT_MODE [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_INPUT_MODE_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_INPUT_MODE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_INPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_INPUT_MODE_Reserved 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_INPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_INPUT_MODE_Mono 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_MPEG1 :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_MPEG1_BPSI_Bits_32 16

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: COPYRIGHT_ID [31:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_COPYRIGHT_ID_MASK 0xff000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_COPYRIGHT_ID_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: SW_UNDEFINED [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_SW_UNDEFINED_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_SW_UNDEFINED_SHIFT 20

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: FS_INDEX [19:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_96000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_88200 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_64000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_48000 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_44100 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_32000 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_24000 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_22050 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_16000 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_12000 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_11025 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Hz_08000 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FS_INDEX_Reserved_15 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: PROTECT_ABSENT [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PROTECT_ABSENT_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PROTECT_ABSENT_SHIFT 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PROTECT_ABSENT_Error_Check 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PROTECT_ABSENT_No_Error_Check 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: SBR_ENABLE [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_SBR_ENABLE_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_SBR_ENABLE_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_SBR_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_SBR_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_8 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_16 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_24 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_32 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_40 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_48 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_56 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_64 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_80 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_96 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_120 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_128 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_160 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_192 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_256 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITRATE_INDEX_kbps_320 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: PARAM_STEREO [09:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PARAM_STEREO_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PARAM_STEREO_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PARAM_STEREO_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_PARAM_STEREO_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: OUTPUT_CONFIG [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_OUTPUT_CONFIG_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_OUTPUT_CONFIG_SHIFT 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_OUTPUT_CONFIG_Mono 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_OUTPUT_CONFIG_Stereo 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: FORMAT_TYPE [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FORMAT_TYPE_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FORMAT_TYPE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FORMAT_TYPE_ADIF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_FORMAT_TYPE_ADTS 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: BITSTREAM_TYPE [06:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITSTREAM_TYPE_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITSTREAM_TYPE_SHIFT 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITSTREAM_TYPE_CBR 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BITSTREAM_TYPE_VBR 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: INPUT_CONFIG [05:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_INPUT_CONFIG_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_INPUT_CONFIG_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_INPUT_CONFIG_One_Channel 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_INPUT_CONFIG_Two_Channel 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_AAC_HE :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_AAC_HE_BPSI_Bits_32 16

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: AMODE [31:26] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_AMODE_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_AMODE_SHIFT 26

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: SFREQ [25:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_SFREQ_MASK 0x03c00000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_SFREQ_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: RATE [21:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_RATE_MASK 0x003e0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_RATE_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: PCMR [16:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_PCMR_MASK 0x0001c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_PCMR_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: VERNUM [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_VERNUM_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_VERNUM_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: DIALNORM [09:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_DIALNORM_MASK 0x000003c0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_DIALNORM_SHIFT 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: CHIST [05:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_CHIST_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_CHIST_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: DTSES [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_DTSES_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_DTSES_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: HDCD [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_HDCD_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_HDCD_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: TIMEF [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_TIMEF_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_TIMEF_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT2 :: ENC_DTS :: AUXF [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_AUXF_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT2_ENC_DTS_AUXF_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER1_CXT2 - Decode Control Register 1 - Context 2
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: AAC_LC :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_AAC_LC_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_AAC_LC_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: AAC_HE_SBR_STEREO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: AC3 :: DOLBY_CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_AC3_DOLBY_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_AC3_DOLBY_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: AC3_PLUS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_AC3_PLUS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_AC3_PLUS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: DTS_CORE :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_DTS_CORE_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_DTS_CORE_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: LPCM :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_LPCM_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_LPCM_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: MPEG :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_MPEG_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_MPEG_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: WMA :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_WMA_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_WMA_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: WMAPRO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_WMAPRO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_WMAPRO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: MLP_IN_LOSSLESS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DDC :: SW_UNDEFINED2 [31:30] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_SW_UNDEFINED2_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_SW_UNDEFINED2_SHIFT 30

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DDC :: DIALNORM2 [29:25] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_DIALNORM2_MASK 0x3e000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_DIALNORM2_SHIFT 25

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DDC :: COMPRE2 [24:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_COMPRE2_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_COMPRE2_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DDC :: COMPR2 [23:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_COMPR2_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_COMPR2_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DDC :: SW_UNDEFINED [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_SW_UNDEFINED_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DDC :: DIALNORM [13:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_DIALNORM_MASK 0x00003e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_DIALNORM_SHIFT 9

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DDC :: COMPRE [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_COMPRE_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_COMPRE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DDC :: COMPR [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_COMPR_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DDC_COMPR_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_AAC_HE :: COPYRIGHT_NUM_LO [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_AAC_HE_COPYRIGHT_NUM_LO_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_AAC_HE_COPYRIGHT_NUM_LO_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: EXT_AUDIO [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_EXT_AUDIO_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_EXT_AUDIO_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: EXT_AUDIO_ID [21:19] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_EXT_AUDIO_ID_MASK 0x00380000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_EXT_AUDIO_ID_SHIFT 19

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: MIX [18:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_MIX_MASK  0x00040000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_MIX_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: SUMF [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_SUMF_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_SUMF_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: SUMS [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_SUMS_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_SUMS_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: DYNF [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_DYNF_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_DYNF_SHIFT 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: JOINX [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_JOINX_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_JOINX_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: CPF [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_CPF_MASK  0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_CPF_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: ADDMF [12:12] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_ADDMF_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_ADDMF_SHIFT 12

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: FTYPE [11:11] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_FTYPE_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_FTYPE_SHIFT 11

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: ASPF [10:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_ASPF_MASK 0x00000400
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_ASPF_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: LFE [09:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_LFE_MASK  0x00000300
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_LFE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT2 :: ENC_DTS :: RANGE [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_RANGE_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT2_ENC_DTS_RANGE_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER2_CXT2 - Decode Control Register 2 - Context 2
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_LC :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_LC :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_LC :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_LC :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_LC :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_LC_DDBM_ENABLE_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DDBM_ENABLE_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3 :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DVD_TYPE_BD   0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3 :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3 :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3 :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_DDBM_ENABLE_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3_PLUS :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3_PLUS :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3_PLUS :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3_PLUS :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: AC3_PLUS :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_AC3_PLUS_DDBM_ENABLE_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: DTS_CORE :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: DTS_CORE :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: DTS_CORE :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: DTS_CORE :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: DTS_CORE :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_DTS_CORE_DDBM_ENABLE_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: LPCM :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: LPCM :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: LPCM :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: LPCM :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: LPCM :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_LPCM_DDBM_ENABLE_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: MPEG :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: MPEG :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: MPEG :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: MPEG :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: MPEG :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_MPEG_DDBM_ENABLE_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: ENC_AAC_HE :: COPYRIGHT_NUM_HI [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_ENC_AAC_HE_COPYRIGHT_NUM_HI_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_ENC_AAC_HE_COPYRIGHT_NUM_HI_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT2 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT2_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER3_CXT2 - Decode Control Register 3 - Context 2
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT2 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT2_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER4_CXT2 - Decode Control Register 4 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT2 :: SW_UNDEFINED1 [31:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_SW_UNDEFINED1_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_SW_UNDEFINED1_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT2 :: FRAME_ADVANCE [15:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_FRAME_ADVANCE_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_FRAME_ADVANCE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT2 :: SW_UNDEFINED0 [07:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_SW_UNDEFINED0_MASK 0x000000f8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_SW_UNDEFINED0_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT2 :: MULTI_CHANNEL_MODE_SELECT [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_MULTI_CHANNEL_MODE_SELECT_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_MULTI_CHANNEL_MODE_SELECT_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT2 :: STC_VALID [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_STC_VALID_MASK    0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_STC_VALID_SHIFT   1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_STC_VALID_Invalid 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_STC_VALID_Valid   1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT2 :: TSM_SELECT [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_TSM_SELECT_MASK   0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT2_TSM_SELECT_SHIFT  0

/***************************************************************************
 *CONTROL_REGISTER5_CXT2 - Decode Control Register 5 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER5_CXT2 :: START_END_PTS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT2_START_END_PTS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT2_START_END_PTS_PTR_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG0_CXT2 - Delayed Ring Buffer Configuration 0 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT2 :: DELAYED_RBUF23_CH_PAIR [31:29] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF23_CH_PAIR_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF23_CH_PAIR_SHIFT 29

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT2 :: DELAYED_RBUF3 [28:25] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF3_MASK 0x1e000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF3_SHIFT 25

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT2 :: DELAYED_RBUF2 [24:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF2_MASK 0x01e00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF2_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT2 :: DELAY_SIGN01 [20:20] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAY_SIGN01_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAY_SIGN01_SHIFT 20

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT2 :: DELAY_VALUE01 [19:11] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAY_VALUE01_MASK 0x000ff800
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAY_VALUE01_SHIFT 11

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT2 :: DELAYED_RBUF01_CH_PAIR [10:08] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF01_CH_PAIR_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF01_CH_PAIR_SHIFT 8

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT2 :: DELAYED_RBUF1 [07:04] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF1_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF1_SHIFT 4

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT2 :: DELAYED_RBUF0 [03:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF0_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT2_DELAYED_RBUF0_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG1_CXT2 - Delayed Ring Buffer Configuration 1 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT2 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT2 :: DELAY_SIGN45 [30:30] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAY_SIGN45_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAY_SIGN45_SHIFT 30

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT2 :: DELAY_VALUE45 [29:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAY_VALUE45_MASK 0x3fe00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAY_VALUE45_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT2 :: DELAYED_RBUF45_CH_PAIR [20:18] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAYED_RBUF45_CH_PAIR_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAYED_RBUF45_CH_PAIR_SHIFT 18

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT2 :: DELAYED_RBUF5 [17:14] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAYED_RBUF5_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAYED_RBUF5_SHIFT 14

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT2 :: DELAYED_RBUF4 [13:10] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAYED_RBUF4_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAYED_RBUF4_SHIFT 10

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT2 :: DELAY_SIGN23 [09:09] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAY_SIGN23_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAY_SIGN23_SHIFT 9

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT2 :: DELAY_VALUE23 [08:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAY_VALUE23_MASK 0x000001ff
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT2_DELAY_VALUE23_SHIFT 0

/***************************************************************************
 *SRC_CONFIG_CXT2 - Sampling Rate Conversion Configuration Register - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT2 :: SW_UNDEFINED [31:12] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_SW_UNDEFINED_MASK        0xfffff000
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_SW_UNDEFINED_SHIFT       12

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT2 :: DSOLA_FS_IN [11:02] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_DSOLA_FS_IN_MASK         0x00000ffc
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_DSOLA_FS_IN_SHIFT        2

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT2 :: OUTPUT_SAMPLING_FREQUENCY [01:00] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_OUTPUT_SAMPLING_FREQUENCY_MASK 0x00000003
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_OUTPUT_SAMPLING_FREQUENCY_SHIFT 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_OUTPUT_SAMPLING_FREQUENCY_Frequency_48_kHz 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_OUTPUT_SAMPLING_FREQUENCY_Frequency_96_kHz 1
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_OUTPUT_SAMPLING_FREQUENCY_Frequency_192_kHz 2
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT2_OUTPUT_SAMPLING_FREQUENCY_RESERVED 3

/***************************************************************************
 *POST_PROCESSING_BRANCH0_CXT2 - Post Processing Configuration Branch 0 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT2 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT2 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT2 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT2 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT2 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT2 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT2 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT2 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT2_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH1_CXT2 - Post Processing Configuration Branch 1 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT2 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT2 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT2 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT2 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT2 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT2 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT2 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT2 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT2_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH2_CXT2 - Post Processing Configuration Branch 2 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT2 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT2 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT2 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT2 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT2 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT2 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT2 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT2 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT2_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH3_CXT2 - Post Processing Configuration Branch 3 - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT2 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT2 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT2 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT2 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT2 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT2 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT2 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT2 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT2_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *TSM_TRANS_THRESHOLD_CXT2 - TSM Transition Threshold - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_TRANS_THRESHOLD_CXT2 :: TSM_TRANSITION_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT2_TSM_TRANSITION_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT2_TSM_TRANSITION_THRESHOLD_SHIFT 0

/***************************************************************************
 *PTS_TYPE_CXT2 - PTS Type - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_TYPE_CXT2 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT2 :: HOST_PTS_COUNT [07:05] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_HOST_PTS_COUNT_MASK        0x000000e0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_HOST_PTS_COUNT_SHIFT       5

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT2 :: DSP_PTS_COUNT [04:02] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_DSP_PTS_COUNT_MASK         0x0000001c
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_DSP_PTS_COUNT_SHIFT        2

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT2 :: PTS_TYPE [01:00] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_PTS_TYPE_MASK              0x00000003
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_PTS_TYPE_SHIFT             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_PTS_TYPE_Coded             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_PTS_TYPE_InterpolatedFromValidPTS 1
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_PTS_TYPE_HostProgrammedPTS 2
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT2_PTS_TYPE_InterpolatedFromInvalidPTS 3

/***************************************************************************
 *PTS2STC_PHASE_CXT2 - PTS to STC Phase - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS2STC_PHASE_CXT2 :: PTS2STC_PHASE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT2_PTS2STC_PHASE_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT2_PTS2STC_PHASE_SHIFT   0

/***************************************************************************
 *TSM_LOG_CTRL_CXT2 - TSM Log Control - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT2 :: BUF_START [31:06] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_BUF_START_MASK         0xffffffc0
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_BUF_START_SHIFT        6

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT2 :: DSP_BUF_ID [05:05] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_DSP_BUF_ID_MASK        0x00000020
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_DSP_BUF_ID_SHIFT       5

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT2 :: HOST_BUF_ID [04:04] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_HOST_BUF_ID_MASK       0x00000010
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_HOST_BUF_ID_SHIFT      4

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT2 :: ENABLE [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_ENABLE_MASK            0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_ENABLE_SHIFT           3

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT2 :: BUF_SIZE [02:00] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_BUF_SIZE_MASK          0x00000007
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT2_BUF_SIZE_SHIFT         0

/***************************************************************************
 *PTS_CXT2 - PTS Value - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_CXT2 :: PTS_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS_CXT2_PTS_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS_CXT2_PTS_VALUE_SHIFT                 0

/***************************************************************************
 *STC_CXT2 - STC Value - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: STC_CXT2 :: STC_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_STC_CXT2_STC_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_STC_CXT2_STC_VALUE_SHIFT                 0

/***************************************************************************
 *PCR_OFFSET_CXT2 - PCR Offset - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PCR_OFFSET_CXT2 :: PCR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT2_PCR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT2_PCR_OFFSET_SHIFT         0

/***************************************************************************
 *TSM_STATUS_CXT2 - TSM Status - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_STATUS_CXT2 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_SW_UNDEFINED_MASK        0xfffffff0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_SW_UNDEFINED_SHIFT       4

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT2 :: FRM_ADV_STATUS [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_FRM_ADV_STATUS_MASK      0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_FRM_ADV_STATUS_SHIFT     3
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_FRM_ADV_STATUS_BUSY      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_FRM_ADV_STATUS_READY     0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT2 :: PAUSE_STATUS [02:02] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_PAUSE_STATUS_MASK        0x00000004
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_PAUSE_STATUS_SHIFT       2
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_PAUSE_STATUS_PAUSED      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_PAUSE_STATUS_NOT_PAUSED  0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT2 :: TSM_STATUS [01:00] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_TSM_STATUS_MASK          0x00000003
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_TSM_STATUS_SHIFT         0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_TSM_STATUS_DECODE        0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_TSM_STATUS_DISCARD       1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT2_TSM_STATUS_WAIT          2

/***************************************************************************
 *TSM_WAIT_PERIOD_CXT2 - TSM Wait Period - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_WAIT_PERIOD_CXT2 :: TSM_WAIT_PERIOD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT2_TSM_WAIT_PERIOD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT2_TSM_WAIT_PERIOD_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER0_CXT2 - Stream Info Register 0 - Context 2
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AAC_LC :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AAC_LC :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AAC_LC :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_LC_SAMPLING_RATE_RESERVED_15 15

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AAC_HE_SBR_STEREO :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AAC_HE_SBR_STEREO :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AAC_HE_SBR_STEREO :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_15 15

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3 :: AC3_ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: AC3_PLUS :: ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: DTS_CORE :: SAMPLING_FREQ [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Invalid_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Sampling_8_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Sampling_16_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Sampling_32_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Invalid_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Invalid_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Sampling_11_025_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Sampling_44_1_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Invalid_9 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Invalid_10 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Sampling_12_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Sampling_24_kHz 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Sampling_48_kHz 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Invalid_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_SAMPLING_FREQ_Invalid_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: DTS_CORE :: AMODE [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_SHIFT 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_One_ch_A 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Two_ch_A_B 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Two_ch_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Two_ch_LpR_LmR 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Two_ch_LT_RT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Three_ch_C_L_R 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Three_ch_L_R_S 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Four_ch_C_L_R_S 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Four_ch_L_R_SL_SR 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Five_ch_C_L_R_SL_SR 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Six_ch_CL_CR_L_R_SL_SR 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Six_ch_C_L_R_LR_RR_OV 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Six_ch_CF_CR_LF_RF_Lr_Rr 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Seven_ch_CL_C_CR_L_R_SL_SR 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Eight_ch_CL_CR_L_R_SL1_SL2_SR1_SR2 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_Eight_ch_CL_C_CR_L_R_SL_S_SR 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_AMODE_User_Defined_16 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: DTS_CORE :: FRAME_SIZE [21:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_FRAME_SIZE_MASK 0x003fff00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_FRAME_SIZE_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: DTS_CORE :: NUM_PCM_BLOCKS [07:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_NUM_PCM_BLOCKS_MASK 0x000000fe
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_NUM_PCM_BLOCKS_SHIFT 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: DTS_CORE :: CRC_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_CRC_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_CRC_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_CRC_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_DTS_CORE_CRC_FLAG_Present 1

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: LPCM :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SW_UNDEFINED_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SW_UNDEFINED_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: LPCM :: FRAME_SIZE [26:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_FRAME_SIZE_MASK 0x07fff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_FRAME_SIZE_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: LPCM :: CH_ASSIGNMENT [10:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_MASK 0x00000780
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_SHIFT 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_Mono 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_L_R_Stereo 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_L_C_R_3_0 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_L_R_S_2_1 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_L_C_R_S_3_1 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_L_R_Ls_Rs_2_2 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_3_2 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_LFE_3_2 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_3_4 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_LFE_3_4 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_CH_ASSIGNMENT_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: LPCM :: SAMPLING_FREQ [06:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_MASK 0x00000078
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_Sampling_48_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_Sampling_96_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_Sampling_192_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_SAMPLING_FREQ_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: LPCM :: BITS_PER_SAMP [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_BITS_PER_SAMP_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_BITS_PER_SAMP_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_BITS_PER_SAMP_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_BITS_PER_SAMP_bits_16 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_BITS_PER_SAMP_bits_20 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_BITS_PER_SAMP_bits_24 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: LPCM :: START_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_START_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_START_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_START_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_LPCM_START_FLAG_Present 1

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: SW_UNDEFINED [31:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_SW_UNDEFINED_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_SW_UNDEFINED_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: EMPHASIS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_EMPHASIS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_EMPHASIS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: MPEG_ORIGINAL_COPY [13:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_ORIGINAL_COPY_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_ORIGINAL_COPY_SHIFT 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_ORIGINAL_COPY_Copy 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_ORIGINAL_COPY_Original 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: MPEG_COPYRIGHT [12:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_COPYRIGHT_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_COPYRIGHT_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: MPEG_MODE [11:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_MODE_MASK 0x00000c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_MODE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: MPEG_SAMPLING_FREQ [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_SAMPLING_FREQ_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_SAMPLING_FREQ_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: MPEG_BITRATE [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_BITRATE_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_BITRATE_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: MPEG_CRC [03:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_CRC_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_CRC_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_CRC_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_CRC_CRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: MPEG_LAYER [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_LAYER_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_LAYER_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_LAYER_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_LAYER_Layer3 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_LAYER_Layer2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_LAYER_Layer1 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MPEG :: MPEG_ALGORITHM_ID [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_ALGORITHM_ID_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_ALGORITHM_ID_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_ALGORITHM_ID_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MPEG_MPEG_ALGORITHM_ID_ISO11172_Audio 1

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMA :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMA :: BITRATE [22:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_BITRATE_MASK 0x007fff80
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_BITRATE_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMA :: ACMOD [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_ACMOD_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_ACMOD_one_channel 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_ACMOD_two_channels 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMA :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMA :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMA_VERSION_NUMBER_WMA_Pro 3

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMAPRO :: SW_UNDEFINED [31:26] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_SW_UNDEFINED_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_SW_UNDEFINED_SHIFT 26

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMAPRO :: BITRATE [25:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_BITRATE_MASK 0x03fffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_BITRATE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMAPRO :: LFEON [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_LFEON_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_LFEON_SHIFT 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_LFEON_LFE_channel_on 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMAPRO :: ACMOD [08:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_ACMOD_MASK 0x000001c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_ACMOD_channels_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_ACMOD_channels_2_0_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_ACMOD_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_ACMOD_channels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_ACMOD_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_ACMOD_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_ACMOD_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMAPRO :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: WMAPRO :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_WMAPRO_VERSION_NUMBER_WMA_Pro 3

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MLP_IN_LOSSLESS :: MLP_STREAM_MODE [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_MLP_STREAM_MODE_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_MLP_STREAM_MODE_SHIFT 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBB_Stream 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBA_Stream 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MLP_IN_LOSSLESS :: MAJOR_SYNC_INFO [29:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_MASK 0x30000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MLP_IN_LOSSLESS :: VARIABLE_RATE [27:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_VARIABLE_RATE_MASK 0x08000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_VARIABLE_RATE_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_VARIABLE_RATE_Fixed_Rate 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_VARIABLE_RATE_Variable_Rate 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MLP_IN_LOSSLESS :: PEAK_DATA_RATE [26:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_PEAK_DATA_RATE_MASK 0x07fff000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_PEAK_DATA_RATE_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MLP_IN_LOSSLESS :: NUMBER_OF_SUBSTREAMS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: MLP_IN_LOSSLESS :: SUBSTREAM_INFO [07:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_SUBSTREAM_INFO_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_MLP_IN_LOSSLESS_SUBSTREAM_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT2 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT2_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER1_CXT2 - Stream Info Register 1 - Context 2
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_LC :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_LC :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_LC :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_LC :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_LC :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_LC_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_HE_SBR_STEREO :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_HE_SBR_STEREO :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_HE_SBR_STEREO :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AAC_HE_SBR_STEREO :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3 :: AC3_CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3 :: AC3_SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3 :: AC3_LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3 :: AC3_LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3 :: AC3_TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3 :: AC3_TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_AC3_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3_PLUS :: CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3_PLUS :: SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3_PLUS :: LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3_PLUS :: LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3_PLUS :: TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: AC3_PLUS :: TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_AC3_PLUS_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: SOURCE_PCM [22:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_MASK 0x00700000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_SHIFT 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_ES0_16_bits 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_ES1_16_bits 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_ES0_20_bits 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_ES1_20_bits 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_ES0_24_bits 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_ES1_24_bits 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_Invalid_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_SOURCE_PCM_Invalid_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: COPY_HISTORY [19:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_COPY_HISTORY_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_COPY_HISTORY_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_COPY_HISTORY_Copy_prohibited 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_COPY_HISTORY_First_generation 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_COPY_HISTORY_Second_generation 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_COPY_HISTORY_Original_material 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: VERSION_NUMBER [17:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_VERSION_NUMBER_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_VERSION_NUMBER_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: LFE_PRESENT_FLAG [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_LFE_PRESENT_FLAG_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_LFE_PRESENT_FLAG_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_LFE_PRESENT_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_LFE_PRESENT_FLAG_Present_128 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_LFE_PRESENT_FLAG_Present_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_LFE_PRESENT_FLAG_Invalid 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: EXT_AUDIO [11:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_SHIFT 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: EXT_AUDIO_ID [10:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_XCh 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_XXCh 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_X96k 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_Reserved_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_Reserved_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EXT_AUDIO_ID_Reserved_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: HDCD_FORMAT [07:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_HDCD_FORMAT_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_HDCD_FORMAT_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: EMB_DRC [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EMB_DRC_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EMB_DRC_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EMB_DRC_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EMB_DRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: EMB_DWNMX_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EMB_DWNMX_EN_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EMB_DWNMX_EN_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EMB_DWNMX_EN_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_EMB_DWNMX_EN_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: DTS_CORE :: BIT_RATE [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_32 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_56 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_96 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_112 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_128 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_192 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_224 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_256 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_320 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_384 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_448 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_512 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_576 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_640 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_768 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_960 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_1024 17
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_1152 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_1280 19
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_1344 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_1408 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_1411_2 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_1472 23
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_1536 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_1920 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_2048 26
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_3072 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_kbps_3840 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_Open 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_Variable 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_DTS_CORE_BIT_RATE_Lossless 31

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MPEG :: SW_UNDEFINED [31:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MPEG_SW_UNDEFINED_MASK 0xfffff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MPEG_SW_UNDEFINED_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MPEG :: CRC_CNT [10:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MPEG_CRC_CNT_MASK 0x000007ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MPEG_CRC_CNT_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBA_Stream :: SW_UNDEFINED [31:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_8CH [29:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_MASK 0x3ffe0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_8CH [16:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_MASK 0x00018000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_SHIFT 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_6CH [14:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_MASK 0x00007c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_6CH [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_2CH [07:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_MASK 0x000000c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_8CH [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_6CH [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBA_Stream :: AUDIO_SAMPLING_FREQUENCY [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBB_Stream :: SW_UNDEFINED [31:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfe000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 25

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBB_Stream :: CHANNEL_ASSIGNMENT [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [19:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_2 [15:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_1 [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_2 [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_1 [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT2 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT2_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER2_CXT2 - Stream Info Register 2 - Context 2
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_LC :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_LC_DRC_PRESENT_DRC_Present 1

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AAC_HE_SBR_STEREO :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Present 1

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3 :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3 :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3 :: SW_UNDEFINED1 [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_SW_UNDEFINED1_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_SW_UNDEFINED1_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3 :: AC3_FRMSIZECOD [19:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_AC3_FRMSIZECOD_MASK 0x000fc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_AC3_FRMSIZECOD_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3 :: AC3_TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_AC3_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_AC3_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3_PLUS :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3_PLUS :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3_PLUS :: FRMSIZE [24:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_FRMSIZE_MASK 0x01ffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_FRMSIZE_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: AC3_PLUS :: TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_AC3_PLUS_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: DTS_CORE :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: DTS_CORE :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: DTS_CORE :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: DTS_CORE :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_DTS_CORE_SW_UNDEFINED1_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: LPCM :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: LPCM :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: LPCM :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: LPCM :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_LPCM_SW_UNDEFINED1_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MPEG :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MPEG :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MPEG :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MPEG :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MPEG_SW_UNDEFINED1_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_PRESENT [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBA_Stream :: CONTROL_ENABLED_2CH [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_CONTROL_ENABLED_2CH_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_CONTROL_ENABLED_2CH_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBA_Stream :: CONTROL_ENABLED_6CH [29:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_CONTROL_ENABLED_6CH_MASK 0x20000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_CONTROL_ENABLED_6CH_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBA_Stream :: CONTROL_ENABLED_8CH [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_CONTROL_ENABLED_8CH_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_CONTROL_ENABLED_8CH_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_2CH [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBA_Stream :: MIX_LEVEL_2CH [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_MIX_LEVEL_2CH_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_MIX_LEVEL_2CH_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_6CH [15:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_MASK 0x0000f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBA_Stream :: MIX_LEVEL_6CH [10:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_MIX_LEVEL_6CH_MASK 0x000007e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_MIX_LEVEL_6CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBA_Stream :: SOURCE_FORMAT_6CH [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_SOURCE_FORMAT_6CH_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBA_Stream_SOURCE_FORMAT_6CH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBB_Stream :: SAMPLING_FFREQUENCY [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_SAMPLING_FFREQUENCY_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_SAMPLING_FFREQUENCY_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBB_Stream :: WORD_WIDTH [26:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_WORD_WIDTH_MASK 0x07c00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_WORD_WIDTH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBB_Stream :: CHANNEL_OCCUPANCY [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_CHANNEL_OCCUPANCY_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_CHANNEL_OCCUPANCY_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [15:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x0000e000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 13

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBB_Stream :: SPEAKER_LAYOUT [12:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_SPEAKER_LAYOUT_MASK 0x00001ff8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_SPEAKER_LAYOUT_SHIFT 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: MLP_FBB_Stream :: COPY_PROTECTION [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_COPY_PROTECTION_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_MLP_FBB_Stream_COPY_PROTECTION_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT2 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT2_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER3_CXT2 - Stream Info Register 3 - Context 2
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBA_Stream :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_8CH [27:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_MASK 0x0f800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBA_Stream :: MIX_LEVEL_8CH [22:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_MIX_LEVEL_8CH_MASK 0x007e0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_MIX_LEVEL_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBA_Stream :: SOURCE_FORMAT_8CH [16:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_SOURCE_FORMAT_8CH_MASK 0x0001f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_SOURCE_FORMAT_8CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBA_Stream :: STARTUP_GAIN [10:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_STARTUP_GAIN_MASK 0x000007f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_STARTUP_GAIN_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_LENGTH [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBB_Stream :: SW_UNDEFINED [31:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfffffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBB_Stream :: HDCD_PROCESS [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBB_Stream_HDCD_PROCESS_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBB_Stream_HDCD_PROCESS_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBB_Stream :: SOURCE_FORMAT [08:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBB_Stream_SOURCE_FORMAT_MASK 0x000001e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBB_Stream_SOURCE_FORMAT_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: MLP_FBB_Stream :: SUMMARY_INFO [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBB_Stream_SUMMARY_INFO_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_MLP_FBB_Stream_SUMMARY_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT2 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT2_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER4_CXT2 - Stream Info Register 4 - Context 2
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT2 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT2_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *HEARTBEAT_CXT2 - DSP Heartbeat Counter - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: HEARTBEAT_CXT2 :: HEARTBEAT [31:00] */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT2_HEARTBEAT_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT2_HEARTBEAT_SHIFT           0

/***************************************************************************
 *SPDIF_PARSER_PTR_CXT2 - SPDIF parser SDRAM Pointer - Context 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SPDIF_PARSER_PTR_CXT2 :: HOST_CONFIG_PARAMS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT2_HOST_CONFIG_PARAMS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT2_HOST_CONFIG_PARAMS_PTR_SHIFT 0

/***************************************************************************
 *RAVE_TIMEBASE_SEL_CXT3 - Input, Context, and Timebase Select - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT3 :: SW_UNDEFINED [31:17] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_SW_UNDEFINED_MASK 0xfffe0000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_SW_UNDEFINED_SHIFT 17

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT3 :: STC_INCR_RATE [16:16] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_STC_INCR_RATE_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_STC_INCR_RATE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_STC_INCR_RATE_Is_45_kHz 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_STC_INCR_RATE_Is_27_MHz 1

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT3 :: TIMEBASE_SEL [15:12] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_TIMEBASE_SEL_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_TIMEBASE_SEL_SHIFT 12
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_TIMEBASE_SEL_STC_0 0

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT3 :: RAVE_CTXT_SEL [11:08] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_RAVE_CTXT_SEL_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_RAVE_CTXT_SEL_SHIFT 8

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT3 :: AUD_MODULE_ID [07:04] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_AUD_MODULE_ID_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_AUD_MODULE_ID_SHIFT 4

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT3 :: AUD_INPUT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_AUD_INPUT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_AUD_INPUT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_AUD_INPUT_TYPE_RAVE_Module 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_AUD_INPUT_TYPE_FMM_Module 1
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT3_AUD_INPUT_TYPE_RESERVED 15

/***************************************************************************
 *AV_OFFSET_CXT3 - AV Offset - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: AV_OFFSET_CXT3 :: AV_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT3_AV_OFFSET_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT3_AV_OFFSET_SHIFT           0

/***************************************************************************
 *PVR_OFFSET_CXT3 - PVR Offset - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PVR_OFFSET_CXT3 :: PVR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT3_PVR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT3_PVR_OFFSET_SHIFT         0

/***************************************************************************
 *DECODE_OFFSET_CXT3 - Decode Offset - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DECODE_OFFSET_CXT3 :: DECODE_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT3_DECODE_OFFSET_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT3_DECODE_OFFSET_SHIFT   0

/***************************************************************************
 *TSM_UPPER_THRESHOLD_CXT3 - TSM Upper Threshold - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_UPPER_THRESHOLD_CXT3 :: TSM_UPPER_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT3_TSM_UPPER_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT3_TSM_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_ST_GA_THRESHOLD_CXT3 - TSM ST/GA Thresholds - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT3 :: TSM_SL_THRESHOLD [31:16] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT3_TSM_SL_THRESHOLD_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT3_TSM_SL_THRESHOLD_SHIFT 16

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT3 :: TSM_GA_THRESHOLD [15:08] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT3_TSM_GA_THRESHOLD_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT3_TSM_GA_THRESHOLD_SHIFT 8

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT3 :: TSM_ST_THRESHOLD [07:00] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT3_TSM_ST_THRESHOLD_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT3_TSM_ST_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_DISCARD_THRESHOLD_CXT3 - TSM Discard Threshold - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_DISCARD_THRESHOLD_CXT3 :: TSM_DISCARD_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT3_TSM_DISCARD_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT3_TSM_DISCARD_THRESHOLD_SHIFT 0

/***************************************************************************
 *FMM_BUFF_CFG0_CXT3 - FMM buffer Configuration 0 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: LARGE_BUFFER [31:31] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_LARGE_BUFFER_MASK     0x80000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_LARGE_BUFFER_SHIFT    31

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: SW_UNDEFINED [30:30] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_SW_UNDEFINED_MASK     0x40000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_SW_UNDEFINED_SHIFT    30

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_LFE_BUF_ID [29:26] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LFE_BUF_ID_MASK    0x3c000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LFE_BUF_ID_SHIFT   26

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_LFE_EN [25:25] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LFE_EN_MASK        0x02000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LFE_EN_SHIFT       25
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LFE_EN_Disabled    0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LFE_EN_Enabled     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_C_BUF_ID [24:21] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_C_BUF_ID_MASK      0x01e00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_C_BUF_ID_SHIFT     21

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_C_EN [20:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_C_EN_MASK          0x00100000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_C_EN_SHIFT         20
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_C_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_C_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_RS_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_RS_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_RS_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_RS_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_RS_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_RS_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_RS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_RS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_LS_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LS_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LS_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_LS_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LS_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LS_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_LS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_R_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_R_BUF_ID_MASK      0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_R_BUF_ID_SHIFT     6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_R_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_R_EN_MASK          0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_R_EN_SHIFT         5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_R_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_R_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_L_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_L_BUF_ID_MASK      0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_L_BUF_ID_SHIFT     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT3 :: CH_L_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_L_EN_MASK          0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_L_EN_SHIFT         0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_L_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT3_CH_L_EN_Enabled       1

/***************************************************************************
 *FMM_BUFF_CFG1_CXT3 - FMM buffer Configuration 1 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT3 :: SW_UNDEFINED [31:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_SW_UNDEFINED_MASK     0xfff00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_SW_UNDEFINED_SHIFT    20

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT3 :: CH_RD_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RD_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RD_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT3 :: CH_RD_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RD_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RD_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT3 :: CH_LD_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LD_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LD_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT3 :: CH_LD_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LD_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LD_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT3 :: CH_RR_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RR_BUF_ID_MASK     0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RR_BUF_ID_SHIFT    6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT3 :: CH_RR_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RR_EN_MASK         0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RR_EN_SHIFT        5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_RR_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT3 :: CH_LR_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LR_BUF_ID_MASK     0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LR_BUF_ID_SHIFT    1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT3 :: CH_LR_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LR_EN_MASK         0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LR_EN_SHIFT        0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT3_CH_LR_EN_Enabled      1

/***************************************************************************
 *FMM_DEST_CXT3 - FMM Destination Blocks - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_DEST_CXT3 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: FMM_DEST_CXT3 :: PLL3 [07:07] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL3_MASK                  0x00000080
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL3_SHIFT                 7
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL3_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL3_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT3 :: PLL2 [06:06] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL2_MASK                  0x00000040
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL2_SHIFT                 6
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL2_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL2_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT3 :: PLL1 [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL1_MASK                  0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL1_SHIFT                 5
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT3 :: PLL0 [04:04] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL0_MASK                  0x00000010
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL0_SHIFT                 4
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_PLL0_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT3 :: SPDIF1 [03:03] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SPDIF1_MASK                0x00000008
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SPDIF1_SHIFT               3
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SPDIF1_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SPDIF1_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT3 :: SPDIF0 [02:02] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SPDIF0_MASK                0x00000004
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SPDIF0_SHIFT               2
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SPDIF0_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_SPDIF0_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT3 :: DAC1 [01:01] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_DAC1_MASK                  0x00000002
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_DAC1_SHIFT                 1
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_DAC1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_DAC1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT3 :: DAC0 [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_DAC0_MASK                  0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_DAC0_SHIFT                 0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_DAC0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT3_DAC0_Enabled               1

/***************************************************************************
 *ALGO_ID_CXT3 - Algorithm ID - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_SW_UNDEFINED_MASK           0xf8000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_SW_UNDEFINED_SHIFT          27

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ENC_CDB_INT_RATE [26:25] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_CDB_INT_RATE_MASK       0x06000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_CDB_INT_RATE_SHIFT      25
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_CDB_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_CDB_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_CDB_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_CDB_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ENC_PCM_INT_RATE [24:23] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_PCM_INT_RATE_MASK       0x01800000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_PCM_INT_RATE_SHIFT      23
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_PCM_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_PCM_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_PCM_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_PCM_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ENC_INTERLEAVE_C_LFE [22:22] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_INTERLEAVE_C_LFE_MASK   0x00400000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_INTERLEAVE_C_LFE_SHIFT  22

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ENC_INTERLEAVE_SL_SR [21:21] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_INTERLEAVE_SL_SR_MASK   0x00200000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_INTERLEAVE_SL_SR_SHIFT  21

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ENC_INTERLEAVE_L_R [20:20] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_INTERLEAVE_L_R_MASK     0x00100000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_INTERLEAVE_L_R_SHIFT    20

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ENC_LFE_PRESENT [19:19] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_LFE_PRESENT_MASK        0x00080000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_LFE_PRESENT_SHIFT       19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_LFE_PRESENT_Not_present 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_LFE_PRESENT_Present     1

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ENC_ACMOD_VALUE [18:16] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_MASK        0x00070000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_SHIFT       16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ALGO_TYPE [15:14] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_TYPE_MASK              0x0000c000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_TYPE_SHIFT             14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_TYPE_Decode            0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_TYPE_Encode            1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_TYPE_Reserved_2        2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_TYPE_Reserved_3        3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ENC_ALGO_ID [13:08] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ALGO_ID_MASK            0x00003f00
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ALGO_ID_SHIFT           8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ALGO_ID_ENC_MPEG1_L1    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ALGO_ID_ENC_MPEG1_L2    5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ALGO_ID_ENC_MPEG1_L3    10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ALGO_ID_ENC_DDC         15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ALGO_ID_ENC_AAC_HE      20
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ENC_ALGO_ID_ENC_DTS         23

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: DECODE_MODE [07:05] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_DECODE_MODE_MASK            0x000000e0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_DECODE_MODE_SHIFT           5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_DECODE_MODE_Disable         0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_DECODE_MODE_Pass_through    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_DECODE_MODE_Decode          2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_DECODE_MODE_Decode_and_pass_through 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_DECODE_MODE_RESERVED        7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT3 :: ALGO_ID [04:00] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_MASK                0x0000001f
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_SHIFT               0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_TBD_AUTO_DETECT     0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_MPEG1_STEREO        1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_AAC_LC              2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_AAC_HE_ADTS         3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_AAC_HE_LOAS         4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_AC3                 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_AC3_PLUS            6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_Linear_PCM_user_model 7
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_HD_DVD_LPCM         8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_Sample_Rate_Conversion 9
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_TBD_DV25            10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_DTS_CORE            11
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_BD_LPCM             12
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_DTS_HD_CORE         13
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_DVD_LPCM            14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_DD_IN_LOSSLESS      15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_MLP_IN_LOSSLESS     16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_WMA                 17
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_WMAPRO              19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_MLP_FBA_Stream      29
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_MLP_FBB_Stream      30
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT3_ALGO_ID_RESERVED            31

/***************************************************************************
 *CONTROL_REGISTER0_CXT3 - Decode Control Register 0 - Context 3
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: AAC_LC :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_AAC_LC_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_AAC_LC_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: AAC_HE_SBR_STEREO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: AC3 :: DOLBY_CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_AC3_DOLBY_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_AC3_DOLBY_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: AC3_PLUS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_AC3_PLUS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_AC3_PLUS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: DTS_CORE :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_DTS_CORE_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_DTS_CORE_CONFIG_NEXT_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: LPCM :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_LPCM_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_LPCM_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: MPEG :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_MPEG_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_MPEG_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: WMA :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_WMA_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_WMA_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: WMAPRO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_WMAPRO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_WMAPRO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: MLP_IN_LOSSLESS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: BSID [22:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BSID_MASK 0x007c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BSID_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: COMPRESSION2 [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_COMPRESSION2_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_COMPRESSION2_SHIFT 17
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_COMPRESSION2_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_COMPRESSION2_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: COMPRESSION [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_COMPRESSION_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_COMPRESSION_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_COMPRESSION_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_COMPRESSION_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: FSCOD [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FSCOD_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FSCOD_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FSCOD_Hz_48000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FSCOD_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FSCOD_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FSCOD_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: SW_UNDEFINED2 [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED2_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED2_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: FRMSIZECOD [12:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_MASK 0x00001e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_64 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_80 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_96 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_112 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_128 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_160 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_192 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_224 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_256 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_320 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_384 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_FRMSIZECOD_kbps_448 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: SW_UNDEFINED1 [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED1_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED1_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: SW_UNDEFINED0 [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED0_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED0_SHIFT 7

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: ACMOD [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_ACMOD_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_ACMOD_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_ACMOD_OnePlusOne 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_ACMOD_OneSlashZero 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_ACMOD_TwoSlashZero 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DDC :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DDC_BPSI_Bits_32 16

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: QUALITY_LEVEL [27:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_QUALITY_LEVEL_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_QUALITY_LEVEL_SHIFT 24
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_QUALITY_LEVEL_Level_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_QUALITY_LEVEL_Level_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_QUALITY_LEVEL_Level_3 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_QUALITY_LEVEL_Level_4 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_QUALITY_LEVEL_Level_5 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_QUALITY_LEVEL_Level_6 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: CRC_PROTECT [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_CRC_PROTECT_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_CRC_PROTECT_SHIFT 20
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_CRC_PROTECT_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_CRC_PROTECT_CRC_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: EMPHASIS [19:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_EMPHASIS_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_EMPHASIS_SHIFT 18
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: PSYCHO_MODEL [17:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_PSYCHO_MODEL_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_PSYCHO_MODEL_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_PSYCHO_MODEL_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_PSYCHO_MODEL_Model_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_PSYCHO_MODEL_Model_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_PSYCHO_MODEL_Reserved_3 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: FS_INDEX [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_FS_INDEX_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_FS_INDEX_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_FS_INDEX_Hz_44100 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_FS_INDEX_Hz_48000 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_FS_INDEX_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_FS_INDEX_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_free 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_32 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_40 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_48 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_56 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_64 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_80 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_96 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_112 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_128 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_160 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_192 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_224 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_256 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_kbps_320 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BITRATE_INDEX_forbidden 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: OUTPUT_MODE [09:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_OUTPUT_MODE_MASK 0x00000380
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_OUTPUT_MODE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_OUTPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_OUTPUT_MODE_Joint_Stereo 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_OUTPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_OUTPUT_MODE_Single_Channel 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_OUTPUT_MODE_Intensity_Stereo 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_OUTPUT_MODE_ms_stereo 5

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: INPUT_MODE [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_INPUT_MODE_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_INPUT_MODE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_INPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_INPUT_MODE_Reserved 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_INPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_INPUT_MODE_Mono 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_MPEG1 :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_MPEG1_BPSI_Bits_32 16

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: COPYRIGHT_ID [31:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_COPYRIGHT_ID_MASK 0xff000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_COPYRIGHT_ID_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: SW_UNDEFINED [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_SW_UNDEFINED_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_SW_UNDEFINED_SHIFT 20

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: FS_INDEX [19:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_96000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_88200 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_64000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_48000 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_44100 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_32000 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_24000 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_22050 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_16000 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_12000 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_11025 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Hz_08000 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FS_INDEX_Reserved_15 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: PROTECT_ABSENT [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PROTECT_ABSENT_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PROTECT_ABSENT_SHIFT 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PROTECT_ABSENT_Error_Check 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PROTECT_ABSENT_No_Error_Check 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: SBR_ENABLE [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_SBR_ENABLE_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_SBR_ENABLE_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_SBR_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_SBR_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_8 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_16 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_24 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_32 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_40 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_48 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_56 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_64 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_80 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_96 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_120 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_128 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_160 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_192 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_256 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITRATE_INDEX_kbps_320 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: PARAM_STEREO [09:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PARAM_STEREO_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PARAM_STEREO_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PARAM_STEREO_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_PARAM_STEREO_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: OUTPUT_CONFIG [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_OUTPUT_CONFIG_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_OUTPUT_CONFIG_SHIFT 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_OUTPUT_CONFIG_Mono 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_OUTPUT_CONFIG_Stereo 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: FORMAT_TYPE [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FORMAT_TYPE_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FORMAT_TYPE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FORMAT_TYPE_ADIF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_FORMAT_TYPE_ADTS 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: BITSTREAM_TYPE [06:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITSTREAM_TYPE_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITSTREAM_TYPE_SHIFT 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITSTREAM_TYPE_CBR 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BITSTREAM_TYPE_VBR 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: INPUT_CONFIG [05:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_INPUT_CONFIG_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_INPUT_CONFIG_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_INPUT_CONFIG_One_Channel 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_INPUT_CONFIG_Two_Channel 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_AAC_HE :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_AAC_HE_BPSI_Bits_32 16

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: AMODE [31:26] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_AMODE_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_AMODE_SHIFT 26

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: SFREQ [25:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_SFREQ_MASK 0x03c00000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_SFREQ_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: RATE [21:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_RATE_MASK 0x003e0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_RATE_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: PCMR [16:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_PCMR_MASK 0x0001c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_PCMR_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: VERNUM [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_VERNUM_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_VERNUM_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: DIALNORM [09:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_DIALNORM_MASK 0x000003c0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_DIALNORM_SHIFT 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: CHIST [05:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_CHIST_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_CHIST_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: DTSES [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_DTSES_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_DTSES_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: HDCD [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_HDCD_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_HDCD_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: TIMEF [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_TIMEF_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_TIMEF_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT3 :: ENC_DTS :: AUXF [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_AUXF_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT3_ENC_DTS_AUXF_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER1_CXT3 - Decode Control Register 1 - Context 3
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: AAC_LC :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_AAC_LC_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_AAC_LC_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: AAC_HE_SBR_STEREO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: AC3 :: DOLBY_CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_AC3_DOLBY_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_AC3_DOLBY_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: AC3_PLUS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_AC3_PLUS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_AC3_PLUS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: DTS_CORE :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_DTS_CORE_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_DTS_CORE_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: LPCM :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_LPCM_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_LPCM_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: MPEG :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_MPEG_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_MPEG_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: WMA :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_WMA_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_WMA_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: WMAPRO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_WMAPRO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_WMAPRO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: MLP_IN_LOSSLESS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DDC :: SW_UNDEFINED2 [31:30] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_SW_UNDEFINED2_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_SW_UNDEFINED2_SHIFT 30

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DDC :: DIALNORM2 [29:25] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_DIALNORM2_MASK 0x3e000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_DIALNORM2_SHIFT 25

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DDC :: COMPRE2 [24:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_COMPRE2_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_COMPRE2_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DDC :: COMPR2 [23:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_COMPR2_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_COMPR2_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DDC :: SW_UNDEFINED [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_SW_UNDEFINED_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DDC :: DIALNORM [13:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_DIALNORM_MASK 0x00003e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_DIALNORM_SHIFT 9

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DDC :: COMPRE [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_COMPRE_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_COMPRE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DDC :: COMPR [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_COMPR_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DDC_COMPR_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_AAC_HE :: COPYRIGHT_NUM_LO [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_AAC_HE_COPYRIGHT_NUM_LO_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_AAC_HE_COPYRIGHT_NUM_LO_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: EXT_AUDIO [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_EXT_AUDIO_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_EXT_AUDIO_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: EXT_AUDIO_ID [21:19] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_EXT_AUDIO_ID_MASK 0x00380000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_EXT_AUDIO_ID_SHIFT 19

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: MIX [18:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_MIX_MASK  0x00040000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_MIX_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: SUMF [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_SUMF_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_SUMF_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: SUMS [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_SUMS_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_SUMS_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: DYNF [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_DYNF_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_DYNF_SHIFT 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: JOINX [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_JOINX_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_JOINX_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: CPF [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_CPF_MASK  0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_CPF_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: ADDMF [12:12] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_ADDMF_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_ADDMF_SHIFT 12

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: FTYPE [11:11] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_FTYPE_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_FTYPE_SHIFT 11

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: ASPF [10:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_ASPF_MASK 0x00000400
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_ASPF_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: LFE [09:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_LFE_MASK  0x00000300
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_LFE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT3 :: ENC_DTS :: RANGE [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_RANGE_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT3_ENC_DTS_RANGE_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER2_CXT3 - Decode Control Register 2 - Context 3
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_LC :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_LC :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_LC :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_LC :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_LC :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_LC_DDBM_ENABLE_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DDBM_ENABLE_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3 :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DVD_TYPE_BD   0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3 :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3 :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3 :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_DDBM_ENABLE_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3_PLUS :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3_PLUS :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3_PLUS :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3_PLUS :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: AC3_PLUS :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_AC3_PLUS_DDBM_ENABLE_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: DTS_CORE :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: DTS_CORE :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: DTS_CORE :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: DTS_CORE :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: DTS_CORE :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_DTS_CORE_DDBM_ENABLE_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: LPCM :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: LPCM :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: LPCM :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: LPCM :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: LPCM :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_LPCM_DDBM_ENABLE_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: MPEG :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: MPEG :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: MPEG :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: MPEG :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: MPEG :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_MPEG_DDBM_ENABLE_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: ENC_AAC_HE :: COPYRIGHT_NUM_HI [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_ENC_AAC_HE_COPYRIGHT_NUM_HI_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_ENC_AAC_HE_COPYRIGHT_NUM_HI_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT3 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT3_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER3_CXT3 - Decode Control Register 3 - Context 3
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT3 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT3_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER4_CXT3 - Decode Control Register 4 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT3 :: SW_UNDEFINED1 [31:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_SW_UNDEFINED1_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_SW_UNDEFINED1_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT3 :: FRAME_ADVANCE [15:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_FRAME_ADVANCE_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_FRAME_ADVANCE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT3 :: SW_UNDEFINED0 [07:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_SW_UNDEFINED0_MASK 0x000000f8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_SW_UNDEFINED0_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT3 :: MULTI_CHANNEL_MODE_SELECT [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_MULTI_CHANNEL_MODE_SELECT_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_MULTI_CHANNEL_MODE_SELECT_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT3 :: STC_VALID [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_STC_VALID_MASK    0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_STC_VALID_SHIFT   1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_STC_VALID_Invalid 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_STC_VALID_Valid   1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT3 :: TSM_SELECT [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_TSM_SELECT_MASK   0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT3_TSM_SELECT_SHIFT  0

/***************************************************************************
 *CONTROL_REGISTER5_CXT3 - Decode Control Register 5 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER5_CXT3 :: START_END_PTS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT3_START_END_PTS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT3_START_END_PTS_PTR_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG0_CXT3 - Delayed Ring Buffer Configuration 0 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT3 :: DELAYED_RBUF23_CH_PAIR [31:29] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF23_CH_PAIR_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF23_CH_PAIR_SHIFT 29

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT3 :: DELAYED_RBUF3 [28:25] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF3_MASK 0x1e000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF3_SHIFT 25

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT3 :: DELAYED_RBUF2 [24:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF2_MASK 0x01e00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF2_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT3 :: DELAY_SIGN01 [20:20] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAY_SIGN01_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAY_SIGN01_SHIFT 20

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT3 :: DELAY_VALUE01 [19:11] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAY_VALUE01_MASK 0x000ff800
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAY_VALUE01_SHIFT 11

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT3 :: DELAYED_RBUF01_CH_PAIR [10:08] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF01_CH_PAIR_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF01_CH_PAIR_SHIFT 8

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT3 :: DELAYED_RBUF1 [07:04] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF1_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF1_SHIFT 4

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT3 :: DELAYED_RBUF0 [03:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF0_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT3_DELAYED_RBUF0_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG1_CXT3 - Delayed Ring Buffer Configuration 1 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT3 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT3 :: DELAY_SIGN45 [30:30] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAY_SIGN45_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAY_SIGN45_SHIFT 30

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT3 :: DELAY_VALUE45 [29:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAY_VALUE45_MASK 0x3fe00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAY_VALUE45_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT3 :: DELAYED_RBUF45_CH_PAIR [20:18] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAYED_RBUF45_CH_PAIR_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAYED_RBUF45_CH_PAIR_SHIFT 18

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT3 :: DELAYED_RBUF5 [17:14] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAYED_RBUF5_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAYED_RBUF5_SHIFT 14

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT3 :: DELAYED_RBUF4 [13:10] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAYED_RBUF4_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAYED_RBUF4_SHIFT 10

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT3 :: DELAY_SIGN23 [09:09] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAY_SIGN23_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAY_SIGN23_SHIFT 9

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT3 :: DELAY_VALUE23 [08:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAY_VALUE23_MASK 0x000001ff
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT3_DELAY_VALUE23_SHIFT 0

/***************************************************************************
 *SRC_CONFIG_CXT3 - Sampling Rate Conversion Configuration Register - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT3 :: SW_UNDEFINED [31:12] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_SW_UNDEFINED_MASK        0xfffff000
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_SW_UNDEFINED_SHIFT       12

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT3 :: DSOLA_FS_IN [11:02] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_DSOLA_FS_IN_MASK         0x00000ffc
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_DSOLA_FS_IN_SHIFT        2

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT3 :: OUTPUT_SAMPLING_FREQUENCY [01:00] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_OUTPUT_SAMPLING_FREQUENCY_MASK 0x00000003
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_OUTPUT_SAMPLING_FREQUENCY_SHIFT 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_OUTPUT_SAMPLING_FREQUENCY_Frequency_48_kHz 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_OUTPUT_SAMPLING_FREQUENCY_Frequency_96_kHz 1
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_OUTPUT_SAMPLING_FREQUENCY_Frequency_192_kHz 2
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT3_OUTPUT_SAMPLING_FREQUENCY_RESERVED 3

/***************************************************************************
 *POST_PROCESSING_BRANCH0_CXT3 - Post Processing Configuration Branch 0 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT3 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT3 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT3 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT3 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT3 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT3 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT3 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT3 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT3_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH1_CXT3 - Post Processing Configuration Branch 1 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT3 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT3 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT3 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT3 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT3 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT3 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT3 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT3 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT3_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH2_CXT3 - Post Processing Configuration Branch 2 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT3 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT3 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT3 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT3 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT3 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT3 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT3 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT3 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT3_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH3_CXT3 - Post Processing Configuration Branch 3 - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT3 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT3 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT3 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT3 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT3 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT3 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT3 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT3 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT3_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *TSM_TRANS_THRESHOLD_CXT3 - TSM Transition Threshold - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_TRANS_THRESHOLD_CXT3 :: TSM_TRANSITION_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT3_TSM_TRANSITION_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT3_TSM_TRANSITION_THRESHOLD_SHIFT 0

/***************************************************************************
 *PTS_TYPE_CXT3 - PTS Type - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_TYPE_CXT3 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT3 :: HOST_PTS_COUNT [07:05] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_HOST_PTS_COUNT_MASK        0x000000e0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_HOST_PTS_COUNT_SHIFT       5

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT3 :: DSP_PTS_COUNT [04:02] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_DSP_PTS_COUNT_MASK         0x0000001c
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_DSP_PTS_COUNT_SHIFT        2

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT3 :: PTS_TYPE [01:00] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_PTS_TYPE_MASK              0x00000003
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_PTS_TYPE_SHIFT             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_PTS_TYPE_Coded             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_PTS_TYPE_InterpolatedFromValidPTS 1
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_PTS_TYPE_HostProgrammedPTS 2
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT3_PTS_TYPE_InterpolatedFromInvalidPTS 3

/***************************************************************************
 *PTS2STC_PHASE_CXT3 - PTS to STC Phase - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS2STC_PHASE_CXT3 :: PTS2STC_PHASE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT3_PTS2STC_PHASE_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT3_PTS2STC_PHASE_SHIFT   0

/***************************************************************************
 *TSM_LOG_CTRL_CXT3 - TSM Log Control - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT3 :: BUF_START [31:06] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_BUF_START_MASK         0xffffffc0
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_BUF_START_SHIFT        6

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT3 :: DSP_BUF_ID [05:05] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_DSP_BUF_ID_MASK        0x00000020
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_DSP_BUF_ID_SHIFT       5

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT3 :: HOST_BUF_ID [04:04] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_HOST_BUF_ID_MASK       0x00000010
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_HOST_BUF_ID_SHIFT      4

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT3 :: ENABLE [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_ENABLE_MASK            0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_ENABLE_SHIFT           3

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT3 :: BUF_SIZE [02:00] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_BUF_SIZE_MASK          0x00000007
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT3_BUF_SIZE_SHIFT         0

/***************************************************************************
 *PTS_CXT3 - PTS Value - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_CXT3 :: PTS_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS_CXT3_PTS_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS_CXT3_PTS_VALUE_SHIFT                 0

/***************************************************************************
 *STC_CXT3 - STC Value - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: STC_CXT3 :: STC_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_STC_CXT3_STC_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_STC_CXT3_STC_VALUE_SHIFT                 0

/***************************************************************************
 *PCR_OFFSET_CXT3 - PCR Offset - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PCR_OFFSET_CXT3 :: PCR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT3_PCR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT3_PCR_OFFSET_SHIFT         0

/***************************************************************************
 *TSM_STATUS_CXT3 - TSM Status - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_STATUS_CXT3 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_SW_UNDEFINED_MASK        0xfffffff0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_SW_UNDEFINED_SHIFT       4

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT3 :: FRM_ADV_STATUS [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_FRM_ADV_STATUS_MASK      0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_FRM_ADV_STATUS_SHIFT     3
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_FRM_ADV_STATUS_BUSY      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_FRM_ADV_STATUS_READY     0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT3 :: PAUSE_STATUS [02:02] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_PAUSE_STATUS_MASK        0x00000004
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_PAUSE_STATUS_SHIFT       2
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_PAUSE_STATUS_PAUSED      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_PAUSE_STATUS_NOT_PAUSED  0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT3 :: TSM_STATUS [01:00] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_TSM_STATUS_MASK          0x00000003
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_TSM_STATUS_SHIFT         0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_TSM_STATUS_DECODE        0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_TSM_STATUS_DISCARD       1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT3_TSM_STATUS_WAIT          2

/***************************************************************************
 *TSM_WAIT_PERIOD_CXT3 - TSM Wait Period - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_WAIT_PERIOD_CXT3 :: TSM_WAIT_PERIOD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT3_TSM_WAIT_PERIOD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT3_TSM_WAIT_PERIOD_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER0_CXT3 - Stream Info Register 0 - Context 3
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AAC_LC :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AAC_LC :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AAC_LC :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_LC_SAMPLING_RATE_RESERVED_15 15

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AAC_HE_SBR_STEREO :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AAC_HE_SBR_STEREO :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AAC_HE_SBR_STEREO :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_15 15

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3 :: AC3_ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: AC3_PLUS :: ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: DTS_CORE :: SAMPLING_FREQ [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Invalid_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Sampling_8_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Sampling_16_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Sampling_32_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Invalid_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Invalid_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Sampling_11_025_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Sampling_44_1_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Invalid_9 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Invalid_10 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Sampling_12_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Sampling_24_kHz 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Sampling_48_kHz 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Invalid_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_SAMPLING_FREQ_Invalid_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: DTS_CORE :: AMODE [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_SHIFT 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_One_ch_A 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Two_ch_A_B 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Two_ch_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Two_ch_LpR_LmR 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Two_ch_LT_RT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Three_ch_C_L_R 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Three_ch_L_R_S 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Four_ch_C_L_R_S 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Four_ch_L_R_SL_SR 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Five_ch_C_L_R_SL_SR 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Six_ch_CL_CR_L_R_SL_SR 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Six_ch_C_L_R_LR_RR_OV 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Six_ch_CF_CR_LF_RF_Lr_Rr 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Seven_ch_CL_C_CR_L_R_SL_SR 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Eight_ch_CL_CR_L_R_SL1_SL2_SR1_SR2 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_Eight_ch_CL_C_CR_L_R_SL_S_SR 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_AMODE_User_Defined_16 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: DTS_CORE :: FRAME_SIZE [21:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_FRAME_SIZE_MASK 0x003fff00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_FRAME_SIZE_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: DTS_CORE :: NUM_PCM_BLOCKS [07:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_NUM_PCM_BLOCKS_MASK 0x000000fe
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_NUM_PCM_BLOCKS_SHIFT 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: DTS_CORE :: CRC_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_CRC_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_CRC_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_CRC_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_DTS_CORE_CRC_FLAG_Present 1

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: LPCM :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SW_UNDEFINED_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SW_UNDEFINED_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: LPCM :: FRAME_SIZE [26:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_FRAME_SIZE_MASK 0x07fff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_FRAME_SIZE_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: LPCM :: CH_ASSIGNMENT [10:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_MASK 0x00000780
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_SHIFT 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_Mono 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_L_R_Stereo 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_L_C_R_3_0 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_L_R_S_2_1 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_L_C_R_S_3_1 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_L_R_Ls_Rs_2_2 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_3_2 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_LFE_3_2 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_3_4 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_LFE_3_4 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_CH_ASSIGNMENT_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: LPCM :: SAMPLING_FREQ [06:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_MASK 0x00000078
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_Sampling_48_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_Sampling_96_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_Sampling_192_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_SAMPLING_FREQ_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: LPCM :: BITS_PER_SAMP [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_BITS_PER_SAMP_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_BITS_PER_SAMP_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_BITS_PER_SAMP_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_BITS_PER_SAMP_bits_16 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_BITS_PER_SAMP_bits_20 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_BITS_PER_SAMP_bits_24 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: LPCM :: START_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_START_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_START_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_START_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_LPCM_START_FLAG_Present 1

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: SW_UNDEFINED [31:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_SW_UNDEFINED_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_SW_UNDEFINED_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: EMPHASIS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_EMPHASIS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_EMPHASIS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: MPEG_ORIGINAL_COPY [13:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_ORIGINAL_COPY_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_ORIGINAL_COPY_SHIFT 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_ORIGINAL_COPY_Copy 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_ORIGINAL_COPY_Original 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: MPEG_COPYRIGHT [12:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_COPYRIGHT_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_COPYRIGHT_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: MPEG_MODE [11:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_MODE_MASK 0x00000c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_MODE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: MPEG_SAMPLING_FREQ [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_SAMPLING_FREQ_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_SAMPLING_FREQ_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: MPEG_BITRATE [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_BITRATE_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_BITRATE_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: MPEG_CRC [03:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_CRC_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_CRC_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_CRC_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_CRC_CRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: MPEG_LAYER [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_LAYER_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_LAYER_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_LAYER_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_LAYER_Layer3 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_LAYER_Layer2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_LAYER_Layer1 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MPEG :: MPEG_ALGORITHM_ID [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_ALGORITHM_ID_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_ALGORITHM_ID_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_ALGORITHM_ID_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MPEG_MPEG_ALGORITHM_ID_ISO11172_Audio 1

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMA :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMA :: BITRATE [22:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_BITRATE_MASK 0x007fff80
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_BITRATE_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMA :: ACMOD [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_ACMOD_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_ACMOD_one_channel 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_ACMOD_two_channels 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMA :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMA :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMA_VERSION_NUMBER_WMA_Pro 3

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMAPRO :: SW_UNDEFINED [31:26] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_SW_UNDEFINED_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_SW_UNDEFINED_SHIFT 26

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMAPRO :: BITRATE [25:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_BITRATE_MASK 0x03fffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_BITRATE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMAPRO :: LFEON [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_LFEON_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_LFEON_SHIFT 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_LFEON_LFE_channel_on 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMAPRO :: ACMOD [08:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_ACMOD_MASK 0x000001c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_ACMOD_channels_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_ACMOD_channels_2_0_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_ACMOD_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_ACMOD_channels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_ACMOD_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_ACMOD_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_ACMOD_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMAPRO :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: WMAPRO :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_WMAPRO_VERSION_NUMBER_WMA_Pro 3

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MLP_IN_LOSSLESS :: MLP_STREAM_MODE [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_MLP_STREAM_MODE_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_MLP_STREAM_MODE_SHIFT 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBB_Stream 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBA_Stream 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MLP_IN_LOSSLESS :: MAJOR_SYNC_INFO [29:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_MASK 0x30000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MLP_IN_LOSSLESS :: VARIABLE_RATE [27:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_VARIABLE_RATE_MASK 0x08000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_VARIABLE_RATE_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_VARIABLE_RATE_Fixed_Rate 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_VARIABLE_RATE_Variable_Rate 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MLP_IN_LOSSLESS :: PEAK_DATA_RATE [26:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_PEAK_DATA_RATE_MASK 0x07fff000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_PEAK_DATA_RATE_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MLP_IN_LOSSLESS :: NUMBER_OF_SUBSTREAMS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: MLP_IN_LOSSLESS :: SUBSTREAM_INFO [07:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_SUBSTREAM_INFO_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_MLP_IN_LOSSLESS_SUBSTREAM_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT3 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT3_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER1_CXT3 - Stream Info Register 1 - Context 3
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_LC :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_LC :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_LC :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_LC :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_LC :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_LC_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_HE_SBR_STEREO :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_HE_SBR_STEREO :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_HE_SBR_STEREO :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AAC_HE_SBR_STEREO :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3 :: AC3_CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3 :: AC3_SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3 :: AC3_LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3 :: AC3_LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3 :: AC3_TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3 :: AC3_TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_AC3_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3_PLUS :: CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3_PLUS :: SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3_PLUS :: LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3_PLUS :: LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3_PLUS :: TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: AC3_PLUS :: TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_AC3_PLUS_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: SOURCE_PCM [22:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_MASK 0x00700000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_SHIFT 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_ES0_16_bits 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_ES1_16_bits 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_ES0_20_bits 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_ES1_20_bits 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_ES0_24_bits 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_ES1_24_bits 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_Invalid_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_SOURCE_PCM_Invalid_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: COPY_HISTORY [19:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_COPY_HISTORY_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_COPY_HISTORY_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_COPY_HISTORY_Copy_prohibited 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_COPY_HISTORY_First_generation 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_COPY_HISTORY_Second_generation 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_COPY_HISTORY_Original_material 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: VERSION_NUMBER [17:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_VERSION_NUMBER_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_VERSION_NUMBER_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: LFE_PRESENT_FLAG [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_LFE_PRESENT_FLAG_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_LFE_PRESENT_FLAG_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_LFE_PRESENT_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_LFE_PRESENT_FLAG_Present_128 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_LFE_PRESENT_FLAG_Present_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_LFE_PRESENT_FLAG_Invalid 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: EXT_AUDIO [11:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_SHIFT 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: EXT_AUDIO_ID [10:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_XCh 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_XXCh 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_X96k 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_Reserved_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_Reserved_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EXT_AUDIO_ID_Reserved_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: HDCD_FORMAT [07:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_HDCD_FORMAT_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_HDCD_FORMAT_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: EMB_DRC [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EMB_DRC_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EMB_DRC_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EMB_DRC_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EMB_DRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: EMB_DWNMX_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EMB_DWNMX_EN_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EMB_DWNMX_EN_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EMB_DWNMX_EN_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_EMB_DWNMX_EN_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: DTS_CORE :: BIT_RATE [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_32 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_56 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_96 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_112 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_128 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_192 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_224 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_256 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_320 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_384 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_448 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_512 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_576 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_640 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_768 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_960 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_1024 17
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_1152 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_1280 19
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_1344 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_1408 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_1411_2 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_1472 23
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_1536 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_1920 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_2048 26
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_3072 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_kbps_3840 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_Open 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_Variable 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_DTS_CORE_BIT_RATE_Lossless 31

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MPEG :: SW_UNDEFINED [31:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MPEG_SW_UNDEFINED_MASK 0xfffff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MPEG_SW_UNDEFINED_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MPEG :: CRC_CNT [10:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MPEG_CRC_CNT_MASK 0x000007ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MPEG_CRC_CNT_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBA_Stream :: SW_UNDEFINED [31:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_8CH [29:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_MASK 0x3ffe0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_8CH [16:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_MASK 0x00018000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_SHIFT 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_6CH [14:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_MASK 0x00007c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_6CH [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_2CH [07:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_MASK 0x000000c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_8CH [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_6CH [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBA_Stream :: AUDIO_SAMPLING_FREQUENCY [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBB_Stream :: SW_UNDEFINED [31:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfe000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 25

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBB_Stream :: CHANNEL_ASSIGNMENT [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [19:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_2 [15:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_1 [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_2 [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_1 [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT3 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT3_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER2_CXT3 - Stream Info Register 2 - Context 3
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_LC :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_LC_DRC_PRESENT_DRC_Present 1

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AAC_HE_SBR_STEREO :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Present 1

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3 :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3 :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3 :: SW_UNDEFINED1 [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_SW_UNDEFINED1_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_SW_UNDEFINED1_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3 :: AC3_FRMSIZECOD [19:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_AC3_FRMSIZECOD_MASK 0x000fc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_AC3_FRMSIZECOD_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3 :: AC3_TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_AC3_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_AC3_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3_PLUS :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3_PLUS :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3_PLUS :: FRMSIZE [24:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_FRMSIZE_MASK 0x01ffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_FRMSIZE_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: AC3_PLUS :: TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_AC3_PLUS_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: DTS_CORE :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: DTS_CORE :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: DTS_CORE :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: DTS_CORE :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_DTS_CORE_SW_UNDEFINED1_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: LPCM :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: LPCM :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: LPCM :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: LPCM :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_LPCM_SW_UNDEFINED1_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MPEG :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MPEG :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MPEG :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MPEG :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MPEG_SW_UNDEFINED1_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_PRESENT [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBA_Stream :: CONTROL_ENABLED_2CH [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_CONTROL_ENABLED_2CH_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_CONTROL_ENABLED_2CH_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBA_Stream :: CONTROL_ENABLED_6CH [29:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_CONTROL_ENABLED_6CH_MASK 0x20000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_CONTROL_ENABLED_6CH_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBA_Stream :: CONTROL_ENABLED_8CH [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_CONTROL_ENABLED_8CH_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_CONTROL_ENABLED_8CH_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_2CH [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBA_Stream :: MIX_LEVEL_2CH [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_MIX_LEVEL_2CH_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_MIX_LEVEL_2CH_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_6CH [15:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_MASK 0x0000f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBA_Stream :: MIX_LEVEL_6CH [10:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_MIX_LEVEL_6CH_MASK 0x000007e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_MIX_LEVEL_6CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBA_Stream :: SOURCE_FORMAT_6CH [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_SOURCE_FORMAT_6CH_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBA_Stream_SOURCE_FORMAT_6CH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBB_Stream :: SAMPLING_FFREQUENCY [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_SAMPLING_FFREQUENCY_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_SAMPLING_FFREQUENCY_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBB_Stream :: WORD_WIDTH [26:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_WORD_WIDTH_MASK 0x07c00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_WORD_WIDTH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBB_Stream :: CHANNEL_OCCUPANCY [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_CHANNEL_OCCUPANCY_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_CHANNEL_OCCUPANCY_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [15:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x0000e000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 13

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBB_Stream :: SPEAKER_LAYOUT [12:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_SPEAKER_LAYOUT_MASK 0x00001ff8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_SPEAKER_LAYOUT_SHIFT 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: MLP_FBB_Stream :: COPY_PROTECTION [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_COPY_PROTECTION_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_MLP_FBB_Stream_COPY_PROTECTION_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT3 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT3_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER3_CXT3 - Stream Info Register 3 - Context 3
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBA_Stream :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_8CH [27:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_MASK 0x0f800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBA_Stream :: MIX_LEVEL_8CH [22:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_MIX_LEVEL_8CH_MASK 0x007e0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_MIX_LEVEL_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBA_Stream :: SOURCE_FORMAT_8CH [16:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_SOURCE_FORMAT_8CH_MASK 0x0001f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_SOURCE_FORMAT_8CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBA_Stream :: STARTUP_GAIN [10:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_STARTUP_GAIN_MASK 0x000007f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_STARTUP_GAIN_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_LENGTH [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBB_Stream :: SW_UNDEFINED [31:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfffffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBB_Stream :: HDCD_PROCESS [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBB_Stream_HDCD_PROCESS_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBB_Stream_HDCD_PROCESS_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBB_Stream :: SOURCE_FORMAT [08:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBB_Stream_SOURCE_FORMAT_MASK 0x000001e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBB_Stream_SOURCE_FORMAT_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: MLP_FBB_Stream :: SUMMARY_INFO [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBB_Stream_SUMMARY_INFO_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_MLP_FBB_Stream_SUMMARY_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT3 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT3_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER4_CXT3 - Stream Info Register 4 - Context 3
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT3 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT3_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *HEARTBEAT_CXT3 - DSP Heartbeat Counter - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: HEARTBEAT_CXT3 :: HEARTBEAT [31:00] */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT3_HEARTBEAT_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT3_HEARTBEAT_SHIFT           0

/***************************************************************************
 *SPDIF_PARSER_PTR_CXT3 - SPDIF parser SDRAM Pointer - Context 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SPDIF_PARSER_PTR_CXT3 :: HOST_CONFIG_PARAMS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT3_HOST_CONFIG_PARAMS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT3_HOST_CONFIG_PARAMS_PTR_SHIFT 0

/***************************************************************************
 *RAVE_TIMEBASE_SEL_CXT4 - Input, Context, and Timebase Select - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT4 :: SW_UNDEFINED [31:17] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_SW_UNDEFINED_MASK 0xfffe0000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_SW_UNDEFINED_SHIFT 17

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT4 :: STC_INCR_RATE [16:16] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_STC_INCR_RATE_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_STC_INCR_RATE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_STC_INCR_RATE_Is_45_kHz 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_STC_INCR_RATE_Is_27_MHz 1

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT4 :: TIMEBASE_SEL [15:12] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_TIMEBASE_SEL_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_TIMEBASE_SEL_SHIFT 12
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_TIMEBASE_SEL_STC_0 0

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT4 :: RAVE_CTXT_SEL [11:08] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_RAVE_CTXT_SEL_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_RAVE_CTXT_SEL_SHIFT 8

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT4 :: AUD_MODULE_ID [07:04] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_AUD_MODULE_ID_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_AUD_MODULE_ID_SHIFT 4

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT4 :: AUD_INPUT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_AUD_INPUT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_AUD_INPUT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_AUD_INPUT_TYPE_RAVE_Module 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_AUD_INPUT_TYPE_FMM_Module 1
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT4_AUD_INPUT_TYPE_RESERVED 15

/***************************************************************************
 *AV_OFFSET_CXT4 - AV Offset - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: AV_OFFSET_CXT4 :: AV_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT4_AV_OFFSET_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT4_AV_OFFSET_SHIFT           0

/***************************************************************************
 *PVR_OFFSET_CXT4 - PVR Offset - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PVR_OFFSET_CXT4 :: PVR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT4_PVR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT4_PVR_OFFSET_SHIFT         0

/***************************************************************************
 *DECODE_OFFSET_CXT4 - Decode Offset - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DECODE_OFFSET_CXT4 :: DECODE_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT4_DECODE_OFFSET_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT4_DECODE_OFFSET_SHIFT   0

/***************************************************************************
 *TSM_UPPER_THRESHOLD_CXT4 - TSM Upper Threshold - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_UPPER_THRESHOLD_CXT4 :: TSM_UPPER_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT4_TSM_UPPER_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT4_TSM_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_ST_GA_THRESHOLD_CXT4 - TSM ST/GA Thresholds - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT4 :: TSM_SL_THRESHOLD [31:16] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT4_TSM_SL_THRESHOLD_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT4_TSM_SL_THRESHOLD_SHIFT 16

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT4 :: TSM_GA_THRESHOLD [15:08] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT4_TSM_GA_THRESHOLD_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT4_TSM_GA_THRESHOLD_SHIFT 8

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT4 :: TSM_ST_THRESHOLD [07:00] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT4_TSM_ST_THRESHOLD_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT4_TSM_ST_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_DISCARD_THRESHOLD_CXT4 - TSM Discard Threshold - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_DISCARD_THRESHOLD_CXT4 :: TSM_DISCARD_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT4_TSM_DISCARD_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT4_TSM_DISCARD_THRESHOLD_SHIFT 0

/***************************************************************************
 *FMM_BUFF_CFG0_CXT4 - FMM buffer Configuration 0 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: LARGE_BUFFER [31:31] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_LARGE_BUFFER_MASK     0x80000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_LARGE_BUFFER_SHIFT    31

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: SW_UNDEFINED [30:30] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_SW_UNDEFINED_MASK     0x40000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_SW_UNDEFINED_SHIFT    30

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_LFE_BUF_ID [29:26] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LFE_BUF_ID_MASK    0x3c000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LFE_BUF_ID_SHIFT   26

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_LFE_EN [25:25] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LFE_EN_MASK        0x02000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LFE_EN_SHIFT       25
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LFE_EN_Disabled    0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LFE_EN_Enabled     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_C_BUF_ID [24:21] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_C_BUF_ID_MASK      0x01e00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_C_BUF_ID_SHIFT     21

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_C_EN [20:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_C_EN_MASK          0x00100000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_C_EN_SHIFT         20
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_C_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_C_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_RS_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_RS_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_RS_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_RS_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_RS_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_RS_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_RS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_RS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_LS_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LS_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LS_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_LS_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LS_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LS_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_LS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_R_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_R_BUF_ID_MASK      0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_R_BUF_ID_SHIFT     6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_R_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_R_EN_MASK          0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_R_EN_SHIFT         5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_R_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_R_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_L_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_L_BUF_ID_MASK      0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_L_BUF_ID_SHIFT     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT4 :: CH_L_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_L_EN_MASK          0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_L_EN_SHIFT         0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_L_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT4_CH_L_EN_Enabled       1

/***************************************************************************
 *FMM_BUFF_CFG1_CXT4 - FMM buffer Configuration 1 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT4 :: SW_UNDEFINED [31:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_SW_UNDEFINED_MASK     0xfff00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_SW_UNDEFINED_SHIFT    20

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT4 :: CH_RD_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RD_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RD_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT4 :: CH_RD_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RD_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RD_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT4 :: CH_LD_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LD_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LD_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT4 :: CH_LD_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LD_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LD_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT4 :: CH_RR_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RR_BUF_ID_MASK     0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RR_BUF_ID_SHIFT    6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT4 :: CH_RR_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RR_EN_MASK         0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RR_EN_SHIFT        5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_RR_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT4 :: CH_LR_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LR_BUF_ID_MASK     0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LR_BUF_ID_SHIFT    1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT4 :: CH_LR_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LR_EN_MASK         0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LR_EN_SHIFT        0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT4_CH_LR_EN_Enabled      1

/***************************************************************************
 *FMM_DEST_CXT4 - FMM Destination Blocks - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_DEST_CXT4 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: FMM_DEST_CXT4 :: PLL3 [07:07] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL3_MASK                  0x00000080
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL3_SHIFT                 7
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL3_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL3_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT4 :: PLL2 [06:06] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL2_MASK                  0x00000040
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL2_SHIFT                 6
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL2_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL2_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT4 :: PLL1 [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL1_MASK                  0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL1_SHIFT                 5
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT4 :: PLL0 [04:04] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL0_MASK                  0x00000010
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL0_SHIFT                 4
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_PLL0_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT4 :: SPDIF1 [03:03] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SPDIF1_MASK                0x00000008
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SPDIF1_SHIFT               3
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SPDIF1_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SPDIF1_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT4 :: SPDIF0 [02:02] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SPDIF0_MASK                0x00000004
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SPDIF0_SHIFT               2
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SPDIF0_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_SPDIF0_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT4 :: DAC1 [01:01] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_DAC1_MASK                  0x00000002
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_DAC1_SHIFT                 1
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_DAC1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_DAC1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT4 :: DAC0 [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_DAC0_MASK                  0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_DAC0_SHIFT                 0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_DAC0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT4_DAC0_Enabled               1

/***************************************************************************
 *ALGO_ID_CXT4 - Algorithm ID - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_SW_UNDEFINED_MASK           0xf8000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_SW_UNDEFINED_SHIFT          27

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ENC_CDB_INT_RATE [26:25] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_CDB_INT_RATE_MASK       0x06000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_CDB_INT_RATE_SHIFT      25
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_CDB_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_CDB_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_CDB_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_CDB_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ENC_PCM_INT_RATE [24:23] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_PCM_INT_RATE_MASK       0x01800000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_PCM_INT_RATE_SHIFT      23
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_PCM_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_PCM_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_PCM_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_PCM_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ENC_INTERLEAVE_C_LFE [22:22] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_INTERLEAVE_C_LFE_MASK   0x00400000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_INTERLEAVE_C_LFE_SHIFT  22

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ENC_INTERLEAVE_SL_SR [21:21] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_INTERLEAVE_SL_SR_MASK   0x00200000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_INTERLEAVE_SL_SR_SHIFT  21

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ENC_INTERLEAVE_L_R [20:20] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_INTERLEAVE_L_R_MASK     0x00100000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_INTERLEAVE_L_R_SHIFT    20

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ENC_LFE_PRESENT [19:19] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_LFE_PRESENT_MASK        0x00080000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_LFE_PRESENT_SHIFT       19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_LFE_PRESENT_Not_present 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_LFE_PRESENT_Present     1

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ENC_ACMOD_VALUE [18:16] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_MASK        0x00070000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_SHIFT       16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ALGO_TYPE [15:14] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_TYPE_MASK              0x0000c000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_TYPE_SHIFT             14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_TYPE_Decode            0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_TYPE_Encode            1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_TYPE_Reserved_2        2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_TYPE_Reserved_3        3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ENC_ALGO_ID [13:08] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ALGO_ID_MASK            0x00003f00
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ALGO_ID_SHIFT           8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ALGO_ID_ENC_MPEG1_L1    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ALGO_ID_ENC_MPEG1_L2    5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ALGO_ID_ENC_MPEG1_L3    10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ALGO_ID_ENC_DDC         15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ALGO_ID_ENC_AAC_HE      20
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ENC_ALGO_ID_ENC_DTS         23

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: DECODE_MODE [07:05] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_DECODE_MODE_MASK            0x000000e0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_DECODE_MODE_SHIFT           5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_DECODE_MODE_Disable         0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_DECODE_MODE_Pass_through    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_DECODE_MODE_Decode          2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_DECODE_MODE_Decode_and_pass_through 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_DECODE_MODE_RESERVED        7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT4 :: ALGO_ID [04:00] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_MASK                0x0000001f
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_SHIFT               0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_TBD_AUTO_DETECT     0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_MPEG1_STEREO        1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_AAC_LC              2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_AAC_HE_ADTS         3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_AAC_HE_LOAS         4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_AC3                 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_AC3_PLUS            6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_Linear_PCM_user_model 7
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_HD_DVD_LPCM         8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_Sample_Rate_Conversion 9
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_TBD_DV25            10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_DTS_CORE            11
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_BD_LPCM             12
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_DTS_HD_CORE         13
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_DVD_LPCM            14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_DD_IN_LOSSLESS      15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_MLP_IN_LOSSLESS     16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_WMA                 17
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_WMAPRO              19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_MLP_FBA_Stream      29
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_MLP_FBB_Stream      30
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT4_ALGO_ID_RESERVED            31

/***************************************************************************
 *CONTROL_REGISTER0_CXT4 - Decode Control Register 0 - Context 4
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: AAC_LC :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_AAC_LC_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_AAC_LC_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: AAC_HE_SBR_STEREO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: AC3 :: DOLBY_CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_AC3_DOLBY_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_AC3_DOLBY_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: AC3_PLUS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_AC3_PLUS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_AC3_PLUS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: DTS_CORE :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_DTS_CORE_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_DTS_CORE_CONFIG_NEXT_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: LPCM :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_LPCM_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_LPCM_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: MPEG :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_MPEG_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_MPEG_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: WMA :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_WMA_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_WMA_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: WMAPRO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_WMAPRO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_WMAPRO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: MLP_IN_LOSSLESS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: BSID [22:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BSID_MASK 0x007c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BSID_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: COMPRESSION2 [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_COMPRESSION2_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_COMPRESSION2_SHIFT 17
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_COMPRESSION2_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_COMPRESSION2_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: COMPRESSION [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_COMPRESSION_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_COMPRESSION_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_COMPRESSION_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_COMPRESSION_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: FSCOD [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FSCOD_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FSCOD_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FSCOD_Hz_48000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FSCOD_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FSCOD_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FSCOD_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: SW_UNDEFINED2 [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED2_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED2_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: FRMSIZECOD [12:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_MASK 0x00001e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_64 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_80 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_96 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_112 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_128 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_160 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_192 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_224 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_256 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_320 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_384 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_FRMSIZECOD_kbps_448 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: SW_UNDEFINED1 [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED1_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED1_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: SW_UNDEFINED0 [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED0_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED0_SHIFT 7

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: ACMOD [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_ACMOD_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_ACMOD_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_ACMOD_OnePlusOne 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_ACMOD_OneSlashZero 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_ACMOD_TwoSlashZero 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DDC :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DDC_BPSI_Bits_32 16

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: QUALITY_LEVEL [27:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_QUALITY_LEVEL_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_QUALITY_LEVEL_SHIFT 24
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_QUALITY_LEVEL_Level_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_QUALITY_LEVEL_Level_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_QUALITY_LEVEL_Level_3 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_QUALITY_LEVEL_Level_4 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_QUALITY_LEVEL_Level_5 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_QUALITY_LEVEL_Level_6 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: CRC_PROTECT [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_CRC_PROTECT_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_CRC_PROTECT_SHIFT 20
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_CRC_PROTECT_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_CRC_PROTECT_CRC_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: EMPHASIS [19:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_EMPHASIS_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_EMPHASIS_SHIFT 18
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: PSYCHO_MODEL [17:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_PSYCHO_MODEL_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_PSYCHO_MODEL_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_PSYCHO_MODEL_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_PSYCHO_MODEL_Model_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_PSYCHO_MODEL_Model_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_PSYCHO_MODEL_Reserved_3 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: FS_INDEX [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_FS_INDEX_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_FS_INDEX_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_FS_INDEX_Hz_44100 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_FS_INDEX_Hz_48000 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_FS_INDEX_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_FS_INDEX_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_free 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_32 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_40 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_48 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_56 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_64 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_80 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_96 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_112 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_128 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_160 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_192 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_224 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_256 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_kbps_320 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BITRATE_INDEX_forbidden 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: OUTPUT_MODE [09:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_OUTPUT_MODE_MASK 0x00000380
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_OUTPUT_MODE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_OUTPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_OUTPUT_MODE_Joint_Stereo 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_OUTPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_OUTPUT_MODE_Single_Channel 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_OUTPUT_MODE_Intensity_Stereo 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_OUTPUT_MODE_ms_stereo 5

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: INPUT_MODE [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_INPUT_MODE_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_INPUT_MODE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_INPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_INPUT_MODE_Reserved 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_INPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_INPUT_MODE_Mono 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_MPEG1 :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_MPEG1_BPSI_Bits_32 16

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: COPYRIGHT_ID [31:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_COPYRIGHT_ID_MASK 0xff000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_COPYRIGHT_ID_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: SW_UNDEFINED [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_SW_UNDEFINED_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_SW_UNDEFINED_SHIFT 20

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: FS_INDEX [19:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_96000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_88200 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_64000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_48000 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_44100 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_32000 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_24000 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_22050 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_16000 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_12000 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_11025 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Hz_08000 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FS_INDEX_Reserved_15 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: PROTECT_ABSENT [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PROTECT_ABSENT_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PROTECT_ABSENT_SHIFT 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PROTECT_ABSENT_Error_Check 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PROTECT_ABSENT_No_Error_Check 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: SBR_ENABLE [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_SBR_ENABLE_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_SBR_ENABLE_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_SBR_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_SBR_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_8 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_16 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_24 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_32 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_40 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_48 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_56 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_64 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_80 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_96 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_120 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_128 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_160 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_192 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_256 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITRATE_INDEX_kbps_320 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: PARAM_STEREO [09:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PARAM_STEREO_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PARAM_STEREO_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PARAM_STEREO_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_PARAM_STEREO_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: OUTPUT_CONFIG [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_OUTPUT_CONFIG_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_OUTPUT_CONFIG_SHIFT 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_OUTPUT_CONFIG_Mono 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_OUTPUT_CONFIG_Stereo 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: FORMAT_TYPE [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FORMAT_TYPE_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FORMAT_TYPE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FORMAT_TYPE_ADIF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_FORMAT_TYPE_ADTS 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: BITSTREAM_TYPE [06:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITSTREAM_TYPE_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITSTREAM_TYPE_SHIFT 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITSTREAM_TYPE_CBR 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BITSTREAM_TYPE_VBR 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: INPUT_CONFIG [05:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_INPUT_CONFIG_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_INPUT_CONFIG_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_INPUT_CONFIG_One_Channel 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_INPUT_CONFIG_Two_Channel 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_AAC_HE :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_AAC_HE_BPSI_Bits_32 16

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: AMODE [31:26] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_AMODE_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_AMODE_SHIFT 26

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: SFREQ [25:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_SFREQ_MASK 0x03c00000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_SFREQ_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: RATE [21:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_RATE_MASK 0x003e0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_RATE_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: PCMR [16:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_PCMR_MASK 0x0001c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_PCMR_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: VERNUM [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_VERNUM_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_VERNUM_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: DIALNORM [09:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_DIALNORM_MASK 0x000003c0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_DIALNORM_SHIFT 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: CHIST [05:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_CHIST_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_CHIST_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: DTSES [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_DTSES_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_DTSES_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: HDCD [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_HDCD_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_HDCD_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: TIMEF [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_TIMEF_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_TIMEF_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT4 :: ENC_DTS :: AUXF [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_AUXF_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT4_ENC_DTS_AUXF_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER1_CXT4 - Decode Control Register 1 - Context 4
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: AAC_LC :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_AAC_LC_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_AAC_LC_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: AAC_HE_SBR_STEREO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: AC3 :: DOLBY_CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_AC3_DOLBY_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_AC3_DOLBY_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: AC3_PLUS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_AC3_PLUS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_AC3_PLUS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: DTS_CORE :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_DTS_CORE_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_DTS_CORE_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: LPCM :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_LPCM_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_LPCM_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: MPEG :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_MPEG_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_MPEG_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: WMA :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_WMA_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_WMA_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: WMAPRO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_WMAPRO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_WMAPRO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: MLP_IN_LOSSLESS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DDC :: SW_UNDEFINED2 [31:30] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_SW_UNDEFINED2_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_SW_UNDEFINED2_SHIFT 30

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DDC :: DIALNORM2 [29:25] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_DIALNORM2_MASK 0x3e000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_DIALNORM2_SHIFT 25

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DDC :: COMPRE2 [24:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_COMPRE2_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_COMPRE2_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DDC :: COMPR2 [23:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_COMPR2_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_COMPR2_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DDC :: SW_UNDEFINED [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_SW_UNDEFINED_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DDC :: DIALNORM [13:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_DIALNORM_MASK 0x00003e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_DIALNORM_SHIFT 9

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DDC :: COMPRE [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_COMPRE_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_COMPRE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DDC :: COMPR [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_COMPR_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DDC_COMPR_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_AAC_HE :: COPYRIGHT_NUM_LO [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_AAC_HE_COPYRIGHT_NUM_LO_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_AAC_HE_COPYRIGHT_NUM_LO_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: EXT_AUDIO [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_EXT_AUDIO_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_EXT_AUDIO_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: EXT_AUDIO_ID [21:19] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_EXT_AUDIO_ID_MASK 0x00380000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_EXT_AUDIO_ID_SHIFT 19

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: MIX [18:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_MIX_MASK  0x00040000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_MIX_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: SUMF [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_SUMF_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_SUMF_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: SUMS [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_SUMS_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_SUMS_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: DYNF [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_DYNF_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_DYNF_SHIFT 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: JOINX [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_JOINX_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_JOINX_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: CPF [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_CPF_MASK  0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_CPF_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: ADDMF [12:12] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_ADDMF_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_ADDMF_SHIFT 12

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: FTYPE [11:11] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_FTYPE_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_FTYPE_SHIFT 11

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: ASPF [10:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_ASPF_MASK 0x00000400
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_ASPF_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: LFE [09:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_LFE_MASK  0x00000300
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_LFE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT4 :: ENC_DTS :: RANGE [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_RANGE_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT4_ENC_DTS_RANGE_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER2_CXT4 - Decode Control Register 2 - Context 4
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_LC :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_LC :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_LC :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_LC :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_LC :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_LC_DDBM_ENABLE_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DDBM_ENABLE_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3 :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DVD_TYPE_BD   0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3 :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3 :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3 :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_DDBM_ENABLE_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3_PLUS :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3_PLUS :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3_PLUS :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3_PLUS :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: AC3_PLUS :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_AC3_PLUS_DDBM_ENABLE_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: DTS_CORE :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: DTS_CORE :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: DTS_CORE :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: DTS_CORE :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: DTS_CORE :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_DTS_CORE_DDBM_ENABLE_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: LPCM :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: LPCM :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: LPCM :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: LPCM :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: LPCM :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_LPCM_DDBM_ENABLE_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: MPEG :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: MPEG :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: MPEG :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: MPEG :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: MPEG :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_MPEG_DDBM_ENABLE_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: ENC_AAC_HE :: COPYRIGHT_NUM_HI [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_ENC_AAC_HE_COPYRIGHT_NUM_HI_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_ENC_AAC_HE_COPYRIGHT_NUM_HI_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT4 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT4_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER3_CXT4 - Decode Control Register 3 - Context 4
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT4 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT4_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER4_CXT4 - Decode Control Register 4 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT4 :: SW_UNDEFINED1 [31:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_SW_UNDEFINED1_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_SW_UNDEFINED1_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT4 :: FRAME_ADVANCE [15:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_FRAME_ADVANCE_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_FRAME_ADVANCE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT4 :: SW_UNDEFINED0 [07:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_SW_UNDEFINED0_MASK 0x000000f8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_SW_UNDEFINED0_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT4 :: MULTI_CHANNEL_MODE_SELECT [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_MULTI_CHANNEL_MODE_SELECT_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_MULTI_CHANNEL_MODE_SELECT_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT4 :: STC_VALID [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_STC_VALID_MASK    0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_STC_VALID_SHIFT   1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_STC_VALID_Invalid 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_STC_VALID_Valid   1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT4 :: TSM_SELECT [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_TSM_SELECT_MASK   0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT4_TSM_SELECT_SHIFT  0

/***************************************************************************
 *CONTROL_REGISTER5_CXT4 - Decode Control Register 5 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER5_CXT4 :: START_END_PTS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT4_START_END_PTS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT4_START_END_PTS_PTR_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG0_CXT4 - Delayed Ring Buffer Configuration 0 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT4 :: DELAYED_RBUF23_CH_PAIR [31:29] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF23_CH_PAIR_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF23_CH_PAIR_SHIFT 29

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT4 :: DELAYED_RBUF3 [28:25] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF3_MASK 0x1e000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF3_SHIFT 25

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT4 :: DELAYED_RBUF2 [24:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF2_MASK 0x01e00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF2_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT4 :: DELAY_SIGN01 [20:20] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAY_SIGN01_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAY_SIGN01_SHIFT 20

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT4 :: DELAY_VALUE01 [19:11] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAY_VALUE01_MASK 0x000ff800
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAY_VALUE01_SHIFT 11

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT4 :: DELAYED_RBUF01_CH_PAIR [10:08] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF01_CH_PAIR_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF01_CH_PAIR_SHIFT 8

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT4 :: DELAYED_RBUF1 [07:04] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF1_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF1_SHIFT 4

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT4 :: DELAYED_RBUF0 [03:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF0_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT4_DELAYED_RBUF0_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG1_CXT4 - Delayed Ring Buffer Configuration 1 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT4 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT4 :: DELAY_SIGN45 [30:30] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAY_SIGN45_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAY_SIGN45_SHIFT 30

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT4 :: DELAY_VALUE45 [29:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAY_VALUE45_MASK 0x3fe00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAY_VALUE45_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT4 :: DELAYED_RBUF45_CH_PAIR [20:18] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAYED_RBUF45_CH_PAIR_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAYED_RBUF45_CH_PAIR_SHIFT 18

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT4 :: DELAYED_RBUF5 [17:14] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAYED_RBUF5_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAYED_RBUF5_SHIFT 14

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT4 :: DELAYED_RBUF4 [13:10] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAYED_RBUF4_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAYED_RBUF4_SHIFT 10

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT4 :: DELAY_SIGN23 [09:09] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAY_SIGN23_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAY_SIGN23_SHIFT 9

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT4 :: DELAY_VALUE23 [08:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAY_VALUE23_MASK 0x000001ff
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT4_DELAY_VALUE23_SHIFT 0

/***************************************************************************
 *SRC_CONFIG_CXT4 - Sampling Rate Conversion Configuration Register - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT4 :: SW_UNDEFINED [31:12] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_SW_UNDEFINED_MASK        0xfffff000
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_SW_UNDEFINED_SHIFT       12

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT4 :: DSOLA_FS_IN [11:02] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_DSOLA_FS_IN_MASK         0x00000ffc
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_DSOLA_FS_IN_SHIFT        2

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT4 :: OUTPUT_SAMPLING_FREQUENCY [01:00] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_OUTPUT_SAMPLING_FREQUENCY_MASK 0x00000003
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_OUTPUT_SAMPLING_FREQUENCY_SHIFT 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_OUTPUT_SAMPLING_FREQUENCY_Frequency_48_kHz 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_OUTPUT_SAMPLING_FREQUENCY_Frequency_96_kHz 1
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_OUTPUT_SAMPLING_FREQUENCY_Frequency_192_kHz 2
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT4_OUTPUT_SAMPLING_FREQUENCY_RESERVED 3

/***************************************************************************
 *POST_PROCESSING_BRANCH0_CXT4 - Post Processing Configuration Branch 0 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT4 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT4 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT4 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT4 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT4 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT4 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT4 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT4 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT4_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH1_CXT4 - Post Processing Configuration Branch 1 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT4 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT4 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT4 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT4 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT4 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT4 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT4 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT4 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT4_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH2_CXT4 - Post Processing Configuration Branch 2 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT4 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT4 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT4 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT4 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT4 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT4 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT4 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT4 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT4_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH3_CXT4 - Post Processing Configuration Branch 3 - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT4 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT4 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT4 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT4 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT4 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT4 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT4 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT4 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT4_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *TSM_TRANS_THRESHOLD_CXT4 - TSM Transition Threshold - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_TRANS_THRESHOLD_CXT4 :: TSM_TRANSITION_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT4_TSM_TRANSITION_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT4_TSM_TRANSITION_THRESHOLD_SHIFT 0

/***************************************************************************
 *PTS_TYPE_CXT4 - PTS Type - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_TYPE_CXT4 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT4 :: HOST_PTS_COUNT [07:05] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_HOST_PTS_COUNT_MASK        0x000000e0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_HOST_PTS_COUNT_SHIFT       5

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT4 :: DSP_PTS_COUNT [04:02] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_DSP_PTS_COUNT_MASK         0x0000001c
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_DSP_PTS_COUNT_SHIFT        2

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT4 :: PTS_TYPE [01:00] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_PTS_TYPE_MASK              0x00000003
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_PTS_TYPE_SHIFT             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_PTS_TYPE_Coded             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_PTS_TYPE_InterpolatedFromValidPTS 1
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_PTS_TYPE_HostProgrammedPTS 2
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT4_PTS_TYPE_InterpolatedFromInvalidPTS 3

/***************************************************************************
 *PTS2STC_PHASE_CXT4 - PTS to STC Phase - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS2STC_PHASE_CXT4 :: PTS2STC_PHASE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT4_PTS2STC_PHASE_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT4_PTS2STC_PHASE_SHIFT   0

/***************************************************************************
 *TSM_LOG_CTRL_CXT4 - TSM Log Control - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT4 :: BUF_START [31:06] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_BUF_START_MASK         0xffffffc0
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_BUF_START_SHIFT        6

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT4 :: DSP_BUF_ID [05:05] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_DSP_BUF_ID_MASK        0x00000020
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_DSP_BUF_ID_SHIFT       5

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT4 :: HOST_BUF_ID [04:04] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_HOST_BUF_ID_MASK       0x00000010
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_HOST_BUF_ID_SHIFT      4

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT4 :: ENABLE [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_ENABLE_MASK            0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_ENABLE_SHIFT           3

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT4 :: BUF_SIZE [02:00] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_BUF_SIZE_MASK          0x00000007
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT4_BUF_SIZE_SHIFT         0

/***************************************************************************
 *PTS_CXT4 - PTS Value - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_CXT4 :: PTS_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS_CXT4_PTS_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS_CXT4_PTS_VALUE_SHIFT                 0

/***************************************************************************
 *STC_CXT4 - STC Value - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: STC_CXT4 :: STC_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_STC_CXT4_STC_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_STC_CXT4_STC_VALUE_SHIFT                 0

/***************************************************************************
 *PCR_OFFSET_CXT4 - PCR Offset - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PCR_OFFSET_CXT4 :: PCR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT4_PCR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT4_PCR_OFFSET_SHIFT         0

/***************************************************************************
 *TSM_STATUS_CXT4 - TSM Status - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_STATUS_CXT4 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_SW_UNDEFINED_MASK        0xfffffff0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_SW_UNDEFINED_SHIFT       4

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT4 :: FRM_ADV_STATUS [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_FRM_ADV_STATUS_MASK      0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_FRM_ADV_STATUS_SHIFT     3
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_FRM_ADV_STATUS_BUSY      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_FRM_ADV_STATUS_READY     0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT4 :: PAUSE_STATUS [02:02] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_PAUSE_STATUS_MASK        0x00000004
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_PAUSE_STATUS_SHIFT       2
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_PAUSE_STATUS_PAUSED      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_PAUSE_STATUS_NOT_PAUSED  0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT4 :: TSM_STATUS [01:00] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_TSM_STATUS_MASK          0x00000003
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_TSM_STATUS_SHIFT         0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_TSM_STATUS_DECODE        0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_TSM_STATUS_DISCARD       1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT4_TSM_STATUS_WAIT          2

/***************************************************************************
 *TSM_WAIT_PERIOD_CXT4 - TSM Wait Period - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_WAIT_PERIOD_CXT4 :: TSM_WAIT_PERIOD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT4_TSM_WAIT_PERIOD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT4_TSM_WAIT_PERIOD_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER0_CXT4 - Stream Info Register 0 - Context 4
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AAC_LC :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AAC_LC :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AAC_LC :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_LC_SAMPLING_RATE_RESERVED_15 15

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AAC_HE_SBR_STEREO :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AAC_HE_SBR_STEREO :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AAC_HE_SBR_STEREO :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_15 15

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3 :: AC3_ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: AC3_PLUS :: ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: DTS_CORE :: SAMPLING_FREQ [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Invalid_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Sampling_8_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Sampling_16_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Sampling_32_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Invalid_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Invalid_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Sampling_11_025_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Sampling_44_1_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Invalid_9 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Invalid_10 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Sampling_12_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Sampling_24_kHz 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Sampling_48_kHz 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Invalid_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_SAMPLING_FREQ_Invalid_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: DTS_CORE :: AMODE [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_SHIFT 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_One_ch_A 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Two_ch_A_B 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Two_ch_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Two_ch_LpR_LmR 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Two_ch_LT_RT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Three_ch_C_L_R 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Three_ch_L_R_S 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Four_ch_C_L_R_S 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Four_ch_L_R_SL_SR 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Five_ch_C_L_R_SL_SR 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Six_ch_CL_CR_L_R_SL_SR 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Six_ch_C_L_R_LR_RR_OV 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Six_ch_CF_CR_LF_RF_Lr_Rr 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Seven_ch_CL_C_CR_L_R_SL_SR 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Eight_ch_CL_CR_L_R_SL1_SL2_SR1_SR2 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_Eight_ch_CL_C_CR_L_R_SL_S_SR 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_AMODE_User_Defined_16 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: DTS_CORE :: FRAME_SIZE [21:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_FRAME_SIZE_MASK 0x003fff00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_FRAME_SIZE_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: DTS_CORE :: NUM_PCM_BLOCKS [07:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_NUM_PCM_BLOCKS_MASK 0x000000fe
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_NUM_PCM_BLOCKS_SHIFT 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: DTS_CORE :: CRC_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_CRC_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_CRC_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_CRC_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_DTS_CORE_CRC_FLAG_Present 1

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: LPCM :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SW_UNDEFINED_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SW_UNDEFINED_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: LPCM :: FRAME_SIZE [26:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_FRAME_SIZE_MASK 0x07fff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_FRAME_SIZE_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: LPCM :: CH_ASSIGNMENT [10:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_MASK 0x00000780
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_SHIFT 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_Mono 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_L_R_Stereo 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_L_C_R_3_0 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_L_R_S_2_1 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_L_C_R_S_3_1 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_L_R_Ls_Rs_2_2 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_3_2 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_LFE_3_2 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_3_4 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_LFE_3_4 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_CH_ASSIGNMENT_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: LPCM :: SAMPLING_FREQ [06:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_MASK 0x00000078
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_Sampling_48_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_Sampling_96_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_Sampling_192_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_SAMPLING_FREQ_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: LPCM :: BITS_PER_SAMP [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_BITS_PER_SAMP_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_BITS_PER_SAMP_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_BITS_PER_SAMP_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_BITS_PER_SAMP_bits_16 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_BITS_PER_SAMP_bits_20 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_BITS_PER_SAMP_bits_24 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: LPCM :: START_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_START_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_START_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_START_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_LPCM_START_FLAG_Present 1

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: SW_UNDEFINED [31:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_SW_UNDEFINED_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_SW_UNDEFINED_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: EMPHASIS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_EMPHASIS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_EMPHASIS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: MPEG_ORIGINAL_COPY [13:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_ORIGINAL_COPY_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_ORIGINAL_COPY_SHIFT 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_ORIGINAL_COPY_Copy 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_ORIGINAL_COPY_Original 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: MPEG_COPYRIGHT [12:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_COPYRIGHT_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_COPYRIGHT_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: MPEG_MODE [11:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_MODE_MASK 0x00000c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_MODE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: MPEG_SAMPLING_FREQ [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_SAMPLING_FREQ_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_SAMPLING_FREQ_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: MPEG_BITRATE [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_BITRATE_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_BITRATE_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: MPEG_CRC [03:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_CRC_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_CRC_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_CRC_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_CRC_CRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: MPEG_LAYER [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_LAYER_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_LAYER_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_LAYER_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_LAYER_Layer3 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_LAYER_Layer2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_LAYER_Layer1 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MPEG :: MPEG_ALGORITHM_ID [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_ALGORITHM_ID_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_ALGORITHM_ID_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_ALGORITHM_ID_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MPEG_MPEG_ALGORITHM_ID_ISO11172_Audio 1

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMA :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMA :: BITRATE [22:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_BITRATE_MASK 0x007fff80
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_BITRATE_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMA :: ACMOD [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_ACMOD_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_ACMOD_one_channel 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_ACMOD_two_channels 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMA :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMA :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMA_VERSION_NUMBER_WMA_Pro 3

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMAPRO :: SW_UNDEFINED [31:26] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_SW_UNDEFINED_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_SW_UNDEFINED_SHIFT 26

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMAPRO :: BITRATE [25:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_BITRATE_MASK 0x03fffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_BITRATE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMAPRO :: LFEON [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_LFEON_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_LFEON_SHIFT 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_LFEON_LFE_channel_on 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMAPRO :: ACMOD [08:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_ACMOD_MASK 0x000001c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_ACMOD_channels_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_ACMOD_channels_2_0_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_ACMOD_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_ACMOD_channels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_ACMOD_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_ACMOD_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_ACMOD_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMAPRO :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: WMAPRO :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_WMAPRO_VERSION_NUMBER_WMA_Pro 3

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MLP_IN_LOSSLESS :: MLP_STREAM_MODE [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_MLP_STREAM_MODE_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_MLP_STREAM_MODE_SHIFT 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBB_Stream 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBA_Stream 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MLP_IN_LOSSLESS :: MAJOR_SYNC_INFO [29:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_MASK 0x30000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MLP_IN_LOSSLESS :: VARIABLE_RATE [27:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_VARIABLE_RATE_MASK 0x08000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_VARIABLE_RATE_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_VARIABLE_RATE_Fixed_Rate 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_VARIABLE_RATE_Variable_Rate 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MLP_IN_LOSSLESS :: PEAK_DATA_RATE [26:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_PEAK_DATA_RATE_MASK 0x07fff000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_PEAK_DATA_RATE_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MLP_IN_LOSSLESS :: NUMBER_OF_SUBSTREAMS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: MLP_IN_LOSSLESS :: SUBSTREAM_INFO [07:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_SUBSTREAM_INFO_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_MLP_IN_LOSSLESS_SUBSTREAM_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT4 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT4_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER1_CXT4 - Stream Info Register 1 - Context 4
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_LC :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_LC :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_LC :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_LC :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_LC :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_LC_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_HE_SBR_STEREO :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_HE_SBR_STEREO :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_HE_SBR_STEREO :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AAC_HE_SBR_STEREO :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3 :: AC3_CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3 :: AC3_SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3 :: AC3_LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3 :: AC3_LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3 :: AC3_TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3 :: AC3_TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_AC3_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3_PLUS :: CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3_PLUS :: SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3_PLUS :: LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3_PLUS :: LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3_PLUS :: TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: AC3_PLUS :: TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_AC3_PLUS_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: SOURCE_PCM [22:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_MASK 0x00700000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_SHIFT 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_ES0_16_bits 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_ES1_16_bits 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_ES0_20_bits 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_ES1_20_bits 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_ES0_24_bits 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_ES1_24_bits 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_Invalid_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_SOURCE_PCM_Invalid_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: COPY_HISTORY [19:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_COPY_HISTORY_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_COPY_HISTORY_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_COPY_HISTORY_Copy_prohibited 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_COPY_HISTORY_First_generation 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_COPY_HISTORY_Second_generation 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_COPY_HISTORY_Original_material 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: VERSION_NUMBER [17:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_VERSION_NUMBER_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_VERSION_NUMBER_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: LFE_PRESENT_FLAG [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_LFE_PRESENT_FLAG_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_LFE_PRESENT_FLAG_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_LFE_PRESENT_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_LFE_PRESENT_FLAG_Present_128 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_LFE_PRESENT_FLAG_Present_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_LFE_PRESENT_FLAG_Invalid 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: EXT_AUDIO [11:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_SHIFT 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: EXT_AUDIO_ID [10:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_XCh 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_XXCh 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_X96k 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_Reserved_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_Reserved_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EXT_AUDIO_ID_Reserved_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: HDCD_FORMAT [07:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_HDCD_FORMAT_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_HDCD_FORMAT_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: EMB_DRC [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EMB_DRC_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EMB_DRC_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EMB_DRC_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EMB_DRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: EMB_DWNMX_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EMB_DWNMX_EN_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EMB_DWNMX_EN_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EMB_DWNMX_EN_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_EMB_DWNMX_EN_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: DTS_CORE :: BIT_RATE [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_32 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_56 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_96 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_112 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_128 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_192 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_224 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_256 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_320 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_384 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_448 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_512 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_576 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_640 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_768 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_960 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_1024 17
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_1152 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_1280 19
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_1344 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_1408 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_1411_2 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_1472 23
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_1536 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_1920 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_2048 26
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_3072 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_kbps_3840 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_Open 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_Variable 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_DTS_CORE_BIT_RATE_Lossless 31

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MPEG :: SW_UNDEFINED [31:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MPEG_SW_UNDEFINED_MASK 0xfffff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MPEG_SW_UNDEFINED_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MPEG :: CRC_CNT [10:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MPEG_CRC_CNT_MASK 0x000007ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MPEG_CRC_CNT_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBA_Stream :: SW_UNDEFINED [31:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_8CH [29:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_MASK 0x3ffe0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_8CH [16:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_MASK 0x00018000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_SHIFT 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_6CH [14:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_MASK 0x00007c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_6CH [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_2CH [07:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_MASK 0x000000c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_8CH [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_6CH [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBA_Stream :: AUDIO_SAMPLING_FREQUENCY [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBB_Stream :: SW_UNDEFINED [31:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfe000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 25

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBB_Stream :: CHANNEL_ASSIGNMENT [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [19:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_2 [15:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_1 [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_2 [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_1 [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT4 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT4_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER2_CXT4 - Stream Info Register 2 - Context 4
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_LC :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_LC_DRC_PRESENT_DRC_Present 1

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AAC_HE_SBR_STEREO :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Present 1

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3 :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3 :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3 :: SW_UNDEFINED1 [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_SW_UNDEFINED1_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_SW_UNDEFINED1_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3 :: AC3_FRMSIZECOD [19:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_AC3_FRMSIZECOD_MASK 0x000fc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_AC3_FRMSIZECOD_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3 :: AC3_TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_AC3_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_AC3_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3_PLUS :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3_PLUS :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3_PLUS :: FRMSIZE [24:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_FRMSIZE_MASK 0x01ffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_FRMSIZE_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: AC3_PLUS :: TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_AC3_PLUS_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: DTS_CORE :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: DTS_CORE :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: DTS_CORE :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: DTS_CORE :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_DTS_CORE_SW_UNDEFINED1_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: LPCM :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: LPCM :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: LPCM :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: LPCM :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_LPCM_SW_UNDEFINED1_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MPEG :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MPEG :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MPEG :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MPEG :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MPEG_SW_UNDEFINED1_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_PRESENT [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBA_Stream :: CONTROL_ENABLED_2CH [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_CONTROL_ENABLED_2CH_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_CONTROL_ENABLED_2CH_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBA_Stream :: CONTROL_ENABLED_6CH [29:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_CONTROL_ENABLED_6CH_MASK 0x20000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_CONTROL_ENABLED_6CH_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBA_Stream :: CONTROL_ENABLED_8CH [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_CONTROL_ENABLED_8CH_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_CONTROL_ENABLED_8CH_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_2CH [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBA_Stream :: MIX_LEVEL_2CH [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_MIX_LEVEL_2CH_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_MIX_LEVEL_2CH_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_6CH [15:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_MASK 0x0000f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBA_Stream :: MIX_LEVEL_6CH [10:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_MIX_LEVEL_6CH_MASK 0x000007e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_MIX_LEVEL_6CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBA_Stream :: SOURCE_FORMAT_6CH [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_SOURCE_FORMAT_6CH_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBA_Stream_SOURCE_FORMAT_6CH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBB_Stream :: SAMPLING_FFREQUENCY [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_SAMPLING_FFREQUENCY_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_SAMPLING_FFREQUENCY_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBB_Stream :: WORD_WIDTH [26:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_WORD_WIDTH_MASK 0x07c00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_WORD_WIDTH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBB_Stream :: CHANNEL_OCCUPANCY [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_CHANNEL_OCCUPANCY_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_CHANNEL_OCCUPANCY_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [15:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x0000e000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 13

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBB_Stream :: SPEAKER_LAYOUT [12:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_SPEAKER_LAYOUT_MASK 0x00001ff8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_SPEAKER_LAYOUT_SHIFT 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: MLP_FBB_Stream :: COPY_PROTECTION [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_COPY_PROTECTION_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_MLP_FBB_Stream_COPY_PROTECTION_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT4 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT4_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER3_CXT4 - Stream Info Register 3 - Context 4
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBA_Stream :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_8CH [27:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_MASK 0x0f800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBA_Stream :: MIX_LEVEL_8CH [22:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_MIX_LEVEL_8CH_MASK 0x007e0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_MIX_LEVEL_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBA_Stream :: SOURCE_FORMAT_8CH [16:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_SOURCE_FORMAT_8CH_MASK 0x0001f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_SOURCE_FORMAT_8CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBA_Stream :: STARTUP_GAIN [10:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_STARTUP_GAIN_MASK 0x000007f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_STARTUP_GAIN_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_LENGTH [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBB_Stream :: SW_UNDEFINED [31:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfffffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBB_Stream :: HDCD_PROCESS [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBB_Stream_HDCD_PROCESS_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBB_Stream_HDCD_PROCESS_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBB_Stream :: SOURCE_FORMAT [08:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBB_Stream_SOURCE_FORMAT_MASK 0x000001e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBB_Stream_SOURCE_FORMAT_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: MLP_FBB_Stream :: SUMMARY_INFO [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBB_Stream_SUMMARY_INFO_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_MLP_FBB_Stream_SUMMARY_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT4 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT4_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER4_CXT4 - Stream Info Register 4 - Context 4
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT4 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT4_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *HEARTBEAT_CXT4 - DSP Heartbeat Counter - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: HEARTBEAT_CXT4 :: HEARTBEAT [31:00] */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT4_HEARTBEAT_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT4_HEARTBEAT_SHIFT           0

/***************************************************************************
 *SPDIF_PARSER_PTR_CXT4 - SPDIF parser SDRAM Pointer - Context 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SPDIF_PARSER_PTR_CXT4 :: HOST_CONFIG_PARAMS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT4_HOST_CONFIG_PARAMS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT4_HOST_CONFIG_PARAMS_PTR_SHIFT 0

/***************************************************************************
 *RAVE_TIMEBASE_SEL_CXT5 - Input, Context, and Timebase Select - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT5 :: SW_UNDEFINED [31:17] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_SW_UNDEFINED_MASK 0xfffe0000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_SW_UNDEFINED_SHIFT 17

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT5 :: STC_INCR_RATE [16:16] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_STC_INCR_RATE_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_STC_INCR_RATE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_STC_INCR_RATE_Is_45_kHz 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_STC_INCR_RATE_Is_27_MHz 1

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT5 :: TIMEBASE_SEL [15:12] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_TIMEBASE_SEL_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_TIMEBASE_SEL_SHIFT 12
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_TIMEBASE_SEL_STC_0 0

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT5 :: RAVE_CTXT_SEL [11:08] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_RAVE_CTXT_SEL_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_RAVE_CTXT_SEL_SHIFT 8

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT5 :: AUD_MODULE_ID [07:04] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_AUD_MODULE_ID_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_AUD_MODULE_ID_SHIFT 4

/* AUD_DSP_CFG0 :: RAVE_TIMEBASE_SEL_CXT5 :: AUD_INPUT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_AUD_INPUT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_AUD_INPUT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_AUD_INPUT_TYPE_RAVE_Module 0
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_AUD_INPUT_TYPE_FMM_Module 1
#define BCHP_AUD_DSP_CFG0_RAVE_TIMEBASE_SEL_CXT5_AUD_INPUT_TYPE_RESERVED 15

/***************************************************************************
 *AV_OFFSET_CXT5 - AV Offset - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: AV_OFFSET_CXT5 :: AV_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT5_AV_OFFSET_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_AV_OFFSET_CXT5_AV_OFFSET_SHIFT           0

/***************************************************************************
 *PVR_OFFSET_CXT5 - PVR Offset - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PVR_OFFSET_CXT5 :: PVR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT5_PVR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PVR_OFFSET_CXT5_PVR_OFFSET_SHIFT         0

/***************************************************************************
 *DECODE_OFFSET_CXT5 - Decode Offset - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DECODE_OFFSET_CXT5 :: DECODE_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT5_DECODE_OFFSET_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_DECODE_OFFSET_CXT5_DECODE_OFFSET_SHIFT   0

/***************************************************************************
 *TSM_UPPER_THRESHOLD_CXT5 - TSM Upper Threshold - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_UPPER_THRESHOLD_CXT5 :: TSM_UPPER_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT5_TSM_UPPER_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_UPPER_THRESHOLD_CXT5_TSM_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_ST_GA_THRESHOLD_CXT5 - TSM ST/GA Thresholds - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT5 :: TSM_SL_THRESHOLD [31:16] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT5_TSM_SL_THRESHOLD_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT5_TSM_SL_THRESHOLD_SHIFT 16

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT5 :: TSM_GA_THRESHOLD [15:08] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT5_TSM_GA_THRESHOLD_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT5_TSM_GA_THRESHOLD_SHIFT 8

/* AUD_DSP_CFG0 :: TSM_ST_GA_THRESHOLD_CXT5 :: TSM_ST_THRESHOLD [07:00] */
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT5_TSM_ST_THRESHOLD_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_TSM_ST_GA_THRESHOLD_CXT5_TSM_ST_THRESHOLD_SHIFT 0

/***************************************************************************
 *TSM_DISCARD_THRESHOLD_CXT5 - TSM Discard Threshold - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_DISCARD_THRESHOLD_CXT5 :: TSM_DISCARD_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT5_TSM_DISCARD_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_DISCARD_THRESHOLD_CXT5_TSM_DISCARD_THRESHOLD_SHIFT 0

/***************************************************************************
 *FMM_BUFF_CFG0_CXT5 - FMM buffer Configuration 0 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: LARGE_BUFFER [31:31] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_LARGE_BUFFER_MASK     0x80000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_LARGE_BUFFER_SHIFT    31

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: SW_UNDEFINED [30:30] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_SW_UNDEFINED_MASK     0x40000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_SW_UNDEFINED_SHIFT    30

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_LFE_BUF_ID [29:26] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LFE_BUF_ID_MASK    0x3c000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LFE_BUF_ID_SHIFT   26

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_LFE_EN [25:25] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LFE_EN_MASK        0x02000000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LFE_EN_SHIFT       25
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LFE_EN_Disabled    0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LFE_EN_Enabled     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_C_BUF_ID [24:21] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_C_BUF_ID_MASK      0x01e00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_C_BUF_ID_SHIFT     21

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_C_EN [20:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_C_EN_MASK          0x00100000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_C_EN_SHIFT         20
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_C_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_C_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_RS_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_RS_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_RS_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_RS_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_RS_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_RS_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_RS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_RS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_LS_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LS_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LS_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_LS_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LS_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LS_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LS_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_LS_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_R_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_R_BUF_ID_MASK      0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_R_BUF_ID_SHIFT     6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_R_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_R_EN_MASK          0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_R_EN_SHIFT         5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_R_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_R_EN_Enabled       1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_L_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_L_BUF_ID_MASK      0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_L_BUF_ID_SHIFT     1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG0_CXT5 :: CH_L_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_L_EN_MASK          0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_L_EN_SHIFT         0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_L_EN_Disabled      0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG0_CXT5_CH_L_EN_Enabled       1

/***************************************************************************
 *FMM_BUFF_CFG1_CXT5 - FMM buffer Configuration 1 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT5 :: SW_UNDEFINED [31:20] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_SW_UNDEFINED_MASK     0xfff00000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_SW_UNDEFINED_SHIFT    20

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT5 :: CH_RD_BUF_ID [19:16] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RD_BUF_ID_MASK     0x000f0000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RD_BUF_ID_SHIFT    16

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT5 :: CH_RD_EN [15:15] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RD_EN_MASK         0x00008000
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RD_EN_SHIFT        15
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT5 :: CH_LD_BUF_ID [14:11] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LD_BUF_ID_MASK     0x00007800
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LD_BUF_ID_SHIFT    11

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT5 :: CH_LD_EN [10:10] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LD_EN_MASK         0x00000400
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LD_EN_SHIFT        10
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LD_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LD_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT5 :: CH_RR_BUF_ID [09:06] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RR_BUF_ID_MASK     0x000003c0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RR_BUF_ID_SHIFT    6

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT5 :: CH_RR_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RR_EN_MASK         0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RR_EN_SHIFT        5
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_RR_EN_Enabled      1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT5 :: CH_LR_BUF_ID [04:01] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LR_BUF_ID_MASK     0x0000001e
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LR_BUF_ID_SHIFT    1

/* AUD_DSP_CFG0 :: FMM_BUFF_CFG1_CXT5 :: CH_LR_EN [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LR_EN_MASK         0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LR_EN_SHIFT        0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LR_EN_Disabled     0
#define BCHP_AUD_DSP_CFG0_FMM_BUFF_CFG1_CXT5_CH_LR_EN_Enabled      1

/***************************************************************************
 *FMM_DEST_CXT5 - FMM Destination Blocks - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: FMM_DEST_CXT5 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: FMM_DEST_CXT5 :: PLL3 [07:07] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL3_MASK                  0x00000080
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL3_SHIFT                 7
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL3_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL3_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT5 :: PLL2 [06:06] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL2_MASK                  0x00000040
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL2_SHIFT                 6
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL2_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL2_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT5 :: PLL1 [05:05] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL1_MASK                  0x00000020
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL1_SHIFT                 5
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT5 :: PLL0 [04:04] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL0_MASK                  0x00000010
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL0_SHIFT                 4
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_PLL0_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT5 :: SPDIF1 [03:03] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SPDIF1_MASK                0x00000008
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SPDIF1_SHIFT               3
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SPDIF1_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SPDIF1_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT5 :: SPDIF0 [02:02] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SPDIF0_MASK                0x00000004
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SPDIF0_SHIFT               2
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SPDIF0_Disabled            0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_SPDIF0_Enabled             1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT5 :: DAC1 [01:01] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_DAC1_MASK                  0x00000002
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_DAC1_SHIFT                 1
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_DAC1_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_DAC1_Enabled               1

/* AUD_DSP_CFG0 :: FMM_DEST_CXT5 :: DAC0 [00:00] */
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_DAC0_MASK                  0x00000001
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_DAC0_SHIFT                 0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_DAC0_Disabled              0
#define BCHP_AUD_DSP_CFG0_FMM_DEST_CXT5_DAC0_Enabled               1

/***************************************************************************
 *ALGO_ID_CXT5 - Algorithm ID - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_SW_UNDEFINED_MASK           0xf8000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_SW_UNDEFINED_SHIFT          27

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ENC_CDB_INT_RATE [26:25] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_CDB_INT_RATE_MASK       0x06000000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_CDB_INT_RATE_SHIFT      25
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_CDB_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_CDB_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_CDB_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_CDB_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ENC_PCM_INT_RATE [24:23] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_PCM_INT_RATE_MASK       0x01800000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_PCM_INT_RATE_SHIFT      23
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_PCM_INT_RATE_EVERY_FRAME 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_PCM_INT_RATE_EVERY_2ND_FRAME 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_PCM_INT_RATE_EVERY_4TH_FRAME 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_PCM_INT_RATE_Reserved_3 3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ENC_INTERLEAVE_C_LFE [22:22] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_INTERLEAVE_C_LFE_MASK   0x00400000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_INTERLEAVE_C_LFE_SHIFT  22

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ENC_INTERLEAVE_SL_SR [21:21] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_INTERLEAVE_SL_SR_MASK   0x00200000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_INTERLEAVE_SL_SR_SHIFT  21

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ENC_INTERLEAVE_L_R [20:20] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_INTERLEAVE_L_R_MASK     0x00100000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_INTERLEAVE_L_R_SHIFT    20

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ENC_LFE_PRESENT [19:19] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_LFE_PRESENT_MASK        0x00080000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_LFE_PRESENT_SHIFT       19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_LFE_PRESENT_Not_present 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_LFE_PRESENT_Present     1

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ENC_ACMOD_VALUE [18:16] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_MASK        0x00070000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_SHIFT       16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ALGO_TYPE [15:14] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_TYPE_MASK              0x0000c000
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_TYPE_SHIFT             14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_TYPE_Decode            0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_TYPE_Encode            1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_TYPE_Reserved_2        2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_TYPE_Reserved_3        3

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ENC_ALGO_ID [13:08] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ALGO_ID_MASK            0x00003f00
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ALGO_ID_SHIFT           8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ALGO_ID_ENC_MPEG1_L1    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ALGO_ID_ENC_MPEG1_L2    5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ALGO_ID_ENC_MPEG1_L3    10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ALGO_ID_ENC_DDC         15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ALGO_ID_ENC_AAC_HE      20
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ENC_ALGO_ID_ENC_DTS         23

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: DECODE_MODE [07:05] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_DECODE_MODE_MASK            0x000000e0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_DECODE_MODE_SHIFT           5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_DECODE_MODE_Disable         0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_DECODE_MODE_Pass_through    1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_DECODE_MODE_Decode          2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_DECODE_MODE_Decode_and_pass_through 3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_DECODE_MODE_RESERVED        7

/* AUD_DSP_CFG0 :: ALGO_ID_CXT5 :: ALGO_ID [04:00] */
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_MASK                0x0000001f
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_SHIFT               0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_TBD_AUTO_DETECT     0
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_MPEG1_STEREO        1
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_AAC_LC              2
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_AAC_HE_ADTS         3
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_AAC_HE_LOAS         4
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_AC3                 5
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_AC3_PLUS            6
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_Linear_PCM_user_model 7
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_HD_DVD_LPCM         8
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_Sample_Rate_Conversion 9
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_TBD_DV25            10
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_DTS_CORE            11
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_BD_LPCM             12
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_DTS_HD_CORE         13
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_DVD_LPCM            14
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_DD_IN_LOSSLESS      15
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_MLP_IN_LOSSLESS     16
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_WMA                 17
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_WMAPRO              19
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_MLP_FBA_Stream      29
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_MLP_FBB_Stream      30
#define BCHP_AUD_DSP_CFG0_ALGO_ID_CXT5_ALGO_ID_RESERVED            31

/***************************************************************************
 *CONTROL_REGISTER0_CXT5 - Decode Control Register 0 - Context 5
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: AAC_LC :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_AAC_LC_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_AAC_LC_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: AAC_HE_SBR_STEREO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_AAC_HE_SBR_STEREO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: AC3 :: DOLBY_CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_AC3_DOLBY_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_AC3_DOLBY_CONFIG_NEXT_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: AC3_PLUS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_AC3_PLUS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_AC3_PLUS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: DTS_CORE :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_DTS_CORE_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_DTS_CORE_CONFIG_NEXT_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: LPCM :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_LPCM_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_LPCM_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: MPEG :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_MPEG_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_MPEG_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: WMA :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_WMA_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_WMA_CONFIG_NEXT_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: WMAPRO :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_WMAPRO_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_WMAPRO_CONFIG_NEXT_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: MLP_IN_LOSSLESS :: CONFIG_NEXT_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_MLP_IN_LOSSLESS_CONFIG_NEXT_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: BSID [22:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BSID_MASK 0x007c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BSID_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: COMPRESSION2 [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_COMPRESSION2_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_COMPRESSION2_SHIFT 17
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_COMPRESSION2_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_COMPRESSION2_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: COMPRESSION [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_COMPRESSION_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_COMPRESSION_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_COMPRESSION_OFF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_COMPRESSION_ON 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: FSCOD [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FSCOD_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FSCOD_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FSCOD_Hz_48000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FSCOD_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FSCOD_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FSCOD_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: SW_UNDEFINED2 [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED2_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED2_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: FRMSIZECOD [12:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_MASK 0x00001e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_64 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_80 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_96 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_112 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_128 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_160 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_192 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_224 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_256 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_320 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_384 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_FRMSIZECOD_kbps_448 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: SW_UNDEFINED1 [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED1_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED1_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: SW_UNDEFINED0 [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED0_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED0_SHIFT 7

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: ACMOD [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_ACMOD_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_ACMOD_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_ACMOD_OnePlusOne 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_ACMOD_OneSlashZero 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_ACMOD_TwoSlashZero 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DDC :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DDC_BPSI_Bits_32 16

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: QUALITY_LEVEL [27:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_QUALITY_LEVEL_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_QUALITY_LEVEL_SHIFT 24
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_QUALITY_LEVEL_Level_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_QUALITY_LEVEL_Level_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_QUALITY_LEVEL_Level_3 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_QUALITY_LEVEL_Level_4 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_QUALITY_LEVEL_Level_5 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_QUALITY_LEVEL_Level_6 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: CRC_PROTECT [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_CRC_PROTECT_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_CRC_PROTECT_SHIFT 20
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_CRC_PROTECT_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_CRC_PROTECT_CRC_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: EMPHASIS [19:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_EMPHASIS_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_EMPHASIS_SHIFT 18
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: PSYCHO_MODEL [17:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_PSYCHO_MODEL_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_PSYCHO_MODEL_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_PSYCHO_MODEL_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_PSYCHO_MODEL_Model_1 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_PSYCHO_MODEL_Model_2 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_PSYCHO_MODEL_Reserved_3 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: FS_INDEX [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_FS_INDEX_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_FS_INDEX_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_FS_INDEX_Hz_44100 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_FS_INDEX_Hz_48000 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_FS_INDEX_Hz_32000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_FS_INDEX_RESERVED 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_free 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_32 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_40 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_48 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_56 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_64 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_80 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_96 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_112 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_128 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_160 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_192 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_224 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_256 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_kbps_320 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BITRATE_INDEX_forbidden 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: OUTPUT_MODE [09:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_OUTPUT_MODE_MASK 0x00000380
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_OUTPUT_MODE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_OUTPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_OUTPUT_MODE_Joint_Stereo 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_OUTPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_OUTPUT_MODE_Single_Channel 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_OUTPUT_MODE_Intensity_Stereo 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_OUTPUT_MODE_ms_stereo 5

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: INPUT_MODE [06:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_INPUT_MODE_MASK 0x00000060
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_INPUT_MODE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_INPUT_MODE_Stereo 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_INPUT_MODE_Reserved 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_INPUT_MODE_Dual_Channel 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_INPUT_MODE_Mono 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_MPEG1 :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_MPEG1_BPSI_Bits_32 16

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: COPYRIGHT_ID [31:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_COPYRIGHT_ID_MASK 0xff000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_COPYRIGHT_ID_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: PRIVATE [23:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PRIVATE_MASK 0x00800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PRIVATE_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: ORIGINAL [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_ORIGINAL_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_ORIGINAL_SHIFT 22
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_ORIGINAL_Copy 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_ORIGINAL_Original 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: COPYRIGHT [21:21] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_COPYRIGHT_MASK 0x00200000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_COPYRIGHT_SHIFT 21
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: SW_UNDEFINED [20:20] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_SW_UNDEFINED_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_SW_UNDEFINED_SHIFT 20

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: FS_INDEX [19:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_SHIFT 16
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_96000 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_88200 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_64000 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_48000 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_44100 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_32000 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_24000 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_22050 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_16000 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_12000 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_11025 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Hz_08000 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FS_INDEX_Reserved_15 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: PROTECT_ABSENT [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PROTECT_ABSENT_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PROTECT_ABSENT_SHIFT 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PROTECT_ABSENT_Error_Check 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PROTECT_ABSENT_No_Error_Check 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: SBR_ENABLE [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_SBR_ENABLE_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_SBR_ENABLE_SHIFT 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_SBR_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_SBR_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: BITRATE_INDEX [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_SHIFT 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_8 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_16 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_24 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_32 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_40 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_48 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_56 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_64 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_80 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_96 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_120 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_128 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_160 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_192 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_256 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITRATE_INDEX_kbps_320 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: PARAM_STEREO [09:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PARAM_STEREO_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PARAM_STEREO_SHIFT 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PARAM_STEREO_Disabled 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_PARAM_STEREO_Enabled 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: OUTPUT_CONFIG [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_OUTPUT_CONFIG_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_OUTPUT_CONFIG_SHIFT 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_OUTPUT_CONFIG_Mono 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_OUTPUT_CONFIG_Stereo 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: FORMAT_TYPE [07:07] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FORMAT_TYPE_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FORMAT_TYPE_SHIFT 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FORMAT_TYPE_ADIF 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_FORMAT_TYPE_ADTS 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: BITSTREAM_TYPE [06:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITSTREAM_TYPE_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITSTREAM_TYPE_SHIFT 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITSTREAM_TYPE_CBR 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BITSTREAM_TYPE_VBR 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: INPUT_CONFIG [05:05] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_INPUT_CONFIG_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_INPUT_CONFIG_SHIFT 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_INPUT_CONFIG_One_Channel 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_INPUT_CONFIG_Two_Channel 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_AAC_HE :: BPSI [04:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_SHIFT 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_16 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_17 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_18 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_19 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_20 4
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_21 5
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_22 6
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_23 7
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_24 8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_25 9
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_26 10
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_27 11
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_28 12
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_29 13
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_30 14
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_31 15
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_AAC_HE_BPSI_Bits_32 16

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: AMODE [31:26] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_AMODE_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_AMODE_SHIFT 26

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: SFREQ [25:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_SFREQ_MASK 0x03c00000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_SFREQ_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: RATE [21:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_RATE_MASK 0x003e0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_RATE_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: PCMR [16:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_PCMR_MASK 0x0001c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_PCMR_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: VERNUM [13:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_VERNUM_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_VERNUM_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: DIALNORM [09:06] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_DIALNORM_MASK 0x000003c0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_DIALNORM_SHIFT 6

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: CHIST [05:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_CHIST_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_CHIST_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: DTSES [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_DTSES_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_DTSES_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: HDCD [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_HDCD_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_HDCD_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: TIMEF [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_TIMEF_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_TIMEF_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER0_CXT5 :: ENC_DTS :: AUXF [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_AUXF_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER0_CXT5_ENC_DTS_AUXF_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER1_CXT5 - Decode Control Register 1 - Context 5
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: AAC_LC :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_AAC_LC_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_AAC_LC_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: AAC_HE_SBR_STEREO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_AAC_HE_SBR_STEREO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: AC3 :: DOLBY_CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_AC3_DOLBY_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_AC3_DOLBY_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: AC3_PLUS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_AC3_PLUS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_AC3_PLUS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: DTS_CORE :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_DTS_CORE_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_DTS_CORE_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: LPCM :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_LPCM_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_LPCM_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: MPEG :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_MPEG_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_MPEG_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: WMA :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_WMA_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_WMA_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: WMAPRO :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_WMAPRO_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_WMAPRO_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: MLP_IN_LOSSLESS :: CONFIG_ACTIVE_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_MLP_IN_LOSSLESS_CONFIG_ACTIVE_PTR_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DDC :: SW_UNDEFINED2 [31:30] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_SW_UNDEFINED2_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_SW_UNDEFINED2_SHIFT 30

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DDC :: DIALNORM2 [29:25] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_DIALNORM2_MASK 0x3e000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_DIALNORM2_SHIFT 25

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DDC :: COMPRE2 [24:24] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_COMPRE2_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_COMPRE2_SHIFT 24

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DDC :: COMPR2 [23:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_COMPR2_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_COMPR2_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DDC :: SW_UNDEFINED [15:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_SW_UNDEFINED_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DDC :: DIALNORM [13:09] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_DIALNORM_MASK 0x00003e00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_DIALNORM_SHIFT 9

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DDC :: COMPRE [08:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_COMPRE_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_COMPRE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DDC :: COMPR [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_COMPR_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DDC_COMPR_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_AAC_HE :: COPYRIGHT_NUM_LO [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_AAC_HE_COPYRIGHT_NUM_LO_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_AAC_HE_COPYRIGHT_NUM_LO_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: EXT_AUDIO [22:22] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_EXT_AUDIO_MASK 0x00400000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_EXT_AUDIO_SHIFT 22

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: EXT_AUDIO_ID [21:19] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_EXT_AUDIO_ID_MASK 0x00380000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_EXT_AUDIO_ID_SHIFT 19

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: MIX [18:18] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_MIX_MASK  0x00040000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_MIX_SHIFT 18

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: SUMF [17:17] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_SUMF_MASK 0x00020000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_SUMF_SHIFT 17

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: SUMS [16:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_SUMS_MASK 0x00010000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_SUMS_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: DYNF [15:15] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_DYNF_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_DYNF_SHIFT 15

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: JOINX [14:14] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_JOINX_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_JOINX_SHIFT 14

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: CPF [13:13] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_CPF_MASK  0x00002000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_CPF_SHIFT 13

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: ADDMF [12:12] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_ADDMF_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_ADDMF_SHIFT 12

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: FTYPE [11:11] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_FTYPE_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_FTYPE_SHIFT 11

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: ASPF [10:10] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_ASPF_MASK 0x00000400
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_ASPF_SHIFT 10

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: LFE [09:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_LFE_MASK  0x00000300
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_LFE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER1_CXT5 :: ENC_DTS :: RANGE [07:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_RANGE_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER1_CXT5_ENC_DTS_RANGE_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER2_CXT5 - Decode Control Register 2 - Context 5
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_LC :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_LC :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_LC :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_LC :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_LC :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_LC_DDBM_ENABLE_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DDBM_ENABLE_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3 :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DVD_TYPE_BD   0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3 :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3 :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3 :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_DDBM_ENABLE_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3_PLUS :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3_PLUS :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3_PLUS :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3_PLUS :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: AC3_PLUS :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_AC3_PLUS_DDBM_ENABLE_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: DTS_CORE :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: DTS_CORE :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DVD_TYPE_BD 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: DTS_CORE :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: DTS_CORE :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: DTS_CORE :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_DTS_CORE_DDBM_ENABLE_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: LPCM :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: LPCM :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: LPCM :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: LPCM :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: LPCM :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_LPCM_DDBM_ENABLE_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: MPEG :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_SW_UNDEFINED_MASK 0xfffffff0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_SW_UNDEFINED_SHIFT 4

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: MPEG :: DVD_TYPE [03:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DVD_TYPE_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DVD_TYPE_SHIFT 3
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DVD_TYPE_HD_DVD 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DVD_TYPE_BD  0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: MPEG :: DDBM_MODE [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DDBM_MODE_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DDBM_MODE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DDBM_MODE_CONFIG2 1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DDBM_MODE_CONFIG1 0

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: MPEG :: SYNC_MODE [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_SYNC_MODE_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_SYNC_MODE_SHIFT 1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: MPEG :: DDBM_ENABLE [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DDBM_ENABLE_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_MPEG_DDBM_ENABLE_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: ENC_AAC_HE :: COPYRIGHT_NUM_HI [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_ENC_AAC_HE_COPYRIGHT_NUM_HI_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_ENC_AAC_HE_COPYRIGHT_NUM_HI_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER2_CXT5 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER2_CXT5_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER3_CXT5 - Decode Control Register 3 - Context 5
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: CONTROL_REGISTER3_CXT5 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER3_CXT5_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER4_CXT5 - Decode Control Register 4 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT5 :: SW_UNDEFINED1 [31:16] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_SW_UNDEFINED1_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_SW_UNDEFINED1_SHIFT 16

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT5 :: FRAME_ADVANCE [15:08] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_FRAME_ADVANCE_MASK 0x0000ff00
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_FRAME_ADVANCE_SHIFT 8

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT5 :: SW_UNDEFINED0 [07:03] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_SW_UNDEFINED0_MASK 0x000000f8
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_SW_UNDEFINED0_SHIFT 3

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT5 :: MULTI_CHANNEL_MODE_SELECT [02:02] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_MULTI_CHANNEL_MODE_SELECT_MASK 0x00000004
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_MULTI_CHANNEL_MODE_SELECT_SHIFT 2

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT5 :: STC_VALID [01:01] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_STC_VALID_MASK    0x00000002
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_STC_VALID_SHIFT   1
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_STC_VALID_Invalid 0
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_STC_VALID_Valid   1

/* AUD_DSP_CFG0 :: CONTROL_REGISTER4_CXT5 :: TSM_SELECT [00:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_TSM_SELECT_MASK   0x00000001
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER4_CXT5_TSM_SELECT_SHIFT  0

/***************************************************************************
 *CONTROL_REGISTER5_CXT5 - Decode Control Register 5 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: CONTROL_REGISTER5_CXT5 :: START_END_PTS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT5_START_END_PTS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_CONTROL_REGISTER5_CXT5_START_END_PTS_PTR_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG0_CXT5 - Delayed Ring Buffer Configuration 0 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT5 :: DELAYED_RBUF23_CH_PAIR [31:29] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF23_CH_PAIR_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF23_CH_PAIR_SHIFT 29

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT5 :: DELAYED_RBUF3 [28:25] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF3_MASK 0x1e000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF3_SHIFT 25

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT5 :: DELAYED_RBUF2 [24:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF2_MASK 0x01e00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF2_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT5 :: DELAY_SIGN01 [20:20] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAY_SIGN01_MASK 0x00100000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAY_SIGN01_SHIFT 20

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT5 :: DELAY_VALUE01 [19:11] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAY_VALUE01_MASK 0x000ff800
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAY_VALUE01_SHIFT 11

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT5 :: DELAYED_RBUF01_CH_PAIR [10:08] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF01_CH_PAIR_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF01_CH_PAIR_SHIFT 8

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT5 :: DELAYED_RBUF1 [07:04] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF1_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF1_SHIFT 4

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG0_CXT5 :: DELAYED_RBUF0 [03:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF0_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG0_CXT5_DELAYED_RBUF0_SHIFT 0

/***************************************************************************
 *DELAYED_RBUFS_CFG1_CXT5 - Delayed Ring Buffer Configuration 1 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT5 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT5 :: DELAY_SIGN45 [30:30] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAY_SIGN45_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAY_SIGN45_SHIFT 30

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT5 :: DELAY_VALUE45 [29:21] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAY_VALUE45_MASK 0x3fe00000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAY_VALUE45_SHIFT 21

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT5 :: DELAYED_RBUF45_CH_PAIR [20:18] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAYED_RBUF45_CH_PAIR_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAYED_RBUF45_CH_PAIR_SHIFT 18

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT5 :: DELAYED_RBUF5 [17:14] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAYED_RBUF5_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAYED_RBUF5_SHIFT 14

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT5 :: DELAYED_RBUF4 [13:10] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAYED_RBUF4_MASK 0x00003c00
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAYED_RBUF4_SHIFT 10

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT5 :: DELAY_SIGN23 [09:09] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAY_SIGN23_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAY_SIGN23_SHIFT 9

/* AUD_DSP_CFG0 :: DELAYED_RBUFS_CFG1_CXT5 :: DELAY_VALUE23 [08:00] */
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAY_VALUE23_MASK 0x000001ff
#define BCHP_AUD_DSP_CFG0_DELAYED_RBUFS_CFG1_CXT5_DELAY_VALUE23_SHIFT 0

/***************************************************************************
 *SRC_CONFIG_CXT5 - Sampling Rate Conversion Configuration Register - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT5 :: SW_UNDEFINED [31:12] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_SW_UNDEFINED_MASK        0xfffff000
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_SW_UNDEFINED_SHIFT       12

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT5 :: DSOLA_FS_IN [11:02] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_DSOLA_FS_IN_MASK         0x00000ffc
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_DSOLA_FS_IN_SHIFT        2

/* AUD_DSP_CFG0 :: SRC_CONFIG_CXT5 :: OUTPUT_SAMPLING_FREQUENCY [01:00] */
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_OUTPUT_SAMPLING_FREQUENCY_MASK 0x00000003
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_OUTPUT_SAMPLING_FREQUENCY_SHIFT 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_OUTPUT_SAMPLING_FREQUENCY_Frequency_48_kHz 0
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_OUTPUT_SAMPLING_FREQUENCY_Frequency_96_kHz 1
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_OUTPUT_SAMPLING_FREQUENCY_Frequency_192_kHz 2
#define BCHP_AUD_DSP_CFG0_SRC_CONFIG_CXT5_OUTPUT_SAMPLING_FREQUENCY_RESERVED 3

/***************************************************************************
 *POST_PROCESSING_BRANCH0_CXT5 - Post Processing Configuration Branch 0 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT5 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT5 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT5 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT5 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT5 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT5 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT5 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH0_CXT5 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH0_CXT5_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH1_CXT5 - Post Processing Configuration Branch 1 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT5 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT5 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT5 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT5 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT5 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT5 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT5 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH1_CXT5 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH1_CXT5_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH2_CXT5 - Post Processing Configuration Branch 2 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT5 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT5 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT5 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT5 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT5 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT5 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT5 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH2_CXT5 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH2_CXT5_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *POST_PROCESSING_BRANCH3_CXT5 - Post Processing Configuration Branch 3 - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT5 :: POST_PROCESSING_TYPE_STAGE6 [31:28] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_SHIFT 28
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE6_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT5 :: POST_PROCESSING_TYPE_STAGE5 [27:24] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_MASK 0x0f000000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_SHIFT 24
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE5_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT5 :: POST_PROCESSING_TYPE_STAGE4 [23:20] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_MASK 0x00f00000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_SHIFT 20
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE4_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT5 :: POST_PROCESSING_TYPE_STAGE3 [19:16] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_SHIFT 16
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE3_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT5 :: POST_PROCESSING_TYPE_STAGE2 [15:12] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_SHIFT 12
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE2_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT5 :: POST_PROCESSING_TYPE_STAGE1 [11:08] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_SHIFT 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE1_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT5 :: POST_PROCESSING_TYPE_STAGE0 [07:04] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_SHIFT 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_Disable 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_Karaoke 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_SRS 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_Downmix_Type0 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_Downmix_Type1 4
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_SRC 5
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_Bass_Management 6
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_PrimaryChannelSRC 7
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_SecondaryChannelSRC 8
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_DSOLA 9
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_POST_PROCESSING_TYPE_STAGE0_RESERVED 15

/* AUD_DSP_CFG0 :: POST_PROCESSING_BRANCH3_CXT5 :: OUTPUT_PORT_TYPE [03:00] */
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_OUTPUT_PORT_TYPE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_OUTPUT_PORT_TYPE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_OUTPUT_PORT_TYPE_NO_POST_PROCESSING 0
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_OUTPUT_PORT_TYPE_SPDIF 1
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_OUTPUT_PORT_TYPE_I2S 2
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_OUTPUT_PORT_TYPE_DAC 3
#define BCHP_AUD_DSP_CFG0_POST_PROCESSING_BRANCH3_CXT5_OUTPUT_PORT_TYPE_RESERVED 15

/***************************************************************************
 *TSM_TRANS_THRESHOLD_CXT5 - TSM Transition Threshold - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_TRANS_THRESHOLD_CXT5 :: TSM_TRANSITION_THRESHOLD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT5_TSM_TRANSITION_THRESHOLD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_TRANS_THRESHOLD_CXT5_TSM_TRANSITION_THRESHOLD_SHIFT 0

/***************************************************************************
 *PTS_TYPE_CXT5 - PTS Type - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_TYPE_CXT5 :: SW_UNDEFINED [31:08] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_SW_UNDEFINED_MASK          0xffffff00
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_SW_UNDEFINED_SHIFT         8

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT5 :: HOST_PTS_COUNT [07:05] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_HOST_PTS_COUNT_MASK        0x000000e0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_HOST_PTS_COUNT_SHIFT       5

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT5 :: DSP_PTS_COUNT [04:02] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_DSP_PTS_COUNT_MASK         0x0000001c
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_DSP_PTS_COUNT_SHIFT        2

/* AUD_DSP_CFG0 :: PTS_TYPE_CXT5 :: PTS_TYPE [01:00] */
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_PTS_TYPE_MASK              0x00000003
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_PTS_TYPE_SHIFT             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_PTS_TYPE_Coded             0
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_PTS_TYPE_InterpolatedFromValidPTS 1
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_PTS_TYPE_HostProgrammedPTS 2
#define BCHP_AUD_DSP_CFG0_PTS_TYPE_CXT5_PTS_TYPE_InterpolatedFromInvalidPTS 3

/***************************************************************************
 *PTS2STC_PHASE_CXT5 - PTS to STC Phase - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS2STC_PHASE_CXT5 :: PTS2STC_PHASE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT5_PTS2STC_PHASE_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS2STC_PHASE_CXT5_PTS2STC_PHASE_SHIFT   0

/***************************************************************************
 *TSM_LOG_CTRL_CXT5 - TSM Log Control - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT5 :: BUF_START [31:06] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_BUF_START_MASK         0xffffffc0
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_BUF_START_SHIFT        6

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT5 :: DSP_BUF_ID [05:05] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_DSP_BUF_ID_MASK        0x00000020
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_DSP_BUF_ID_SHIFT       5

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT5 :: HOST_BUF_ID [04:04] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_HOST_BUF_ID_MASK       0x00000010
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_HOST_BUF_ID_SHIFT      4

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT5 :: ENABLE [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_ENABLE_MASK            0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_ENABLE_SHIFT           3

/* AUD_DSP_CFG0 :: TSM_LOG_CTRL_CXT5 :: BUF_SIZE [02:00] */
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_BUF_SIZE_MASK          0x00000007
#define BCHP_AUD_DSP_CFG0_TSM_LOG_CTRL_CXT5_BUF_SIZE_SHIFT         0

/***************************************************************************
 *PTS_CXT5 - PTS Value - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PTS_CXT5 :: PTS_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_PTS_CXT5_PTS_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_PTS_CXT5_PTS_VALUE_SHIFT                 0

/***************************************************************************
 *STC_CXT5 - STC Value - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: STC_CXT5 :: STC_VALUE [31:00] */
#define BCHP_AUD_DSP_CFG0_STC_CXT5_STC_VALUE_MASK                  0xffffffff
#define BCHP_AUD_DSP_CFG0_STC_CXT5_STC_VALUE_SHIFT                 0

/***************************************************************************
 *PCR_OFFSET_CXT5 - PCR Offset - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: PCR_OFFSET_CXT5 :: PCR_OFFSET [31:00] */
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT5_PCR_OFFSET_MASK          0xffffffff
#define BCHP_AUD_DSP_CFG0_PCR_OFFSET_CXT5_PCR_OFFSET_SHIFT         0

/***************************************************************************
 *TSM_STATUS_CXT5 - TSM Status - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_STATUS_CXT5 :: SW_UNDEFINED [31:04] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_SW_UNDEFINED_MASK        0xfffffff0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_SW_UNDEFINED_SHIFT       4

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT5 :: FRM_ADV_STATUS [03:03] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_FRM_ADV_STATUS_MASK      0x00000008
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_FRM_ADV_STATUS_SHIFT     3
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_FRM_ADV_STATUS_BUSY      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_FRM_ADV_STATUS_READY     0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT5 :: PAUSE_STATUS [02:02] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_PAUSE_STATUS_MASK        0x00000004
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_PAUSE_STATUS_SHIFT       2
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_PAUSE_STATUS_PAUSED      1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_PAUSE_STATUS_NOT_PAUSED  0

/* AUD_DSP_CFG0 :: TSM_STATUS_CXT5 :: TSM_STATUS [01:00] */
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_TSM_STATUS_MASK          0x00000003
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_TSM_STATUS_SHIFT         0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_TSM_STATUS_DECODE        0
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_TSM_STATUS_DISCARD       1
#define BCHP_AUD_DSP_CFG0_TSM_STATUS_CXT5_TSM_STATUS_WAIT          2

/***************************************************************************
 *TSM_WAIT_PERIOD_CXT5 - TSM Wait Period - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: TSM_WAIT_PERIOD_CXT5 :: TSM_WAIT_PERIOD [31:00] */
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT5_TSM_WAIT_PERIOD_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_TSM_WAIT_PERIOD_CXT5_TSM_WAIT_PERIOD_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER0_CXT5 - Stream Info Register 0 - Context 5
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AAC_LC :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AAC_LC :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AAC_LC :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_LC_SAMPLING_RATE_RESERVED_15 15

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AAC_HE_SBR_STEREO :: BIT_RATE [28:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_BIT_RATE_MASK 0x1fffffc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_BIT_RATE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AAC_HE_SBR_STEREO :: PROFILE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_PROFILE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_PROFILE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_PROFILE_Main_profile 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_PROFILE_Low_complexity_profile 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_PROFILE_Scaleable_Sampling_Rate_profile 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_PROFILE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AAC_HE_SBR_STEREO :: SAMPLING_RATE [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_96_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_88_2_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_64_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_48_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_44_1_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_32_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_24_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_16_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_12_kHz 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_11_025_kHz 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_Sampling_8_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AAC_HE_SBR_STEREO_SAMPLING_RATE_RESERVED_15 15

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3 :: AC3_ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_AC3_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: SAMPLING_FREQUENCY [30:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_SAMPLING_FREQUENCY_MASK 0x60000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_SAMPLING_FREQUENCY_SHIFT 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_48_kHz 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_44_1_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_SAMPLING_FREQUENCY_Sampling_32_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_SAMPLING_FREQUENCY_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: BIT_STREAM_IDENTIFICATION [28:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BIT_STREAM_IDENTIFICATION_MASK 0x1f000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BIT_STREAM_IDENTIFICATION_SHIFT 24

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: BSMOD_VALUE [23:21] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_MASK 0x00e00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_SHIFT 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_main_audio_service_complete_main_CM 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_main_audio_service_music_and_effects_ME 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_associated_service_visually_impaired_VI 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_associated_service_hearing_impaired_HI 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_associated_service_dialogue_D 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_associated_service_commentary_C 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_associated_service_emergency_E 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_BSMOD_VALUE_associated_service_stream_identification_along_with_ACMOD_value 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: ACMOD_VALUE [20:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_MASK 0x001c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: DSURMOD_VALUE [17:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_DSURMOD_VALUE_MASK 0x00030000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_DSURMOD_VALUE_SHIFT 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_DSURMOD_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_DSURMOD_VALUE_NOT_Dolby_Surround_encoded 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_DSURMOD_VALUE_Dolby_Surround_encoded 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_DSURMOD_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: LFEON [15:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LFEON_MASK 0x00008000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LFEON_SHIFT 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LFEON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: LANGCODE_EXISTS [14:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LANGCODE_EXISTS_MASK 0x00004000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LANGCODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LANGCODE_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LANGCODE_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: LANG_CODE_VALUE [13:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LANG_CODE_VALUE_MASK 0x00003fc0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_LANG_CODE_VALUE_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: ROOM_TYPE_VALUE [05:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE_VALUE_MASK 0x00000030
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE_VALUE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: ROOM_TYPE2_VALUE [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE2_VALUE_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE2_VALUE_SHIFT 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE2_VALUE_Not_indicated 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE2_VALUE_Large_room 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE2_VALUE_Small_room 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ROOM_TYPE2_VALUE_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: COPYRIGHTBIT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_COPYRIGHTBIT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_COPYRIGHTBIT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_COPYRIGHTBIT_stream_not_copyright 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_COPYRIGHTBIT_stream_copyright 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: AC3_PLUS :: ORIGINAL_BIT_STREAM [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ORIGINAL_BIT_STREAM_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ORIGINAL_BIT_STREAM_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_not_original 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_AC3_PLUS_ORIGINAL_BIT_STREAM_Stream_original 1

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: DTS_CORE :: SAMPLING_FREQ [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Invalid_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Sampling_8_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Sampling_16_kHz 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Sampling_32_kHz 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Invalid_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Invalid_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Sampling_11_025_kHz 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Sampling_22_05_kHz 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Sampling_44_1_kHz 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Invalid_9 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Invalid_10 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Sampling_12_kHz 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Sampling_24_kHz 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Sampling_48_kHz 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Invalid_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_SAMPLING_FREQ_Invalid_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: DTS_CORE :: AMODE [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_SHIFT 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_One_ch_A 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Two_ch_A_B 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Two_ch_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Two_ch_LpR_LmR 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Two_ch_LT_RT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Three_ch_C_L_R 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Three_ch_L_R_S 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Four_ch_C_L_R_S 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Four_ch_L_R_SL_SR 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Five_ch_C_L_R_SL_SR 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Six_ch_CL_CR_L_R_SL_SR 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Six_ch_C_L_R_LR_RR_OV 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Six_ch_CF_CR_LF_RF_Lr_Rr 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Seven_ch_CL_C_CR_L_R_SL_SR 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Eight_ch_CL_CR_L_R_SL1_SL2_SR1_SR2 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_Eight_ch_CL_C_CR_L_R_SL_S_SR 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_AMODE_User_Defined_16 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: DTS_CORE :: FRAME_SIZE [21:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_FRAME_SIZE_MASK 0x003fff00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_FRAME_SIZE_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: DTS_CORE :: NUM_PCM_BLOCKS [07:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_NUM_PCM_BLOCKS_MASK 0x000000fe
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_NUM_PCM_BLOCKS_SHIFT 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: DTS_CORE :: CRC_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_CRC_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_CRC_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_CRC_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_DTS_CORE_CRC_FLAG_Present 1

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: LPCM :: SW_UNDEFINED [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SW_UNDEFINED_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SW_UNDEFINED_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: LPCM :: FRAME_SIZE [26:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_FRAME_SIZE_MASK 0x07fff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_FRAME_SIZE_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: LPCM :: CH_ASSIGNMENT [10:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_MASK 0x00000780
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_SHIFT 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_Mono 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_L_R_Stereo 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_L_C_R_3_0 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_L_R_S_2_1 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_L_C_R_S_3_1 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_L_R_Ls_Rs_2_2 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_3_2 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Rs_LFE_3_2 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_3_4 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_L_C_R_Ls_Cs1_Cs2_Rs_LFE_3_4 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_Reserved_12 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_Reserved_13 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_Reserved_14 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_CH_ASSIGNMENT_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: LPCM :: SAMPLING_FREQ [06:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_MASK 0x00000078
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_Reserved_0 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_Sampling_48_kHz 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_Reserved_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_Sampling_96_kHz 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_Sampling_192_kHz 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_SAMPLING_FREQ_Reserved_15 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: LPCM :: BITS_PER_SAMP [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_BITS_PER_SAMP_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_BITS_PER_SAMP_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_BITS_PER_SAMP_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_BITS_PER_SAMP_bits_16 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_BITS_PER_SAMP_bits_20 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_BITS_PER_SAMP_bits_24 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: LPCM :: START_FLAG [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_START_FLAG_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_START_FLAG_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_START_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_LPCM_START_FLAG_Present 1

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: SW_UNDEFINED [31:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_SW_UNDEFINED_MASK 0xffff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_SW_UNDEFINED_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: EMPHASIS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_EMPHASIS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_EMPHASIS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_EMPHASIS_None 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_EMPHASIS_Emph_50_15ms 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_EMPHASIS_Reserved 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_EMPHASIS_CCITT_J17 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: MPEG_ORIGINAL_COPY [13:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_ORIGINAL_COPY_MASK 0x00002000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_ORIGINAL_COPY_SHIFT 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_ORIGINAL_COPY_Copy 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_ORIGINAL_COPY_Original 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: MPEG_COPYRIGHT [12:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_COPYRIGHT_MASK 0x00001000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_COPYRIGHT_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_COPYRIGHT_Copyright_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_COPYRIGHT_Copyright_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: MPEG_MODE [11:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_MODE_MASK 0x00000c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_MODE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: MPEG_SAMPLING_FREQ [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_SAMPLING_FREQ_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_SAMPLING_FREQ_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: MPEG_BITRATE [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_BITRATE_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_BITRATE_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: MPEG_CRC [03:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_CRC_MASK 0x00000008
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_CRC_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_CRC_CRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_CRC_CRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: MPEG_LAYER [02:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_LAYER_MASK 0x00000006
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_LAYER_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_LAYER_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_LAYER_Layer3 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_LAYER_Layer2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_LAYER_Layer1 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MPEG :: MPEG_ALGORITHM_ID [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_ALGORITHM_ID_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_ALGORITHM_ID_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_ALGORITHM_ID_RESERVED 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MPEG_MPEG_ALGORITHM_ID_ISO11172_Audio 1

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMA :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMA :: BITRATE [22:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_BITRATE_MASK 0x007fff80
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_BITRATE_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMA :: ACMOD [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_ACMOD_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_ACMOD_one_channel 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_ACMOD_two_channels 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMA :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMA :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMA_VERSION_NUMBER_WMA_Pro 3

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMAPRO :: SW_UNDEFINED [31:26] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_SW_UNDEFINED_MASK 0xfc000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_SW_UNDEFINED_SHIFT 26

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMAPRO :: BITRATE [25:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_BITRATE_MASK 0x03fffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_BITRATE_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMAPRO :: LFEON [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_LFEON_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_LFEON_SHIFT 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_LFEON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_LFEON_LFE_channel_on 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMAPRO :: ACMOD [08:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_ACMOD_MASK 0x000001c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_ACMOD_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_ACMOD_channels_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_ACMOD_channels_2_0_L_R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_ACMOD_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_ACMOD_channels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_ACMOD_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_ACMOD_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_ACMOD_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMAPRO :: SAMPLING_FREQUENCY [05:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_SAMPLING_FREQUENCY_MASK 0x00000038
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_SAMPLING_FREQUENCY_SHIFT 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_SAMPLING_FREQUENCY_Hz_32000 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_SAMPLING_FREQUENCY_Hz_44100 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_SAMPLING_FREQUENCY_Hz_48000 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: WMAPRO :: VERSION_NUMBER [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_VERSION_NUMBER_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_VERSION_NUMBER_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_VERSION_NUMBER_Reserved 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_VERSION_NUMBER_Version_1 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_VERSION_NUMBER_Version_2 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_WMAPRO_VERSION_NUMBER_WMA_Pro 3

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MLP_IN_LOSSLESS :: MLP_STREAM_MODE [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_MLP_STREAM_MODE_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_MLP_STREAM_MODE_SHIFT 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBB_Stream 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_MLP_STREAM_MODE_FBA_Stream 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MLP_IN_LOSSLESS :: MAJOR_SYNC_INFO [29:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_MASK 0x30000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_MAJOR_SYNC_INFO_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MLP_IN_LOSSLESS :: VARIABLE_RATE [27:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_VARIABLE_RATE_MASK 0x08000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_VARIABLE_RATE_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_VARIABLE_RATE_Fixed_Rate 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_VARIABLE_RATE_Variable_Rate 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MLP_IN_LOSSLESS :: PEAK_DATA_RATE [26:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_PEAK_DATA_RATE_MASK 0x07fff000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_PEAK_DATA_RATE_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MLP_IN_LOSSLESS :: NUMBER_OF_SUBSTREAMS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_NUMBER_OF_SUBSTREAMS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: MLP_IN_LOSSLESS :: SUBSTREAM_INFO [07:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_SUBSTREAM_INFO_MASK 0x000000ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_MLP_IN_LOSSLESS_SUBSTREAM_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER0_CXT5 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER0_CXT5_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER1_CXT5 - Stream Info Register 1 - Context 5
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_LC :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_LC :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_LC :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_LC :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_LC :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_LC_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_HE_SBR_STEREO :: NUM_LFE_CHANNELS [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_NUM_LFE_CHANNELS_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_HE_SBR_STEREO :: NUM_BACK_CHANNELS [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_NUM_BACK_CHANNELS_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_HE_SBR_STEREO :: NUM_SIDE_CHANNELS [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_NUM_SIDE_CHANNELS_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AAC_HE_SBR_STEREO :: NUM_FRONT_CHANNELS [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AAC_HE_SBR_STEREO_NUM_FRONT_CHANNELS_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3 :: AC3_CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3 :: AC3_SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3 :: AC3_LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3 :: AC3_LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3 :: AC3_TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3 :: AC3_TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_AC3_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3_PLUS :: CMIX_LEVEL [28:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_CMIX_LEVEL_MASK 0x18000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_CMIX_LEVEL_SHIFT 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_CMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_CMIX_LEVEL_four_and_half_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_CMIX_LEVEL_six_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_CMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3_PLUS :: SURMIX_LEVEL [26:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_SURMIX_LEVEL_MASK 0x06000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_SURMIX_LEVEL_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_SURMIX_LEVEL_three_dB_below 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_SURMIX_LEVEL_six_dB_below 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_SURMIX_LEVEL_zero_dB_below 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_SURMIX_LEVEL_RESERVED 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3_PLUS :: LANGCODE2_EXISTS [24:24] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_LANGCODE2_EXISTS_MASK 0x01000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_LANGCODE2_EXISTS_SHIFT 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_LANGCODE2_EXISTS_Langauge_code_not_exists 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_LANGCODE2_EXISTS_Language_code_exists 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3_PLUS :: LANG_CODE2_VALUE [23:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_LANG_CODE2_VALUE_MASK 0x00ff0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_LANG_CODE2_VALUE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3_PLUS :: TIME_CODE_EXISTS [15:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_TIME_CODE_EXISTS_MASK 0x0000c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_TIME_CODE_EXISTS_SHIFT 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_TIME_CODE_EXISTS_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_TIME_CODE_EXISTS_First_half_present 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_TIME_CODE_EXISTS_Second_half_present 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_TIME_CODE_EXISTS_Both_halves_present 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: AC3_PLUS :: TIME_CODE_FIRST_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_TIME_CODE_FIRST_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_AC3_PLUS_TIME_CODE_FIRST_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: SW_UNDEFINED [31:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SW_UNDEFINED_MASK 0xff800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SW_UNDEFINED_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: SOURCE_PCM [22:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_MASK 0x00700000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_SHIFT 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_ES0_16_bits 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_ES1_16_bits 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_ES0_20_bits 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_ES1_20_bits 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_ES0_24_bits 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_ES1_24_bits 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_Invalid_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_SOURCE_PCM_Invalid_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: COPY_HISTORY [19:18] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_COPY_HISTORY_MASK 0x000c0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_COPY_HISTORY_SHIFT 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_COPY_HISTORY_Copy_prohibited 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_COPY_HISTORY_First_generation 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_COPY_HISTORY_Second_generation 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_COPY_HISTORY_Original_material 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: VERSION_NUMBER [17:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_VERSION_NUMBER_MASK 0x0003c000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_VERSION_NUMBER_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: LFE_PRESENT_FLAG [13:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_LFE_PRESENT_FLAG_MASK 0x00003000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_LFE_PRESENT_FLAG_SHIFT 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_LFE_PRESENT_FLAG_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_LFE_PRESENT_FLAG_Present_128 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_LFE_PRESENT_FLAG_Present_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_LFE_PRESENT_FLAG_Invalid 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: EXT_AUDIO [11:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_MASK 0x00000800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_SHIFT 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: EXT_AUDIO_ID [10:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_MASK 0x00000700
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_XCh 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_XXCh 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_X96k 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_Reserved_3 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_Reserved_4 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_Reserved_5 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_Reserved_6 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EXT_AUDIO_ID_Reserved_7 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: HDCD_FORMAT [07:07] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_HDCD_FORMAT_MASK 0x00000080
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_HDCD_FORMAT_SHIFT 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: EMB_DRC [06:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EMB_DRC_MASK 0x00000040
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EMB_DRC_SHIFT 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EMB_DRC_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EMB_DRC_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: EMB_DWNMX_EN [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EMB_DWNMX_EN_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EMB_DWNMX_EN_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EMB_DWNMX_EN_Not_present 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_EMB_DWNMX_EN_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: DTS_CORE :: BIT_RATE [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_32 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_56 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_64 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_96 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_112 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_128 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_192 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_224 7
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_256 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_320 9
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_384 10
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_448 11
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_512 12
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_576 13
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_640 14
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_768 15
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_960 16
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_1024 17
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_1152 18
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_1280 19
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_1344 20
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_1408 21
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_1411_2 22
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_1472 23
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_1536 24
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_1920 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_2048 26
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_3072 27
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_kbps_3840 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_Open 29
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_Variable 30
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_DTS_CORE_BIT_RATE_Lossless 31

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MPEG :: SW_UNDEFINED [31:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MPEG_SW_UNDEFINED_MASK 0xfffff800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MPEG_SW_UNDEFINED_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MPEG :: CRC_CNT [10:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MPEG_CRC_CNT_MASK 0x000007ff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MPEG_CRC_CNT_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBA_Stream :: SW_UNDEFINED [31:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xc0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_8CH [29:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_MASK 0x3ffe0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_8CH [16:15] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_MASK 0x00018000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_8CH_SHIFT 15

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBA_Stream :: DECODER_CHANNEL_ASSIGNMENT_6CH [14:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_MASK 0x00007c00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_ASSIGNMENT_6CH_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_6CH [09:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_MASK 0x00000300
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_6CH_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBA_Stream :: DECODER_CHANNEL_MODIFIER_2CH [07:06] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_MASK 0x000000c0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_DECODER_CHANNEL_MODIFIER_2CH_SHIFT 6

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_8CH [05:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_MASK 0x00000020
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_8CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBA_Stream :: MULTI_CHANNEL_TYPE_6CH [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_MULTI_CHANNEL_TYPE_6CH_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBA_Stream :: AUDIO_SAMPLING_FREQUENCY [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBA_Stream_AUDIO_SAMPLING_FREQUENCY_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBB_Stream :: SW_UNDEFINED [31:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfe000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 25

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBB_Stream :: CHANNEL_ASSIGNMENT [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_CHANNEL_ASSIGNMENT_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [19:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x000f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_2 [15:12] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_MASK 0x0000f000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_2_SHIFT 12

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBB_Stream :: AUDIO_SAMPLING_FREQUENCY_1 [11:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_MASK 0x00000f00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_AUDIO_SAMPLING_FREQUENCY_1_SHIFT 8

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_2 [07:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_MASK 0x000000f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_2_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: MLP_FBB_Stream :: QUANTIZATION_WORD_LENGTH_1 [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_MLP_FBB_Stream_QUANTIZATION_WORD_LENGTH_1_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER1_CXT5 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER1_CXT5_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER2_CXT5 - Stream Info Register 2 - Context 5
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_LC :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_LC_DRC_PRESENT_DRC_Present 1

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED1 [24:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED1_MASK 0x01fffe00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED1_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: LFE_ON [08:08] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_LFE_ON_MASK 0x00000100
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_LFE_ON_SHIFT 8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_off 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_LFE_ON_LFE_channel_ON 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: ACMOD_VALUE [07:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_MASK 0x000000e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_SHIFT 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_ACMOD_VALUE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: PSEUDO_SURROUND_ENABLE [04:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_MASK 0x00000010
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_SHIFT 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Disabled 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_PSEUDO_SURROUND_ENABLE_Enabled 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_IDX [03:02] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_MASK 0x0000000c
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_IDX_SHIFT 2

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: MATRIX_MIXDOWN_PRESENT [01:01] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_MASK 0x00000002
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_SHIFT 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_MATRIX_MIXDOWN_PRESENT_Mixdown_Present 1

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AAC_HE_SBR_STEREO :: DRC_PRESENT [00:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DRC_PRESENT_MASK 0x00000001
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DRC_PRESENT_SHIFT 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Absent 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AAC_HE_SBR_STEREO_DRC_PRESENT_DRC_Present 1

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3 :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3 :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3 :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3 :: SW_UNDEFINED1 [24:20] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_SW_UNDEFINED1_MASK 0x01f00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_SW_UNDEFINED1_SHIFT 20

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3 :: AC3_FRMSIZECOD [19:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_AC3_FRMSIZECOD_MASK 0x000fc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_AC3_FRMSIZECOD_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3 :: AC3_TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_AC3_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_AC3_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3_PLUS :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3_PLUS :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3_PLUS :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3_PLUS :: FRMSIZE [24:14] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_FRMSIZE_MASK 0x01ffc000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_FRMSIZE_SHIFT 14

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: AC3_PLUS :: TIME_CODE_SECOND_HALF [13:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_TIME_CODE_SECOND_HALF_MASK 0x00003fff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_AC3_PLUS_TIME_CODE_SECOND_HALF_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: DTS_CORE :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: DTS_CORE :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: DTS_CORE :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: DTS_CORE :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_DTS_CORE_SW_UNDEFINED1_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: LPCM :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: LPCM :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: LPCM :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: LPCM :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_LPCM_SW_UNDEFINED1_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MPEG :: SW_UNDEFINED [31:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_SW_UNDEFINED_MASK 0xe0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_SW_UNDEFINED_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MPEG :: OUTPUT_LFE_MODE [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_LFE_MODE_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_LFE_MODE_SHIFT 28
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_LFE_MODE_LFE_ON 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_LFE_MODE_LFE_OFF 0

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MPEG :: OUTPUT_MODE [27:25] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_MASK 0x0e000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_SHIFT 25
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_Two_mono_channels_1_1_ch1_ch2 0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_One_centre_channel_1_0_C 1
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_Two_channels_2_0_L__R 2
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_Three_channels_3_0_L_C_R 3
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_Three_chanels_2_1_L_R_S 4
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_Four_channels_3_1_L_C_R_S 5
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_Four_channels_2_2_L_R_SL_SR 6
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_OUTPUT_MODE_Five_channels_3_2_L_C_R_SL_SR 7

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MPEG :: SW_UNDEFINED1 [24:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_SW_UNDEFINED1_MASK 0x01ffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MPEG_SW_UNDEFINED1_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_PRESENT [31:31] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_MASK 0x80000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_PRESENT_SHIFT 31

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBA_Stream :: CONTROL_ENABLED_2CH [30:30] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_CONTROL_ENABLED_2CH_MASK 0x40000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_CONTROL_ENABLED_2CH_SHIFT 30

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBA_Stream :: CONTROL_ENABLED_6CH [29:29] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_CONTROL_ENABLED_6CH_MASK 0x20000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_CONTROL_ENABLED_6CH_SHIFT 29

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBA_Stream :: CONTROL_ENABLED_8CH [28:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_CONTROL_ENABLED_8CH_MASK 0x10000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_CONTROL_ENABLED_8CH_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_2CH [27:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_MASK 0x0fc00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_2CH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBA_Stream :: MIX_LEVEL_2CH [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_MIX_LEVEL_2CH_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_MIX_LEVEL_2CH_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_6CH [15:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_MASK 0x0000f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_6CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBA_Stream :: MIX_LEVEL_6CH [10:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_MIX_LEVEL_6CH_MASK 0x000007e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_MIX_LEVEL_6CH_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBA_Stream :: SOURCE_FORMAT_6CH [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_SOURCE_FORMAT_6CH_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBA_Stream_SOURCE_FORMAT_6CH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBB_Stream :: SAMPLING_FFREQUENCY [31:27] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_SAMPLING_FFREQUENCY_MASK 0xf8000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_SAMPLING_FFREQUENCY_SHIFT 27

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBB_Stream :: WORD_WIDTH [26:22] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_WORD_WIDTH_MASK 0x07c00000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_WORD_WIDTH_SHIFT 22

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBB_Stream :: CHANNEL_OCCUPANCY [21:16] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_CHANNEL_OCCUPANCY_MASK 0x003f0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_CHANNEL_OCCUPANCY_SHIFT 16

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBB_Stream :: MULTI_CHANNEL_TYPE [15:13] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_MASK 0x0000e000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_MULTI_CHANNEL_TYPE_SHIFT 13

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBB_Stream :: SPEAKER_LAYOUT [12:03] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_SPEAKER_LAYOUT_MASK 0x00001ff8
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_SPEAKER_LAYOUT_SHIFT 3

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: MLP_FBB_Stream :: COPY_PROTECTION [02:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_COPY_PROTECTION_MASK 0x00000007
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_MLP_FBB_Stream_COPY_PROTECTION_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER2_CXT5 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER2_CXT5_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER3_CXT5 - Stream Info Register 3 - Context 5
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_FBA_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBA_Stream :: SW_UNDEFINED [31:28] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_SW_UNDEFINED_MASK 0xf0000000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_SW_UNDEFINED_SHIFT 28

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBA_Stream :: DIALOGUE_NORMALIZATION_8CH [27:23] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_MASK 0x0f800000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_DIALOGUE_NORMALIZATION_8CH_SHIFT 23

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBA_Stream :: MIX_LEVEL_8CH [22:17] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_MIX_LEVEL_8CH_MASK 0x007e0000
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_MIX_LEVEL_8CH_SHIFT 17

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBA_Stream :: SOURCE_FORMAT_8CH [16:11] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_SOURCE_FORMAT_8CH_MASK 0x0001f800
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_SOURCE_FORMAT_8CH_SHIFT 11

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBA_Stream :: STARTUP_GAIN [10:04] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_STARTUP_GAIN_MASK 0x000007f0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_STARTUP_GAIN_SHIFT 4

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBA_Stream :: EXTRA_CHANNEL_MEANING_LENGTH [03:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_MASK 0x0000000f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBA_Stream_EXTRA_CHANNEL_MEANING_LENGTH_SHIFT 0

/* union - case MLP_FBB_Stream [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBB_Stream :: SW_UNDEFINED [31:10] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBB_Stream_SW_UNDEFINED_MASK 0xfffffc00
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBB_Stream_SW_UNDEFINED_SHIFT 10

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBB_Stream :: HDCD_PROCESS [09:09] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBB_Stream_HDCD_PROCESS_MASK 0x00000200
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBB_Stream_HDCD_PROCESS_SHIFT 9

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBB_Stream :: SOURCE_FORMAT [08:05] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBB_Stream_SOURCE_FORMAT_MASK 0x000001e0
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBB_Stream_SOURCE_FORMAT_SHIFT 5

/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: MLP_FBB_Stream :: SUMMARY_INFO [04:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBB_Stream_SUMMARY_INFO_MASK 0x0000001f
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_MLP_FBB_Stream_SUMMARY_INFO_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER3_CXT5 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER3_CXT5_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *STREAM_INFO_REGISTER4_CXT5 - Stream Info Register 4 - Context 5
 ***************************************************************************/
/* union - case AAC_LC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: AAC_LC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_AAC_LC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_AAC_LC_SW_UNDEFINED_SHIFT 0

/* union - case AAC_HE_SBR_STEREO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: AAC_HE_SBR_STEREO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_AAC_HE_SBR_STEREO_SW_UNDEFINED_SHIFT 0

/* union - case AC3 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: AC3 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_AC3_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_AC3_SW_UNDEFINED_SHIFT 0

/* union - case AC3_PLUS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: AC3_PLUS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_AC3_PLUS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_AC3_PLUS_SW_UNDEFINED_SHIFT 0

/* union - case DTS_CORE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: DTS_CORE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_DTS_CORE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_DTS_CORE_SW_UNDEFINED_SHIFT 0

/* union - case LPCM [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: LPCM :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_LPCM_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_LPCM_SW_UNDEFINED_SHIFT 0

/* union - case MPEG [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: MPEG :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_MPEG_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_MPEG_SW_UNDEFINED_SHIFT 0

/* union - case WMA [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: WMA :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_WMA_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_WMA_SW_UNDEFINED_SHIFT 0

/* union - case WMAPRO [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: WMAPRO :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_WMAPRO_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_WMAPRO_SW_UNDEFINED_SHIFT 0

/* union - case MLP_IN_LOSSLESS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: MLP_IN_LOSSLESS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_MLP_IN_LOSSLESS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_MLP_IN_LOSSLESS_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DDC [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: ENC_DDC :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_ENC_DDC_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_ENC_DDC_SW_UNDEFINED_SHIFT 0

/* union - case ENC_MPEG1 [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: ENC_MPEG1 :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_ENC_MPEG1_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_ENC_MPEG1_SW_UNDEFINED_SHIFT 0

/* union - case ENC_AAC_HE [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: ENC_AAC_HE :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_ENC_AAC_HE_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_ENC_AAC_HE_SW_UNDEFINED_SHIFT 0

/* union - case ENC_DTS [31:00] */
/* AUD_DSP_CFG0 :: STREAM_INFO_REGISTER4_CXT5 :: ENC_DTS :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_ENC_DTS_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_STREAM_INFO_REGISTER4_CXT5_ENC_DTS_SW_UNDEFINED_SHIFT 0

/***************************************************************************
 *HEARTBEAT_CXT5 - DSP Heartbeat Counter - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: HEARTBEAT_CXT5 :: HEARTBEAT [31:00] */
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT5_HEARTBEAT_MASK            0xffffffff
#define BCHP_AUD_DSP_CFG0_HEARTBEAT_CXT5_HEARTBEAT_SHIFT           0

/***************************************************************************
 *SPDIF_PARSER_PTR_CXT5 - SPDIF parser SDRAM Pointer - Context 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SPDIF_PARSER_PTR_CXT5 :: HOST_CONFIG_PARAMS_PTR [31:00] */
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT5_HOST_CONFIG_PARAMS_PTR_MASK 0xffffffff
#define BCHP_AUD_DSP_CFG0_SPDIF_PARSER_PTR_CXT5_HOST_CONFIG_PARAMS_PTR_SHIFT 0

/***************************************************************************
 *BASE_ADDR_FIFO_0 - Base Address for FIFO 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_0 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_0_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_0_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_0 - End Address for FIFO 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_0 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_0_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_0_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_0 - Write Pointer for FIFO 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_0 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_0_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_0_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_0 - Read Pointer for FIFO 0
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_0 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_0_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_0_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_1 - Base Address for FIFO 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_1 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_1_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_1_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_1 - End Address for FIFO 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_1 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_1_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_1_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_1 - Write Pointer for FIFO 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_1 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_1_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_1_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_1 - Read Pointer for FIFO 1
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_1 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_1_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_1_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_2 - Base Address for FIFO 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_2 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_2_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_2_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_2 - End Address for FIFO 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_2 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_2_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_2_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_2 - Write Pointer for FIFO 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_2 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_2_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_2_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_2 - Read Pointer for FIFO 2
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_2 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_2_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_2_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_3 - Base Address for FIFO 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_3 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_3_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_3_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_3 - End Address for FIFO 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_3 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_3_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_3_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_3 - Write Pointer for FIFO 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_3 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_3_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_3_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_3 - Read Pointer for FIFO 3
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_3 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_3_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_3_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_4 - Base Address for FIFO 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_4 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_4_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_4_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_4 - End Address for FIFO 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_4 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_4_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_4_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_4 - Write Pointer for FIFO 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_4 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_4_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_4_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_4 - Read Pointer for FIFO 4
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_4 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_4_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_4_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_5 - Base Address for FIFO 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_5 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_5_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_5_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_5 - End Address for FIFO 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_5 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_5_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_5_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_5 - Write Pointer for FIFO 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_5 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_5_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_5_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_5 - Read Pointer for FIFO 5
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_5 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_5_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_5_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_6 - Base Address for FIFO 6
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_6 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_6_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_6_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_6 - End Address for FIFO 6
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_6 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_6_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_6_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_6 - Write Pointer for FIFO 6
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_6 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_6_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_6_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_6 - Read Pointer for FIFO 6
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_6 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_6_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_6_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_7 - Base Address for FIFO 7
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_7 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_7_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_7_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_7 - End Address for FIFO 7
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_7 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_7_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_7_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_7 - Write Pointer for FIFO 7
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_7 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_7_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_7_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_7 - Read Pointer for FIFO 7
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_7 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_7_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_7_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_8 - Base Address for FIFO 8
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_8 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_8_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_8_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_8 - End Address for FIFO 8
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_8 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_8_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_8_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_8 - Write Pointer for FIFO 8
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_8 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_8_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_8_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_8 - Read Pointer for FIFO 8
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_8 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_8_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_8_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_9 - Base Address for FIFO 9
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_9 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_9_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_9_ADDR_SHIFT              0

/***************************************************************************
 *END_ADDR_FIFO_9 - End Address for FIFO 9
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_9 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_9_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_9_ADDR_SHIFT               0

/***************************************************************************
 *WRITE_PTR_FIFO_9 - Write Pointer for FIFO 9
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_9 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_9_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_9_ADDR_SHIFT              0

/***************************************************************************
 *READ_PTR_FIFO_9 - Read Pointer for FIFO 9
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_9 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_9_ADDR_MASK                0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_9_ADDR_SHIFT               0

/***************************************************************************
 *BASE_ADDR_FIFO_10 - Base Address for FIFO 10
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_10 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_10_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_10_ADDR_SHIFT             0

/***************************************************************************
 *END_ADDR_FIFO_10 - End Address for FIFO 10
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_10 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_10_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_10_ADDR_SHIFT              0

/***************************************************************************
 *WRITE_PTR_FIFO_10 - Write Pointer for FIFO 10
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_10 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_10_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_10_ADDR_SHIFT             0

/***************************************************************************
 *READ_PTR_FIFO_10 - Read Pointer for FIFO 10
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_10 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_10_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_10_ADDR_SHIFT              0

/***************************************************************************
 *BASE_ADDR_FIFO_11 - Base Address for FIFO 11
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_11 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_11_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_11_ADDR_SHIFT             0

/***************************************************************************
 *END_ADDR_FIFO_11 - End Address for FIFO 11
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_11 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_11_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_11_ADDR_SHIFT              0

/***************************************************************************
 *WRITE_PTR_FIFO_11 - Write Pointer for FIFO 11
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_11 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_11_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_11_ADDR_SHIFT             0

/***************************************************************************
 *READ_PTR_FIFO_11 - Read Pointer for FIFO 11
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_11 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_11_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_11_ADDR_SHIFT              0

/***************************************************************************
 *BASE_ADDR_FIFO_12 - Base Address for FIFO 12
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_12 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_12_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_12_ADDR_SHIFT             0

/***************************************************************************
 *END_ADDR_FIFO_12 - End Address for FIFO 12
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_12 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_12_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_12_ADDR_SHIFT              0

/***************************************************************************
 *WRITE_PTR_FIFO_12 - Write Pointer for FIFO 12
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_12 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_12_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_12_ADDR_SHIFT             0

/***************************************************************************
 *READ_PTR_FIFO_12 - Read Pointer for FIFO 12
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_12 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_12_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_12_ADDR_SHIFT              0

/***************************************************************************
 *BASE_ADDR_FIFO_13 - Base Address for FIFO 13
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_13 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_13_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_13_ADDR_SHIFT             0

/***************************************************************************
 *END_ADDR_FIFO_13 - End Address for FIFO 13
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_13 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_13_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_13_ADDR_SHIFT              0

/***************************************************************************
 *WRITE_PTR_FIFO_13 - Write Pointer for FIFO 13
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_13 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_13_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_13_ADDR_SHIFT             0

/***************************************************************************
 *READ_PTR_FIFO_13 - Read Pointer for FIFO 13
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_13 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_13_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_13_ADDR_SHIFT              0

/***************************************************************************
 *BASE_ADDR_FIFO_14 - Base Address for FIFO 14
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_14 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_14_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_14_ADDR_SHIFT             0

/***************************************************************************
 *END_ADDR_FIFO_14 - End Address for FIFO 14
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_14 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_14_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_14_ADDR_SHIFT              0

/***************************************************************************
 *WRITE_PTR_FIFO_14 - Write Pointer for FIFO 14
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_14 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_14_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_14_ADDR_SHIFT             0

/***************************************************************************
 *READ_PTR_FIFO_14 - Read Pointer for FIFO 14
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_14 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_14_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_14_ADDR_SHIFT              0

/***************************************************************************
 *BASE_ADDR_FIFO_15 - Base Address for FIFO 15
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_15 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_15_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_15_ADDR_SHIFT             0

/***************************************************************************
 *END_ADDR_FIFO_15 - End Address for FIFO 15
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_15 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_15_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_15_ADDR_SHIFT              0

/***************************************************************************
 *WRITE_PTR_FIFO_15 - Write Pointer for FIFO 15
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_15 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_15_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_15_ADDR_SHIFT             0

/***************************************************************************
 *READ_PTR_FIFO_15 - Read Pointer for FIFO 15
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_15 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_15_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_15_ADDR_SHIFT              0

/***************************************************************************
 *BASE_ADDR_FIFO_16 - Base Address for FIFO 16
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_16 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_16_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_16_ADDR_SHIFT             0

/***************************************************************************
 *END_ADDR_FIFO_16 - End Address for FIFO 16
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_16 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_16_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_16_ADDR_SHIFT              0

/***************************************************************************
 *WRITE_PTR_FIFO_16 - Write Pointer for FIFO 16
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_16 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_16_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_16_ADDR_SHIFT             0

/***************************************************************************
 *READ_PTR_FIFO_16 - Read Pointer for FIFO 16
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_16 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_16_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_16_ADDR_SHIFT              0

/***************************************************************************
 *BASE_ADDR_FIFO_17 - Base Address for FIFO 17
 ***************************************************************************/
/* AUD_DSP_CFG0 :: BASE_ADDR_FIFO_17 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_17_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_BASE_ADDR_FIFO_17_ADDR_SHIFT             0

/***************************************************************************
 *END_ADDR_FIFO_17 - End Address for FIFO 17
 ***************************************************************************/
/* AUD_DSP_CFG0 :: END_ADDR_FIFO_17 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_17_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_END_ADDR_FIFO_17_ADDR_SHIFT              0

/***************************************************************************
 *WRITE_PTR_FIFO_17 - Write Pointer for FIFO 17
 ***************************************************************************/
/* AUD_DSP_CFG0 :: WRITE_PTR_FIFO_17 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_17_ADDR_MASK              0xffffffff
#define BCHP_AUD_DSP_CFG0_WRITE_PTR_FIFO_17_ADDR_SHIFT             0

/***************************************************************************
 *READ_PTR_FIFO_17 - Read Pointer for FIFO 17
 ***************************************************************************/
/* AUD_DSP_CFG0 :: READ_PTR_FIFO_17 :: ADDR [31:00] */
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_17_ADDR_MASK               0xffffffff
#define BCHP_AUD_DSP_CFG0_READ_PTR_FIFO_17_ADDR_SHIFT              0

/***************************************************************************
 *SW_UNDEFINED_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_SPAREi_ARRAY_BASE           0x00603500
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_SPAREi_ARRAY_START          0
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_SPAREi_ARRAY_END            31
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_SPAREi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *SW_UNDEFINED_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
/* AUD_DSP_CFG0 :: SW_UNDEFINED_SPAREi :: SW_UNDEFINED [31:00] */
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_SPAREi_SW_UNDEFINED_MASK    0xffffffff
#define BCHP_AUD_DSP_CFG0_SW_UNDEFINED_SPAREi_SW_UNDEFINED_SHIFT   0


#endif /* #ifndef BCHP_AUD_DSP_CFG0_H__ */

/* End of File */
