v 20091004 2
C 40700 40200 0 0 0 title-bordered-A3.sym
T 50200 41300 9 18 1 0 0 0 1
openbiosprog
T 55600 41550 9 10 1 0 0 0 1
CC-BY-SA 3.0
T 50100 40500 9 10 1 0 0 0 1
1
T 51600 40500 9 10 1 0 0 0 1
1
T 53900 40500 9 8 1 0 0 0 1
Uwe Hermann <uwe@hermann-uwe.de>
T 53900 40800 9 10 1 0 0 0 1
0.1
C 55900 43100 1 0 0 usbconn_pads.sym
{
T 56900 42900 5 10 1 1 0 6 1
refdes=CONN?
T 56300 44500 5 10 0 0 0 0 1
device=USBCONN_PADS
T 56300 44700 5 10 0 0 0 0 1
footprint=usbconn_pads.fp
}
T 53250 41350 9 10 1 0 0 0 1
http://randomprojects.org/wiki/openbiosprog
C 41000 42200 1 0 0 nc-bottom-1.sym
{
T 41000 42800 5 10 0 0 0 0 1
value=NoConnection
T 41000 43200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 45000 44100 1 0 0 3.3V-plus-1.sym
N 44900 43700 44900 43900 4
C 43100 40500 1 0 0 gnd-1.sym
C 41000 44100 1 0 0 3.3V-plus-1.sym
N 44900 43300 46600 43300 4
{
T 45200 43300 5 10 1 1 0 0 1
netname=LPC_LAD0
}
N 44900 43100 46600 43100 4
{
T 45200 43100 5 10 1 1 0 0 1
netname=LPC_LAD1
}
N 44900 42900 46600 42900 4
{
T 45200 42900 5 10 1 1 0 0 1
netname=LPC_LAD2
}
N 44900 42700 46600 42700 4
{
T 45200 42700 5 10 1 1 0 0 1
netname=LPC_LAD3
}
N 44900 42500 46600 42500 4
{
T 45200 42500 5 10 1 1 0 0 1
netname=LPC_LFRAME#
}
N 44900 42100 45100 42100 4
N 45100 42100 45100 42300 4
N 44900 42300 46600 42300 4
{
T 45200 42300 5 10 1 1 0 0 1
netname=LPC_RST#
}
N 44900 41900 46600 41900 4
{
T 45200 41900 5 10 1 1 0 0 1
netname=LPC_CLK
}
C 41400 40900 1 0 0 plcc32.sym
{
T 44500 44200 5 10 1 1 0 6 1
refdes=IC?
T 41800 45100 5 10 0 0 0 0 1
device=PLCC32
T 41800 45300 5 10 0 0 0 0 1
footprint=PLCC32
}
N 41500 43300 41500 41900 4
N 41200 42600 41200 42900 4
N 43200 40800 43200 41000 4
N 47700 47500 46600 47500 4
{
T 46700 47500 5 10 1 1 0 0 1
netname=SPI_NSS
}
N 47700 47300 46600 47300 4
{
T 46700 47300 5 10 1 1 0 0 1
netname=SPI_SCK
}
N 47700 47100 46600 47100 4
{
T 46700 47100 5 10 1 1 0 0 1
netname=SPI_MISO
}
N 47700 46900 46600 46900 4
{
T 46700 46900 5 10 1 1 0 0 1
netname=SPI_MOSI
}
N 47700 46500 46600 46500 4
{
T 46700 46500 5 10 1 1 0 0 1
netname=USART_TX
}
N 47700 46300 46600 46300 4
{
T 46700 46300 5 10 1 1 0 0 1
netname=USART_RX
}
N 47700 48900 46400 48900 4
{
T 46600 48900 5 10 1 1 0 0 1
netname=JTAG_NRST
}
N 51100 49500 52600 49500 4
{
T 51200 49500 5 10 1 1 0 0 1
netname=JTAG_TDO
}
N 51100 49300 52600 49300 4
{
T 51200 49300 5 10 1 1 0 0 1
netname=JTAG_TRST
}
N 47700 45700 46600 45700 4
{
T 46700 45700 5 10 1 1 0 0 1
netname=JTAG_TMS
}
N 47700 45500 46600 45500 4
{
T 46700 45500 5 10 1 1 0 0 1
netname=JTAG_TCK
}
N 47700 45300 46600 45300 4
{
T 46700 45300 5 10 1 1 0 0 1
netname=JTAG_TDI
}
C 55000 50200 1 0 0 vreg_3v3.sym
{
T 55300 50800 5 10 1 1 0 6 1
refdes=IC?
T 55400 51500 5 10 0 0 0 0 1
device=VOLTAGE_REGULATOR_3V3
T 55400 51700 5 10 0 0 0 0 1
footprint=TODO
}
C 42300 49700 1 0 0 spi_serial_flash.sym
{
T 43500 49600 5 10 1 1 0 6 1
refdes=IC?
T 42700 51100 5 10 0 0 0 0 1
device=SPI_SERIAL_FLASH
T 42700 51300 5 10 0 0 0 0 1
footprint=SO8
}
N 42400 50600 41400 50600 4
{
T 41500 50600 5 10 1 1 0 0 1
netname=SPI_NSS
}
N 42400 50400 41400 50400 4
{
T 41500 50400 5 10 1 1 0 0 1
netname=SPI_MISO
}
N 44200 50200 45200 50200 4
{
T 44200 50200 5 10 1 1 0 0 1
netname=SPI_SCK
}
N 44200 50000 45200 50000 4
{
T 44200 50000 5 10 1 1 0 0 1
netname=SPI_MOSI
}
C 42100 49500 1 0 0 gnd-1.sym
N 42400 50000 42200 50000 4
N 42200 50000 42200 49800 4
N 55800 50300 55800 50100 4
N 55800 50100 54500 50100 4
N 56000 50300 56000 50100 4
C 54600 49500 1 0 0 capacitor-4.sym
{
T 54800 50600 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 55200 49300 5 10 1 1 0 0 1
refdes=C?
T 54800 50200 5 10 0 0 0 0 1
symversion=0.1
T 54500 49300 5 10 1 1 0 0 1
value=10uF
}
C 56600 49900 1 180 0 capacitor-4.sym
{
T 56400 48800 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 56600 49425 5 10 1 1 180 0 1
refdes=C?
T 56400 49200 5 10 0 0 180 0 1
symversion=0.1
T 55700 49300 5 10 1 1 0 0 1
value=10uF
}
N 55600 50300 55600 49700 4
N 55500 49700 55700 49700 4
N 54600 49700 54500 49700 4
N 54500 49700 54500 50500 4
N 56700 49700 56700 50500 4
N 56700 49700 56600 49700 4
N 55600 49700 55600 49300 4
C 55500 49000 1 0 0 gnd-1.sym
N 56700 50100 56000 50100 4
N 56000 43800 55750 43800 4
{
T 52700 43800 5 10 1 1 0 0 1
netname=USB_D-
}
C 55700 42900 1 0 0 gnd-1.sym
N 44200 50400 44400 50400 4
N 51100 47100 52600 47100 4
{
T 51200 47100 5 10 1 1 0 0 1
netname=LPC_LAD0
}
N 51100 46900 52600 46900 4
{
T 51200 46900 5 10 1 1 0 0 1
netname=LPC_LAD1
}
N 51100 46700 52600 46700 4
{
T 51200 46700 5 10 1 1 0 0 1
netname=LPC_LAD2
}
N 51100 46500 52600 46500 4
{
T 51200 46500 5 10 1 1 0 0 1
netname=LPC_LAD3
}
N 51100 46300 52600 46300 4
{
T 51200 46300 5 10 1 1 0 0 1
netname=LPC_LFRAME#
}
N 51100 46100 52600 46100 4
{
T 51200 46100 5 10 1 1 0 0 1
netname=LPC_RST#
}
N 51100 45900 52600 45900 4
{
T 51200 45900 5 10 1 1 0 0 1
netname=LPC_CLK
}
C 56300 47900 1 0 0 3.3V-plus-1.sym
C 56400 46000 1 0 0 gnd-1.sym
C 55000 46700 1 90 0 capacitor-1.sym
{
T 54300 46900 5 10 0 0 90 0 1
device=CAPACITOR
T 54750 47000 5 10 1 1 180 0 1
refdes=C?
T 54100 46900 5 10 0 0 90 0 1
symversion=0.1
T 54750 47250 5 7 1 1 90 0 1
value=100nF
}
C 56100 47600 1 270 0 capacitor-4.sym
{
T 57200 47400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 56050 46850 5 10 1 1 0 0 1
refdes=C?
T 56800 47400 5 10 0 0 270 0 1
symversion=0.1
T 56250 47300 5 7 1 1 90 0 1
value=4u7
}
N 56500 47800 56500 47900 4
C 55500 46700 1 90 0 capacitor-1.sym
{
T 54800 46900 5 10 0 0 90 0 1
device=CAPACITOR
T 55250 47000 5 10 1 1 180 0 1
refdes=C?
T 54600 46900 5 10 0 0 90 0 1
symversion=0.1
T 55250 47250 5 7 1 1 90 0 1
value=100nF
}
C 56000 46700 1 90 0 capacitor-1.sym
{
T 55300 46900 5 10 0 0 90 0 1
device=CAPACITOR
T 55750 47000 5 10 1 1 180 0 1
refdes=C?
T 55100 46900 5 10 0 0 90 0 1
symversion=0.1
T 55750 47250 5 7 1 1 90 0 1
value=100nF
}
N 54200 47500 54200 47800 4
N 54200 47800 56500 47800 4
N 54800 47800 54800 47600 4
N 55300 47800 55300 47600 4
N 55800 47800 55800 47600 4
N 55800 46700 55800 46500 4
N 55300 46700 55300 46500 4
N 54800 46700 54800 46500 4
N 56300 47600 56300 47800 4
N 56300 46700 56300 46500 4
N 54300 47100 54300 47700 4
N 54300 47700 54800 47700 4
N 54300 46900 54300 46600 4
N 54300 46600 54800 46600 4
N 54250 46550 55300 46550 4
N 54250 47300 54250 47750 4
N 54250 47750 55300 47750 4
N 56500 46300 56500 46500 4
N 54250 46550 54250 46700 4
C 53200 48000 1 0 0 gnd-1.sym
N 47700 46100 46600 46100 4
{
T 46700 46100 5 10 1 1 0 0 1
netname=USB_D-
}
N 47700 45900 46600 45900 4
{
T 46700 45900 5 10 1 1 0 0 1
netname=USB_D+
}
C 47300 50600 1 0 0 3.3V-plus-1.sym
T 52500 41100 9 8 1 0 0 0 1
Schematics and layouts created with gEDA/PCB (http://gpleda.org)
N 44200 50600 44400 50600 4
N 44400 50400 44400 50800 4
C 44200 50800 1 0 0 3.3V-plus-1.sym
C 41000 51000 1 0 0 3.3V-plus-1.sym
N 42400 50200 41200 50200 4
N 41200 50200 41200 51000 4
N 55800 44000 55800 44200 4
C 55600 44200 1 0 0 5V-plus-1.sym
C 56500 50500 1 0 0 5V-plus-1.sym
C 54300 50500 1 0 0 3.3V-plus-1.sym
C 54850 43700 1 0 0 resistor-2.sym
{
T 55250 44050 5 10 0 0 0 0 1
device=RESISTOR
T 55150 43950 5 10 1 1 0 0 1
refdes=R?
T 55150 43750 5 7 1 1 0 0 1
value=22R
}
C 53300 43500 1 270 0 capacitor-1.sym
{
T 54000 43300 5 10 0 0 270 0 1
device=CAPACITOR
T 53800 43300 5 10 1 1 180 0 1
refdes=C?
T 54200 43300 5 10 0 0 270 0 1
symversion=0.1
T 53550 42850 5 7 1 1 0 0 1
value=47p
}
C 53800 43500 1 270 0 capacitor-1.sym
{
T 54500 43300 5 10 0 0 270 0 1
device=CAPACITOR
T 54300 43300 5 10 1 1 180 0 1
refdes=C?
T 54700 43300 5 10 0 0 270 0 1
symversion=0.1
T 54050 42850 5 7 1 1 0 0 1
value=47p
}
C 54150 43500 1 0 0 resistor-2.sym
{
T 54550 43850 5 10 0 0 0 0 1
device=RESISTOR
T 54550 43250 5 10 1 1 0 0 1
refdes=R?
T 54450 43550 5 7 1 1 0 0 1
value=22R
}
N 55050 43600 56000 43600 4
{
T 52700 43600 5 10 1 1 0 0 1
netname=USB_D+
}
N 54150 43600 52600 43600 4
N 54850 43800 52600 43800 4
N 54000 43500 54000 43600 4
N 53500 43500 53500 43800 4
N 53500 42600 53500 42500 4
N 54000 42600 54000 42500 4
N 55800 43400 56000 43400 4
N 55800 43200 55800 43400 4
C 54600 44900 1 270 0 resistor-2.sym
{
T 54950 44500 5 10 0 0 270 0 1
device=RESISTOR
T 54550 44500 5 10 1 1 180 0 1
refdes=R?
T 54650 44600 5 7 1 1 270 0 1
value=1k5
}
N 54700 44900 54700 45100 4
N 54700 44000 54700 43800 4
C 53000 48600 1 180 0 resistor-2.sym
{
T 52600 48250 5 10 0 0 180 0 1
device=RESISTOR
T 52450 48700 5 10 1 1 0 0 1
refdes=R?
T 52700 48550 5 7 1 1 180 0 1
value=10k
}
N 53300 48500 53000 48500 4
N 51100 48500 52100 48500 4
C 46700 50900 1 180 0 gnd-1.sym
C 47500 50600 1 180 0 capacitor-1.sym
{
T 47300 49900 5 10 0 0 180 0 1
device=CAPACITOR
T 47200 50200 5 10 1 1 0 0 1
refdes=C?
T 47300 49700 5 10 0 0 180 0 1
symversion=0.1
T 47250 50750 5 7 1 1 180 0 1
value=100nF
}
N 46600 50100 46600 50600 4
N 47500 50100 47500 50600 4
N 46600 50100 47700 50100 4
C 44600 49100 1 270 0 capacitor-1.sym
{
T 45300 48900 5 10 0 0 270 0 1
device=CAPACITOR
T 44700 48500 5 10 1 1 180 0 1
refdes=C?
T 45500 48900 5 10 0 0 270 0 1
symversion=0.1
T 44650 49150 5 7 1 1 270 0 1
value=100nF
}
C 44000 49100 1 270 0 capacitor-1.sym
{
T 44700 48900 5 10 0 0 270 0 1
device=CAPACITOR
T 44100 48500 5 10 1 1 180 0 1
refdes=C?
T 44900 48900 5 10 0 0 270 0 1
symversion=0.1
T 44050 49050 5 7 1 1 270 0 1
value=1uF
}
N 45100 48700 45100 49200 4
N 45100 49200 44000 49200 4
N 45100 48500 45100 48200 4
N 45100 48200 44000 48200 4
C 43700 49300 1 270 0 gnd-1.sym
C 44000 48000 1 90 0 3.3V-plus-1.sym
N 44800 49100 44800 49200 4
N 44200 49100 44200 49200 4
C 47600 45000 1 0 0 stm32f103xx_lqfp48.sym
{
T 50800 50400 5 10 1 1 0 6 1
refdes=IC?
T 48000 50600 5 10 0 0 0 0 1
device=STM32F103xx_LQFP48
T 48000 50800 5 10 0 0 0 0 1
footprint=LQFP48
}
N 41200 43800 41200 44100 4
C 42100 46100 1 0 0 jtag_10pin.sym
{
T 43000 46000 5 10 1 1 0 6 1
refdes=CONN?
T 42500 47700 5 10 0 0 0 0 1
device=JTAG_10PIN
T 42500 47900 5 10 0 0 0 0 1
footprint=TODO
}
N 42200 46600 41000 46600 4
{
T 41100 46600 5 10 1 1 0 0 1
netname=JTAG_TRST
}
N 42200 46800 42200 47200 4
N 42200 47200 41900 47200 4
N 43300 47200 44500 47200 4
{
T 43400 47200 5 10 1 1 0 0 1
netname=JTAG_TDO
}
N 43300 47000 44500 47000 4
{
T 43400 47000 5 10 1 1 0 0 1
netname=JTAG_TCK
}
N 43300 46800 44500 46800 4
{
T 43400 46800 5 10 1 1 0 0 1
netname=JTAG_TMS
}
N 43300 46600 44500 46600 4
{
T 43400 46600 5 10 1 1 0 0 1
netname=JTAG_RST
}
C 41800 46900 1 0 0 gnd-1.sym
C 41900 45800 1 90 0 3.3V-plus-1.sym
N 43300 46400 44500 46400 4
{
T 43400 46400 5 10 1 1 0 0 1
netname=JTAG_TDI
}
C 54500 45100 1 0 0 5V-plus-1.sym
N 41500 42900 41200 42900 4
N 53500 46500 56500 46500 4
{
T 53550 46500 5 10 1 1 0 0 1
netname=VSS_3
}
N 54200 47500 53500 47500 4
{
T 53550 47500 5 10 1 1 0 0 1
netname=VDD_3
}
N 54250 47300 53500 47300 4
{
T 53550 47300 5 10 1 1 0 0 1
netname=VDD_2
}
N 54300 47100 53500 47100 4
{
T 53550 47100 5 10 1 1 0 0 1
netname=VDD_1
}
N 54300 46900 53500 46900 4
{
T 53550 46900 5 10 1 1 0 0 1
netname=VSS_1
}
N 54250 46700 53500 46700 4
{
T 53550 46700 5 10 1 1 0 0 1
netname=VSS_2
}
N 51100 48300 52600 48300 4
{
T 51200 48300 5 10 1 1 0 0 1
netname=VDD_3
}
N 51100 47300 52600 47300 4
{
T 51200 47300 5 10 1 1 0 0 1
netname=VSS_3
}
N 51100 47500 52600 47500 4
{
T 51200 47500 5 10 1 1 0 0 1
netname=VSS_2
}
N 51100 47700 52600 47700 4
{
T 51200 47700 5 10 1 1 0 0 1
netname=VSS_1
}
N 51100 47900 52600 47900 4
{
T 51200 47900 5 10 1 1 0 0 1
netname=VDD_1
}
N 51100 48100 52600 48100 4
{
T 51200 48100 5 10 1 1 0 0 1
netname=VDD_2
}
N 41500 43900 41500 43700 4
N 41500 43800 41200 43800 4
N 44900 43800 45200 43800 4
N 45200 43800 45200 44100 4
N 42100 41000 44300 41000 4
N 42200 46400 41900 46400 4
N 41900 46400 41900 46000 4
N 53300 48300 53300 48500 4
C 53900 42200 1 0 0 gnd-1.sym
C 53400 42200 1 0 0 gnd-1.sym
N 55800 44000 56000 44000 4
N 47700 48500 46400 48500 4
{
T 46700 48500 5 10 1 1 0 0 1
netname=VDDA
}
N 47700 48700 46400 48700 4
{
T 46700 48700 5 10 1 1 0 0 1
netname=VSSA
}
N 45100 48700 45800 48700 4
{
T 45200 48700 5 10 1 1 0 0 1
netname=VSSA
}
N 45100 48500 45800 48500 4
{
T 45200 48500 5 10 1 1 0 0 1
netname=VDDA
}
