Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_ofdm_syn_behav xil_defaultlib.test_ofdm_syn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 36 for port dinb [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:198]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 36 for port dinb [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:265]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_regs_fwd_v8_2(C_DATA...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.dpram_36_1024_ip
Compiling module xil_defaultlib.axis_interface_fifo(DATA_IN_WIDT...
Compiling module xil_defaultlib.axis_interface_fifo(DATA_IN_WIDT...
Compiling module xil_defaultlib.data_dpram(SYNC_DATA_WIDTH=16,RA...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_mult...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_mult...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_dsp
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_dsp_...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_mult...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_dsp_...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip_cmpy...
Compiling module xil_defaultlib.complex_multiplier_18_18_ip
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_72_64_ip
Compiling module xil_defaultlib.psi(SYNC_DATA_WIDTH=16,PSI_WIDTH...
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_xbip_ds...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_xbip_ds...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_xbip_ds...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_xbip_ds...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_dsp48_m...
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_xbip_ds...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_xbip_ds...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_xbip_ds...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_xbip_ds...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_dsp48_m...
Compiling module xil_defaultlib.complex_abs_power2_18_ip_complex...
Compiling module xil_defaultlib.complex_abs_power2_18_ip
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_36_64_ip
Compiling module xil_defaultlib.phi(SYNC_DATA_WIDTH=16,PHI_WIDTH...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_144_32_ip
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,AREG=2,BCASCR...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_dsp_1
Compiling module xil_defaultlib.complex_abs_power2_42_ip_mult_ge...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_mult_ge...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_multipl...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_delay_l...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_dsp
Compiling module xil_defaultlib.complex_abs_power2_42_ip_mult_ge...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_mult_ge...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_multipl...
Compiling module xil_defaultlib.complex_abs_power2_42_ip_complex...
Compiling module xil_defaultlib.complex_abs_power2_42_ip
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_delay_line__...
Compiling module xil_defaultlib.multiplier_42_42_ip_dsp
Compiling module xil_defaultlib.multiplier_42_42_ip_mult_gen_v12...
Compiling module xil_defaultlib.multiplier_42_42_ip_mult_gen_v12...
Compiling module xil_defaultlib.multiplier_42_42_ip
Compiling module xil_defaultlib.tar(PSI_WIDTH=34,PHI_WIDTH=35,RA...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_144_512_ip
Compiling module xil_defaultlib.coarse_sync(SYNC_DATA_WIDTH=16,P...
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.complex_abs_power2_35_1dsp_ip_xb...
Compiling module xil_defaultlib.complex_abs_power2_35_1dsp_ip_xb...
Compiling module xil_defaultlib.complex_abs_power2_35_1dsp_ip_xb...
Compiling module xil_defaultlib.complex_abs_power2_35_1dsp_ip_xb...
Compiling module xil_defaultlib.complex_abs_power2_35_1dsp_ip_ds...
Compiling module xil_defaultlib.complex_abs_power2_35_1dsp_ip_co...
Compiling module xil_defaultlib.complex_abs_power2_35_1dsp_ip
Compiling module xil_defaultlib.multiplier_35_1dsp_ip_xbip_dsp48...
Compiling module xil_defaultlib.multiplier_35_1dsp_ip_xbip_dsp48...
Compiling module xil_defaultlib.multiplier_35_1dsp_ip_xbip_dsp48...
Compiling module xil_defaultlib.multiplier_35_1dsp_ip_xbip_dsp48...
Compiling module xil_defaultlib.multiplier_35_1dsp_ip_dsp48_mul_...
Compiling module xil_defaultlib.multiplier_35_1dsp_ip_multiplier...
Compiling module xil_defaultlib.multiplier_35_1dsp_ip
Compiling module xil_defaultlib.multiplier_69_18_1dsp_ip_xbip_ds...
Compiling module xil_defaultlib.multiplier_69_18_1dsp_ip_xbip_ds...
Compiling module xil_defaultlib.multiplier_69_18_1dsp_ip_xbip_ds...
Compiling module xil_defaultlib.multiplier_69_18_1dsp_ip_xbip_ds...
Compiling module xil_defaultlib.multiplier_69_18_1dsp_ip_dsp48_m...
Compiling module xil_defaultlib.multiplier_69_18_1dsp_ip_multipl...
Compiling module xil_defaultlib.multiplier_69_18_1dsp_ip
Compiling module xil_defaultlib.lambda(PSI_WIDTH=30,PHI_WIDTH=31...
Compiling module xil_defaultlib.peak_search(LAMBDA_WIDTH=71,RAM_...
Compiling module xil_defaultlib.fine_sync(PSI_WIDTH=30,PHI_WIDTH...
Compiling module xil_defaultlib.ofdm_syn_default
Compiling module xil_defaultlib.test_ofdm_syn
Compiling module xil_defaultlib.glbl
Waiting for 12 sub-compilation(s) to finish...
Built simulation snapshot test_ofdm_syn_behav
