#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 17 17:12:21 2025
# Process ID: 20180
# Current directory: C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.runs/synth_1
# Command line: vivado.exe -log ov5640_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov5640_controller.tcl
# Log file: C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.runs/synth_1/ov5640_controller.vds
# Journal file: C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/OV5640_VGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ov5640_controller.tcl -notrace
Command: synth_design -top ov5640_controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 996.773 ; gain = 235.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov5640_controller' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/ov5640_controller.vhd:23]
WARNING: [Synth 8-5640] Port 'siod' is missing in component declaration [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/ov5640_controller.vhd:35]
WARNING: [Synth 8-5640] Port 'sioc' is missing in component declaration [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/ov5640_controller.vhd:35]
INFO: [Synth 8-3491] module 'i2c_sender' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/i2c_sender.vhd:11' bound to instance 'Inst_i2c_sender' of component 'i2c_sender' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/ov5640_controller.vhd:59]
ERROR: [Synth 8-3493] module 'i2c_sender' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/i2c_sender.vhd:11' does not have matching formal port for component port 'sda' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/ov5640_controller.vhd:59]
ERROR: [Synth 8-3493] module 'i2c_sender' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/i2c_sender.vhd:11' does not have matching formal port for component port 'scl' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/ov5640_controller.vhd:59]
ERROR: [Synth 8-285] failed synthesizing module 'ov5640_controller' [C:/Users/idowe/myProjects/FPGA-image-interpolator/OV5640_VGA/ov5640_controller.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1068.949 ; gain = 307.285
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 17:12:32 2025...
