
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037333                       # Number of seconds simulated
sim_ticks                                 37333485000                       # Number of ticks simulated
final_tick                               4679526697500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 105630                       # Simulator instruction rate (inst/s)
host_op_rate                                   142091                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39435208                       # Simulator tick rate (ticks/s)
host_mem_usage                                2419060                       # Number of bytes of host memory used
host_seconds                                   946.70                       # Real time elapsed on the host
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     134517993                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              9152                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           6372864                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6382016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         9152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9152                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3878464                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3878464                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                143                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              99576                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 99719                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           60601                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                60601                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               245142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            170701021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               170946163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          245142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             245142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         103887007                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              103887007                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         103887007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              245142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           170701021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              274833169                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          90836                       # number of replacements
system.l2.tagsinuse                       6967.161211                       # Cycle average of tags in use
system.l2.total_refs                            65247                       # Total number of references to valid blocks.
system.l2.sampled_refs                          99703                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.654414                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            15.553280                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              13.771700                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            6937.836231                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000949                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000841                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.423452                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.425242                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                 1310                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1310                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            66519                       # number of Writeback hits
system.l2.Writeback_hits::total                 66519                       # number of Writeback hits
system.l2.demand_hits::cpu.data                  1310                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1310                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                 1310                       # number of overall hits
system.l2.overall_hits::total                    1310                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                143                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              96978                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 97121                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             2598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2598                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 143                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               99576                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99719                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                143                       # number of overall misses
system.l2.overall_misses::cpu.data              99576                       # number of overall misses
system.l2.overall_misses::total                 99719                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      7597000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   5179383500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5186980500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    135721500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     135721500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       7597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5315105000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5322702000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      7597000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5315105000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5322702000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            98288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               98431                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        66519                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             66519                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2598                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            100886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               101029                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           100886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              101029                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.986672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.986691                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.987015                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.987033                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.987015                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.987033                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53125.874126                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53407.819299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53407.404166                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52240.762125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52240.762125                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53125.874126                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53377.370049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53377.009396                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53125.874126                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53377.370049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53377.009396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                60601                       # number of writebacks
system.l2.writebacks::total                     60601                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         96978                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            97121                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2598                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          99576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             99719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         99576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99719                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      5849500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   4001872000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4007721500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    103932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    103932000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5849500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4105804000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4111653500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5849500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4105804000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4111653500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.986672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.986691                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.987015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.987033                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.987015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.987033                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40905.594406                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41265.771618                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41265.241297                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40004.618938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40004.618938                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40905.594406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41232.867358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41232.398038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40905.594406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41232.867358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41232.398038                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 5564652                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5564652                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            398851                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3998208                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3930969                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.318272                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         74666970                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12094490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      113697592                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5564652                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3930969                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      44415363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4008719                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               14529753                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  11877192                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                183029                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           74649367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.044208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.912818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 32934458     44.12%     44.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2072682      2.78%     46.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2513677      3.37%     50.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3015386      4.04%     54.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 34113164     45.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             74649367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.074526                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.522729                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17177661                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12426605                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  40125359                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1309968                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3609761                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              151762174                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                3609761                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19542108                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6120980                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  39081648                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6294857                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              150485029                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 82246                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3604686                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1092148                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           174982284                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             374786013                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        111928972                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         262857041                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             157713959                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 17268280                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11718728                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26874499                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8186012                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             60624                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            25940                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  147984861                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 137927060                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3261008                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        13461962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     27460662                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      74649367                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.847665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.073480                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10933666     14.65%     14.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14328254     19.19%     33.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26997706     36.17%     70.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19955570     26.73%     96.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2434171      3.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        74649367                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1657825      4.42%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              35873838     95.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               125      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              53153657     38.54%     38.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     38.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     38.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            52182743     37.83%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25147459     18.23%     94.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7443076      5.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              137927060                       # Type of FU issued
system.cpu.iq.rate                           1.847230                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37531663                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.272112                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          187196558                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          65630919                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     54613830                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           204099597                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           95816011                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     82706919                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               56296448                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               119162150                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           149636                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2356038                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       917855                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3609761                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4978165                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                186979                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           147984861                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7147                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26874499                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8186012                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 152515                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     8                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            107                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         357998                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        60522                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               418520                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             137761992                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25002265                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            165065                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32436649                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5066998                       # Number of branches executed
system.cpu.iew.exec_stores                    7434384                       # Number of stores executed
system.cpu.iew.exec_rate                     1.845019                       # Inst execution rate
system.cpu.iew.wb_sent                      137521293                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     137320749                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 115798774                       # num instructions producing a value
system.cpu.iew.wb_consumers                 205837236                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.839110                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.562574                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        13466840                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            398851                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     71039606                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.893563                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.451056                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10912253     15.36%     15.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     27570526     38.81%     54.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9387903     13.22%     67.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4504035      6.34%     73.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     18664889     26.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     71039606                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              134517993                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31786606                       # Number of memory references committed
system.cpu.commit.loads                      24518454                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4880817                       # Number of branches committed
system.cpu.commit.fp_insts                   82614731                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  82552285                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              18664889                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    200359550                       # The number of ROB reads
system.cpu.rob.rob_writes                   299579456                       # The number of ROB writes
system.cpu.timesIdled                            6747                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           17603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     134517993                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000002                       # Number of Instructions Simulated
system.cpu.cpi                               0.746670                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.746670                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.339280                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.339280                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                151107487                       # number of integer regfile reads
system.cpu.int_regfile_writes                84780384                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 148097814                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 76125816                       # number of floating regfile writes
system.cpu.misc_regfile_reads                42471839                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.tagsinuse                 37.112368                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11877023                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    143                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               83056.104895                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      37.112368                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.072485                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.072485                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     11877023                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11877023                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      11877023                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11877023                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     11877023                       # number of overall hits
system.cpu.icache.overall_hits::total        11877023                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           169                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            169                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          169                       # number of overall misses
system.cpu.icache.overall_misses::total           169                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      9124500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9124500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      9124500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9124500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      9124500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9124500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11877192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11877192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11877192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11877192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11877192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11877192                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53991.124260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53991.124260                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53991.124260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53991.124260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53991.124260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53991.124260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          143                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          143                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7740500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7740500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54129.370629                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54129.370629                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54129.370629                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54129.370629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54129.370629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54129.370629                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 100499                       # number of replacements
system.cpu.dcache.tagsinuse                234.231499                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 31829355                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 100886                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 315.498236                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     234.231499                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.457483                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.457483                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     24563804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24563804                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7265551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7265551                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      31829355                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31829355                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     31829355                       # number of overall hits
system.cpu.dcache.overall_hits::total        31829355                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       288824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        288824                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2598                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       291422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         291422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       291422                       # number of overall misses
system.cpu.dcache.overall_misses::total        291422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  14738084000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14738084000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    143515500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    143515500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  14881599500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14881599500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  14881599500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14881599500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24852628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24852628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7268149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7268149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32120777                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32120777                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32120777                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32120777                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011621                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000357                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000357                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009073                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51027.906268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51027.906268                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55240.762125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55240.762125                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51065.463486                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51065.463486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51065.463486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51065.463486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        66519                       # number of writebacks
system.cpu.dcache.writebacks::total             66519                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       190536                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       190536                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       190536                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       190536                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       190536                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       190536                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        98288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        98288                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2598                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2598                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       100886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       100886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100886                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5294039000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5294039000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    138319500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    138319500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5432358500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5432358500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5432358500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5432358500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003141                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003141                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003141                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003141                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53862.516279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53862.516279                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53240.762125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53240.762125                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53846.504966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53846.504966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53846.504966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53846.504966                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
