18:00:08 INFO  : Registering command handlers for SDK TCF services
18:00:09 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
18:00:11 INFO  : XSCT server has started successfully.
18:00:11 INFO  : Successfully done setting XSCT server connection channel  
18:00:11 INFO  : Successfully done setting SDK workspace  
18:00:11 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:44:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536666290000,  Project:1536656104000
20:44:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:45:01 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:45:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:45:04 INFO  : Clearing existing target manager status.
20:45:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:45:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:58:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536667134000,  Project:1536666290000
20:58:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:58:58 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:59:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:59:00 INFO  : Clearing existing target manager status.
20:59:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:59:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:34:16 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:34:18 INFO  : XSCT server has started successfully.
22:34:18 INFO  : Successfully done setting XSCT server connection channel  
22:34:18 INFO  : Successfully done setting SDK workspace  
22:34:22 INFO  : Registering command handlers for SDK TCF services
22:34:22 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:34:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:52:42 INFO  : Registering command handlers for SDK TCF services
22:52:43 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:52:45 INFO  : XSCT server has started successfully.
22:52:45 INFO  : Successfully done setting XSCT server connection channel  
22:52:45 INFO  : Successfully done setting SDK workspace  
22:52:45 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:52:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:48:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536850102000,  Project:1536667134000
23:48:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:49:14 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:49:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:49:23 INFO  : 
23:49:25 INFO  : 
23:49:26 INFO  : Updating hardware inferred compiler options for Test.
23:49:27 INFO  : Updating hardware inferred compiler options for fsbl.
23:49:27 INFO  : Clearing existing target manager status.
23:49:27 INFO  : Closing and re-opening the MSS file of ther project Test_bsp
23:49:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:49:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:38 INFO  : Registering command handlers for SDK TCF services
14:00:38 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
14:00:41 INFO  : XSCT server has started successfully.
14:00:43 INFO  : Successfully done setting XSCT server connection channel  
14:00:43 INFO  : Successfully done setting SDK workspace  
14:00:43 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
14:00:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:00:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536987624000,  Project:1536850102000
14:00:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
14:00:43 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:00:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:00:55 INFO  : 
14:00:57 INFO  : 
14:00:59 INFO  : 
14:01:00 INFO  : Updating hardware inferred compiler options for Test.
14:01:00 INFO  : Updating hardware inferred compiler options for fsbl.
14:01:01 INFO  : Updating hardware inferred compiler options for hello.
14:01:01 INFO  : Clearing existing target manager status.
14:01:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:01:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:07:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536987596000,  Project:1536987624000
14:07:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:07:38 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:07:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:07:42 INFO  : 
14:07:44 INFO  : 
14:07:46 INFO  : 
14:07:47 INFO  : Updating hardware inferred compiler options for Test.
14:07:48 INFO  : Updating hardware inferred compiler options for fsbl.
14:07:48 INFO  : Updating hardware inferred compiler options for hello.
14:07:49 INFO  : Clearing existing target manager status.
14:07:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:07:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:51 INFO  : Registering command handlers for SDK TCF services
17:59:51 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
17:59:54 INFO  : XSCT server has started successfully.
17:59:54 INFO  : Successfully done setting XSCT server connection channel  
17:59:54 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:59:54 INFO  : Successfully done setting SDK workspace  
17:59:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:59:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537086944000,  Project:1536987596000
17:59:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:59:56 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:59:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:00:01 INFO  : 
18:00:03 INFO  : 
18:00:05 INFO  : 
18:00:06 INFO  : Updating hardware inferred compiler options for Test.
18:00:07 INFO  : Updating hardware inferred compiler options for fsbl.
18:00:07 INFO  : Updating hardware inferred compiler options for hello.
18:00:07 INFO  : Clearing existing target manager status.
18:00:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:00:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:42:14 INFO  : Registering command handlers for SDK TCF services
17:42:14 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
17:42:16 INFO  : XSCT server has started successfully.
17:42:17 INFO  : Successfully done setting XSCT server connection channel  
17:42:17 INFO  : Successfully done setting SDK workspace  
17:42:17 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:42:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:42:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537172406000,  Project:1537086944000
17:42:19 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:42:19 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:42:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:42:24 INFO  : 
17:42:26 INFO  : 
17:42:28 INFO  : 
17:42:29 INFO  : Updating hardware inferred compiler options for Test.
17:42:29 INFO  : Updating hardware inferred compiler options for fsbl.
17:42:30 INFO  : Updating hardware inferred compiler options for hello.
17:42:30 INFO  : Clearing existing target manager status.
17:42:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:42:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:04:20 INFO  : Invoking Bootgen: bootgen -image Test.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\Test\bootimage\BOOT.bin
18:04:20 INFO  : Creating new bif file F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\Test\bootimage\Test.bif
18:04:22 INFO  : Bootgen command execution is done.
20:20:41 INFO  : Registering command handlers for SDK TCF services
20:20:42 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
20:20:44 INFO  : XSCT server has started successfully.
20:20:44 INFO  : Successfully done setting XSCT server connection channel  
20:20:44 INFO  : Successfully done setting SDK workspace  
20:20:44 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:20:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:20:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537701578000,  Project:1537172406000
20:20:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:20:47 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:20:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:20:51 INFO  : 
20:20:53 INFO  : 
20:20:55 INFO  : 
20:20:56 INFO  : Updating hardware inferred compiler options for Test.
20:20:57 INFO  : Updating hardware inferred compiler options for fsbl.
20:20:57 INFO  : Updating hardware inferred compiler options for hello.
20:20:57 INFO  : Clearing existing target manager status.
20:20:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:21:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:22:27 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:22:35 INFO  : 'fpga -state' command is executed.
20:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:22:35 INFO  : 'jtag frequency' command is executed.
20:22:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:35 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:35 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : 'stop' command is executed.
20:22:36 INFO  : 'ps7_init' command is executed.
20:22:36 INFO  : 'ps7_post_config' command is executed.
20:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:36 INFO  : Memory regions updated for context APU
20:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:37 INFO  : 'con' command is executed.
20:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:22:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:23:44 INFO  : Disconnected from the channel tcfchan#1.
20:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:23:58 INFO  : 'fpga -state' command is executed.
20:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:23:58 INFO  : 'jtag frequency' command is executed.
20:23:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:58 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:58 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : 'stop' command is executed.
20:23:58 INFO  : 'ps7_init' command is executed.
20:23:58 INFO  : 'ps7_post_config' command is executed.
20:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:59 INFO  : Memory regions updated for context APU
20:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:59 INFO  : 'con' command is executed.
20:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:23:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:37:25 INFO  : Disconnected from the channel tcfchan#2.
20:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:37:26 INFO  : 'fpga -state' command is executed.
20:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:37:26 INFO  : 'jtag frequency' command is executed.
20:37:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:26 INFO  : Context for 'APU' is selected.
20:37:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:26 INFO  : Context for 'APU' is selected.
20:37:26 INFO  : 'stop' command is executed.
20:37:27 INFO  : 'ps7_init' command is executed.
20:37:27 INFO  : 'ps7_post_config' command is executed.
20:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:27 INFO  : Memory regions updated for context APU
20:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:27 INFO  : 'con' command is executed.
20:37:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:37:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:41:47 INFO  : Disconnected from the channel tcfchan#3.
20:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:41:48 INFO  : 'fpga -state' command is executed.
20:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:41:48 INFO  : 'jtag frequency' command is executed.
20:41:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:48 INFO  : Context for 'APU' is selected.
20:41:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:48 INFO  : Context for 'APU' is selected.
20:41:48 INFO  : 'stop' command is executed.
20:41:48 INFO  : 'ps7_init' command is executed.
20:41:48 INFO  : 'ps7_post_config' command is executed.
20:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:49 INFO  : Memory regions updated for context APU
20:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:49 INFO  : 'con' command is executed.
20:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:41:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:43:11 INFO  : Disconnected from the channel tcfchan#4.
20:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:12 INFO  : 'fpga -state' command is executed.
20:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:13 INFO  : 'jtag frequency' command is executed.
20:43:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : 'stop' command is executed.
20:43:13 INFO  : 'ps7_init' command is executed.
20:43:13 INFO  : 'ps7_post_config' command is executed.
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:13 INFO  : Memory regions updated for context APU
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : 'con' command is executed.
20:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:45:08 INFO  : Disconnected from the channel tcfchan#5.
20:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:45:09 INFO  : 'fpga -state' command is executed.
20:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:45:09 INFO  : 'jtag frequency' command is executed.
20:45:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:09 INFO  : Context for 'APU' is selected.
20:45:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:09 INFO  : Context for 'APU' is selected.
20:45:09 INFO  : 'stop' command is executed.
20:45:10 INFO  : 'ps7_init' command is executed.
20:45:10 INFO  : 'ps7_post_config' command is executed.
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:10 INFO  : Memory regions updated for context APU
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : 'con' command is executed.
20:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:45:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:51:57 INFO  : Disconnected from the channel tcfchan#6.
20:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:51:58 INFO  : 'fpga -state' command is executed.
20:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:51:58 INFO  : 'jtag frequency' command is executed.
20:51:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:58 INFO  : Context for 'APU' is selected.
20:51:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:58 INFO  : Context for 'APU' is selected.
20:51:59 INFO  : 'stop' command is executed.
20:51:59 INFO  : 'ps7_init' command is executed.
20:51:59 INFO  : 'ps7_post_config' command is executed.
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:59 INFO  : Memory regions updated for context APU
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : 'con' command is executed.
20:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:51:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:54:28 INFO  : Disconnected from the channel tcfchan#7.
20:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:55:18 INFO  : 'fpga -state' command is executed.
20:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:55:18 INFO  : 'jtag frequency' command is executed.
20:55:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:18 INFO  : Context for 'APU' is selected.
20:55:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:55:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:18 INFO  : Context for 'APU' is selected.
20:55:18 INFO  : 'stop' command is executed.
20:55:18 INFO  : 'ps7_init' command is executed.
20:55:18 INFO  : 'ps7_post_config' command is executed.
20:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:19 INFO  : Memory regions updated for context APU
20:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:19 INFO  : 'con' command is executed.
20:55:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:55:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:56:09 INFO  : Disconnected from the channel tcfchan#8.
20:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:57:00 INFO  : 'fpga -state' command is executed.
20:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:57:00 INFO  : 'jtag frequency' command is executed.
20:57:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:00 INFO  : Context for 'APU' is selected.
20:57:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:00 INFO  : Context for 'APU' is selected.
20:57:00 INFO  : 'stop' command is executed.
20:57:01 INFO  : 'ps7_init' command is executed.
20:57:01 INFO  : 'ps7_post_config' command is executed.
20:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:01 INFO  : Memory regions updated for context APU
20:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:01 INFO  : 'con' command is executed.
20:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:57:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:58:16 INFO  : Disconnected from the channel tcfchan#9.
21:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:01:01 INFO  : 'fpga -state' command is executed.
21:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:01:01 INFO  : 'jtag frequency' command is executed.
21:01:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:01 INFO  : Context for 'APU' is selected.
21:01:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:02 INFO  : Context for 'APU' is selected.
21:01:02 INFO  : 'stop' command is executed.
21:01:02 INFO  : 'ps7_init' command is executed.
21:01:02 INFO  : 'ps7_post_config' command is executed.
21:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:02 INFO  : Memory regions updated for context APU
21:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:02 INFO  : 'con' command is executed.
21:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:01:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:02:28 INFO  : Disconnected from the channel tcfchan#10.
21:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:02:29 INFO  : 'fpga -state' command is executed.
21:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:02:29 INFO  : 'jtag frequency' command is executed.
21:02:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:29 INFO  : Context for 'APU' is selected.
21:02:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:29 INFO  : Context for 'APU' is selected.
21:02:29 INFO  : 'stop' command is executed.
21:02:30 INFO  : 'ps7_init' command is executed.
21:02:30 INFO  : 'ps7_post_config' command is executed.
21:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:30 INFO  : Memory regions updated for context APU
21:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:30 INFO  : 'con' command is executed.
21:02:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:02:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:04:22 INFO  : Disconnected from the channel tcfchan#11.
21:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:04:41 INFO  : 'fpga -state' command is executed.
21:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:04:41 INFO  : 'jtag frequency' command is executed.
21:04:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:41 INFO  : Context for 'APU' is selected.
21:04:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:41 INFO  : Context for 'APU' is selected.
21:04:41 INFO  : 'stop' command is executed.
21:04:41 INFO  : 'ps7_init' command is executed.
21:04:41 INFO  : 'ps7_post_config' command is executed.
21:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:42 INFO  : Memory regions updated for context APU
21:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:42 INFO  : 'con' command is executed.
21:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:04:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:05:24 INFO  : Disconnected from the channel tcfchan#12.
21:05:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:05:26 INFO  : 'fpga -state' command is executed.
21:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:05:26 INFO  : 'jtag frequency' command is executed.
21:05:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:26 INFO  : Context for 'APU' is selected.
21:05:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:26 INFO  : Context for 'APU' is selected.
21:05:26 INFO  : 'stop' command is executed.
21:05:26 INFO  : 'ps7_init' command is executed.
21:05:26 INFO  : 'ps7_post_config' command is executed.
21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:27 INFO  : Memory regions updated for context APU
21:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:27 INFO  : 'con' command is executed.
21:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:05:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:10:07 INFO  : Disconnected from the channel tcfchan#13.
21:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:10:08 INFO  : 'fpga -state' command is executed.
21:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:10:09 INFO  : 'jtag frequency' command is executed.
21:10:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:09 INFO  : Context for 'APU' is selected.
21:10:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:09 INFO  : Context for 'APU' is selected.
21:10:09 INFO  : 'stop' command is executed.
21:10:09 INFO  : 'ps7_init' command is executed.
21:10:09 INFO  : 'ps7_post_config' command is executed.
21:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:09 INFO  : Memory regions updated for context APU
21:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:09 INFO  : 'con' command is executed.
21:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:10:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:19:21 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin
21:19:21 INFO  : Creating new bif file F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\hello.bif
21:19:22 INFO  : Bootgen command execution is done.
22:43:08 INFO  : Disconnected from the channel tcfchan#14.
22:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:43:09 INFO  : 'fpga -state' command is executed.
22:43:15 INFO  : Memory regions updated for context APU
22:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:43:21 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:43:46 INFO  : 'fpga -state' command is executed.
22:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:43:46 INFO  : 'jtag frequency' command is executed.
22:43:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:46 INFO  : Context for 'APU' is selected.
22:43:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:46 INFO  : Context for 'APU' is selected.
22:43:46 INFO  : 'stop' command is executed.
22:43:47 INFO  : 'ps7_init' command is executed.
22:43:47 INFO  : 'ps7_post_config' command is executed.
22:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:47 INFO  : Memory regions updated for context APU
22:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:47 INFO  : 'con' command is executed.
22:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:43:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
22:47:27 INFO  : Disconnected from the channel tcfchan#15.
22:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:51:02 INFO  : 'fpga -state' command is executed.
22:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:51:02 INFO  : 'jtag frequency' command is executed.
22:51:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:02 INFO  : Context for 'APU' is selected.
22:51:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:02 INFO  : Context for 'APU' is selected.
22:51:02 INFO  : 'stop' command is executed.
22:51:03 INFO  : 'ps7_init' command is executed.
22:51:03 INFO  : 'ps7_post_config' command is executed.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:03 INFO  : Memory regions updated for context APU
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : 'con' command is executed.
22:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:51:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
22:53:56 INFO  : Disconnected from the channel tcfchan#16.
22:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:53:57 INFO  : 'fpga -state' command is executed.
22:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:53:57 INFO  : 'jtag frequency' command is executed.
22:53:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:57 INFO  : Context for 'APU' is selected.
22:53:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:57 INFO  : Context for 'APU' is selected.
22:53:57 INFO  : 'stop' command is executed.
22:53:57 INFO  : 'ps7_init' command is executed.
22:53:57 INFO  : 'ps7_post_config' command is executed.
22:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:58 INFO  : Memory regions updated for context APU
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : 'con' command is executed.
22:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:53:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
23:31:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537712004000,  Project:1537701578000
23:31:38 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:31:57 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:32:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:32:02 INFO  : 
23:32:03 INFO  : 
23:32:05 INFO  : 
23:32:06 INFO  : Updating hardware inferred compiler options for Test.
23:32:07 INFO  : Updating hardware inferred compiler options for fsbl.
23:32:08 INFO  : Updating hardware inferred compiler options for hello.
23:32:08 INFO  : Clearing existing target manager status.
23:32:08 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
23:32:08 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
23:32:08 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
23:32:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:32:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:32:42 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:56:03 INFO  : Invoking Bootgen: bootgen -image Test.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\Test\bootimage\BOOT.bin -w on
23:56:04 INFO  : Bootgen command execution is done.
23:58:16 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
23:58:17 INFO  : Bootgen command execution is done.
23:59:33 INFO  : Disconnected from the channel tcfchan#17.
23:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:59:34 INFO  : 'fpga -state' command is executed.
23:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:59:35 INFO  : 'jtag frequency' command is executed.
23:59:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:35 INFO  : Context for 'APU' is selected.
23:59:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:35 INFO  : Context for 'APU' is selected.
23:59:35 INFO  : 'stop' command is executed.
23:59:35 INFO  : 'ps7_init' command is executed.
23:59:35 INFO  : 'ps7_post_config' command is executed.
23:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:36 INFO  : Memory regions updated for context APU
23:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:36 INFO  : 'con' command is executed.
23:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:59:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:02:52 INFO  : Disconnected from the channel tcfchan#18.
00:02:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:02:53 INFO  : 'fpga -state' command is executed.
00:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:02:54 INFO  : 'jtag frequency' command is executed.
00:02:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:54 INFO  : Context for 'APU' is selected.
00:02:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:02:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:54 INFO  : Context for 'APU' is selected.
00:02:54 INFO  : 'stop' command is executed.
00:02:54 INFO  : 'ps7_init' command is executed.
00:02:54 INFO  : 'ps7_post_config' command is executed.
00:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:54 INFO  : Memory regions updated for context APU
00:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:55 INFO  : 'con' command is executed.
00:02:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:02:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
00:22:28 INFO  : Disconnected from the channel tcfchan#19.
00:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:22:29 INFO  : 'fpga -state' command is executed.
00:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:22:29 INFO  : 'jtag frequency' command is executed.
00:22:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:29 INFO  : Context for 'APU' is selected.
00:22:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:29 INFO  : Context for 'APU' is selected.
00:22:29 INFO  : 'stop' command is executed.
00:22:29 INFO  : 'ps7_init' command is executed.
00:22:29 INFO  : 'ps7_post_config' command is executed.
00:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:30 INFO  : Memory regions updated for context APU
00:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:30 INFO  : 'con' command is executed.
00:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:22:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
00:26:37 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
00:26:38 INFO  : Bootgen command execution is done.
00:34:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537716782000,  Project:1537712004000
00:34:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:35:32 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:35:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:35:37 INFO  : 
00:35:39 INFO  : 
00:35:41 INFO  : 
00:35:41 INFO  : Updating hardware inferred compiler options for Test.
00:35:42 INFO  : Updating hardware inferred compiler options for fsbl.
00:35:43 INFO  : Updating hardware inferred compiler options for hello.
00:35:43 INFO  : Clearing existing target manager status.
00:35:43 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
00:35:43 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
00:35:43 INFO  : Closing and re-opening the MSS file of ther project fsbl_bsp
00:35:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:35:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:37:34 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
00:37:35 INFO  : Bootgen command execution is done.
01:03:36 INFO  : Disconnected from the channel tcfchan#20.
