(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h10b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hc):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire signed [(5'h11):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire37;
  wire signed [(5'h11):(1'h0)] wire35;
  wire signed [(5'h15):(1'h0)] wire21;
  wire [(5'h11):(1'h0)] wire20;
  wire signed [(4'hb):(1'h0)] wire19;
  wire signed [(4'h8):(1'h0)] wire18;
  wire signed [(5'h12):(1'h0)] wire17;
  wire [(5'h12):(1'h0)] wire16;
  wire signed [(2'h2):(1'h0)] wire15;
  wire [(4'hd):(1'h0)] wire14;
  wire [(5'h10):(1'h0)] wire13;
  wire [(4'ha):(1'h0)] wire12;
  wire [(4'ha):(1'h0)] wire11;
  wire signed [(5'h15):(1'h0)] wire10;
  wire signed [(4'hc):(1'h0)] wire9;
  wire signed [(3'h6):(1'h0)] wire8;
  wire signed [(4'hc):(1'h0)] wire7;
  wire [(4'hd):(1'h0)] wire6;
  wire signed [(5'h15):(1'h0)] wire5;
  wire [(5'h11):(1'h0)] wire4;
  assign y = {wire37,
                 wire35,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = {$signed((|$unsigned(wire0))), wire2};
  assign wire5 = (~^$signed($unsigned(wire2)));
  assign wire6 = wire5[(5'h11):(2'h2)];
  assign wire7 = {wire0};
  assign wire8 = $signed((wire2[(2'h3):(2'h2)] ?
                     (wire7[(3'h6):(2'h3)] + $unsigned($unsigned(wire4))) : {wire3[(3'h5):(1'h1)]}));
  assign wire9 = (wire7[(4'ha):(4'ha)] ?
                     wire8[(3'h6):(3'h4)] : ($signed((!(wire2 <= wire4))) != $unsigned((wire2 ?
                         wire4 : $unsigned(wire0)))));
  assign wire10 = {wire4};
  assign wire11 = wire5;
  assign wire12 = wire4;
  assign wire13 = ($unsigned((-wire11[(3'h6):(1'h1)])) ?
                      $unsigned(($signed((wire6 ? wire3 : wire9)) ?
                          (~^(wire9 ^~ wire11)) : {wire1})) : (~^$unsigned({$signed(wire11)})));
  assign wire14 = wire4[(2'h2):(2'h2)];
  assign wire15 = ($signed(wire2) - $unsigned(wire3[(2'h3):(2'h3)]));
  assign wire16 = ($signed(wire3) > (|(~^wire14)));
  assign wire17 = (^~{wire5[(4'ha):(2'h3)], $unsigned({$signed((8'ha6))})});
  assign wire18 = ((^(($signed(wire17) ?
                          wire9 : (wire6 ?
                              (8'hb6) : wire7)) | ($signed(wire1) != (+wire14)))) ?
                      (~&$unsigned($signed(wire6))) : $unsigned(wire17[(4'h8):(3'h6)]));
  assign wire19 = $unsigned($signed(wire15[(1'h0):(1'h0)]));
  assign wire20 = ({$signed($unsigned((8'hbe))),
                      $signed(({wire4, wire8} ?
                          wire5[(4'hb):(2'h3)] : $unsigned(wire13)))} ^ wire13);
  assign wire21 = $signed(wire1[(1'h0):(1'h0)]);
  module22 #() modinst36 (.wire25(wire17), .wire26(wire12), .wire23(wire9), .wire24(wire2), .y(wire35), .clk(clk));
  assign wire37 = ({$unsigned(($unsigned(wire0) * {(8'hbf), wire12})),
                      {wire8}} + ((wire11[(3'h7):(1'h0)] ^~ wire15[(1'h0):(1'h0)]) ?
                      ((&$unsigned(wire15)) ^~ ($signed(wire14) ?
                          (wire3 ?
                              wire16 : wire12) : $signed(wire0))) : wire21[(5'h11):(5'h11)]));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module22
#(parameter param33 = ((((((8'hb9) ^ (8'hbf)) != {(8'hbe)}) ? {(&(8'h9d))} : (~^((8'hb7) * (8'ha3)))) | ((~|((8'hb6) ? (8'ha2) : (8'hb4))) * (~((8'haf) ? (8'h9d) : (8'hb6))))) << (({((8'hbb) || (8'hbf)), ((8'hba) ? (8'hb8) : (8'ha1))} ? ((~(8'hbd)) ^~ (8'hb2)) : (((7'h41) >>> (7'h44)) < (|(8'hb4)))) ? {({(8'hb9)} ? ((8'ha7) ? (8'hab) : (7'h42)) : ((7'h41) ^ (8'ha4)))} : ((8'hbd) || {{(8'h9f), (8'hb0)}, ((8'hb5) && (8'hb5))}))), 
parameter param34 = param33)
(y, clk, wire26, wire25, wire24, wire23);
  output wire [(32'h65):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire26;
  input wire signed [(5'h12):(1'h0)] wire25;
  input wire signed [(4'h8):(1'h0)] wire24;
  input wire [(4'hc):(1'h0)] wire23;
  wire [(5'h11):(1'h0)] wire32;
  wire signed [(5'h11):(1'h0)] wire31;
  wire [(4'hb):(1'h0)] wire30;
  wire signed [(5'h15):(1'h0)] wire29;
  wire [(5'h14):(1'h0)] wire28;
  wire [(4'he):(1'h0)] wire27;
  assign y = {wire32, wire31, wire30, wire29, wire28, wire27, (1'h0)};
  assign wire27 = (^{wire24[(3'h5):(3'h5)]});
  assign wire28 = wire23;
  assign wire29 = $unsigned(wire25[(5'h10):(3'h4)]);
  assign wire30 = (~&wire28);
  assign wire31 = (+((wire26[(1'h1):(1'h0)] * ($unsigned(wire28) ?
                          (wire29 ? wire30 : wire30) : (^wire24))) ?
                      {(((8'hb9) ^~ wire30) ?
                              $signed((8'hb7)) : $signed(wire30)),
                          {((7'h43) * (8'ha5)),
                              $unsigned(wire30)}} : (((wire23 ?
                              wire27 : wire26) >>> $signed(wire26)) ?
                          (!{wire24, wire29}) : $unsigned((wire29 ?
                              wire24 : (8'hb7))))));
  assign wire32 = wire24[(1'h0):(1'h0)];
endmodule