C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module UART_TX

Top level modules:
	UART_TX

} {} {}} C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module UART_RX

Top level modules:
	UART_RX

} {} {}} C:/Users/Duncan/git/ForthCPU/UART/test/UARTComponentTests.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/UART/test/UARTComponentTests.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module UARTComponentTests

Top level modules:
	UARTComponentTests

} {} {}}
