#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Mar  2 11:52:22 2024
# Process ID: 8168
# Current directory: C:/FHNW/prj2/fhnw_zt/4_vivado/zt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23864 C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.xpr
# Log file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/vivado.log
# Journal file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt\vivado.jou
# Running On: DESKTOP-EOOIIGE, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16539 MB
#-----------------------------------------------------------
start_gui
open_project C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2596.172 ; gain = 500.305
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=>' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '*' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=>' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '*' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=>' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '*' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=>' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '*' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'process' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'process' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'process' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'process' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'process' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ':' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'process' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '*' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:99]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '*' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:99]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '*' [C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd:99]
update_module_reference ZyboTank_lf_sampler_axi_maste_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'Axi' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n_s' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'Axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-5107] Inferred bus interface 'Axi' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n_s' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'Axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
Reading block design file <C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:module_ref:lf_sampler_axi_master_control:1.0 - lf_sampler_axi_maste_0
Successfully read diagram <ZyboTank> from block design file <C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd>
Upgrading 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd'
INFO: [IP_Flow 19-3420] Updated ZyboTank_lf_sampler_axi_maste_0_2 to use current project options
Wrote  : <C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.srcs\sources_1\bd\ZyboTank\ZyboTank.bd> 
Wrote  : <C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ui/bd_9efbae76.ui> 
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2706.668 ; gain = 65.988
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2706.668 ; gain = 65.988
validate_bd_design
CRITICAL WARNING: [BD 41-967] AXI interface pin /lf_sampler_axi_maste_0/Axi is not associated to any clock pin. It may not work correctly.
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /PS/processing_system7_0 -filter {path == /PS/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] ZyboTank_smartconnect_0_0: SmartConnect ZyboTank_smartconnect_0_0 is in High-performance Mode.
INFO: [PFM-62] PFM.AXI_PORT for PS/processing_system7_0/S_AXI_HP1 does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [PFM-62] PFM.AXI_PORT for smartconnect_0/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2806.336 ; gain = 99.668
save_bd_design
Wrote  : <C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.srcs\sources_1\bd\ZyboTank\ZyboTank.bd> 
Wrote  : <C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ui/bd_9efbae76.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/utils_1/imports/synth_1/ZyboTank_wrapper.dcp with file C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1/ZyboTank_wrapper.dcp
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'ZyboTank.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe38'(1) to pin: '/PS/S_AXI_HP0_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe20'(1) to pin: '/PS/S_AXI_HP0_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/synth/ZyboTank.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe38'(1) to pin: '/PS/S_AXI_HP0_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe20'(1) to pin: '/PS/S_AXI_HP0_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/sim/ZyboTank.vhd
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/hdl/ZyboTank_wrapper.vhd
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/hw_handoff/ZyboTank_smartconnect_0_0.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/synth/ZyboTank_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_ooc.xdc'
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/hw_handoff/ZyboTank_system_ila_0_1.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/synth/ZyboTank_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lf_sampler_axi_maste_0 .
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/hw_handoff/ZyboTank.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/synth/ZyboTank.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin Axi could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /lf_sampler_axi_maste_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_lf_sampler_axi_maste_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_smartconnect_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_system_ila_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_lf_sampler_axi_maste_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_smartconnect_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry adbb5b10dc05cc3f to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_smartconnect_0_0, cache-ID = adbb5b10dc05cc3f; cache size = 43.739 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ce7bd0c89efc2c90 to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_system_ila_0_1, cache-ID = ce7bd0c89efc2c90; cache size = 43.739 MB.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3071.945 ; gain = 0.000
[Sat Mar  2 15:57:23 2024] Launched ZyboTank_lf_sampler_axi_maste_0_2_synth_1...
Run output will be captured here: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_lf_sampler_axi_maste_0_2_synth_1/runme.log
[Sat Mar  2 15:57:23 2024] Launched synth_1...
Run output will be captured here: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 3092.391 ; gain = 263.285
launch_runs impl_1 -jobs 4
[Sat Mar  2 15:59:48 2024] Launched impl_1...
Run output will be captured here: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.440 . Memory (MB): peak = 3301.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1285 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4079.387 ; gain = 2.895
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4079.387 ; gain = 2.895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4079.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 670 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 636 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 33 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 4213.824 ; gain = 1115.613
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4274.688 ; gain = 57.156
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar  2 16:07:01 2024] Launched impl_1...
Run output will be captured here: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4312.340 ; gain = 14.617
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B0FE18A
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B0FE18A
close_hw_manager
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd}
set_property pfm_name {xilinx:board:ZyboTank:0.0} [get_files -all {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd}]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -include_bit -force -file C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/ZyboTank_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/ZyboTank_wrapper.xsa ...
INFO: [Project 1-655] Project does not have Board Part set. Board related data may be missing or incomplete in the generated Hardware Platform.
WARNING: [Project 1-646] Board name, vendor and part not set in Hardware Platform.
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1906] Skipping semantic label enumeration.
INFO: [PFM-62] PFM.AXI_PORT for PS/processing_system7_0/S_AXI_HP1 does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [PFM-62] PFM.AXI_PORT for smartconnect_0/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [Project 1-1042] Successfully generated hpfm file
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'Axi' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n_s' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'Axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:lf_sampler_axi_master_control:1.0'. The one found in IP location 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/mref/lf_sampler_axi_master_control' will take precedence over the same IP in location c:/FHNW/prj2/fhnw_zt/4_vivado/zt/.Xil/Vivado-8168-DESKTOP-EOOIIGE/zt/zt.gen/sources_1/bd/mref/lf_sampler_axi_master_control
write_project_tcl: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4583.578 ; gain = 0.000
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/ZyboTank_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 4583.578 ; gain = 229.188
validate_bd_design -force
CRITICAL WARNING: [BD 41-967] AXI interface pin /lf_sampler_axi_maste_0/Axi is not associated to any clock pin. It may not work correctly.
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /PS/processing_system7_0 -filter {path == /PS/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] ZyboTank_smartconnect_0_0: SmartConnect ZyboTank_smartconnect_0_0 is in High-performance Mode.
INFO: [PFM-62] PFM.AXI_PORT for PS/processing_system7_0/S_AXI_HP1 does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [PFM-62] PFM.AXI_PORT for smartconnect_0/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4583.578 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/utils_1/imports/synth_1/ZyboTank_wrapper.dcp with file C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1/ZyboTank_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1

save_bd_design
Wrote  : <C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.srcs\sources_1\bd\ZyboTank\ZyboTank.bd> 
Wrote  : <C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ui/bd_9efbae76.ui> 
launch_runs impl_1 -jobs 4
INFO: [BD 41-1662] The design 'ZyboTank.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe38'(1) to pin: '/PS/S_AXI_HP0_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe20'(1) to pin: '/PS/S_AXI_HP0_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/synth/ZyboTank.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe38'(1) to pin: '/PS/S_AXI_HP0_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe20'(1) to pin: '/PS/S_AXI_HP0_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/sim/ZyboTank.vhd
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/hdl/ZyboTank_wrapper.vhd
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/hw_handoff/ZyboTank_smartconnect_0_0.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/synth/ZyboTank_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_ooc.xdc'
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/hw_handoff/ZyboTank_system_ila_0_1.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/synth/ZyboTank_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/hw_handoff/ZyboTank.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/synth/ZyboTank.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin Axi could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /lf_sampler_axi_maste_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_smartconnect_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_system_ila_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_smartconnect_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry adbb5b10dc05cc3f to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_smartconnect_0_0, cache-ID = adbb5b10dc05cc3f; cache size = 43.993 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ce7bd0c89efc2c90 to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_system_ila_0_1, cache-ID = ce7bd0c89efc2c90; cache size = 43.993 MB.
config_ip_cache: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4583.656 ; gain = 0.000
[Sat Mar  2 16:29:58 2024] Launched synth_1...
Run output will be captured here: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1/runme.log
[Sat Mar  2 16:29:58 2024] Launched impl_1...
Run output will be captured here: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 4583.656 ; gain = 0.078
set_property pfm_name {xilinx:board:ZyboTank:0.0} [get_files -all {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd}]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -include_bit -force -file C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/ZyboTank_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/ZyboTank_wrapper.xsa ...
INFO: [Project 1-655] Project does not have Board Part set. Board related data may be missing or incomplete in the generated Hardware Platform.
WARNING: [Project 1-646] Board name, vendor and part not set in Hardware Platform.
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1906] Skipping semantic label enumeration.
INFO: [PFM-62] PFM.AXI_PORT for PS/processing_system7_0/S_AXI_HP1 does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [PFM-62] PFM.AXI_PORT for smartconnect_0/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [Project 1-1042] Successfully generated hpfm file
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'Axi' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n_s' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'Axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:lf_sampler_axi_master_control:1.0'. The one found in IP location 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/mref/lf_sampler_axi_master_control' will take precedence over the same IP in location c:/FHNW/prj2/fhnw_zt/4_vivado/zt/.Xil/Vivado-8168-DESKTOP-EOOIIGE/zt/zt.gen/sources_1/bd/mref/lf_sampler_axi_master_control
write_project_tcl: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4685.863 ; gain = 0.000
Command: write_bitstream -force C:/FHNW/prj2/fhnw_zt/4_vivado/zt/.Xil/Vivado-8168-DESKTOP-EOOIIGE/xsa/ZyboTank_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 35 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (ZyboTank_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream C:/FHNW/prj2/fhnw_zt/4_vivado/zt/.Xil/Vivado-8168-DESKTOP-EOOIIGE/xsa/ZyboTank_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 5114.113 ; gain = 428.250
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/ZyboTank_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 5114.113 ; gain = 530.457
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FHNW\prj2\fhnw_zt\4_vivado\src\ZyboTank_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\FHNW\prj2\fhnw_zt\2_hdl\zt_lib\src\lf_sampler_axi_master_control.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property part xc7z010clg400-1 [current_project]
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z020clg400-1', does not match run part, 'xc7z010clg400-1', for run 'synth_1'.
WARNING: [IP_Flow 19-2162] IP 'ZyboTank_ila_1_1' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-1' used to customize the IP 'ZyboTank_ila_1_1' do not match.
WARNING: [IP_Flow 19-2162] IP 'ZyboTank_processing_system7_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-1' used to customize the IP 'ZyboTank_processing_system7_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'ZyboTank_proc_sys_reset_0_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-1' used to customize the IP 'ZyboTank_proc_sys_reset_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'ZyboTank_axi_dma_1_0' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-1' used to customize the IP 'ZyboTank_axi_dma_1_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'ZyboTank_ila_0_2' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-1' used to customize the IP 'ZyboTank_ila_0_2' do not match.
WARNING: [IP_Flow 19-2162] IP 'ZyboTank_lf_sampler_axi_maste_0_2' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-1' used to customize the IP 'ZyboTank_lf_sampler_axi_maste_0_2' do not match.
reset_run ZyboTank_ila_1_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_ila_1_1_synth_1

reset_run ZyboTank_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_processing_system7_0_0_synth_1

reset_run ZyboTank_proc_sys_reset_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_proc_sys_reset_0_0_synth_1

reset_run ZyboTank_axi_dma_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_axi_dma_1_0_synth_1

reset_run ZyboTank_ila_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_ila_0_2_synth_1

reset_run ZyboTank_lf_sampler_axi_maste_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_lf_sampler_axi_maste_0_2_synth_1

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/utils_1/imports/synth_1/ZyboTank_wrapper.dcp with file C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1/ZyboTank_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_axi_dma_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_ila_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_ila_1_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_lf_sampler_axi_maste_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_smartconnect_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZyboTank_system_ila_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_axi_dma_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4000a18108bb328b to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/0/4000a18108bb328b/ZyboTank_axi_dma_1_0.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/0/4000a18108bb328b/ZyboTank_axi_dma_1_0_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/0/4000a18108bb328b/ZyboTank_axi_dma_1_0_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/0/4000a18108bb328b/ZyboTank_axi_dma_1_0_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/0/4000a18108bb328b/ZyboTank_axi_dma_1_0_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_axi_dma_1_0, cache-ID = 4000a18108bb328b; cache size = 43.993 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_ila_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 118d1729e15f22e9 to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/1/1/118d1729e15f22e9/ZyboTank_ila_0_2.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/1/1/118d1729e15f22e9/ZyboTank_ila_0_2_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/1/1/118d1729e15f22e9/ZyboTank_ila_0_2_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/1/1/118d1729e15f22e9/ZyboTank_ila_0_2_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/1/1/118d1729e15f22e9/ZyboTank_ila_0_2_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_ila_0_2, cache-ID = 118d1729e15f22e9; cache size = 43.993 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_ila_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45368a5a3dafd088 to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/5/45368a5a3dafd088/ZyboTank_ila_1_1.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/5/45368a5a3dafd088/ZyboTank_ila_1_1_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/5/45368a5a3dafd088/ZyboTank_ila_1_1_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/5/45368a5a3dafd088/ZyboTank_ila_1_1_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/4/5/45368a5a3dafd088/ZyboTank_ila_1_1_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_ila_1_1, cache-ID = 45368a5a3dafd088; cache size = 43.993 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_lf_sampler_axi_maste_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6de9fe6e087f5758 to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/6/d/6de9fe6e087f5758/ZyboTank_lf_sampler_axi_maste_0_2.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/6/d/6de9fe6e087f5758/ZyboTank_lf_sampler_axi_maste_0_2_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/6/d/6de9fe6e087f5758/ZyboTank_lf_sampler_axi_maste_0_2_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/6/d/6de9fe6e087f5758/ZyboTank_lf_sampler_axi_maste_0_2_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/6/d/6de9fe6e087f5758/ZyboTank_lf_sampler_axi_maste_0_2_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_lf_sampler_axi_maste_0_2, cache-ID = 6de9fe6e087f5758; cache size = 43.993 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_proc_sys_reset_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d9207c8331a93851 to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/d/9/d9207c8331a93851/ZyboTank_proc_sys_reset_0_0.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/d/9/d9207c8331a93851/ZyboTank_proc_sys_reset_0_0_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/d/9/d9207c8331a93851/ZyboTank_proc_sys_reset_0_0_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/d/9/d9207c8331a93851/ZyboTank_proc_sys_reset_0_0_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/d/9/d9207c8331a93851/ZyboTank_proc_sys_reset_0_0_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_proc_sys_reset_0_0, cache-ID = d9207c8331a93851; cache size = 43.993 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_smartconnect_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry adbb5b10dc05cc3f to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/a/d/adbb5b10dc05cc3f/ZyboTank_smartconnect_0_0_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_smartconnect_0_0, cache-ID = adbb5b10dc05cc3f; cache size = 43.993 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZyboTank_system_ila_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ce7bd0c89efc2c90 to dir: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1.dcp to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_sim_netlist.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_sim_netlist.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_stub.v to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/ip/2023.1/c/e/ce7bd0c89efc2c90/ZyboTank_system_ila_0_1_stub.vhdl to c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZyboTank_system_ila_0_1, cache-ID = ce7bd0c89efc2c90; cache size = 43.993 MB.
config_ip_cache: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5114.113 ; gain = 0.000
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_processing_system7_0_0/ZyboTank_processing_system7_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/ZyboTank_smartconnect_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/ZyboTank_system_ila_0_1.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run ZyboTank_ila_1_1_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run ZyboTank_processing_system7_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run ZyboTank_proc_sys_reset_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run ZyboTank_axi_dma_1_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run ZyboTank_ila_0_2_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run ZyboTank_lf_sampler_axi_maste_0_2_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1.xci' in run ZyboTank_ila_1_1_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_processing_system7_0_0/ZyboTank_processing_system7_0_0.xci' in run ZyboTank_processing_system7_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_proc_sys_reset_0_0/ZyboTank_proc_sys_reset_0_0.xci' in run ZyboTank_proc_sys_reset_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_axi_dma_1_0/ZyboTank_axi_dma_1_0.xci' in run ZyboTank_axi_dma_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2.xci' in run ZyboTank_ila_0_2_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2.xci' in run ZyboTank_lf_sampler_axi_maste_0_2_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sat Mar  2 16:51:56 2024] Launched ZyboTank_ila_1_1_synth_1, ZyboTank_processing_system7_0_0_synth_1, ZyboTank_proc_sys_reset_0_0_synth_1, ZyboTank_axi_dma_1_0_synth_1, ZyboTank_ila_0_2_synth_1, ZyboTank_lf_sampler_axi_maste_0_2_synth_1...
Run output will be captured here:
ZyboTank_ila_1_1_synth_1: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_ila_1_1_synth_1/runme.log
ZyboTank_processing_system7_0_0_synth_1: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_processing_system7_0_0_synth_1/runme.log
ZyboTank_proc_sys_reset_0_0_synth_1: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_proc_sys_reset_0_0_synth_1/runme.log
ZyboTank_axi_dma_1_0_synth_1: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_axi_dma_1_0_synth_1/runme.log
ZyboTank_ila_0_2_synth_1: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_ila_0_2_synth_1/runme.log
ZyboTank_lf_sampler_axi_maste_0_2_synth_1: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_lf_sampler_axi_maste_0_2_synth_1/runme.log
[Sat Mar  2 16:51:57 2024] Launched synth_1...
Run output will be captured here: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 5114.113 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1

reset_run ZyboTank_ila_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_ila_0_2_synth_1

reset_run ZyboTank_lf_sampler_axi_maste_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_lf_sampler_axi_maste_0_2_synth_1

reset_run ZyboTank_ila_1_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_ila_1_1_synth_1

reset_run ZyboTank_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_processing_system7_0_0_synth_1

reset_run ZyboTank_proc_sys_reset_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_proc_sys_reset_0_0_synth_1

reset_run ZyboTank_axi_dma_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/ZyboTank_axi_dma_1_0_synth_1

open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd}
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd}
report_ip_status -name ip_status 
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
ZyboTank_proc_sys_reset_0_0
ZyboTank_processing_system7_0_0
ZyboTank_lf_sampler_axi_maste_0_2
ZyboTank_smartconnect_0_0
ZyboTank_axi_dma_1_0
ZyboTank_system_ila_0_1
ZyboTank_ila_1_1
ZyboTank_ila_0_2

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
ZyboTank_proc_sys_reset_0_0
ZyboTank_processing_system7_0_0
ZyboTank_lf_sampler_axi_maste_0_2
ZyboTank_smartconnect_0_0
ZyboTank_axi_dma_1_0
ZyboTank_system_ila_0_1
ZyboTank_ila_1_1
ZyboTank_ila_0_2

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
close_project
open_project C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.xpr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7z020clg400-1, does not match run part, xc7z010clg400-1.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_processing_system7_0_0' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_processing_system7_0_0/ZyboTank_processing_system7_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_processing_system7_0_0' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_processing_system7_0_0/ZyboTank_processing_system7_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_processing_system7_0_0' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_processing_system7_0_0/ZyboTank_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_processing_system7_0_0' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_processing_system7_0_0/ZyboTank_processing_system7_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_processing_system7_0_0' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_processing_system7_0_0/ZyboTank_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_0_2/ZyboTank_ila_0_2_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_1_1' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_1_1' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_1_1' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_1_1' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_ila_1_1' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_ila_1_1/ZyboTank_ila_1_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_lf_sampler_axi_maste_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_lf_sampler_axi_maste_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_lf_sampler_axi_maste_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_lf_sampler_axi_maste_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZyboTank_lf_sampler_axi_maste_0_2' generated file not found 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_lf_sampler_axi_maste_0_2/ZyboTank_lf_sampler_axi_maste_0_2_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ZyboTank.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ZyboTank_proc_sys_reset_0_0
ZyboTank_processing_system7_0_0
ZyboTank_smartconnect_0_0
ZyboTank_axi_dma_1_0
ZyboTank_system_ila_0_1
ZyboTank_ila_1_1
ZyboTank_ila_0_2

open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5114.113 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd}
Reading block design file <C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
Adding component instance block -- xilinx.com:module_ref:lf_sampler_axi_master_control:1.0 - lf_sampler_axi_maste_0
Successfully read diagram <ZyboTank> from block design file <C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {ZyboTank_axi_dma_1_0 ZyboTank_smartconnect_0_0 ZyboTank_system_ila_0_1 ZyboTank_proc_sys_reset_0_0 ZyboTank_ila_0_2 ZyboTank_lf_sampler_axi_maste_0_2 ZyboTank_ila_1_1 ZyboTank_processing_system7_0_0}] -log ip_upgrade.log
INFO: [IP_Flow 19-5107] Inferred bus interface 'Axi' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n_s' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'Axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
Upgrading 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd'
INFO: [IP_Flow 19-3420] Updated ZyboTank_axi_dma_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ZyboTank_ila_0_2 to use current project options
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0_upgraded_ipi: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [IP_Flow 19-3420] Updated ZyboTank_ila_1_1 to use current project options
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1_upgraded_ipi: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [IP_Flow 19-3420] Updated ZyboTank_lf_sampler_axi_maste_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated ZyboTank_proc_sys_reset_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ZyboTank_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ZyboTank_smartconnect_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ZyboTank_system_ila_0_1 to use current project options
Wrote  : <C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.srcs\sources_1\bd\ZyboTank\ZyboTank.bd> 
Wrote  : <C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ui/bd_9efbae76.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FHNW/prj2/fhnw_zt/4_vivado/zt/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 5114.113 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {ZyboTank_axi_dma_1_0 ZyboTank_smartconnect_0_0 ZyboTank_system_ila_0_1 ZyboTank_proc_sys_reset_0_0 ZyboTank_ila_0_2 ZyboTank_lf_sampler_axi_maste_0_2 ZyboTank_ila_1_1 ZyboTank_processing_system7_0_0}] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd]
generate_target all [get_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /lf_sampler_axi_maste_0/Axi is not associated to any clock pin. It may not work correctly.
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /PS/processing_system7_0 -filter {path == /PS/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] ZyboTank_smartconnect_0_0: SmartConnect ZyboTank_smartconnect_0_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
Wrote  : <C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.srcs\sources_1\bd\ZyboTank\ZyboTank.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe38'(1) to pin: '/PS/S_AXI_HP0_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe20'(1) to pin: '/PS/S_AXI_HP0_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/synth/ZyboTank.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe38'(1) to pin: '/PS/S_AXI_HP0_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe20'(1) to pin: '/PS/S_AXI_HP0_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/sim/ZyboTank.vhd
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/hdl/ZyboTank_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/proc_sys_reset_0 .
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/hw_handoff/ZyboTank_smartconnect_0_0.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/synth/ZyboTank_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/hw_handoff/ZyboTank_system_ila_0_1.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/synth/ZyboTank_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lf_sampler_axi_maste_0 .
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/hw_handoff/ZyboTank.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/synth/ZyboTank.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin Axi could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /lf_sampler_axi_maste_0
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 5114.113 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd] -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/sim_scripts -ip_user_files_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files -ipstatic_source_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/modelsim} {questa=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/questa} {riviera=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/riviera} {activehdl=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
CRITICAL WARNING: [BD 41-967] AXI interface pin /lf_sampler_axi_maste_0/Axi is not associated to any clock pin. It may not work correctly.
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /PS/processing_system7_0 -filter {path == /PS/processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] ZyboTank_smartconnect_0_0: SmartConnect ZyboTank_smartconnect_0_0 is in High-performance Mode.
INFO: [PFM-62] PFM.AXI_PORT for PS/processing_system7_0/S_AXI_HP1 does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [PFM-62] PFM.AXI_PORT for smartconnect_0/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_dma_1/M_AXI_S2MM(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_1/SLOT_0_AXI(1) and /smartconnect_0/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 5114.113 ; gain = 0.000
save_bd_design
Wrote  : <C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.srcs\sources_1\bd\ZyboTank\ZyboTank.bd> 
Wrote  : <C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ui/bd_9efbae76.ui> 
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'ZyboTank.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe38'(1) to pin: '/PS/S_AXI_HP0_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe20'(1) to pin: '/PS/S_AXI_HP0_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/synth/ZyboTank.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe38'(1) to pin: '/PS/S_AXI_HP0_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ila_1/probe20'(1) to pin: '/PS/S_AXI_HP0_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/sim/ZyboTank.vhd
VHDL Output written to : c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/hdl/ZyboTank_wrapper.vhd
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/hw_handoff/ZyboTank_smartconnect_0_0.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_smartconnect_0_0/bd_0/synth/ZyboTank_smartconnect_0_0.hwdef
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/hw_handoff/ZyboTank_system_ila_0_1.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/ip/ZyboTank_system_ila_0_1/bd_0/synth/ZyboTank_system_ila_0_1.hwdef
Exporting to file c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/hw_handoff/ZyboTank.hwh
Generated Hardware Definition File c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/ZyboTank/synth/ZyboTank.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin Axi could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /lf_sampler_axi_maste_0
[Sat Mar  2 16:56:38 2024] Launched synth_1...
Run output will be captured here: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5114.113 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Sat Mar  2 17:27:39 2024] Launched impl_1...
Run output will be captured here: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 5114.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5114.113 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5114.113 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5114.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 668 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 636 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 5114.113 ; gain = 0.000
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5114.113 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property pfm_name {xilinx:board:ZyboTank:0.0} [get_files -all {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/ZyboTank/ZyboTank.bd}]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -include_bit -force -file C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/ZyboTank_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/ZyboTank_wrapper.xsa ...
INFO: [Project 1-655] Project does not have Board Part set. Board related data may be missing or incomplete in the generated Hardware Platform.
WARNING: [Project 1-646] Board name, vendor and part not set in Hardware Platform.
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1906] Skipping semantic label enumeration.
INFO: [PFM-62] PFM.AXI_PORT for PS/processing_system7_0/S_AXI_HP1 does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [PFM-62] PFM.AXI_PORT for smartconnect_0/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [Project 1-1042] Successfully generated hpfm file
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7z020clg400-1, does not match run part, xc7z010clg400-1.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7z020clg400-1, does not match run part, xc7z010clg400-1.
INFO: [IP_Flow 19-5107] Inferred bus interface 'Axi' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n_s' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'Axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:lf_sampler_axi_master_control:1.0'. The one found in IP location 'c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/mref/lf_sampler_axi_master_control' will take precedence over the same IP in location c:/FHNW/prj2/fhnw_zt/4_vivado/zt/.Xil/Vivado-8168-DESKTOP-EOOIIGE/zt/zt.gen/sources_1/bd/mref/lf_sampler_axi_master_control
write_project_tcl: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5214.434 ; gain = 0.000
Command: write_bitstream -force C:/FHNW/prj2/fhnw_zt/4_vivado/zt/.Xil/Vivado-8168-DESKTOP-EOOIIGE/xsa/ZyboTank_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A4)+(A5*(~A4)*(~A3))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A4)+(A5*(~A4)*(~A3))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 35 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream C:/FHNW/prj2/fhnw_zt/4_vivado/zt/.Xil/Vivado-8168-DESKTOP-EOOIIGE/xsa/ZyboTank_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 5397.059 ; gain = 182.625
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/ZyboTank_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:45 ; elapsed = 00:01:16 . Memory (MB): peak = 5397.059 ; gain = 282.945
ls -las
WARNING: [Common 17-259] Unknown Tcl command 'ls -las' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
insgesamt 364
  8 drw-rw-rw-  11 Walter 0   8192 2024-03-02 17:35 .
  4 drw-rw-rw-   6 Walter 0   4096 2024-03-02 16:19 ..
  4 drw-rw-rw-  14 Walter 0   4096 2024-03-02 17:35 .Xil
 12 -rw-rw-rw-   1 Walter 0   9798 2024-03-02 16:54 ip_upgrade.log
  0 drw-rw-rw-   2 Walter 0      0 2024-03-02 16:54 NA
  8 -rw-rw-rw-   1 Walter 0   5416 2024-03-02 17:37 vivado.jou
132 -rw-rw-rw-   1 Walter 0 132613 2024-03-02 17:37 vivado.log
168 -rw-rw-rw-   1 Walter 0 169758 2024-03-02 17:36 vivado_pid8168.str
  4 drw-rw-rw-   5 Walter 0   4096 2024-03-02 17:35 zt.cache
  0 drw-rw-rw-   3 Walter 0      0 2024-03-02 17:35 zt.gen
  0 drw-rw-rw-   3 Walter 0      0 2024-03-02 17:35 zt.hw
  4 drw-rw-rw-   5 Walter 0   4096 2024-03-02 17:35 zt.ip_user_files
  4 drw-rw-rw-  11 Walter 0   4096 2024-03-02 17:35 zt.runs
  0 drw-rw-rw-   2 Walter 0      0 2024-03-02 17:35 zt.sim
  0 drw-rw-rw-   4 Walter 0      0 2024-03-02 17:35 zt.srcs
 16 -rw-rw-rw-   1 Walter 0  14984 2024-03-02 17:36 zt.xpr
cd ..
ls -las
WARNING: [Common 17-259] Unknown Tcl command 'ls -las' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
insgesamt 80
 4 drw-rw-rw-   6 Walter 0  4096 2024-03-02 16:19 .
 4 drw-rw-rw-   7 Walter 0  4096 2023-12-15 09:31 ..
 4 -rw-rw-rw-   1 Walter 0    20 2023-12-11 19:24 .gitignore
 4 -rw-rw-rw-   1 Walter 0   273 2023-12-11 19:24 4_vivado_after_checkout.tcl
 4 -rw-rw-rw-   1 Walter 0   417 2023-12-11 19:24 4_vivado_before_checkin.tcl
 0 drw-rw-rw-   2 Walter 0     0 2024-03-02 16:19 constraints
52 -rw-rw-rw-   1 Walter 0 51039 2024-02-02 20:09 project.tcl
 0 drw-rw-rw-   2 Walter 0     0 2024-03-02 17:36 SDKExport
 0 drw-rw-rw-   2 Walter 0     0 2023-12-11 19:24 src
 8 drw-rw-rw-  11 Walter 0  8192 2024-03-02 17:35 zt
source ./4_vivado_before_checkin.tcl
# write_project_tcl -force -paths_relative_to . -origin_dir_override . project.tcl
INFO: [BD 5-453] Writing out BD creation steps for ZyboTank as a TCL proc
INFO: [Vivado-projutils-8] Tcl script 'project.tcl' generated in output directory 'C:/FHNW/prj2/fhnw_zt/4_vivado'

INFO: [Vivado-projutils-17] Please note that the -paths_relative_to switch was specified, hence the project source files will be referenced wrt the
 path that was specified with this switch. The 'origin_dir' variable is set to '.' in the generated script.

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

write_project_tcl: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 5397.059 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  2 17:38:07 2024...
