// Seed: 778887105
module module_0 (
    id_1
);
  input wire id_1;
  parameter id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  input wire _id_1;
  wire id_6;
  wire id_7;
  wire [id_1 : (  -1  )] id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (id_10);
endmodule
macromodule module_2 (
    input  supply1 id_0,
    output supply1 id_1
    , id_3
);
  module_0 modCall_1 (id_3);
  wire id_4;
  ;
  tri [1 : 1] id_5 = 1;
endmodule
