
AVRASM ver. 2.1.30  D:\Projects AVR\TVGen\Release\List\TVGen.asm Mon Apr 18 21:54:31 2016

                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Release
                 ;Chip type              : ATmega8A
                 ;Program type           : Application
                 ;Clock frequency        : 16,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Speed
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': No
                 ;'char' is unsigned     : No
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8A
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c012      	RJMP __RESET
000001 c02e      	RJMP _ext_int0_isr
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 c029      	RJMP _timer1_compb_isr
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 __RESET:
000013 94f8      	CLI
000014 27ee      	CLR  R30
000015 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000016 e0f1      	LDI  R31,1
000017 bffb      	OUT  GICR,R31
000018 bfeb      	OUT  GICR,R30
000019 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00001a e1f8      	LDI  R31,0x18
00001b bdf1      	OUT  WDTCR,R31
00001c bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00001d e08d      	LDI  R24,(14-2)+1
00001e e0a2      	LDI  R26,2
00001f 27bb      	CLR  R27
                 __CLEAR_REG:
000020 93ed      	ST   X+,R30
000021 958a      	DEC  R24
000022 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000023 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000024 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000025 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000026 93ed      	ST   X+,R30
000027 9701      	SBIW R24,1
000028 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000029 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00002a bfed      	OUT  SPL,R30
00002b e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00002c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00002d e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00002e e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00002f c087      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 10.04.2016
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;
                 ;
                 ;//Тайминги
                 ;#define F_CPU 16000000
                 ;#define Timer_WholeLine	F_CPU/15625		         //One PAL line 64us
                 ;#define Timer_HalfLine	Timer_WholeLine/2	     //Half PAL line = 32us
                 ;#define Timer_ShortSync (Timer_WholeLine/32)+5	 //2,35us
                 ;#define Timer_LongSync	(Timer_ShortSync*15)-6	 //29,65us
                 ;#define Timer_NormalSync (Timer_WholeLine/16)+11 //4,7us
                 ;#define Timer_MidSync (Timer_WholeLine*15/32)-43 //27.3us
                 ;
                 ;#define Sync OCR1B
                 ;
                 ;// Declare your global variables here
                 ;
                 ;
                 ;volatile unsigned int synccount;	//  счетчик импульсов синхронизации
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 002E {
                 
                 	.CSEG
                 _ext_int0_isr:
                 ; .FSTART _ext_int0_isr
                 ; 0000 002F // Place your code here
                 ; 0000 0030 
                 ; 0000 0031 }
000030 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer1 output compare B interrupt service routine
                 ;interrupt [TIM1_COMPB] void timer1_compb_isr(void)
                 ; 0000 0035 {
                 _timer1_compb_isr:
                 ; .FSTART _timer1_compb_isr
000031 93aa      	ST   -Y,R26
000032 93ba      	ST   -Y,R27
000033 93ea      	ST   -Y,R30
000034 93fa      	ST   -Y,R31
000035 b7ef      	IN   R30,SREG
000036 93ea      	ST   -Y,R30
                 ; 0000 0036 // Place your code here
                 ; 0000 0037 
                 ; 0000 0038 switch (synccount)
000037 91e0 0160 	LDS  R30,_synccount
000039 91f0 0161 	LDS  R31,_synccount+1
                 ; 0000 0039 	{
                 ; 0000 003A 	case 5://++++++++++++++++++++++++++++++++++++++++++++++++++++++++=
00003b 30e5      	CPI  R30,LOW(0x5)
00003c e0a0      	LDI  R26,HIGH(0x5)
00003d 07fa      	CPC  R31,R26
00003e f449      	BRNE _0x6
                 ; 0000 003B             OCR1A = Timer_HalfLine;
00003f e0e0      	LDI  R30,LOW(512)
000040 e0f2      	LDI  R31,HIGH(512)
000041 bdfb      	OUT  0x2A+1,R31
000042 bdea      	OUT  0x2A,R30
                 ; 0000 003C 			Sync = Timer_ShortSync;
000043 e2e5      	LDI  R30,LOW(37)
000044 e0f0      	LDI  R31,HIGH(37)
000045 bdf9      	OUT  0x28+1,R31
000046 bde8      	OUT  0x28,R30
                 ; 0000 003D 			synccount++;
000047 c061      	RJMP _0x13
                 ; 0000 003E 	break;
                 ; 0000 003F 	case 9://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x6:
000048 30e9      	CPI  R30,LOW(0x9)
000049 e0a0      	LDI  R26,HIGH(0x9)
00004a 07fa      	CPC  R31,R26
00004b f449      	BRNE _0x7
                 ; 0000 0040 			OCR1A = Timer_WholeLine-1;
00004c efef      	LDI  R30,LOW(1023)
00004d e0f3      	LDI  R31,HIGH(1023)
00004e bdfb      	OUT  0x2A+1,R31
00004f bdea      	OUT  0x2A,R30
                 ; 0000 0041 			Sync = Timer_NormalSync;
000050 e4eb      	LDI  R30,LOW(75)
000051 e0f0      	LDI  R31,HIGH(75)
000052 bdf9      	OUT  0x28+1,R31
000053 bde8      	OUT  0x28,R30
                 ; 0000 0042 			synccount++;
000054 c054      	RJMP _0x13
                 ; 0000 0043 	break;
                 ; 0000 0044 	case 314://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x7:
000055 33ea      	CPI  R30,LOW(0x13A)
000056 e0a1      	LDI  R26,HIGH(0x13A)
000057 07fa      	CPC  R31,R26
000058 f449      	BRNE _0x8
                 ; 0000 0045 			OCR1A = Timer_HalfLine;
000059 e0e0      	LDI  R30,LOW(512)
00005a e0f2      	LDI  R31,HIGH(512)
00005b bdfb      	OUT  0x2A+1,R31
00005c bdea      	OUT  0x2A,R30
                 ; 0000 0046 			Sync = Timer_ShortSync;
00005d e2e5      	LDI  R30,LOW(37)
00005e e0f0      	LDI  R31,HIGH(37)
00005f bdf9      	OUT  0x28+1,R31
000060 bde8      	OUT  0x28,R30
                 ; 0000 0047 			synccount++;
000061 c047      	RJMP _0x13
                 ; 0000 0048 	break;
                 ; 0000 0049 	case 320://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x8:
000062 34e0      	CPI  R30,LOW(0x140)
000063 e0a1      	LDI  R26,HIGH(0x140)
000064 07fa      	CPC  R31,R26
000065 f449      	BRNE _0x9
                 ; 0000 004A 			OCR1A = Timer_HalfLine;
000066 e0e0      	LDI  R30,LOW(512)
000067 e0f2      	LDI  R31,HIGH(512)
000068 bdfb      	OUT  0x2A+1,R31
000069 bdea      	OUT  0x2A,R30
                 ; 0000 004B             Sync = Timer_MidSync;
00006a ebe5      	LDI  R30,LOW(437)
00006b e0f1      	LDI  R31,HIGH(437)
00006c bdf9      	OUT  0x28+1,R31
00006d bde8      	OUT  0x28,R30
                 ; 0000 004C 			synccount++;
00006e c03a      	RJMP _0x13
                 ; 0000 004D 	break;
                 ; 0000 004E 	case 325://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0x9:
00006f 34e5      	CPI  R30,LOW(0x145)
000070 e0a1      	LDI  R26,HIGH(0x145)
000071 07fa      	CPC  R31,R26
000072 f449      	BRNE _0xA
                 ; 0000 004F 			OCR1A = Timer_HalfLine;
000073 e0e0      	LDI  R30,LOW(512)
000074 e0f2      	LDI  R31,HIGH(512)
000075 bdfb      	OUT  0x2A+1,R31
000076 bdea      	OUT  0x2A,R30
                 ; 0000 0050             Sync = Timer_ShortSync;
000077 e2e5      	LDI  R30,LOW(37)
000078 e0f0      	LDI  R31,HIGH(37)
000079 bdf9      	OUT  0x28+1,R31
00007a bde8      	OUT  0x28,R30
                 ; 0000 0051 			synccount++;
00007b c02d      	RJMP _0x13
                 ; 0000 0052 	break;
                 ; 0000 0053 	case 330://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0xA:
00007c 34ea      	CPI  R30,LOW(0x14A)
00007d e0a1      	LDI  R26,HIGH(0x14A)
00007e 07fa      	CPC  R31,R26
00007f f449      	BRNE _0xB
                 ; 0000 0054 			OCR1A = Timer_WholeLine-1;
000080 efef      	LDI  R30,LOW(1023)
000081 e0f3      	LDI  R31,HIGH(1023)
000082 bdfb      	OUT  0x2A+1,R31
000083 bdea      	OUT  0x2A,R30
                 ; 0000 0055 			Sync = Timer_NormalSync;
000084 e4eb      	LDI  R30,LOW(75)
000085 e0f0      	LDI  R31,HIGH(75)
000086 bdf9      	OUT  0x28+1,R31
000087 bde8      	OUT  0x28,R30
                 ; 0000 0056 			synccount++;
000088 c020      	RJMP _0x13
                 ; 0000 0057 	break;
                 ; 0000 0058 	case 635://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0xB:
000089 37eb      	CPI  R30,LOW(0x27B)
00008a e0a2      	LDI  R26,HIGH(0x27B)
00008b 07fa      	CPC  R31,R26
00008c f449      	BRNE _0xC
                 ; 0000 0059 		    OCR1A = Timer_HalfLine;
00008d e0e0      	LDI  R30,LOW(512)
00008e e0f2      	LDI  R31,HIGH(512)
00008f bdfb      	OUT  0x2A+1,R31
000090 bdea      	OUT  0x2A,R30
                 ; 0000 005A 		    Sync = Timer_ShortSync;
000091 e2e5      	LDI  R30,LOW(37)
000092 e0f0      	LDI  R31,HIGH(37)
000093 bdf9      	OUT  0x28+1,R31
000094 bde8      	OUT  0x28,R30
                 ; 0000 005B 		    synccount++;
000095 c013      	RJMP _0x13
                 ; 0000 005C 	break;
                 ; 0000 005D 	case 640://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0xC:
000096 38e0      	CPI  R30,LOW(0x280)
000097 e0a2      	LDI  R26,HIGH(0x280)
000098 07fa      	CPC  R31,R26
000099 f479      	BRNE _0xE
                 ; 0000 005E 		    OCR1A = Timer_HalfLine;
00009a e0e0      	LDI  R30,LOW(512)
00009b e0f2      	LDI  R31,HIGH(512)
00009c bdfb      	OUT  0x2A+1,R31
00009d bdea      	OUT  0x2A,R30
                 ; 0000 005F             Sync = Timer_MidSync;
00009e ebe5      	LDI  R30,LOW(437)
00009f e0f1      	LDI  R31,HIGH(437)
0000a0 bdf9      	OUT  0x28+1,R31
0000a1 bde8      	OUT  0x28,R30
                 ; 0000 0060 		    synccount=1;
0000a2 e0e1      	LDI  R30,LOW(1)
0000a3 e0f0      	LDI  R31,HIGH(1)
0000a4 93e0 0160 	STS  _synccount,R30
0000a6 93f0 0161 	STS  _synccount+1,R31
                 ; 0000 0061 	break;
0000a8 c007      	RJMP _0x5
                 ; 0000 0062 
                 ; 0000 0063 	default://++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                 _0xE:
                 ; 0000 0064 	synccount++;
                 _0x13:
0000a9 e6a0      	LDI  R26,LOW(_synccount)
0000aa e0b1      	LDI  R27,HIGH(_synccount)
0000ab 91ed      	LD   R30,X+
0000ac 91fd      	LD   R31,X+
0000ad 9631      	ADIW R30,1
0000ae 93fe      	ST   -X,R31
0000af 93ee      	ST   -X,R30
                 ; 0000 0065   }
                 _0x5:
                 ; 0000 0066 }
0000b0 91e9      	LD   R30,Y+
0000b1 bfef      	OUT  SREG,R30
0000b2 91f9      	LD   R31,Y+
0000b3 91e9      	LD   R30,Y+
0000b4 91b9      	LD   R27,Y+
0000b5 91a9      	LD   R26,Y+
0000b6 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0069 {
                 _main:
                 ; .FSTART _main
                 ; 0000 006A // Declare your local variables here
                 ; 0000 006B 
                 ; 0000 006C // Input/Output Ports initialization
                 ; 0000 006D // Port B initialization
                 ; 0000 006E // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=Out Bit1=In Bit0=In
                 ; 0000 006F DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (1<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000b7 e0e4      	LDI  R30,LOW(4)
0000b8 bbe7      	OUT  0x17,R30
                 ; 0000 0070 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=0 Bit1=T Bit0=T
                 ; 0000 0071 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000b9 e0e0      	LDI  R30,LOW(0)
0000ba bbe8      	OUT  0x18,R30
                 ; 0000 0072 
                 ; 0000 0073 // Port C initialization
                 ; 0000 0074 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0075 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000bb bbe4      	OUT  0x14,R30
                 ; 0000 0076 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0077 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000bc bbe5      	OUT  0x15,R30
                 ; 0000 0078 
                 ; 0000 0079 // Port D initialization
                 ; 0000 007A // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 007B DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000bd bbe1      	OUT  0x11,R30
                 ; 0000 007C // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=P Bit1=T Bit0=T
                 ; 0000 007D PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (1<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000be e0e4      	LDI  R30,LOW(4)
0000bf bbe2      	OUT  0x12,R30
                 ; 0000 007E 
                 ; 0000 007F // Timer/Counter 0 initialization
                 ; 0000 0080 // Clock source: System Clock
                 ; 0000 0081 // Clock value: Timer 0 Stopped
                 ; 0000 0082 TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
0000c0 e0e0      	LDI  R30,LOW(0)
0000c1 bfe3      	OUT  0x33,R30
                 ; 0000 0083 TCNT0=0x00;
0000c2 bfe2      	OUT  0x32,R30
                 ; 0000 0084 
                 ; 0000 0085 // Timer/Counter 1 initialization
                 ; 0000 0086 // Clock source: System Clock
                 ; 0000 0087 // Clock value: 16000,000 kHz
                 ; 0000 0088 // Mode: Fast PWM top=OCR1A
                 ; 0000 0089 // OC1A output: Disconnected
                 ; 0000 008A // OC1B output: Inverted PWM
                 ; 0000 008B // Noise Canceler: Off
                 ; 0000 008C // Input Capture on Falling Edge
                 ; 0000 008D // Timer Period: 0,0625 us
                 ; 0000 008E // Output Pulse(s):
                 ; 0000 008F // OC1B Period: 0,0625 us
                 ; 0000 0090 // Timer1 Overflow Interrupt: Off
                 ; 0000 0091 // Input Capture Interrupt: Off
                 ; 0000 0092 // Compare A Match Interrupt: Off
                 ; 0000 0093 // Compare B Match Interrupt: On
                 ; 0000 0094 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (1<<COM1B1) | (1<<COM1B0) | (1<<WGM11) | (1<<WGM10);
0000c3 e3e3      	LDI  R30,LOW(51)
0000c4 bdef      	OUT  0x2F,R30
                 ; 0000 0095 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (1<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10);
0000c5 e1e9      	LDI  R30,LOW(25)
0000c6 bdee      	OUT  0x2E,R30
                 ; 0000 0096 TCNT1H=0x00;
0000c7 e0e0      	LDI  R30,LOW(0)
0000c8 bded      	OUT  0x2D,R30
                 ; 0000 0097 TCNT1L=0x00;
0000c9 bdec      	OUT  0x2C,R30
                 ; 0000 0098 ICR1H=0x00;
0000ca bde7      	OUT  0x27,R30
                 ; 0000 0099 ICR1L=0x00;
0000cb bde6      	OUT  0x26,R30
                 ; 0000 009A OCR1AH=0x00;
0000cc bdeb      	OUT  0x2B,R30
                 ; 0000 009B OCR1AL=0x00;
0000cd bdea      	OUT  0x2A,R30
                 ; 0000 009C OCR1BH=0x00;
0000ce bde9      	OUT  0x29,R30
                 ; 0000 009D OCR1BL=0x00;
0000cf bde8      	OUT  0x28,R30
                 ; 0000 009E 
                 ; 0000 009F // Timer/Counter 2 initialization
                 ; 0000 00A0 // Clock source: System Clock
                 ; 0000 00A1 // Clock value: Timer2 Stopped
                 ; 0000 00A2 // Mode: Normal top=0xFF
                 ; 0000 00A3 // OC2 output: Disconnected
                 ; 0000 00A4 ASSR=0<<AS2;
0000d0 bde2      	OUT  0x22,R30
                 ; 0000 00A5 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000d1 bde5      	OUT  0x25,R30
                 ; 0000 00A6 TCNT2=0x00;
0000d2 bde4      	OUT  0x24,R30
                 ; 0000 00A7 OCR2=0x00;
0000d3 bde3      	OUT  0x23,R30
                 ; 0000 00A8 
                 ; 0000 00A9 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00AA TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (1<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
0000d4 e0e8      	LDI  R30,LOW(8)
0000d5 bfe9      	OUT  0x39,R30
                 ; 0000 00AB 
                 ; 0000 00AC // External Interrupt(s) initialization
                 ; 0000 00AD // INT0: On
                 ; 0000 00AE // INT0 Mode: Rising Edge
                 ; 0000 00AF // INT1: Off
                 ; 0000 00B0 GICR|=(0<<INT1) | (1<<INT0);
0000d6 b7eb      	IN   R30,0x3B
0000d7 64e0      	ORI  R30,0x40
0000d8 bfeb      	OUT  0x3B,R30
                 ; 0000 00B1 MCUCR=(0<<ISC11) | (0<<ISC10) | (1<<ISC01) | (1<<ISC00);
0000d9 e0e3      	LDI  R30,LOW(3)
0000da bfe5      	OUT  0x35,R30
                 ; 0000 00B2 GIFR=(0<<INTF1) | (1<<INTF0);
0000db e4e0      	LDI  R30,LOW(64)
0000dc bfea      	OUT  0x3A,R30
                 ; 0000 00B3 
                 ; 0000 00B4 // USART initialization
                 ; 0000 00B5 // USART disabled
                 ; 0000 00B6 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000dd e0e0      	LDI  R30,LOW(0)
0000de b9ea      	OUT  0xA,R30
                 ; 0000 00B7 
                 ; 0000 00B8 // Analog Comparator initialization
                 ; 0000 00B9 // Analog Comparator: Off
                 ; 0000 00BA // The Analog Comparator's positive input is
                 ; 0000 00BB // connected to the AIN0 pin
                 ; 0000 00BC // The Analog Comparator's negative input is
                 ; 0000 00BD // connected to the AIN1 pin
                 ; 0000 00BE ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000df e8e0      	LDI  R30,LOW(128)
0000e0 b9e8      	OUT  0x8,R30
                 ; 0000 00BF SFIOR=(0<<ACME);
0000e1 e0e0      	LDI  R30,LOW(0)
0000e2 bfe0      	OUT  0x30,R30
                 ; 0000 00C0 
                 ; 0000 00C1 // ADC initialization
                 ; 0000 00C2 // ADC disabled
                 ; 0000 00C3 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000e3 b9e6      	OUT  0x6,R30
                 ; 0000 00C4 
                 ; 0000 00C5 // SPI initialization
                 ; 0000 00C6 // SPI disabled
                 ; 0000 00C7 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000e4 b9ed      	OUT  0xD,R30
                 ; 0000 00C8 
                 ; 0000 00C9 // TWI initialization
                 ; 0000 00CA // TWI disabled
                 ; 0000 00CB TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000e5 bfe6      	OUT  0x36,R30
                 ; 0000 00CC 
                 ; 0000 00CD // Initialize Sync for PAL
                 ; 0000 00CE synccount = 1;
0000e6 e0e1      	LDI  R30,LOW(1)
0000e7 e0f0      	LDI  R31,HIGH(1)
0000e8 93e0 0160 	STS  _synccount,R30
0000ea 93f0 0161 	STS  _synccount+1,R31
                 ; 0000 00CF Sync = Timer_MidSync;     	//Начинаем с двух прерываний на строку.
0000ec ebe5      	LDI  R30,LOW(437)
0000ed e0f1      	LDI  R31,HIGH(437)
0000ee bdf9      	OUT  0x28+1,R31
0000ef bde8      	OUT  0x28,R30
                 ; 0000 00D0 OCR1A = Timer_HalfLine;
0000f0 e0e0      	LDI  R30,LOW(512)
0000f1 e0f2      	LDI  R31,HIGH(512)
0000f2 bdfb      	OUT  0x2A+1,R31
0000f3 bdea      	OUT  0x2A,R30
                 ; 0000 00D1 
                 ; 0000 00D2 // Global enable interrupts
                 ; 0000 00D3 #asm("sei")
0000f4 9478      	sei
                 ; 0000 00D4 
                 ; 0000 00D5 while (1)
                 _0xF:
                 ; 0000 00D6       {
                 ; 0000 00D7       // Place your code here
                 ; 0000 00D8 
                 ; 0000 00D9       }
0000f5 cfff      	RJMP _0xF
                 ; 0000 00DA }
                 _0x12:
0000f6 cfff      	RJMP _0x12
                 ; .FEND
                 
                 	.DSEG
                 _synccount:
000160           	.BYTE 0x2
                 
                 	.CSEG
                 
                 	.CSEG
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8A register use summary:
r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   0 r23:   0 
r24:   4 r25:   1 r26:  21 r27:   4 r28:   1 r29:   1 r30: 116 r31:  57 
x  :   6 y  :  10 z  :   0 
Registers used: 10 out of 35 (28.6%)

ATmega8A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   1 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   0 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  10 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   0 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   2 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 
cpc   :   8 cpi   :   8 cpse  :   0 dec   :   1 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 
inc   :   0 ld    :   7 ldd   :   0 ldi   :  74 lds   :   2 lpm   :   0 
lsl   :   0 lsr   :   0 mov   :   0 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   1 out   :  77 
pop   :   0 push  :   0 rcall :   0 ret   :   0 reti  :   2 rjmp  :  30 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 
sbis  :   0 sbiw  :   1 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   9 std   :   0 
sts   :   4 sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 19 out of 114 (16.7%)

ATmega8A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0001ee    494      0    494    8192   6.0%
[.dseg] 0x000060 0x000162      0      2      2    1024   0.2%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
