Simulator report for Proj_Hardware
Thu May 16 23:59:11 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM
  6. |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM
  7. |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM
  8. |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM
  9. Coverage Summary
 10. Complete 1/0-Value Coverage
 11. Missing 1-Value Coverage
 12. Missing 0-Value Coverage
 13. Simulator INI Usage
 14. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 626 nodes    ;
; Simulation Coverage         ;      14.39 % ;
; Total Number of Transitions ; 1844         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C3 ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Timing       ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; CPUWForm.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------+
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+----------------------------------------------------------------------------------------------------------------------+
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+----------------------------------------------------------------------------------------------------------------------+
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+------------------------------------------------------------------------------------------------------------------------+
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      14.39 % ;
; Total nodes checked                                 ; 626          ;
; Total output ports checked                          ; 674          ;
; Total output ports with complete 1/0-value coverage ; 97           ;
; Total output ports with no 1/0-value coverage       ; 577          ;
; Total output ports with no 1-value coverage         ; 577          ;
; Total output ports with no 0-value coverage         ; 577          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]            ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]            ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]            ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]            ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]   ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]   ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]   ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1] ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5] ; portadataout5    ;
; |VCPU|Memoria:Mem|Add6~9                                                                                                 ; |VCPU|Memoria:Mem|Add6~9                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~13                                                                                                ; |VCPU|Memoria:Mem|Add6~13                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add6~17                                                                                                ; |VCPU|Memoria:Mem|Add6~17                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add6~21                                                                                                ; |VCPU|Memoria:Mem|Add6~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~9                                                                                                 ; |VCPU|Memoria:Mem|Add4~9                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~13                                                                                                ; |VCPU|Memoria:Mem|Add4~13                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~17                                                                                                ; |VCPU|Memoria:Mem|Add4~17                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~21                                                                                                ; |VCPU|Memoria:Mem|Add4~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~5                                                                                                 ; |VCPU|Memoria:Mem|Add5~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add5~9                                                                                                 ; |VCPU|Memoria:Mem|Add5~9                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add5~13                                                                                                ; |VCPU|Memoria:Mem|Add5~13                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~17                                                                                                ; |VCPU|Memoria:Mem|Add5~17                                                                                          ; sumout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[0]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[0]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[3]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[0]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[0]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[1]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[1]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[2]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[2]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[3]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[3]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[2]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[4]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[2]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[4]                                                                                   ; regout           ;
; |VCPU|Ula32:ALU|Mux62~0                                                                                                  ; |VCPU|Ula32:ALU|Mux62~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux61~0                                                                                                  ; |VCPU|Ula32:ALU|Mux61~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux60~0                                                                                                  ; |VCPU|Ula32:ALU|Mux60~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux63~0                                                                                                  ; |VCPU|Ula32:ALU|Mux63~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~0                                                                                                  ; |VCPU|Ula32:ALU|Igual~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~1                                                                                                  ; |VCPU|Ula32:ALU|Igual~1                                                                                            ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector2~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector2~0                                                                          ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector3~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector3~0                                                                          ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector4~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector4~0                                                                          ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector5~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector5~0                                                                          ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector20~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector20~0                                                                         ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector22~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector22~0                                                                         ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector25~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector25~0                                                                         ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector27~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector27~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux5~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux5~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~3                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~3                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~4                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~4                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~13                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~13                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~14                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~14                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux9~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux9~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux9~1                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux9~1                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux9~2                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux9~2                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux2~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux2~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~23                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~23                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~1                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~1                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~3                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~3                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~36                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~36                                                                            ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[2]~2                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[2]~2                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[3]~3                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[3]~3                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[4]~4                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[4]~4                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[5]~5                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[5]~5                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[5]~26                                                                                         ; |VCPU|Ula32:ALU|carry_temp[5]~26                                                                                   ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux3~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux3~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~53                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~53                                                                            ; combout          ;
; |VCPU|OPCode[0]                                                                                                          ; |VCPU|OPCode[0]                                                                                                    ; padio            ;
; |VCPU|OPCode[3]                                                                                                          ; |VCPU|OPCode[3]                                                                                                    ; padio            ;
; |VCPU|MDROut[0]                                                                                                          ; |VCPU|MDROut[0]                                                                                                    ; padio            ;
; |VCPU|MDROut[1]                                                                                                          ; |VCPU|MDROut[1]                                                                                                    ; padio            ;
; |VCPU|MDROut[2]                                                                                                          ; |VCPU|MDROut[2]                                                                                                    ; padio            ;
; |VCPU|MDROut[3]                                                                                                          ; |VCPU|MDROut[3]                                                                                                    ; padio            ;
; |VCPU|MDROut[18]                                                                                                         ; |VCPU|MDROut[18]                                                                                                   ; padio            ;
; |VCPU|MDROut[20]                                                                                                         ; |VCPU|MDROut[20]                                                                                                   ; padio            ;
; |VCPU|MDROut[23]                                                                                                         ; |VCPU|MDROut[23]                                                                                                   ; padio            ;
; |VCPU|MDROut[25]                                                                                                         ; |VCPU|MDROut[25]                                                                                                   ; padio            ;
; |VCPU|MDROut[26]                                                                                                         ; |VCPU|MDROut[26]                                                                                                   ; padio            ;
; |VCPU|MDROut[29]                                                                                                         ; |VCPU|MDROut[29]                                                                                                   ; padio            ;
; |VCPU|rs[2]                                                                                                              ; |VCPU|rs[2]                                                                                                        ; padio            ;
; |VCPU|rs[4]                                                                                                              ; |VCPU|rs[4]                                                                                                        ; padio            ;
; |VCPU|rt[2]                                                                                                              ; |VCPU|rt[2]                                                                                                        ; padio            ;
; |VCPU|rt[4]                                                                                                              ; |VCPU|rt[4]                                                                                                        ; padio            ;
; |VCPU|inst15_0[0]                                                                                                        ; |VCPU|inst15_0[0]                                                                                                  ; padio            ;
; |VCPU|inst15_0[1]                                                                                                        ; |VCPU|inst15_0[1]                                                                                                  ; padio            ;
; |VCPU|inst15_0[2]                                                                                                        ; |VCPU|inst15_0[2]                                                                                                  ; padio            ;
; |VCPU|inst15_0[3]                                                                                                        ; |VCPU|inst15_0[3]                                                                                                  ; padio            ;
; |VCPU|clock                                                                                                              ; |VCPU|clock~corein                                                                                                 ; combout          ;
; |VCPU|clock~clkctrl                                                                                                      ; |VCPU|clock~clkctrl                                                                                                ; outclk           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector2~0DUPLICATE                                                                       ; |VCPU|mux_2inputs:ALUorMemMux|Selector2~0DUPLICATE                                                                 ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector4~0DUPLICATE                                                                       ; |VCPU|mux_2inputs:ALUorMemMux|Selector4~0DUPLICATE                                                                 ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector5~0DUPLICATE                                                                       ; |VCPU|mux_2inputs:ALUorMemMux|Selector5~0DUPLICATE                                                                 ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[2]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr20_16[2]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[4]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr20_16[4]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[2]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr25_21[2]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[4]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr25_21[4]~feeder                                                                            ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |VCPU|Registrador:PC|Saida[2]                                                                                            ; |VCPU|Registrador:PC|Saida[2]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[3]                                                                                            ; |VCPU|Registrador:PC|Saida[3]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[4]                                                                                            ; |VCPU|Registrador:PC|Saida[4]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[5]                                                                                            ; |VCPU|Registrador:PC|Saida[5]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[6]                                                                                            ; |VCPU|Registrador:PC|Saida[6]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[7]                                                                                            ; |VCPU|Registrador:PC|Saida[7]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[8]                                                                                            ; |VCPU|Registrador:PC|Saida[8]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[9]                                                                                            ; |VCPU|Registrador:PC|Saida[9]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[10]                                                                                           ; |VCPU|Registrador:PC|Saida[10]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[11]                                                                                           ; |VCPU|Registrador:PC|Saida[11]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[12]                                                                                           ; |VCPU|Registrador:PC|Saida[12]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[13]                                                                                           ; |VCPU|Registrador:PC|Saida[13]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[14]                                                                                           ; |VCPU|Registrador:PC|Saida[14]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[15]                                                                                           ; |VCPU|Registrador:PC|Saida[15]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[16]                                                                                           ; |VCPU|Registrador:PC|Saida[16]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[17]                                                                                           ; |VCPU|Registrador:PC|Saida[17]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[18]                                                                                           ; |VCPU|Registrador:PC|Saida[18]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[19]                                                                                           ; |VCPU|Registrador:PC|Saida[19]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[20]                                                                                           ; |VCPU|Registrador:PC|Saida[20]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[21]                                                                                           ; |VCPU|Registrador:PC|Saida[21]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[22]                                                                                           ; |VCPU|Registrador:PC|Saida[22]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[23]                                                                                           ; |VCPU|Registrador:PC|Saida[23]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[24]                                                                                           ; |VCPU|Registrador:PC|Saida[24]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[25]                                                                                           ; |VCPU|Registrador:PC|Saida[25]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[26]                                                                                           ; |VCPU|Registrador:PC|Saida[26]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[27]                                                                                           ; |VCPU|Registrador:PC|Saida[27]                                                                                     ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[0]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[0]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[1]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[1]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[2]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[2]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[3]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[3]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[4]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[4]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[5]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[5]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[6]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[6]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[0]                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|PCCond[0]                                                                           ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[2]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[2]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]                                                                         ; regout           ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]            ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]            ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]            ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]            ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]   ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]   ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]   ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]   ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]   ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]   ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]   ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]   ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]   ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]   ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]   ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]   ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]   ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0] ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3] ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4] ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6] ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7] ; portadataout7    ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR                                                                                     ; |VCPU|UnidadeControle:CtrlUnit|MemWR                                                                               ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[1]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[1]                                                                             ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[2]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[2]                                                                             ; regout           ;
; |VCPU|Memoria:Mem|Add6~1                                                                                                 ; |VCPU|Memoria:Mem|Add6~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~1                                                                                                 ; |VCPU|Memoria:Mem|Add6~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add6~5                                                                                                 ; |VCPU|Memoria:Mem|Add6~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~5                                                                                                 ; |VCPU|Memoria:Mem|Add6~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add6~9                                                                                                 ; |VCPU|Memoria:Mem|Add6~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~13                                                                                                ; |VCPU|Memoria:Mem|Add6~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~17                                                                                                ; |VCPU|Memoria:Mem|Add6~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~21                                                                                                ; |VCPU|Memoria:Mem|Add6~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~25                                                                                                ; |VCPU|Memoria:Mem|Add6~25                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add6~25                                                                                                ; |VCPU|Memoria:Mem|Add6~26                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~29                                                                                                ; |VCPU|Memoria:Mem|Add6~29                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~1                                                                                                 ; |VCPU|Memoria:Mem|Add4~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~1                                                                                                 ; |VCPU|Memoria:Mem|Add4~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add4~5                                                                                                 ; |VCPU|Memoria:Mem|Add4~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~5                                                                                                 ; |VCPU|Memoria:Mem|Add4~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add4~9                                                                                                 ; |VCPU|Memoria:Mem|Add4~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~13                                                                                                ; |VCPU|Memoria:Mem|Add4~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~17                                                                                                ; |VCPU|Memoria:Mem|Add4~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~21                                                                                                ; |VCPU|Memoria:Mem|Add4~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~25                                                                                                ; |VCPU|Memoria:Mem|Add4~25                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~25                                                                                                ; |VCPU|Memoria:Mem|Add4~26                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~29                                                                                                ; |VCPU|Memoria:Mem|Add4~29                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~1                                                                                                 ; |VCPU|Memoria:Mem|Add5~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add5~1                                                                                                 ; |VCPU|Memoria:Mem|Add5~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add5~5                                                                                                 ; |VCPU|Memoria:Mem|Add5~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add5~9                                                                                                 ; |VCPU|Memoria:Mem|Add5~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~13                                                                                                ; |VCPU|Memoria:Mem|Add5~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~17                                                                                                ; |VCPU|Memoria:Mem|Add5~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~21                                                                                                ; |VCPU|Memoria:Mem|Add5~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~21                                                                                                ; |VCPU|Memoria:Mem|Add5~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~25                                                                                                ; |VCPU|Memoria:Mem|Add5~25                                                                                          ; sumout           ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~49                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~49                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux16~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux16~2                                                                             ; combout          ;
; |VCPU|Instr_Reg:IR|Instr31_26[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[1]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[2]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[4]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[5]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[5]                                                                                   ; regout           ;
; |VCPU|Registrador:PC|Saida[0]                                                                                            ; |VCPU|Registrador:PC|Saida[0]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[1]                                                                                            ; |VCPU|Registrador:PC|Saida[1]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[28]                                                                                           ; |VCPU|Registrador:PC|Saida[28]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[29]                                                                                           ; |VCPU|Registrador:PC|Saida[29]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[30]                                                                                           ; |VCPU|Registrador:PC|Saida[30]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[31]                                                                                           ; |VCPU|Registrador:PC|Saida[31]                                                                                     ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[4]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[4]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[5]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[5]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[6]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[6]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[7]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[7]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[8]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[8]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[9]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[9]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[10]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[10]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[11]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[11]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[12]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[12]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[13]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[13]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[14]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[14]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[15]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[15]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[0]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[0]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[1]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[3]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[0]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[0]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[1]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[3]                                                                                   ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]                                                                           ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|USExt                                                                                     ; |VCPU|UnidadeControle:CtrlUnit|USExt                                                                               ; regout           ;
; |VCPU|Ula32:ALU|Mux47~0                                                                                                  ; |VCPU|Ula32:ALU|Mux47~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[0]~0                                                                                          ; |VCPU|Ula32:ALU|carry_temp[0]~0                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[0]~1                                                                                          ; |VCPU|Ula32:ALU|carry_temp[0]~1                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[1]~2                                                                                          ; |VCPU|Ula32:ALU|carry_temp[1]~2                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[2]~3                                                                                          ; |VCPU|Ula32:ALU|carry_temp[2]~3                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[2]~4                                                                                          ; |VCPU|Ula32:ALU|carry_temp[2]~4                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[3]~5                                                                                          ; |VCPU|Ula32:ALU|carry_temp[3]~5                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[4]~6                                                                                          ; |VCPU|Ula32:ALU|carry_temp[4]~6                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux59~0                                                                                                  ; |VCPU|Ula32:ALU|Mux59~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[4]~7                                                                                          ; |VCPU|Ula32:ALU|carry_temp[4]~7                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux58~0                                                                                                  ; |VCPU|Ula32:ALU|Mux58~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[5]~8                                                                                          ; |VCPU|Ula32:ALU|carry_temp[5]~8                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux57~0                                                                                                  ; |VCPU|Ula32:ALU|Mux57~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux56~0                                                                                                  ; |VCPU|Ula32:ALU|Mux56~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[7]~9                                                                                          ; |VCPU|Ula32:ALU|carry_temp[7]~9                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux55~0                                                                                                  ; |VCPU|Ula32:ALU|Mux55~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux54~0                                                                                                  ; |VCPU|Ula32:ALU|Mux54~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[9]~10                                                                                         ; |VCPU|Ula32:ALU|carry_temp[9]~10                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux53~0                                                                                                  ; |VCPU|Ula32:ALU|Mux53~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux52~0                                                                                                  ; |VCPU|Ula32:ALU|Mux52~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[11]~11                                                                                        ; |VCPU|Ula32:ALU|carry_temp[11]~11                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux51~0                                                                                                  ; |VCPU|Ula32:ALU|Mux51~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux50~0                                                                                                  ; |VCPU|Ula32:ALU|Mux50~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[13]~12                                                                                        ; |VCPU|Ula32:ALU|carry_temp[13]~12                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux49~0                                                                                                  ; |VCPU|Ula32:ALU|Mux49~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux48~0                                                                                                  ; |VCPU|Ula32:ALU|Mux48~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[15]~13                                                                                        ; |VCPU|Ula32:ALU|carry_temp[15]~13                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[17]~14                                                                                        ; |VCPU|Ula32:ALU|carry_temp[17]~14                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[19]~15                                                                                        ; |VCPU|Ula32:ALU|carry_temp[19]~15                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[21]~16                                                                                        ; |VCPU|Ula32:ALU|carry_temp[21]~16                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[23]~17                                                                                        ; |VCPU|Ula32:ALU|carry_temp[23]~17                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[25]~18                                                                                        ; |VCPU|Ula32:ALU|carry_temp[25]~18                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[27]~19                                                                                        ; |VCPU|Ula32:ALU|carry_temp[27]~19                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[29]~20                                                                                        ; |VCPU|Ula32:ALU|carry_temp[29]~20                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[31]~21                                                                                        ; |VCPU|Ula32:ALU|carry_temp[31]~21                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[15]~0                                                                                          ; |VCPU|Ula32:ALU|soma_temp[15]~0                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[13]~1                                                                                          ; |VCPU|Ula32:ALU|soma_temp[13]~1                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[11]~2                                                                                          ; |VCPU|Ula32:ALU|soma_temp[11]~2                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[9]~3                                                                                           ; |VCPU|Ula32:ALU|soma_temp[9]~3                                                                                     ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[7]~4                                                                                           ; |VCPU|Ula32:ALU|soma_temp[7]~4                                                                                     ; combout          ;
; |VCPU|Ula32:ALU|Igual~2                                                                                                  ; |VCPU|Ula32:ALU|Igual~2                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~3                                                                                                  ; |VCPU|Ula32:ALU|Igual~3                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~4                                                                                                  ; |VCPU|Ula32:ALU|Igual~4                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~5                                                                                                  ; |VCPU|Ula32:ALU|Igual~5                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~6                                                                                                  ; |VCPU|Ula32:ALU|Igual~6                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~7                                                                                                  ; |VCPU|Ula32:ALU|Igual~7                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~8                                                                                                  ; |VCPU|Ula32:ALU|Igual~8                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~9                                                                                                  ; |VCPU|Ula32:ALU|Igual~9                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~10                                                                                                 ; |VCPU|Ula32:ALU|Igual~10                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~11                                                                                                 ; |VCPU|Ula32:ALU|Igual~11                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~12                                                                                                 ; |VCPU|Ula32:ALU|Igual~12                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~13                                                                                                 ; |VCPU|Ula32:ALU|Igual~13                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~14                                                                                                 ; |VCPU|Ula32:ALU|Igual~14                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~15                                                                                                 ; |VCPU|Ula32:ALU|Igual~15                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Maior~0                                                                                                  ; |VCPU|Ula32:ALU|Maior~0                                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCWrite                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|PCWrite                                                                             ; regout           ;
; |VCPU|PCWCtrl~0                                                                                                          ; |VCPU|PCWCtrl~0                                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux31~0                                                                                                  ; |VCPU|Ula32:ALU|Mux31~0                                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUorMem                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUorMem                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]                                                                         ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector28~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector28~0                                                                         ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[0]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[0]                                                                               ; regout           ;
; |VCPU|Registrador:PC|Saida[0]~0                                                                                          ; |VCPU|Registrador:PC|Saida[0]~0                                                                                    ; combout          ;
; |VCPU|Registrador:PC|Saida[0]~1                                                                                          ; |VCPU|Registrador:PC|Saida[0]~1                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[0]~22                                                                                         ; |VCPU|Ula32:ALU|carry_temp[0]~22                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux30~0                                                                                                  ; |VCPU|Ula32:ALU|Mux30~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[1]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[1]                                                                               ; regout           ;
; |VCPU|Registrador:PC|Saida[1]~2                                                                                          ; |VCPU|Registrador:PC|Saida[1]~2                                                                                    ; combout          ;
; |VCPU|Registrador:PC|Saida[1]~3                                                                                          ; |VCPU|Registrador:PC|Saida[1]~3                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux29~0                                                                                                  ; |VCPU|Ula32:ALU|Mux29~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[2]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[2]                                                                               ; regout           ;
; |VCPU|Registrador:PC|Saida[1]~4                                                                                          ; |VCPU|Registrador:PC|Saida[1]~4                                                                                    ; combout          ;
; |VCPU|Registrador:PC|Saida[11]~5                                                                                         ; |VCPU|Registrador:PC|Saida[11]~5                                                                                   ; combout          ;
; |VCPU|Registrador:PC|Saida[11]~6                                                                                         ; |VCPU|Registrador:PC|Saida[11]~6                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[2]~23                                                                                         ; |VCPU|Ula32:ALU|carry_temp[2]~23                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux28~0                                                                                                  ; |VCPU|Ula32:ALU|Mux28~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[3]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[3]                                                                               ; regout           ;
; |VCPU|Ula32:ALU|Mux27~0                                                                                                  ; |VCPU|Ula32:ALU|Mux27~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[4]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[4]                                                                               ; regout           ;
; |VCPU|Ula32:ALU|Mux31~1                                                                                                  ; |VCPU|Ula32:ALU|Mux31~1                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux26~0                                                                                                  ; |VCPU|Ula32:ALU|Mux26~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux26~1                                                                                                  ; |VCPU|Ula32:ALU|Mux26~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[5]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[5]                                                                               ; regout           ;
; |VCPU|Ula32:ALU|Mux25~0                                                                                                  ; |VCPU|Ula32:ALU|Mux25~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[6]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[6]                                                                               ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector6~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector6~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Mux24~0                                                                                                  ; |VCPU|Ula32:ALU|Mux24~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux24~1                                                                                                  ; |VCPU|Ula32:ALU|Mux24~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[7]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[7]                                                                               ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector7~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector7~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Mux23~0                                                                                                  ; |VCPU|Ula32:ALU|Mux23~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[8]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[8]                                                                               ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector8~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector8~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Mux22~0                                                                                                  ; |VCPU|Ula32:ALU|Mux22~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux22~1                                                                                                  ; |VCPU|Ula32:ALU|Mux22~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[9]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[9]                                                                               ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector9~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector9~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Mux21~0                                                                                                  ; |VCPU|Ula32:ALU|Mux21~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[10]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[10]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector10~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector10~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux20~0                                                                                                  ; |VCPU|Ula32:ALU|Mux20~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux20~1                                                                                                  ; |VCPU|Ula32:ALU|Mux20~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[11]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[11]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector11~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector11~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux19~0                                                                                                  ; |VCPU|Ula32:ALU|Mux19~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[12]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[12]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector12~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector12~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux18~0                                                                                                  ; |VCPU|Ula32:ALU|Mux18~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux18~1                                                                                                  ; |VCPU|Ula32:ALU|Mux18~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[13]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[13]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector13~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector13~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux17~0                                                                                                  ; |VCPU|Ula32:ALU|Mux17~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[14]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[14]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector14~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector14~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux16~0                                                                                                  ; |VCPU|Ula32:ALU|Mux16~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux16~1                                                                                                  ; |VCPU|Ula32:ALU|Mux16~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[15]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[15]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector15~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector15~0                                                                         ; combout          ;
; |VCPU|sign_extend:USExtMux|wireOut[16]~0                                                                                 ; |VCPU|sign_extend:USExtMux|wireOut[16]~0                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Mux15~0                                                                                                  ; |VCPU|Ula32:ALU|Mux15~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[16]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[16]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector16~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector16~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux14~0                                                                                                  ; |VCPU|Ula32:ALU|Mux14~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux14~1                                                                                                  ; |VCPU|Ula32:ALU|Mux14~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[17]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[17]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector17~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector17~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux13~0                                                                                                  ; |VCPU|Ula32:ALU|Mux13~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[18]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[18]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector18~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector18~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux12~0                                                                                                  ; |VCPU|Ula32:ALU|Mux12~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux12~1                                                                                                  ; |VCPU|Ula32:ALU|Mux12~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[19]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[19]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector19~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector19~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux11~0                                                                                                  ; |VCPU|Ula32:ALU|Mux11~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[20]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[20]                                                                              ; regout           ;
; |VCPU|Ula32:ALU|Mux10~0                                                                                                  ; |VCPU|Ula32:ALU|Mux10~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux10~1                                                                                                  ; |VCPU|Ula32:ALU|Mux10~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[21]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[21]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector21~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector21~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux9~0                                                                                                   ; |VCPU|Ula32:ALU|Mux9~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[22]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[22]                                                                              ; regout           ;
; |VCPU|Ula32:ALU|Mux8~0                                                                                                   ; |VCPU|Ula32:ALU|Mux8~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux8~1                                                                                                   ; |VCPU|Ula32:ALU|Mux8~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[23]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[23]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector23~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector23~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux7~0                                                                                                   ; |VCPU|Ula32:ALU|Mux7~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[24]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[24]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector24~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector24~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux6~0                                                                                                   ; |VCPU|Ula32:ALU|Mux6~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux6~1                                                                                                   ; |VCPU|Ula32:ALU|Mux6~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[25]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[25]                                                                              ; regout           ;
; |VCPU|Ula32:ALU|Mux5~0                                                                                                   ; |VCPU|Ula32:ALU|Mux5~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[26]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[26]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector26~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector26~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux4~0                                                                                                   ; |VCPU|Ula32:ALU|Mux4~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux4~1                                                                                                   ; |VCPU|Ula32:ALU|Mux4~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[27]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[27]                                                                              ; regout           ;
; |VCPU|Ula32:ALU|soma_temp[28]~5                                                                                          ; |VCPU|Ula32:ALU|soma_temp[28]~5                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux3~0                                                                                                   ; |VCPU|Ula32:ALU|Mux3~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[28]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[28]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector28~1                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector28~1                                                                         ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector28~2                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector28~2                                                                         ; combout          ;
; |VCPU|Registrador:PC|Saida[28]~7                                                                                         ; |VCPU|Registrador:PC|Saida[28]~7                                                                                   ; combout          ;
; |VCPU|Registrador:PC|Saida[28]~8                                                                                         ; |VCPU|Registrador:PC|Saida[28]~8                                                                                   ; combout          ;
; |VCPU|Registrador:PC|Saida[1]~9                                                                                          ; |VCPU|Registrador:PC|Saida[1]~9                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux2~0                                                                                                   ; |VCPU|Ula32:ALU|Mux2~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux2~1                                                                                                   ; |VCPU|Ula32:ALU|Mux2~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[29]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[29]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector29~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector29~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[30]~6                                                                                          ; |VCPU|Ula32:ALU|soma_temp[30]~6                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux1~0                                                                                                   ; |VCPU|Ula32:ALU|Mux1~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[30]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[30]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector30~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector30~0                                                                         ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector30~1                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector30~1                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux0~0                                                                                                   ; |VCPU|Ula32:ALU|Mux0~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux0~1                                                                                                   ; |VCPU|Ula32:ALU|Mux0~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[31]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[31]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector31~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector31~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[30]~24                                                                                        ; |VCPU|Ula32:ALU|carry_temp[30]~24                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Overflow                                                                                                 ; |VCPU|Ula32:ALU|Overflow                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~5                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~5                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~6                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~6                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~7                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~7                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~8                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~8                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~9                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~9                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~10                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~10                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~11                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~11                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~12                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~12                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~15                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~15                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~16                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~16                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux17~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux17~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux17~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux17~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux17~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux17~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~17                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~17                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~18                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~18                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~19                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~19                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux3~1                                                                                                   ; |VCPU|Ula32:ALU|Mux3~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux1~1                                                                                                   ; |VCPU|Ula32:ALU|Mux1~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Equal0~0                                                                                                 ; |VCPU|Ula32:ALU|Equal0~0                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~1                                                                                                 ; |VCPU|Ula32:ALU|Equal0~1                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~2                                                                                                 ; |VCPU|Ula32:ALU|Equal0~2                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~3                                                                                                 ; |VCPU|Ula32:ALU|Equal0~3                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~4                                                                                                 ; |VCPU|Ula32:ALU|Equal0~4                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~5                                                                                                 ; |VCPU|Ula32:ALU|Equal0~5                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~6                                                                                                 ; |VCPU|Ula32:ALU|Equal0~6                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~7                                                                                                 ; |VCPU|Ula32:ALU|Equal0~7                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~20                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~20                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux16~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux16~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux16~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux16~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~21                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~21                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~22                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~22                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~24                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~24                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~25                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~25                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~26                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~26                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~27                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~27                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~28                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~28                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~29                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~29                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~30                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~30                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux15~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux15~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux15~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux15~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux15~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux15~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~31                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~31                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~32                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~32                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~2                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~2                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~33                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~33                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux14~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux14~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux14~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux14~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux14~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux14~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~34                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~34                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~35                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~35                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~37                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~37                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~38                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~38                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~39                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~39                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~40                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~40                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~41                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~41                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux13~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux13~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux13~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux13~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux13~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux13~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~42                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~42                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~43                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~43                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~44                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~44                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~45                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~45                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux12~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux12~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~46                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~46                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~47                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~47                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux12~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux12~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[0]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[0]                                                                             ; regout           ;
; |VCPU|mux_iOrD:IorDMux|out[0]~0                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[0]~0                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[1]~1                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[1]~1                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[6]~6                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[6]~6                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[7]~7                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[7]~7                                                                                    ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~1                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~1                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~48                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~48                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~2                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~2                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector8~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector8~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~0                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~0                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~1                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~1                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~2                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~2                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector7~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector7~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector9~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector9~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|USExt~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|USExt~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~1                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~1                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~2                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~2                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~3                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~3                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~4                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~4                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~1                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~1                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~2                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~2                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~3                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~3                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~4                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~4                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~0                                                                             ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~0                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~1                                                                             ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~1                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~2                                                                             ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~2                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector24~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector24~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector13~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector13~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~3                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~3                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector11~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector11~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~0                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~0                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~1                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~1                                                                           ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[3]~25                                                                                         ; |VCPU|Ula32:ALU|carry_temp[3]~25                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[5]~27                                                                                         ; |VCPU|Ula32:ALU|carry_temp[5]~27                                                                                   ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector26~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector26~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector26~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector26~1                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector26~2                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector26~2                                                                        ; combout          ;
; |VCPU|~GND                                                                                                               ; |VCPU|~GND                                                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|state[1]~_wirecell                                                                        ; |VCPU|UnidadeControle:CtrlUnit|state[1]~_wirecell                                                                  ; combout          ;
; |VCPU|OPCode[1]                                                                                                          ; |VCPU|OPCode[1]                                                                                                    ; padio            ;
; |VCPU|OPCode[2]                                                                                                          ; |VCPU|OPCode[2]                                                                                                    ; padio            ;
; |VCPU|OPCode[4]                                                                                                          ; |VCPU|OPCode[4]                                                                                                    ; padio            ;
; |VCPU|OPCode[5]                                                                                                          ; |VCPU|OPCode[5]                                                                                                    ; padio            ;
; |VCPU|PCOut[0]                                                                                                           ; |VCPU|PCOut[0]                                                                                                     ; padio            ;
; |VCPU|PCOut[1]                                                                                                           ; |VCPU|PCOut[1]                                                                                                     ; padio            ;
; |VCPU|PCOut[2]                                                                                                           ; |VCPU|PCOut[2]                                                                                                     ; padio            ;
; |VCPU|PCOut[3]                                                                                                           ; |VCPU|PCOut[3]                                                                                                     ; padio            ;
; |VCPU|PCOut[4]                                                                                                           ; |VCPU|PCOut[4]                                                                                                     ; padio            ;
; |VCPU|PCOut[5]                                                                                                           ; |VCPU|PCOut[5]                                                                                                     ; padio            ;
; |VCPU|PCOut[6]                                                                                                           ; |VCPU|PCOut[6]                                                                                                     ; padio            ;
; |VCPU|PCOut[7]                                                                                                           ; |VCPU|PCOut[7]                                                                                                     ; padio            ;
; |VCPU|PCOut[8]                                                                                                           ; |VCPU|PCOut[8]                                                                                                     ; padio            ;
; |VCPU|PCOut[9]                                                                                                           ; |VCPU|PCOut[9]                                                                                                     ; padio            ;
; |VCPU|PCOut[10]                                                                                                          ; |VCPU|PCOut[10]                                                                                                    ; padio            ;
; |VCPU|PCOut[11]                                                                                                          ; |VCPU|PCOut[11]                                                                                                    ; padio            ;
; |VCPU|PCOut[12]                                                                                                          ; |VCPU|PCOut[12]                                                                                                    ; padio            ;
; |VCPU|PCOut[13]                                                                                                          ; |VCPU|PCOut[13]                                                                                                    ; padio            ;
; |VCPU|PCOut[14]                                                                                                          ; |VCPU|PCOut[14]                                                                                                    ; padio            ;
; |VCPU|PCOut[15]                                                                                                          ; |VCPU|PCOut[15]                                                                                                    ; padio            ;
; |VCPU|PCOut[16]                                                                                                          ; |VCPU|PCOut[16]                                                                                                    ; padio            ;
; |VCPU|PCOut[17]                                                                                                          ; |VCPU|PCOut[17]                                                                                                    ; padio            ;
; |VCPU|PCOut[18]                                                                                                          ; |VCPU|PCOut[18]                                                                                                    ; padio            ;
; |VCPU|PCOut[19]                                                                                                          ; |VCPU|PCOut[19]                                                                                                    ; padio            ;
; |VCPU|PCOut[20]                                                                                                          ; |VCPU|PCOut[20]                                                                                                    ; padio            ;
; |VCPU|PCOut[21]                                                                                                          ; |VCPU|PCOut[21]                                                                                                    ; padio            ;
; |VCPU|PCOut[22]                                                                                                          ; |VCPU|PCOut[22]                                                                                                    ; padio            ;
; |VCPU|PCOut[23]                                                                                                          ; |VCPU|PCOut[23]                                                                                                    ; padio            ;
; |VCPU|PCOut[24]                                                                                                          ; |VCPU|PCOut[24]                                                                                                    ; padio            ;
; |VCPU|PCOut[25]                                                                                                          ; |VCPU|PCOut[25]                                                                                                    ; padio            ;
; |VCPU|PCOut[26]                                                                                                          ; |VCPU|PCOut[26]                                                                                                    ; padio            ;
; |VCPU|PCOut[27]                                                                                                          ; |VCPU|PCOut[27]                                                                                                    ; padio            ;
; |VCPU|PCOut[28]                                                                                                          ; |VCPU|PCOut[28]                                                                                                    ; padio            ;
; |VCPU|PCOut[29]                                                                                                          ; |VCPU|PCOut[29]                                                                                                    ; padio            ;
; |VCPU|PCOut[30]                                                                                                          ; |VCPU|PCOut[30]                                                                                                    ; padio            ;
; |VCPU|PCOut[31]                                                                                                          ; |VCPU|PCOut[31]                                                                                                    ; padio            ;
; |VCPU|EPCOut[0]                                                                                                          ; |VCPU|EPCOut[0]                                                                                                    ; padio            ;
; |VCPU|EPCOut[1]                                                                                                          ; |VCPU|EPCOut[1]                                                                                                    ; padio            ;
; |VCPU|EPCOut[2]                                                                                                          ; |VCPU|EPCOut[2]                                                                                                    ; padio            ;
; |VCPU|EPCOut[3]                                                                                                          ; |VCPU|EPCOut[3]                                                                                                    ; padio            ;
; |VCPU|EPCOut[4]                                                                                                          ; |VCPU|EPCOut[4]                                                                                                    ; padio            ;
; |VCPU|EPCOut[5]                                                                                                          ; |VCPU|EPCOut[5]                                                                                                    ; padio            ;
; |VCPU|EPCOut[6]                                                                                                          ; |VCPU|EPCOut[6]                                                                                                    ; padio            ;
; |VCPU|EPCOut[7]                                                                                                          ; |VCPU|EPCOut[7]                                                                                                    ; padio            ;
; |VCPU|EPCOut[8]                                                                                                          ; |VCPU|EPCOut[8]                                                                                                    ; padio            ;
; |VCPU|EPCOut[9]                                                                                                          ; |VCPU|EPCOut[9]                                                                                                    ; padio            ;
; |VCPU|EPCOut[10]                                                                                                         ; |VCPU|EPCOut[10]                                                                                                   ; padio            ;
; |VCPU|EPCOut[11]                                                                                                         ; |VCPU|EPCOut[11]                                                                                                   ; padio            ;
; |VCPU|EPCOut[12]                                                                                                         ; |VCPU|EPCOut[12]                                                                                                   ; padio            ;
; |VCPU|EPCOut[13]                                                                                                         ; |VCPU|EPCOut[13]                                                                                                   ; padio            ;
; |VCPU|EPCOut[14]                                                                                                         ; |VCPU|EPCOut[14]                                                                                                   ; padio            ;
; |VCPU|EPCOut[15]                                                                                                         ; |VCPU|EPCOut[15]                                                                                                   ; padio            ;
; |VCPU|EPCOut[16]                                                                                                         ; |VCPU|EPCOut[16]                                                                                                   ; padio            ;
; |VCPU|EPCOut[17]                                                                                                         ; |VCPU|EPCOut[17]                                                                                                   ; padio            ;
; |VCPU|EPCOut[18]                                                                                                         ; |VCPU|EPCOut[18]                                                                                                   ; padio            ;
; |VCPU|EPCOut[19]                                                                                                         ; |VCPU|EPCOut[19]                                                                                                   ; padio            ;
; |VCPU|EPCOut[20]                                                                                                         ; |VCPU|EPCOut[20]                                                                                                   ; padio            ;
; |VCPU|EPCOut[21]                                                                                                         ; |VCPU|EPCOut[21]                                                                                                   ; padio            ;
; |VCPU|EPCOut[22]                                                                                                         ; |VCPU|EPCOut[22]                                                                                                   ; padio            ;
; |VCPU|EPCOut[23]                                                                                                         ; |VCPU|EPCOut[23]                                                                                                   ; padio            ;
; |VCPU|EPCOut[24]                                                                                                         ; |VCPU|EPCOut[24]                                                                                                   ; padio            ;
; |VCPU|EPCOut[25]                                                                                                         ; |VCPU|EPCOut[25]                                                                                                   ; padio            ;
; |VCPU|EPCOut[26]                                                                                                         ; |VCPU|EPCOut[26]                                                                                                   ; padio            ;
; |VCPU|EPCOut[27]                                                                                                         ; |VCPU|EPCOut[27]                                                                                                   ; padio            ;
; |VCPU|EPCOut[28]                                                                                                         ; |VCPU|EPCOut[28]                                                                                                   ; padio            ;
; |VCPU|EPCOut[29]                                                                                                         ; |VCPU|EPCOut[29]                                                                                                   ; padio            ;
; |VCPU|EPCOut[30]                                                                                                         ; |VCPU|EPCOut[30]                                                                                                   ; padio            ;
; |VCPU|EPCOut[31]                                                                                                         ; |VCPU|EPCOut[31]                                                                                                   ; padio            ;
; |VCPU|MDROut[4]                                                                                                          ; |VCPU|MDROut[4]                                                                                                    ; padio            ;
; |VCPU|MDROut[5]                                                                                                          ; |VCPU|MDROut[5]                                                                                                    ; padio            ;
; |VCPU|MDROut[6]                                                                                                          ; |VCPU|MDROut[6]                                                                                                    ; padio            ;
; |VCPU|MDROut[7]                                                                                                          ; |VCPU|MDROut[7]                                                                                                    ; padio            ;
; |VCPU|MDROut[8]                                                                                                          ; |VCPU|MDROut[8]                                                                                                    ; padio            ;
; |VCPU|MDROut[9]                                                                                                          ; |VCPU|MDROut[9]                                                                                                    ; padio            ;
; |VCPU|MDROut[10]                                                                                                         ; |VCPU|MDROut[10]                                                                                                   ; padio            ;
; |VCPU|MDROut[11]                                                                                                         ; |VCPU|MDROut[11]                                                                                                   ; padio            ;
; |VCPU|MDROut[12]                                                                                                         ; |VCPU|MDROut[12]                                                                                                   ; padio            ;
; |VCPU|MDROut[13]                                                                                                         ; |VCPU|MDROut[13]                                                                                                   ; padio            ;
; |VCPU|MDROut[14]                                                                                                         ; |VCPU|MDROut[14]                                                                                                   ; padio            ;
; |VCPU|MDROut[15]                                                                                                         ; |VCPU|MDROut[15]                                                                                                   ; padio            ;
; |VCPU|MDROut[16]                                                                                                         ; |VCPU|MDROut[16]                                                                                                   ; padio            ;
; |VCPU|MDROut[17]                                                                                                         ; |VCPU|MDROut[17]                                                                                                   ; padio            ;
; |VCPU|MDROut[19]                                                                                                         ; |VCPU|MDROut[19]                                                                                                   ; padio            ;
; |VCPU|MDROut[21]                                                                                                         ; |VCPU|MDROut[21]                                                                                                   ; padio            ;
; |VCPU|MDROut[22]                                                                                                         ; |VCPU|MDROut[22]                                                                                                   ; padio            ;
; |VCPU|MDROut[24]                                                                                                         ; |VCPU|MDROut[24]                                                                                                   ; padio            ;
; |VCPU|MDROut[27]                                                                                                         ; |VCPU|MDROut[27]                                                                                                   ; padio            ;
; |VCPU|MDROut[28]                                                                                                         ; |VCPU|MDROut[28]                                                                                                   ; padio            ;
; |VCPU|MDROut[30]                                                                                                         ; |VCPU|MDROut[30]                                                                                                   ; padio            ;
; |VCPU|MDROut[31]                                                                                                         ; |VCPU|MDROut[31]                                                                                                   ; padio            ;
; |VCPU|rs[0]                                                                                                              ; |VCPU|rs[0]                                                                                                        ; padio            ;
; |VCPU|rs[1]                                                                                                              ; |VCPU|rs[1]                                                                                                        ; padio            ;
; |VCPU|rs[3]                                                                                                              ; |VCPU|rs[3]                                                                                                        ; padio            ;
; |VCPU|rt[0]                                                                                                              ; |VCPU|rt[0]                                                                                                        ; padio            ;
; |VCPU|rt[1]                                                                                                              ; |VCPU|rt[1]                                                                                                        ; padio            ;
; |VCPU|rt[3]                                                                                                              ; |VCPU|rt[3]                                                                                                        ; padio            ;
; |VCPU|inst15_0[4]                                                                                                        ; |VCPU|inst15_0[4]                                                                                                  ; padio            ;
; |VCPU|inst15_0[5]                                                                                                        ; |VCPU|inst15_0[5]                                                                                                  ; padio            ;
; |VCPU|inst15_0[6]                                                                                                        ; |VCPU|inst15_0[6]                                                                                                  ; padio            ;
; |VCPU|inst15_0[7]                                                                                                        ; |VCPU|inst15_0[7]                                                                                                  ; padio            ;
; |VCPU|inst15_0[8]                                                                                                        ; |VCPU|inst15_0[8]                                                                                                  ; padio            ;
; |VCPU|inst15_0[9]                                                                                                        ; |VCPU|inst15_0[9]                                                                                                  ; padio            ;
; |VCPU|inst15_0[10]                                                                                                       ; |VCPU|inst15_0[10]                                                                                                 ; padio            ;
; |VCPU|inst15_0[11]                                                                                                       ; |VCPU|inst15_0[11]                                                                                                 ; padio            ;
; |VCPU|inst15_0[12]                                                                                                       ; |VCPU|inst15_0[12]                                                                                                 ; padio            ;
; |VCPU|inst15_0[13]                                                                                                       ; |VCPU|inst15_0[13]                                                                                                 ; padio            ;
; |VCPU|inst15_0[14]                                                                                                       ; |VCPU|inst15_0[14]                                                                                                 ; padio            ;
; |VCPU|inst15_0[15]                                                                                                       ; |VCPU|inst15_0[15]                                                                                                 ; padio            ;
; |VCPU|CurState[0]                                                                                                        ; |VCPU|CurState[0]                                                                                                  ; padio            ;
; |VCPU|CurState[1]                                                                                                        ; |VCPU|CurState[1]                                                                                                  ; padio            ;
; |VCPU|CurState[2]                                                                                                        ; |VCPU|CurState[2]                                                                                                  ; padio            ;
; |VCPU|CurState[3]                                                                                                        ; |VCPU|CurState[3]                                                                                                  ; padio            ;
; |VCPU|CurState[4]                                                                                                        ; |VCPU|CurState[4]                                                                                                  ; padio            ;
; |VCPU|CurState[5]                                                                                                        ; |VCPU|CurState[5]                                                                                                  ; padio            ;
; |VCPU|CurState[6]                                                                                                        ; |VCPU|CurState[6]                                                                                                  ; padio            ;
; |VCPU|reset                                                                                                              ; |VCPU|reset~corein                                                                                                 ; combout          ;
; |VCPU|reset~clkctrl                                                                                                      ; |VCPU|reset~clkctrl                                                                                                ; outclk           ;
; |VCPU|Registrador:PC|Saida[2]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[2]~DUPLICATE                                                                            ; regout           ;
; |VCPU|Registrador:PC|Saida[4]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[4]~DUPLICATE                                                                            ; regout           ;
; |VCPU|Registrador:PC|Saida[5]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[5]~DUPLICATE                                                                            ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector6~0DUPLICATE                                                                       ; |VCPU|mux_2inputs:ALUorMemMux|Selector6~0DUPLICATE                                                                 ; combout          ;
; |VCPU|Registrador:PC|Saida[6]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[6]~DUPLICATE                                                                            ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector9~0DUPLICATE                                                                       ; |VCPU|mux_2inputs:ALUorMemMux|Selector9~0DUPLICATE                                                                 ; combout          ;
; |VCPU|Registrador:PC|Saida[9]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[9]~DUPLICATE                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|Selector9~0DUPLICATE                                                                      ; |VCPU|UnidadeControle:CtrlUnit|Selector9~0DUPLICATE                                                                ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]~DUPLICATE                                                                        ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]~DUPLICATE                                                                  ; regout           ;
; |VCPU|Ula32:ALU|Maior~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Maior~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|PCWCtrl~0DUPLICATE                                                                                                 ; |VCPU|PCWCtrl~0DUPLICATE                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Mux30~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux30~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux29~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux29~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux28~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux28~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[3]~DUPLICATE                                                                           ; |VCPU|Registrador:ALUOutReg|Saida[3]~DUPLICATE                                                                     ; regout           ;
; |VCPU|Ula32:ALU|Mux26~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux26~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux25~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux25~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux24~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux24~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux21~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux21~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux20~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux20~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux18~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux18~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux17~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux17~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[14]~DUPLICATE                                                                          ; |VCPU|Registrador:ALUOutReg|Saida[14]~DUPLICATE                                                                    ; regout           ;
; |VCPU|Ula32:ALU|Mux16~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux16~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux14~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux14~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux12~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux12~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[19]~DUPLICATE                                                                          ; |VCPU|Registrador:ALUOutReg|Saida[19]~DUPLICATE                                                                    ; regout           ;
; |VCPU|Ula32:ALU|Mux8~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux8~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux6~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux6~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux4~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux4~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux2~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux2~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux0~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux0~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[0]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr20_16[0]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[1]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr20_16[1]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[3]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr20_16[3]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[0]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr25_21[0]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[1]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr25_21[1]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[3]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr25_21[3]~feeder                                                                            ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |VCPU|Registrador:PC|Saida[2]                                                                                            ; |VCPU|Registrador:PC|Saida[2]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[3]                                                                                            ; |VCPU|Registrador:PC|Saida[3]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[4]                                                                                            ; |VCPU|Registrador:PC|Saida[4]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[5]                                                                                            ; |VCPU|Registrador:PC|Saida[5]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[6]                                                                                            ; |VCPU|Registrador:PC|Saida[6]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[7]                                                                                            ; |VCPU|Registrador:PC|Saida[7]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[8]                                                                                            ; |VCPU|Registrador:PC|Saida[8]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[9]                                                                                            ; |VCPU|Registrador:PC|Saida[9]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[10]                                                                                           ; |VCPU|Registrador:PC|Saida[10]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[11]                                                                                           ; |VCPU|Registrador:PC|Saida[11]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[12]                                                                                           ; |VCPU|Registrador:PC|Saida[12]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[13]                                                                                           ; |VCPU|Registrador:PC|Saida[13]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[14]                                                                                           ; |VCPU|Registrador:PC|Saida[14]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[15]                                                                                           ; |VCPU|Registrador:PC|Saida[15]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[16]                                                                                           ; |VCPU|Registrador:PC|Saida[16]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[17]                                                                                           ; |VCPU|Registrador:PC|Saida[17]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[18]                                                                                           ; |VCPU|Registrador:PC|Saida[18]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[19]                                                                                           ; |VCPU|Registrador:PC|Saida[19]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[20]                                                                                           ; |VCPU|Registrador:PC|Saida[20]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[21]                                                                                           ; |VCPU|Registrador:PC|Saida[21]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[22]                                                                                           ; |VCPU|Registrador:PC|Saida[22]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[23]                                                                                           ; |VCPU|Registrador:PC|Saida[23]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[24]                                                                                           ; |VCPU|Registrador:PC|Saida[24]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[25]                                                                                           ; |VCPU|Registrador:PC|Saida[25]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[26]                                                                                           ; |VCPU|Registrador:PC|Saida[26]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[27]                                                                                           ; |VCPU|Registrador:PC|Saida[27]                                                                                     ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[0]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[0]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[1]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[1]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[2]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[2]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[3]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[3]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[4]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[4]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[5]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[5]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[6]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[6]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[0]                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|PCCond[0]                                                                           ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[2]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[2]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]                                                                         ; regout           ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]            ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]            ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]            ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]            ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]   ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]   ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]   ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]   ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]   ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]   ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]   ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]   ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]   ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]   ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]   ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]   ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]   ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0] ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3] ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4] ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6] ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7] ; portadataout7    ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR                                                                                     ; |VCPU|UnidadeControle:CtrlUnit|MemWR                                                                               ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[1]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[1]                                                                             ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[2]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[2]                                                                             ; regout           ;
; |VCPU|Memoria:Mem|Add6~1                                                                                                 ; |VCPU|Memoria:Mem|Add6~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~1                                                                                                 ; |VCPU|Memoria:Mem|Add6~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add6~5                                                                                                 ; |VCPU|Memoria:Mem|Add6~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~5                                                                                                 ; |VCPU|Memoria:Mem|Add6~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add6~9                                                                                                 ; |VCPU|Memoria:Mem|Add6~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~13                                                                                                ; |VCPU|Memoria:Mem|Add6~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~17                                                                                                ; |VCPU|Memoria:Mem|Add6~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~21                                                                                                ; |VCPU|Memoria:Mem|Add6~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~25                                                                                                ; |VCPU|Memoria:Mem|Add6~25                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add6~25                                                                                                ; |VCPU|Memoria:Mem|Add6~26                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~29                                                                                                ; |VCPU|Memoria:Mem|Add6~29                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~1                                                                                                 ; |VCPU|Memoria:Mem|Add4~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~1                                                                                                 ; |VCPU|Memoria:Mem|Add4~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add4~5                                                                                                 ; |VCPU|Memoria:Mem|Add4~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~5                                                                                                 ; |VCPU|Memoria:Mem|Add4~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add4~9                                                                                                 ; |VCPU|Memoria:Mem|Add4~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~13                                                                                                ; |VCPU|Memoria:Mem|Add4~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~17                                                                                                ; |VCPU|Memoria:Mem|Add4~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~21                                                                                                ; |VCPU|Memoria:Mem|Add4~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~25                                                                                                ; |VCPU|Memoria:Mem|Add4~25                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~25                                                                                                ; |VCPU|Memoria:Mem|Add4~26                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~29                                                                                                ; |VCPU|Memoria:Mem|Add4~29                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~1                                                                                                 ; |VCPU|Memoria:Mem|Add5~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add5~1                                                                                                 ; |VCPU|Memoria:Mem|Add5~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add5~5                                                                                                 ; |VCPU|Memoria:Mem|Add5~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add5~9                                                                                                 ; |VCPU|Memoria:Mem|Add5~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~13                                                                                                ; |VCPU|Memoria:Mem|Add5~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~17                                                                                                ; |VCPU|Memoria:Mem|Add5~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~21                                                                                                ; |VCPU|Memoria:Mem|Add5~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~21                                                                                                ; |VCPU|Memoria:Mem|Add5~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~25                                                                                                ; |VCPU|Memoria:Mem|Add5~25                                                                                          ; sumout           ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~49                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~49                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux16~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux16~2                                                                             ; combout          ;
; |VCPU|Instr_Reg:IR|Instr31_26[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[1]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[2]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[4]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[5]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[5]                                                                                   ; regout           ;
; |VCPU|Registrador:PC|Saida[0]                                                                                            ; |VCPU|Registrador:PC|Saida[0]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[1]                                                                                            ; |VCPU|Registrador:PC|Saida[1]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[28]                                                                                           ; |VCPU|Registrador:PC|Saida[28]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[29]                                                                                           ; |VCPU|Registrador:PC|Saida[29]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[30]                                                                                           ; |VCPU|Registrador:PC|Saida[30]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[31]                                                                                           ; |VCPU|Registrador:PC|Saida[31]                                                                                     ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[4]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[4]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[5]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[5]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[6]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[6]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[7]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[7]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[8]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[8]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[9]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[9]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[10]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[10]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[11]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[11]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[12]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[12]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[13]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[13]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[14]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[14]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[15]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[15]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[0]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[0]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[1]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[3]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[0]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[0]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[1]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[3]                                                                                   ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]                                                                           ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|USExt                                                                                     ; |VCPU|UnidadeControle:CtrlUnit|USExt                                                                               ; regout           ;
; |VCPU|Ula32:ALU|Mux47~0                                                                                                  ; |VCPU|Ula32:ALU|Mux47~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[0]~0                                                                                          ; |VCPU|Ula32:ALU|carry_temp[0]~0                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[0]~1                                                                                          ; |VCPU|Ula32:ALU|carry_temp[0]~1                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[1]~2                                                                                          ; |VCPU|Ula32:ALU|carry_temp[1]~2                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[2]~3                                                                                          ; |VCPU|Ula32:ALU|carry_temp[2]~3                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[2]~4                                                                                          ; |VCPU|Ula32:ALU|carry_temp[2]~4                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[3]~5                                                                                          ; |VCPU|Ula32:ALU|carry_temp[3]~5                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[4]~6                                                                                          ; |VCPU|Ula32:ALU|carry_temp[4]~6                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux59~0                                                                                                  ; |VCPU|Ula32:ALU|Mux59~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[4]~7                                                                                          ; |VCPU|Ula32:ALU|carry_temp[4]~7                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux58~0                                                                                                  ; |VCPU|Ula32:ALU|Mux58~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[5]~8                                                                                          ; |VCPU|Ula32:ALU|carry_temp[5]~8                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux57~0                                                                                                  ; |VCPU|Ula32:ALU|Mux57~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux56~0                                                                                                  ; |VCPU|Ula32:ALU|Mux56~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[7]~9                                                                                          ; |VCPU|Ula32:ALU|carry_temp[7]~9                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux55~0                                                                                                  ; |VCPU|Ula32:ALU|Mux55~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux54~0                                                                                                  ; |VCPU|Ula32:ALU|Mux54~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[9]~10                                                                                         ; |VCPU|Ula32:ALU|carry_temp[9]~10                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux53~0                                                                                                  ; |VCPU|Ula32:ALU|Mux53~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux52~0                                                                                                  ; |VCPU|Ula32:ALU|Mux52~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[11]~11                                                                                        ; |VCPU|Ula32:ALU|carry_temp[11]~11                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux51~0                                                                                                  ; |VCPU|Ula32:ALU|Mux51~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux50~0                                                                                                  ; |VCPU|Ula32:ALU|Mux50~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[13]~12                                                                                        ; |VCPU|Ula32:ALU|carry_temp[13]~12                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux49~0                                                                                                  ; |VCPU|Ula32:ALU|Mux49~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux48~0                                                                                                  ; |VCPU|Ula32:ALU|Mux48~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[15]~13                                                                                        ; |VCPU|Ula32:ALU|carry_temp[15]~13                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[17]~14                                                                                        ; |VCPU|Ula32:ALU|carry_temp[17]~14                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[19]~15                                                                                        ; |VCPU|Ula32:ALU|carry_temp[19]~15                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[21]~16                                                                                        ; |VCPU|Ula32:ALU|carry_temp[21]~16                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[23]~17                                                                                        ; |VCPU|Ula32:ALU|carry_temp[23]~17                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[25]~18                                                                                        ; |VCPU|Ula32:ALU|carry_temp[25]~18                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[27]~19                                                                                        ; |VCPU|Ula32:ALU|carry_temp[27]~19                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[29]~20                                                                                        ; |VCPU|Ula32:ALU|carry_temp[29]~20                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[31]~21                                                                                        ; |VCPU|Ula32:ALU|carry_temp[31]~21                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[15]~0                                                                                          ; |VCPU|Ula32:ALU|soma_temp[15]~0                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[13]~1                                                                                          ; |VCPU|Ula32:ALU|soma_temp[13]~1                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[11]~2                                                                                          ; |VCPU|Ula32:ALU|soma_temp[11]~2                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[9]~3                                                                                           ; |VCPU|Ula32:ALU|soma_temp[9]~3                                                                                     ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[7]~4                                                                                           ; |VCPU|Ula32:ALU|soma_temp[7]~4                                                                                     ; combout          ;
; |VCPU|Ula32:ALU|Igual~2                                                                                                  ; |VCPU|Ula32:ALU|Igual~2                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~3                                                                                                  ; |VCPU|Ula32:ALU|Igual~3                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~4                                                                                                  ; |VCPU|Ula32:ALU|Igual~4                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~5                                                                                                  ; |VCPU|Ula32:ALU|Igual~5                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~6                                                                                                  ; |VCPU|Ula32:ALU|Igual~6                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~7                                                                                                  ; |VCPU|Ula32:ALU|Igual~7                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~8                                                                                                  ; |VCPU|Ula32:ALU|Igual~8                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~9                                                                                                  ; |VCPU|Ula32:ALU|Igual~9                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Igual~10                                                                                                 ; |VCPU|Ula32:ALU|Igual~10                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~11                                                                                                 ; |VCPU|Ula32:ALU|Igual~11                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~12                                                                                                 ; |VCPU|Ula32:ALU|Igual~12                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~13                                                                                                 ; |VCPU|Ula32:ALU|Igual~13                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~14                                                                                                 ; |VCPU|Ula32:ALU|Igual~14                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Igual~15                                                                                                 ; |VCPU|Ula32:ALU|Igual~15                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Maior~0                                                                                                  ; |VCPU|Ula32:ALU|Maior~0                                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCWrite                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|PCWrite                                                                             ; regout           ;
; |VCPU|PCWCtrl~0                                                                                                          ; |VCPU|PCWCtrl~0                                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux31~0                                                                                                  ; |VCPU|Ula32:ALU|Mux31~0                                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUorMem                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUorMem                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]                                                                         ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector28~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector28~0                                                                         ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[0]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[0]                                                                               ; regout           ;
; |VCPU|Registrador:PC|Saida[0]~0                                                                                          ; |VCPU|Registrador:PC|Saida[0]~0                                                                                    ; combout          ;
; |VCPU|Registrador:PC|Saida[0]~1                                                                                          ; |VCPU|Registrador:PC|Saida[0]~1                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[0]~22                                                                                         ; |VCPU|Ula32:ALU|carry_temp[0]~22                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux30~0                                                                                                  ; |VCPU|Ula32:ALU|Mux30~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[1]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[1]                                                                               ; regout           ;
; |VCPU|Registrador:PC|Saida[1]~2                                                                                          ; |VCPU|Registrador:PC|Saida[1]~2                                                                                    ; combout          ;
; |VCPU|Registrador:PC|Saida[1]~3                                                                                          ; |VCPU|Registrador:PC|Saida[1]~3                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux29~0                                                                                                  ; |VCPU|Ula32:ALU|Mux29~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[2]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[2]                                                                               ; regout           ;
; |VCPU|Registrador:PC|Saida[1]~4                                                                                          ; |VCPU|Registrador:PC|Saida[1]~4                                                                                    ; combout          ;
; |VCPU|Registrador:PC|Saida[11]~5                                                                                         ; |VCPU|Registrador:PC|Saida[11]~5                                                                                   ; combout          ;
; |VCPU|Registrador:PC|Saida[11]~6                                                                                         ; |VCPU|Registrador:PC|Saida[11]~6                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[2]~23                                                                                         ; |VCPU|Ula32:ALU|carry_temp[2]~23                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux28~0                                                                                                  ; |VCPU|Ula32:ALU|Mux28~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[3]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[3]                                                                               ; regout           ;
; |VCPU|Ula32:ALU|Mux27~0                                                                                                  ; |VCPU|Ula32:ALU|Mux27~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[4]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[4]                                                                               ; regout           ;
; |VCPU|Ula32:ALU|Mux31~1                                                                                                  ; |VCPU|Ula32:ALU|Mux31~1                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux26~0                                                                                                  ; |VCPU|Ula32:ALU|Mux26~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux26~1                                                                                                  ; |VCPU|Ula32:ALU|Mux26~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[5]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[5]                                                                               ; regout           ;
; |VCPU|Ula32:ALU|Mux25~0                                                                                                  ; |VCPU|Ula32:ALU|Mux25~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[6]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[6]                                                                               ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector6~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector6~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Mux24~0                                                                                                  ; |VCPU|Ula32:ALU|Mux24~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux24~1                                                                                                  ; |VCPU|Ula32:ALU|Mux24~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[7]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[7]                                                                               ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector7~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector7~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Mux23~0                                                                                                  ; |VCPU|Ula32:ALU|Mux23~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[8]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[8]                                                                               ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector8~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector8~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Mux22~0                                                                                                  ; |VCPU|Ula32:ALU|Mux22~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux22~1                                                                                                  ; |VCPU|Ula32:ALU|Mux22~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[9]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[9]                                                                               ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector9~0                                                                                ; |VCPU|mux_2inputs:ALUorMemMux|Selector9~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Mux21~0                                                                                                  ; |VCPU|Ula32:ALU|Mux21~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[10]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[10]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector10~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector10~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux20~0                                                                                                  ; |VCPU|Ula32:ALU|Mux20~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux20~1                                                                                                  ; |VCPU|Ula32:ALU|Mux20~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[11]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[11]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector11~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector11~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux19~0                                                                                                  ; |VCPU|Ula32:ALU|Mux19~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[12]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[12]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector12~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector12~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux18~0                                                                                                  ; |VCPU|Ula32:ALU|Mux18~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux18~1                                                                                                  ; |VCPU|Ula32:ALU|Mux18~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[13]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[13]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector13~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector13~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux17~0                                                                                                  ; |VCPU|Ula32:ALU|Mux17~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[14]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[14]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector14~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector14~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux16~0                                                                                                  ; |VCPU|Ula32:ALU|Mux16~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux16~1                                                                                                  ; |VCPU|Ula32:ALU|Mux16~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[15]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[15]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector15~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector15~0                                                                         ; combout          ;
; |VCPU|sign_extend:USExtMux|wireOut[16]~0                                                                                 ; |VCPU|sign_extend:USExtMux|wireOut[16]~0                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Mux15~0                                                                                                  ; |VCPU|Ula32:ALU|Mux15~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[16]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[16]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector16~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector16~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux14~0                                                                                                  ; |VCPU|Ula32:ALU|Mux14~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux14~1                                                                                                  ; |VCPU|Ula32:ALU|Mux14~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[17]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[17]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector17~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector17~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux13~0                                                                                                  ; |VCPU|Ula32:ALU|Mux13~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[18]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[18]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector18~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector18~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux12~0                                                                                                  ; |VCPU|Ula32:ALU|Mux12~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux12~1                                                                                                  ; |VCPU|Ula32:ALU|Mux12~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[19]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[19]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector19~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector19~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux11~0                                                                                                  ; |VCPU|Ula32:ALU|Mux11~0                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[20]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[20]                                                                              ; regout           ;
; |VCPU|Ula32:ALU|Mux10~0                                                                                                  ; |VCPU|Ula32:ALU|Mux10~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux10~1                                                                                                  ; |VCPU|Ula32:ALU|Mux10~1                                                                                            ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[21]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[21]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector21~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector21~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux9~0                                                                                                   ; |VCPU|Ula32:ALU|Mux9~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[22]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[22]                                                                              ; regout           ;
; |VCPU|Ula32:ALU|Mux8~0                                                                                                   ; |VCPU|Ula32:ALU|Mux8~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux8~1                                                                                                   ; |VCPU|Ula32:ALU|Mux8~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[23]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[23]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector23~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector23~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux7~0                                                                                                   ; |VCPU|Ula32:ALU|Mux7~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[24]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[24]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector24~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector24~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux6~0                                                                                                   ; |VCPU|Ula32:ALU|Mux6~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux6~1                                                                                                   ; |VCPU|Ula32:ALU|Mux6~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[25]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[25]                                                                              ; regout           ;
; |VCPU|Ula32:ALU|Mux5~0                                                                                                   ; |VCPU|Ula32:ALU|Mux5~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[26]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[26]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector26~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector26~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux4~0                                                                                                   ; |VCPU|Ula32:ALU|Mux4~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux4~1                                                                                                   ; |VCPU|Ula32:ALU|Mux4~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[27]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[27]                                                                              ; regout           ;
; |VCPU|Ula32:ALU|soma_temp[28]~5                                                                                          ; |VCPU|Ula32:ALU|soma_temp[28]~5                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux3~0                                                                                                   ; |VCPU|Ula32:ALU|Mux3~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[28]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[28]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector28~1                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector28~1                                                                         ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector28~2                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector28~2                                                                         ; combout          ;
; |VCPU|Registrador:PC|Saida[28]~7                                                                                         ; |VCPU|Registrador:PC|Saida[28]~7                                                                                   ; combout          ;
; |VCPU|Registrador:PC|Saida[28]~8                                                                                         ; |VCPU|Registrador:PC|Saida[28]~8                                                                                   ; combout          ;
; |VCPU|Registrador:PC|Saida[1]~9                                                                                          ; |VCPU|Registrador:PC|Saida[1]~9                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux2~0                                                                                                   ; |VCPU|Ula32:ALU|Mux2~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux2~1                                                                                                   ; |VCPU|Ula32:ALU|Mux2~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[29]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[29]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector29~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector29~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[30]~6                                                                                          ; |VCPU|Ula32:ALU|soma_temp[30]~6                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux1~0                                                                                                   ; |VCPU|Ula32:ALU|Mux1~0                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[30]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[30]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector30~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector30~0                                                                         ; combout          ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector30~1                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector30~1                                                                         ; combout          ;
; |VCPU|Ula32:ALU|Mux0~0                                                                                                   ; |VCPU|Ula32:ALU|Mux0~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux0~1                                                                                                   ; |VCPU|Ula32:ALU|Mux0~1                                                                                             ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[31]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[31]                                                                              ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector31~0                                                                               ; |VCPU|mux_2inputs:ALUorMemMux|Selector31~0                                                                         ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[30]~24                                                                                        ; |VCPU|Ula32:ALU|carry_temp[30]~24                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Overflow                                                                                                 ; |VCPU|Ula32:ALU|Overflow                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~5                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~5                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~6                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~6                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~7                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~7                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~8                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~8                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~9                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~9                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~10                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~10                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~11                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~11                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~12                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~12                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~15                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~15                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~16                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~16                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux17~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux17~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux17~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux17~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux17~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux17~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~17                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~17                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~18                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~18                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~19                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~19                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux3~1                                                                                                   ; |VCPU|Ula32:ALU|Mux3~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux1~1                                                                                                   ; |VCPU|Ula32:ALU|Mux1~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Equal0~0                                                                                                 ; |VCPU|Ula32:ALU|Equal0~0                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~1                                                                                                 ; |VCPU|Ula32:ALU|Equal0~1                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~2                                                                                                 ; |VCPU|Ula32:ALU|Equal0~2                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~3                                                                                                 ; |VCPU|Ula32:ALU|Equal0~3                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~4                                                                                                 ; |VCPU|Ula32:ALU|Equal0~4                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~5                                                                                                 ; |VCPU|Ula32:ALU|Equal0~5                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~6                                                                                                 ; |VCPU|Ula32:ALU|Equal0~6                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~7                                                                                                 ; |VCPU|Ula32:ALU|Equal0~7                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~20                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~20                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux16~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux16~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux16~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux16~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~21                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~21                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~22                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~22                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~24                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~24                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~25                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~25                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~26                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~26                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~27                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~27                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~28                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~28                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~29                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~29                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~30                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~30                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux15~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux15~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux15~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux15~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux15~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux15~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~31                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~31                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~32                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~32                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~2                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~2                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~33                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~33                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux14~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux14~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux14~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux14~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux14~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux14~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~34                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~34                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~35                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~35                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~37                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~37                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~38                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~38                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~39                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~39                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~40                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~40                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~41                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~41                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux13~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux13~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux13~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux13~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux13~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux13~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~42                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~42                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~43                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~43                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~44                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~44                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~45                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~45                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux12~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux12~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~46                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~46                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~47                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~47                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux12~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux12~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[0]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[0]                                                                             ; regout           ;
; |VCPU|mux_iOrD:IorDMux|out[0]~0                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[0]~0                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[1]~1                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[1]~1                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[6]~6                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[6]~6                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[7]~7                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[7]~7                                                                                    ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~1                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~1                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~48                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~48                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~2                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCCond[1]~2                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector8~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector8~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~0                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~0                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~1                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~1                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~2                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]~2                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector7~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector7~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector9~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector9~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|USExt~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|USExt~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~1                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~1                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~2                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~2                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~3                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~3                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~4                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~4                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~1                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~1                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~2                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~2                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~3                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~3                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~4                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~4                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~0                                                                             ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~0                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~1                                                                             ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~1                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~2                                                                             ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~2                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector24~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector24~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector13~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector13~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~3                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~3                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector11~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector11~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~0                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~0                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~1                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~1                                                                           ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[3]~25                                                                                         ; |VCPU|Ula32:ALU|carry_temp[3]~25                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[5]~27                                                                                         ; |VCPU|Ula32:ALU|carry_temp[5]~27                                                                                   ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector26~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector26~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector26~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector26~1                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector26~2                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector26~2                                                                        ; combout          ;
; |VCPU|~GND                                                                                                               ; |VCPU|~GND                                                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|state[1]~_wirecell                                                                        ; |VCPU|UnidadeControle:CtrlUnit|state[1]~_wirecell                                                                  ; combout          ;
; |VCPU|OPCode[1]                                                                                                          ; |VCPU|OPCode[1]                                                                                                    ; padio            ;
; |VCPU|OPCode[2]                                                                                                          ; |VCPU|OPCode[2]                                                                                                    ; padio            ;
; |VCPU|OPCode[4]                                                                                                          ; |VCPU|OPCode[4]                                                                                                    ; padio            ;
; |VCPU|OPCode[5]                                                                                                          ; |VCPU|OPCode[5]                                                                                                    ; padio            ;
; |VCPU|PCOut[0]                                                                                                           ; |VCPU|PCOut[0]                                                                                                     ; padio            ;
; |VCPU|PCOut[1]                                                                                                           ; |VCPU|PCOut[1]                                                                                                     ; padio            ;
; |VCPU|PCOut[2]                                                                                                           ; |VCPU|PCOut[2]                                                                                                     ; padio            ;
; |VCPU|PCOut[3]                                                                                                           ; |VCPU|PCOut[3]                                                                                                     ; padio            ;
; |VCPU|PCOut[4]                                                                                                           ; |VCPU|PCOut[4]                                                                                                     ; padio            ;
; |VCPU|PCOut[5]                                                                                                           ; |VCPU|PCOut[5]                                                                                                     ; padio            ;
; |VCPU|PCOut[6]                                                                                                           ; |VCPU|PCOut[6]                                                                                                     ; padio            ;
; |VCPU|PCOut[7]                                                                                                           ; |VCPU|PCOut[7]                                                                                                     ; padio            ;
; |VCPU|PCOut[8]                                                                                                           ; |VCPU|PCOut[8]                                                                                                     ; padio            ;
; |VCPU|PCOut[9]                                                                                                           ; |VCPU|PCOut[9]                                                                                                     ; padio            ;
; |VCPU|PCOut[10]                                                                                                          ; |VCPU|PCOut[10]                                                                                                    ; padio            ;
; |VCPU|PCOut[11]                                                                                                          ; |VCPU|PCOut[11]                                                                                                    ; padio            ;
; |VCPU|PCOut[12]                                                                                                          ; |VCPU|PCOut[12]                                                                                                    ; padio            ;
; |VCPU|PCOut[13]                                                                                                          ; |VCPU|PCOut[13]                                                                                                    ; padio            ;
; |VCPU|PCOut[14]                                                                                                          ; |VCPU|PCOut[14]                                                                                                    ; padio            ;
; |VCPU|PCOut[15]                                                                                                          ; |VCPU|PCOut[15]                                                                                                    ; padio            ;
; |VCPU|PCOut[16]                                                                                                          ; |VCPU|PCOut[16]                                                                                                    ; padio            ;
; |VCPU|PCOut[17]                                                                                                          ; |VCPU|PCOut[17]                                                                                                    ; padio            ;
; |VCPU|PCOut[18]                                                                                                          ; |VCPU|PCOut[18]                                                                                                    ; padio            ;
; |VCPU|PCOut[19]                                                                                                          ; |VCPU|PCOut[19]                                                                                                    ; padio            ;
; |VCPU|PCOut[20]                                                                                                          ; |VCPU|PCOut[20]                                                                                                    ; padio            ;
; |VCPU|PCOut[21]                                                                                                          ; |VCPU|PCOut[21]                                                                                                    ; padio            ;
; |VCPU|PCOut[22]                                                                                                          ; |VCPU|PCOut[22]                                                                                                    ; padio            ;
; |VCPU|PCOut[23]                                                                                                          ; |VCPU|PCOut[23]                                                                                                    ; padio            ;
; |VCPU|PCOut[24]                                                                                                          ; |VCPU|PCOut[24]                                                                                                    ; padio            ;
; |VCPU|PCOut[25]                                                                                                          ; |VCPU|PCOut[25]                                                                                                    ; padio            ;
; |VCPU|PCOut[26]                                                                                                          ; |VCPU|PCOut[26]                                                                                                    ; padio            ;
; |VCPU|PCOut[27]                                                                                                          ; |VCPU|PCOut[27]                                                                                                    ; padio            ;
; |VCPU|PCOut[28]                                                                                                          ; |VCPU|PCOut[28]                                                                                                    ; padio            ;
; |VCPU|PCOut[29]                                                                                                          ; |VCPU|PCOut[29]                                                                                                    ; padio            ;
; |VCPU|PCOut[30]                                                                                                          ; |VCPU|PCOut[30]                                                                                                    ; padio            ;
; |VCPU|PCOut[31]                                                                                                          ; |VCPU|PCOut[31]                                                                                                    ; padio            ;
; |VCPU|EPCOut[0]                                                                                                          ; |VCPU|EPCOut[0]                                                                                                    ; padio            ;
; |VCPU|EPCOut[1]                                                                                                          ; |VCPU|EPCOut[1]                                                                                                    ; padio            ;
; |VCPU|EPCOut[2]                                                                                                          ; |VCPU|EPCOut[2]                                                                                                    ; padio            ;
; |VCPU|EPCOut[3]                                                                                                          ; |VCPU|EPCOut[3]                                                                                                    ; padio            ;
; |VCPU|EPCOut[4]                                                                                                          ; |VCPU|EPCOut[4]                                                                                                    ; padio            ;
; |VCPU|EPCOut[5]                                                                                                          ; |VCPU|EPCOut[5]                                                                                                    ; padio            ;
; |VCPU|EPCOut[6]                                                                                                          ; |VCPU|EPCOut[6]                                                                                                    ; padio            ;
; |VCPU|EPCOut[7]                                                                                                          ; |VCPU|EPCOut[7]                                                                                                    ; padio            ;
; |VCPU|EPCOut[8]                                                                                                          ; |VCPU|EPCOut[8]                                                                                                    ; padio            ;
; |VCPU|EPCOut[9]                                                                                                          ; |VCPU|EPCOut[9]                                                                                                    ; padio            ;
; |VCPU|EPCOut[10]                                                                                                         ; |VCPU|EPCOut[10]                                                                                                   ; padio            ;
; |VCPU|EPCOut[11]                                                                                                         ; |VCPU|EPCOut[11]                                                                                                   ; padio            ;
; |VCPU|EPCOut[12]                                                                                                         ; |VCPU|EPCOut[12]                                                                                                   ; padio            ;
; |VCPU|EPCOut[13]                                                                                                         ; |VCPU|EPCOut[13]                                                                                                   ; padio            ;
; |VCPU|EPCOut[14]                                                                                                         ; |VCPU|EPCOut[14]                                                                                                   ; padio            ;
; |VCPU|EPCOut[15]                                                                                                         ; |VCPU|EPCOut[15]                                                                                                   ; padio            ;
; |VCPU|EPCOut[16]                                                                                                         ; |VCPU|EPCOut[16]                                                                                                   ; padio            ;
; |VCPU|EPCOut[17]                                                                                                         ; |VCPU|EPCOut[17]                                                                                                   ; padio            ;
; |VCPU|EPCOut[18]                                                                                                         ; |VCPU|EPCOut[18]                                                                                                   ; padio            ;
; |VCPU|EPCOut[19]                                                                                                         ; |VCPU|EPCOut[19]                                                                                                   ; padio            ;
; |VCPU|EPCOut[20]                                                                                                         ; |VCPU|EPCOut[20]                                                                                                   ; padio            ;
; |VCPU|EPCOut[21]                                                                                                         ; |VCPU|EPCOut[21]                                                                                                   ; padio            ;
; |VCPU|EPCOut[22]                                                                                                         ; |VCPU|EPCOut[22]                                                                                                   ; padio            ;
; |VCPU|EPCOut[23]                                                                                                         ; |VCPU|EPCOut[23]                                                                                                   ; padio            ;
; |VCPU|EPCOut[24]                                                                                                         ; |VCPU|EPCOut[24]                                                                                                   ; padio            ;
; |VCPU|EPCOut[25]                                                                                                         ; |VCPU|EPCOut[25]                                                                                                   ; padio            ;
; |VCPU|EPCOut[26]                                                                                                         ; |VCPU|EPCOut[26]                                                                                                   ; padio            ;
; |VCPU|EPCOut[27]                                                                                                         ; |VCPU|EPCOut[27]                                                                                                   ; padio            ;
; |VCPU|EPCOut[28]                                                                                                         ; |VCPU|EPCOut[28]                                                                                                   ; padio            ;
; |VCPU|EPCOut[29]                                                                                                         ; |VCPU|EPCOut[29]                                                                                                   ; padio            ;
; |VCPU|EPCOut[30]                                                                                                         ; |VCPU|EPCOut[30]                                                                                                   ; padio            ;
; |VCPU|EPCOut[31]                                                                                                         ; |VCPU|EPCOut[31]                                                                                                   ; padio            ;
; |VCPU|MDROut[4]                                                                                                          ; |VCPU|MDROut[4]                                                                                                    ; padio            ;
; |VCPU|MDROut[5]                                                                                                          ; |VCPU|MDROut[5]                                                                                                    ; padio            ;
; |VCPU|MDROut[6]                                                                                                          ; |VCPU|MDROut[6]                                                                                                    ; padio            ;
; |VCPU|MDROut[7]                                                                                                          ; |VCPU|MDROut[7]                                                                                                    ; padio            ;
; |VCPU|MDROut[8]                                                                                                          ; |VCPU|MDROut[8]                                                                                                    ; padio            ;
; |VCPU|MDROut[9]                                                                                                          ; |VCPU|MDROut[9]                                                                                                    ; padio            ;
; |VCPU|MDROut[10]                                                                                                         ; |VCPU|MDROut[10]                                                                                                   ; padio            ;
; |VCPU|MDROut[11]                                                                                                         ; |VCPU|MDROut[11]                                                                                                   ; padio            ;
; |VCPU|MDROut[12]                                                                                                         ; |VCPU|MDROut[12]                                                                                                   ; padio            ;
; |VCPU|MDROut[13]                                                                                                         ; |VCPU|MDROut[13]                                                                                                   ; padio            ;
; |VCPU|MDROut[14]                                                                                                         ; |VCPU|MDROut[14]                                                                                                   ; padio            ;
; |VCPU|MDROut[15]                                                                                                         ; |VCPU|MDROut[15]                                                                                                   ; padio            ;
; |VCPU|MDROut[16]                                                                                                         ; |VCPU|MDROut[16]                                                                                                   ; padio            ;
; |VCPU|MDROut[17]                                                                                                         ; |VCPU|MDROut[17]                                                                                                   ; padio            ;
; |VCPU|MDROut[19]                                                                                                         ; |VCPU|MDROut[19]                                                                                                   ; padio            ;
; |VCPU|MDROut[21]                                                                                                         ; |VCPU|MDROut[21]                                                                                                   ; padio            ;
; |VCPU|MDROut[22]                                                                                                         ; |VCPU|MDROut[22]                                                                                                   ; padio            ;
; |VCPU|MDROut[24]                                                                                                         ; |VCPU|MDROut[24]                                                                                                   ; padio            ;
; |VCPU|MDROut[27]                                                                                                         ; |VCPU|MDROut[27]                                                                                                   ; padio            ;
; |VCPU|MDROut[28]                                                                                                         ; |VCPU|MDROut[28]                                                                                                   ; padio            ;
; |VCPU|MDROut[30]                                                                                                         ; |VCPU|MDROut[30]                                                                                                   ; padio            ;
; |VCPU|MDROut[31]                                                                                                         ; |VCPU|MDROut[31]                                                                                                   ; padio            ;
; |VCPU|rs[0]                                                                                                              ; |VCPU|rs[0]                                                                                                        ; padio            ;
; |VCPU|rs[1]                                                                                                              ; |VCPU|rs[1]                                                                                                        ; padio            ;
; |VCPU|rs[3]                                                                                                              ; |VCPU|rs[3]                                                                                                        ; padio            ;
; |VCPU|rt[0]                                                                                                              ; |VCPU|rt[0]                                                                                                        ; padio            ;
; |VCPU|rt[1]                                                                                                              ; |VCPU|rt[1]                                                                                                        ; padio            ;
; |VCPU|rt[3]                                                                                                              ; |VCPU|rt[3]                                                                                                        ; padio            ;
; |VCPU|inst15_0[4]                                                                                                        ; |VCPU|inst15_0[4]                                                                                                  ; padio            ;
; |VCPU|inst15_0[5]                                                                                                        ; |VCPU|inst15_0[5]                                                                                                  ; padio            ;
; |VCPU|inst15_0[6]                                                                                                        ; |VCPU|inst15_0[6]                                                                                                  ; padio            ;
; |VCPU|inst15_0[7]                                                                                                        ; |VCPU|inst15_0[7]                                                                                                  ; padio            ;
; |VCPU|inst15_0[8]                                                                                                        ; |VCPU|inst15_0[8]                                                                                                  ; padio            ;
; |VCPU|inst15_0[9]                                                                                                        ; |VCPU|inst15_0[9]                                                                                                  ; padio            ;
; |VCPU|inst15_0[10]                                                                                                       ; |VCPU|inst15_0[10]                                                                                                 ; padio            ;
; |VCPU|inst15_0[11]                                                                                                       ; |VCPU|inst15_0[11]                                                                                                 ; padio            ;
; |VCPU|inst15_0[12]                                                                                                       ; |VCPU|inst15_0[12]                                                                                                 ; padio            ;
; |VCPU|inst15_0[13]                                                                                                       ; |VCPU|inst15_0[13]                                                                                                 ; padio            ;
; |VCPU|inst15_0[14]                                                                                                       ; |VCPU|inst15_0[14]                                                                                                 ; padio            ;
; |VCPU|inst15_0[15]                                                                                                       ; |VCPU|inst15_0[15]                                                                                                 ; padio            ;
; |VCPU|CurState[0]                                                                                                        ; |VCPU|CurState[0]                                                                                                  ; padio            ;
; |VCPU|CurState[1]                                                                                                        ; |VCPU|CurState[1]                                                                                                  ; padio            ;
; |VCPU|CurState[2]                                                                                                        ; |VCPU|CurState[2]                                                                                                  ; padio            ;
; |VCPU|CurState[3]                                                                                                        ; |VCPU|CurState[3]                                                                                                  ; padio            ;
; |VCPU|CurState[4]                                                                                                        ; |VCPU|CurState[4]                                                                                                  ; padio            ;
; |VCPU|CurState[5]                                                                                                        ; |VCPU|CurState[5]                                                                                                  ; padio            ;
; |VCPU|CurState[6]                                                                                                        ; |VCPU|CurState[6]                                                                                                  ; padio            ;
; |VCPU|reset                                                                                                              ; |VCPU|reset~corein                                                                                                 ; combout          ;
; |VCPU|reset~clkctrl                                                                                                      ; |VCPU|reset~clkctrl                                                                                                ; outclk           ;
; |VCPU|Registrador:PC|Saida[2]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[2]~DUPLICATE                                                                            ; regout           ;
; |VCPU|Registrador:PC|Saida[4]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[4]~DUPLICATE                                                                            ; regout           ;
; |VCPU|Registrador:PC|Saida[5]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[5]~DUPLICATE                                                                            ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector6~0DUPLICATE                                                                       ; |VCPU|mux_2inputs:ALUorMemMux|Selector6~0DUPLICATE                                                                 ; combout          ;
; |VCPU|Registrador:PC|Saida[6]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[6]~DUPLICATE                                                                            ; regout           ;
; |VCPU|mux_2inputs:ALUorMemMux|Selector9~0DUPLICATE                                                                       ; |VCPU|mux_2inputs:ALUorMemMux|Selector9~0DUPLICATE                                                                 ; combout          ;
; |VCPU|Registrador:PC|Saida[9]~DUPLICATE                                                                                  ; |VCPU|Registrador:PC|Saida[9]~DUPLICATE                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|Selector9~0DUPLICATE                                                                      ; |VCPU|UnidadeControle:CtrlUnit|Selector9~0DUPLICATE                                                                ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]~DUPLICATE                                                                        ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]~DUPLICATE                                                                  ; regout           ;
; |VCPU|Ula32:ALU|Maior~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Maior~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|PCWCtrl~0DUPLICATE                                                                                                 ; |VCPU|PCWCtrl~0DUPLICATE                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Mux30~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux30~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux29~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux29~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux28~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux28~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[3]~DUPLICATE                                                                           ; |VCPU|Registrador:ALUOutReg|Saida[3]~DUPLICATE                                                                     ; regout           ;
; |VCPU|Ula32:ALU|Mux26~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux26~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux25~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux25~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux24~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux24~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux21~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux21~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux20~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux20~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux18~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux18~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux17~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux17~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[14]~DUPLICATE                                                                          ; |VCPU|Registrador:ALUOutReg|Saida[14]~DUPLICATE                                                                    ; regout           ;
; |VCPU|Ula32:ALU|Mux16~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux16~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux14~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux14~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux12~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux12~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[19]~DUPLICATE                                                                          ; |VCPU|Registrador:ALUOutReg|Saida[19]~DUPLICATE                                                                    ; regout           ;
; |VCPU|Ula32:ALU|Mux8~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux8~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux6~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux6~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux4~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux4~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux2~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux2~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux0~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux0~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[0]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr20_16[0]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[1]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr20_16[1]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[3]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr20_16[3]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[0]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr25_21[0]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[1]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr25_21[1]~feeder                                                                            ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[3]~feeder                                                                                  ; |VCPU|Instr_Reg:IR|Instr25_21[3]~feeder                                                                            ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 23:59:11 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware
Info: Using vector source file "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf"
Warning: Can't display state machine states -- register holding state machine bit "|VCPU|mult:MULTOp|doing.00" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|VCPU|mult:MULTOp|doing.10" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|VCPU|mult:MULTOp|doing.01" was synthesized away
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      14.39 %
Info: Number of transitions in simulation is 1844
Info: Quartus II Simulator was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Thu May 16 23:59:11 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


