<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\impl\gwsynthesis\Y8960_Cartridge_TangPrimer25K.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\Y8960_Cartridge_TangPrimer25K.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan 23 21:50:31 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21999</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>28391</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2176</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1254</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_14m</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_14m_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_14m</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">65.773(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_14m</td>
<td>Setup</td>
<td>-2364.083</td>
<td>1254</td>
</tr>
<tr>
<td>clk_14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.602</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>-0.004</td>
<td>7.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.599</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.048</td>
<td>7.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.598</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_30_G[3]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>7.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.598</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.016</td>
<td>7.574</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.596</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_8_G[0]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.016</td>
<td>7.324</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.594</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[7]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.039</td>
<td>7.299</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.594</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.034</td>
<td>7.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.591</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_4_G[6]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.006</td>
<td>7.329</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.589</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>-0.001</td>
<td>7.581</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.583</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.029</td>
<td>7.545</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.578</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[6]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.028</td>
<td>7.294</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.578</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.028</td>
<td>7.294</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.578</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.033</td>
<td>7.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.577</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.016</td>
<td>7.552</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.576</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[6]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.021</td>
<td>7.299</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.574</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>7.569</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.573</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[7]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.048</td>
<td>7.269</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.573</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[5]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.048</td>
<td>7.269</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.567</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[3]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.016</td>
<td>7.295</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.566</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.042</td>
<td>7.515</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.565</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[3]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.008</td>
<td>7.300</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.565</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[5]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>-0.010</td>
<td>7.319</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.565</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[1]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>-0.010</td>
<td>7.319</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.556</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[7]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.030</td>
<td>7.270</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.556</td>
<td>u_msx_slot/ff_bus_address_13_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[5]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>5.000</td>
<td>0.030</td>
<td>7.270</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/accshft_1_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/final_sound_0_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[8]_4_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[8]_5_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_pg/u_phsh/bits[7]_9_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_pg/u_phsh/bits[7]_10_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[9]_3_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[9]_4_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[3]_12_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[3]_13_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>u_i2s/ff_bclk_s2/Q</td>
<td>u_i2s/ff_bclk_s2/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/cntr_4_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/cntr_4_s2/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/cntr_0_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/cntr_0_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_3_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/cntr_4_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/cntr_4_s2/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_0_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_0_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_2_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_2_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_1_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/cntr_0_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/cntr_0_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s2/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_0_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_0_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_3_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/cntr_0_s1/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/cntr_0_s1/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_0_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_0_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_1_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_0_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>2.652</td>
</tr>
<tr>
<td>2</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>3</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_4_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>4</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>5</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>2.652</td>
</tr>
<tr>
<td>6</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>2.652</td>
</tr>
<tr>
<td>7</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>2.652</td>
</tr>
<tr>
<td>8</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_5_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>9</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>2.652</td>
</tr>
<tr>
<td>10</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>2.652</td>
</tr>
<tr>
<td>11</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_4_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>2.652</td>
</tr>
<tr>
<td>12</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_8_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>2.658</td>
</tr>
<tr>
<td>13</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/con_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>2.658</td>
</tr>
<tr>
<td>14</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>15</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_4_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>16</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_6_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>2.658</td>
</tr>
<tr>
<td>17</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_7_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>2.658</td>
</tr>
<tr>
<td>18</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_8_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>2.658</td>
</tr>
<tr>
<td>19</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_0_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>20</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_2_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>21</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>22</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>23</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>24</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>2.664</td>
</tr>
<tr>
<td>25</td>
<td>6.983</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_9_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>10.000</td>
<td>0.012</td>
<td>2.658</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.105</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.057</td>
</tr>
<tr>
<td>2</td>
<td>1.105</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_8_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.057</td>
</tr>
<tr>
<td>3</td>
<td>1.105</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.057</td>
</tr>
<tr>
<td>4</td>
<td>1.105</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[0]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.057</td>
</tr>
<tr>
<td>5</td>
<td>1.105</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.057</td>
</tr>
<tr>
<td>6</td>
<td>1.105</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.057</td>
</tr>
<tr>
<td>7</td>
<td>1.105</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[6]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.057</td>
</tr>
<tr>
<td>8</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_5_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.076</td>
</tr>
<tr>
<td>9</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_6_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.076</td>
</tr>
<tr>
<td>10</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_7_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.076</td>
</tr>
<tr>
<td>11</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.071</td>
</tr>
<tr>
<td>12</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_2_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.071</td>
</tr>
<tr>
<td>13</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.076</td>
</tr>
<tr>
<td>14</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.020</td>
<td>1.076</td>
</tr>
<tr>
<td>15</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.071</td>
</tr>
<tr>
<td>16</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_2_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.071</td>
</tr>
<tr>
<td>17</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.071</td>
</tr>
<tr>
<td>18</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_2_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.071</td>
</tr>
<tr>
<td>19</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>1.071</td>
</tr>
<tr>
<td>20</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/fb_2_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.081</td>
</tr>
<tr>
<td>21</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_0_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.057</td>
</tr>
<tr>
<td>22</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.057</td>
</tr>
<tr>
<td>23</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_0_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.057</td>
</tr>
<tr>
<td>24</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.057</td>
</tr>
<tr>
<td>25</td>
<td>1.109</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.057</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.747</td>
<td>3.747</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
<tr>
<td>2</td>
<td>2.747</td>
<td>3.747</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
<tr>
<td>3</td>
<td>2.747</td>
<td>3.747</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
<tr>
<td>4</td>
<td>2.747</td>
<td>3.747</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
<tr>
<td>5</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.757</td>
<td>3.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>2.757</td>
<td>3.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>2.758</td>
<td>3.758</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
<tr>
<td>10</td>
<td>2.758</td>
<td>3.758</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>6.901</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>7.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>7.311</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>7.573</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>8.491</td>
<td>0.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s21/I2</td>
</tr>
<tr>
<td>8.952</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s21/F</td>
</tr>
<tr>
<td>8.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s10/I0</td>
</tr>
<tr>
<td>9.088</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s10/O</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s4/I1</td>
</tr>
<tr>
<td>9.174</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s4/O</td>
</tr>
<tr>
<td>9.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.261</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C56[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s1/O</td>
</tr>
<tr>
<td>9.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s0/I0</td>
</tr>
<tr>
<td>9.347</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C55[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_186_G[0]_s0/O</td>
</tr>
<tr>
<td>10.238</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.645</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C52[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>7.636</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C52[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 37.479%; route: 4.367, 57.486%; tC2Q: 0.382, 5.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.992%; route: 1.957, 74.008%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.953</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>6.216</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R12C40[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>6.902</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>7.418</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R23C46[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>8.872</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_31_G[0]_s14/S0</td>
</tr>
<tr>
<td>9.124</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_31_G[0]_s14/O</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_31_G[0]_s6/I1</td>
</tr>
<tr>
<td>9.211</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_31_G[0]_s6/O</td>
</tr>
<tr>
<td>9.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_31_G[0]_s2/I1</td>
</tr>
<tr>
<td>9.297</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_31_G[0]_s2/O</td>
</tr>
<tr>
<td>9.297</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_31_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.383</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C43[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_31_G[0]_s0/O</td>
</tr>
<tr>
<td>10.183</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.593</td>
<td>1.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>7.584</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.341, 31.041%; route: 4.819, 63.888%; tC2Q: 0.382, 5.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.516%; route: 1.905, 73.484%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_30_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>6.901</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>7.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>7.311</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_0_s8/I2</td>
</tr>
<tr>
<td>7.837</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_0_s8/F</td>
</tr>
<tr>
<td>8.557</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s467/I0</td>
</tr>
<tr>
<td>8.819</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C49[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s467/F</td>
</tr>
<tr>
<td>9.984</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C56[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_30_G[3]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.642</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C56[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_30_G[3]_s0/CLK</td>
</tr>
<tr>
<td>7.386</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C56[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_30_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.518, 34.281%; route: 4.444, 60.511%; tC2Q: 0.382, 5.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.020%; route: 1.955, 73.980%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>6.901</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>7.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>7.311</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>7.573</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>8.466</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C54[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s19/I2</td>
</tr>
<tr>
<td>8.982</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C54[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s19/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C54[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s9/I0</td>
</tr>
<tr>
<td>9.118</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C54[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s9/O</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C54[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s4/I0</td>
</tr>
<tr>
<td>9.204</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C54[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s4/O</td>
</tr>
<tr>
<td>9.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C54[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.291</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C54[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s1/O</td>
</tr>
<tr>
<td>9.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s0/I0</td>
</tr>
<tr>
<td>9.377</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C53[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s0/O</td>
</tr>
<tr>
<td>10.214</td>
<td>0.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[2][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.625</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C52[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.903, 38.323%; route: 4.289, 56.626%; tC2Q: 0.382, 5.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.190%; route: 1.938, 73.810%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_8_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s482/I2</td>
</tr>
<tr>
<td>8.301</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s482/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s445/I2</td>
</tr>
<tr>
<td>8.808</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s445/F</td>
</tr>
<tr>
<td>9.964</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C54[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_8_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.625</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C54[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_8_G[0]_s0/CLK</td>
</tr>
<tr>
<td>7.369</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C54[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_8_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.006, 41.048%; route: 3.935, 53.729%; tC2Q: 0.382, 5.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.190%; route: 1.938, 73.810%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.953</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>bus_rdata_5_s1/I2</td>
</tr>
<tr>
<td>6.216</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s1/F</td>
</tr>
<tr>
<td>6.727</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>6.992</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>7.837</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s480/I0</td>
</tr>
<tr>
<td>8.334</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C40[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s480/F</td>
</tr>
<tr>
<td>8.836</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s457/I2</td>
</tr>
<tr>
<td>9.098</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C38[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s457/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[7]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.601</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[7]_s0/CLK</td>
</tr>
<tr>
<td>7.345</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.339, 32.043%; route: 4.577, 62.716%; tC2Q: 0.382, 5.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.430%; route: 1.914, 73.570%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.933</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>6.196</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>6.753</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>7.016</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R16C42[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>8.679</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_217_G[0]_s10/S0</td>
</tr>
<tr>
<td>8.932</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_217_G[0]_s10/O</td>
</tr>
<tr>
<td>8.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_217_G[0]_s4/I1</td>
</tr>
<tr>
<td>9.018</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_217_G[0]_s4/O</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_217_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.104</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_217_G[0]_s1/O</td>
</tr>
<tr>
<td>9.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_217_G[0]_s0/I0</td>
</tr>
<tr>
<td>9.191</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_217_G[0]_s0/O</td>
</tr>
<tr>
<td>10.192</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.607</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>7.598</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.088, 27.644%; route: 5.081, 67.290%; tC2Q: 0.382, 5.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.373%; route: 1.919, 73.627%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_4_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.953</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>bus_rdata_5_s1/I2</td>
</tr>
<tr>
<td>6.216</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s1/F</td>
</tr>
<tr>
<td>6.727</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>6.992</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>7.837</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s480/I0</td>
</tr>
<tr>
<td>8.334</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C40[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s480/F</td>
</tr>
<tr>
<td>8.511</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s441/I3</td>
</tr>
<tr>
<td>8.926</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C40[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s441/F</td>
</tr>
<tr>
<td>9.969</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_4_G[6]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.634</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_4_G[6]_s0/CLK</td>
</tr>
<tr>
<td>7.378</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C49[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_4_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.491, 33.993%; route: 4.455, 60.788%; tC2Q: 0.382, 5.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.097%; route: 1.947, 73.903%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>6.901</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>7.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>7.311</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>7.546</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>128</td>
<td>R23C50[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>8.364</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C54[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s17/I2</td>
</tr>
<tr>
<td>8.826</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C54[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s17/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s8/I0</td>
</tr>
<tr>
<td>8.962</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C54[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s8/O</td>
</tr>
<tr>
<td>8.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s3/I1</td>
</tr>
<tr>
<td>9.048</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C54[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s3/O</td>
</tr>
<tr>
<td>9.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s1/I0</td>
</tr>
<tr>
<td>9.134</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C54[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s1/O</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C53[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s0/I0</td>
</tr>
<tr>
<td>9.221</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C53[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s0/O</td>
</tr>
<tr>
<td>10.222</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C49[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.642</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>7.633</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C49[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.820, 37.197%; route: 4.379, 57.758%; tC2Q: 0.382, 5.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.026%; route: 1.954, 73.974%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.953</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>6.216</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R12C40[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>6.902</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s1/I2</td>
</tr>
<tr>
<td>7.334</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>128</td>
<td>R24C46[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s1/F</td>
</tr>
<tr>
<td>8.353</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C49[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s22/I2</td>
</tr>
<tr>
<td>8.814</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C49[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s22/F</td>
</tr>
<tr>
<td>8.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s10/I1</td>
</tr>
<tr>
<td>8.951</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s10/O</td>
</tr>
<tr>
<td>8.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s4/I1</td>
</tr>
<tr>
<td>9.037</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s4/O</td>
</tr>
<tr>
<td>9.037</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s1/O</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s0/I0</td>
</tr>
<tr>
<td>9.209</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C48[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_217_G[0]_s0/O</td>
</tr>
<tr>
<td>10.186</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.612</td>
<td>1.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>7.603</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C46[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.603, 34.493%; route: 4.560, 60.437%; tC2Q: 0.382, 5.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.325%; route: 1.924, 73.675%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/I2</td>
</tr>
<tr>
<td>8.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s464/I2</td>
</tr>
<tr>
<td>8.932</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C49[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>9.934</td>
<td>1.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[6]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.613</td>
<td>1.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C56[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[6]_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C56[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.975, 40.788%; route: 3.936, 53.967%; tC2Q: 0.382, 5.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.316%; route: 1.925, 73.684%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/I2</td>
</tr>
<tr>
<td>8.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s464/I2</td>
</tr>
<tr>
<td>8.932</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C49[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>9.934</td>
<td>1.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[2][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.613</td>
<td>1.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C56[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C56[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.975, 40.788%; route: 3.936, 53.967%; tC2Q: 0.382, 5.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.316%; route: 1.925, 73.684%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.953</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>6.216</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R12C40[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>6.902</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s1/I2</td>
</tr>
<tr>
<td>7.423</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R24C46[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s1/F</td>
</tr>
<tr>
<td>8.861</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s24/I2</td>
</tr>
<tr>
<td>9.151</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C41[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s24/F</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s11/I1</td>
</tr>
<tr>
<td>9.347</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s11/O</td>
</tr>
<tr>
<td>9.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s5/I0</td>
</tr>
<tr>
<td>9.449</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s5/O</td>
</tr>
<tr>
<td>9.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s2/I0</td>
</tr>
<tr>
<td>9.550</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s2/O</td>
</tr>
<tr>
<td>9.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.651</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C41[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_186_G[0]_s0/O</td>
</tr>
<tr>
<td>10.182</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[2][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.608</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C41[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.625, 34.806%; route: 4.534, 60.123%; tC2Q: 0.382, 5.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.360%; route: 1.921, 73.640%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>6.901</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>7.163</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C50[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>7.311</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_0_s8/I2</td>
</tr>
<tr>
<td>7.837</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R23C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_0_s8/F</td>
</tr>
<tr>
<td>9.137</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_155_G[0]_s0/S0</td>
</tr>
<tr>
<td>9.389</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_155_G[0]_s0/O</td>
</tr>
<tr>
<td>10.193</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[3][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.625</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C52[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 33.202%; route: 4.662, 61.733%; tC2Q: 0.382, 5.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.190%; route: 1.938, 73.810%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/I2</td>
</tr>
<tr>
<td>8.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/F</td>
</tr>
<tr>
<td>8.603</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s463/I2</td>
</tr>
<tr>
<td>9.119</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C51[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s463/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C57[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[6]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.620</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[6]_s0/CLK</td>
</tr>
<tr>
<td>7.364</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C57[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.970, 40.692%; route: 3.946, 54.067%; tC2Q: 0.382, 5.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.240%; route: 1.932, 73.760%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.933</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>6.196</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>6.753</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s1/I2</td>
</tr>
<tr>
<td>7.043</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>128</td>
<td>R15C43[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s1/F</td>
</tr>
<tr>
<td>8.681</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s30/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s30/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s14/I1</td>
</tr>
<tr>
<td>9.343</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s14/O</td>
</tr>
<tr>
<td>9.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s6/I1</td>
</tr>
<tr>
<td>9.429</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s6/O</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s2/I1</td>
</tr>
<tr>
<td>9.516</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s2/O</td>
</tr>
<tr>
<td>9.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.602</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_RAMOUT_31_G[0]_s0/O</td>
</tr>
<tr>
<td>10.209</td>
<td>0.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.644</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.525, 33.361%; route: 4.661, 61.585%; tC2Q: 0.382, 5.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.002%; route: 1.957, 73.998%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/I2</td>
</tr>
<tr>
<td>8.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/F</td>
</tr>
<tr>
<td>8.603</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s461/I2</td>
</tr>
<tr>
<td>9.124</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C51[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s461/F</td>
</tr>
<tr>
<td>9.909</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[7]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.593</td>
<td>1.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[7]_s0/CLK</td>
</tr>
<tr>
<td>7.337</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.975, 40.929%; route: 3.911, 53.809%; tC2Q: 0.382, 5.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.516%; route: 1.905, 73.484%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/I2</td>
</tr>
<tr>
<td>8.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/F</td>
</tr>
<tr>
<td>8.603</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s461/I2</td>
</tr>
<tr>
<td>9.124</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C51[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s461/F</td>
</tr>
<tr>
<td>9.909</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[5]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.593</td>
<td>1.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[5]_s0/CLK</td>
</tr>
<tr>
<td>7.337</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_24_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.975, 40.929%; route: 3.911, 53.809%; tC2Q: 0.382, 5.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.516%; route: 1.905, 73.484%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/I2</td>
</tr>
<tr>
<td>8.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/F</td>
</tr>
<tr>
<td>8.603</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s463/I2</td>
</tr>
<tr>
<td>9.119</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C51[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s463/F</td>
</tr>
<tr>
<td>9.936</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C56[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[3]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.625</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C56[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[3]_s0/CLK</td>
</tr>
<tr>
<td>7.369</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C56[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.970, 40.713%; route: 3.942, 54.044%; tC2Q: 0.382, 5.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.190%; route: 1.938, 73.810%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.953</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>6.216</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R12C40[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>6.902</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>7.418</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R23C46[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>8.864</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_93_G[0]_s14/S0</td>
</tr>
<tr>
<td>9.117</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_93_G[0]_s14/O</td>
</tr>
<tr>
<td>9.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_93_G[0]_s6/I1</td>
</tr>
<tr>
<td>9.203</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_93_G[0]_s6/O</td>
</tr>
<tr>
<td>9.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_93_G[0]_s2/I1</td>
</tr>
<tr>
<td>9.289</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C42[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_93_G[0]_s2/O</td>
</tr>
<tr>
<td>9.289</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_93_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.376</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C42[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_RAMOUT_93_G[0]_s0/O</td>
</tr>
<tr>
<td>10.156</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.599</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.341, 31.154%; route: 4.791, 63.756%; tC2Q: 0.382, 5.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.455%; route: 1.911, 73.545%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/I2</td>
</tr>
<tr>
<td>8.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s464/I2</td>
</tr>
<tr>
<td>8.932</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C49[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>9.941</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[3]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.632</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C54[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[3]_s0/CLK</td>
</tr>
<tr>
<td>7.376</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C54[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_27_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.975, 40.753%; route: 3.942, 54.007%; tC2Q: 0.382, 5.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.119%; route: 1.945, 73.881%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.953</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>bus_rdata_5_s1/I2</td>
</tr>
<tr>
<td>6.216</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s1/F</td>
</tr>
<tr>
<td>6.727</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>6.992</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>7.837</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s480/I0</td>
</tr>
<tr>
<td>8.334</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C40[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s480/F</td>
</tr>
<tr>
<td>8.511</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s445/I2</td>
</tr>
<tr>
<td>9.037</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C39[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s445/F</td>
</tr>
<tr>
<td>9.959</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[5]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.651</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[5]_s0/CLK</td>
</tr>
<tr>
<td>7.395</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.602, 35.559%; route: 4.334, 59.214%; tC2Q: 0.382, 5.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.934%; route: 1.963, 74.066%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.953</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>bus_rdata_5_s1/I2</td>
</tr>
<tr>
<td>6.216</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s1/F</td>
</tr>
<tr>
<td>6.727</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>6.992</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>7.837</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s480/I0</td>
</tr>
<tr>
<td>8.334</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C40[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s480/F</td>
</tr>
<tr>
<td>8.511</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s445/I2</td>
</tr>
<tr>
<td>9.037</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C39[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s445/F</td>
</tr>
<tr>
<td>9.959</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[1]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.651</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[1]_s0/CLK</td>
</tr>
<tr>
<td>7.395</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_8_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.602, 35.559%; route: 4.334, 59.214%; tC2Q: 0.382, 5.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.934%; route: 1.963, 74.066%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/I2</td>
</tr>
<tr>
<td>8.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/F</td>
</tr>
<tr>
<td>8.603</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s463/I2</td>
</tr>
<tr>
<td>9.119</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C51[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s463/F</td>
</tr>
<tr>
<td>9.911</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C56[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[7]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.611</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[7]_s0/CLK</td>
</tr>
<tr>
<td>7.354</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.970, 40.853%; route: 3.918, 53.886%; tC2Q: 0.382, 5.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.335%; route: 1.923, 73.665%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_bus_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td>u_msx_slot/ff_bus_address_13_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][B]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_bus_address_13_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/I0</td>
</tr>
<tr>
<td>4.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s5/F</td>
</tr>
<tr>
<td>4.723</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I3</td>
</tr>
<tr>
<td>4.986</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>5.338</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>5.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>6.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>7.061</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/I3</td>
</tr>
<tr>
<td>7.587</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/I2</td>
</tr>
<tr>
<td>8.403</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s486/F</td>
</tr>
<tr>
<td>8.603</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s463/I2</td>
</tr>
<tr>
<td>9.119</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R31C51[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_s463/F</td>
</tr>
<tr>
<td>9.911</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C56[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[5]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.611</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C56[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[5]_s0/CLK</td>
</tr>
<tr>
<td>7.354</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C56[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_RAMREG_26_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.970, 40.853%; route: 3.918, 53.886%; tC2Q: 0.382, 5.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.335%; route: 1.923, 73.665%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/accshft_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/final_sound_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/accshft_1_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C53[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/accshft_1_s0/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/final_sound_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/final_sound_0_s0/CLK</td>
</tr>
<tr>
<td>1.346</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C53[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/final_sound_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[8]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[8]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[8]_4_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C64[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[8]_4_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[8]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[8]_5_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C64[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[8]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_pg/u_phsh/bits[7]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_pg/u_phsh/bits[7]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C69[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_pg/u_phsh/bits[7]_9_s0/CLK</td>
</tr>
<tr>
<td>1.545</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C69[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_pg/u_phsh/bits[7]_9_s0/Q</td>
</tr>
<tr>
<td>1.623</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C69[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_pg/u_phsh/bits[7]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C69[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_pg/u_phsh/bits[7]_10_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C69[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_pg/u_phsh/bits[7]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[9]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[9]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C83[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[9]_3_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C83[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[9]_3_s0/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C83[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[9]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C83[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[9]_4_s0/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C83[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[9]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[3]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[3]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[3]_12_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C90[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[3]_12_s0/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[3]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[3]_13_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C90[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[3]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i2s/ff_bclk_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_i2s/ff_bclk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_i2s/ff_bclk_s2/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">u_i2s/ff_bclk_s2/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_i2s/n42_s3/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_i2s/n42_s3/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">u_i2s/ff_bclk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_i2s/ff_bclk_s2/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_i2s/ff_bclk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/cntr_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/cntr_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/cntr_4_s2/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C56[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/cntr_4_s2/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/n13_s4/I3</td>
</tr>
<tr>
<td>1.675</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C56[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/n13_s4/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C56[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/cntr_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/cntr_4_s2/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_intcntr/cntr_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/cntr_0_s0/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/n19_s0/I0</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/n19_s0/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_c/cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_3_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/n16_s0/I1</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/n16_s0/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C52[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/n20_s0/I1</td>
</tr>
<tr>
<td>1.675</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/n20_s0/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C52[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C52[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/n22_s0/I2</td>
</tr>
<tr>
<td>1.675</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/n22_s0/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/cntr_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/cntr_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/cntr_4_s2/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C56[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/cntr_4_s2/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/n13_s4/I3</td>
</tr>
<tr>
<td>1.674</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C56[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/n13_s4/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C56[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/cntr_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/cntr_4_s2/CLK</td>
</tr>
<tr>
<td>1.399</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C56[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_intcntr/cntr_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C55[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_0_s0/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C55[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/n19_s0/I0</td>
</tr>
<tr>
<td>1.669</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C55[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/n19_s0/F</td>
</tr>
<tr>
<td>1.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C55[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C55[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C55[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_2_s0/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C55[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/n17_s0/I2</td>
</tr>
<tr>
<td>1.669</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C55[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/n17_s0/F</td>
</tr>
<tr>
<td>1.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C55[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C55[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C55[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C52[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_1_s0/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/n22_s0/I2</td>
</tr>
<tr>
<td>1.674</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/n22_s0/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.399</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/cntr_0_s0/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/n19_s0/I0</td>
</tr>
<tr>
<td>1.665</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/n19_s0/F</td>
</tr>
<tr>
<td>1.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_b/cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C45[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/n20_s0/I1</td>
</tr>
<tr>
<td>1.665</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/n20_s0/F</td>
</tr>
<tr>
<td>1.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s2/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s2/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/n13_s4/I3</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/n13_s4/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s2/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_0_s0/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/n19_s0/I0</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/n19_s0/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C49[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/n17_s0/I2</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C49[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/n17_s0/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C49[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C48[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_3_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/n16_s0/I1</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/n16_s0/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/cntr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/cntr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/cntr_0_s1/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R21C48[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/cntr_0_s1/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/n15_s4/I1</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/n15_s4/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/cntr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/cntr_0_s1/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_cyccntr/cntr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C48[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_0_s0/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/n19_s0/I0</td>
</tr>
<tr>
<td>1.674</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/n19_s0/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>1.399</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C49[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_1_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/n18_s0/I2</td>
</tr>
<tr>
<td>1.677</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/n18_s0/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.402</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n21_s0/I2</td>
</tr>
<tr>
<td>1.669</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n21_s0/F</td>
</tr>
<tr>
<td>1.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.251</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C63[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_0_s0/CLK</td>
</tr>
<tr>
<td>12.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C63[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 86.142%; tC2Q: 0.368, 13.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C59[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C59[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_3_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C59[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C59[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C59[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_4_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C59[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C59[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C59[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C59[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.251</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C59[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C59[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_1_s0/CLK</td>
</tr>
<tr>
<td>12.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C59[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 86.142%; tC2Q: 0.368, 13.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.251</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C59[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C59[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0/CLK</td>
</tr>
<tr>
<td>12.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C59[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 86.142%; tC2Q: 0.368, 13.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.251</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C59[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C59[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0/CLK</td>
</tr>
<tr>
<td>12.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C59[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 86.142%; tC2Q: 0.368, 13.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C59[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C59[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_5_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C59[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.251</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C59[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C59[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_1_s0/CLK</td>
</tr>
<tr>
<td>12.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C59[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 86.142%; tC2Q: 0.368, 13.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.251</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C59[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C59[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_3_s0/CLK</td>
</tr>
<tr>
<td>12.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C59[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 86.142%; tC2Q: 0.368, 13.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.251</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C59[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C59[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_4_s0/CLK</td>
</tr>
<tr>
<td>12.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C59[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 86.142%; tC2Q: 0.368, 13.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.257</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C63[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C63[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_8_s0/CLK</td>
</tr>
<tr>
<td>12.239</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C63[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 86.173%; tC2Q: 0.368, 13.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/con_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.257</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C63[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/con_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C63[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/con_s0/CLK</td>
</tr>
<tr>
<td>12.239</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C63[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/con_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 86.173%; tC2Q: 0.368, 13.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C59[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C59[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C59[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C59[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C59[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_4_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C59[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.257</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C79[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C79[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_6_s0/CLK</td>
</tr>
<tr>
<td>12.239</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C79[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 86.173%; tC2Q: 0.368, 13.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.257</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C79[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C79[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_7_s0/CLK</td>
</tr>
<tr>
<td>12.239</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C79[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 86.173%; tC2Q: 0.368, 13.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.257</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C79[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C79[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_8_s0/CLK</td>
</tr>
<tr>
<td>12.239</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C79[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 86.173%; tC2Q: 0.368, 13.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C79[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_0_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C79[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C79[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_2_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C79[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C79[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C79[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C79[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C79[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C79[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C79[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.263</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C79[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C79[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0/CLK</td>
</tr>
<tr>
<td>12.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C79[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.296, 86.204%; tC2Q: 0.368, 13.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.257</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C79[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>12.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C79[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_9_s0/CLK</td>
</tr>
<tr>
<td>12.239</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C79[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 86.173%; tC2Q: 0.368, 13.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C77[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_8_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C77[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C77[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[0]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[0]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C77[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C81[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C81[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[6]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C81[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[6]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C81[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.444</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C61[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C61[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_5_s0/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C61[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.932, 86.617%; tC2Q: 0.144, 13.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.444</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C61[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C61[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_6_s0/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C61[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.932, 86.617%; tC2Q: 0.144, 13.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.444</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C61[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C61[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_7_s0/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C61[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_con_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.932, 86.617%; tC2Q: 0.144, 13.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.440</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_1_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.927, 86.555%; tC2Q: 0.144, 13.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.440</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_2_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C77[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.927, 86.555%; tC2Q: 0.144, 13.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.444</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C77[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C77[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C77[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.932, 86.617%; tC2Q: 0.144, 13.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.444</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C77[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C77[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_1_s0/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C77[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.932, 86.617%; tC2Q: 0.144, 13.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.440</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C77[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.927, 86.555%; tC2Q: 0.144, 13.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.440</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_2_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C77[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.927, 86.555%; tC2Q: 0.144, 13.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.440</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C77[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.927, 86.555%; tC2Q: 0.144, 13.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.440</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_2_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C77[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.927, 86.555%; tC2Q: 0.144, 13.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.440</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C77[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.927, 86.555%; tC2Q: 0.144, 13.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/fb_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.450</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C77[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/fb_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C77[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/fb_2_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C77[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/fb_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.937, 86.679%; tC2Q: 0.144, 13.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_0_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C62[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_1_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C58[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_0_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C62[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C58[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1282</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.426</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C60[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 86.377%; tC2Q: 0.144, 13.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.747</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.747</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.747</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.747</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>7.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>11.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>6.381</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>6.381</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>9439</td>
<td>clk_14m_d</td>
<td>-2.602</td>
<td>1.985</td>
</tr>
<tr>
<td>3519</td>
<td>u_dual_opl2/cenop_Z</td>
<td>2.704</td>
<td>2.500</td>
</tr>
<tr>
<td>1282</td>
<td>audio_mclk_d</td>
<td>3.703</td>
<td>2.731</td>
</tr>
<tr>
<td>1250</td>
<td>u_dual_opll/u_ikaopll1/n86_4</td>
<td>-0.378</td>
<td>2.804</td>
</tr>
<tr>
<td>1250</td>
<td>u_dual_opll/u_ikaopll0/n86_4</td>
<td>0.372</td>
<td>2.221</td>
</tr>
<tr>
<td>306</td>
<td>u_dual_opll/rst_n</td>
<td>3.065</td>
<td>2.304</td>
</tr>
<tr>
<td>221</td>
<td>ff_enable</td>
<td>-0.378</td>
<td>2.036</td>
</tr>
<tr>
<td>180</td>
<td>bus_wdata[0]</td>
<td>1.219</td>
<td>5.843</td>
</tr>
<tr>
<td>180</td>
<td>bus_wdata[1]</td>
<td>-0.795</td>
<td>5.392</td>
</tr>
<tr>
<td>177</td>
<td>bus_wdata[2]</td>
<td>-0.201</td>
<td>4.787</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C87</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C79</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C62</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C90</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C91</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
