
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sun Mar 16 11:11:14 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> uiSetTool copy
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Mar 16 11:27:26 2025
viaInitial ends at Sun Mar 16 11:27:26 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.33min, fe_real=16.25min, fe_mem=468.2M) ***
*** Begin netlist parsing (mem=468.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 496.730M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=496.7M) ***
Set top cell to fullchip.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1851 modules.
** info: there are 36565 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 572.242M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:03:21, real=0:16:16, peak res=323.2M, current mem=694.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=338.5M, current mem=711.4M)
Current (total cpu=0:03:21, real=0:16:16, peak res=338.5M, current mem=711.4M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1902 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat fullchip
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for core_instance (core_col8_bw8_bw_psum20_pr16) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 830.578M, initial mem = 149.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/lef/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Mar 16 12:04:06 2025
viaInitial ends at Sun Mar 16 12:04:06 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=11.35min, fe_real=52.90min, fe_mem=684.9M) ***
*** Begin netlist parsing (mem=684.9M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 684.863M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=684.9M) ***
Set top cell to fullchip.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1851 modules.
** info: there are 39593 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 741.375M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/fullchip.sdc' ...
Current (total cpu=0:11:22, real=0:52:55, peak res=465.3M, current mem=880.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=473.9M, current mem=889.9M)
Current (total cpu=0:11:22, real=0:52:56, peak res=473.9M, current mem=889.9M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/fullchip.fp.gz (mem = 897.9M).
*info: reset 46871 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1840000 2440000)
 ... processed partition successfully.
There are 225 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 898.0M) ***
*** Checked 8 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/fullchip.place.gz" ...
*** Checked 8 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.6 real=0:00:00.0 mem=930.5M) ***
Total net length = 1.282e+06 (5.878e+05 6.944e+05) (ext = 2.224e+05)
*** Checked 8 GNC rules.
*** Applying global-net connections...
*** Applied 8 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Fri Mar 14 23:40:58 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 45378 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.6 real=0:00:01.0 mem=985.1M) ***
Loading Drc markers ...
... 70 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
Reading DEF file '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/fullchip.def.gz', current time is Sun Mar 16 12:04:11 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/fullchip.def.gz' is parsed, current time is Sun Mar 16 12:04:11 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/fullchip.congmap.gz ...
'set_default_switching_activity' finished successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
*** Message Summary: 2496 warning(s), 4 error(s)

<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 996.8M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -layer 2 -pin clk
Updated attributes of 1 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1027.8M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -layer 2 -pin fifo_ext_rd
Updated attributes of 1 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1027.8M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -layer 2 -pin {{inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
Updated attributes of 19 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1027.8M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -layer 3 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Updated attributes of 128 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1027.8M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -layer 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Updated attributes of 160 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1027.8M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -layer 2 -pin reset
Updated attributes of 1 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1027.8M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -layer 2 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]}}
Updated attributes of 24 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1027.8M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -layer 2 -pin {{sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Updated attributes of 24 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1027.8M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1027.8M).
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5184 sinks and 0 clock gates.
    Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Estimated cell power/ground rail width = 0.365 um
Begin checking placement ... (start mem=1085.2M, init mem=1093.4M)
*info: Placed = 148231         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:99.38%(916402/922147)
Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.3; mem=1114.5M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 982580.742um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA12_1cut    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut    1.500    0.030    0.046    false
  M3-M4    VIA34_1cut    1.500    0.030    0.046    false
  M4-M5    VIA45_1cut    1.500    0.030    0.046    false
  M5-M6    VIA56_1cut    1.500    0.028    0.043    false
  M6-M7    VIA67_1cut    0.220    0.099    0.022    false
  M7-M8    VIA78_1cut    0.220    0.119    0.026    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45295  numIgnoredNets=0
[NR-eagl] There are 130 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45295 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 225 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514140e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45070 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.340874e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 156550
[NR-eagl] Layer2(M2)(V) length: 3.487589e+05um, number of vias: 221552
[NR-eagl] Layer3(M3)(H) length: 4.095801e+05um, number of vias: 16796
[NR-eagl] Layer4(M4)(V) length: 2.076075e+05um, number of vias: 7624
[NR-eagl] Layer5(M5)(H) length: 2.121161e+05um, number of vias: 3720
[NR-eagl] Layer6(M6)(V) length: 1.746350e+05um, number of vias: 1623
[NR-eagl] Layer7(M7)(H) length: 1.626680e+04um, number of vias: 2018
[NR-eagl] Layer8(M8)(V) length: 3.085806e+04um, number of vias: 0
[NR-eagl] Total length: 1.399822e+06um, number of vias: 409883
[NR-eagl] End Peak syMemory usage = 1270.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.58 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 982580.742um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5184
    Delay constrained sinks:     5181
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=102, i=0, cg=0, l=0, total=102
      cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:17:07 mem=1335.3M) ***
Total net bbox length = 1.274e+06 (5.848e+05 6.890e+05) (ext = 1.811e+05)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.274e+06 (5.848e+05 6.890e+05) (ext = 1.811e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1335.3MB
*** Finished refinePlace (0:17:07 mem=1335.3M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.6,4.158)            13
      [4.158,4.716)           1
      [4.716,5.274)           1
      [5.274,5.832)           2
      [5.832,6.39)            2
      [6.39,6.948)            0
      [6.948,7.506)           1
      [7.506,8.064)           4
      [8.064,8.622)           0
      [8.622,9.18)            1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          9.18         (431.507,473.317)    (424.493,475.483)    ccl clock buffer, uid:A1934c (a lib_cell CKBD16) at (421.400,474.400), in power domain auto-default
          8            (594.308,476.918)    (595.107,484.118)    ccl clock buffer, uid:A196ab (a lib_cell CKBD16) at (592.600,483.400), in power domain auto-default
          7.6          (432.092,479.082)    (439.692,479.082)    ccl clock buffer, uid:A1951b (a lib_cell CKBD16) at (436.600,478.000), in power domain auto-default
          7.6          (432.092,648.283)    (424.493,648.283)    ccl clock buffer, uid:A19520 (a lib_cell CKBD16) at (421.400,647.200), in power domain auto-default
          7.6          (431.507,473.317)    (439.108,473.317)    ccl clock buffer, uid:A19353 (a lib_cell CKBD16) at (436.600,472.600), in power domain auto-default
          7.2          (540.107,552.518)    (540.107,545.317)    ccl clock buffer, uid:A196b3 (a lib_cell CKBD16) at (537.600,544.600), in power domain auto-default
          6.35         (431.507,473.317)    (432.092,479.082)    ccl clock buffer, uid:A1973a (a lib_cell CKBD16) at (429.000,478.000), in power domain auto-default
          6            (432.092,479.082)    (429.692,482.683)    ccl clock buffer, uid:A19501 (a lib_cell CKBD16) at (426.600,481.600), in power domain auto-default
          5.65         (426.707,642.518)    (426.092,637.482)    ccl clock buffer, uid:A19509 (a lib_cell CKBD16) at (423.000,636.400), in power domain auto-default
          5.62         (431.507,473.317)    (432.092,468.283)    ccl clock buffer, uid:A19763 (a lib_cell CKBD16) at (429.000,467.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=102, i=0, cg=0, l=0, total=102
      cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
      gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
      wire capacitance : top=0.000pF, trunk=0.818pF, leaf=4.341pF, total=5.158pF
      wire lengths   : top=0.000um, trunk=5344.633um, leaf=22935.145um, total=28279.777um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.427, avg=0.388, sd=0.018], skew [0.080 vs 0.057*, 90.2% {0.358, 0.387, 0.415}] (wid=0.043 ws=0.028) (gid=0.386 gs=0.064)
    Clock network insertion delays are now [0.347ns, 0.427ns] average 0.388ns std.dev 0.018ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148204 and nets=50713 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1338.391M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=102, i=0, cg=0, l=0, total=102
  Rebuilding timing graph   cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.825pF, leaf=4.379pF, total=5.204pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5344.633um, leaf=22935.145um, total=28279.777um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
    skew_group clk/CON: insertion delay [min=0.348, max=0.428, avg=0.389, sd=0.017], skew [0.080 vs 0.057*, 90.9% {0.360, 0.389, 0.417}] (wid=0.044 ws=0.028) (gid=0.387 gs=0.064)
  Clock network insertion delays are now [0.348ns, 0.428ns] average 0.389ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=102, i=0, cg=0, l=0, total=102
      cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
      gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
      wire capacitance : top=0.000pF, trunk=0.825pF, leaf=4.379pF, total=5.204pF
      wire lengths   : top=0.000um, trunk=5344.633um, leaf=22935.145um, total=28279.777um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.428, avg=0.389, sd=0.017], skew [0.080 vs 0.057*, 90.9% {0.360, 0.389, 0.417}] (wid=0.044 ws=0.028) (gid=0.387 gs=0.064)
    Clock network insertion delays are now [0.348ns, 0.428ns] average 0.389ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=102, i=0, cg=0, l=0, total=102
      cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
      gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
      wire capacitance : top=0.000pF, trunk=0.825pF, leaf=4.379pF, total=5.204pF
      wire lengths   : top=0.000um, trunk=5344.633um, leaf=22935.145um, total=28279.777um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.348, max=0.428, avg=0.389, sd=0.017], skew [0.080 vs 0.057*, 90.9% {0.360, 0.389, 0.417}] (wid=0.044 ws=0.028) (gid=0.387 gs=0.064)
    Clock network insertion delays are now [0.348ns, 0.428ns] average 0.389ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.640pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.804pF, leaf=4.402pF, total=5.206pF
      wire lengths   : top=0.000um, trunk=5253.690um, leaf=23128.940um, total=28382.630um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.371, avg=0.333, sd=0.017], skew [0.080 vs 0.057*, 91% {0.304, 0.332, 0.361}] (wid=0.053 ws=0.029) (gid=0.322 gs=0.064)
    Clock network insertion delays are now [0.292ns, 0.371ns] average 0.333ns std.dev 0.017ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.640pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.804pF, leaf=4.402pF, total=5.206pF
      wire lengths   : top=0.000um, trunk=5253.690um, leaf=23128.940um, total=28382.630um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.371, avg=0.333, sd=0.017], skew [0.080 vs 0.057*, 91% {0.304, 0.332, 0.361}] (wid=0.053 ws=0.029) (gid=0.322 gs=0.064)
    Clock network insertion delays are now [0.292ns, 0.371ns] average 0.333ns std.dev 0.017ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=101, i=0, cg=0, l=0, total=101
      cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
      gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.640pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.804pF, leaf=4.402pF, total=5.206pF
      wire lengths   : top=0.000um, trunk=5253.690um, leaf=23128.940um, total=28382.630um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.371, avg=0.333, sd=0.017], skew [0.080 vs 0.057*, 91% {0.304, 0.332, 0.361}] (wid=0.053 ws=0.029) (gid=0.322 gs=0.064)
    Clock network insertion delays are now [0.292ns, 0.371ns] average 0.333ns std.dev 0.017ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.640pF, total=5.168pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=4.403pF, total=5.200pF
      wire lengths   : top=0.000um, trunk=5218.385um, leaf=23138.558um, total=28356.943um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.097),top(nil), margined worst slew is leaf(0.103),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.297, max=0.350, avg=0.326, sd=0.011], skew [0.053 vs 0.057, 100% {0.297, 0.325, 0.350}] (wid=0.059 ws=0.035) (gid=0.306 gs=0.048)
    Clock network insertion delays are now [0.297ns, 0.350ns] average 0.326ns std.dev 0.011ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.640pF, total=5.168pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=4.403pF, total=5.200pF
      wire lengths   : top=0.000um, trunk=5218.385um, leaf=23138.558um, total=28356.943um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.097),top(nil), margined worst slew is leaf(0.103),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.297, max=0.350, avg=0.326, sd=0.011], skew [0.053 vs 0.057, 100% {0.297, 0.325, 0.350}] (wid=0.059 ws=0.035) (gid=0.306 gs=0.048)
    Clock network insertion delays are now [0.297ns, 0.350ns] average 0.326ns std.dev 0.011ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 496 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
      gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.640pF, total=5.168pF
      wire capacitance : top=0.000pF, trunk=0.798pF, leaf=4.402pF, total=5.200pF
      wire lengths   : top=0.000um, trunk=5221.627um, leaf=23132.346um, total=28353.973um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.096),top(nil), margined worst slew is leaf(0.103),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.289, max=0.340, avg=0.318, sd=0.011], skew [0.051 vs 0.057, 100% {0.289, 0.317, 0.340}] (wid=0.052 ws=0.033) (gid=0.303 gs=0.048)
    Clock network insertion delays are now [0.289ns, 0.340ns] average 0.318ns std.dev 0.011ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
      wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
      wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=97, i=0, cg=0, l=0, total=97
          cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
          gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
          wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
          wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
          sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
      wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=97, i=0, cg=0, l=0, total=97
    cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
    gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
    wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
    wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
    sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
    skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
  Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
      wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=97, i=0, cg=0, l=0, total=97
          cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
          gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
          wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
          wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
          sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
      wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
      wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.398pF, total=5.198pF
      wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1274.332M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=97, i=0, cg=0, l=0, total=97
  Rebuilding timing graph   cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.398pF, total=5.199pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
  Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
    skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.340, 0.355}] (wid=0.051 ws=0.033) (gid=0.327 gs=0.043)
  Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
      gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.398pF, total=5.199pF
      wire lengths   : top=0.000um, trunk=5228.545um, leaf=23107.293um, total=28335.838um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.340, 0.355}] (wid=0.051 ws=0.033) (gid=0.327 gs=0.043)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.054pF fall=5.037pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.050pF fall=5.034pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.398pF, total=5.199pF
      wire lengths   : top=0.000um, trunk=5230.797um, leaf=23107.073um, total=28337.870um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.342, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.034)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.398pF, total=5.199pF
      wire lengths   : top=0.000um, trunk=5230.797um, leaf=23107.073um, total=28337.870um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.342, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.034)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.398pF, total=5.199pF
      wire lengths   : top=0.000um, trunk=5230.797um, leaf=23107.073um, total=28337.870um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.342, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.034)
    Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
  Improving insertion delay done.
  Total capacitance is (rise=10.248pF fall=10.232pF), of which (rise=5.199pF fall=5.199pF) is wire, and (rise=5.050pF fall=5.034pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:17:23 mem=1339.6M) ***
Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1339.6MB
*** Finished refinePlace (0:17:23 mem=1339.6M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:17:24 mem=1339.6M) ***
Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1339.6MB
*** Finished refinePlace (0:17:24 mem=1339.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        98 (unrouted=98, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 45165 (unrouted=0, trialRouted=45165, noStatus=0, routed=0, fixed=0)
(Not counting 5446 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1340.121M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 98 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 98 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar 16 12:25:45 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 50707 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1934c core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U16. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1934c core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U17. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19501 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19505 core_instance/ofifo_inst/col_idx_2__fifo_instance/U213. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19505 core_instance/ofifo_inst/col_idx_2__fifo_instance/U190. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19505 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1950e core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1950e core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19518 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19518 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19518 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1951b core_instance/ofifo_inst/col_idx_4__fifo_instance/U144. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1951b core_instance/ofifo_inst/col_idx_4__fifo_instance/U106. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1957f core_instance/sfp_instance/fifo_inst_int/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U6. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19584 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U6. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19584 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19585 core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U17. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19585 core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/U14. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19588 core_instance/ofifo_inst/col_idx_4__fifo_instance/U15. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A196ae core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 162 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:26, elapsed time = 00:00:27, memory = 1093.46 (MB), peak = 1126.36 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 16 12:26:14 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 16 12:26:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.94%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.28%
#
#  98 nets (0.19%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1105.45 (MB), peak = 1126.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1228.32 (MB), peak = 1228.53 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1228.53 (MB), peak = 1228.71 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5446 (skipped).
#Total number of selected nets for routing = 98.
#Total number of unselected nets (but routable) for routing = 45165 (skipped).
#Total number of nets in the design = 50709.
#
#45165 skipped nets do not have any wires.
#98 routable nets have only global wires.
#98 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 98               0  
#------------------------------------------------
#        Total                 98               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 98                225           44940  
#-------------------------------------------------------------------
#        Total                 98                225           44940  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 98
#Total wire length = 28157 um.
#Total half perimeter of net bounding box = 13543 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 9 um.
#Total wire length on LAYER M3 = 16738 um.
#Total wire length on LAYER M4 = 11410 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13410
#Up-Via Summary (total 13410):
#           
#-----------------------
#  Metal 1         5375
#  Metal 2         4796
#  Metal 3         3239
#-----------------------
#                 13410 
#
#Total number of involved priority nets 98
#Maximum src to sink distance for priority net 567.0
#Average of max src_to_sink distance for priority net 118.2
#Average of ave src_to_sink distance for priority net 71.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1228.88 (MB), peak = 1228.88 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.96 (MB), peak = 1228.88 (MB)
#Start Track Assignment.
#Done with 3717 horizontal wires in 4 hboxes and 2507 vertical wires in 3 hboxes.
#Done with 43 horizontal wires in 4 hboxes and 14 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 98
#Total wire length = 30889 um.
#Total half perimeter of net bounding box = 13543 um.
#Total wire length on LAYER M1 = 2867 um.
#Total wire length on LAYER M2 = 9 um.
#Total wire length on LAYER M3 = 16610 um.
#Total wire length on LAYER M4 = 11403 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13410
#Up-Via Summary (total 13410):
#           
#-----------------------
#  Metal 1         5375
#  Metal 2         4796
#  Metal 3         3239
#-----------------------
#                 13410 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1121.75 (MB), peak = 1228.88 (MB)
#
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 58.18 (MB)
#Total memory = 1121.79 (MB)
#Peak memory = 1228.88 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1136.33 (MB), peak = 1228.88 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1136.45 (MB), peak = 1228.88 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1139.72 (MB), peak = 1228.88 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1137.78 (MB), peak = 1228.88 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1135.41 (MB), peak = 1228.88 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1135.10 (MB), peak = 1228.88 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1139.11 (MB), peak = 1228.88 (MB)
#    completing 80% with 0 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1139.21 (MB), peak = 1228.88 (MB)
#    completing 90% with 0 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1139.43 (MB), peak = 1228.88 (MB)
#    completing 100% with 0 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1139.43 (MB), peak = 1228.88 (MB)
# ECO: 4.9% of the total area was rechecked for DRC, and 16.8% required routing.
#    number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1139.43 (MB), peak = 1228.88 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.53 (MB), peak = 1228.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 98
#Total wire length = 29113 um.
#Total half perimeter of net bounding box = 13543 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 1303 um.
#Total wire length on LAYER M3 = 15216 um.
#Total wire length on LAYER M4 = 12585 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15347
#Total number of multi-cut vias = 96 (  0.6%)
#Total number of single cut vias = 15251 ( 99.4%)
#Up-Via Summary (total 15347):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5268 ( 98.2%)        96 (  1.8%)       5364
#  Metal 2        5146 (100.0%)         0 (  0.0%)       5146
#  Metal 3        4837 (100.0%)         0 (  0.0%)       4837
#-----------------------------------------------------------
#                15251 ( 99.4%)        96 (  0.6%)      15347 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = -11.68 (MB)
#Total memory = 1110.11 (MB)
#Peak memory = 1228.88 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = -11.68 (MB)
#Total memory = 1110.11 (MB)
#Peak memory = 1228.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:17
#Elapsed time = 00:01:17
#Increased memory = 73.55 (MB)
#Total memory = 1047.72 (MB)
#Peak memory = 1228.88 (MB)
#Number of warnings = 71
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 16 12:27:02 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 98 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          67
       100.000     200.000          22
       200.000     300.000           4
       300.000     400.000           3
       400.000     500.000           1
       500.000     600.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          12
        0.000      10.000          30
       10.000      20.000          16
       20.000      30.000          19
       30.000      40.000           7
       40.000      50.000           8
       50.000      60.000           0
       60.000      70.000           2
       70.000      80.000           1
       80.000      90.000           1
       90.000     100.000           2
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/ofifo_inst/CTS_51 (99 terminals)
    Guided length:  max path =    62.503um, total =   372.970um
    Routed length:  max path =   123.200um, total =   417.820um
    Deviation:      max path =    97.112%,  total =    12.025%

    Net core_instance/mac_array_instance/CTS_59 (99 terminals)
    Guided length:  max path =    82.555um, total =   373.993um
    Routed length:  max path =   158.200um, total =   438.260um
    Deviation:      max path =    91.630%,  total =    17.184%

    Net core_instance/CTS_102 (81 terminals)
    Guided length:  max path =    92.310um, total =   317.528um
    Routed length:  max path =   169.600um, total =   375.500um
    Deviation:      max path =    83.729%,  total =    18.257%

    Net core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_8 (61 terminals)
    Guided length:  max path =    58.750um, total =   236.340um
    Routed length:  max path =   105.000um, total =   271.360um
    Deviation:      max path =    78.723%,  total =    14.818%

    Net core_instance/mac_array_instance/CTS_58 (101 terminals)
    Guided length:  max path =    85.703um, total =   377.855um
    Routed length:  max path =   138.200um, total =   440.140um
    Deviation:      max path =    61.256%,  total =    16.484%

    Net core_instance/ofifo_inst/CTS_53 (97 terminals)
    Guided length:  max path =    92.062um, total =   362.848um
    Routed length:  max path =   148.000um, total =   437.740um
    Deviation:      max path =    60.760%,  total =    20.640%

    Net core_instance/mac_array_instance/CTS_57 (82 terminals)
    Guided length:  max path =    64.023um, total =   293.548um
    Routed length:  max path =    94.600um, total =   353.460um
    Deviation:      max path =    47.761%,  total =    20.410%

    Net core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_11 (65 terminals)
    Guided length:  max path =    61.017um, total =   264.625um
    Routed length:  max path =    89.000um, total =   293.240um
    Deviation:      max path =    45.860%,  total =    10.813%

    Net core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_8 (93 terminals)
    Guided length:  max path =    83.612um, total =   396.303um
    Routed length:  max path =   121.600um, total =   439.260um
    Deviation:      max path =    45.433%,  total =    10.840%

    Net core_instance/CTS_96 (54 terminals)
    Guided length:  max path =    72.293um, total =   270.007um
    Routed length:  max path =   105.000um, total =   296.280um
    Deviation:      max path =    45.243%,  total =     9.730%

Set FIXED routing status on 98 net(s)
Set FIXED placed status on 97 instance(s)
Net route status summary:
  Clock:        98 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=98)
  Non-clock: 45165 (unrouted=45165, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 5446 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 98  numPreroutedWires = 16138
[NR-eagl] Read numTotalNets=45263  numIgnoredNets=98
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45165 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 225 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514140e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 44940 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.298786e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 8.800000e+00um, number of vias: 156475
[NR-eagl] Layer2(M2)(V) length: 3.291289e+05um, number of vias: 216688
[NR-eagl] Layer3(M3)(H) length: 3.917755e+05um, number of vias: 21924
[NR-eagl] Layer4(M4)(V) length: 2.127949e+05um, number of vias: 8295
[NR-eagl] Layer5(M5)(H) length: 2.239840e+05um, number of vias: 3827
[NR-eagl] Layer6(M6)(V) length: 1.802137e+05um, number of vias: 1632
[NR-eagl] Layer7(M7)(H) length: 1.700590e+04um, number of vias: 2030
[NR-eagl] Layer8(M8)(V) length: 3.070551e+04um, number of vias: 0
[NR-eagl] Total length: 1.385617e+06um, number of vias: 410871
End of congRepair (cpu=0:00:02.8, real=0:00:03.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1359.844M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.075        0.075      1.002       0.013        0.013      1.000      1.015         0.984
    S->S Wire Len.       um        181.821      183.250      1.008     158.078      159.887      1.000      1.011         0.989
    S->S Wire Res.       Ohm       207.226      208.465      1.006     173.043      175.359      1.000      1.013         0.987
    S->S Wire Res./um    Ohm         1.187        1.178      0.993       0.358        0.357      0.991      0.989         0.993
    Total Wire Len.      um        392.903      395.571      1.007     248.409      250.136      1.000      1.007         0.993
    Trans. Time          ns          0.060        0.061      1.006       0.026        0.027      1.000      1.015         0.985
    Wire Cap.            fF         57.278       57.616      1.006      36.511       36.706      1.000      1.005         0.994
    Wire Cap./um         fF          0.128        0.128      0.998       0.059        0.059      1.000      0.994         1.006
    Wire Delay           ns          0.007        0.007      1.022       0.007        0.008      1.000      1.029         0.971
    Wire Skew            ns          0.005        0.005      1.017       0.007        0.007      1.000      1.012         0.987
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.086        0.086      1.002       0.005        0.005      0.998      0.997         1.000
    S->S Wire Len.       um         73.210       75.262      1.028      63.948       64.853      0.999      1.013         0.985
    S->S Wire Res.       Ohm        91.111       92.829      1.019      70.962       72.496      0.998      1.019         0.977
    S->S Wire Res./um    Ohm         1.537        1.488      0.968       0.554        0.503      0.980      0.889         1.081
    Total Wire Len.      um        310.060      316.150      1.020     109.226      108.527      0.999      0.993         1.006
    Trans. Time          ns          0.078        0.079      1.006       0.010        0.011      0.999      1.008         0.991
    Wire Cap.            fF         49.935       50.515      1.012      15.317       15.339      0.999      1.001         0.998
    Wire Cap./um         fF          0.163        0.161      0.991       0.006        0.005      0.995      0.877         1.129
    Wire Delay           ns          0.003        0.003      1.035       0.003        0.003      0.993      1.034         0.954
    Wire Skew            ns          0.006        0.006      1.034       0.003        0.003      0.997      1.022         0.972
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.093        0.092      0.986      0.006         0.006      0.978      0.973         0.983
    S->S Wire Len.       um         48.438       59.907      1.237     24.890        31.800      0.880      1.124         0.689
    S->S Wire Res.       Ohm        76.333       85.376      1.118     34.580        41.968      0.866      1.051         0.714
    S->S Wire Res./um    Ohm         1.658        1.485      0.895      0.301         0.213      0.830      0.588         1.172
    Total Wire Len.      um        275.084      283.512      1.031     75.282        78.251      0.993      1.033         0.956
    Trans. Time          ns          0.091        0.091      0.998      0.009         0.009      0.982      1.021         0.945
    Wire Cap.            fF         52.363       50.592      0.966     15.044        14.521      0.995      0.960         1.031
    Wire Cap./um         fF          0.190        0.178      0.938      0.014         0.011      0.987      0.786         1.238
    Wire Delay           ns          0.004        0.006      1.342      0.002         0.004      0.834      1.278         0.544
    Wire Skew            ns          0.000        0.000      2.000      0.000         0.000      1.000      2.000         0.500
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                                  Difference (%)
    --------------------------------------------------------------------------------------------------------------
    core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1951d/I        16.667
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1973e/I                               -15.789
    core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A19508/I        14.286
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1973a/I                                                  -12.500
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19739/I                                                   -9.434
    --------------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       2.400um       1.787         0.272         0.487
    M2                              0.000um       3.000um       1.599         0.282         0.451
    M3                           1071.690um    1085.000um       1.599         0.282         0.451
    M4                           1678.630um    1678.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.805%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                           Difference (%)
    -------------------------------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1957e/I       -100.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19501/I                                            -66.667
    core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19353/I        -57.143
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1951b/I                                            -55.556
    core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1934e/I                               -40.000
    -------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.200um       1.787         0.272         0.487
    M2                              0.000um      19.600um       1.599         0.282         0.451
    M3                           1340.010um    1366.800um       1.599         0.282         0.451
    M4                           1140.467um    1142.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.217%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------------------------------
    Route Sink Pin                                                                 Difference (%)
    ---------------------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/CP                    -535.000
    core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_79_/CP       -500.000
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_3_/CP                   -481.818
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/CP                    -477.273
    core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_12_/CP                  -472.727
    ---------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um        6.200um       1.787         0.272         0.487
    M2                               0.000um     1280.800um       1.599         0.282         0.451
    M3                           11157.653um    12764.400um       1.599         0.282         0.451
    M4                           11949.420um     9763.595um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        94.596%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -         1          1%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       4          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    5167         98%       ER        95         87%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      42          1%        -         7          6%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      41          1%        -         6          6%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    5035        100%       ER       109        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       2          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4689        100%       ER       147        100%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.807pF, leaf=4.250pF, total=5.057pF
      wire lengths   : top=0.000um, trunk=5298.200um, leaf=23814.995um, total=29113.195um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
    Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1523.65 CPU=0:00:07.5 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.4  real=0:00:10.0  mem= 1523.6M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=97, i=0, cg=0, l=0, total=97
      Rebuilding timing graph   cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.807pF, leaf=4.250pF, total=5.057pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5298.200um, leaf=23814.995um, total=29113.195um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=97, i=0, cg=0, l=0, total=97
        cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
        gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
        wire capacitance : top=0.000pF, trunk=0.807pF, leaf=4.250pF, total=5.057pF
        wire lengths   : top=0.000um, trunk=5298.200um, leaf=23814.995um, total=29113.195um
        sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 98, tested: 98, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=97, i=0, cg=0, l=0, total=97
          cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
          gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
          wire capacitance : top=0.000pF, trunk=0.807pF, leaf=4.250pF, total=5.057pF
          wire lengths   : top=0.000um, trunk=5298.200um, leaf=23814.995um, total=29113.195um
          sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
          skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
        Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1386.328M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=97, i=0, cg=0, l=0, total=97
      Rebuilding timing graph   cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.807pF, leaf=4.250pF, total=5.057pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5298.200um, leaf=23814.995um, total=29113.195um
      Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        98 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=98)
  Non-clock: 45165 (unrouted=0, trialRouted=45165, noStatus=0, routed=0, fixed=0)
(Not counting 5446 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=97, i=0, cg=0, l=0, total=97
      cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
      gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
      wire capacitance : top=0.000pF, trunk=0.807pF, leaf=4.250pF, total=5.057pF
      wire lengths   : top=0.000um, trunk=5298.200um, leaf=23814.995um, total=29113.195um
      sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
    Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         97      752.400
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             97      752.400
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5298.200
  Leaf      23814.995
  Total     29113.195
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.411    0.807     1.219
  Leaf     4.638    4.250     8.888
  Total    5.050    5.057    10.107
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5184     4.635     0.001       0.001      0.001    0.039
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.103               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.315     0.357     0.042       0.057         0.041           0.017           0.341        0.008     100% {0.315, 0.341, 0.357}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=97, i=0, cg=0, l=0, total=97
  cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
  gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
  wire capacitance : top=0.000pF, trunk=0.807pF, leaf=4.250pF, total=5.057pF
  wire lengths   : top=0.000um, trunk=5298.200um, leaf=23814.995um, total=29113.195um
  sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
  skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1377.6M, totSessionCpu=0:19:08 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1377.6M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1573.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=1573.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1537.41 CPU=0:00:07.3 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 1537.4M) ***
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:19:20 mem=1537.4M)
** Profile ** Overall slacks :  cpu=0:00:08.8, mem=1537.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1537.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -27.664 |
|           TNS (ns):| -7276.1 |
|    Violating Paths:|  3358   |
|          All Paths:|  7670   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.920%
       (99.438% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1537.4M
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1461.9M, totSessionCpu=0:19:20 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39564

Instance distribution across the VT partitions:

 LVT : inst = 13279 (33.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13279 (33.6%)

 HVT : inst = 26281 (66.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26281 (66.4%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1463.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1463.9M) ***
*** Starting optimizing excluded clock nets MEM= 1463.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1463.9M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -27.664
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
*info: 95 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.664 TNS Slack -7276.100 Density 99.44
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.664|  -27.664|-7276.100|-7276.100|    99.44%|   0:00:00.0| 1652.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.664|  -27.664|-7276.108|-7276.108|    99.44%|   0:00:04.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -27.664|  -27.664|-7276.095|-7276.095|    99.44%|   0:00:02.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -27.664|  -27.664|-7276.077|-7276.077|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -27.664|  -27.664|-7276.073|-7276.073|    99.44%|   0:00:02.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
| -27.665|  -27.665|-7276.055|-7276.055|    99.44%|   0:00:02.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
| -27.665|  -27.665|-7276.004|-7276.004|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -27.665|  -27.665|-7276.008|-7276.008|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -27.665|  -27.665|-7276.018|-7276.018|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
| -27.665|  -27.665|-7276.020|-7276.020|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -27.665|  -27.665|-7276.020|-7276.020|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -27.665|  -27.665|-7272.521|-7272.521|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -27.665|  -27.665|-7270.924|-7270.924|    99.44%|   0:00:02.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:04.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:02.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:02.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:02.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:02.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:02.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -27.665|  -27.665|-7270.876|-7270.876|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
| -27.665|  -27.665|-7270.771|-7270.771|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -27.665|  -27.665|-7270.771|-7270.771|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -27.665|  -27.665|-7269.743|-7269.743|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
| -27.665|  -27.665|-7269.362|-7269.362|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.665|  -27.665|-7268.590|-7268.590|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.665|  -27.665|-7268.274|-7268.274|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.665|  -27.665|-7268.193|-7268.193|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.665|  -27.665|-7268.188|-7268.188|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -27.665|  -27.665|-7267.508|-7267.508|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.665|  -27.665|-7267.463|-7267.463|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.665|  -27.665|-7267.123|-7267.123|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -27.665|  -27.665|-7266.814|-7266.814|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -27.665|  -27.665|-7266.564|-7266.564|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.665|  -27.665|-7266.560|-7266.560|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -27.665|  -27.665|-7266.222|-7266.222|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
| -27.665|  -27.665|-7265.802|-7265.802|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_0_/D                                        |
| -27.665|  -27.665|-7265.302|-7265.302|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
| -27.665|  -27.665|-7265.292|-7265.292|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
| -27.665|  -27.665|-7262.252|-7262.252|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -27.665|  -27.665|-7259.184|-7259.184|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -27.665|  -27.665|-7256.460|-7256.460|    99.44%|   0:00:00.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_0_/D                                        |
| -27.665|  -27.665|-7250.269|-7250.269|    99.44%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -27.665|  -27.665|-7250.236|-7250.236|    99.44%|   0:00:00.0| 1717.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
| -27.665|  -27.665|-7250.203|-7250.203|    99.44%|   0:00:00.0| 1717.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
| -27.665|  -27.665|-7245.021|-7245.021|    99.44%|   0:00:01.0| 1717.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
| -27.665|  -27.665|-7242.473|-7242.473|    99.44%|   0:00:00.0| 1717.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_106_/E                            |
| -27.665|  -27.665|-7240.718|-7240.718|    99.44%|   0:00:00.0| 1717.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_7_/E                              |
| -27.665|  -27.665|-7239.574|-7239.574|    99.44%|   0:00:00.0| 1717.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_33_/E                             |
| -27.665|  -27.665|-7237.173|-7237.173|    99.44%|   0:00:00.0| 1717.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -27.665|  -27.665|-7237.106|-7237.106|    99.44%|   0:00:00.0| 1717.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -27.665|  -27.665|-7237.106|-7237.106|    99.44%|   0:00:01.0| 1717.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.2 real=0:00:42.0 mem=1717.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.3 real=0:00:42.0 mem=1717.8M) ***
** GigaOpt Optimizer WNS Slack -27.665 TNS Slack -7237.106 Density 99.44
*** Starting refinePlace (0:20:14 mem=1733.8M) ***
Total net bbox length = 1.274e+06 (5.846e+05 6.891e+05) (ext = 1.810e+05)
Density distribution unevenness ratio = 0.457%
Iteration 11: Total net bbox = 1.097e+06 (5.26e+05 5.71e+05)
              Est.  stn bbox = 1.228e+06 (5.92e+05 6.36e+05)
              cpu = 0:00:08.7 real = 0:00:09.0 mem = 1863.4M
Iteration 12: Total net bbox = 1.098e+06 (5.24e+05 5.74e+05)
              Est.  stn bbox = 1.229e+06 (5.89e+05 6.39e+05)
              cpu = 0:00:04.8 real = 0:00:05.0 mem = 1877.5M
Iteration 13: Total net bbox = 1.100e+06 (5.25e+05 5.75e+05)
              Est.  stn bbox = 1.230e+06 (5.90e+05 6.41e+05)
              cpu = 0:00:06.4 real = 0:00:06.0 mem = 1902.3M
Density distribution unevenness ratio = 1.459%
Move report: Timing Driven Placement moves 135633 insts, mean move: 3.09 um, max move: 41.40 um
	Max move on inst (core_instance/sfp_instance/FE_OCPC8585_sum_this_core_22_): (467.60, 364.60) --> (453.20, 337.60)
	Runtime: CPU: 0:00:21.4 REAL: 0:00:22.0 MEM: 1910.3MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.209e+06 (5.781e+05 6.312e+05) (ext = 1.809e+05)
Runtime: CPU: 0:00:21.5 REAL: 0:00:22.0 MEM: 1910.3MB
*** Finished refinePlace (0:20:36 mem=1910.3M) ***
Finished re-routing un-routed nets (0:00:00.2 1910.3M)


Density : 0.9944
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:30.4 real=0:00:31.0 mem=1910.3M) ***
** GigaOpt Optimizer WNS Slack -27.694 TNS Slack -7326.952 Density 99.44
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.694|  -27.694|-7326.952|-7326.952|    99.44%|   0:00:00.0| 1910.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.672|  -27.672|-7326.530|-7326.530|    99.44%|   0:00:06.0| 1910.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:06.0 mem=1910.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.5 real=0:00:06.0 mem=1910.3M) ***
** GigaOpt Optimizer WNS Slack -27.672 TNS Slack -7326.530 Density 99.44
*** Starting refinePlace (0:20:51 mem=1910.3M) ***
Total net bbox length = 1.212e+06 (5.781e+05 6.338e+05) (ext = 1.809e+05)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.212e+06 (5.781e+05 6.338e+05) (ext = 1.809e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1910.3MB
*** Finished refinePlace (0:20:51 mem=1910.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1910.3M)


Density : 0.9944
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=1910.3M) ***
** GigaOpt Optimizer WNS Slack -27.672 TNS Slack -7331.991 Density 99.44
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 98 constrained nets 
Layer 7 has 225 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:24 real=0:01:25 mem=1910.3M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
*info: 95 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.672 TNS Slack -7331.991 Density 99.44
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.672|  -27.672|-7331.991|-7331.991|    99.44%|   0:00:00.0| 1677.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.054 } { 0 } { 7497 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 29 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.500|  -27.500|-7185.032|-7185.032|    99.44%|   0:00:30.0| 1716.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 32 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.278|  -27.278|-7066.312|-7066.312|    99.44%|   0:00:06.0| 1734.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.277|  -27.277|-7066.313|-7066.313|    99.44%|   0:00:00.0| 1734.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.1 real=0:00:36.0 mem=1734.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.1 real=0:00:36.0 mem=1734.1M) ***
** GigaOpt Optimizer WNS Slack -27.277 TNS Slack -7066.313 Density 99.44
*** Starting refinePlace (0:21:34 mem=1750.1M) ***
Total net bbox length = 1.215e+06 (5.792e+05 6.356e+05) (ext = 1.809e+05)
Density distribution unevenness ratio = 1.455%
Density distribution unevenness ratio = 1.910%
Move report: Timing Driven Placement moves 132450 insts, mean move: 2.17 um, max move: 55.80 um
	Max move on inst (core_instance/ofifo_inst/FE_USKC9122_CTS_55): (498.60, 532.00) --> (531.00, 508.60)
	Runtime: CPU: 0:00:20.1 REAL: 0:00:21.0 MEM: 1960.8MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.180e+06 (5.651e+05 6.150e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:20.2 REAL: 0:00:21.0 MEM: 1960.8MB
*** Finished refinePlace (0:21:54 mem=1960.8M) ***
Finished re-routing un-routed nets (0:00:00.3 1960.8M)


Density : 0.9948
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:27.8 real=0:00:28.0 mem=1960.8M) ***
** GigaOpt Optimizer WNS Slack -27.274 TNS Slack -7069.111 Density 99.48
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.274|  -27.274|-7069.111|-7069.111|    99.48%|   0:00:00.0| 1960.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.264|  -27.264|-7068.948|-7068.948|    99.48%|   0:00:13.0| 1960.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -27.264|  -27.264|-7068.944|-7068.944|    99.48%|   0:00:01.0| 1960.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 51 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.164|  -27.164|-6962.033|-6962.033|    99.48%|   0:00:05.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.159|  -27.159|-6961.944|-6961.944|    99.48%|   0:00:03.0| 1780.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.146|  -27.146|-6961.932|-6961.932|    99.48%|   0:00:02.0| 1780.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.139|  -27.139|-6961.772|-6961.772|    99.48%|   0:00:05.0| 1780.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.134|  -27.134|-6961.626|-6961.626|    99.48%|   0:00:02.0| 1780.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.132|  -27.132|-6961.526|-6961.526|    99.48%|   0:00:01.0| 1780.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -27.132|  -27.132|-6961.428|-6961.428|    99.48%|   0:00:00.0| 1780.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 49 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.990|  -26.990|-6872.661|-6872.661|    99.48%|   0:00:05.0| 1764.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.990|  -26.990|-6872.605|-6872.605|    99.48%|   0:00:00.0| 1764.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.988|  -26.988|-6872.451|-6872.451|    99.48%|   0:00:00.0| 1764.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.988|  -26.988|-6872.451|-6872.451|    99.48%|   0:00:00.0| 1764.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.3 real=0:00:37.0 mem=1764.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.4 real=0:00:37.0 mem=1764.8M) ***
** GigaOpt Optimizer WNS Slack -26.988 TNS Slack -6872.451 Density 99.48
*** Starting refinePlace (0:22:41 mem=1764.8M) ***
Total net bbox length = 1.187e+06 (5.666e+05 6.202e+05) (ext = 1.808e+05)
Density distribution unevenness ratio = 1.905%
Density distribution unevenness ratio = 1.911%
Move report: Timing Driven Placement moves 104924 insts, mean move: 0.72 um, max move: 26.80 um
	Max move on inst (core_instance/sfp_instance/FE_USKC9224_CTS_35): (324.00, 35.20) --> (338.20, 47.80)
	Runtime: CPU: 0:00:16.3 REAL: 0:00:16.0 MEM: 1974.7MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.178e+06 (5.639e+05 6.137e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:16.4 REAL: 0:00:16.0 MEM: 1974.7MB
*** Finished refinePlace (0:22:57 mem=1974.7M) ***
Finished re-routing un-routed nets (0:00:00.1 1974.7M)


Density : 0.9954
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:19.6 real=0:00:20.0 mem=1974.7M) ***
** GigaOpt Optimizer WNS Slack -26.990 TNS Slack -6871.924 Density 99.54
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.990|  -26.990|-6871.924|-6871.924|    99.54%|   0:00:00.0| 1974.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.990|  -26.990|-6871.924|-6871.924|    99.54%|   0:00:13.0| 1974.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.9 real=0:00:13.0 mem=1974.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.9 real=0:00:13.0 mem=1974.7M) ***
** GigaOpt Optimizer WNS Slack -26.990 TNS Slack -6871.924 Density 99.54
*** Starting refinePlace (0:23:14 mem=1974.7M) ***
Total net bbox length = 1.181e+06 (5.639e+05 6.168e+05) (ext = 1.808e+05)
Density distribution unevenness ratio = 1.911%
Density distribution unevenness ratio = 1.926%
Move report: Timing Driven Placement moves 88242 insts, mean move: 0.50 um, max move: 14.20 um
	Max move on inst (core_instance/ofifo_inst/FE_USKC9158_CTS_51): (315.80, 499.60) --> (321.00, 490.60)
	Runtime: CPU: 0:00:15.6 REAL: 0:00:16.0 MEM: 1974.7MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.175e+06 (5.627e+05 6.123e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:15.7 REAL: 0:00:16.0 MEM: 1974.7MB
*** Finished refinePlace (0:23:30 mem=1974.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1974.7M)


Density : 0.9954
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:18.1 real=0:00:18.0 mem=1974.7M) ***
** GigaOpt Optimizer WNS Slack -26.990 TNS Slack -6869.051 Density 99.54
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 230 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:35 real=0:02:34 mem=1974.7M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
*info: 256 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.990 TNS Slack -6869.051 Density 99.54
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.990|  -26.990|-6869.051|-6869.051|    99.54%|   0:00:00.0| 1748.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.990|  -26.990|-6868.770|-6868.770|    99.54%|   0:00:17.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -26.990|  -26.990|-6868.412|-6868.412|    99.54%|   0:00:16.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -26.990|  -26.990|-6868.157|-6868.157|    99.54%|   0:00:09.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -26.990|  -26.990|-6868.141|-6868.141|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -26.990|  -26.990|-6867.921|-6867.921|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -26.990|  -26.990|-6866.887|-6866.887|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -26.990|  -26.990|-6866.291|-6866.291|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -26.990|  -26.990|-6865.739|-6865.739|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -26.990|  -26.990|-6865.729|-6865.729|    99.54%|   0:00:10.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -26.990|  -26.990|-6865.694|-6865.694|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -26.990|  -26.990|-6865.676|-6865.676|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -26.991|  -26.991|-6865.657|-6865.657|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -26.991|  -26.991|-6865.637|-6865.637|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -26.991|  -26.991|-6865.626|-6865.626|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
| -26.991|  -26.991|-6865.575|-6865.575|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
| -26.991|  -26.991|-6865.490|-6865.490|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
| -26.991|  -26.991|-6865.390|-6865.390|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
| -26.991|  -26.991|-6865.360|-6865.360|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
| -26.991|  -26.991|-6865.344|-6865.344|    99.54%|   0:00:06.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -26.991|  -26.991|-6865.323|-6865.323|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_8_/D  |
| -26.991|  -26.991|-6865.313|-6865.313|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
| -26.991|  -26.991|-6865.105|-6865.105|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.991|  -26.991|-6864.874|-6864.874|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.991|  -26.991|-6864.803|-6864.803|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.991|  -26.991|-6862.909|-6862.909|    99.54%|   0:00:03.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.991|  -26.991|-6862.834|-6862.834|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
| -26.991|  -26.991|-6860.271|-6860.271|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -26.991|  -26.991|-6859.150|-6859.150|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -26.991|  -26.991|-6856.559|-6856.559|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
| -26.991|  -26.991|-6855.355|-6855.355|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.991|  -26.991|-6853.655|-6853.655|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
| -26.991|  -26.991|-6853.220|-6853.220|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
| -26.991|  -26.991|-6851.333|-6851.333|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -26.991|  -26.991|-6849.393|-6849.393|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -26.991|  -26.991|-6838.142|-6838.142|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
| -26.991|  -26.991|-6834.998|-6834.998|    99.54%|   0:00:03.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -26.991|  -26.991|-6834.208|-6834.208|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
| -26.991|  -26.991|-6833.673|-6833.673|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
| -26.991|  -26.991|-6833.452|-6833.452|    99.54%|   0:00:03.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
| -26.991|  -26.991|-6833.452|-6833.452|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -26.991|  -26.991|-6833.452|-6833.452|    99.54%|   0:00:03.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
| -26.991|  -26.991|-6833.242|-6833.242|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
| -26.991|  -26.991|-6832.739|-6832.739|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -26.991|  -26.991|-6832.179|-6832.179|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
| -26.991|  -26.991|-6831.964|-6831.964|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -26.991|  -26.991|-6831.408|-6831.408|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
| -26.991|  -26.991|-6831.209|-6831.209|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
| -26.991|  -26.991|-6830.663|-6830.663|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
| -26.991|  -26.991|-6830.503|-6830.503|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
| -26.991|  -26.991|-6830.319|-6830.319|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
| -26.991|  -26.991|-6830.084|-6830.084|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
| -26.991|  -26.991|-6829.875|-6829.875|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
| -26.991|  -26.991|-6829.422|-6829.422|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.991|  -26.991|-6829.193|-6829.193|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -26.991|  -26.991|-6828.891|-6828.891|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
| -26.991|  -26.991|-6828.695|-6828.695|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
| -26.991|  -26.991|-6827.912|-6827.912|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.991|  -26.991|-6827.708|-6827.708|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.991|  -26.991|-6827.177|-6827.177|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
| -26.991|  -26.991|-6827.008|-6827.008|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
| -26.991|  -26.991|-6826.593|-6826.593|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
| -26.991|  -26.991|-6826.583|-6826.583|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.991|  -26.991|-6826.337|-6826.337|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.991|  -26.991|-6826.082|-6826.082|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
| -26.991|  -26.991|-6824.848|-6824.848|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
| -26.991|  -26.991|-6824.630|-6824.630|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
| -26.991|  -26.991|-6824.416|-6824.416|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
| -26.991|  -26.991|-6824.122|-6824.122|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
| -26.991|  -26.991|-6823.919|-6823.919|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
| -26.991|  -26.991|-6823.033|-6823.033|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
| -26.991|  -26.991|-6822.672|-6822.672|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
| -26.991|  -26.991|-6822.458|-6822.458|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -26.991|  -26.991|-6821.904|-6821.904|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -26.991|  -26.991|-6821.618|-6821.618|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -26.991|  -26.991|-6821.589|-6821.589|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -26.991|  -26.991|-6821.373|-6821.373|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
| -26.991|  -26.991|-6821.344|-6821.344|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
| -26.991|  -26.991|-6821.280|-6821.280|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -26.991|  -26.991|-6820.453|-6820.453|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
| -26.991|  -26.991|-6820.067|-6820.067|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -26.991|  -26.991|-6819.965|-6819.965|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
| -26.991|  -26.991|-6819.831|-6819.831|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
| -26.991|  -26.991|-6819.815|-6819.815|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -26.991|  -26.991|-6819.212|-6819.212|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -26.991|  -26.991|-6818.589|-6818.589|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
| -26.991|  -26.991|-6817.271|-6817.271|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
| -26.991|  -26.991|-6815.701|-6815.701|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
| -26.991|  -26.991|-6815.340|-6815.340|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
| -26.991|  -26.991|-6814.946|-6814.946|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -26.991|  -26.991|-6814.821|-6814.821|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -26.991|  -26.991|-6814.568|-6814.568|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -26.991|  -26.991|-6814.385|-6814.385|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
| -26.991|  -26.991|-6812.657|-6812.657|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
| -26.991|  -26.991|-6810.964|-6810.964|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
| -26.991|  -26.991|-6810.496|-6810.496|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
| -26.991|  -26.991|-6810.167|-6810.167|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.991|  -26.991|-6809.948|-6809.948|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -26.991|  -26.991|-6809.575|-6809.575|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -26.991|  -26.991|-6809.486|-6809.486|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
| -26.991|  -26.991|-6809.245|-6809.245|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
| -26.991|  -26.991|-6808.884|-6808.884|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
| -26.991|  -26.991|-6808.563|-6808.563|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
| -26.991|  -26.991|-6808.137|-6808.137|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
| -26.991|  -26.991|-6808.121|-6808.121|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.991|  -26.991|-6806.875|-6806.875|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -26.991|  -26.991|-6806.797|-6806.797|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -26.991|  -26.991|-6806.515|-6806.515|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -26.991|  -26.991|-6805.766|-6805.766|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
| -26.991|  -26.991|-6805.318|-6805.318|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
| -26.991|  -26.991|-6805.105|-6805.105|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -26.991|  -26.991|-6805.078|-6805.078|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
| -26.991|  -26.991|-6804.336|-6804.336|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
| -26.991|  -26.991|-6804.139|-6804.139|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -26.991|  -26.991|-6803.938|-6803.938|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -26.991|  -26.991|-6803.076|-6803.076|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -26.991|  -26.991|-6802.479|-6802.479|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -26.991|  -26.991|-6802.157|-6802.157|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
| -26.991|  -26.991|-6801.988|-6801.988|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.991|  -26.991|-6801.707|-6801.707|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -26.991|  -26.991|-6801.565|-6801.565|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.991|  -26.991|-6801.400|-6801.400|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.991|  -26.991|-6801.348|-6801.348|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.991|  -26.991|-6801.282|-6801.282|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.991|  -26.991|-6801.239|-6801.239|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.991|  -26.991|-6801.169|-6801.169|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -26.991|  -26.991|-6801.118|-6801.118|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -26.991|  -26.991|-6801.116|-6801.116|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -26.991|  -26.991|-6801.046|-6801.046|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.991|  -26.991|-6801.005|-6801.005|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
| -26.991|  -26.991|-6799.083|-6799.083|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -26.991|  -26.991|-6798.953|-6798.953|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.991|  -26.991|-6796.069|-6796.069|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -26.991|  -26.991|-6795.980|-6795.980|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -26.991|  -26.991|-6795.855|-6795.855|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -26.991|  -26.991|-6793.036|-6793.036|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -26.991|  -26.991|-6792.851|-6792.851|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_47_/E                             |
| -26.991|  -26.991|-6789.955|-6789.955|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.991|  -26.991|-6789.941|-6789.941|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -26.991|  -26.991|-6788.413|-6788.413|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -26.991|  -26.991|-6787.570|-6787.570|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_75_/E                             |
| -26.991|  -26.991|-6778.419|-6778.419|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -26.991|  -26.991|-6778.356|-6778.356|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_44_/E                             |
| -26.991|  -26.991|-6778.329|-6778.329|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_44_/E                             |
| -26.991|  -26.991|-6770.919|-6770.919|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -26.991|  -26.991|-6770.469|-6770.469|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -26.991|  -26.991|-6770.439|-6770.439|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.991|  -26.991|-6769.380|-6769.380|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.991|  -26.991|-6769.113|-6769.113|    99.54%|   0:00:02.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -26.991|  -26.991|-6766.981|-6766.981|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -26.991|  -26.991|-6766.923|-6766.923|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
| -26.991|  -26.991|-6766.236|-6766.236|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
| -26.991|  -26.991|-6765.082|-6765.082|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -26.991|  -26.991|-6763.377|-6763.377|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -26.991|  -26.991|-6762.112|-6762.112|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
| -26.991|  -26.991|-6762.069|-6762.069|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -26.991|  -26.991|-6762.060|-6762.060|    99.54%|   0:00:01.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -26.991|  -26.991|-6762.037|-6762.037|    99.54%|   0:00:00.0| 1767.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -26.991|  -26.991|-6760.003|-6760.003|    99.54%|   0:00:01.0| 1786.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
| -26.991|  -26.991|-6759.774|-6759.774|    99.54%|   0:00:01.0| 1786.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -26.991|  -26.991|-6759.542|-6759.542|    99.54%|   0:00:02.0| 1786.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_44_/D                           |
| -26.991|  -26.991|-6759.541|-6759.541|    99.54%|   0:00:02.0| 1786.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_90_/E                             |
| -26.991|  -26.991|-6759.541|-6759.541|    99.54%|   0:00:00.0| 1786.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:31 real=0:02:31 mem=1786.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:31 real=0:02:31 mem=1786.9M) ***
** GigaOpt Optimizer WNS Slack -26.991 TNS Slack -6759.541 Density 99.54
*** Starting refinePlace (0:26:10 mem=1802.9M) ***
Total net bbox length = 1.178e+06 (5.626e+05 6.153e+05) (ext = 1.808e+05)
Density distribution unevenness ratio = 1.926%
Density distribution unevenness ratio = 1.936%
Move report: Timing Driven Placement moves 81207 insts, mean move: 0.46 um, max move: 15.60 um
	Max move on inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC9257_CTS_4): (447.40, 458.20) --> (439.00, 465.40)
	Runtime: CPU: 0:00:15.5 REAL: 0:00:15.0 MEM: 1988.3MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.173e+06 (5.615e+05 6.113e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:15.6 REAL: 0:00:15.0 MEM: 1988.3MB
*** Finished refinePlace (0:26:26 mem=1988.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1988.3M)


Density : 0.9954
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:17.9 real=0:00:18.0 mem=1988.3M) ***
** GigaOpt Optimizer WNS Slack -26.989 TNS Slack -6760.368 Density 99.54
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 349 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:50 real=0:02:50 mem=1988.3M) ***

End: GigaOpt Optimization in TNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 98  numPreroutedWires = 16138
[NR-eagl] Read numTotalNets=45416  numIgnoredNets=98
[NR-eagl] There are 161 clock nets ( 161 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 161 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45144 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 349 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 5.971680e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 161 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.217600e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 44795 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 1.154754e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 8.800000e+00um, number of vias: 156781
[NR-eagl] Layer2(M2)(V) length: 2.193191e+05um, number of vias: 196937
[NR-eagl] Layer3(M3)(H) length: 3.207608e+05um, number of vias: 35192
[NR-eagl] Layer4(M4)(V) length: 1.997180e+05um, number of vias: 15486
[NR-eagl] Layer5(M5)(H) length: 2.494001e+05um, number of vias: 7426
[NR-eagl] Layer6(M6)(V) length: 1.967189e+05um, number of vias: 4243
[NR-eagl] Layer7(M7)(H) length: 3.035650e+04um, number of vias: 4919
[NR-eagl] Layer8(M8)(V) length: 5.562229e+04um, number of vias: 0
[NR-eagl] Total length: 1.271905e+06um, number of vias: 420984
[NR-eagl] End Peak syMemory usage = 1587.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.04 seconds
Extraction called for design 'fullchip' of instances=148352 and nets=46992 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1580.301M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1690.41 CPU=0:00:07.5 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 1690.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4   |     9   |     3   |      3  |     0   |     0   |     0   |     0   | -26.75 |          0|          0|          0|  99.54  |            |           |
|     4   |     9   |     3   |      3  |     0   |     0   |     0   |     0   | -26.75 |          0|          0|          0|  99.54  |   0:00:01.0|    1747.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 289 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=1747.6M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -26.989 -> -26.750 (bump = -0.239)
Begin: GigaOpt postEco optimization
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
*info: 256 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.750 TNS Slack -6790.145 Density 99.54
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.750|  -26.750|-6790.145|-6790.145|    99.54%|   0:00:00.0| 1782.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.734|  -26.734|-6788.775|-6788.775|    99.54%|   0:00:01.0| 1782.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.729|  -26.729|-6788.681|-6788.681|    99.54%|   0:00:01.0| 1782.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.714|  -26.714|-6788.382|-6788.382|    99.54%|   0:00:00.0| 1782.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.708|  -26.708|-6788.262|-6788.262|    99.54%|   0:00:04.0| 1782.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.708|  -26.708|-6788.262|-6788.262|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:06.0 mem=1764.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=1764.9M) ***
** GigaOpt Optimizer WNS Slack -26.708 TNS Slack -6788.262 Density 99.54
*** Starting refinePlace (0:27:02 mem=1764.9M) ***
Total net bbox length = 1.176e+06 (5.615e+05 6.144e+05) (ext = 1.808e+05)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.176e+06 (5.615e+05 6.144e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1764.9MB
*** Finished refinePlace (0:27:02 mem=1764.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1764.9M)


Density : 0.9954
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1764.9M) ***
** GigaOpt Optimizer WNS Slack -26.708 TNS Slack -6788.262 Density 99.54
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:08.4 real=0:00:09.0 mem=1764.9M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -26.989 -> -26.708 (bump = -0.281)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -6760.268 -> -6788.162
Begin: GigaOpt TNS recovery
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
*info: 256 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.708 TNS Slack -6788.262 Density 99.54
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.708|  -26.708|-6788.262|-6788.262|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.708|  -26.708|-6787.420|-6787.420|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -26.709|  -26.709|-6787.183|-6787.183|    99.54%|   0:00:03.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -26.709|  -26.709|-6787.119|-6787.119|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -26.709|  -26.709|-6787.130|-6787.130|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
| -26.709|  -26.709|-6787.116|-6787.116|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -26.709|  -26.709|-6787.098|-6787.098|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -26.709|  -26.709|-6787.086|-6787.086|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
| -26.709|  -26.709|-6787.074|-6787.074|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -26.709|  -26.709|-6787.064|-6787.064|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -26.709|  -26.709|-6787.042|-6787.042|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -26.709|  -26.709|-6787.030|-6787.030|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -26.709|  -26.709|-6787.007|-6787.007|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
| -26.709|  -26.709|-6786.989|-6786.989|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
| -26.709|  -26.709|-6786.986|-6786.986|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -26.709|  -26.709|-6786.985|-6786.985|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -26.710|  -26.710|-6786.980|-6786.980|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -26.710|  -26.710|-6786.865|-6786.865|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -26.710|  -26.710|-6786.777|-6786.777|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -26.710|  -26.710|-6786.693|-6786.693|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -26.710|  -26.710|-6786.681|-6786.681|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -26.710|  -26.710|-6786.667|-6786.667|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
| -26.710|  -26.710|-6786.438|-6786.438|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.710|  -26.710|-6786.237|-6786.237|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.710|  -26.710|-6786.000|-6786.000|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -26.710|  -26.710|-6782.902|-6782.902|    99.54%|   0:00:02.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.710|  -26.710|-6782.270|-6782.270|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.710|  -26.710|-6781.083|-6781.083|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
| -26.710|  -26.710|-6781.046|-6781.046|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
| -26.710|  -26.710|-6778.448|-6778.448|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -26.710|  -26.710|-6777.860|-6777.860|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
| -26.710|  -26.710|-6773.842|-6773.842|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -26.710|  -26.710|-6772.873|-6772.873|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -26.710|  -26.710|-6772.639|-6772.639|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -26.710|  -26.710|-6772.034|-6772.034|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -26.710|  -26.710|-6771.958|-6771.958|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
| -26.710|  -26.710|-6771.771|-6771.771|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -26.710|  -26.710|-6771.714|-6771.714|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -26.710|  -26.710|-6771.654|-6771.654|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
| -26.710|  -26.710|-6771.596|-6771.596|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -26.710|  -26.710|-6771.484|-6771.484|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
| -26.710|  -26.710|-6771.000|-6771.000|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -26.710|  -26.710|-6770.924|-6770.924|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
| -26.710|  -26.710|-6770.851|-6770.851|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
| -26.710|  -26.710|-6770.662|-6770.662|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
| -26.710|  -26.710|-6770.588|-6770.588|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
| -26.710|  -26.710|-6770.572|-6770.572|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -26.710|  -26.710|-6770.554|-6770.554|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
| -26.710|  -26.710|-6770.484|-6770.484|    99.54%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
| -26.710|  -26.710|-6770.395|-6770.395|    99.54%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
| -26.710|  -26.710|-6770.215|-6770.215|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
| -26.710|  -26.710|-6770.201|-6770.201|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
| -26.710|  -26.710|-6769.773|-6769.773|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
| -26.710|  -26.710|-6769.701|-6769.701|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
| -26.710|  -26.710|-6769.612|-6769.612|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
| -26.710|  -26.710|-6769.596|-6769.596|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
| -26.710|  -26.710|-6769.436|-6769.436|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -26.710|  -26.710|-6769.421|-6769.421|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
| -26.710|  -26.710|-6769.288|-6769.288|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
| -26.710|  -26.710|-6769.271|-6769.271|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
| -26.710|  -26.710|-6769.235|-6769.235|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
| -26.710|  -26.710|-6769.138|-6769.138|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
| -26.710|  -26.710|-6768.510|-6768.510|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
| -26.710|  -26.710|-6768.416|-6768.416|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
| -26.710|  -26.710|-6768.304|-6768.304|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
| -26.710|  -26.710|-6767.871|-6767.871|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
| -26.710|  -26.710|-6767.818|-6767.818|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
| -26.710|  -26.710|-6767.764|-6767.764|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
| -26.710|  -26.710|-6767.656|-6767.656|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -26.710|  -26.710|-6767.599|-6767.599|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
| -26.710|  -26.710|-6767.541|-6767.541|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
| -26.710|  -26.710|-6767.411|-6767.411|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
| -26.710|  -26.710|-6767.189|-6767.189|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
| -26.710|  -26.710|-6767.148|-6767.148|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
| -26.710|  -26.710|-6766.981|-6766.981|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
| -26.710|  -26.710|-6766.886|-6766.886|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
| -26.710|  -26.710|-6766.795|-6766.795|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -26.710|  -26.710|-6766.715|-6766.715|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
| -26.710|  -26.710|-6766.677|-6766.677|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
| -26.710|  -26.710|-6766.660|-6766.660|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
| -26.710|  -26.710|-6766.607|-6766.607|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
| -26.710|  -26.710|-6765.514|-6765.514|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -26.710|  -26.710|-6765.458|-6765.458|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -26.710|  -26.710|-6765.384|-6765.384|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
| -26.710|  -26.710|-6765.368|-6765.368|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
| -26.710|  -26.710|-6765.351|-6765.351|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
| -26.710|  -26.710|-6765.153|-6765.153|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
| -26.710|  -26.710|-6765.095|-6765.095|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -26.710|  -26.710|-6765.026|-6765.026|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
| -26.710|  -26.710|-6764.915|-6764.915|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -26.710|  -26.710|-6764.739|-6764.739|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -26.710|  -26.710|-6764.721|-6764.721|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
| -26.710|  -26.710|-6764.591|-6764.591|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
| -26.710|  -26.710|-6764.399|-6764.399|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
| -26.710|  -26.710|-6764.274|-6764.274|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
| -26.710|  -26.710|-6764.222|-6764.222|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -26.710|  -26.710|-6763.024|-6763.024|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
| -26.710|  -26.710|-6762.968|-6762.968|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
| -26.710|  -26.710|-6762.950|-6762.950|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
| -26.710|  -26.710|-6762.825|-6762.825|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -26.710|  -26.710|-6762.808|-6762.808|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -26.710|  -26.710|-6762.792|-6762.792|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
| -26.710|  -26.710|-6762.585|-6762.585|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.710|  -26.710|-6762.324|-6762.324|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.710|  -26.710|-6762.124|-6762.124|    99.55%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
| -26.710|  -26.710|-6761.979|-6761.979|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
| -26.710|  -26.710|-6761.862|-6761.862|    99.55%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.710|  -26.710|-6761.666|-6761.666|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
| -26.710|  -26.710|-6761.630|-6761.630|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
| -26.710|  -26.710|-6761.579|-6761.579|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
| -26.710|  -26.710|-6761.484|-6761.484|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
| -26.710|  -26.710|-6761.392|-6761.392|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -26.710|  -26.710|-6761.212|-6761.212|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_7_/D                                       |
| -26.710|  -26.710|-6761.021|-6761.021|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
| -26.710|  -26.710|-6760.954|-6760.954|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -26.710|  -26.710|-6760.845|-6760.845|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
| -26.710|  -26.710|-6760.812|-6760.812|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
| -26.710|  -26.710|-6760.595|-6760.595|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
| -26.710|  -26.710|-6760.505|-6760.505|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
| -26.710|  -26.710|-6760.369|-6760.369|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
| -26.710|  -26.710|-6760.222|-6760.222|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -26.710|  -26.710|-6760.128|-6760.128|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -26.710|  -26.710|-6760.090|-6760.090|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
| -26.710|  -26.710|-6760.034|-6760.034|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -26.710|  -26.710|-6760.011|-6760.011|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -26.710|  -26.710|-6759.950|-6759.950|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -26.710|  -26.710|-6759.852|-6759.852|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
| -26.710|  -26.710|-6759.573|-6759.573|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
| -26.710|  -26.710|-6759.425|-6759.425|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
| -26.710|  -26.710|-6759.409|-6759.409|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -26.710|  -26.710|-6759.262|-6759.262|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
| -26.710|  -26.710|-6759.244|-6759.244|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
| -26.710|  -26.710|-6759.205|-6759.205|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
| -26.710|  -26.710|-6759.091|-6759.091|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
| -26.710|  -26.710|-6759.072|-6759.072|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
| -26.710|  -26.710|-6758.929|-6758.929|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -26.710|  -26.710|-6754.812|-6754.812|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
| -26.710|  -26.710|-6754.794|-6754.794|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
| -26.710|  -26.710|-6754.539|-6754.539|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -26.710|  -26.710|-6753.883|-6753.883|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
| -26.710|  -26.710|-6753.102|-6753.102|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
| -26.710|  -26.710|-6752.858|-6752.858|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -26.710|  -26.710|-6752.612|-6752.612|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
| -26.710|  -26.710|-6751.905|-6751.905|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
| -26.710|  -26.710|-6751.859|-6751.859|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -26.710|  -26.710|-6751.655|-6751.655|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
| -26.710|  -26.710|-6751.620|-6751.620|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -26.710|  -26.710|-6751.601|-6751.601|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -26.710|  -26.710|-6751.563|-6751.563|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
| -26.710|  -26.710|-6751.525|-6751.525|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -26.710|  -26.710|-6751.371|-6751.371|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
| -26.710|  -26.710|-6751.281|-6751.281|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -26.710|  -26.710|-6751.245|-6751.245|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
| -26.710|  -26.710|-6751.229|-6751.229|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
| -26.710|  -26.710|-6751.196|-6751.196|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
| -26.710|  -26.710|-6751.145|-6751.145|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
| -26.710|  -26.710|-6751.091|-6751.091|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
| -26.710|  -26.710|-6749.662|-6749.662|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
| -26.710|  -26.710|-6749.625|-6749.625|    99.56%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
| -26.710|  -26.710|-6749.591|-6749.591|    99.56%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -26.710|  -26.710|-6749.516|-6749.516|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
| -26.710|  -26.710|-6748.619|-6748.619|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -26.710|  -26.710|-6748.601|-6748.601|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
| -26.710|  -26.710|-6748.404|-6748.404|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -26.710|  -26.710|-6748.021|-6748.021|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -26.710|  -26.710|-6747.939|-6747.939|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
| -26.710|  -26.710|-6747.823|-6747.823|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -26.710|  -26.710|-6747.759|-6747.759|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
| -26.710|  -26.710|-6747.688|-6747.688|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
| -26.710|  -26.710|-6747.612|-6747.612|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
| -26.710|  -26.710|-6747.241|-6747.241|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -26.710|  -26.710|-6746.748|-6746.748|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -26.710|  -26.710|-6746.727|-6746.727|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -26.710|  -26.710|-6746.497|-6746.497|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -26.710|  -26.710|-6746.307|-6746.307|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
| -26.710|  -26.710|-6745.486|-6745.486|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -26.710|  -26.710|-6745.289|-6745.289|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -26.710|  -26.710|-6744.972|-6744.972|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
| -26.710|  -26.710|-6744.957|-6744.957|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
| -26.710|  -26.710|-6744.872|-6744.872|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
| -26.710|  -26.710|-6744.276|-6744.276|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.710|  -26.710|-6744.060|-6744.060|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.710|  -26.710|-6743.879|-6743.879|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.710|  -26.710|-6737.012|-6737.012|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -26.710|  -26.710|-6736.471|-6736.471|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -26.710|  -26.710|-6736.454|-6736.454|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -26.710|  -26.710|-6736.436|-6736.436|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -26.710|  -26.710|-6736.420|-6736.420|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
| -26.710|  -26.710|-6735.900|-6735.900|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.710|  -26.710|-6735.881|-6735.881|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
| -26.710|  -26.710|-6735.845|-6735.845|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -26.710|  -26.710|-6735.538|-6735.538|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
| -26.710|  -26.710|-6730.759|-6730.759|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
| -26.710|  -26.710|-6729.488|-6729.488|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.710|  -26.710|-6729.085|-6729.085|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
| -26.710|  -26.710|-6724.955|-6724.955|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -26.710|  -26.710|-6723.382|-6723.382|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -26.710|  -26.710|-6723.189|-6723.189|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -26.710|  -26.710|-6716.098|-6716.098|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
| -26.710|  -26.710|-6714.336|-6714.336|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -26.710|  -26.710|-6713.863|-6713.863|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -26.710|  -26.710|-6713.842|-6713.842|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -26.710|  -26.710|-6713.704|-6713.704|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
| -26.710|  -26.710|-6713.702|-6713.702|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_0_/D                                        |
| -26.710|  -26.710|-6713.702|-6713.702|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:10 real=0:01:10 mem=1764.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:10 real=0:01:10 mem=1764.9M) ***
** GigaOpt Optimizer WNS Slack -26.710 TNS Slack -6713.702 Density 99.57
*** Starting refinePlace (0:28:18 mem=1764.9M) ***
Total net bbox length = 1.177e+06 (5.620e+05 6.149e+05) (ext = 1.808e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.177e+06 (5.620e+05 6.149e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1764.9MB
*** Finished refinePlace (0:28:18 mem=1764.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1764.9M)


Density : 0.9957
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1764.9M) ***
** GigaOpt Optimizer WNS Slack -26.710 TNS Slack -6713.830 Density 99.57
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:12 real=0:01:12 mem=1764.9M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.128%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
*info: 256 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
*info: 98 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.710 TNS Slack -6713.830 Density 99.57
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:03.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:01.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
| -26.710|  -26.710|-6713.830|-6713.830|    99.57%|   0:00:00.0| 1764.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.6 real=0:00:12.0 mem=1764.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.6 real=0:00:12.0 mem=1764.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:13.3 real=0:00:13.0 mem=1764.9M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:09:28, real = 0:09:27, mem = 1612.3M, totSessionCpu=0:28:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1612.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=1612.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1620.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1620.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.710 | -26.710 |  0.411  |
|           TNS (ns):| -6713.8 | -6713.8 |  0.000  |
|    Violating Paths:|  2728   |  2728   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.055%
       (99.573% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1620.4M
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1358.54MB/1358.54MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1370.35MB/1370.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1370.40MB/1370.40MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT)
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT): 10%
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT): 20%
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT): 30%
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT): 40%
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT): 50%
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT): 60%
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT): 70%
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT): 80%
2025-Mar-16 12:36:56 (2025-Mar-16 19:36:56 GMT): 90%

Finished Levelizing
2025-Mar-16 12:36:57 (2025-Mar-16 19:36:57 GMT)

Starting Activity Propagation
2025-Mar-16 12:36:57 (2025-Mar-16 19:36:57 GMT)
2025-Mar-16 12:36:57 (2025-Mar-16 19:36:57 GMT): 10%
2025-Mar-16 12:36:58 (2025-Mar-16 19:36:58 GMT): 20%

Finished Activity Propagation
2025-Mar-16 12:36:58 (2025-Mar-16 19:36:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1377.16MB/1377.16MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-16 12:36:59 (2025-Mar-16 19:36:59 GMT)
 ... Calculating switching power
2025-Mar-16 12:36:59 (2025-Mar-16 19:36:59 GMT): 10%
2025-Mar-16 12:36:59 (2025-Mar-16 19:36:59 GMT): 20%
2025-Mar-16 12:36:59 (2025-Mar-16 19:36:59 GMT): 30%
2025-Mar-16 12:36:59 (2025-Mar-16 19:36:59 GMT): 40%
2025-Mar-16 12:36:59 (2025-Mar-16 19:36:59 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-16 12:37:01 (2025-Mar-16 19:37:01 GMT): 60%
2025-Mar-16 12:37:04 (2025-Mar-16 19:37:04 GMT): 70%
2025-Mar-16 12:37:07 (2025-Mar-16 19:37:07 GMT): 80%
2025-Mar-16 12:37:08 (2025-Mar-16 19:37:08 GMT): 90%

Finished Calculating power
2025-Mar-16 12:37:08 (2025-Mar-16 19:37:08 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1377.47MB/1377.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1377.47MB/1377.47MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1377.50MB/1377.50MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-16 12:37:08 (2025-Mar-16 19:37:08 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.84964085 	   60.5479%
Total Switching Power:      66.32084949 	   35.9017%
Total Leakage Power:         6.55861836 	    3.5504%
Total Power:               184.72910868
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.17       3.315      0.3049       48.79       26.41
Macro                                  0       1.004       4.848       5.852       3.168
IO                                     0           0     7.6e-07     7.6e-07   4.114e-07
Combinational                      61.27       53.35       1.369         116       62.79
Clock (Combinational)              5.417       8.649     0.03702        14.1       7.634
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.8       66.32       6.559       184.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.8       66.32       6.559       184.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.417       8.649     0.03702        14.1       7.634
-----------------------------------------------------------------------------------------
Total                              5.417       8.649     0.03702        14.1       7.634
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5527
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.68353e-10 F
* 		Total instances in design: 148352
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 108635
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1389.89MB/1389.89MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -26.710  TNS Slack -6713.830 Density 99.57
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.57%|        -| -26.710|-6713.830|   0:00:00.0| 1800.4M|
|    99.57%|        0| -26.710|-6713.830|   0:00:05.0| 1807.4M|
|    99.57%|        0| -26.710|-6713.830|   0:00:31.0| 1813.4M|
|    99.57%|        3| -26.710|-6713.830|   0:00:04.0| 1817.2M|
|    99.55%|      728| -26.705|-6712.851|   0:00:12.0| 1823.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -26.705  TNS Slack -6712.850 Density 99.55
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:53.8) (real = 0:00:54.0) **
Executing incremental physical updates
*** Starting refinePlace (0:29:47 mem=1789.3M) ***
Total net bbox length = 1.177e+06 (5.620e+05 6.150e+05) (ext = 1.808e+05)
Density distribution unevenness ratio = 1.937%
Density distribution unevenness ratio = 1.958%
Move report: Timing Driven Placement moves 75389 insts, mean move: 0.43 um, max move: 13.20 um
	Max move on inst (core_instance/ofifo_inst/col_idx_1__fifo_instance/U27): (239.00, 483.40) --> (245.00, 490.60)
	Runtime: CPU: 0:00:16.2 REAL: 0:00:17.0 MEM: 1873.8MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.171e+06 (5.608e+05 6.106e+05) (ext = 1.808e+05)
Runtime: CPU: 0:00:16.3 REAL: 0:00:17.0 MEM: 1873.8MB
*** Finished refinePlace (0:30:03 mem=1873.8M) ***
Checking setup slack degradation ...
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.705|  -26.705|-6712.850|-6712.850|    99.55%|   0:00:00.0| 1908.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1908.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1908.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.65MB/1636.65MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.65MB/1636.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.65MB/1636.65MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT)
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT): 10%
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT): 20%
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT): 30%
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT): 40%
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT): 50%
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT): 60%
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT): 70%
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT): 80%
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT): 90%

Finished Levelizing
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT)

Starting Activity Propagation
2025-Mar-16 12:38:28 (2025-Mar-16 19:38:28 GMT)
2025-Mar-16 12:38:29 (2025-Mar-16 19:38:29 GMT): 10%
2025-Mar-16 12:38:29 (2025-Mar-16 19:38:29 GMT): 20%

Finished Activity Propagation
2025-Mar-16 12:38:30 (2025-Mar-16 19:38:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1636.66MB/1636.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-16 12:38:30 (2025-Mar-16 19:38:30 GMT)
 ... Calculating switching power
2025-Mar-16 12:38:30 (2025-Mar-16 19:38:30 GMT): 10%
2025-Mar-16 12:38:30 (2025-Mar-16 19:38:30 GMT): 20%
2025-Mar-16 12:38:31 (2025-Mar-16 19:38:31 GMT): 30%
2025-Mar-16 12:38:31 (2025-Mar-16 19:38:31 GMT): 40%
2025-Mar-16 12:38:31 (2025-Mar-16 19:38:31 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-16 12:38:32 (2025-Mar-16 19:38:32 GMT): 60%
2025-Mar-16 12:38:36 (2025-Mar-16 19:38:36 GMT): 70%
2025-Mar-16 12:38:39 (2025-Mar-16 19:38:39 GMT): 80%
2025-Mar-16 12:38:39 (2025-Mar-16 19:38:39 GMT): 90%

Finished Calculating power
2025-Mar-16 12:38:40 (2025-Mar-16 19:38:40 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total)=1636.66MB/1636.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.66MB/1636.66MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1636.66MB/1636.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-16 12:38:40 (2025-Mar-16 19:38:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.68656694 	   60.5321%
Total Switching Power:      66.26864915 	   35.9164%
Total Leakage Power:         6.55281251 	    3.5515%
Total Power:               184.50802856
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.17        3.31      0.3049       48.78       26.44
Macro                                  0       1.004       4.848       5.852       3.172
IO                                     0           0     7.6e-07     7.6e-07   4.119e-07
Combinational                       61.1       53.31       1.363       115.8       62.75
Clock (Combinational)              5.417       8.649     0.03702        14.1       7.643
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.7       66.27       6.553       184.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.7       66.27       6.553       184.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.417       8.649     0.03702        14.1       7.643
-----------------------------------------------------------------------------------------
Total                              5.417       8.649     0.03702        14.1       7.643
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	    0.5527
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.67981e-10 F
* 		Total instances in design: 148351
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 108635
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1637.43MB/1637.43MB)

*** Finished Leakage Power Optimization (cpu=0:01:31, real=0:01:31, mem=1665.62M, totSessionCpu=0:30:24).
Extraction called for design 'fullchip' of instances=148351 and nets=46991 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1633.059M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1745.47 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1745.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.49MB/1415.49MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.49MB/1415.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.49MB/1415.49MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-16 12:38:54 (2025-Mar-16 19:38:54 GMT)
2025-Mar-16 12:38:55 (2025-Mar-16 19:38:55 GMT): 10%
2025-Mar-16 12:38:55 (2025-Mar-16 19:38:55 GMT): 20%

Finished Activity Propagation
2025-Mar-16 12:38:56 (2025-Mar-16 19:38:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1416.06MB/1416.06MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-16 12:38:56 (2025-Mar-16 19:38:56 GMT)
 ... Calculating switching power
2025-Mar-16 12:38:56 (2025-Mar-16 19:38:56 GMT): 10%
2025-Mar-16 12:38:56 (2025-Mar-16 19:38:56 GMT): 20%
2025-Mar-16 12:38:56 (2025-Mar-16 19:38:56 GMT): 30%
2025-Mar-16 12:38:56 (2025-Mar-16 19:38:56 GMT): 40%
2025-Mar-16 12:38:56 (2025-Mar-16 19:38:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-16 12:38:58 (2025-Mar-16 19:38:58 GMT): 60%
2025-Mar-16 12:39:01 (2025-Mar-16 19:39:01 GMT): 70%
2025-Mar-16 12:39:04 (2025-Mar-16 19:39:04 GMT): 80%
2025-Mar-16 12:39:05 (2025-Mar-16 19:39:05 GMT): 90%

Finished Calculating power
2025-Mar-16 12:39:06 (2025-Mar-16 19:39:06 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1416.59MB/1416.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.59MB/1416.59MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1416.59MB/1416.59MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-16 12:39:06 (2025-Mar-16 19:39:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.68644218 	   60.5321%
Total Switching Power:      66.26864915 	   35.9164%
Total Leakage Power:         6.55281251 	    3.5515%
Total Power:               184.50790380
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.17        3.31      0.3049       48.78       26.44
Macro                                  0       1.004       4.848       5.852       3.172
IO                                     0           0     7.6e-07     7.6e-07   4.119e-07
Combinational                       61.1       53.31       1.363       115.8       62.75
Clock (Combinational)              5.417       8.649     0.03702        14.1       7.643
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.7       66.27       6.553       184.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.7       66.27       6.553       184.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.417       8.649     0.03702        14.1       7.643
-----------------------------------------------------------------------------------------
Total                              5.417       8.649     0.03702        14.1       7.643
-----------------------------------------------------------------------------------------
Total leakage power = 6.55281 mW
Cell usage statistics:  
Library tcbn65gpluswc , 148348 cells ( 100.000000%) , 6.55281 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1428.66MB/1428.66MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:41, real = 0:11:40, mem = 1666.2M, totSessionCpu=0:30:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=1666.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=1666.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1676.2M
** Profile ** Total reports :  cpu=0:00:02.6, mem=1668.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1668.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.700 | -26.700 |  0.071  |
|           TNS (ns):| -6713.1 | -6713.1 |  0.000  |
|    Violating Paths:|  2729   |  2729   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.032%
       (99.551% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1668.2M
**optDesign ... cpu = 0:11:45, real = 0:11:44, mem = 1666.2M, totSessionCpu=0:30:54 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          12  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 22 warning(s), 12 error(s)

**ccopt_design ... cpu = 0:14:05, real = 0:14:03, mem = 1594.5M, totSessionCpu=0:30:54 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1600.5M, totSessionCpu=0:30:56 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1600.5M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:30:57 mem=1600.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.7 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:00:22.7 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.8 real=0:00:11.0 totSessionCpu=0:00:22.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [37864 node(s), 51396 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.1 real=0:00:14.0 totSessionCpu=0:00:25.1 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:15.2 real=0:00:17.0 totSessionCpu=0:31:13 mem=1600.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1600.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1608.6M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1608.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1608.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1608.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.700 | -26.700 |  0.071  |
|           TNS (ns):| -6713.1 | -6713.1 |  0.000  |
|    Violating Paths:|  2729   |  2729   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.224  | -0.224  |  0.000  |
|           TNS (ns):| -14.696 | -14.696 |  0.000  |
|    Violating Paths:|   161   |   161   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.032%
       (99.551% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 1600.5M, totSessionCpu=0:31:17 **
*info: Run optDesign holdfix with 1 thread.
Info: 98 nets with fixed/cover wires excluded.
Info: 256 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:21.3 real=0:00:23.0 totSessionCpu=0:31:19 mem=1835.0M density=99.551% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2243
      TNS :     -14.6954
      #VP :          161
  Density :      99.551%
------------------------------------------------------------------------------------------
 cpu=0:00:21.9 real=0:00:24.0 totSessionCpu=0:31:19 mem=1835.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2243
      TNS :     -14.6954
      #VP :          161
  Density :      99.551%
------------------------------------------------------------------------------------------
 cpu=0:00:22.0 real=0:00:24.0 totSessionCpu=0:31:19 mem=1835.0M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:22.2 real=0:00:24.0 totSessionCpu=0:31:20 mem=1835.0M density=99.551% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2583 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:22.3 real=0:00:24.0 totSessionCpu=0:31:20 mem=1835.0M density=99.551%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1661.3M, totSessionCpu=0:31:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=1661.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=1661.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:00:35.6 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:0-4.-2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.3, mem=1671.3M
** Profile ** Total reports :  cpu=0:00:02.6, mem=1663.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1663.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.700 | -26.700 |  0.071  |
|           TNS (ns):| -6713.1 | -6713.1 |  0.000  |
|    Violating Paths:|  2729   |  2729   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.224  | -0.224  |  0.000  |
|           TNS (ns):| -14.696 | -14.696 |  0.000  |
|    Violating Paths:|   161   |   161   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.032%
       (99.551% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1663.3M
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1661.3M, totSessionCpu=0:31:36 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1661.3M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1319.38 (MB), peak = 1639.70 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1625.4M, init mem=1625.4M)
Overlapping with other instance:	83575
Orientation Violation:	74079
*info: Placed = 148351         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.55%(918003/922147)
Finished checkPlace (cpu: total=0:00:01.8, vio checks=0:00:00.6; mem=1625.4M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (98) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1625.4M) ***
#Start route 259 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar 16 12:40:10 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ connects to NET core_instance/CTS_102 at location ( 528.700 545.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ connects to NET core_instance/CTS_102 at location ( 540.300 548.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ connects to NET core_instance/CTS_102 at location ( 538.700 547.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ connects to NET core_instance/CTS_102 at location ( 532.700 547.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_66_ connects to NET core_instance/CTS_102 at location ( 532.100 549.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ connects to NET core_instance/CTS_102 at location ( 530.500 550.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ connects to NET core_instance/CTS_102 at location ( 527.300 548.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_70_ connects to NET core_instance/CTS_102 at location ( 524.300 547.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ connects to NET core_instance/CTS_102 at location ( 532.900 540.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ connects to NET core_instance/CTS_102 at location ( 531.500 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_ connects to NET core_instance/CTS_102 at location ( 525.300 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ connects to NET core_instance/CTS_102 at location ( 525.900 538.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ connects to NET core_instance/CTS_102 at location ( 537.300 538.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_ connects to NET core_instance/CTS_102 at location ( 538.100 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ connects to NET core_instance/CTS_102 at location ( 537.300 534.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ connects to NET core_instance/CTS_102 at location ( 538.100 529.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ connects to NET core_instance/CTS_102 at location ( 535.900 530.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_ connects to NET core_instance/CTS_102 at location ( 531.100 527.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ connects to NET core_instance/CTS_102 at location ( 524.300 527.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_ connects to NET core_instance/CTS_102 at location ( 526.700 525.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_102 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_67 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_65 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46989 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ FE_OFC113_out_74_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC117_out_72_ FILLER_17818. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18419. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25688. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC147_out_57_ FILLER_17812. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC149_out_56_ core_instance/sfp_instance/sfp_out_sign2_reg_3_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC155_out_53_ core_instance/sfp_instance/FE_OCPC8661_n2584. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_18597. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FILLER_18212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC165_out_48_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC15_out_123_ FILLER_19039. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC161_out_50_ FILLER_17623. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC171_out_45_ FILLER_17803. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC179_out_41_ core_instance/sfp_instance/FE_OCPC8230_n1621. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC17_out_122_ FILLER_18418. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25210. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 55090 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1391.17 (MB), peak = 1639.70 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 430.435 455.500 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 496.320 495.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 491.320 487.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 491.120 491.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.120 482.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.120 480.690 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 504.720 496.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 501.520 496.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.120 486.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.520 487.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 504.120 505.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.520 491.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.720 493.290 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 500.320 505.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 495.720 502.290 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 494.120 489.690 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 492.120 502.290 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 486.720 500.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 506.320 504.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 489.520 491.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#87 routed nets are extracted.
#    87 (0.19%) extracted nets are partially routed.
#11 routed nets are imported.
#161 (0.34%) nets are without wires.
#46732 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46991.
#
#Number of eco nets is 87
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 16 12:40:17 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 16 12:40:18 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.34%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.20%
#
#  259 nets (0.55%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1407.79 (MB), peak = 1639.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1411.69 (MB), peak = 1639.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1411.80 (MB), peak = 1639.70 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.88 (MB), peak = 1639.70 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1413.59 (MB), peak = 1639.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of nets with skipped attribute = 45156 (skipped).
#Total number of routable nets = 259.
#Total number of nets in the design = 46991.
#
#246 routable nets have only global wires.
#13 routable nets have only detail routed wires.
#45156 skipped nets have only detail routed wires.
#246 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                246               0  
#------------------------------------------------
#        Total                246               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                259                304           44852  
#-------------------------------------------------------------------
#        Total                259                304           44852  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      3(0.03%)   (0.03%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 38943 um.
#Total half perimeter of net bounding box = 15677 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 610 um.
#Total wire length on LAYER M3 = 20990 um.
#Total wire length on LAYER M4 = 17156 um.
#Total wire length on LAYER M5 = 183 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15693
#Total number of multi-cut vias = 69 (  0.4%)
#Total number of single cut vias = 15624 ( 99.6%)
#Up-Via Summary (total 15693):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5558 ( 98.8%)        69 (  1.2%)       5627
#  Metal 2        4845 (100.0%)         0 (  0.0%)       4845
#  Metal 3        5113 (100.0%)         0 (  0.0%)       5113
#  Metal 4         108 (100.0%)         0 (  0.0%)        108
#-----------------------------------------------------------
#                15624 ( 99.6%)        69 (  0.4%)      15693 
#
#Total number of involved priority nets 246
#Maximum src to sink distance for priority net 308.2
#Average of max src_to_sink distance for priority net 51.9
#Average of ave src_to_sink distance for priority net 33.2
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1415.89 (MB), peak = 1639.70 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.09 (MB), peak = 1639.70 (MB)
#Start Track Assignment.
#Done with 1612 horizontal wires in 4 hboxes and 855 vertical wires in 3 hboxes.
#Done with 21 horizontal wires in 4 hboxes and 10 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 40287 um.
#Total half perimeter of net bounding box = 15677 um.
#Total wire length on LAYER M1 = 1218 um.
#Total wire length on LAYER M2 = 614 um.
#Total wire length on LAYER M3 = 20984 um.
#Total wire length on LAYER M4 = 17250 um.
#Total wire length on LAYER M5 = 220 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15421
#Total number of multi-cut vias = 69 (  0.4%)
#Total number of single cut vias = 15352 ( 99.6%)
#Up-Via Summary (total 15421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5442 ( 98.7%)        69 (  1.3%)       5511
#  Metal 2        4724 (100.0%)         0 (  0.0%)       4724
#  Metal 3        5084 (100.0%)         0 (  0.0%)       5084
#  Metal 4         102 (100.0%)         0 (  0.0%)        102
#-----------------------------------------------------------
#                15352 ( 99.6%)        69 (  0.4%)      15421 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1422.76 (MB), peak = 1639.70 (MB)
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 42.38 (MB)
#Total memory = 1422.76 (MB)
#Peak memory = 1639.70 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 3 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1452.05 (MB), peak = 1639.70 (MB)
#    completing 20% with 3 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1452.07 (MB), peak = 1639.70 (MB)
#    completing 30% with 7 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1452.07 (MB), peak = 1639.70 (MB)
#    completing 40% with 23 violations
#    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1453.09 (MB), peak = 1639.70 (MB)
#    completing 50% with 31 violations
#    cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1452.72 (MB), peak = 1639.70 (MB)
#    completing 60% with 31 violations
#    cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1454.09 (MB), peak = 1639.70 (MB)
#    completing 70% with 32 violations
#    cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1448.17 (MB), peak = 1639.70 (MB)
#    completing 80% with 32 violations
#    cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1454.38 (MB), peak = 1639.70 (MB)
#    completing 90% with 32 violations
#    cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1454.40 (MB), peak = 1639.70 (MB)
#    completing 100% with 32 violations
#    cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1454.40 (MB), peak = 1639.70 (MB)
# ECO: 2.7% of the total area was rechecked for DRC, and 15.6% required routing.
#    number of violations = 32
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   MinCut   AdjCut   Totals
#	M1            1       22        1        1        5        1       31
#	M2            0        1        0        0        0        0        1
#	Totals        1       23        1        1        5        1       32
#1757 out of 148351 instances need to be verified(marked ipoed).
#9.7% of the total area is being checked for drcs
#9.7% of the total area was checked
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   MinCut   AdjCut   Totals
#	M1            1       22        1        1        4        1       30
#	M2            0        1        0        0        0        0        1
#	Totals        1       23        1        1        4        1       31
#cpu time = 00:00:57, elapsed time = 00:00:57, memory = 1444.98 (MB), peak = 1639.70 (MB)
#start 1st optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   MinCut   Totals
#	M1            3        6        2        2       13
#	M2            1        0        0        0        1
#	Totals        4        6        2        2       14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1428.25 (MB), peak = 1639.70 (MB)
#start 2nd optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            5        1        6
#	Totals        5        1        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.19 (MB), peak = 1639.70 (MB)
#start 3rd optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.44 (MB), peak = 1639.70 (MB)
#start 4th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.52 (MB), peak = 1639.70 (MB)
#start 5th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.52 (MB), peak = 1639.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 33711 um.
#Total half perimeter of net bounding box = 15677 um.
#Total wire length on LAYER M1 = 85 um.
#Total wire length on LAYER M2 = 5814 um.
#Total wire length on LAYER M3 = 15930 um.
#Total wire length on LAYER M4 = 11877 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12669
#Total number of multi-cut vias = 252 (  2.0%)
#Total number of single cut vias = 12417 ( 98.0%)
#Up-Via Summary (total 12669):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5445 ( 95.6%)       252 (  4.4%)       5697
#  Metal 2        4248 (100.0%)         0 (  0.0%)       4248
#  Metal 3        2720 (100.0%)         0 (  0.0%)       2720
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                12417 ( 98.0%)       252 (  2.0%)      12669 
#
#Total number of DRC violations = 4
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 4
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = -10.86 (MB)
#Total memory = 1411.90 (MB)
#Peak memory = 1639.70 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = -10.86 (MB)
#Total memory = 1411.90 (MB)
#Peak memory = 1639.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:13
#Elapsed time = 00:01:13
#Increased memory = -38.27 (MB)
#Total memory = 1346.52 (MB)
#Peak memory = 1639.70 (MB)
#Number of warnings = 85
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 16 12:41:22 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar 16 12:41:22 2025
#
#Generating timing data, please wait...
#45415 total nets, 259 already routed, 259 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1723 CPU=0:00:08.0 REAL=0:00:08.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1337.90 (MB), peak = 1639.70 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_14253.tif.gz ...
#Read in timing information for 358 ports, 39716 instances from timing file .timing_file_14253.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46989 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 55090 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#304/45415 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1342.62 (MB), peak = 1639.70 (MB)
#Merging special wires...
#Number of eco nets is 1222
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 16 12:41:46 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 16 12:41:47 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.34%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.20%
#
#  259 nets (0.55%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1357.99 (MB), peak = 1639.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1361.45 (MB), peak = 1639.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1375.39 (MB), peak = 1639.70 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1384.16 (MB), peak = 1639.70 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1413.96 (MB), peak = 1639.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45415.
#Total number of nets in the design = 46991.
#
#44688 routable nets have only global wires.
#727 routable nets have only detail routed wires.
#304 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#259 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                304           44384  
#------------------------------------------------
#        Total                304           44384  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                259                304           44852  
#-------------------------------------------------------------------
#        Total                259                304           44852  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     46(0.45%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.45%)
#   Metal 2    660(0.61%)    178(0.16%)     42(0.04%)      6(0.01%)   (0.82%)
#   Metal 3     43(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    749(0.09%)    178(0.02%)     42(0.01%)      6(0.00%)   (0.12%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#  Overflow after GR: 0.02% H + 0.19% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1248818 um.
#Total half perimeter of net bounding box = 1224391 um.
#Total wire length on LAYER M1 = 488 um.
#Total wire length on LAYER M2 = 256799 um.
#Total wire length on LAYER M3 = 366653 um.
#Total wire length on LAYER M4 = 239587 um.
#Total wire length on LAYER M5 = 200637 um.
#Total wire length on LAYER M6 = 123515 um.
#Total wire length on LAYER M7 = 21572 um.
#Total wire length on LAYER M8 = 39567 um.
#Total number of vias = 300809
#Total number of multi-cut vias = 252 (  0.1%)
#Total number of single cut vias = 300557 ( 99.9%)
#Up-Via Summary (total 300809):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      149654 ( 99.8%)       252 (  0.2%)     149906
#  Metal 2       97955 (100.0%)         0 (  0.0%)      97955
#  Metal 3       27906 (100.0%)         0 (  0.0%)      27906
#  Metal 4       13102 (100.0%)         0 (  0.0%)      13102
#  Metal 5        5492 (100.0%)         0 (  0.0%)       5492
#  Metal 6        3502 (100.0%)         0 (  0.0%)       3502
#  Metal 7        2946 (100.0%)         0 (  0.0%)       2946
#-----------------------------------------------------------
#               300557 ( 99.9%)       252 (  0.1%)     300809 
#
#Max overcon = 14 tracks.
#Total overcon = 0.12%.
#Worst layer Gcell overcon rate = 0.04%.
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1414.02 (MB), peak = 1639.70 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1370.78 (MB), peak = 1639.70 (MB)
#Start Track Assignment.
#Done with 59786 horizontal wires in 4 hboxes and 61113 vertical wires in 3 hboxes.
#Done with 12128 horizontal wires in 4 hboxes and 10734 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1287722 um.
#Total half perimeter of net bounding box = 1224391 um.
#Total wire length on LAYER M1 = 30001 um.
#Total wire length on LAYER M2 = 254933 um.
#Total wire length on LAYER M3 = 375518 um.
#Total wire length on LAYER M4 = 239794 um.
#Total wire length on LAYER M5 = 201999 um.
#Total wire length on LAYER M6 = 123895 um.
#Total wire length on LAYER M7 = 21774 um.
#Total wire length on LAYER M8 = 39808 um.
#Total number of vias = 300809
#Total number of multi-cut vias = 252 (  0.1%)
#Total number of single cut vias = 300557 ( 99.9%)
#Up-Via Summary (total 300809):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      149654 ( 99.8%)       252 (  0.2%)     149906
#  Metal 2       97955 (100.0%)         0 (  0.0%)      97955
#  Metal 3       27906 (100.0%)         0 (  0.0%)      27906
#  Metal 4       13102 (100.0%)         0 (  0.0%)      13102
#  Metal 5        5492 (100.0%)         0 (  0.0%)       5492
#  Metal 6        3502 (100.0%)         0 (  0.0%)       3502
#  Metal 7        2946 (100.0%)         0 (  0.0%)       2946
#-----------------------------------------------------------
#               300557 ( 99.9%)       252 (  0.1%)     300809 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1401.20 (MB), peak = 1639.70 (MB)
#
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = 67.07 (MB)
#Total memory = 1401.20 (MB)
#Peak memory = 1639.70 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 32 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1429.43 (MB), peak = 1639.70 (MB)
#    completing 20% with 39 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1428.89 (MB), peak = 1639.70 (MB)
#    completing 30% with 3287 violations
#    cpu time = 00:01:16, elapsed time = 00:01:16, memory = 1440.20 (MB), peak = 1639.70 (MB)
#    completing 40% with 7145 violations
#    cpu time = 00:03:08, elapsed time = 00:03:08, memory = 1441.86 (MB), peak = 1639.70 (MB)
#    completing 50% with 14491 violations
#    cpu time = 00:05:49, elapsed time = 00:05:49, memory = 1448.60 (MB), peak = 1639.70 (MB)
#    completing 60% with 21021 violations
#    cpu time = 00:07:56, elapsed time = 00:07:56, memory = 1454.33 (MB), peak = 1639.70 (MB)
#    completing 70% with 25560 violations
#    cpu time = 00:09:29, elapsed time = 00:09:29, memory = 1462.75 (MB), peak = 1639.70 (MB)
#    completing 80% with 26187 violations
#    cpu time = 00:09:48, elapsed time = 00:09:48, memory = 1447.79 (MB), peak = 1639.70 (MB)
#    completing 90% with 26187 violations
#    cpu time = 00:09:50, elapsed time = 00:09:50, memory = 1450.71 (MB), peak = 1639.70 (MB)
#    completing 100% with 26187 violations
#    cpu time = 00:09:51, elapsed time = 00:09:51, memory = 1460.01 (MB), peak = 1639.70 (MB)
#    number of violations = 26187
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          752      167     2334    10007     1491      601      417    15769
#	M2         4376     3518     2333        1        0        0      176    10404
#	M3            2        2        6        0        0        0        0       10
#	M4            0        0        3        0        0        0        0        3
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        1        1
#	Totals     5130     3687     4676    10008     1491      601      594    26187
#cpu time = 00:09:52, elapsed time = 00:09:51, memory = 1460.04 (MB), peak = 1639.70 (MB)
#start 1st optimization iteration ...
#    completing 10% with 25474 violations
#    cpu time = 00:05:02, elapsed time = 00:05:02, memory = 1728.25 (MB), peak = 1746.11 (MB)
#    completing 20% with 24596 violations
#    cpu time = 00:09:31, elapsed time = 00:09:30, memory = 1743.95 (MB), peak = 1746.11 (MB)
#    completing 30% with 23856 violations
#    cpu time = 00:14:13, elapsed time = 00:14:13, memory = 1682.79 (MB), peak = 1746.11 (MB)
#    completing 40% with 22993 violations
#    cpu time = 00:20:55, elapsed time = 00:20:54, memory = 1779.14 (MB), peak = 1814.96 (MB)
#    completing 50% with 22148 violations
#    cpu time = 00:26:17, elapsed time = 00:26:17, memory = 1935.61 (MB), peak = 1938.37 (MB)
#    completing 60% with 21270 violations
#    cpu time = 00:31:00, elapsed time = 00:30:59, memory = 1652.72 (MB), peak = 1938.37 (MB)
#    completing 70% with 21069 violations
#    cpu time = 00:32:25, elapsed time = 00:32:25, memory = 1653.10 (MB), peak = 1938.37 (MB)
#    completing 80% with 20799 violations
#    cpu time = 00:33:48, elapsed time = 00:33:48, memory = 1573.99 (MB), peak = 1938.37 (MB)
#    completing 90% with 20485 violations
#    cpu time = 00:36:00, elapsed time = 00:35:59, memory = 1554.22 (MB), peak = 1938.37 (MB)
#    completing 100% with 20043 violations
#    cpu time = 00:38:12, elapsed time = 00:38:11, memory = 1552.00 (MB), peak = 1938.37 (MB)
#    number of violations = 20043
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1763      368     5957     2747      625      561      386    12407
#	M2         2368     3194     1179       31       58        0      520     7350
#	M3           43       18      133        1        2        0       75      272
#	M4            4        1        8        0        0        0        1       14
#	Totals     4178     3581     7277     2779      685      561      982    20043
#cpu time = 00:38:12, elapsed time = 00:38:12, memory = 1552.00 (MB), peak = 1938.37 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1297037 um.
#Total half perimeter of net bounding box = 1224391 um.
#Total wire length on LAYER M1 = 3056 um.
#Total wire length on LAYER M2 = 266740 um.
#Total wire length on LAYER M3 = 384714 um.
#Total wire length on LAYER M4 = 262877 um.
#Total wire length on LAYER M5 = 198264 um.
#Total wire length on LAYER M6 = 127496 um.
#Total wire length on LAYER M7 = 17753 um.
#Total wire length on LAYER M8 = 36137 um.
#Total number of vias = 356932
#Total number of multi-cut vias = 3549 (  1.0%)
#Total number of single cut vias = 353383 ( 99.0%)
#Up-Via Summary (total 356932):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154213 ( 98.6%)      2124 (  1.4%)     156337
#  Metal 2      143086 (100.0%)         0 (  0.0%)     143086
#  Metal 3       38216 (100.0%)         0 (  0.0%)      38216
#  Metal 4       12100 (100.0%)         0 (  0.0%)      12100
#  Metal 5        2770 ( 66.0%)      1425 ( 34.0%)       4195
#  Metal 6        1632 (100.0%)         0 (  0.0%)       1632
#  Metal 7        1366 (100.0%)         0 (  0.0%)       1366
#-----------------------------------------------------------
#               353383 ( 99.0%)      3549 (  1.0%)     356932 
#
#Total number of DRC violations = 20043
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 12407
#Total number of violations on LAYER M2 = 7350
#Total number of violations on LAYER M3 = 272
#Total number of violations on LAYER M4 = 14
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:48:05
#Elapsed time = 00:48:05
#Increased memory = 34.38 (MB)
#Total memory = 1435.57 (MB)
#Peak memory = 1938.37 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar 16 13:30:30 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1437.31 (MB), peak = 1938.37 (MB)
#
#Start Post Route Wire Spread.
#Done with 12755 horizontal wires in 7 hboxes and 12074 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1307577 um.
#Total half perimeter of net bounding box = 1224391 um.
#Total wire length on LAYER M1 = 3058 um.
#Total wire length on LAYER M2 = 268437 um.
#Total wire length on LAYER M3 = 388335 um.
#Total wire length on LAYER M4 = 266052 um.
#Total wire length on LAYER M5 = 199651 um.
#Total wire length on LAYER M6 = 127743 um.
#Total wire length on LAYER M7 = 17945 um.
#Total wire length on LAYER M8 = 36357 um.
#Total number of vias = 356932
#Total number of multi-cut vias = 3549 (  1.0%)
#Total number of single cut vias = 353383 ( 99.0%)
#Up-Via Summary (total 356932):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154213 ( 98.6%)      2124 (  1.4%)     156337
#  Metal 2      143086 (100.0%)         0 (  0.0%)     143086
#  Metal 3       38216 (100.0%)         0 (  0.0%)      38216
#  Metal 4       12100 (100.0%)         0 (  0.0%)      12100
#  Metal 5        2770 ( 66.0%)      1425 ( 34.0%)       4195
#  Metal 6        1632 (100.0%)         0 (  0.0%)       1632
#  Metal 7        1366 (100.0%)         0 (  0.0%)       1366
#-----------------------------------------------------------
#               353383 ( 99.0%)      3549 (  1.0%)     356932 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1495.62 (MB), peak = 1938.37 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1307577 um.
#Total half perimeter of net bounding box = 1224391 um.
#Total wire length on LAYER M1 = 3058 um.
#Total wire length on LAYER M2 = 268437 um.
#Total wire length on LAYER M3 = 388335 um.
#Total wire length on LAYER M4 = 266052 um.
#Total wire length on LAYER M5 = 199651 um.
#Total wire length on LAYER M6 = 127743 um.
#Total wire length on LAYER M7 = 17945 um.
#Total wire length on LAYER M8 = 36357 um.
#Total number of vias = 356932
#Total number of multi-cut vias = 3549 (  1.0%)
#Total number of single cut vias = 353383 ( 99.0%)
#Up-Via Summary (total 356932):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      154213 ( 98.6%)      2124 (  1.4%)     156337
#  Metal 2      143086 (100.0%)         0 (  0.0%)     143086
#  Metal 3       38216 (100.0%)         0 (  0.0%)      38216
#  Metal 4       12100 (100.0%)         0 (  0.0%)      12100
#  Metal 5        2770 ( 66.0%)      1425 ( 34.0%)       4195
#  Metal 6        1632 (100.0%)         0 (  0.0%)       1632
#  Metal 7        1366 (100.0%)         0 (  0.0%)       1366
#-----------------------------------------------------------
#               353383 ( 99.0%)      3549 (  1.0%)     356932 
#
#
#Start DRC checking..
#    number of violations = 20359
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1786      372     6023     2778      640      579      421    12599
#	M2         2405     3229     1230       29       59        0      527     7479
#	M3           41       15      132        1        2        0       76      267
#	M4            4        1        8        0        0        0        1       14
#	Totals     4236     3617     7393     2808      701      579     1025    20359
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1523.61 (MB), peak = 1938.37 (MB)
#CELL_VIEW fullchip,init has 20359 DRC violations
#Total number of DRC violations = 20359
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 12599
#Total number of violations on LAYER M2 = 7479
#Total number of violations on LAYER M3 = 267
#Total number of violations on LAYER M4 = 14
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 316 DRCs
#
#Start Post Route via swapping..
#    number of violations = 20370
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1786      373     6024     2778      642      579      421    12603
#	M2         2405     3236     1230       29       59        0      527     7486
#	M3           41       15      132        1        2        0       76      267
#	M4            4        1        8        0        0        0        1       14
#	Totals     4236     3625     7394     2808      703      579     1025    20370
#cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1445.07 (MB), peak = 1938.37 (MB)
#    number of violations = 20080
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1765      365     5963     2763      638      559      413    12466
#	M2         2385     3124     1224       29       59        0      509     7330
#	M3           40       15      136        1        2        0       76      270
#	M4            4        1        8        0        0        0        1       14
#	Totals     4194     3505     7331     2793      699      559      999    20080
#cpu time = 00:02:31, elapsed time = 00:02:31, memory = 1446.79 (MB), peak = 1938.37 (MB)
#CELL_VIEW fullchip,init has 20080 DRC violations
#Total number of DRC violations = 20080
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 12466
#Total number of violations on LAYER M2 = 7330
#Total number of violations on LAYER M3 = 270
#Total number of violations on LAYER M4 = 14
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 259
#Total wire length = 1307577 um.
#Total half perimeter of net bounding box = 1224391 um.
#Total wire length on LAYER M1 = 3058 um.
#Total wire length on LAYER M2 = 268437 um.
#Total wire length on LAYER M3 = 388335 um.
#Total wire length on LAYER M4 = 266052 um.
#Total wire length on LAYER M5 = 199651 um.
#Total wire length on LAYER M6 = 127743 um.
#Total wire length on LAYER M7 = 17945 um.
#Total wire length on LAYER M8 = 36357 um.
#Total number of vias = 356932
#Total number of multi-cut vias = 209429 ( 58.7%)
#Total number of single cut vias = 147503 ( 41.3%)
#Up-Via Summary (total 356932):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126573 ( 81.0%)     29764 ( 19.0%)     156337
#  Metal 2       18684 ( 13.1%)    124402 ( 86.9%)     143086
#  Metal 3        1981 (  5.2%)     36235 ( 94.8%)      38216
#  Metal 4         155 (  1.3%)     11945 ( 98.7%)      12100
#  Metal 5           5 (  0.1%)      4190 ( 99.9%)       4195
#  Metal 6          64 (  3.9%)      1568 ( 96.1%)       1632
#  Metal 7          41 (  3.0%)      1325 ( 97.0%)       1366
#-----------------------------------------------------------
#               147503 ( 41.3%)    209429 ( 58.7%)     356932 
#
#detailRoute Statistics:
#Cpu time = 00:51:25
#Elapsed time = 00:51:24
#Increased memory = 43.85 (MB)
#Total memory = 1445.05 (MB)
#Peak memory = 1938.37 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:52:30
#Elapsed time = 00:52:30
#Increased memory = 20.73 (MB)
#Total memory = 1367.25 (MB)
#Peak memory = 1938.37 (MB)
#Number of warnings = 1
#Total number of warnings = 159
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 16 13:33:52 2025
#
#routeDesign: cpu time = 00:53:45, elapsed time = 00:53:45, memory = 1305.45 (MB), peak = 1938.37 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148351 and nets=46991 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/fullchip_14253_Wsev4k.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1753.0M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 1820.1M)
Extracted 20.0002% (CPU Time= 0:00:01.7  MEM= 1820.1M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 1820.1M)
Extracted 40.0003% (CPU Time= 0:00:02.7  MEM= 1824.2M)
Extracted 50.0003% (CPU Time= 0:00:03.7  MEM= 1824.2M)
Extracted 60.0003% (CPU Time= 0:00:04.5  MEM= 1824.2M)
Extracted 70.0003% (CPU Time= 0:00:04.9  MEM= 1824.2M)
Extracted 80.0004% (CPU Time= 0:00:05.2  MEM= 1824.2M)
Extracted 90.0004% (CPU Time= 0:00:05.9  MEM= 1824.2M)
Extracted 100% (CPU Time= 0:00:07.5  MEM= 1824.2M)
Number of Extracted Resistors     : 923513
Number of Extracted Ground Cap.   : 896058
Number of Extracted Coupling Cap. : 1587024
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1812.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:09.0  MEM: 1812.137M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1781.0M, totSessionCpu=1:25:39 **
#Created 848 library cell signatures
#Created 46991 NETS and 0 SPECIALNETS signatures
#Created 148352 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.65 (MB), peak = 1938.37 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1384.73 (MB), peak = 1938.37 (MB)
Begin checking placement ... (start mem=1782.2M, init mem=1782.2M)
Overlapping with other instance:	83496
Orientation Violation:	74079
Placement Blockage Violation:	591
*info: Placed = 148351         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.55%(918003/922147)
Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:00.5; mem=1782.2M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39716

Instance distribution across the VT partitions:

 LVT : inst = 13453 (33.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13453 (33.9%)

 HVT : inst = 26259 (66.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26259 (66.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148351 and nets=46991 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/fullchip_14253_Wsev4k.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1774.2M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 1849.4M)
Extracted 20.0002% (CPU Time= 0:00:01.7  MEM= 1849.4M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 1849.4M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 1853.4M)
Extracted 50.0003% (CPU Time= 0:00:03.6  MEM= 1853.4M)
Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 1853.4M)
Extracted 70.0003% (CPU Time= 0:00:04.7  MEM= 1853.4M)
Extracted 80.0004% (CPU Time= 0:00:05.1  MEM= 1853.4M)
Extracted 90.0004% (CPU Time= 0:00:05.8  MEM= 1853.4M)
Extracted 100% (CPU Time= 0:00:07.3  MEM= 1853.4M)
Number of Extracted Resistors     : 923513
Number of Extracted Ground Cap.   : 896058
Number of Extracted Coupling Cap. : 1587024
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1829.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.6  Real Time: 0:00:09.0  MEM: 1829.363M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.0 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:00:47.8 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:11.8 real=0:00:11.0 totSessionCpu=0:00:47.8 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46991,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1901.34 CPU=0:00:18.8 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/.AAE_uyXBvM/.AAE_14253/waveform.data...
*** CDM Built up (cpu=0:00:20.2  real=0:00:20.0  mem= 1901.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46991,  25.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1877.38 CPU=0:00:18.5 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:18.6  real=0:00:19.0  mem= 1877.4M) ***
*** Done Building Timing Graph (cpu=0:00:42.6 real=0:00:42.0 totSessionCpu=1:26:48 mem=1877.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1877.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=1877.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1877.4M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1877.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.948 | -26.948 |  0.055  |
|           TNS (ns):| -6725.1 | -6725.1 |  0.000  |
|    Violating Paths:|  2762   |  2762   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.032%
       (99.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 1795.6M, totSessionCpu=1:26:49 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
**INFO: Start fixing DRV (Mem = 1862.36M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 256 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.95 |          0|          0|          0|  99.55  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.95 |          0|          0|          0|  99.55  |   0:00:00.0|    2114.5M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 259 constrained nets 
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2114.5M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:18, real = 0:01:18, mem = 1997.0M, totSessionCpu=1:26:57 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1996.98M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1997.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=1997.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2007.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2007.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.08min mem=1997.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.948 | -26.948 |  0.055  |
|           TNS (ns):| -6725.1 | -6725.1 |  0.000  |
|    Violating Paths:|  2762   |  2762   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.032%
       (99.551% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2007.0M
**optDesign ... cpu = 0:01:19, real = 0:01:20, mem = 1997.0M, totSessionCpu=1:26:59 **
*** Timing NOT met, worst failing slack is -26.948
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 256 clock nets excluded from IPO operation.
*info: 256 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -26.948 TNS Slack -6725.144 Density 99.55
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.948|  -26.948|-6725.144|-6725.144|    99.55%|   0:00:00.0| 2080.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.933|  -26.933|-6724.838|-6724.838|    99.55%|   0:00:01.0| 2088.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.924|  -26.924|-6724.552|-6724.552|    99.55%|   0:00:00.0| 2099.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -26.907|  -26.907|-6724.000|-6724.000|    99.55%|   0:00:00.0| 2100.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.913|  -26.913|-6723.975|-6723.975|    99.55%|   0:00:01.0| 2100.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -26.910|  -26.910|-6724.128|-6724.128|    99.55%|   0:00:00.0| 2100.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -26.898|  -26.898|-6723.903|-6723.903|    99.55%|   0:00:00.0| 2102.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -26.881|  -26.881|-6723.531|-6723.531|    99.55%|   0:00:01.0| 2102.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -26.879|  -26.879|-6723.501|-6723.501|    99.55%|   0:00:01.0| 2102.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -26.860|  -26.860|-6722.411|-6722.411|    99.55%|   0:00:05.0| 2119.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -26.847|  -26.847|-6721.933|-6721.933|    99.55%|   0:00:00.0| 2119.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -26.846|  -26.846|-6721.630|-6721.630|    99.55%|   0:00:00.0| 2119.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.674|   -2.674|-3348.464|-3348.464|    99.55%|   0:00:08.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.636|   -2.636|-3347.838|-3347.838|    99.55%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.627|   -2.627|-3347.531|-3347.531|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.615|   -2.615|-3347.510|-3347.510|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.607|   -2.607|-3347.392|-3347.392|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.596|   -2.596|-3347.218|-3347.218|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.587|   -2.587|-3346.847|-3346.847|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.575|   -2.575|-3346.801|-3346.801|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.567|   -2.567|-3346.752|-3346.752|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.559|   -2.559|-3346.613|-3346.613|    99.56%|   0:00:01.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.549|   -2.549|-3346.436|-3346.436|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.539|   -2.539|-3346.280|-3346.280|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.534|   -2.534|-3346.046|-3346.046|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.534|   -2.534|-3345.993|-3345.993|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.522|   -2.522|-3345.964|-3345.964|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.518|   -2.518|-3345.917|-3345.917|    99.56%|   0:00:01.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.518|   -2.518|-3345.814|-3345.814|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.509|   -2.509|-3345.800|-3345.800|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.505|   -2.505|-3345.640|-3345.640|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.499|   -2.499|-3345.631|-3345.631|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.499|   -2.499|-3345.509|-3345.509|    99.56%|   0:00:01.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.491|   -2.491|-3345.495|-3345.495|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.489|   -2.489|-3345.483|-3345.483|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.487|   -2.487|-3345.431|-3345.431|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.484|   -2.484|-3345.429|-3345.429|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.477|   -2.477|-3345.256|-3345.256|    99.56%|   0:00:01.0| 2146.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.471|   -2.471|-3345.211|-3345.211|    99.56%|   0:00:00.0| 2146.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.468|   -2.468|-3345.112|-3345.112|    99.56%|   0:00:01.0| 2146.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.468|   -2.468|-3345.111|-3345.111|    99.56%|   0:00:00.0| 2146.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.461|   -2.461|-3345.099|-3345.099|    99.56%|   0:00:00.0| 2146.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.460|   -2.460|-3344.979|-3344.979|    99.56%|   0:00:01.0| 2146.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.453|   -2.453|-3344.969|-3344.969|    99.56%|   0:00:00.0| 2146.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.453|   -2.453|-3344.959|-3344.959|    99.56%|   0:00:00.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.453|   -2.453|-3345.067|-3345.067|    99.57%|   0:00:02.0| 2127.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.453|   -2.453|-3344.773|-3344.773|    99.57%|   0:00:06.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.453|   -2.453|-3344.773|-3344.773|    99.57%|   0:00:01.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.5 real=0:00:32.0 mem=2164.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.6 real=0:00:32.0 mem=2164.0M) ***
** GigaOpt Optimizer WNS Slack -2.453 TNS Slack -3344.773 Density 99.57
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 127 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.456|   -2.456|-3344.841|-3344.841|    99.57%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.449|   -2.449|-3344.477|-3344.477|    99.57%|   0:00:02.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=2164.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=2164.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:34.8 real=0:00:34.0 mem=2164.0M) ***
*** Starting refinePlace (1:27:40 mem=2144.9M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2144.9MB
*** Finished refinePlace (1:27:40 mem=2144.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.449 TNS Slack -3344.477 Density 99.59
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.449|   -2.449|-3344.477|-3344.477|    99.59%|   0:00:00.0| 2135.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
|  -2.449|   -2.449|-3336.792|-3336.792|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -2.449|   -2.449|-3336.695|-3336.695|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -2.449|   -2.449|-3334.824|-3334.824|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
|  -2.449|   -2.449|-3333.336|-3333.336|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -2.449|   -2.449|-3330.090|-3330.090|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -2.449|   -2.449|-3330.090|-3330.090|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -2.449|   -2.449|-3329.526|-3329.526|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -2.449|   -2.449|-3324.420|-3324.420|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -2.449|   -2.449|-3321.886|-3321.886|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -2.449|   -2.449|-3315.251|-3315.251|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -2.449|   -2.449|-3314.248|-3314.248|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -2.449|   -2.449|-3312.858|-3312.858|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -2.449|   -2.449|-3311.628|-3311.628|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -2.449|   -2.449|-3309.746|-3309.746|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -2.449|   -2.449|-3309.197|-3309.197|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -2.449|   -2.449|-3308.349|-3308.349|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
|  -2.449|   -2.449|-3308.282|-3308.282|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
|  -2.449|   -2.449|-3308.233|-3308.233|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -2.449|   -2.449|-3308.233|-3308.233|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -2.449|   -2.449|-3308.233|-3308.233|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -2.449|   -2.449|-3308.214|-3308.214|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -2.449|   -2.449|-3308.194|-3308.194|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -2.449|   -2.449|-3308.153|-3308.153|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -2.449|   -2.449|-3308.134|-3308.134|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -2.449|   -2.449|-3308.111|-3308.111|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -2.449|   -2.449|-3308.076|-3308.076|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -2.449|   -2.449|-3308.038|-3308.038|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -2.449|   -2.449|-3308.020|-3308.020|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -2.449|   -2.449|-3308.004|-3308.004|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -2.449|   -2.449|-3307.985|-3307.985|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -2.449|   -2.449|-3307.964|-3307.964|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -2.449|   -2.449|-3307.945|-3307.945|    99.59%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -2.449|   -2.449|-3307.907|-3307.907|    99.59%|   0:00:01.0| 2138.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.449|   -2.449|-3307.877|-3307.877|    99.59%|   0:00:15.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -2.449|   -2.449|-3307.868|-3307.868|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -2.449|   -2.449|-3307.789|-3307.789|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -2.449|   -2.449|-3307.716|-3307.716|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -2.449|   -2.449|-3307.678|-3307.678|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -2.449|   -2.449|-3307.643|-3307.643|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -2.449|   -2.449|-3307.622|-3307.622|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -2.449|   -2.449|-3307.546|-3307.546|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -2.449|   -2.449|-3307.528|-3307.528|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -2.449|   -2.449|-3307.510|-3307.510|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -2.449|   -2.449|-3307.493|-3307.493|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -2.449|   -2.449|-3307.156|-3307.156|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -2.449|   -2.449|-3307.104|-3307.104|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -2.449|   -2.449|-3307.086|-3307.086|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -2.449|   -2.449|-3307.033|-3307.033|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -2.449|   -2.449|-3306.996|-3306.996|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -2.449|   -2.449|-3306.978|-3306.978|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -2.449|   -2.449|-3306.922|-3306.922|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -2.449|   -2.449|-3306.912|-3306.912|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -2.449|   -2.449|-3306.870|-3306.870|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -2.449|   -2.449|-3306.825|-3306.825|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -2.449|   -2.449|-3306.701|-3306.701|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -2.449|   -2.449|-3306.684|-3306.684|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -2.449|   -2.449|-3306.628|-3306.628|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -2.449|   -2.449|-3306.083|-3306.083|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -2.449|   -2.449|-3306.042|-3306.042|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -2.449|   -2.449|-3306.027|-3306.027|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -2.449|   -2.449|-3305.696|-3305.696|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -2.449|   -2.449|-3305.679|-3305.679|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -2.449|   -2.449|-3305.641|-3305.641|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -2.449|   -2.449|-3305.615|-3305.615|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -2.449|   -2.449|-3305.601|-3305.601|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -2.449|   -2.449|-3305.541|-3305.541|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -2.449|   -2.449|-3305.468|-3305.468|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -2.449|   -2.449|-3305.449|-3305.449|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -2.449|   -2.449|-3305.432|-3305.432|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -2.449|   -2.449|-3305.413|-3305.413|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -2.449|   -2.449|-3305.393|-3305.393|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -2.449|   -2.449|-3305.353|-3305.353|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -2.449|   -2.449|-3305.334|-3305.334|    99.59%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -2.449|   -2.449|-3305.313|-3305.313|    99.59%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -2.449|   -2.449|-3305.222|-3305.222|    99.60%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -2.449|   -2.449|-3305.027|-3305.027|    99.60%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -2.449|   -2.449|-3305.005|-3305.005|    99.60%|   0:00:00.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -2.449|   -2.449|-3298.862|-3298.862|    99.60%|   0:00:01.0| 2201.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.449|   -2.449|-3298.826|-3298.826|    99.60%|   0:00:14.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -2.449|   -2.449|-3296.842|-3296.842|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -2.449|   -2.449|-3296.791|-3296.791|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -2.449|   -2.449|-3296.479|-3296.479|    99.60%|   0:00:01.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -2.449|   -2.449|-3296.479|-3296.479|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -2.449|   -2.449|-3296.421|-3296.421|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -2.449|   -2.449|-3296.122|-3296.122|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -2.449|   -2.449|-3295.104|-3295.104|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -2.449|   -2.449|-3294.685|-3294.685|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -2.449|   -2.449|-3294.341|-3294.341|    99.60%|   0:00:01.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -2.449|   -2.449|-3294.045|-3294.045|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -2.449|   -2.449|-3293.928|-3293.928|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -2.449|   -2.449|-3293.862|-3293.862|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -2.449|   -2.449|-3293.436|-3293.436|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -2.449|   -2.449|-3293.349|-3293.349|    99.60%|   0:00:01.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -2.449|   -2.449|-3293.333|-3293.333|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -2.449|   -2.449|-3293.186|-3293.186|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -2.449|   -2.449|-3293.115|-3293.115|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -2.449|   -2.449|-3293.104|-3293.104|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -2.449|   -2.449|-3293.104|-3293.104|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -2.449|   -2.449|-3292.578|-3292.578|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -2.449|   -2.449|-3292.396|-3292.396|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -2.449|   -2.449|-3292.066|-3292.066|    99.60%|   0:00:01.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -2.449|   -2.449|-3291.545|-3291.545|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -2.449|   -2.449|-3291.525|-3291.525|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -2.449|   -2.449|-3291.211|-3291.211|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -2.449|   -2.449|-3290.923|-3290.923|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -2.449|   -2.449|-3290.750|-3290.750|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -2.449|   -2.449|-3290.185|-3290.185|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -2.449|   -2.449|-3289.514|-3289.514|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -2.449|   -2.449|-3289.391|-3289.391|    99.60%|   0:00:01.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -2.449|   -2.449|-3288.695|-3288.695|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -2.449|   -2.449|-3288.471|-3288.471|    99.60%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -2.449|   -2.449|-3288.412|-3288.412|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -2.449|   -2.449|-3288.265|-3288.265|    99.61%|   0:00:01.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -2.449|   -2.449|-3288.161|-3288.161|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -2.449|   -2.449|-3288.055|-3288.055|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -2.449|   -2.449|-3288.041|-3288.041|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -2.449|   -2.449|-3288.041|-3288.041|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -2.449|   -2.449|-3287.956|-3287.956|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -2.449|   -2.449|-3287.840|-3287.840|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -2.449|   -2.449|-3287.796|-3287.796|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -2.449|   -2.449|-3287.789|-3287.789|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -2.449|   -2.449|-3287.377|-3287.377|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
|  -2.449|   -2.449|-3287.377|-3287.377|    99.61%|   0:00:01.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -2.449|   -2.449|-3287.344|-3287.344|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
|  -2.449|   -2.449|-3287.326|-3287.326|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
|  -2.449|   -2.449|-3287.234|-3287.234|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
|  -2.449|   -2.449|-3286.064|-3286.064|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
|  -2.449|   -2.449|-3286.027|-3286.027|    99.61%|   0:00:01.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
|  -2.449|   -2.449|-3286.027|-3286.027|    99.61%|   0:00:00.0| 2209.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:01 real=0:01:01 mem=2209.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:01 mem=2209.1M) ***
** GigaOpt Optimizer WNS Slack -2.449 TNS Slack -3286.027 Density 99.61
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 166 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:02 real=0:01:02 mem=2209.1M) ***
*** Starting refinePlace (1:28:49 mem=2190.0M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2190.0MB
*** Finished refinePlace (1:28:49 mem=2190.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2050.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2050.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2058.8M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2058.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.449  | -2.449  |  0.055  |
|           TNS (ns):| -3286.1 | -3286.1 |  0.000  |
|    Violating Paths:|  2499   |  2499   |    0    |
|          All Paths:|  7435   |  7262   |  4901   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.089%
       (99.607% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2058.8M
Info: 290 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1764.25MB/1764.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1764.25MB/1764.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1764.25MB/1764.25MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT)
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT): 10%
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT): 20%
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT): 30%
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT): 40%
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT): 50%
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT): 60%
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT): 70%
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT): 80%
2025-Mar-16 13:37:18 (2025-Mar-16 20:37:18 GMT): 90%

Finished Levelizing
2025-Mar-16 13:37:19 (2025-Mar-16 20:37:19 GMT)

Starting Activity Propagation
2025-Mar-16 13:37:19 (2025-Mar-16 20:37:19 GMT)
2025-Mar-16 13:37:19 (2025-Mar-16 20:37:19 GMT): 10%
2025-Mar-16 13:37:20 (2025-Mar-16 20:37:20 GMT): 20%

Finished Activity Propagation
2025-Mar-16 13:37:20 (2025-Mar-16 20:37:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1765.13MB/1765.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-16 13:37:21 (2025-Mar-16 20:37:21 GMT)
 ... Calculating switching power
2025-Mar-16 13:37:21 (2025-Mar-16 20:37:21 GMT): 10%
2025-Mar-16 13:37:21 (2025-Mar-16 20:37:21 GMT): 20%
2025-Mar-16 13:37:21 (2025-Mar-16 20:37:21 GMT): 30%
2025-Mar-16 13:37:21 (2025-Mar-16 20:37:21 GMT): 40%
2025-Mar-16 13:37:21 (2025-Mar-16 20:37:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-16 13:37:22 (2025-Mar-16 20:37:22 GMT): 60%
2025-Mar-16 13:37:25 (2025-Mar-16 20:37:25 GMT): 70%
2025-Mar-16 13:37:28 (2025-Mar-16 20:37:28 GMT): 80%
2025-Mar-16 13:37:28 (2025-Mar-16 20:37:28 GMT): 90%

Finished Calculating power
2025-Mar-16 13:37:29 (2025-Mar-16 20:37:29 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1765.28MB/1765.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1765.28MB/1765.28MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total)=1765.28MB/1765.28MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-16 13:37:29 (2025-Mar-16 20:37:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.19358083 	   62.0640%
Total Switching Power:      62.01227693 	   34.3043%
Total Leakage Power:         6.56505890 	    3.6317%
Total Power:               180.77091648
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.24       3.242       0.307       48.79       26.99
Macro                                  0       0.869       4.848       5.717       3.162
IO                                     0           0     7.6e-07     7.6e-07   4.204e-07
Combinational                       61.2       49.54       1.371       112.1       62.02
Clock (Combinational)              5.751       8.359     0.03956       14.15       7.828
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              112.2       62.01       6.565       180.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      112.2       62.01       6.565       180.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.354       7.556     0.02957       11.94       6.604
-----------------------------------------------------------------------------------------
Total                              4.354       7.556     0.02957       11.94       6.604
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	     0.458
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.43394e-10 F
* 		Total instances in design: 148488
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 108635
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1768.63MB/1768.63MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -2.449  TNS Slack -3286.072 Density 99.61
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.61%|        -|  -2.449|-3286.072|   0:00:00.0| 2331.6M|
|    99.19%|     4072|  -2.439|-3284.625|   0:00:41.0| 2331.6M|
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
|    99.19%|       31|  -2.439|-3284.625|   0:00:02.0| 2331.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.439  TNS Slack -3284.625 Density 99.19
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:45.2) (real = 0:00:46.0) **
*** Starting refinePlace (1:29:49 mem=2287.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2287.8MB
*** Finished refinePlace (1:29:50 mem=2287.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:04:11, real = 0:04:10, mem = 2051.0M, totSessionCpu=1:29:50 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2051.05M, totSessionCpu=1:29:51 .
**optDesign ... cpu = 0:04:11, real = 0:04:11, mem = 2051.0M, totSessionCpu=1:29:51 **

Info: 290 clock nets excluded from IPO operation.
Info: 290 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.439|   -2.439|-3284.625|-3284.625|    99.19%|   0:00:01.0| 2201.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2201.9M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2201.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1825.98MB/1825.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1825.98MB/1825.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1825.98MB/1825.98MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT)
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT): 10%
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT): 20%
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT): 30%
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT): 40%
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT): 50%
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT): 60%
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT): 70%
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT): 80%
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT): 90%

Finished Levelizing
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT)

Starting Activity Propagation
2025-Mar-16 13:38:23 (2025-Mar-16 20:38:23 GMT)
2025-Mar-16 13:38:24 (2025-Mar-16 20:38:24 GMT): 10%
2025-Mar-16 13:38:24 (2025-Mar-16 20:38:24 GMT): 20%

Finished Activity Propagation
2025-Mar-16 13:38:25 (2025-Mar-16 20:38:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1825.98MB/1825.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-16 13:38:25 (2025-Mar-16 20:38:25 GMT)
 ... Calculating switching power
2025-Mar-16 13:38:25 (2025-Mar-16 20:38:25 GMT): 10%
2025-Mar-16 13:38:25 (2025-Mar-16 20:38:25 GMT): 20%
2025-Mar-16 13:38:25 (2025-Mar-16 20:38:25 GMT): 30%
2025-Mar-16 13:38:25 (2025-Mar-16 20:38:25 GMT): 40%
2025-Mar-16 13:38:26 (2025-Mar-16 20:38:26 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-16 13:38:27 (2025-Mar-16 20:38:27 GMT): 60%
2025-Mar-16 13:38:30 (2025-Mar-16 20:38:30 GMT): 70%
2025-Mar-16 13:38:32 (2025-Mar-16 20:38:32 GMT): 80%
2025-Mar-16 13:38:33 (2025-Mar-16 20:38:33 GMT): 90%

Finished Calculating power
2025-Mar-16 13:38:33 (2025-Mar-16 20:38:33 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1825.98MB/1825.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1825.98MB/1825.98MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total)=1825.98MB/1825.98MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-16 13:38:33 (2025-Mar-16 20:38:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.45063744 	   61.7933%
Total Switching Power:      59.95380418 	   34.4786%
Total Leakage Power:         6.48276966 	    3.7281%
Total Power:               173.88721106
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.24       3.234      0.3069       48.78       28.06
Macro                                  0       0.869       4.848       5.717       3.288
IO                                     0           0     7.6e-07     7.6e-07   4.371e-07
Combinational                      56.46       47.49       1.288       105.2       60.52
Clock (Combinational)              5.751       8.359     0.03956       14.15       8.138
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.5       59.95       6.483       173.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.5       59.95       6.483       173.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.354       7.556     0.02957       11.94       6.866
-----------------------------------------------------------------------------------------
Total                              4.354       7.556     0.02957       11.94       6.866
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/kmem_instance (sram_w16): 	     0.458
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1904 (CMPE42D2): 	 0.0002644
* 		Total Cap: 	3.35289e-10 F
* 		Total instances in design: 148488
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 108635
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1825.98MB/1825.98MB)

*** Finished Leakage Power Optimization (cpu=0:01:05, real=0:01:05, mem=2051.05M, totSessionCpu=1:30:09).
**ERROR: (IMPOPT-310):	Design density (99.19%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 642
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 642
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:30:09 mem=2051.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47128,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.8 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/.AAE_uyXBvM/.AAE_14253/waveform.data...
*** CDM Built up (cpu=0:00:19.3  real=0:00:19.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47128,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:23.7 real=0:00:24.0 totSessionCpu=0:01:14 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:25.9 real=0:00:26.0 totSessionCpu=0:01:14 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [50279 node(s), 63493 edge(s), 1 view(s)] (fixHold) cpu=0:00:28.1 real=0:00:28.0 totSessionCpu=0:01:16 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/coe_eosdata_BD3xIg/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:27.1 real=0:00:28.0 totSessionCpu=1:30:36 mem=2051.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2051.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2059.1M
Loading timing data from /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/coe_eosdata_BD3xIg/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2059.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2059.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2059.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.439  | -2.439  |  0.056  |
|           TNS (ns):| -3284.6 | -3284.6 |  0.000  |
|    Violating Paths:|  2501   |  2501   |    0    |
|          All Paths:|  7435   |  7262   |  4901   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.400  | -0.400  |  0.000  |
|           TNS (ns):| -62.103 | -62.103 |  0.000  |
|    Violating Paths:|   235   |   235   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.671%
       (99.189% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:05:00, real = 0:05:01, mem = 2055.1M, totSessionCpu=1:30:39 **
*info: Run optDesign holdfix with 1 thread.
Info: 290 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:31.1 real=0:00:32.0 totSessionCpu=1:30:40 mem=2188.6M density=99.189% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3995
      TNS :     -62.1020
      #VP :          235
  Density :      99.189%
------------------------------------------------------------------------------------------
 cpu=0:00:32.0 real=0:00:33.0 totSessionCpu=1:30:41 mem=2188.6M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3995
      TNS :     -62.1020
      #VP :          235
  Density :      99.189%
------------------------------------------------------------------------------------------
 cpu=0:00:32.2 real=0:00:33.0 totSessionCpu=1:30:41 mem=2188.6M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:32.4 real=0:00:33.0 totSessionCpu=1:30:42 mem=2188.6M density=99.189% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 7047 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:32.6 real=0:00:34.0 totSessionCpu=1:30:42 mem=2188.6M density=99.189%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -2.439 ns
Total 0 nets layer assigned (1.6).
GigaOpt: setting up router preferences
        design wns: -2.4390
        slack threshold: -1.0190
GigaOpt: 14 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.439 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -2.4390
        slack threshold: -1.0190
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1404 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2174.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2174.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2174.3M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2174.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.439  | -2.439  |  0.056  |
|           TNS (ns):| -3284.6 | -3284.6 |  0.000  |
|    Violating Paths:|  2501   |  2501   |    0    |
|          All Paths:|  7435   |  7262   |  4901   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.671%
       (99.189% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2174.3M
**optDesign ... cpu = 0:05:08, real = 0:05:09, mem = 1990.7M, totSessionCpu=1:30:48 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar 16 13:39:14 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC9266_n2565 connects to NET core_instance/sfp_instance/FE_OCPN9266_n2565 at location ( 247.500 303.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9266_n2565 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC9265_n2565 connects to NET core_instance/sfp_instance/FE_OCPN9265_n2565 at location ( 247.300 294.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OCPC9266_n2565 connects to NET core_instance/sfp_instance/FE_OCPN9265_n2565 at location ( 246.900 302.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OCPC9267_n2565 connects to NET core_instance/sfp_instance/FE_OCPN9265_n2565 at location ( 245.300 293.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9265_n2565 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/sfp_instance/U2736 connects to NET core_instance/sfp_instance/FE_OCPN9264_n2565 at location ( 250.100 403.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC9264_n2565 connects to NET core_instance/sfp_instance/FE_OCPN9264_n2565 at location ( 249.300 295.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9264_n2565 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OCPC9264_n2565 connects to NET core_instance/sfp_instance/FE_OCPN9263_n2565 at location ( 248.700 295.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9263_n2565 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_ connects to NET core_instance/ofifo_inst/CTS_54 at location ( 515.100 446.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_5__fifo_instance/q14_reg_1_ connects to NET core_instance/ofifo_inst/CTS_54 at location ( 527.900 471.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_ connects to NET core_instance/ofifo_inst/CTS_54 at location ( 506.100 468.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_120_ connects to NET core_instance/mac_array_instance/CTS_72 at location ( 463.900 685.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_89_ connects to NET core_instance/mac_array_instance/CTS_69 at location ( 412.900 664.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_25 at location ( 92.100 813.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ connects to NET core_instance/mac_array_instance/CTS_64 at location ( 704.500 648.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_ connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_7 at location ( 552.900 667.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_68_ connects to NET core_instance/mac_array_instance/CTS_60 at location ( 271.100 853.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_72_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_24 at location ( 246.700 856.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_72_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_4 at location ( 335.500 900.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_72_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_4 at location ( 331.500 896.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/sfp_instance/sfp_out_sign0_reg_17_ connects to NET core_instance/sfp_instance/CTS_33 at location ( 188.500 43.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/CTS_33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_48 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_45 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_87 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_85 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET inst[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 150 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 522
#  Number of instances deleted (including moved) = 1705
#  Number of instances resized = 3993
#  Number of instances with same cell size swap = 46
#  Number of instances with different orientation = 3
#  Number of instances with pin swaps = 14
#  Total number of placement changes (moved instances are counted twice) = 6223
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47126 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ FE_OFC113_out_74_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC117_out_72_ FILLER_17818. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18419. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25688. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC147_out_57_ FILLER_17812. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC149_out_56_ core_instance/sfp_instance/sfp_out_sign2_reg_3_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC155_out_53_ core_instance/sfp_instance/FE_OCPC8661_n2584. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_18597. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FILLER_18212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC165_out_48_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC15_out_123_ FILLER_19039. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC161_out_50_ FILLER_17623. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC171_out_45_ FILLER_17803. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC17_out_122_ FILLER_18418. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25210. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ FILLER_26400. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 54132 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1404/45552 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1643.55 (MB), peak = 1938.37 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 713.720 495.090 ) on M1 for NET core_instance/CTS_85. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 759.075 536.690 ) on M1 for NET core_instance/CTS_87. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 289.530 529.300 ) on M1 for NET core_instance/FE_OCPN7536_array_out_59_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 282.530 532.900 ) on M1 for NET core_instance/FE_OCPN7536_array_out_59_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 286.730 534.700 ) on M1 for NET core_instance/FE_OCPN7536_array_out_59_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 294.330 531.100 ) on M1 for NET core_instance/FE_OCPN7613_array_out_58_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 284.730 523.900 ) on M1 for NET core_instance/FE_OCPN8931_array_out_57_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 273.930 529.300 ) on M1 for NET core_instance/FE_OCPN8931_array_out_57_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 284.330 518.500 ) on M1 for NET core_instance/FE_OCPN8993_array_out_56_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 268.130 523.900 ) on M1 for NET core_instance/FE_OCPN8993_array_out_56_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 254.530 439.300 ) on M1 for NET core_instance/FE_OFN1331_array_out_26_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 204.330 523.900 ) on M1 for NET core_instance/FE_OFN1612_array_out_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 193.930 464.500 ) on M1 for NET core_instance/FE_OFN1816_array_out_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 189.330 522.100 ) on M1 for NET core_instance/FE_OFN1816_array_out_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 171.530 532.900 ) on M1 for NET core_instance/FE_OFN1829_array_out_14_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 206.530 453.700 ) on M1 for NET core_instance/FE_OFN1843_array_out_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 208.730 468.100 ) on M1 for NET core_instance/FE_OFN1843_array_out_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 205.330 466.300 ) on M1 for NET core_instance/FE_OFN1843_array_out_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 539.130 489.700 ) on M1 for NET core_instance/FE_OFN1898_array_out_105_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 541.730 487.900 ) on M1 for NET core_instance/FE_OFN1898_array_out_105_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n845. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/q_temp[688]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_1__fifo_instance/q10[1]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_1__fifo_instance/q9[4]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/FE_OCPN7790_n1545. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_OCPN8185_n5685. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/FE_OCPN8390_n1721. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/FE_OCPN8489_n1013. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1168. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/n2743. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3010. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3011. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3116. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3249. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/n4599. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/n4664. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n473. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n4737. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n4990. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n5319. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (EMS-27) Message (NRDB-874) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#8075 routed nets are extracted.
#    4883 (10.36%) extracted nets are partially routed.
#37367 routed nets are imported.
#110 (0.23%) nets are without wires.
#1576 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47128.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 4883
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 16 13:39:22 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 16 13:39:24 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.31%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.20%
#
#  307 nets (0.65%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1655.05 (MB), peak = 1938.37 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1656.27 (MB), peak = 1938.37 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1672.18 (MB), peak = 1938.37 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1672.18 (MB), peak = 1938.37 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1672.18 (MB), peak = 1938.37 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45552.
#Total number of nets in the design = 47128.
#
#4938 routable nets have only global wires.
#40614 routable nets have only detail routed wires.
#223 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#396 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 82                141            4715  
#-------------------------------------------------------------------
#        Total                 82                141            4715  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                307                312           44933  
#-------------------------------------------------------------------
#        Total                307                312           44933  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 2     25(0.02%)      7(0.01%)      1(0.00%)   (0.03%)
#   Metal 3      6(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     32(0.00%)      7(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 307
#Total wire length = 1308728 um.
#Total half perimeter of net bounding box = 1225687 um.
#Total wire length on LAYER M1 = 2952 um.
#Total wire length on LAYER M2 = 268054 um.
#Total wire length on LAYER M3 = 389200 um.
#Total wire length on LAYER M4 = 266543 um.
#Total wire length on LAYER M5 = 199680 um.
#Total wire length on LAYER M6 = 127735 um.
#Total wire length on LAYER M7 = 18042 um.
#Total wire length on LAYER M8 = 36521 um.
#Total number of vias = 355825
#Total number of multi-cut vias = 206726 ( 58.1%)
#Total number of single cut vias = 149099 ( 41.9%)
#Up-Via Summary (total 355825):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126447 ( 81.4%)     28825 ( 18.6%)     155272
#  Metal 2       19835 ( 13.9%)    122871 ( 86.1%)     142706
#  Metal 3        2209 (  5.8%)     36119 ( 94.2%)      38328
#  Metal 4         258 (  2.1%)     11904 ( 97.9%)      12162
#  Metal 5          92 (  2.2%)      4156 ( 97.8%)       4248
#  Metal 6         152 (  9.0%)      1537 ( 91.0%)       1689
#  Metal 7         106 (  7.5%)      1314 ( 92.5%)       1420
#-----------------------------------------------------------
#               149099 ( 41.9%)    206726 ( 58.1%)     355825 
#
#Total number of involved priority nets 78
#Maximum src to sink distance for priority net 318.8
#Average of max src_to_sink distance for priority net 44.0
#Average of ave src_to_sink distance for priority net 31.9
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1674.64 (MB), peak = 1938.37 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1662.62 (MB), peak = 1938.37 (MB)
#Start Track Assignment.
#Done with 707 horizontal wires in 4 hboxes and 662 vertical wires in 3 hboxes.
#Done with 29 horizontal wires in 4 hboxes and 51 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 307
#Total wire length = 1309559 um.
#Total half perimeter of net bounding box = 1225687 um.
#Total wire length on LAYER M1 = 3434 um.
#Total wire length on LAYER M2 = 268126 um.
#Total wire length on LAYER M3 = 389442 um.
#Total wire length on LAYER M4 = 266555 um.
#Total wire length on LAYER M5 = 199683 um.
#Total wire length on LAYER M6 = 127737 um.
#Total wire length on LAYER M7 = 18048 um.
#Total wire length on LAYER M8 = 36534 um.
#Total number of vias = 355644
#Total number of multi-cut vias = 206726 ( 58.1%)
#Total number of single cut vias = 148918 ( 41.9%)
#Up-Via Summary (total 355644):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126381 ( 81.4%)     28825 ( 18.6%)     155206
#  Metal 2       19758 ( 13.9%)    122871 ( 86.1%)     142629
#  Metal 3        2200 (  5.7%)     36119 ( 94.3%)      38319
#  Metal 4         250 (  2.1%)     11904 ( 97.9%)      12154
#  Metal 5          84 (  2.0%)      4156 ( 98.0%)       4240
#  Metal 6         144 (  8.6%)      1537 ( 91.4%)       1681
#  Metal 7         101 (  7.1%)      1314 ( 92.9%)       1415
#-----------------------------------------------------------
#               148918 ( 41.9%)    206726 ( 58.1%)     355644 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1735.84 (MB), peak = 1938.37 (MB)
#
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 90.95 (MB)
#Total memory = 1735.84 (MB)
#Peak memory = 1938.37 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 19755 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1725.86 (MB), peak = 1938.37 (MB)
#    completing 20% with 19772 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1725.36 (MB), peak = 1938.37 (MB)
#    completing 30% with 20582 violations
#    cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1730.95 (MB), peak = 1938.37 (MB)
#    completing 40% with 20918 violations
#    cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1727.42 (MB), peak = 1938.37 (MB)
#    completing 50% with 20987 violations
#    cpu time = 00:01:39, elapsed time = 00:01:39, memory = 1725.64 (MB), peak = 1938.37 (MB)
#    completing 60% with 21037 violations
#    cpu time = 00:01:49, elapsed time = 00:01:49, memory = 1728.35 (MB), peak = 1938.37 (MB)
#    completing 70% with 21043 violations
#    cpu time = 00:01:57, elapsed time = 00:01:57, memory = 1730.88 (MB), peak = 1938.37 (MB)
#    completing 80% with 21048 violations
#    cpu time = 00:01:59, elapsed time = 00:01:59, memory = 1732.20 (MB), peak = 1938.37 (MB)
#    completing 90% with 21048 violations
#    cpu time = 00:01:59, elapsed time = 00:01:59, memory = 1732.45 (MB), peak = 1938.37 (MB)
#    completing 100% with 21048 violations
#    cpu time = 00:01:59, elapsed time = 00:01:59, memory = 1732.45 (MB), peak = 1938.37 (MB)
# ECO: 6.9% of the total area was rechecked for DRC, and 12.4% required routing.
#    number of violations = 21048
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2021      410     5948     3141      608      566      451    13145
#	M2         2622     3264     1272       35       41        1      441     7676
#	M3           31       10      109        2        2        0       60      214
#	M4            4        2        6        0        0        0        1       13
#	Totals     4678     3686     7335     3178      651      567      953    21048
#4518 out of 148488 instances need to be verified(marked ipoed).
#9.7% of the total area is being checked for drcs
#9.7% of the total area was checked
#    number of violations = 22207
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         2226      447     6116      567     3248      617      675    13896
#	M2         2740     3514     1300       93       36       41      355     8079
#	M3           31       10      111       14        2        2       48      218
#	M4            5        2        6        0        0        0        1       14
#	Totals     5002     3973     7533      674     3286      660     1079    22207
#cpu time = 00:02:20, elapsed time = 00:02:20, memory = 1729.55 (MB), peak = 1938.37 (MB)
#start 1st optimization iteration ...
#    completing 10% with 22298 violations
#    cpu time = 00:05:14, elapsed time = 00:05:14, memory = 1961.29 (MB), peak = 1982.13 (MB)
#    completing 20% with 22256 violations
#    cpu time = 00:09:47, elapsed time = 00:09:47, memory = 1966.36 (MB), peak = 2018.62 (MB)
#    completing 30% with 22189 violations
#    cpu time = 00:13:40, elapsed time = 00:13:40, memory = 1867.99 (MB), peak = 2018.62 (MB)
#    completing 40% with 22048 violations
#    cpu time = 00:17:16, elapsed time = 00:17:15, memory = 1975.93 (MB), peak = 2018.62 (MB)
#    completing 50% with 21799 violations
#    cpu time = 00:20:46, elapsed time = 00:20:46, memory = 1861.42 (MB), peak = 2018.62 (MB)
#    completing 60% with 21514 violations
#    cpu time = 00:24:21, elapsed time = 00:24:20, memory = 1961.01 (MB), peak = 2018.62 (MB)
#    completing 70% with 21203 violations
#    cpu time = 00:27:40, elapsed time = 00:27:40, memory = 1935.81 (MB), peak = 2018.62 (MB)
#    completing 80% with 20991 violations
#    cpu time = 00:30:25, elapsed time = 00:30:25, memory = 1932.81 (MB), peak = 2018.62 (MB)
#    completing 90% with 20673 violations
#    cpu time = 00:32:45, elapsed time = 00:32:44, memory = 1891.20 (MB), peak = 2018.62 (MB)
#    completing 100% with 20502 violations
#    cpu time = 00:35:57, elapsed time = 00:35:56, memory = 1937.63 (MB), peak = 2018.62 (MB)
#    number of violations = 20502
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2224      580     6975     2380      600      478      358    13595
#	M2         2210     2787     1094       30       36        3      477     6637
#	M3           53       35       63        4        0        0       91      246
#	M4            6        5        8        0        0        0        1       20
#	M5            1        1        1        0        0        0        0        3
#	M6            0        0        0        0        0        1        0        1
#	Totals     4494     3408     8141     2414      636      482      927    20502
#    number of process antenna violations = 20
#cpu time = 00:35:57, elapsed time = 00:35:56, memory = 1937.64 (MB), peak = 2018.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 307
#Total wire length = 1303425 um.
#Total half perimeter of net bounding box = 1225687 um.
#Total wire length on LAYER M1 = 3357 um.
#Total wire length on LAYER M2 = 259894 um.
#Total wire length on LAYER M3 = 384538 um.
#Total wire length on LAYER M4 = 269679 um.
#Total wire length on LAYER M5 = 202700 um.
#Total wire length on LAYER M6 = 128212 um.
#Total wire length on LAYER M7 = 18336 um.
#Total wire length on LAYER M8 = 36709 um.
#Total number of vias = 376145
#Total number of multi-cut vias = 173839 ( 46.2%)
#Total number of single cut vias = 202306 ( 53.8%)
#Up-Via Summary (total 376145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      137536 ( 87.3%)     20008 ( 12.7%)     157544
#  Metal 2       43673 ( 29.4%)    104782 ( 70.6%)     148455
#  Metal 3       15577 ( 33.7%)     30663 ( 66.3%)      46240
#  Metal 4        4207 ( 27.1%)     11334 ( 72.9%)      15541
#  Metal 5         480 (  9.9%)      4371 ( 90.1%)       4851
#  Metal 6         399 ( 20.9%)      1506 ( 79.1%)       1905
#  Metal 7         434 ( 27.0%)      1175 ( 73.0%)       1609
#-----------------------------------------------------------
#               202306 ( 53.8%)    173839 ( 46.2%)     376145 
#
#Total number of DRC violations = 20502
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 13595
#Total number of violations on LAYER M2 = 6637
#Total number of violations on LAYER M3 = 246
#Total number of violations on LAYER M4 = 20
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:38:19
#Elapsed time = 00:38:18
#Increased memory = -40.61 (MB)
#Total memory = 1695.23 (MB)
#Peak memory = 2018.62 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar 16 14:17:52 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.96 (MB), peak = 2018.62 (MB)
#
#Start Post Route Wire Spread.
#Done with 5354 horizontal wires in 7 hboxes and 5964 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 307
#Total wire length = 1307386 um.
#Total half perimeter of net bounding box = 1225687 um.
#Total wire length on LAYER M1 = 3358 um.
#Total wire length on LAYER M2 = 260481 um.
#Total wire length on LAYER M3 = 385834 um.
#Total wire length on LAYER M4 = 271039 um.
#Total wire length on LAYER M5 = 203226 um.
#Total wire length on LAYER M6 = 128316 um.
#Total wire length on LAYER M7 = 18365 um.
#Total wire length on LAYER M8 = 36767 um.
#Total number of vias = 376145
#Total number of multi-cut vias = 173839 ( 46.2%)
#Total number of single cut vias = 202306 ( 53.8%)
#Up-Via Summary (total 376145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      137536 ( 87.3%)     20008 ( 12.7%)     157544
#  Metal 2       43673 ( 29.4%)    104782 ( 70.6%)     148455
#  Metal 3       15577 ( 33.7%)     30663 ( 66.3%)      46240
#  Metal 4        4207 ( 27.1%)     11334 ( 72.9%)      15541
#  Metal 5         480 (  9.9%)      4371 ( 90.1%)       4851
#  Metal 6         399 ( 20.9%)      1506 ( 79.1%)       1905
#  Metal 7         434 ( 27.0%)      1175 ( 73.0%)       1609
#-----------------------------------------------------------
#               202306 ( 53.8%)    173839 ( 46.2%)     376145 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1756.56 (MB), peak = 2018.62 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 307
#Total wire length = 1307386 um.
#Total half perimeter of net bounding box = 1225687 um.
#Total wire length on LAYER M1 = 3358 um.
#Total wire length on LAYER M2 = 260481 um.
#Total wire length on LAYER M3 = 385834 um.
#Total wire length on LAYER M4 = 271039 um.
#Total wire length on LAYER M5 = 203226 um.
#Total wire length on LAYER M6 = 128316 um.
#Total wire length on LAYER M7 = 18365 um.
#Total wire length on LAYER M8 = 36767 um.
#Total number of vias = 376145
#Total number of multi-cut vias = 173839 ( 46.2%)
#Total number of single cut vias = 202306 ( 53.8%)
#Up-Via Summary (total 376145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      137536 ( 87.3%)     20008 ( 12.7%)     157544
#  Metal 2       43673 ( 29.4%)    104782 ( 70.6%)     148455
#  Metal 3       15577 ( 33.7%)     30663 ( 66.3%)      46240
#  Metal 4        4207 ( 27.1%)     11334 ( 72.9%)      15541
#  Metal 5         480 (  9.9%)      4371 ( 90.1%)       4851
#  Metal 6         399 ( 20.9%)      1506 ( 79.1%)       1905
#  Metal 7         434 ( 27.0%)      1175 ( 73.0%)       1609
#-----------------------------------------------------------
#               202306 ( 53.8%)    173839 ( 46.2%)     376145 
#
#
#Start Post Route via swapping..
#19.62% of area are rerouted by ECO routing.
#    number of violations = 21423
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2272      593     7119     2498      607      537      384    14010
#	M2         2366     3077     1131       32       36        5      483     7130
#	M3           57       36       64        4        0        0       98      259
#	M4            6        5        8        0        0        0        1       20
#	M5            1        1        1        0        0        0        0        3
#	M6            0        0        0        0        0        1        0        1
#	Totals     4702     3712     8323     2534      643      543      966    21423
#cpu time = 00:00:46, elapsed time = 00:00:46, memory = 1698.91 (MB), peak = 2018.62 (MB)
#    number of violations = 20554
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2235      576     7018     2376      601      493      388    13687
#	M2         2206     2747     1106       30       36        4      469     6598
#	M3           50       34       63        4        0        0       95      246
#	M4            6        4        8        0        0        0        1       19
#	M5            1        1        1        0        0        0        0        3
#	M6            0        0        0        0        0        1        0        1
#	Totals     4498     3362     8196     2410      637      498      953    20554
#cpu time = 00:02:30, elapsed time = 00:02:30, memory = 1702.85 (MB), peak = 2018.62 (MB)
#CELL_VIEW fullchip,init has 20554 DRC violations
#Total number of DRC violations = 20554
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 29
#Total number of violations on LAYER M1 = 13687
#Total number of violations on LAYER M2 = 6598
#Total number of violations on LAYER M3 = 246
#Total number of violations on LAYER M4 = 19
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 307
#Total wire length = 1307386 um.
#Total half perimeter of net bounding box = 1225687 um.
#Total wire length on LAYER M1 = 3358 um.
#Total wire length on LAYER M2 = 260481 um.
#Total wire length on LAYER M3 = 385834 um.
#Total wire length on LAYER M4 = 271039 um.
#Total wire length on LAYER M5 = 203226 um.
#Total wire length on LAYER M6 = 128316 um.
#Total wire length on LAYER M7 = 18365 um.
#Total wire length on LAYER M8 = 36767 um.
#Total number of vias = 376145
#Total number of multi-cut vias = 234457 ( 62.3%)
#Total number of single cut vias = 141688 ( 37.7%)
#Up-Via Summary (total 376145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125167 ( 79.4%)     32377 ( 20.6%)     157544
#  Metal 2       13283 (  8.9%)    135172 ( 91.1%)     148455
#  Metal 3        2548 (  5.5%)     43692 ( 94.5%)      46240
#  Metal 4         423 (  2.7%)     15118 ( 97.3%)      15541
#  Metal 5          20 (  0.4%)      4831 ( 99.6%)       4851
#  Metal 6         132 (  6.9%)      1773 ( 93.1%)       1905
#  Metal 7         115 (  7.1%)      1494 ( 92.9%)       1609
#-----------------------------------------------------------
#               141688 ( 37.7%)    234457 ( 62.3%)     376145 
#
#detailRoute Statistics:
#Cpu time = 00:41:00
#Elapsed time = 00:41:00
#Increased memory = -38.78 (MB)
#Total memory = 1697.05 (MB)
#Peak memory = 2018.62 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47128 NETS and 0 SPECIALNETS signatures
#Created 148489 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.74 (MB), peak = 2018.62 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1698.86 (MB), peak = 2018.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:41:23
#Elapsed time = 00:41:23
#Increased memory = -65.19 (MB)
#Total memory = 1626.92 (MB)
#Peak memory = 2018.62 (MB)
#Number of warnings = 106
#Total number of warnings = 266
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 16 14:20:37 2025
#
**optDesign ... cpu = 0:46:32, real = 0:46:32, mem = 1967.0M, totSessionCpu=2:12:11 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148488 and nets=47128 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/fullchip_14253_Wsev4k.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1967.0M)
Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 2034.1M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2034.1M)
Extracted 30.0004% (CPU Time= 0:00:02.0  MEM= 2034.1M)
Extracted 40.0002% (CPU Time= 0:00:02.7  MEM= 2038.1M)
Extracted 50.0003% (CPU Time= 0:00:03.6  MEM= 2038.1M)
Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 2038.1M)
Extracted 70.0002% (CPU Time= 0:00:04.8  MEM= 2038.1M)
Extracted 80.0003% (CPU Time= 0:00:05.2  MEM= 2038.1M)
Extracted 90.0003% (CPU Time= 0:00:05.9  MEM= 2038.1M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 2038.1M)
Number of Extracted Resistors     : 979024
Number of Extracted Ground Cap.   : 944433
Number of Extracted Coupling Cap. : 1650304
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2026.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:09.0  MEM: 2026.129M)
**optDesign ... cpu = 0:46:40, real = 0:46:41, mem = 1967.0M, totSessionCpu=2:12:20 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47128,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2083.2 CPU=0:00:18.0 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/.AAE_uyXBvM/.AAE_14253/waveform.data...
*** CDM Built up (cpu=0:00:21.1  real=0:00:21.0  mem= 2083.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47128,  26.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2059.24 CPU=0:00:18.2 REAL=0:00:18.0)
*** CDM Built up (cpu=0:00:18.3  real=0:00:18.0  mem= 2059.2M) ***
*** Done Building Timing Graph (cpu=0:00:43.8 real=0:00:44.0 totSessionCpu=2:13:04 mem=2059.2M)
**optDesign ... cpu = 0:47:24, real = 0:47:25, mem = 1973.4M, totSessionCpu=2:13:04 **
*** Timing NOT met, worst failing slack is -43.227
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -43.227 TNS Slack -8595.485 Density 99.19
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:01.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:01.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:01.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:01.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:01.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:00.0| 2223.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=2223.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:06.0 mem=2223.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 292 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.3 real=0:00:07.0 mem=2223.1M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:47:36, real = 0:47:36, mem = 2072.1M, totSessionCpu=2:13:15 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
#Created 848 library cell signatures
#Created 47128 NETS and 0 SPECIALNETS signatures
#Created 148489 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1800.91 (MB), peak = 2018.62 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1801.13 (MB), peak = 2018.62 (MB)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -43.227 TNS Slack -8595.485 Density 99.19
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -43.227|  -43.227|-8595.485|-8595.485|    99.19%|   0:00:01.0| 2224.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -43.028|  -43.028|-8591.506|-8591.506|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -42.998|  -42.998|-8587.814|-8587.814|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -42.931|  -42.931|-8585.028|-8585.028|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.682|  -42.682|-8554.407|-8554.407|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.622|  -42.622|-8549.769|-8549.769|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -42.611|  -42.611|-8547.669|-8547.669|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -42.536|  -42.536|-8547.247|-8547.247|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -42.517|  -42.517|-8542.195|-8542.195|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -42.450|  -42.450|-8539.115|-8539.115|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.363|  -42.363|-8534.795|-8534.795|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -42.284|  -42.284|-8530.197|-8530.197|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -42.274|  -42.274|-8526.175|-8526.175|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -42.234|  -42.234|-8522.261|-8522.261|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.189|  -42.189|-8519.807|-8519.807|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -42.133|  -42.133|-8516.836|-8516.836|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -42.111|  -42.111|-8512.626|-8512.626|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -42.102|  -42.102|-8509.117|-8509.117|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -42.083|  -42.083|-8507.022|-8507.022|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
| -42.046|  -42.046|-8503.202|-8503.202|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
| -41.996|  -41.996|-8496.709|-8496.709|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -41.936|  -41.936|-8491.646|-8491.646|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.922|  -41.922|-8487.354|-8487.354|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -41.903|  -41.903|-8485.151|-8485.151|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -41.891|  -41.891|-8480.527|-8480.527|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.812|  -41.812|-8474.032|-8474.032|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -41.743|  -41.743|-8470.306|-8470.306|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -41.721|  -41.721|-8461.528|-8461.528|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.603|  -41.603|-8446.424|-8446.424|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.485|  -41.485|-8432.380|-8432.380|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.268|  -41.268|-8404.565|-8404.565|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.258|  -41.258|-8403.899|-8403.899|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.235|  -41.235|-8401.020|-8401.020|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.223|  -41.223|-8399.596|-8399.596|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -41.179|  -41.179|-8392.479|-8392.479|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -41.163|  -41.163|-8389.928|-8389.928|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -41.152|  -41.152|-8387.672|-8387.672|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -41.114|  -41.114|-8383.691|-8383.691|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -41.051|  -41.051|-8380.541|-8380.541|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -41.027|  -41.027|-8377.258|-8377.258|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.957|  -40.957|-8374.494|-8374.494|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.927|  -40.927|-8370.762|-8370.762|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.893|  -40.893|-8367.265|-8367.265|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.868|  -40.868|-8363.776|-8363.776|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -40.856|  -40.856|-8361.113|-8361.113|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.759|  -40.759|-8357.745|-8357.745|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.722|  -40.722|-8348.815|-8348.815|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.688|  -40.688|-8346.424|-8346.424|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.673|  -40.673|-8341.468|-8341.468|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.648|  -40.648|-8340.052|-8340.052|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.602|  -40.602|-8336.457|-8336.457|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.590|  -40.590|-8331.609|-8331.609|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.569|  -40.569|-8330.810|-8330.810|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.550|  -40.550|-8329.497|-8329.497|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.503|  -40.503|-8326.329|-8326.329|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.470|  -40.470|-8318.468|-8318.468|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.452|  -40.452|-8318.098|-8318.098|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.430|  -40.430|-8315.716|-8315.716|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.408|  -40.408|-8314.072|-8314.072|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.398|  -40.398|-8313.304|-8313.304|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.387|  -40.387|-8310.802|-8310.802|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.348|  -40.348|-8305.076|-8305.076|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.339|  -40.339|-8304.004|-8304.004|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.325|  -40.325|-8302.658|-8302.658|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.294|  -40.294|-8299.234|-8299.234|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.276|  -40.276|-8297.916|-8297.916|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.265|  -40.265|-8296.310|-8296.310|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.253|  -40.253|-8294.012|-8294.012|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.220|  -40.220|-8290.534|-8290.534|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.196|  -40.196|-8290.420|-8290.420|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.178|  -40.178|-8286.769|-8286.769|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -40.150|  -40.150|-8285.765|-8285.765|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.134|  -40.134|-8285.042|-8285.042|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.118|  -40.118|-8278.814|-8278.814|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.107|  -40.107|-8277.326|-8277.326|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.077|  -40.077|-8276.322|-8276.322|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -40.056|  -40.056|-8274.988|-8274.988|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -40.045|  -40.045|-8273.248|-8273.248|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -40.032|  -40.032|-8270.330|-8270.330|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -40.019|  -40.019|-8269.076|-8269.076|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -40.010|  -40.010|-8266.805|-8266.805|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.985|  -39.985|-8266.681|-8266.681|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.969|  -39.969|-8264.868|-8264.868|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.954|  -39.954|-8261.538|-8261.538|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.906|  -39.906|-8260.170|-8260.170|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.894|  -39.894|-8258.812|-8258.812|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.886|  -39.886|-8258.038|-8258.038|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.874|  -39.874|-8253.754|-8253.754|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.853|  -39.853|-8250.647|-8250.647|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.838|  -39.838|-8249.374|-8249.374|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.829|  -39.829|-8247.042|-8247.042|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.813|  -39.813|-8245.460|-8245.460|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.800|  -39.800|-8244.034|-8244.034|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.791|  -39.791|-8242.830|-8242.830|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.750|  -39.750|-8241.790|-8241.790|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.742|  -39.742|-8240.083|-8240.083|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.662|  -39.662|-8228.497|-8228.497|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.624|  -39.624|-8224.171|-8224.171|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.616|  -39.616|-8221.765|-8221.765|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.603|  -39.603|-8221.504|-8221.504|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.589|  -39.589|-8218.547|-8218.547|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.574|  -39.574|-8218.221|-8218.221|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.563|  -39.563|-8216.238|-8216.238|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.539|  -39.539|-8214.282|-8214.282|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.521|  -39.521|-8212.542|-8212.542|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.508|  -39.508|-8209.427|-8209.427|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.493|  -39.493|-8208.261|-8208.261|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.466|  -39.466|-8207.409|-8207.409|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.451|  -39.451|-8205.274|-8205.274|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.443|  -39.443|-8201.834|-8201.834|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.408|  -39.408|-8199.713|-8199.713|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.399|  -39.399|-8197.607|-8197.607|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.387|  -39.387|-8195.277|-8195.277|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.374|  -39.374|-8194.419|-8194.419|    99.19%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.365|  -39.365|-8193.483|-8193.483|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.351|  -39.351|-8191.533|-8191.533|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.327|  -39.327|-8189.681|-8189.681|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.312|  -39.312|-8186.385|-8186.385|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.303|  -39.303|-8184.883|-8184.883|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.271|  -39.271|-8184.209|-8184.209|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.260|  -39.260|-8181.881|-8181.881|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.237|  -39.237|-8177.713|-8177.713|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.216|  -39.216|-8176.221|-8176.221|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -39.206|  -39.206|-8174.015|-8174.015|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.192|  -39.192|-8171.812|-8171.812|    99.19%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.169|  -39.169|-8169.488|-8169.488|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.154|  -39.154|-8167.871|-8167.871|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -39.117|  -39.117|-8165.762|-8165.762|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.109|  -39.109|-8163.546|-8163.546|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.096|  -39.096|-8161.440|-8161.440|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.079|  -39.079|-8158.707|-8158.707|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -39.069|  -39.069|-8157.803|-8157.803|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.046|  -39.046|-8157.076|-8157.076|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -39.033|  -39.033|-8155.168|-8155.168|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -39.022|  -39.022|-8153.726|-8153.726|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -39.014|  -39.014|-8150.546|-8150.546|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.990|  -38.990|-8150.078|-8150.078|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.979|  -38.979|-8148.788|-8148.788|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.971|  -38.971|-8146.211|-8146.211|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.958|  -38.958|-8144.624|-8144.624|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.951|  -38.951|-8143.553|-8143.553|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -38.926|  -38.926|-8142.003|-8142.003|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.917|  -38.917|-8141.082|-8141.082|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.905|  -38.905|-8140.815|-8140.815|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.891|  -38.891|-8138.288|-8138.288|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.880|  -38.880|-8137.917|-8137.917|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.855|  -38.855|-8134.913|-8134.913|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.847|  -38.847|-8133.721|-8133.721|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.837|  -38.837|-8130.374|-8130.374|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.822|  -38.822|-8129.124|-8129.124|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.796|  -38.796|-8128.139|-8128.139|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.776|  -38.776|-8126.936|-8126.936|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.765|  -38.765|-8122.277|-8122.277|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -38.703|  -38.703|-8117.567|-8117.567|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.692|  -38.692|-8114.200|-8114.200|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.667|  -38.667|-8111.264|-8111.264|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -38.655|  -38.655|-8109.791|-8109.791|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.637|  -38.637|-8109.214|-8109.214|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.591|  -38.591|-8101.962|-8101.962|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.579|  -38.579|-8101.070|-8101.070|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.568|  -38.568|-8099.557|-8099.557|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.547|  -38.547|-8098.693|-8098.693|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.525|  -38.525|-8097.237|-8097.237|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.513|  -38.513|-8093.775|-8093.775|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.495|  -38.495|-8091.988|-8091.988|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.484|  -38.484|-8090.689|-8090.689|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -38.468|  -38.468|-8089.273|-8089.273|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.460|  -38.460|-8088.755|-8088.755|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.443|  -38.443|-8085.950|-8085.950|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.430|  -38.430|-8085.567|-8085.567|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.413|  -38.413|-8083.071|-8083.071|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -38.394|  -38.394|-8080.133|-8080.133|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.383|  -38.383|-8079.715|-8079.715|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.373|  -38.373|-8077.869|-8077.869|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.363|  -38.363|-8076.227|-8076.227|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.347|  -38.347|-8075.913|-8075.913|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.339|  -38.339|-8072.438|-8072.438|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.310|  -38.310|-8069.803|-8069.803|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.292|  -38.292|-8068.884|-8068.884|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.272|  -38.272|-8066.479|-8066.479|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.264|  -38.264|-8063.792|-8063.792|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.246|  -38.246|-8062.186|-8062.186|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -38.223|  -38.223|-8060.057|-8060.057|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.209|  -38.209|-8059.104|-8059.104|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.200|  -38.200|-8057.783|-8057.783|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -38.183|  -38.183|-8054.897|-8054.897|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.175|  -38.175|-8053.611|-8053.611|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.143|  -38.143|-8051.731|-8051.731|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -38.134|  -38.134|-8049.335|-8049.335|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.116|  -38.116|-8047.609|-8047.609|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -38.102|  -38.102|-8046.615|-8046.615|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.084|  -38.084|-8044.709|-8044.709|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -38.074|  -38.074|-8041.146|-8041.146|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.059|  -38.059|-8040.739|-8040.739|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -38.044|  -38.044|-8038.863|-8038.863|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -38.032|  -38.032|-8037.365|-8037.365|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -38.008|  -38.008|-8033.038|-8033.038|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.986|  -37.986|-8031.843|-8031.843|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.976|  -37.976|-8031.104|-8031.104|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -37.967|  -37.967|-8029.782|-8029.782|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.959|  -37.959|-8028.518|-8028.518|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -37.950|  -37.950|-8026.908|-8026.908|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.940|  -37.940|-8024.396|-8024.396|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -37.932|  -37.932|-8024.317|-8024.317|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -37.918|  -37.918|-8022.769|-8022.769|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.905|  -37.905|-8021.473|-8021.473|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.870|  -37.870|-8017.801|-8017.801|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.853|  -37.853|-8014.213|-8014.213|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.843|  -37.843|-8013.743|-8013.743|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.830|  -37.830|-8010.841|-8010.841|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.822|  -37.822|-8009.301|-8009.301|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.814|  -37.814|-8008.450|-8008.450|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.800|  -37.800|-8007.304|-8007.304|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.783|  -37.783|-8006.770|-8006.770|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -37.774|  -37.774|-8005.377|-8005.377|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.756|  -37.756|-8002.866|-8002.866|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.742|  -37.742|-8001.490|-8001.490|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.725|  -37.725|-7999.086|-7999.086|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -37.714|  -37.714|-7996.442|-7996.442|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.702|  -37.702|-7995.602|-7995.602|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.672|  -37.672|-7993.472|-7993.472|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.617|  -37.617|-7985.842|-7985.842|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.553|  -37.553|-7977.688|-7977.688|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.541|  -37.541|-7977.184|-7977.184|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.530|  -37.530|-7974.806|-7974.806|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.515|  -37.515|-7972.490|-7972.490|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.507|  -37.507|-7971.612|-7971.612|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.498|  -37.498|-7970.490|-7970.490|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.483|  -37.483|-7969.622|-7969.622|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.471|  -37.471|-7967.116|-7967.116|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.460|  -37.460|-7965.542|-7965.542|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -37.451|  -37.451|-7964.868|-7964.868|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.441|  -37.441|-7962.762|-7962.762|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.432|  -37.432|-7961.790|-7961.790|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.415|  -37.415|-7960.526|-7960.526|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.401|  -37.401|-7960.164|-7960.164|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -37.392|  -37.392|-7957.630|-7957.630|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.376|  -37.376|-7956.331|-7956.331|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.369|  -37.369|-7955.109|-7955.109|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.354|  -37.354|-7953.122|-7953.122|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.337|  -37.337|-7952.724|-7952.724|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.320|  -37.320|-7949.722|-7949.722|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.310|  -37.310|-7947.268|-7947.268|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.284|  -37.284|-7945.901|-7945.901|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -37.271|  -37.271|-7943.751|-7943.751|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.259|  -37.259|-7943.023|-7943.023|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.248|  -37.248|-7941.041|-7941.041|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -37.228|  -37.228|-7938.727|-7938.727|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.216|  -37.216|-7938.361|-7938.361|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -37.208|  -37.208|-7937.610|-7937.610|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -37.189|  -37.189|-7934.578|-7934.578|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.174|  -37.174|-7932.982|-7932.982|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.094|  -37.094|-7922.666|-7922.666|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -37.080|  -37.080|-7920.777|-7920.777|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -37.063|  -37.063|-7919.419|-7919.419|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -37.055|  -37.055|-7917.695|-7917.695|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.041|  -37.041|-7917.339|-7917.339|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -37.031|  -37.031|-7916.940|-7916.940|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -37.015|  -37.015|-7915.496|-7915.496|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -37.002|  -37.002|-7913.311|-7913.311|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.968|  -36.968|-7906.631|-7906.631|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.959|  -36.959|-7906.323|-7906.323|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.952|  -36.952|-7905.415|-7905.415|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.942|  -36.942|-7904.441|-7904.441|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.930|  -36.930|-7903.681|-7903.681|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.918|  -36.918|-7902.365|-7902.365|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.904|  -36.904|-7901.167|-7901.167|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.893|  -36.893|-7899.571|-7899.571|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.873|  -36.873|-7897.602|-7897.602|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.859|  -36.859|-7897.215|-7897.215|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.846|  -36.846|-7892.945|-7892.945|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.839|  -36.839|-7890.644|-7890.644|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.825|  -36.825|-7889.378|-7889.378|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.803|  -36.803|-7888.686|-7888.686|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.788|  -36.788|-7886.421|-7886.421|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.678|  -36.678|-7871.634|-7871.634|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.659|  -36.659|-7870.339|-7870.339|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.649|  -36.649|-7869.697|-7869.697|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.639|  -36.639|-7868.479|-7868.479|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.629|  -36.629|-7867.858|-7867.858|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.618|  -36.618|-7867.303|-7867.303|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.608|  -36.608|-7866.581|-7866.581|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.481|  -36.481|-7849.757|-7849.757|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.470|  -36.470|-7849.035|-7849.035|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.459|  -36.459|-7848.597|-7848.597|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.449|  -36.449|-7846.848|-7846.848|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.440|  -36.440|-7844.886|-7844.886|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.433|  -36.433|-7844.460|-7844.460|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.419|  -36.419|-7843.957|-7843.957|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.407|  -36.407|-7842.039|-7842.039|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.393|  -36.393|-7841.383|-7841.383|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.384|  -36.384|-7840.253|-7840.253|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.376|  -36.376|-7838.401|-7838.401|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.367|  -36.367|-7836.642|-7836.642|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.357|  -36.357|-7835.362|-7835.362|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.340|  -36.340|-7834.878|-7834.878|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.323|  -36.323|-7832.333|-7832.333|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.313|  -36.313|-7831.709|-7831.709|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -36.303|  -36.303|-7830.562|-7830.562|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.295|  -36.295|-7829.888|-7829.888|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.246|  -36.246|-7820.980|-7820.980|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.231|  -36.231|-7820.262|-7820.262|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.223|  -36.223|-7819.176|-7819.176|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.214|  -36.214|-7818.432|-7818.432|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.199|  -36.199|-7817.425|-7817.425|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.187|  -36.187|-7816.788|-7816.788|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.175|  -36.175|-7815.898|-7815.898|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.168|  -36.168|-7814.599|-7814.599|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.151|  -36.151|-7811.857|-7811.857|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.141|  -36.141|-7811.195|-7811.195|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.125|  -36.125|-7809.998|-7809.998|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.117|  -36.117|-7808.797|-7808.797|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -36.107|  -36.107|-7807.386|-7807.386|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -36.090|  -36.090|-7806.288|-7806.288|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.072|  -36.072|-7805.498|-7805.498|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.065|  -36.065|-7803.379|-7803.379|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.051|  -36.051|-7802.080|-7802.080|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -36.042|  -36.042|-7800.398|-7800.398|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -36.022|  -36.022|-7799.448|-7799.448|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -36.014|  -36.014|-7798.315|-7798.315|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -36.004|  -36.004|-7797.572|-7797.572|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.994|  -35.994|-7795.011|-7795.011|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.982|  -35.982|-7793.917|-7793.917|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.965|  -35.965|-7792.810|-7792.810|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.954|  -35.954|-7791.204|-7791.204|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.940|  -35.940|-7790.228|-7790.228|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.928|  -35.928|-7788.396|-7788.396|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.916|  -35.916|-7787.241|-7787.241|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.905|  -35.905|-7784.835|-7784.835|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.898|  -35.898|-7783.654|-7783.654|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -35.882|  -35.882|-7781.920|-7781.920|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.868|  -35.868|-7781.309|-7781.309|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.858|  -35.858|-7780.406|-7780.406|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.846|  -35.846|-7778.142|-7778.142|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.826|  -35.826|-7776.829|-7776.829|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.814|  -35.814|-7775.122|-7775.122|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -35.805|  -35.805|-7774.263|-7774.263|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.789|  -35.789|-7771.982|-7771.982|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.778|  -35.778|-7771.279|-7771.279|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.768|  -35.768|-7770.565|-7770.565|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.753|  -35.753|-7768.448|-7768.448|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.733|  -35.733|-7765.611|-7765.611|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.721|  -35.721|-7764.809|-7764.809|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.713|  -35.713|-7763.641|-7763.641|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.705|  -35.705|-7763.901|-7763.901|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -35.688|  -35.688|-7761.993|-7761.993|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.680|  -35.680|-7761.109|-7761.109|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.669|  -35.669|-7759.261|-7759.261|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.646|  -35.646|-7757.713|-7757.713|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.634|  -35.634|-7756.242|-7756.242|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.620|  -35.620|-7753.571|-7753.571|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.599|  -35.599|-7752.070|-7752.070|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.585|  -35.585|-7749.342|-7749.342|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -35.574|  -35.574|-7747.457|-7747.457|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.561|  -35.561|-7746.559|-7746.559|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.547|  -35.547|-7744.248|-7744.248|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.531|  -35.531|-7743.459|-7743.459|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.512|  -35.512|-7741.495|-7741.495|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -35.489|  -35.489|-7740.967|-7740.967|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.480|  -35.480|-7738.786|-7738.786|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.467|  -35.467|-7737.716|-7737.716|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.454|  -35.454|-7735.838|-7735.838|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.446|  -35.446|-7734.872|-7734.872|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.439|  -35.439|-7733.886|-7733.886|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.430|  -35.430|-7732.516|-7732.516|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.420|  -35.420|-7730.773|-7730.773|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.411|  -35.411|-7730.143|-7730.143|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.397|  -35.397|-7729.635|-7729.635|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.388|  -35.388|-7727.366|-7727.366|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -35.377|  -35.377|-7726.690|-7726.690|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.363|  -35.363|-7725.770|-7725.770|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.354|  -35.354|-7725.196|-7725.196|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.346|  -35.346|-7722.608|-7722.608|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.334|  -35.334|-7721.492|-7721.492|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.325|  -35.325|-7720.750|-7720.750|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -35.318|  -35.318|-7720.029|-7720.029|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.309|  -35.309|-7718.951|-7718.951|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.297|  -35.297|-7718.173|-7718.173|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.278|  -35.278|-7715.690|-7715.690|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.270|  -35.270|-7715.415|-7715.415|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.262|  -35.262|-7713.003|-7713.003|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.244|  -35.244|-7711.320|-7711.320|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.229|  -35.229|-7709.723|-7709.723|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.208|  -35.208|-7709.093|-7709.093|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -35.200|  -35.200|-7707.572|-7707.572|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -35.192|  -35.192|-7705.817|-7705.817|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -35.181|  -35.181|-7703.378|-7703.378|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.165|  -35.165|-7702.891|-7702.891|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.149|  -35.149|-7701.072|-7701.072|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.138|  -35.138|-7699.368|-7699.368|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -35.126|  -35.126|-7697.113|-7697.113|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -35.111|  -35.111|-7695.529|-7695.529|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.103|  -35.103|-7694.230|-7694.230|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.092|  -35.092|-7693.472|-7693.472|    99.20%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.075|  -35.075|-7691.863|-7691.863|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.067|  -35.067|-7689.628|-7689.628|    99.20%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -35.056|  -35.056|-7689.184|-7689.184|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -35.046|  -35.046|-7688.112|-7688.112|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -35.035|  -35.035|-7686.852|-7686.852|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -35.028|  -35.028|-7685.006|-7685.006|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -35.014|  -35.014|-7683.500|-7683.500|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -34.998|  -34.998|-7682.857|-7682.857|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.992|  -34.992|-7681.852|-7681.852|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.980|  -34.980|-7680.558|-7680.558|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.976|  -34.976|-7679.568|-7679.568|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.966|  -34.966|-7679.258|-7679.258|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.958|  -34.958|-7677.021|-7677.021|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.941|  -34.941|-7676.862|-7676.862|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -34.931|  -34.931|-7675.508|-7675.508|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.924|  -34.924|-7674.692|-7674.692|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.915|  -34.915|-7672.805|-7672.805|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.907|  -34.907|-7671.042|-7671.042|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.899|  -34.899|-7670.302|-7670.302|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.891|  -34.891|-7669.366|-7669.366|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -34.881|  -34.881|-7668.680|-7668.680|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.870|  -34.870|-7668.622|-7668.622|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.862|  -34.862|-7667.076|-7667.076|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -34.848|  -34.848|-7665.635|-7665.635|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.841|  -34.841|-7664.643|-7664.643|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -34.822|  -34.822|-7663.127|-7663.127|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.799|  -34.799|-7661.154|-7661.154|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.791|  -34.791|-7660.624|-7660.624|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.776|  -34.776|-7659.013|-7659.013|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.766|  -34.766|-7658.146|-7658.146|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.757|  -34.757|-7657.086|-7657.086|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.749|  -34.749|-7656.172|-7656.172|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.740|  -34.740|-7655.796|-7655.796|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -34.729|  -34.729|-7653.854|-7653.854|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.716|  -34.716|-7653.315|-7653.315|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.706|  -34.706|-7652.529|-7652.529|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.698|  -34.698|-7651.710|-7651.710|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.690|  -34.690|-7651.294|-7651.294|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.678|  -34.678|-7650.057|-7650.057|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.669|  -34.669|-7648.779|-7648.779|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.659|  -34.659|-7647.071|-7647.071|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.641|  -34.641|-7646.472|-7646.472|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.630|  -34.630|-7644.001|-7644.001|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.621|  -34.621|-7641.690|-7641.690|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.613|  -34.613|-7640.469|-7640.469|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.598|  -34.598|-7639.507|-7639.507|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.580|  -34.580|-7639.137|-7639.137|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.573|  -34.573|-7637.403|-7637.403|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.565|  -34.565|-7635.555|-7635.555|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.556|  -34.556|-7635.083|-7635.083|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -34.528|  -34.528|-7632.747|-7632.747|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.515|  -34.515|-7630.441|-7630.441|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.505|  -34.505|-7629.869|-7629.869|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.491|  -34.491|-7628.314|-7628.314|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.476|  -34.476|-7627.304|-7627.304|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.466|  -34.466|-7624.462|-7624.462|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.441|  -34.441|-7621.287|-7621.287|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.433|  -34.433|-7620.947|-7620.947|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.424|  -34.424|-7620.508|-7620.508|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.411|  -34.411|-7618.379|-7618.379|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.402|  -34.402|-7616.089|-7616.089|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.394|  -34.394|-7615.195|-7615.195|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.386|  -34.386|-7614.909|-7614.909|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.373|  -34.373|-7612.519|-7612.519|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.362|  -34.362|-7611.731|-7611.731|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.355|  -34.355|-7611.460|-7611.460|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.333|  -34.333|-7607.717|-7607.717|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.325|  -34.325|-7606.905|-7606.905|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.307|  -34.307|-7605.739|-7605.739|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.293|  -34.293|-7604.385|-7604.385|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.262|  -34.262|-7600.058|-7600.058|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.252|  -34.252|-7598.983|-7598.983|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.244|  -34.244|-7597.698|-7597.698|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.236|  -34.236|-7597.136|-7597.136|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.229|  -34.229|-7595.359|-7595.359|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.217|  -34.217|-7593.969|-7593.969|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.209|  -34.209|-7592.961|-7592.961|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.201|  -34.201|-7592.395|-7592.395|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.193|  -34.193|-7591.386|-7591.386|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.175|  -34.175|-7589.914|-7589.914|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.167|  -34.167|-7589.707|-7589.707|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.159|  -34.159|-7588.397|-7588.397|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.151|  -34.151|-7586.386|-7586.386|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.137|  -34.137|-7585.212|-7585.212|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.125|  -34.125|-7584.570|-7584.570|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.112|  -34.112|-7582.196|-7582.196|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -34.108|  -34.108|-7582.188|-7582.188|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.099|  -34.099|-7582.217|-7582.217|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -34.085|  -34.085|-7579.794|-7579.794|    99.21%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -34.075|  -34.075|-7579.259|-7579.259|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -34.063|  -34.063|-7577.609|-7577.609|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -34.052|  -34.052|-7577.217|-7577.217|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.045|  -34.045|-7576.638|-7576.638|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -34.037|  -34.037|-7576.216|-7576.216|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -34.029|  -34.029|-7574.668|-7574.668|    99.21%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -34.020|  -34.020|-7573.920|-7573.920|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -34.012|  -34.012|-7572.623|-7572.623|    99.22%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.997|  -33.997|-7571.076|-7571.076|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -33.984|  -33.984|-7570.126|-7570.126|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -33.972|  -33.972|-7568.605|-7568.605|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.964|  -33.964|-7565.818|-7565.818|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -33.931|  -33.931|-7561.058|-7561.058|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.899|  -33.899|-7558.762|-7558.762|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -33.885|  -33.885|-7557.232|-7557.232|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -33.865|  -33.865|-7555.524|-7555.524|    99.22%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.862|  -33.862|-7553.818|-7553.818|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -33.855|  -33.855|-7553.559|-7553.559|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.844|  -33.844|-7551.878|-7551.878|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.832|  -33.832|-7551.697|-7551.697|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.825|  -33.825|-7551.087|-7551.087|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.810|  -33.810|-7550.068|-7550.068|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.802|  -33.802|-7548.682|-7548.682|    99.22%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.794|  -33.794|-7548.111|-7548.111|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -33.787|  -33.787|-7546.697|-7546.697|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.771|  -33.771|-7545.461|-7545.461|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.760|  -33.760|-7543.895|-7543.895|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -33.749|  -33.749|-7542.030|-7542.030|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.741|  -33.741|-7541.012|-7541.012|    99.22%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.733|  -33.733|-7539.538|-7539.538|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.724|  -33.724|-7539.192|-7539.192|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.716|  -33.716|-7537.715|-7537.715|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.662|  -33.662|-7531.065|-7531.065|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.635|  -33.635|-7527.069|-7527.069|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.624|  -33.624|-7525.697|-7525.697|    99.22%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.605|  -33.605|-7524.024|-7524.024|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.592|  -33.592|-7522.851|-7522.851|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.585|  -33.585|-7521.365|-7521.365|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.572|  -33.572|-7520.607|-7520.607|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.561|  -33.561|-7519.586|-7519.586|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.546|  -33.546|-7518.513|-7518.513|    99.22%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.533|  -33.533|-7516.752|-7516.752|    99.22%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -33.521|  -33.521|-7514.892|-7514.892|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.507|  -33.507|-7513.604|-7513.604|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.498|  -33.498|-7512.146|-7512.146|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.489|  -33.489|-7511.483|-7511.483|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -33.478|  -33.478|-7510.423|-7510.423|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.466|  -33.466|-7509.461|-7509.461|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -33.458|  -33.458|-7508.542|-7508.542|    99.23%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.443|  -33.443|-7507.280|-7507.280|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.432|  -33.432|-7506.441|-7506.441|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -33.421|  -33.421|-7504.993|-7504.993|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.407|  -33.407|-7504.134|-7504.134|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.396|  -33.396|-7503.300|-7503.300|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -33.382|  -33.382|-7501.025|-7501.025|    99.23%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.368|  -33.368|-7498.515|-7498.515|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.356|  -33.356|-7497.449|-7497.449|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.343|  -33.343|-7495.845|-7495.845|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.334|  -33.334|-7494.760|-7494.760|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.324|  -33.324|-7493.530|-7493.530|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.313|  -33.313|-7492.604|-7492.604|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.303|  -33.303|-7490.111|-7490.111|    99.23%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.287|  -33.287|-7489.647|-7489.647|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -33.279|  -33.279|-7486.466|-7486.466|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.271|  -33.271|-7486.088|-7486.088|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -33.260|  -33.260|-7485.790|-7485.790|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -33.250|  -33.250|-7484.744|-7484.744|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -33.238|  -33.238|-7483.392|-7483.392|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.221|  -33.221|-7481.649|-7481.649|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -33.203|  -33.203|-7478.367|-7478.367|    99.23%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -33.192|  -33.192|-7477.558|-7477.558|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -33.182|  -33.182|-7476.454|-7476.454|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -33.174|  -33.174|-7476.265|-7476.265|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -33.165|  -33.165|-7474.800|-7474.800|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -33.156|  -33.156|-7473.016|-7473.016|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.145|  -33.145|-7472.352|-7472.352|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -33.132|  -33.132|-7470.302|-7470.302|    99.23%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -33.123|  -33.123|-7468.931|-7468.931|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -33.113|  -33.113|-7468.155|-7468.155|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -33.105|  -33.105|-7467.775|-7467.775|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -33.098|  -33.098|-7465.181|-7465.181|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.090|  -33.090|-7464.108|-7464.108|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -33.075|  -33.075|-7463.658|-7463.658|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.063|  -33.063|-7461.857|-7461.857|    99.23%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -33.048|  -33.048|-7460.817|-7460.817|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -33.038|  -33.038|-7460.250|-7460.250|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -33.029|  -33.029|-7458.693|-7458.693|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -33.017|  -33.017|-7457.197|-7457.197|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -33.008|  -33.008|-7456.178|-7456.178|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -33.001|  -33.001|-7454.751|-7454.751|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.985|  -32.985|-7453.783|-7453.783|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.973|  -32.973|-7452.079|-7452.079|    99.23%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.965|  -32.965|-7451.385|-7451.385|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -32.957|  -32.957|-7451.142|-7451.142|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.938|  -32.938|-7448.576|-7448.576|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.930|  -32.930|-7447.333|-7447.333|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.923|  -32.923|-7445.598|-7445.598|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.916|  -32.916|-7445.338|-7445.338|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.907|  -32.907|-7444.047|-7444.047|    99.23%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.897|  -32.897|-7442.738|-7442.738|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.889|  -32.889|-7442.315|-7442.315|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.882|  -32.882|-7441.650|-7441.650|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.872|  -32.872|-7439.464|-7439.464|    99.23%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.863|  -32.863|-7438.829|-7438.829|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.854|  -32.854|-7438.373|-7438.373|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -32.840|  -32.840|-7436.768|-7436.768|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.833|  -32.833|-7436.324|-7436.324|    99.24%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -32.825|  -32.825|-7435.260|-7435.260|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.817|  -32.817|-7434.001|-7434.001|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.808|  -32.808|-7433.274|-7433.274|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -32.800|  -32.800|-7432.652|-7432.652|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.784|  -32.784|-7431.166|-7431.166|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -32.774|  -32.774|-7430.003|-7430.003|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.764|  -32.764|-7429.475|-7429.475|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.754|  -32.754|-7427.627|-7427.627|    99.24%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.739|  -32.739|-7426.466|-7426.466|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.726|  -32.726|-7424.442|-7424.442|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.717|  -32.717|-7424.010|-7424.010|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.705|  -32.705|-7421.769|-7421.769|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.689|  -32.689|-7420.067|-7420.067|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.677|  -32.677|-7418.526|-7418.526|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.667|  -32.667|-7417.375|-7417.375|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.660|  -32.660|-7416.857|-7416.857|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.652|  -32.652|-7415.075|-7415.075|    99.24%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.643|  -32.643|-7414.623|-7414.623|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.634|  -32.634|-7412.920|-7412.920|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.626|  -32.626|-7412.088|-7412.088|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.615|  -32.615|-7411.678|-7411.678|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.599|  -32.599|-7409.126|-7409.126|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.591|  -32.591|-7408.294|-7408.294|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.582|  -32.582|-7406.606|-7406.606|    99.24%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.569|  -32.569|-7405.588|-7405.588|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.556|  -32.556|-7403.449|-7403.449|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.547|  -32.547|-7402.285|-7402.285|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -32.439|  -32.439|-7387.979|-7387.979|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.430|  -32.430|-7387.549|-7387.549|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.422|  -32.422|-7387.367|-7387.367|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.405|  -32.405|-7384.566|-7384.566|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.389|  -32.389|-7383.213|-7383.213|    99.24%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.372|  -32.372|-7381.145|-7381.145|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.363|  -32.363|-7380.297|-7380.297|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.352|  -32.352|-7378.458|-7378.458|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.341|  -32.341|-7376.476|-7376.476|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -32.332|  -32.332|-7376.015|-7376.015|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.323|  -32.323|-7374.327|-7374.327|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.312|  -32.312|-7373.284|-7373.284|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.304|  -32.304|-7372.812|-7372.812|    99.24%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -32.297|  -32.297|-7371.557|-7371.557|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.289|  -32.289|-7370.985|-7370.985|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.278|  -32.278|-7370.073|-7370.073|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.268|  -32.268|-7368.216|-7368.216|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.255|  -32.255|-7366.775|-7366.775|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.236|  -32.236|-7365.272|-7365.272|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.222|  -32.222|-7363.084|-7363.084|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.215|  -32.215|-7362.210|-7362.210|    99.24%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.199|  -32.199|-7359.342|-7359.342|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.188|  -32.188|-7358.960|-7358.960|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.167|  -32.167|-7355.987|-7355.987|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.158|  -32.158|-7353.583|-7353.583|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.154|  -32.154|-7350.704|-7350.704|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -32.141|  -32.141|-7350.133|-7350.133|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.129|  -32.129|-7348.863|-7348.863|    99.24%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.118|  -32.118|-7347.671|-7347.671|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.115|  -32.115|-7347.461|-7347.461|    99.24%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -32.108|  -32.108|-7346.108|-7346.108|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.096|  -32.096|-7345.285|-7345.285|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -32.082|  -32.082|-7343.751|-7343.751|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.069|  -32.069|-7342.373|-7342.373|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.059|  -32.059|-7341.545|-7341.545|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -32.049|  -32.049|-7340.332|-7340.332|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.040|  -32.040|-7339.263|-7339.263|    99.25%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -32.032|  -32.032|-7338.720|-7338.720|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -32.024|  -32.024|-7337.172|-7337.172|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -32.016|  -32.016|-7336.987|-7336.987|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -32.009|  -32.009|-7336.234|-7336.234|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.996|  -31.996|-7334.258|-7334.258|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.985|  -31.985|-7332.563|-7332.563|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -31.971|  -31.971|-7331.897|-7331.897|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -31.929|  -31.929|-7325.837|-7325.837|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.921|  -31.921|-7325.211|-7325.211|    99.25%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.909|  -31.909|-7323.981|-7323.981|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -31.902|  -31.902|-7322.996|-7322.996|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -31.886|  -31.886|-7321.684|-7321.684|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.878|  -31.878|-7319.778|-7319.778|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.867|  -31.867|-7319.030|-7319.030|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -31.859|  -31.859|-7318.321|-7318.321|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.851|  -31.851|-7316.929|-7316.929|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.843|  -31.843|-7316.272|-7316.272|    99.25%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -31.834|  -31.834|-7314.753|-7314.753|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.821|  -31.821|-7313.647|-7313.647|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.810|  -31.810|-7311.995|-7311.995|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.802|  -31.802|-7310.815|-7310.815|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.793|  -31.793|-7309.374|-7309.374|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.785|  -31.785|-7308.624|-7308.624|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.776|  -31.776|-7308.258|-7308.258|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.767|  -31.767|-7306.221|-7306.221|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.760|  -31.760|-7305.852|-7305.852|    99.25%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.749|  -31.749|-7304.106|-7304.106|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.739|  -31.739|-7303.390|-7303.390|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -31.731|  -31.731|-7301.768|-7301.768|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.722|  -31.722|-7300.957|-7300.957|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.712|  -31.712|-7299.688|-7299.688|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.702|  -31.702|-7298.456|-7298.456|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.692|  -31.692|-7297.912|-7297.912|    99.25%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.683|  -31.683|-7295.877|-7295.877|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.673|  -31.673|-7295.278|-7295.278|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.665|  -31.665|-7294.262|-7294.262|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -31.654|  -31.654|-7292.903|-7292.903|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.647|  -31.647|-7292.556|-7292.556|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.639|  -31.639|-7290.746|-7290.746|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.624|  -31.624|-7289.417|-7289.417|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.592|  -31.592|-7282.494|-7282.494|    99.25%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.572|  -31.572|-7282.470|-7282.470|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.560|  -31.560|-7281.192|-7281.192|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -31.551|  -31.551|-7280.314|-7280.314|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.543|  -31.543|-7278.614|-7278.614|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.532|  -31.532|-7277.675|-7277.675|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.526|  -31.526|-7277.179|-7277.179|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -31.517|  -31.517|-7275.021|-7275.021|    99.25%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.510|  -31.510|-7274.423|-7274.423|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.502|  -31.502|-7273.733|-7273.733|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.490|  -31.490|-7272.065|-7272.065|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.482|  -31.482|-7271.076|-7271.076|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.471|  -31.471|-7269.914|-7269.914|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.463|  -31.463|-7268.688|-7268.688|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.461|  -31.461|-7267.923|-7267.923|    99.25%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.454|  -31.454|-7267.684|-7267.684|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.445|  -31.445|-7267.268|-7267.268|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.437|  -31.437|-7265.599|-7265.599|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -31.428|  -31.428|-7264.208|-7264.208|    99.25%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.403|  -31.403|-7261.164|-7261.164|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.387|  -31.387|-7259.404|-7259.404|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.379|  -31.379|-7258.487|-7258.487|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.364|  -31.364|-7256.920|-7256.920|    99.26%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.356|  -31.356|-7255.690|-7255.690|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -31.348|  -31.348|-7253.970|-7253.970|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.340|  -31.340|-7253.228|-7253.228|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -31.332|  -31.332|-7252.873|-7252.873|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.325|  -31.325|-7251.211|-7251.211|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.313|  -31.313|-7250.763|-7250.763|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.304|  -31.304|-7248.647|-7248.647|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.294|  -31.294|-7248.001|-7248.001|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.279|  -31.279|-7245.367|-7245.367|    99.26%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.272|  -31.272|-7245.303|-7245.303|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -31.264|  -31.264|-7243.853|-7243.853|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.223|  -31.223|-7238.110|-7238.110|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.210|  -31.210|-7237.720|-7237.720|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.201|  -31.201|-7236.866|-7236.866|    99.26%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.188|  -31.188|-7234.963|-7234.963|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.177|  -31.177|-7229.155|-7229.155|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.157|  -31.157|-7228.851|-7228.851|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.139|  -31.139|-7228.479|-7228.479|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.129|  -31.129|-7227.264|-7227.264|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.120|  -31.120|-7225.926|-7225.926|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
| -31.109|  -31.109|-7223.532|-7223.532|    99.26%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.095|  -31.095|-7222.742|-7222.742|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -31.085|  -31.085|-7221.971|-7221.971|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.080|  -31.080|-7221.150|-7221.150|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -31.070|  -31.070|-7220.078|-7220.078|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.063|  -31.063|-7219.241|-7219.241|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -31.051|  -31.051|-7217.523|-7217.523|    99.26%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.044|  -31.044|-7216.707|-7216.707|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -31.036|  -31.036|-7216.000|-7216.000|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -31.028|  -31.028|-7214.569|-7214.569|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -31.019|  -31.019|-7213.324|-7213.324|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -31.007|  -31.007|-7212.307|-7212.307|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.998|  -30.998|-7211.714|-7211.714|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.964|  -30.964|-7206.620|-7206.620|    99.26%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.931|  -30.931|-7202.332|-7202.332|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.907|  -30.907|-7198.436|-7198.436|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.899|  -30.899|-7198.312|-7198.312|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.887|  -30.887|-7196.662|-7196.662|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.849|  -30.849|-7191.656|-7191.656|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.808|  -30.808|-7186.984|-7186.984|    99.26%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.796|  -30.796|-7185.907|-7185.907|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.789|  -30.789|-7184.347|-7184.347|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.780|  -30.780|-7183.749|-7183.749|    99.26%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.772|  -30.772|-7183.019|-7183.019|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.765|  -30.765|-7181.301|-7181.301|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.757|  -30.757|-7180.981|-7180.981|    99.27%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.749|  -30.749|-7180.016|-7180.016|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.740|  -30.740|-7178.826|-7178.826|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.682|  -30.682|-7170.732|-7170.732|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.667|  -30.667|-7169.435|-7169.435|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.654|  -30.654|-7168.138|-7168.138|    99.27%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.648|  -30.648|-7166.458|-7166.458|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.639|  -30.639|-7165.466|-7165.466|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.631|  -30.631|-7164.737|-7164.737|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.624|  -30.624|-7164.087|-7164.087|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.615|  -30.615|-7163.239|-7163.239|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.602|  -30.602|-7161.360|-7161.360|    99.27%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.594|  -30.594|-7160.033|-7160.033|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.586|  -30.586|-7159.667|-7159.667|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.560|  -30.560|-7155.872|-7155.872|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.553|  -30.553|-7153.922|-7153.922|    99.27%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.542|  -30.542|-7152.834|-7152.834|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -30.519|  -30.519|-7150.125|-7150.125|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.478|  -30.478|-7144.852|-7144.852|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.471|  -30.471|-7144.625|-7144.625|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.461|  -30.461|-7144.293|-7144.293|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.453|  -30.453|-7142.233|-7142.233|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.445|  -30.445|-7141.406|-7141.406|    99.27%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.430|  -30.430|-7139.906|-7139.906|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -30.422|  -30.422|-7138.564|-7138.564|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.407|  -30.407|-7136.741|-7136.741|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.396|  -30.396|-7135.614|-7135.614|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.387|  -30.387|-7134.940|-7134.940|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -30.369|  -30.369|-7132.651|-7132.651|    99.27%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.362|  -30.362|-7131.545|-7131.545|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.343|  -30.343|-7129.607|-7129.607|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.335|  -30.335|-7128.916|-7128.916|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.327|  -30.327|-7127.504|-7127.504|    99.27%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.320|  -30.320|-7127.023|-7127.023|    99.27%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -30.308|  -30.308|-7124.649|-7124.649|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.296|  -30.296|-7123.454|-7123.454|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -30.286|  -30.286|-7122.569|-7122.569|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.278|  -30.278|-7121.929|-7121.929|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.266|  -30.266|-7120.019|-7120.019|    99.28%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -30.258|  -30.258|-7119.423|-7119.423|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.259|  -30.259|-7118.501|-7118.501|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.249|  -30.249|-7118.146|-7118.146|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.240|  -30.240|-7117.243|-7117.243|    99.28%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -30.233|  -30.233|-7117.070|-7117.070|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.220|  -30.220|-7114.289|-7114.289|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.202|  -30.202|-7112.771|-7112.771|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.189|  -30.189|-7111.367|-7111.367|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.177|  -30.177|-7109.323|-7109.323|    99.28%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.170|  -30.170|-7108.375|-7108.375|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.161|  -30.161|-7107.210|-7107.210|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.150|  -30.150|-7105.867|-7105.867|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.140|  -30.140|-7105.577|-7105.577|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.131|  -30.131|-7104.316|-7104.316|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.122|  -30.122|-7103.303|-7103.303|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -30.110|  -30.110|-7102.659|-7102.659|    99.28%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.101|  -30.101|-7101.163|-7101.163|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.102|  -30.102|-7101.041|-7101.041|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.092|  -30.092|-7100.725|-7100.725|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.082|  -30.082|-7098.396|-7098.396|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.074|  -30.074|-7097.389|-7097.389|    99.28%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -30.063|  -30.063|-7096.064|-7096.064|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -30.054|  -30.054|-7094.827|-7094.827|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -30.045|  -30.045|-7094.277|-7094.277|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -30.039|  -30.039|-7093.278|-7093.278|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.039|  -30.039|-7092.636|-7092.636|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -30.028|  -30.028|-7090.900|-7090.900|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -30.020|  -30.020|-7089.498|-7089.498|    99.28%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -30.009|  -30.009|-7088.579|-7088.579|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.996|  -29.996|-7086.758|-7086.758|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.984|  -29.984|-7086.174|-7086.174|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.974|  -29.974|-7082.171|-7082.171|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.958|  -29.958|-7080.755|-7080.755|    99.28%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.948|  -29.948|-7079.726|-7079.726|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.943|  -29.943|-7079.415|-7079.415|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.943|  -29.943|-7078.797|-7078.797|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.934|  -29.934|-7078.585|-7078.585|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -29.920|  -29.920|-7076.035|-7076.035|    99.28%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.901|  -29.901|-7072.580|-7072.580|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -29.883|  -29.883|-7072.550|-7072.550|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -29.872|  -29.872|-7071.273|-7071.273|    99.28%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.863|  -29.863|-7071.263|-7071.263|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.855|  -29.855|-7070.306|-7070.306|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.847|  -29.847|-7068.795|-7068.795|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.839|  -29.839|-7067.494|-7067.494|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.822|  -29.822|-7065.120|-7065.120|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.808|  -29.808|-7062.759|-7062.759|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.800|  -29.800|-7061.097|-7061.097|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.787|  -29.787|-7060.356|-7060.356|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.779|  -29.779|-7058.726|-7058.726|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.771|  -29.771|-7058.171|-7058.171|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.762|  -29.762|-7057.962|-7057.962|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.766|  -29.766|-7057.618|-7057.618|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.749|  -29.749|-7055.962|-7055.962|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -29.740|  -29.740|-7054.195|-7054.195|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.732|  -29.732|-7053.671|-7053.671|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.730|  -29.730|-7053.356|-7053.356|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.719|  -29.719|-7052.150|-7052.150|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.711|  -29.711|-7051.999|-7051.999|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -29.700|  -29.700|-7051.311|-7051.311|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.692|  -29.692|-7049.965|-7049.965|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
| -29.684|  -29.684|-7049.118|-7049.118|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.675|  -29.675|-7047.799|-7047.799|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.680|  -29.680|-7047.165|-7047.165|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.666|  -29.666|-7046.103|-7046.103|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.667|  -29.667|-7044.873|-7044.873|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.654|  -29.654|-7044.085|-7044.085|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.646|  -29.646|-7043.517|-7043.517|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.639|  -29.639|-7042.918|-7042.918|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.629|  -29.629|-7042.566|-7042.566|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.622|  -29.622|-7042.074|-7042.074|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.615|  -29.615|-7040.836|-7040.836|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -29.603|  -29.603|-7038.671|-7038.671|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.589|  -29.589|-7038.124|-7038.124|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.581|  -29.581|-7038.048|-7038.048|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.572|  -29.572|-7036.642|-7036.642|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.577|  -29.577|-7034.052|-7034.052|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.561|  -29.561|-7033.673|-7033.673|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -29.548|  -29.548|-7032.145|-7032.145|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.538|  -29.538|-7031.993|-7031.993|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.529|  -29.529|-7031.561|-7031.561|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.514|  -29.514|-7029.696|-7029.696|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.504|  -29.504|-7028.581|-7028.581|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.496|  -29.496|-7026.992|-7026.992|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.485|  -29.485|-7026.132|-7026.132|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.476|  -29.476|-7023.932|-7023.932|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.472|  -29.472|-7023.284|-7023.284|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.455|  -29.455|-7022.011|-7022.011|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.452|  -29.452|-7020.091|-7020.091|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.453|  -29.453|-7019.642|-7019.642|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.443|  -29.443|-7019.444|-7019.444|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.439|  -29.439|-7018.416|-7018.416|    99.29%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.439|  -29.439|-7018.254|-7018.254|    99.29%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.431|  -29.431|-7018.013|-7018.013|    99.29%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.423|  -29.423|-7015.758|-7015.758|    99.29%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -29.410|  -29.410|-7015.555|-7015.555|    99.29%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.399|  -29.399|-7014.439|-7014.439|    99.30%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.390|  -29.390|-7013.887|-7013.887|    99.30%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.380|  -29.380|-7012.057|-7012.057|    99.30%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.380|  -29.380|-7011.941|-7011.941|    99.30%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.365|  -29.365|-7007.728|-7007.728|    99.30%|   0:00:07.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.355|  -29.355|-7006.829|-7006.829|    99.30%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.339|  -29.339|-7006.042|-7006.042|    99.30%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.330|  -29.330|-7005.137|-7005.137|    99.30%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.315|  -29.315|-7004.485|-7004.485|    99.30%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.306|  -29.306|-7002.290|-7002.290|    99.30%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.298|  -29.298|-7002.167|-7002.167|    99.30%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -29.290|  -29.290|-7001.047|-7001.047|    99.30%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.282|  -29.282|-6999.907|-6999.907|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.283|  -29.283|-6999.584|-6999.584|    99.31%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.280|  -29.280|-6999.527|-6999.527|    99.31%|   0:00:03.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.280|  -29.280|-6998.820|-6998.820|    99.31%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.268|  -29.268|-6997.491|-6997.491|    99.31%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.258|  -29.258|-6996.707|-6996.707|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.258|  -29.258|-6996.521|-6996.521|    99.31%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.258|  -29.258|-6994.999|-6994.999|    99.31%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.258|  -29.258|-6994.385|-6994.385|    99.31%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.258|  -29.258|-6994.197|-6994.197|    99.31%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.258|  -29.258|-6994.197|-6994.197|    99.31%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:09 real=0:02:10 mem=2246.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:09 real=0:02:10 mem=2246.1M) ***
** GigaOpt Optimizer WNS Slack -29.258 TNS Slack -6994.197 Density 99.31
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 639 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.309|  -29.309|-7000.647|-7000.647|    99.31%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.284|  -29.284|-6998.712|-6998.712|    99.31%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.272|  -29.272|-6998.046|-6998.046|    99.31%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.268|  -29.268|-6996.591|-6996.591|    99.31%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.259|  -29.259|-6995.701|-6995.701|    99.31%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.247|  -29.247|-6995.792|-6995.792|    99.31%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.239|  -29.239|-6994.698|-6994.698|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.231|  -29.231|-6994.275|-6994.275|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.223|  -29.223|-6992.627|-6992.627|    99.31%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.208|  -29.208|-6991.293|-6991.293|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.199|  -29.199|-6989.625|-6989.625|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.192|  -29.192|-6987.932|-6987.932|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.177|  -29.177|-6986.580|-6986.580|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.162|  -29.162|-6985.799|-6985.799|    99.31%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.155|  -29.155|-6983.895|-6983.895|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.146|  -29.146|-6983.471|-6983.471|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.137|  -29.137|-6981.539|-6981.539|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.127|  -29.127|-6980.342|-6980.342|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.119|  -29.119|-6979.261|-6979.261|    99.31%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.118|  -29.118|-6979.138|-6979.138|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.110|  -29.110|-6978.279|-6978.279|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -29.098|  -29.098|-6977.377|-6977.377|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.095|  -29.095|-6976.757|-6976.757|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -29.083|  -29.083|-6975.471|-6975.471|    99.31%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.072|  -29.072|-6974.201|-6974.201|    99.31%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.062|  -29.062|-6973.278|-6973.278|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -29.054|  -29.054|-6972.906|-6972.906|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.045|  -29.045|-6971.708|-6971.708|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -29.036|  -29.036|-6970.197|-6970.197|    99.32%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.028|  -29.028|-6969.630|-6969.630|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -29.021|  -29.021|-6968.075|-6968.075|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -29.013|  -29.013|-6967.529|-6967.529|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -29.006|  -29.006|-6966.267|-6966.267|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.999|  -28.999|-6965.758|-6965.758|    99.32%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.991|  -28.991|-6964.812|-6964.812|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.981|  -28.981|-6963.094|-6963.094|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.974|  -28.974|-6963.089|-6963.089|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.966|  -28.966|-6961.439|-6961.439|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.961|  -28.961|-6961.084|-6961.084|    99.32%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.954|  -28.954|-6960.544|-6960.544|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.946|  -28.946|-6959.601|-6959.601|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.938|  -28.938|-6958.921|-6958.921|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.932|  -28.932|-6957.634|-6957.634|    99.32%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.929|  -28.929|-6957.047|-6957.047|    99.32%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.924|  -28.924|-6955.894|-6955.894|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.910|  -28.910|-6955.307|-6955.307|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.901|  -28.901|-6954.703|-6954.703|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.901|  -28.901|-6953.522|-6953.522|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.891|  -28.891|-6953.219|-6953.219|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.883|  -28.883|-6951.924|-6951.924|    99.33%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.881|  -28.881|-6951.134|-6951.134|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.881|  -28.881|-6950.831|-6950.831|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.876|  -28.876|-6950.225|-6950.225|    99.33%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.868|  -28.868|-6949.348|-6949.348|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.868|  -28.868|-6948.464|-6948.464|    99.33%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.858|  -28.858|-6948.249|-6948.249|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.857|  -28.857|-6947.230|-6947.230|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.847|  -28.847|-6947.312|-6947.312|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -28.840|  -28.840|-6946.157|-6946.157|    99.33%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.833|  -28.833|-6945.430|-6945.430|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.830|  -28.830|-6944.745|-6944.745|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.830|  -28.830|-6944.397|-6944.397|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.822|  -28.822|-6944.243|-6944.243|    99.33%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.815|  -28.815|-6942.568|-6942.568|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.814|  -28.814|-6942.269|-6942.269|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -28.810|  -28.810|-6942.177|-6942.177|    99.33%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.810|  -28.810|-6942.170|-6942.170|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.801|  -28.801|-6941.929|-6941.929|    99.33%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.800|  -28.800|-6940.930|-6940.930|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.798|  -28.798|-6939.847|-6939.847|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.796|  -28.796|-6939.475|-6939.475|    99.33%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.788|  -28.788|-6939.312|-6939.312|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.789|  -28.789|-6938.106|-6938.106|    99.33%|   0:00:01.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -28.779|  -28.779|-6937.773|-6937.773|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.772|  -28.772|-6937.343|-6937.343|    99.33%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.764|  -28.764|-6935.941|-6935.941|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.754|  -28.754|-6935.753|-6935.753|    99.33%|   0:00:07.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.754|  -28.754|-6934.571|-6934.571|    99.33%|   0:00:00.0| 2246.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.755|  -28.755|-6933.242|-6933.242|    99.33%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.755|  -28.755|-6932.675|-6932.675|    99.33%|   0:00:01.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.755|  -28.755|-6932.675|-6932.675|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.2 real=0:00:28.0 mem=2227.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:28.2 real=0:00:28.0 mem=2227.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 294 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:02:39 real=0:02:39 mem=2227.0M) ***
*** Starting refinePlace (2:16:00 mem=2192.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2192.6MB
*** Finished refinePlace (2:16:00 mem=2192.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Running hardenOpt in Setup Recovery Mode
Begin: GigaOpt harden opt (Recovery)
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.755|  -28.755|-6932.675|-6932.675|    99.33%|   0:00:00.0| 2227.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.729|  -28.729|-6930.874|-6930.874|    99.33%|   0:00:02.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.725|  -28.725|-6928.455|-6928.455|    99.34%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.726|  -28.726|-6925.950|-6925.950|    99.34%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.727|  -28.727|-6921.590|-6921.590|    99.34%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=2228.7M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:04.9 real=0:00:04.0 mem=2228.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 294 constrained nets 
**** End NDR-Layer Usage Statistics ****
*** Starting refinePlace (2:16:10 mem=2194.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2194.4MB
*** Finished refinePlace (2:16:10 mem=2194.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt harden opt
End: GigaOpt WNS recovery
Checking setup slack degradation ...
Begin: GigaOpt TNS recovery
Begin: GigaOpt Optimization in TNS mode (Recovery)
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.727 TNS Slack -6921.590 Density 99.34
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.727|  -28.727|-6921.590|-6921.590|    99.34%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -28.727|  -28.727|-6921.151|-6921.151|    99.34%|   0:00:03.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -28.727|  -28.727|-6921.032|-6921.032|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.727|  -28.727|-6920.658|-6920.658|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
| -28.727|  -28.727|-6920.083|-6920.083|    99.34%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.727|  -28.727|-6919.188|-6919.188|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.727|  -28.727|-6917.775|-6917.775|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.727|  -28.727|-6917.514|-6917.514|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.729|  -28.729|-6917.123|-6917.123|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.729|  -28.729|-6916.196|-6916.196|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -28.730|  -28.730|-6915.062|-6915.062|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -28.730|  -28.730|-6914.319|-6914.319|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
| -28.730|  -28.730|-6913.700|-6913.700|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -28.730|  -28.730|-6913.476|-6913.476|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -28.730|  -28.730|-6913.234|-6913.234|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -28.730|  -28.730|-6913.073|-6913.073|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -28.731|  -28.731|-6912.432|-6912.432|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.731|  -28.731|-6912.184|-6912.184|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
| -28.732|  -28.732|-6911.193|-6911.193|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -28.733|  -28.733|-6911.084|-6911.084|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.733|  -28.733|-6911.044|-6911.044|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.733|  -28.733|-6910.236|-6910.236|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
| -28.733|  -28.733|-6910.155|-6910.155|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
| -28.733|  -28.733|-6910.121|-6910.121|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
| -28.733|  -28.733|-6909.680|-6909.680|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
| -28.733|  -28.733|-6909.553|-6909.553|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
| -28.733|  -28.733|-6909.196|-6909.196|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.733|  -28.733|-6909.087|-6909.087|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.733|  -28.733|-6908.643|-6908.643|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
| -28.733|  -28.733|-6908.443|-6908.443|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -28.733|  -28.733|-6908.263|-6908.263|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -28.733|  -28.733|-6908.222|-6908.222|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -28.733|  -28.733|-6907.966|-6907.966|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.733|  -28.733|-6907.768|-6907.768|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_5_/D  |
| -28.733|  -28.733|-6907.523|-6907.523|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -28.733|  -28.733|-6907.377|-6907.377|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -28.733|  -28.733|-6907.127|-6907.127|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -28.733|  -28.733|-6906.922|-6906.922|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
| -28.733|  -28.733|-6906.597|-6906.597|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
| -28.733|  -28.733|-6906.404|-6906.404|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -28.733|  -28.733|-6906.225|-6906.225|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
| -28.733|  -28.733|-6905.840|-6905.840|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_3_/D  |
| -28.733|  -28.733|-6905.641|-6905.641|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -28.733|  -28.733|-6905.521|-6905.521|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -28.733|  -28.733|-6905.270|-6905.270|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -28.733|  -28.733|-6905.251|-6905.251|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -28.733|  -28.733|-6905.091|-6905.091|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -28.733|  -28.733|-6904.790|-6904.790|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
| -28.733|  -28.733|-6904.747|-6904.747|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -28.733|  -28.733|-6904.729|-6904.729|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -28.733|  -28.733|-6904.573|-6904.573|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -28.733|  -28.733|-6904.451|-6904.451|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
| -28.733|  -28.733|-6904.307|-6904.307|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
| -28.733|  -28.733|-6904.040|-6904.040|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
| -28.733|  -28.733|-6903.885|-6903.885|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -28.733|  -28.733|-6903.699|-6903.699|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
| -28.733|  -28.733|-6903.620|-6903.620|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -28.733|  -28.733|-6903.527|-6903.527|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
| -28.733|  -28.733|-6902.898|-6902.898|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -28.733|  -28.733|-6902.882|-6902.882|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -28.733|  -28.733|-6902.795|-6902.795|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
| -28.733|  -28.733|-6902.559|-6902.559|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.733|  -28.733|-6902.493|-6902.493|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
| -28.733|  -28.733|-6902.468|-6902.468|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -28.733|  -28.733|-6902.447|-6902.447|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -28.733|  -28.733|-6902.393|-6902.393|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -28.733|  -28.733|-6902.208|-6902.208|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -28.733|  -28.733|-6902.142|-6902.142|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -28.733|  -28.733|-6901.869|-6901.869|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.733|  -28.733|-6901.853|-6901.853|    99.34%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.733|  -28.733|-6901.542|-6901.542|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.733|  -28.733|-6901.416|-6901.416|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.733|  -28.733|-6901.316|-6901.316|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
| -28.733|  -28.733|-6901.081|-6901.081|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -28.733|  -28.733|-6901.001|-6901.001|    99.34%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -28.733|  -28.733|-6900.841|-6900.841|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -28.733|  -28.733|-6900.499|-6900.499|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -28.733|  -28.733|-6900.478|-6900.478|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
| -28.733|  -28.733|-6900.458|-6900.458|    99.34%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
| -28.733|  -28.733|-6900.358|-6900.358|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
| -28.733|  -28.733|-6900.321|-6900.321|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -28.733|  -28.733|-6900.096|-6900.096|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -28.733|  -28.733|-6900.081|-6900.081|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -28.733|  -28.733|-6900.058|-6900.058|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
| -28.733|  -28.733|-6900.025|-6900.025|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.733|  -28.733|-6899.979|-6899.979|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -28.733|  -28.733|-6899.964|-6899.964|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -28.733|  -28.733|-6899.931|-6899.931|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
| -28.733|  -28.733|-6899.870|-6899.870|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -28.733|  -28.733|-6899.838|-6899.838|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.733|  -28.733|-6899.820|-6899.820|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.733|  -28.733|-6899.795|-6899.795|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
| -28.733|  -28.733|-6899.739|-6899.739|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_5_/D  |
| -28.733|  -28.733|-6899.726|-6899.726|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
| -28.733|  -28.733|-6899.726|-6899.726|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.8 real=0:00:31.0 mem=2247.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.9 real=0:00:31.0 mem=2247.8M) ***
** GigaOpt Optimizer WNS Slack -28.733 TNS Slack -6899.726 Density 99.35
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 166 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.738|  -28.738|-6900.658|-6900.658|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.738|  -28.738|-6900.658|-6900.658|    99.35%|   0:00:02.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
| -28.738|  -28.738|-6900.458|-6900.458|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -28.738|  -28.738|-6900.024|-6900.024|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -28.738|  -28.738|-6899.952|-6899.952|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -28.738|  -28.738|-6899.635|-6899.635|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -28.738|  -28.738|-6898.891|-6898.891|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -28.738|  -28.738|-6898.546|-6898.546|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
| -28.739|  -28.739|-6897.699|-6897.699|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
| -28.739|  -28.739|-6897.535|-6897.535|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.739|  -28.739|-6897.491|-6897.491|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.739|  -28.739|-6897.357|-6897.357|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
| -28.739|  -28.739|-6897.269|-6897.269|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.739|  -28.739|-6896.953|-6896.953|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.739|  -28.739|-6896.752|-6896.752|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -28.739|  -28.739|-6896.732|-6896.732|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
| -28.739|  -28.739|-6896.732|-6896.732|    99.35%|   0:00:02.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
| -28.739|  -28.739|-6896.660|-6896.660|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.739|  -28.739|-6896.227|-6896.227|    99.35%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.739|  -28.739|-6895.778|-6895.778|    99.35%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
| -28.739|  -28.739|-6895.715|-6895.715|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
| -28.739|  -28.739|-6895.627|-6895.627|    99.35%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -28.739|  -28.739|-6895.562|-6895.562|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
| -28.739|  -28.739|-6895.524|-6895.524|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
| -28.739|  -28.739|-6895.446|-6895.446|    99.35%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -28.739|  -28.739|-6895.446|-6895.446|    99.35%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
| -28.739|  -28.739|-6895.397|-6895.397|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
| -28.739|  -28.739|-6895.371|-6895.371|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -28.739|  -28.739|-6895.349|-6895.349|    99.35%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
| -28.739|  -28.739|-6895.349|-6895.349|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
| -28.739|  -28.739|-6895.336|-6895.336|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
| -28.739|  -28.739|-6895.088|-6895.088|    99.35%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -28.739|  -28.739|-6894.942|-6894.942|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.739|  -28.739|-6894.822|-6894.822|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.739|  -28.739|-6894.794|-6894.794|    99.35%|   0:00:00.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.739|  -28.739|-6894.794|-6894.794|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
| -28.739|  -28.739|-6894.705|-6894.705|    99.35%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.739|  -28.739|-6894.655|-6894.655|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
| -28.739|  -28.739|-6894.647|-6894.647|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.739|  -28.739|-6894.574|-6894.574|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.739|  -28.739|-6894.563|-6894.563|    99.35%|   0:00:01.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.739|  -28.739|-6894.564|-6894.564|    99.35%|   0:00:00.0| 2228.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.1 real=0:00:20.0 mem=2228.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.2 real=0:00:20.0 mem=2228.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:52.3 real=0:00:52.0 mem=2228.7M) ***
*** Starting refinePlace (2:17:07 mem=2194.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2194.4MB
*** Finished refinePlace (2:17:08 mem=2194.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
End: GigaOpt TNS recovery
Default Rule : ""
Non Default Rules :
Worst Slack : -28.739 ns
Total 1 nets layer assigned (0.3).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1408 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -28.739 ns
Total 0 nets layer assigned (0.4).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1408 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2194.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2194.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2194.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=2194.4M

------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.739 | -28.739 |  0.051  |
|           TNS (ns):| -6894.6 | -6894.6 |  0.000  |
|    Violating Paths:|  2634   |  2634   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.833%
       (99.351% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2194.4M
**optDesign ... cpu = 0:51:30, real = 0:51:30, mem = 2015.2M, totSessionCpu=2:17:10 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar 16 14:25:35 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 133 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 507
#  Number of instances deleted (including moved) = 1706
#  Number of instances resized = 2005
#  Number of instances with same cell size swap = 61
#  Number of instances with pin swaps = 4
#  Total number of placement changes (moved instances are counted twice) = 4218
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47247 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 54003 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1408/45673 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1666.75 (MB), peak = 2018.62 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#4836 routed nets are extracted.
#    1998 (4.23%) extracted nets are partially routed.
#40811 routed nets are imported.
#26 (0.06%) nets are without wires.
#1576 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47249.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1998
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 16 14:25:43 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 16 14:25:45 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.34%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.20%
#
#  308 nets (0.65%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1678.60 (MB), peak = 2018.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1685.75 (MB), peak = 2018.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.75 (MB), peak = 2018.62 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1685.75 (MB), peak = 2018.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45673.
#Total number of nets in the design = 47249.
#
#2003 routable nets have only global wires.
#43670 routable nets have only detail routed wires.
#61 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#567 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  2                 59            1942  
#-------------------------------------------------------------------
#        Total                  2                 59            1942  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                308                320           45045  
#-------------------------------------------------------------------
#        Total                308                320           45045  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      3(0.00%)      2(0.00%)   (0.00%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      1(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 308
#Total wire length = 1308108 um.
#Total half perimeter of net bounding box = 1227263 um.
#Total wire length on LAYER M1 = 3258 um.
#Total wire length on LAYER M2 = 260822 um.
#Total wire length on LAYER M3 = 386234 um.
#Total wire length on LAYER M4 = 270869 um.
#Total wire length on LAYER M5 = 203225 um.
#Total wire length on LAYER M6 = 128312 um.
#Total wire length on LAYER M7 = 18434 um.
#Total wire length on LAYER M8 = 36954 um.
#Total number of vias = 375657
#Total number of multi-cut vias = 233353 ( 62.1%)
#Total number of single cut vias = 142304 ( 37.9%)
#Up-Via Summary (total 375657):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125198 ( 79.6%)     32050 ( 20.4%)     157248
#  Metal 2       13686 (  9.2%)    134516 ( 90.8%)     148202
#  Metal 3        2593 (  5.6%)     43617 ( 94.4%)      46210
#  Metal 4         460 (  3.0%)     15104 ( 97.0%)      15564
#  Metal 5          61 (  1.3%)      4816 ( 98.7%)       4877
#  Metal 6         168 (  8.7%)      1764 ( 91.3%)       1932
#  Metal 7         138 (  8.5%)      1486 ( 91.5%)       1624
#-----------------------------------------------------------
#               142304 ( 37.9%)    233353 ( 62.1%)     375657 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 93.6
#Average of max src_to_sink distance for priority net 93.6
#Average of ave src_to_sink distance for priority net 57.2
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1688.24 (MB), peak = 2018.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1676.19 (MB), peak = 2018.62 (MB)
#Start Track Assignment.
#Done with 302 horizontal wires in 4 hboxes and 339 vertical wires in 3 hboxes.
#Done with 12 horizontal wires in 4 hboxes and 33 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 308
#Total wire length = 1308396 um.
#Total half perimeter of net bounding box = 1227263 um.
#Total wire length on LAYER M1 = 3409 um.
#Total wire length on LAYER M2 = 260869 um.
#Total wire length on LAYER M3 = 386302 um.
#Total wire length on LAYER M4 = 270873 um.
#Total wire length on LAYER M5 = 203225 um.
#Total wire length on LAYER M6 = 128312 um.
#Total wire length on LAYER M7 = 18444 um.
#Total wire length on LAYER M8 = 36962 um.
#Total number of vias = 375589
#Total number of multi-cut vias = 233353 ( 62.1%)
#Total number of single cut vias = 142236 ( 37.9%)
#Up-Via Summary (total 375589):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125173 ( 79.6%)     32050 ( 20.4%)     157223
#  Metal 2       13661 (  9.2%)    134516 ( 90.8%)     148177
#  Metal 3        2588 (  5.6%)     43617 ( 94.4%)      46205
#  Metal 4         456 (  2.9%)     15104 ( 97.1%)      15560
#  Metal 5          57 (  1.2%)      4816 ( 98.8%)       4873
#  Metal 6         164 (  8.5%)      1764 ( 91.5%)       1928
#  Metal 7         137 (  8.4%)      1486 ( 91.6%)       1623
#-----------------------------------------------------------
#               142236 ( 37.9%)    233353 ( 62.1%)     375589 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1752.70 (MB), peak = 2018.62 (MB)
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 85.11 (MB)
#Total memory = 1752.70 (MB)
#Peak memory = 2018.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 20300 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1731.15 (MB), peak = 2018.62 (MB)
#    completing 20% with 20293 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1733.86 (MB), peak = 2018.62 (MB)
#    completing 30% with 20474 violations
#    cpu time = 00:00:30, elapsed time = 00:00:29, memory = 1733.12 (MB), peak = 2018.62 (MB)
#    completing 40% with 20487 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1731.73 (MB), peak = 2018.62 (MB)
#    completing 50% with 20487 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1731.73 (MB), peak = 2018.62 (MB)
#    completing 60% with 20487 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1731.73 (MB), peak = 2018.62 (MB)
#    completing 70% with 20487 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1731.73 (MB), peak = 2018.62 (MB)
#    completing 80% with 20487 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1731.73 (MB), peak = 2018.62 (MB)
#    completing 90% with 20487 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1731.73 (MB), peak = 2018.62 (MB)
#    completing 100% with 20487 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1731.73 (MB), peak = 2018.62 (MB)
# ECO: 1.5% of the total area was rechecked for DRC, and 4.1% required routing.
#    number of violations = 20487
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2308      614     6873     2439      499      497      462    13692
#	M2         2255     2768     1027       29       31        4      436     6550
#	M3           47       32       51        3        0        0       90      223
#	M4            6        4        7        0        0        0        1       18
#	M5            1        1        1        0        0        0        0        3
#	M6            0        0        0        0        0        1        0        1
#	Totals     4617     3419     7959     2471      530      502      989    20487
#2512 out of 148609 instances need to be verified(marked ipoed).
#3.9% of the total area is being checked for drcs
#3.9% of the total area was checked
#    number of violations = 21504
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         2564      670     7120      673     2461      504      615    14607
#	M2         2279     2820     1045       79       30       31      364     6648
#	M3           47       35       51        2        3        0       89      227
#	M4            6        4        7        0        0        0        1       18
#	M5            1        1        1        0        0        0        0        3
#	M6            0        0        0        0        0        0        1        1
#	Totals     4897     3530     8224      754     2494      535     1070    21504
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1732.42 (MB), peak = 2018.62 (MB)
#start 1st optimization iteration ...
#    completing 10% with 21468 violations
#    cpu time = 00:04:59, elapsed time = 00:04:59, memory = 1974.56 (MB), peak = 2021.72 (MB)
#    completing 20% with 21475 violations
#    cpu time = 00:09:24, elapsed time = 00:09:24, memory = 1976.02 (MB), peak = 2027.26 (MB)
#    completing 30% with 21514 violations
#    cpu time = 00:13:33, elapsed time = 00:13:33, memory = 1929.03 (MB), peak = 2027.26 (MB)
#    completing 40% with 21379 violations
#    cpu time = 00:17:19, elapsed time = 00:17:19, memory = 1897.17 (MB), peak = 2027.26 (MB)
#    completing 50% with 21126 violations
#    cpu time = 00:20:35, elapsed time = 00:20:34, memory = 1897.31 (MB), peak = 2027.26 (MB)
#    completing 60% with 21029 violations
#    cpu time = 00:24:19, elapsed time = 00:24:19, memory = 1987.80 (MB), peak = 2027.26 (MB)
#    completing 70% with 20765 violations
#    cpu time = 00:28:04, elapsed time = 00:28:04, memory = 1944.27 (MB), peak = 2027.26 (MB)
#    completing 80% with 20514 violations
#    cpu time = 00:31:10, elapsed time = 00:31:10, memory = 1901.07 (MB), peak = 2027.26 (MB)
#    completing 90% with 20159 violations
#    cpu time = 00:33:29, elapsed time = 00:33:29, memory = 1892.62 (MB), peak = 2027.26 (MB)
#    completing 100% with 20001 violations
#    cpu time = 00:36:40, elapsed time = 00:36:41, memory = 1984.64 (MB), peak = 2027.26 (MB)
#    number of violations = 20001
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2187      503     7029     2215      544      461      367    13306
#	M2         2063     2679     1034       26       50        5      468     6325
#	M3           75       39      102        5        2        2      113      338
#	M4            6        4       13        1        0        0        3       27
#	M5            0        0        2        0        0        0        0        2
#	M6            0        0        0        0        0        0        0        0
#	M7            1        0        0        0        0        0        2        3
#	Totals     4332     3225     8180     2247      596      468      953    20001
#    number of process antenna violations = 15
#cpu time = 00:36:40, elapsed time = 00:36:41, memory = 1984.80 (MB), peak = 2027.26 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 308
#Total wire length = 1306594 um.
#Total half perimeter of net bounding box = 1227263 um.
#Total wire length on LAYER M1 = 3102 um.
#Total wire length on LAYER M2 = 259444 um.
#Total wire length on LAYER M3 = 384621 um.
#Total wire length on LAYER M4 = 271108 um.
#Total wire length on LAYER M5 = 204315 um.
#Total wire length on LAYER M6 = 128617 um.
#Total wire length on LAYER M7 = 18440 um.
#Total wire length on LAYER M8 = 36947 um.
#Total number of vias = 379138
#Total number of multi-cut vias = 201256 ( 53.1%)
#Total number of single cut vias = 177882 ( 46.9%)
#Up-Via Summary (total 379138):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      134938 ( 85.5%)     22925 ( 14.5%)     157863
#  Metal 2       27650 ( 18.6%)    121285 ( 81.4%)     148935
#  Metal 3       10828 ( 22.9%)     36415 ( 77.1%)      47243
#  Metal 4        3475 ( 21.1%)     13003 ( 78.9%)      16478
#  Metal 5         538 ( 10.6%)      4532 ( 89.4%)       5070
#  Metal 6         206 ( 10.7%)      1717 ( 89.3%)       1923
#  Metal 7         247 ( 15.2%)      1379 ( 84.8%)       1626
#-----------------------------------------------------------
#               177882 ( 46.9%)    201256 ( 53.1%)     379138 
#
#Total number of DRC violations = 20001
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 13306
#Total number of violations on LAYER M2 = 6325
#Total number of violations on LAYER M3 = 338
#Total number of violations on LAYER M4 = 27
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 3
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:37:30
#Elapsed time = 00:37:30
#Increased memory = -40.02 (MB)
#Total memory = 1712.68 (MB)
#Peak memory = 2027.26 (MB)
#
#Start Post Route via swapping..
#16.16% of area are rerouted by ECO routing.
#    number of violations = 20984
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2239      516     7176     2347      552      518      389    13737
#	M2         2232     2988     1061       31       50        5      479     6846
#	M3           85       43      104        5        2        2      124      365
#	M4            7        5       14        1        0        0        3       30
#	M5            0        0        2        0        0        0        0        2
#	M6            0        0        0        0        0        0        0        0
#	M7            2        0        0        0        0        0        2        4
#	Totals     4565     3552     8357     2384      604      525      997    20984
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1714.41 (MB), peak = 2027.26 (MB)
#    number of violations = 20133
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2207      503     7077     2218      549      470      392    13416
#	M2         2067     2672     1053       26       50        5      469     6342
#	M3           77       40      104        5        2        2      113      343
#	M4            6        4       13        1        0        0        3       27
#	M5            0        0        2        0        0        0        0        2
#	M6            0        0        0        0        0        0        0        0
#	M7            1        0        0        0        0        0        2        3
#	Totals     4358     3219     8249     2250      601      477      979    20133
#cpu time = 00:02:27, elapsed time = 00:02:27, memory = 1713.31 (MB), peak = 2027.26 (MB)
#CELL_VIEW fullchip,init has 20133 DRC violations
#Total number of DRC violations = 20133
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 23
#Total number of violations on LAYER M1 = 13416
#Total number of violations on LAYER M2 = 6342
#Total number of violations on LAYER M3 = 343
#Total number of violations on LAYER M4 = 27
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 3
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 308
#Total wire length = 1306594 um.
#Total half perimeter of net bounding box = 1227263 um.
#Total wire length on LAYER M1 = 3102 um.
#Total wire length on LAYER M2 = 259444 um.
#Total wire length on LAYER M3 = 384621 um.
#Total wire length on LAYER M4 = 271108 um.
#Total wire length on LAYER M5 = 204315 um.
#Total wire length on LAYER M6 = 128617 um.
#Total wire length on LAYER M7 = 18440 um.
#Total wire length on LAYER M8 = 36947 um.
#Total number of vias = 379138
#Total number of multi-cut vias = 240059 ( 63.3%)
#Total number of single cut vias = 139079 ( 36.7%)
#Up-Via Summary (total 379138):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125255 ( 79.3%)     32608 ( 20.7%)     157863
#  Metal 2       10898 (  7.3%)    138037 ( 92.7%)     148935
#  Metal 3        2284 (  4.8%)     44959 ( 95.2%)      47243
#  Metal 4         448 (  2.7%)     16030 ( 97.3%)      16478
#  Metal 5          35 (  0.7%)      5035 ( 99.3%)       5070
#  Metal 6          71 (  3.7%)      1852 ( 96.3%)       1923
#  Metal 7          88 (  5.4%)      1538 ( 94.6%)       1626
#-----------------------------------------------------------
#               139079 ( 36.7%)    240059 ( 63.3%)     379138 
#
#detailRoute Statistics:
#Cpu time = 00:39:59
#Elapsed time = 00:40:00
#Increased memory = -41.12 (MB)
#Total memory = 1711.57 (MB)
#Peak memory = 2027.26 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47249 NETS and 0 SPECIALNETS signatures
#Created 148610 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1715.58 (MB), peak = 2027.26 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1715.61 (MB), peak = 2027.26 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:40:20
#Elapsed time = 00:40:21
#Increased memory = -64.34 (MB)
#Total memory = 1643.00 (MB)
#Peak memory = 2027.26 (MB)
#Number of warnings = 1
#Total number of warnings = 267
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 16 15:05:56 2025
#
**optDesign ... cpu = 1:31:50, real = 1:31:51, mem = 1991.4M, totSessionCpu=2:57:30 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148609 and nets=47249 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/fullchip_14253_Wsev4k.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1989.4M)
Extracted 10.0004% (CPU Time= 0:00:01.3  MEM= 2056.6M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 2056.6M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 2056.6M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2060.6M)
Extracted 50.0003% (CPU Time= 0:00:03.7  MEM= 2060.6M)
Extracted 60.0003% (CPU Time= 0:00:04.6  MEM= 2060.6M)
Extracted 70.0003% (CPU Time= 0:00:05.0  MEM= 2060.6M)
Extracted 80.0002% (CPU Time= 0:00:05.3  MEM= 2060.6M)
Extracted 90.0002% (CPU Time= 0:00:06.1  MEM= 2060.6M)
Extracted 100% (CPU Time= 0:00:07.7  MEM= 2060.6M)
Number of Extracted Resistors     : 968858
Number of Extracted Ground Cap.   : 934239
Number of Extracted Coupling Cap. : 1639984
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2042.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.1  Real Time: 0:00:09.0  MEM: 2042.551M)
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47249,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2116.53 CPU=0:00:19.0 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/.AAE_uyXBvM/.AAE_14253/waveform.data...
*** CDM Built up (cpu=0:00:31.3  real=0:00:31.0  mem= 2116.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47249,  26.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2092.57 CPU=0:00:18.6 REAL=0:00:18.0)
*** CDM Built up (cpu=0:00:18.8  real=0:00:18.0  mem= 2092.6M) ***
*** Done Building Timing Graph (cpu=0:00:54.6 real=0:00:55.0 totSessionCpu=2:58:25 mem=2092.6M)
**optDesign ... cpu = 1:32:45, real = 1:32:46, mem = 2000.2M, totSessionCpu=2:58:25 **
Running LEF-safe VT swap in recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -29.035 TNS Slack -6921.361 Density 99.35
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:01.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:01.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:01.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:01.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:01.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:01.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -29.035|  -29.035|-6921.361|-6921.361|    99.35%|   0:00:00.0| 2248.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:06.0 mem=2248.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:06.0 mem=2248.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.6 real=0:00:07.0 mem=2248.4M) ***
End: GigaOpt Optimization in post-eco TNS mode
*** Finish setup-recovery (cpu=0:45:21, real=0:45:21, mem=2099.41M, totSessionCpu=2:58:36 .
**optDesign ... cpu = 1:32:57, real = 1:32:57, mem = 2099.4M, totSessionCpu=2:58:36 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:32:58, real = 1:32:59, mem = 2099.4M, totSessionCpu=2:58:38 **
** Profile ** Start :  cpu=0:00:00.0, mem=2156.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2156.7M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 47249,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.9 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/.AAE_uyXBvM/.AAE_14253/waveform.data...
*** CDM Built up (cpu=0:00:19.5  real=0:00:20.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47249,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:24.3 real=0:00:24.0 totSessionCpu=0:01:41 mem=0.0M)
** Profile ** Overall slacks :  cpu=-2:0-6:0-6.-5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:26.4, mem=2156.7M
** Profile ** Total reports :  cpu=0:00:02.7, mem=2101.4M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2101.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.035 | -29.035 |  0.051  |
|           TNS (ns):| -6921.4 | -6921.4 |  0.000  |
|    Violating Paths:|  2633   |  2633   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.410  | -0.410  |  0.000  |
|           TNS (ns):| -62.551 | -62.551 |  0.000  |
|    Violating Paths:|   235   |   235   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.833%
       (99.351% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2101.4M
**optDesign ... cpu = 1:33:28, real = 1:33:30, mem = 2099.4M, totSessionCpu=2:59:08 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2045.9M, totSessionCpu=2:59:12 **
#Created 848 library cell signatures
#Created 47249 NETS and 0 SPECIALNETS signatures
#Created 148610 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1739.31 (MB), peak = 2027.26 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1739.31 (MB), peak = 2027.26 (MB)
Begin checking placement ... (start mem=2045.9M, init mem=2045.9M)
Overlapping with other instance:	82247
Orientation Violation:	71850
Placement Blockage Violation:	576
*info: Placed = 148609         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.35%(916160/922147)
Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:00.5; mem=2045.9M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39974

Instance distribution across the VT partitions:

 LVT : inst = 12657 (31.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 12657 (31.7%)

 HVT : inst = 27313 (68.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 27313 (68.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148609 and nets=47249 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/fullchip_14253_Wsev4k.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2033.7M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 2108.9M)
Extracted 20.0004% (CPU Time= 0:00:01.8  MEM= 2108.9M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 2108.9M)
Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 2112.9M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 2112.9M)
Extracted 60.0003% (CPU Time= 0:00:04.7  MEM= 2112.9M)
Extracted 70.0003% (CPU Time= 0:00:05.1  MEM= 2112.9M)
Extracted 80.0002% (CPU Time= 0:00:05.5  MEM= 2112.9M)
Extracted 90.0002% (CPU Time= 0:00:06.2  MEM= 2112.9M)
Extracted 100% (CPU Time= 0:00:07.8  MEM= 2112.9M)
Number of Extracted Resistors     : 968858
Number of Extracted Ground Cap.   : 934239
Number of Extracted Coupling Cap. : 1639984
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2092.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 2092.875M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47249,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2122.97 CPU=0:00:19.2 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/.AAE_uyXBvM/.AAE_14253/waveform.data...
*** CDM Built up (cpu=0:00:20.6  real=0:00:21.0  mem= 2123.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47249,  26.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2099.02 CPU=0:00:19.0 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.2  real=0:00:19.0  mem= 2099.0M) ***
*** Done Building Timing Graph (cpu=0:00:44.0 real=0:00:44.0 totSessionCpu=3:00:11 mem=2099.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=2099.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=2099.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2099.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2099.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.035 | -29.035 |  0.051  |
|           TNS (ns):| -6921.4 | -6921.4 |  0.000  |
|    Violating Paths:|  2633   |  2633   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -476    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.833%
       (99.351% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2099.0M
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 2001.8M, totSessionCpu=3:00:13 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
**INFO: Start fixing DRV (Mem = 2068.59M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 290 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7   |   144   |     3   |      3  |     0   |     0   |     0   |     0   |     0   |     0   | -29.04 |          0|          0|          0|  99.35  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -28.90 |          5|          0|          2|  99.35  |   0:00:02.0|    2321.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -28.90 |          0|          0|          0|  99.35  |   0:00:00.0|    2321.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=2321.4M) ***

*** Starting refinePlace (3:00:24 mem=2375.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2375.5MB
*** Finished refinePlace (3:00:25 mem=2375.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 2177.7M, totSessionCpu=3:00:25 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 2177.71M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2177.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2177.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2187.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2187.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.15min mem=2177.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.896 | -28.896 |  0.051  |
|           TNS (ns):| -6911.3 | -6911.3 |  0.000  |
|    Violating Paths:|  2633   |  2633   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -476    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.834%
       (99.352% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2187.7M
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 2177.7M, totSessionCpu=3:00:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=2168.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2168.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2168.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2168.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.896 | -28.896 |  0.051  |
|           TNS (ns):| -6911.3 | -6911.3 |  0.000  |
|    Violating Paths:|  2633   |  2633   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -476    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.834%
       (99.352% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2168.2M
**optDesign ... cpu = 0:01:16, real = 0:01:16, mem = 2110.9M, totSessionCpu=3:00:29 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar 16 15:08:55 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OFC3373_sum_this_core_21_ connects to NET core_instance/sfp_instance/FE_OFN6808_sum_this_core_21_ at location ( 395.100 286.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6808_sum_this_core_21_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OFC3373_sum_this_core_21_ connects to NET core_instance/sfp_instance/FE_OFN3373_sum_this_core_21_ at location ( 395.500 286.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN3373_sum_this_core_21_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 5 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 7
#  Number of instances deleted (including moved) = 1322
#  Number of instances resized = 1
#  Total number of placement changes (moved instances are counted twice) = 1330
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47252 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ FE_OFC113_out_74_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC117_out_72_ FILLER_17818. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18419. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25688. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC147_out_57_ FILLER_17812. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC149_out_56_ core_instance/sfp_instance/sfp_out_sign2_reg_3_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC155_out_53_ core_instance/sfp_instance/FE_OCPC8661_n2584. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_18597. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FILLER_18212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC165_out_48_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC15_out_123_ FILLER_19039. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC161_out_50_ FILLER_17623. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC171_out_45_ FILLER_17803. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC17_out_122_ FILLER_18418. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25210. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ FILLER_26400. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 54002 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1408/45678 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1809.76 (MB), peak = 2027.26 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 396.710 284.530 ) on M1 for NET core_instance/sfp_instance/FE_OFN3373_sum_this_core_21_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 411.200 365.400 ) on M1 for NET core_instance/sfp_instance/FE_OFN5013_sum_this_core_14_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 298.000 378.200 ) on M1 for NET core_instance/sfp_instance/FE_OFN6298_sum_this_core_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 268.600 324.200 ) on M1 for NET core_instance/sfp_instance/FE_OFN6438_sum_this_core_18_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 396.300 284.680 ) on M1 for NET core_instance/sfp_instance/FE_OFN6808_sum_this_core_21_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 298.485 378.100 ) on M1 for NET core_instance/sfp_instance/FE_PDN9555_FE_OFN6298_sum_this_core_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 269.085 324.100 ) on M1 for NET core_instance/sfp_instance/FE_PDN9556_FE_OFN6438_sum_this_core_18_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 411.685 365.500 ) on M1 for NET core_instance/sfp_instance/FE_PDN9557_FE_OFN5013_sum_this_core_14_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 477.550 372.700 ) on M1 for NET core_instance/sfp_instance/FE_PDN9558_sum_this_core_17_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 256.685 399.700 ) on M1 for NET core_instance/sfp_instance/FE_PDN9559_n2623. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 256.115 399.700 ) on M1 for NET core_instance/sfp_instance/n2623. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 476.805 372.600 ) on M1 for NET core_instance/sfp_instance/sum_this_core[17]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#18 routed nets are extracted.
#    12 (0.03%) extracted nets are partially routed.
#45660 routed nets are imported.
#1576 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47254.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 12
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 16 15:09:02 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 16 15:09:04 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.34%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.20%
#
#  308 nets (0.65%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1821.15 (MB), peak = 2027.26 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1821.28 (MB), peak = 2027.26 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1821.29 (MB), peak = 2027.26 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1821.29 (MB), peak = 2027.26 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45678.
#Total number of nets in the design = 47254.
#
#12 routable nets have only global wires.
#45666 routable nets have only detail routed wires.
#628 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              12  
#-----------------------------
#        Total              12  
#-----------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                308                320           45050  
#-------------------------------------------------------------------
#        Total                308                320           45050  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      4(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 308
#Total wire length = 1306602 um.
#Total half perimeter of net bounding box = 1227319 um.
#Total wire length on LAYER M1 = 3102 um.
#Total wire length on LAYER M2 = 259456 um.
#Total wire length on LAYER M3 = 384622 um.
#Total wire length on LAYER M4 = 271103 um.
#Total wire length on LAYER M5 = 204315 um.
#Total wire length on LAYER M6 = 128617 um.
#Total wire length on LAYER M7 = 18440 um.
#Total wire length on LAYER M8 = 36947 um.
#Total number of vias = 379156
#Total number of multi-cut vias = 240054 ( 63.3%)
#Total number of single cut vias = 139102 ( 36.7%)
#Up-Via Summary (total 379156):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125264 ( 79.3%)     32607 ( 20.7%)     157871
#  Metal 2       10908 (  7.3%)    138035 ( 92.7%)     148943
#  Metal 3        2288 (  4.8%)     44957 ( 95.2%)      47245
#  Metal 4         448 (  2.7%)     16030 ( 97.3%)      16478
#  Metal 5          35 (  0.7%)      5035 ( 99.3%)       5070
#  Metal 6          71 (  3.7%)      1852 ( 96.3%)       1923
#  Metal 7          88 (  5.4%)      1538 ( 94.6%)       1626
#-----------------------------------------------------------
#               139102 ( 36.7%)    240054 ( 63.3%)     379156 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1823.75 (MB), peak = 2027.26 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.72 (MB), peak = 2027.26 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 4 hboxes and 7 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 4 hboxes and 1 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 308
#Total wire length = 1306606 um.
#Total half perimeter of net bounding box = 1227319 um.
#Total wire length on LAYER M1 = 3102 um.
#Total wire length on LAYER M2 = 259459 um.
#Total wire length on LAYER M3 = 384623 um.
#Total wire length on LAYER M4 = 271103 um.
#Total wire length on LAYER M5 = 204315 um.
#Total wire length on LAYER M6 = 128617 um.
#Total wire length on LAYER M7 = 18440 um.
#Total wire length on LAYER M8 = 36947 um.
#Total number of vias = 379154
#Total number of multi-cut vias = 240054 ( 63.3%)
#Total number of single cut vias = 139100 ( 36.7%)
#Up-Via Summary (total 379154):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125263 ( 79.3%)     32607 ( 20.7%)     157870
#  Metal 2       10907 (  7.3%)    138035 ( 92.7%)     148942
#  Metal 3        2288 (  4.8%)     44957 ( 95.2%)      47245
#  Metal 4         448 (  2.7%)     16030 ( 97.3%)      16478
#  Metal 5          35 (  0.7%)      5035 ( 99.3%)       5070
#  Metal 6          71 (  3.7%)      1852 ( 96.3%)       1923
#  Metal 7          88 (  5.4%)      1538 ( 94.6%)       1626
#-----------------------------------------------------------
#               139100 ( 36.7%)    240054 ( 63.3%)     379154 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1870.84 (MB), peak = 2027.26 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 59.98 (MB)
#Total memory = 1870.84 (MB)
#Peak memory = 2027.26 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 19850 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.84 (MB), peak = 2027.26 (MB)
#    completing 20% with 19850 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.84 (MB), peak = 2027.26 (MB)
#    completing 30% with 19853 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1849.05 (MB), peak = 2027.26 (MB)
#    completing 40% with 19849 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1853.53 (MB), peak = 2027.26 (MB)
#    completing 50% with 19849 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1853.75 (MB), peak = 2027.26 (MB)
#    completing 60% with 19849 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1853.75 (MB), peak = 2027.26 (MB)
#    completing 70% with 19849 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1853.75 (MB), peak = 2027.26 (MB)
#    completing 80% with 19849 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1853.75 (MB), peak = 2027.26 (MB)
#    completing 90% with 19849 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1853.75 (MB), peak = 2027.26 (MB)
#    completing 100% with 19849 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1853.75 (MB), peak = 2027.26 (MB)
# ECO: 0.3% of the total area was rechecked for DRC, and 0.3% required routing.
#    number of violations = 19849
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2205      502     7059     2218      468      468      391    13311
#	M2         2066     2649      924       26       43        5      462     6175
#	M3           77       39       98        5        2        2      110      333
#	M4            6        4       11        1        0        0        3       25
#	M5            0        0        2        0        0        0        0        2
#	M6            0        0        0        0        0        0        0        0
#	M7            1        0        0        0        0        0        2        3
#	Totals     4355     3194     8094     2250      513      475      968    19849
#8 out of 148614 instances need to be verified(marked ipoed).
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#    number of violations = 19860
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2208      503     7063     2219      468      468      391    13320
#	M2         2066     2649      924       26       43        5      462     6175
#	M3           78       39       98        5        2        2      111      335
#	M4            6        4       11        1        0        0        3       25
#	M5            0        0        2        0        0        0        0        2
#	M6            0        0        0        0        0        0        0        0
#	M7            1        0        0        0        0        0        2        3
#	Totals     4359     3195     8098     2251      513      475      969    19860
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1856.79 (MB), peak = 2027.26 (MB)
#start 1st optimization iteration ...
#    completing 10% with 19868 violations
#    cpu time = 00:05:43, elapsed time = 00:05:43, memory = 2026.66 (MB), peak = 2262.86 (MB)
#    completing 20% with 19895 violations
#    cpu time = 00:09:54, elapsed time = 00:09:54, memory = 2039.91 (MB), peak = 2262.86 (MB)
#    completing 30% with 19852 violations
#    cpu time = 00:13:56, elapsed time = 00:13:56, memory = 1995.45 (MB), peak = 2262.86 (MB)
#    completing 40% with 19875 violations
#    cpu time = 00:18:10, elapsed time = 00:18:09, memory = 2123.61 (MB), peak = 2262.86 (MB)
#    completing 50% with 19882 violations
#    cpu time = 00:21:09, elapsed time = 00:21:09, memory = 2051.26 (MB), peak = 2262.86 (MB)
#    completing 60% with 19859 violations
#    cpu time = 00:24:34, elapsed time = 00:24:33, memory = 2106.73 (MB), peak = 2262.86 (MB)
#    completing 70% with 19848 violations
#    cpu time = 00:28:23, elapsed time = 00:28:22, memory = 2103.80 (MB), peak = 2262.86 (MB)
#    completing 80% with 19822 violations
#    cpu time = 00:31:32, elapsed time = 00:31:31, memory = 2047.07 (MB), peak = 2262.86 (MB)
#    completing 90% with 19787 violations
#    cpu time = 00:33:48, elapsed time = 00:33:48, memory = 2075.08 (MB), peak = 2262.86 (MB)
#    completing 100% with 19772 violations
#    cpu time = 00:36:44, elapsed time = 00:36:43, memory = 2077.63 (MB), peak = 2262.86 (MB)
#    number of violations = 19772
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2238      487     7094     2190      503      459      364    13335
#	M2         2065     2639      936       19       45        1      415     6120
#	M3           63       36       82        3        2        0      112      298
#	M4            3        2        3        0        0        0        7       15
#	M5            1        1        0        0        0        0        1        3
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        1        1
#	Totals     4370     3165     8115     2212      550      460      900    19772
#    number of process antenna violations = 23
#cpu time = 00:36:44, elapsed time = 00:36:43, memory = 2077.70 (MB), peak = 2262.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 308
#Total wire length = 1306268 um.
#Total half perimeter of net bounding box = 1227319 um.
#Total wire length on LAYER M1 = 3092 um.
#Total wire length on LAYER M2 = 258986 um.
#Total wire length on LAYER M3 = 383797 um.
#Total wire length on LAYER M4 = 271347 um.
#Total wire length on LAYER M5 = 204921 um.
#Total wire length on LAYER M6 = 128691 um.
#Total wire length on LAYER M7 = 18469 um.
#Total wire length on LAYER M8 = 36966 um.
#Total number of vias = 379896
#Total number of multi-cut vias = 216092 ( 56.9%)
#Total number of single cut vias = 163804 ( 43.1%)
#Up-Via Summary (total 379896):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      132995 ( 84.2%)     24962 ( 15.8%)     157957
#  Metal 2       18516 ( 12.5%)    130188 ( 87.5%)     148704
#  Metal 3        8541 ( 17.9%)     39098 ( 82.1%)      47639
#  Metal 4        2970 ( 17.6%)     13899 ( 82.4%)      16869
#  Metal 5         531 ( 10.3%)      4615 ( 89.7%)       5146
#  Metal 6          86 (  4.4%)      1850 ( 95.6%)       1936
#  Metal 7         165 ( 10.0%)      1480 ( 90.0%)       1645
#-----------------------------------------------------------
#               163804 ( 43.1%)    216092 ( 56.9%)     379896 
#
#Total number of DRC violations = 19772
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 13335
#Total number of violations on LAYER M2 = 6120
#Total number of violations on LAYER M3 = 298
#Total number of violations on LAYER M4 = 15
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 1
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:36:47
#Elapsed time = 00:36:46
#Increased memory = -13.68 (MB)
#Total memory = 1857.16 (MB)
#Peak memory = 2262.86 (MB)
#
#Start Post Route via swapping..
#14.67% of area are rerouted by ECO routing.
#    number of violations = 20690
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2287      503     7231     2304      506      512      387    13730
#	M2         2223     2939      964       21       45        1      431     6624
#	M3           73       41       82        3        2        0      115      316
#	M4            3        2        3        0        0        0        7       15
#	M5            1        1        0        0        0        0        1        3
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        2        2
#	Totals     4587     3486     8280     2328      553      513      943    20690
#cpu time = 00:00:40, elapsed time = 00:00:39, memory = 1858.90 (MB), peak = 2262.86 (MB)
#    number of violations = 19901
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2252      491     7136     2195      506      470      389    13439
#	M2         2067     2633      951       19       45        1      423     6139
#	M3           67       36       82        3        2        0      111      301
#	M4            4        3        3        0        0        0        7       17
#	M5            1        1        0        0        0        0        1        3
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        2        2
#	Totals     4391     3164     8172     2217      553      471      933    19901
#cpu time = 00:02:24, elapsed time = 00:02:24, memory = 1861.82 (MB), peak = 2262.86 (MB)
#CELL_VIEW fullchip,init has 19901 DRC violations
#Total number of DRC violations = 19901
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 24
#Total number of violations on LAYER M1 = 13439
#Total number of violations on LAYER M2 = 6139
#Total number of violations on LAYER M3 = 301
#Total number of violations on LAYER M4 = 17
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 2
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 308
#Total wire length = 1306268 um.
#Total half perimeter of net bounding box = 1227319 um.
#Total wire length on LAYER M1 = 3092 um.
#Total wire length on LAYER M2 = 258986 um.
#Total wire length on LAYER M3 = 383797 um.
#Total wire length on LAYER M4 = 271347 um.
#Total wire length on LAYER M5 = 204921 um.
#Total wire length on LAYER M6 = 128691 um.
#Total wire length on LAYER M7 = 18469 um.
#Total wire length on LAYER M8 = 36966 um.
#Total number of vias = 379896
#Total number of multi-cut vias = 242167 ( 63.7%)
#Total number of single cut vias = 137729 ( 36.3%)
#Up-Via Summary (total 379896):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125051 ( 79.2%)     32906 ( 20.8%)     157957
#  Metal 2        9812 (  6.6%)    138892 ( 93.4%)     148704
#  Metal 3        2159 (  4.5%)     45480 ( 95.5%)      47639
#  Metal 4         505 (  3.0%)     16364 ( 97.0%)      16869
#  Metal 5          36 (  0.7%)      5110 ( 99.3%)       5146
#  Metal 6          71 (  3.7%)      1865 ( 96.3%)       1936
#  Metal 7          95 (  5.8%)      1550 ( 94.2%)       1645
#-----------------------------------------------------------
#               137729 ( 36.3%)    242167 ( 63.7%)     379896 
#
#detailRoute Statistics:
#Cpu time = 00:39:14
#Elapsed time = 00:39:13
#Increased memory = -14.65 (MB)
#Total memory = 1856.19 (MB)
#Peak memory = 2262.86 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47254 NETS and 0 SPECIALNETS signatures
#Created 148615 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.62 (MB), peak = 2262.86 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1857.85 (MB), peak = 2262.86 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:39:33
#Elapsed time = 00:39:33
#Increased memory = -29.44 (MB)
#Total memory = 1806.44 (MB)
#Peak memory = 2262.86 (MB)
#Number of warnings = 38
#Total number of warnings = 305
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 16 15:48:28 2025
#
**optDesign ... cpu = 0:40:49, real = 0:40:49, mem = 2154.1M, totSessionCpu=3:40:02 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148614 and nets=47254 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/fullchip_14253_Wsev4k.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2154.1M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2221.2M)
Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 2221.2M)
Extracted 30.0004% (CPU Time= 0:00:02.0  MEM= 2221.2M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2225.2M)
Extracted 50.0004% (CPU Time= 0:00:03.7  MEM= 2225.2M)
Extracted 60.0003% (CPU Time= 0:00:04.5  MEM= 2225.2M)
Extracted 70.0002% (CPU Time= 0:00:04.9  MEM= 2225.2M)
Extracted 80.0004% (CPU Time= 0:00:05.2  MEM= 2225.2M)
Extracted 90.0003% (CPU Time= 0:00:06.0  MEM= 2225.2M)
Extracted 100% (CPU Time= 0:00:07.6  MEM= 2225.2M)
Number of Extracted Resistors     : 968222
Number of Extracted Ground Cap.   : 933763
Number of Extracted Coupling Cap. : 1638544
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2213.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.9  Real Time: 0:00:08.0  MEM: 2213.207M)
**optDesign ... cpu = 0:40:58, real = 0:40:57, mem = 2151.6M, totSessionCpu=3:40:11 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47254,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2248.78 CPU=0:00:18.6 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/.AAE_uyXBvM/.AAE_14253/waveform.data...
*** CDM Built up (cpu=0:00:21.9  real=0:00:22.0  mem= 2248.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47254,  26.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2222.8 CPU=0:00:19.0 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.1  real=0:00:20.0  mem= 2222.8M) ***
*** Done Building Timing Graph (cpu=0:00:45.7 real=0:00:46.0 totSessionCpu=3:40:56 mem=2222.8M)
**optDesign ... cpu = 0:41:44, real = 0:41:43, mem = 2156.0M, totSessionCpu=3:40:56 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:41:46, real = 0:41:45, mem = 2156.0M, totSessionCpu=3:40:58 **
** Profile ** Start :  cpu=0:00:00.0, mem=2213.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2213.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2213.3M
** Profile ** Total reports :  cpu=0:00:03.1, mem=2156.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2156.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.927 | -28.927 |  0.049  |
|           TNS (ns):| -6915.2 | -6915.2 |  0.000  |
|    Violating Paths:|  2632   |  2632   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -476    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.834%
       (99.352% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2156.0M
**optDesign ... cpu = 0:41:51, real = 0:41:50, mem = 2154.0M, totSessionCpu=3:41:03 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2110.2M, totSessionCpu=3:41:08 **
**INFO: DRVs not fixed with -incr option
#Created 848 library cell signatures
#Created 47254 NETS and 0 SPECIALNETS signatures
#Created 148615 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1801.07 (MB), peak = 2262.86 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1801.12 (MB), peak = 2262.86 (MB)
Begin checking placement ... (start mem=2110.2M, init mem=2110.2M)
Overlapping with other instance:	82246
Orientation Violation:	71850
Placement Blockage Violation:	576
*info: Placed = 148614         (Fixed = 99)
*info: Unplaced = 0           
Placement Density:99.35%(916169/922147)
Finished checkPlace (cpu: total=0:00:01.8, vio checks=0:00:00.6; mem=2110.2M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39979

Instance distribution across the VT partitions:

 LVT : inst = 12664 (31.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 12664 (31.7%)

 HVT : inst = 27311 (68.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 27311 (68.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148614 and nets=47254 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/fullchip_14253_Wsev4k.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2098.1M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2189.2M)
Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 2189.2M)
Extracted 30.0004% (CPU Time= 0:00:02.0  MEM= 2189.2M)
Extracted 40.0003% (CPU Time= 0:00:02.7  MEM= 2193.2M)
Extracted 50.0004% (CPU Time= 0:00:03.7  MEM= 2193.2M)
Extracted 60.0003% (CPU Time= 0:00:04.5  MEM= 2193.2M)
Extracted 70.0002% (CPU Time= 0:00:04.9  MEM= 2193.2M)
Extracted 80.0004% (CPU Time= 0:00:05.2  MEM= 2193.2M)
Extracted 90.0003% (CPU Time= 0:00:06.0  MEM= 2193.2M)
Extracted 100% (CPU Time= 0:00:07.6  MEM= 2193.2M)
Number of Extracted Resistors     : 968222
Number of Extracted Ground Cap.   : 933763
Number of Extracted Coupling Cap. : 1638544
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2173.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.9  Real Time: 0:00:08.0  MEM: 2173.203M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47254,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2203.3 CPU=0:00:18.7 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/.AAE_uyXBvM/.AAE_14253/waveform.data...
*** CDM Built up (cpu=0:00:20.2  real=0:00:20.0  mem= 2203.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47254,  26.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2179.34 CPU=0:00:18.8 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:18.9  real=0:00:19.0  mem= 2179.3M) ***
*** Done Building Timing Graph (cpu=0:00:43.0 real=0:00:43.0 totSessionCpu=3:42:05 mem=2179.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=2179.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2179.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2179.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2179.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.927 | -28.927 |  0.049  |
|           TNS (ns):| -6915.2 | -6915.2 |  0.000  |
|    Violating Paths:|  2632   |  2632   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -476    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.834%
       (99.352% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2179.3M
**optDesign ... cpu = 0:01:00, real = 0:00:59, mem = 2091.5M, totSessionCpu=3:42:07 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -28.927
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in WNS mode
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.927 TNS Slack -6915.174 Density 99.35
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.927|  -28.927|-6915.174|-6915.174|    99.35%|   0:00:00.0| 2337.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
| -28.898|  -28.898|-6914.161|-6914.161|    99.35%|   0:00:00.0| 2337.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.881|  -28.881|-6913.821|-6913.821|    99.35%|   0:00:00.0| 2337.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.851|  -28.851|-6913.209|-6913.209|    99.35%|   0:00:00.0| 2337.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.829|  -28.829|-6912.689|-6912.689|    99.35%|   0:00:00.0| 2337.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.783|  -28.783|-6911.781|-6911.781|    99.35%|   0:00:00.0| 2337.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.768|  -28.768|-6911.675|-6911.675|    99.35%|   0:00:00.0| 2337.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.751|  -28.751|-6910.899|-6910.899|    99.35%|   0:00:01.0| 2337.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.730|  -28.730|-6909.516|-6909.516|    99.35%|   0:00:00.0| 2337.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.713|  -28.713|-6908.747|-6908.747|    99.35%|   0:00:00.0| 2319.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.698|  -28.698|-6908.468|-6908.468|    99.35%|   0:00:00.0| 2319.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.676|  -28.676|-6907.020|-6907.020|    99.35%|   0:00:01.0| 2319.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.666|  -28.666|-6906.058|-6906.058|    99.35%|   0:00:00.0| 2319.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.660|  -28.660|-6905.213|-6905.213|    99.35%|   0:00:00.0| 2319.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.654|  -28.654|-6904.719|-6904.719|    99.35%|   0:00:01.0| 2319.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.638|  -28.638|-6906.715|-6906.715|    99.35%|   0:00:00.0| 2319.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.638|  -28.638|-6905.537|-6905.537|    99.36%|   0:00:00.0| 2319.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.638|  -28.638|-6904.647|-6904.647|    99.36%|   0:00:07.0| 2350.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.638|  -28.638|-6904.647|-6904.647|    99.36%|   0:00:06.0| 2362.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.2 real=0:00:16.0 mem=2362.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.3 real=0:00:16.0 mem=2362.5M) ***
** GigaOpt Optimizer WNS Slack -28.638 TNS Slack -6904.647 Density 99.36
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 11 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.642|  -28.642|-6904.725|-6904.725|    99.36%|   0:00:00.0| 2362.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.615|  -28.615|-6902.752|-6902.752|    99.36%|   0:00:04.0| 2346.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.616|  -28.616|-6902.752|-6902.752|    99.36%|   0:00:00.0| 2346.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=2346.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=2346.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.0 real=0:00:21.0 mem=2346.7M) ***
*** Starting refinePlace (3:42:38 mem=2335.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2335.6MB
*** Finished refinePlace (3:42:38 mem=2335.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 941
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 941
Begin: GigaOpt Optimization in TNS mode
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.616 TNS Slack -6902.752 Density 99.36
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.616|  -28.616|-6902.752|-6902.752|    99.36%|   0:00:00.0| 2338.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
| -28.615|  -28.615|-6901.814|-6901.814|    99.36%|   0:00:03.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.615|  -28.615|-6901.170|-6901.170|    99.36%|   0:00:00.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
| -28.615|  -28.615|-6900.729|-6900.729|    99.36%|   0:00:01.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
| -28.615|  -28.615|-6900.699|-6900.699|    99.36%|   0:00:00.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
| -28.615|  -28.615|-6900.569|-6900.569|    99.36%|   0:00:01.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.615|  -28.615|-6900.211|-6900.211|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.615|  -28.615|-6899.909|-6899.909|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.615|  -28.615|-6899.731|-6899.731|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
| -28.615|  -28.615|-6899.175|-6899.175|    99.36%|   0:00:02.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.615|  -28.615|-6898.889|-6898.889|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
| -28.615|  -28.615|-6898.893|-6898.893|    99.36%|   0:00:01.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
| -28.615|  -28.615|-6898.893|-6898.893|    99.36%|   0:00:01.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
| -28.615|  -28.615|-6898.846|-6898.846|    99.36%|   0:00:00.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
| -28.617|  -28.617|-6898.832|-6898.832|    99.36%|   0:00:01.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
| -28.617|  -28.617|-6898.812|-6898.812|    99.36%|   0:00:00.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -28.617|  -28.617|-6898.764|-6898.764|    99.36%|   0:00:00.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
| -28.617|  -28.617|-6898.702|-6898.702|    99.36%|   0:00:00.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
| -28.617|  -28.617|-6898.682|-6898.682|    99.36%|   0:00:01.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
| -28.617|  -28.617|-6898.682|-6898.682|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
| -28.617|  -28.617|-6898.644|-6898.644|    99.36%|   0:00:01.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
| -28.617|  -28.617|-6898.618|-6898.618|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
| -28.617|  -28.617|-6898.618|-6898.618|    99.36%|   0:00:01.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_11_/D |
| -28.617|  -28.617|-6898.618|-6898.618|    99.36%|   0:00:01.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_3_/D  |
| -28.617|  -28.617|-6898.618|-6898.618|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
| -28.617|  -28.617|-6898.618|-6898.618|    99.36%|   0:00:01.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
| -28.617|  -28.617|-6898.504|-6898.504|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
| -28.617|  -28.617|-6898.504|-6898.504|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_0_/D  |
| -28.617|  -28.617|-6898.504|-6898.504|    99.36%|   0:00:01.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
| -28.617|  -28.617|-6898.490|-6898.490|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -28.617|  -28.617|-6898.410|-6898.410|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.617|  -28.617|-6898.289|-6898.289|    99.36%|   0:00:00.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
| -28.617|  -28.617|-6898.269|-6898.269|    99.36%|   0:00:01.0| 2343.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
| -28.617|  -28.617|-6898.269|-6898.269|    99.36%|   0:00:01.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
| -28.617|  -28.617|-6898.269|-6898.269|    99.36%|   0:00:00.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
| -28.617|  -28.617|-6898.264|-6898.264|    99.36%|   0:00:00.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
| -28.617|  -28.617|-6898.250|-6898.250|    99.36%|   0:00:00.0| 2362.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.617|  -28.617|-6898.250|-6898.250|    99.36%|   0:00:10.0| 2391.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
| -28.617|  -28.617|-6897.274|-6897.274|    99.36%|   0:00:01.0| 2391.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.617|  -28.617|-6896.309|-6896.309|    99.36%|   0:00:00.0| 2391.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
| -28.617|  -28.617|-6896.309|-6896.309|    99.36%|   0:00:01.0| 2391.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
| -28.617|  -28.617|-6896.309|-6896.309|    99.36%|   0:00:01.0| 2391.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
| -28.617|  -28.617|-6895.786|-6895.786|    99.36%|   0:00:00.0| 2391.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -28.617|  -28.617|-6894.741|-6894.741|    99.36%|   0:00:00.0| 2391.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
| -28.617|  -28.617|-6894.741|-6894.741|    99.36%|   0:00:01.0| 2389.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
| -28.617|  -28.617|-6894.725|-6894.725|    99.36%|   0:00:00.0| 2389.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
| -28.617|  -28.617|-6894.725|-6894.725|    99.36%|   0:00:01.0| 2389.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
| -28.617|  -28.617|-6894.373|-6894.373|    99.36%|   0:00:00.0| 2389.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -28.617|  -28.617|-6894.373|-6894.373|    99.36%|   0:00:00.0| 2387.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
| -28.617|  -28.617|-6894.373|-6894.373|    99.36%|   0:00:01.0| 2387.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
| -28.617|  -28.617|-6893.973|-6893.973|    99.36%|   0:00:00.0| 2387.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
| -28.617|  -28.617|-6893.973|-6893.973|    99.36%|   0:00:00.0| 2387.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
| -28.617|  -28.617|-6893.973|-6893.973|    99.36%|   0:00:01.0| 2387.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
| -28.617|  -28.617|-6893.973|-6893.973|    99.36%|   0:00:00.0| 2387.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
| -28.617|  -28.617|-6893.973|-6893.973|    99.36%|   0:00:00.0| 2387.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
| -28.617|  -28.617|-6893.973|-6893.973|    99.36%|   0:00:01.0| 2387.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
| -28.617|  -28.617|-6893.973|-6893.973|    99.36%|   0:00:00.0| 2387.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
| -28.617|  -28.617|-6893.973|-6893.973|    99.36%|   0:00:01.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:01.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:01.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
| -28.617|  -28.617|-6893.955|-6893.955|    99.36%|   0:00:01.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
| -28.617|  -28.617|-6893.475|-6893.475|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -28.617|  -28.617|-6893.337|-6893.337|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
| -28.617|  -28.617|-6892.756|-6892.756|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -28.617|  -28.617|-6892.017|-6892.017|    99.36%|   0:00:01.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
| -28.617|  -28.617|-6892.017|-6892.017|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
| -28.617|  -28.617|-6892.017|-6892.017|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
| -28.617|  -28.617|-6891.945|-6891.945|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
| -28.617|  -28.617|-6891.425|-6891.425|    99.36%|   0:00:01.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
| -28.617|  -28.617|-6891.403|-6891.403|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
| -28.617|  -28.617|-6891.340|-6891.340|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -28.617|  -28.617|-6890.957|-6890.957|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
| -28.617|  -28.617|-6890.865|-6890.865|    99.36%|   0:00:01.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
| -28.617|  -28.617|-6890.865|-6890.865|    99.36%|   0:00:00.0| 2376.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
| -28.617|  -28.617|-6890.865|-6890.865|    99.36%|   0:00:00.0| 2377.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
| -28.617|  -28.617|-6890.865|-6890.865|    99.36%|   0:00:00.0| 2377.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
| -28.617|  -28.617|-6890.855|-6890.855|    99.36%|   0:00:01.0| 2377.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
| -28.617|  -28.617|-6890.854|-6890.854|    99.36%|   0:00:00.0| 2377.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
| -28.617|  -28.617|-6890.854|-6890.854|    99.36%|   0:00:00.0| 2377.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:43.8 real=0:00:44.0 mem=2377.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:43.9 real=0:00:44.0 mem=2377.9M) ***
** GigaOpt Optimizer WNS Slack -28.617 TNS Slack -6890.854 Density 99.36
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 54 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:44.8 real=0:00:44.0 mem=2377.9M) ***
*** Starting refinePlace (3:43:30 mem=2358.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2358.8MB
*** Finished refinePlace (3:43:30 mem=2358.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -28.617 ns
Total 0 nets layer assigned (0.8).
GigaOpt: setting up router preferences
        design wns: -28.6168
        slack threshold: -27.1968
GigaOpt: 18 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1409 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -28.617 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -28.6168
        slack threshold: -27.1968
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1409 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2301.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2301.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2301.4M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2301.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.617 | -28.617 |  0.049  |
|           TNS (ns):| -6891.2 | -6891.2 |  0.000  |
|    Violating Paths:|  2631   |  2631   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -476    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.847%
       (99.365% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2301.4M
**optDesign ... cpu = 0:02:27, real = 0:02:26, mem = 2171.9M, totSessionCpu=3:43:34 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar 16 15:51:59 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/sfp_instance/U3044 connects to NET core_instance/sfp_instance/FE_PSN9532_n2618 at location ( 245.900 284.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_PSN9532_n2618 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/sfp_instance/FE_PSC9500_n6664 connects to NET core_instance/sfp_instance/FE_PSN9500_n6664 at location ( 365.500 264.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_PSN9500_n6664 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/sfp_instance/U4009 connects to NET core_instance/sfp_instance/FE_PSN9442_n3606 at location ( 260.500 282.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/sfp_instance/U4009 connects to NET core_instance/sfp_instance/FE_PSN9442_n3606 at location ( 260.500 282.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_PSN9442_n3606 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_ connects to NET core_instance/mac_array_instance/CTS_69 at location ( 402.500 666.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ connects to NET core_instance/mac_array_instance/CTS_58 at location ( 300.500 770.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_58 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/U202 connects to NET core_instance/FE_OFN771_array_out_73_ at location ( 338.500 471.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_OFN771_array_out_73_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U241 connects to NET core_instance/mac_array_instance/q_temp[753] at location ( 469.900 539.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[753] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U241 connects to NET core_instance/mac_array_instance/q_temp[752] at location ( 469.500 540.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[752] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN D of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_112_ connects to NET core_instance/mac_array_instance/q_temp[624] at location ( 441.300 541.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[624] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN D of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_ connects to NET core_instance/mac_array_instance/q_temp[440] at location ( 401.500 666.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[440] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OCPC9051_q_temp_419_ connects to NET core_instance/mac_array_instance/q_temp[419] at location ( 308.700 767.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[419] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U232 connects to NET core_instance/mac_array_instance/q_temp[216] at location ( 244.500 826.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[216] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U232 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n164 at location ( 244.700 826.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n164 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U232 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n868 at location ( 244.100 826.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n868 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OCPC9051_q_temp_419_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_222 at location ( 308.100 766.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC9050_q_temp_419_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_222 at location ( 308.900 765.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC7697_n11 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN7697_n11 at location ( 326.100 766.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN7697_n11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC7697_n11 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN703_n11 at location ( 324.900 766.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN703_n11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN D of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/n142 at location ( 301.500 770.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/n142 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9050_q_temp_419_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN797_q_temp_499_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 32 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 64
#  Number of instances deleted (including moved) = 1354
#  Number of instances resized = 71
#  Number of instances with pin swaps = 3
#  Total number of placement changes (moved instances are counted twice) = 1489
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47282 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ FE_OFC113_out_74_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC117_out_72_ FILLER_17818. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18419. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25688. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC147_out_57_ FILLER_17812. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC149_out_56_ core_instance/sfp_instance/sfp_out_sign2_reg_3_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC155_out_53_ core_instance/sfp_instance/FE_OCPC8661_n2584. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_18597. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FILLER_18212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC165_out_48_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC15_out_123_ FILLER_19039. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC161_out_50_ FILLER_17623. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC171_out_45_ FILLER_17803. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC17_out_122_ FILLER_18418. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25210. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ FILLER_26400. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 53994 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1409/45708 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1814.55 (MB), peak = 2262.86 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 338.330 471.700 ) on M1 for NET core_instance/FE_OFN771_array_out_73_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 299.920 770.510 ) on M1 for NET core_instance/mac_array_instance/CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 402.275 666.290 ) on M1 for NET core_instance/mac_array_instance/CTS_69. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 668.885 563.500 ) on M1 for NET core_instance/mac_array_instance/FE_PSN9577_q_temp_900_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 258.485 826.300 ) on M1 for NET core_instance/mac_array_instance/FE_PSN9582_q_temp_218_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 184.115 856.900 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_PSRN_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 242.100 828.185 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n164. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 242.100 827.885 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n868. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 323.800 763.600 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN703_n11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 325.160 763.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN7697_n11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 397.955 766.900 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_PSN9579_key_q_30_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 394.775 774.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_PSN9580_key_q_25_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 306.340 763.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 308.295 763.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 393.295 774.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[25]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 397.000 766.985 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[30]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 368.000 685.815 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN8883_q_temp_499_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 306.900 763.315 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9050_q_temp_419_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 367.700 676.910 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN797_q_temp_499_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 368.955 685.900 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PSN9581_FE_OCPN8883_q_temp_499_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#400 routed nets are extracted.
#    187 (0.40%) extracted nets are partially routed.
#45306 routed nets are imported.
#2 (0.00%) nets are without wires.
#1576 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47284.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 187
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 16 15:52:06 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 16 15:52:08 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5198         901      124949    95.35%
#  Metal 2        V        3894         706      124949    13.47%
#  Metal 3        H        5275         824      124949    13.16%
#  Metal 4        V        4111         489      124949    13.10%
#  Metal 5        H        6099           0      124949     0.01%
#  Metal 6        V        4600           0      124949     0.02%
#  Metal 7        H        1424         100      124949     2.51%
#  Metal 8        V        1150           0      124949     0.00%
#  --------------------------------------------------------------
#  Total                  31752       7.60%  999592    17.20%
#
#  326 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1826.01 (MB), peak = 2262.86 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.30 (MB), peak = 2262.86 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.42 (MB), peak = 2262.86 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.42 (MB), peak = 2262.86 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.42 (MB), peak = 2262.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
#Total number of routable nets = 45708.
#Total number of nets in the design = 47284.
#
#187 routable nets have only global wires.
#45521 routable nets have only detail routed wires.
#10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#637 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  3                  7             177  
#-------------------------------------------------------------------
#        Total                  3                  7             177  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                326                321           45061  
#-------------------------------------------------------------------
#        Total                326                321           45061  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     10(0.01%)      3(0.00%)   (0.01%)
#   Metal 3      3(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     13(0.00%)      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 326
#Total wire length = 1306426 um.
#Total half perimeter of net bounding box = 1227572 um.
#Total wire length on LAYER M1 = 3088 um.
#Total wire length on LAYER M2 = 259059 um.
#Total wire length on LAYER M3 = 383856 um.
#Total wire length on LAYER M4 = 271369 um.
#Total wire length on LAYER M5 = 204912 um.
#Total wire length on LAYER M6 = 128696 um.
#Total wire length on LAYER M7 = 18475 um.
#Total wire length on LAYER M8 = 36972 um.
#Total number of vias = 379955
#Total number of multi-cut vias = 242076 ( 63.7%)
#Total number of single cut vias = 137879 ( 36.3%)
#Up-Via Summary (total 379955):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125103 ( 79.2%)     32881 ( 20.8%)     157984
#  Metal 2        9873 (  6.6%)    138845 ( 93.4%)     148718
#  Metal 3        2180 (  4.6%)     45468 ( 95.4%)      47648
#  Metal 4         509 (  3.0%)     16359 ( 97.0%)      16868
#  Metal 5          41 (  0.8%)      5109 ( 99.2%)       5150
#  Metal 6          74 (  3.8%)      1864 ( 96.2%)       1938
#  Metal 7          99 (  6.0%)      1550 ( 94.0%)       1649
#-----------------------------------------------------------
#               137879 ( 36.3%)    242076 ( 63.7%)     379955 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 149.4
#Average of max src_to_sink distance for priority net 126.8
#Average of ave src_to_sink distance for priority net 66.3
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1828.73 (MB), peak = 2262.86 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1816.86 (MB), peak = 2262.86 (MB)
#Start Track Assignment.
#Done with 29 horizontal wires in 4 hboxes and 46 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 4 hboxes and 1 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 326
#Total wire length = 1306448 um.
#Total half perimeter of net bounding box = 1227572 um.
#Total wire length on LAYER M1 = 3105 um.
#Total wire length on LAYER M2 = 259053 um.
#Total wire length on LAYER M3 = 383859 um.
#Total wire length on LAYER M4 = 271372 um.
#Total wire length on LAYER M5 = 204912 um.
#Total wire length on LAYER M6 = 128697 um.
#Total wire length on LAYER M7 = 18478 um.
#Total wire length on LAYER M8 = 36972 um.
#Total number of vias = 379947
#Total number of multi-cut vias = 242076 ( 63.7%)
#Total number of single cut vias = 137871 ( 36.3%)
#Up-Via Summary (total 379947):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125100 ( 79.2%)     32881 ( 20.8%)     157981
#  Metal 2        9869 (  6.6%)    138845 ( 93.4%)     148714
#  Metal 3        2179 (  4.6%)     45468 ( 95.4%)      47647
#  Metal 4         509 (  3.0%)     16359 ( 97.0%)      16868
#  Metal 5          41 (  0.8%)      5109 ( 99.2%)       5150
#  Metal 6          74 (  3.8%)      1864 ( 96.2%)       1938
#  Metal 7          99 (  6.0%)      1550 ( 94.0%)       1649
#-----------------------------------------------------------
#               137871 ( 36.3%)    242076 ( 63.7%)     379947 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1893.30 (MB), peak = 2262.86 (MB)
#
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 77.68 (MB)
#Total memory = 1893.30 (MB)
#Peak memory = 2262.86 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 19662 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1821.42 (MB), peak = 2262.86 (MB)
#    completing 20% with 19662 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1821.42 (MB), peak = 2262.86 (MB)
#    completing 30% with 19666 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1878.19 (MB), peak = 2262.86 (MB)
#    completing 40% with 19661 violations
#    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1877.81 (MB), peak = 2262.86 (MB)
#    completing 50% with 19681 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1881.02 (MB), peak = 2262.86 (MB)
#    completing 60% with 19680 violations
#    cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1880.07 (MB), peak = 2262.86 (MB)
#    completing 70% with 19682 violations
#    cpu time = 00:00:14, elapsed time = 00:00:13, memory = 1881.71 (MB), peak = 2262.86 (MB)
#    completing 80% with 19682 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1881.78 (MB), peak = 2262.86 (MB)
#    completing 90% with 19682 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1881.78 (MB), peak = 2262.86 (MB)
#    completing 100% with 19682 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1881.78 (MB), peak = 2262.86 (MB)
# ECO: 0.4% of the total area was rechecked for DRC, and 2.2% required routing.
#    number of violations = 19682
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2255      490     7113     2215      427      469      378    13347
#	M2         2082     2612      868       21       37        1      410     6031
#	M3           66       34       75        3        2        0      104      284
#	M4            4        2        3        0        0        0        7       16
#	M5            1        1        0        0        0        0        1        3
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        1        1
#	Totals     4408     3139     8059     2239      466      470      901    19682
#135 out of 148644 instances need to be verified(marked ipoed).
#1.4% of the total area is being checked for drcs
#1.4% of the total area was checked
#    number of violations = 19849
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2283      499     7139     2229      429      479      400    13458
#	M2         2097     2640      869       21       37        1      415     6080
#	M3           67       35       75        3        2        0      109      291
#	M4            4        2        3        0        0        0        7       16
#	M5            1        1        0        0        0        0        1        3
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        1        1
#	Totals     4452     3177     8086     2253      468      480      933    19849
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1882.77 (MB), peak = 2262.86 (MB)
#start 1st optimization iteration ...
#    completing 10% with 19861 violations
#    cpu time = 00:05:25, elapsed time = 00:05:25, memory = 2112.54 (MB), peak = 2262.86 (MB)
#    completing 20% with 19841 violations
#    cpu time = 00:09:47, elapsed time = 00:09:47, memory = 2160.38 (MB), peak = 2262.86 (MB)
#    completing 30% with 19870 violations
#    cpu time = 00:14:08, elapsed time = 00:14:08, memory = 2134.28 (MB), peak = 2262.86 (MB)
#    completing 40% with 19890 violations
#    cpu time = 00:18:06, elapsed time = 00:18:06, memory = 2202.89 (MB), peak = 2262.86 (MB)
#    completing 50% with 19873 violations
#    cpu time = 00:20:45, elapsed time = 00:20:45, memory = 2092.52 (MB), peak = 2262.86 (MB)
#    completing 60% with 19830 violations
#    cpu time = 00:24:22, elapsed time = 00:24:21, memory = 2122.42 (MB), peak = 2262.86 (MB)
#    completing 70% with 19814 violations
#    cpu time = 00:28:05, elapsed time = 00:28:04, memory = 2152.38 (MB), peak = 2262.86 (MB)
#    completing 80% with 19822 violations
#    cpu time = 00:31:19, elapsed time = 00:31:18, memory = 2078.30 (MB), peak = 2262.86 (MB)
#    completing 90% with 19750 violations
#    cpu time = 00:33:48, elapsed time = 00:33:47, memory = 2060.86 (MB), peak = 2262.86 (MB)
#    completing 100% with 19760 violations
#    cpu time = 00:36:54, elapsed time = 00:36:53, memory = 2076.08 (MB), peak = 2262.86 (MB)
#    number of violations = 19760
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2275      524     7158     2128      498      440      365    13388
#	M2         1999     2588      936       25       44        2      439     6033
#	M3           68       46       97        6        5        1      102      325
#	M4            3        1        1        0        0        0        5       10
#	M5            0        0        3        0        0        0        1        4
#	Totals     4345     3159     8195     2159      547      443      912    19760
#    number of process antenna violations = 24
#cpu time = 00:36:55, elapsed time = 00:36:54, memory = 2076.22 (MB), peak = 2262.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 326
#Total wire length = 1306332 um.
#Total half perimeter of net bounding box = 1227572 um.
#Total wire length on LAYER M1 = 3087 um.
#Total wire length on LAYER M2 = 258438 um.
#Total wire length on LAYER M3 = 383199 um.
#Total wire length on LAYER M4 = 271867 um.
#Total wire length on LAYER M5 = 205517 um.
#Total wire length on LAYER M6 = 128765 um.
#Total wire length on LAYER M7 = 18487 um.
#Total wire length on LAYER M8 = 36971 um.
#Total number of vias = 381095
#Total number of multi-cut vias = 218210 ( 57.3%)
#Total number of single cut vias = 162885 ( 42.7%)
#Up-Via Summary (total 381095):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      132814 ( 84.0%)     25216 ( 16.0%)     158030
#  Metal 2       17489 ( 11.8%)    131332 ( 88.2%)     148821
#  Metal 3        8693 ( 18.0%)     39503 ( 82.0%)      48196
#  Metal 4        3095 ( 17.9%)     14175 ( 82.1%)      17270
#  Metal 5         559 ( 10.7%)      4649 ( 89.3%)       5208
#  Metal 6          90 (  4.7%)      1845 ( 95.3%)       1935
#  Metal 7         145 (  8.9%)      1490 ( 91.1%)       1635
#-----------------------------------------------------------
#               162885 ( 42.7%)    218210 ( 57.3%)     381095 
#
#Total number of DRC violations = 19760
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 13388
#Total number of violations on LAYER M2 = 6033
#Total number of violations on LAYER M3 = 325
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 4
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:37:13
#Elapsed time = 00:37:12
#Increased memory = -32.27 (MB)
#Total memory = 1861.03 (MB)
#Peak memory = 2262.86 (MB)
#
#Start Post Route via swapping..
#15.28% of area are rerouted by ECO routing.
#    number of violations = 20667
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2329      536     7312     2227      504      488      391    13787
#	M2         2137     2895      967       27       44        2      453     6525
#	M3           71       50      100        6        5        1      107      340
#	M4            3        1        1        0        0        0        6       11
#	M5            0        0        3        0        0        0        1        4
#	Totals     4540     3482     8383     2260      553      491      958    20667
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1862.76 (MB), peak = 2262.86 (MB)
#    number of violations = 19866
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2288      519     7203     2132      503      451      389    13485
#	M2         1999     2576      951       25       44        2      436     6033
#	M3           70       50      100        6        5        1      102      334
#	M4            3        1        1        0        0        0        5       10
#	M5            0        0        3        0        0        0        1        4
#	Totals     4360     3146     8258     2163      552      454      933    19866
#cpu time = 00:02:23, elapsed time = 00:02:23, memory = 1865.26 (MB), peak = 2262.86 (MB)
#CELL_VIEW fullchip,init has 19866 DRC violations
#Total number of DRC violations = 19866
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 25
#Total number of violations on LAYER M1 = 13485
#Total number of violations on LAYER M2 = 6033
#Total number of violations on LAYER M3 = 334
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 4
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 326
#Total wire length = 1306332 um.
#Total half perimeter of net bounding box = 1227572 um.
#Total wire length on LAYER M1 = 3087 um.
#Total wire length on LAYER M2 = 258438 um.
#Total wire length on LAYER M3 = 383199 um.
#Total wire length on LAYER M4 = 271867 um.
#Total wire length on LAYER M5 = 205517 um.
#Total wire length on LAYER M6 = 128765 um.
#Total wire length on LAYER M7 = 18487 um.
#Total wire length on LAYER M8 = 36971 um.
#Total number of vias = 381095
#Total number of multi-cut vias = 244174 ( 64.1%)
#Total number of single cut vias = 136921 ( 35.9%)
#Up-Via Summary (total 381095):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124880 ( 79.0%)     33150 ( 21.0%)     158030
#  Metal 2        9202 (  6.2%)    139619 ( 93.8%)     148821
#  Metal 3        2138 (  4.4%)     46058 ( 95.6%)      48196
#  Metal 4         513 (  3.0%)     16757 ( 97.0%)      17270
#  Metal 5          38 (  0.7%)      5170 ( 99.3%)       5208
#  Metal 6          68 (  3.5%)      1867 ( 96.5%)       1935
#  Metal 7          82 (  5.0%)      1553 ( 95.0%)       1635
#-----------------------------------------------------------
#               136921 ( 35.9%)    244174 ( 64.1%)     381095 
#
#detailRoute Statistics:
#Cpu time = 00:39:39
#Elapsed time = 00:39:38
#Increased memory = -34.55 (MB)
#Total memory = 1858.75 (MB)
#Peak memory = 2262.86 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 47284 NETS and 0 SPECIALNETS signatures
#Created 148645 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.21 (MB), peak = 2262.86 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1861.26 (MB), peak = 2262.86 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:40:01
#Elapsed time = 00:40:00
#Increased memory = -35.22 (MB)
#Total memory = 1823.96 (MB)
#Peak memory = 2262.86 (MB)
#Number of warnings = 85
#Total number of warnings = 390
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 16 16:31:59 2025
#
**optDesign ... cpu = 0:42:27, real = 0:42:26, mem = 2149.2M, totSessionCpu=4:23:35 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=148644 and nets=47284 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/fullchip_14253_Wsev4k.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2149.2M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 2216.3M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2216.3M)
Extracted 30.0004% (CPU Time= 0:00:02.1  MEM= 2216.3M)
Extracted 40.0002% (CPU Time= 0:00:02.8  MEM= 2220.3M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 2220.3M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2220.3M)
Extracted 70.0002% (CPU Time= 0:00:05.1  MEM= 2220.3M)
Extracted 80.0003% (CPU Time= 0:00:05.5  MEM= 2220.3M)
Extracted 90.0003% (CPU Time= 0:00:06.2  MEM= 2220.3M)
Extracted 100% (CPU Time= 0:00:07.8  MEM= 2220.3M)
Number of Extracted Resistors     : 969072
Number of Extracted Ground Cap.   : 934294
Number of Extracted Coupling Cap. : 1637560
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2208.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 2208.316M)
**optDesign ... cpu = 0:42:36, real = 0:42:35, mem = 2147.2M, totSessionCpu=4:23:44 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 47284,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2242.34 CPU=0:00:18.8 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_14253_ieng6-ece-03.ucsd.edu_jmsin_wWgf0q/.AAE_uyXBvM/.AAE_14253/waveform.data...
*** CDM Built up (cpu=0:00:22.0  real=0:00:22.0  mem= 2242.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47284,  26.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2218.38 CPU=0:00:18.8 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:18.9  real=0:00:19.0  mem= 2218.4M) ***
*** Done Building Timing Graph (cpu=0:00:45.5 real=0:00:45.0 totSessionCpu=4:24:29 mem=2218.4M)
**optDesign ... cpu = 0:43:22, real = 0:43:20, mem = 2149.6M, totSessionCpu=4:24:29 **
*** Timing NOT met, worst failing slack is -28.601
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 1551 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.601 TNS Slack -6896.121 Density 99.36
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:01.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:01.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_5_/D  |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:01.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:01.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:01.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
| -28.601|  -28.601|-6896.121|-6896.121|    99.36%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=2393.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2393.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 300 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=2393.1M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:43:34, real = 0:43:32, mem = 2244.1M, totSessionCpu=4:24:41 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2245.09M, totSessionCpu=4:24:42 .
**optDesign ... cpu = 0:43:35, real = 0:43:33, mem = 2245.1M, totSessionCpu=4:24:42 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1757.76MB/1757.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1758.03MB/1758.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1758.08MB/1758.08MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-16 16:33:07 (2025-Mar-16 23:33:07 GMT)
2025-Mar-16 16:33:07 (2025-Mar-16 23:33:07 GMT): 10%
2025-Mar-16 16:33:07 (2025-Mar-16 23:33:07 GMT): 20%
2025-Mar-16 16:33:07 (2025-Mar-16 23:33:07 GMT): 30%
2025-Mar-16 16:33:07 (2025-Mar-16 23:33:07 GMT): 40%
2025-Mar-16 16:33:08 (2025-Mar-16 23:33:08 GMT): 50%
2025-Mar-16 16:33:08 (2025-Mar-16 23:33:08 GMT): 60%
2025-Mar-16 16:33:08 (2025-Mar-16 23:33:08 GMT): 70%
2025-Mar-16 16:33:08 (2025-Mar-16 23:33:08 GMT): 80%
2025-Mar-16 16:33:08 (2025-Mar-16 23:33:08 GMT): 90%

Finished Levelizing
2025-Mar-16 16:33:08 (2025-Mar-16 23:33:08 GMT)

Starting Activity Propagation
2025-Mar-16 16:33:08 (2025-Mar-16 23:33:08 GMT)
2025-Mar-16 16:33:09 (2025-Mar-16 23:33:09 GMT): 10%
2025-Mar-16 16:33:09 (2025-Mar-16 23:33:09 GMT): 20%

Finished Activity Propagation
2025-Mar-16 16:33:10 (2025-Mar-16 23:33:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1762.14MB/1762.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-16 16:33:10 (2025-Mar-16 23:33:10 GMT)
 ... Calculating switching power
2025-Mar-16 16:33:10 (2025-Mar-16 23:33:10 GMT): 10%
2025-Mar-16 16:33:10 (2025-Mar-16 23:33:10 GMT): 20%
2025-Mar-16 16:33:10 (2025-Mar-16 23:33:10 GMT): 30%
2025-Mar-16 16:33:10 (2025-Mar-16 23:33:10 GMT): 40%
2025-Mar-16 16:33:10 (2025-Mar-16 23:33:10 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-16 16:33:12 (2025-Mar-16 23:33:12 GMT): 60%
2025-Mar-16 16:33:15 (2025-Mar-16 23:33:15 GMT): 70%
2025-Mar-16 16:33:17 (2025-Mar-16 23:33:17 GMT): 80%
2025-Mar-16 16:33:18 (2025-Mar-16 23:33:18 GMT): 90%

Finished Calculating power
2025-Mar-16 16:33:19 (2025-Mar-16 23:33:19 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1764.58MB/1764.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1764.58MB/1764.58MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:12, mem(process/total)=1764.61MB/1764.61MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-16 16:33:19 (2025-Mar-16 23:33:19 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/placement.enc.dat/libs/mmmc/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      109.94238065 	   61.7512%
Total Switching Power:      61.57729723 	   34.5860%
Total Leakage Power:         6.52134100 	    3.6628%
Total Power:               178.04101880
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         45.25       3.257      0.3071       48.81       27.42
Macro                                  0        0.87       4.848       5.718       3.212
IO                                     0           0     7.6e-07     7.6e-07   4.269e-07
Combinational                      58.95       49.15       1.327       109.4       61.46
Clock (Combinational)              5.745       8.301     0.03956       14.09       7.911
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              109.9       61.58       6.521         178         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      109.9       61.58       6.521         178         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.745       8.301     0.03956       14.09       7.911
-----------------------------------------------------------------------------------------
Total                              5.745       8.301     0.03956       14.09       7.911
-----------------------------------------------------------------------------------------
Total leakage power = 6.52134 mW
Cell usage statistics:  
Library tcbn65gpluswc , 148641 cells ( 100.000000%) , 6.52134 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1779.43MB/1779.43MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:43:48, real = 0:43:46, mem = 2245.1M, totSessionCpu=4:24:55 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:43:49, real = 0:43:48, mem = 2245.1M, totSessionCpu=4:24:57 **
** Profile ** Start :  cpu=0:00:00.0, mem=2302.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2302.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2302.3M
** Profile ** Total reports :  cpu=0:00:03.0, mem=2247.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2247.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.600 | -28.600 |  0.049  |
|           TNS (ns):| -6896.1 | -6896.1 |  0.000  |
|    Violating Paths:|  2637   |  2637   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -476    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.847%
       (99.365% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2247.1M
**optDesign ... cpu = 0:43:54, real = 0:43:53, mem = 2245.1M, totSessionCpu=4:25:02 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 196378 markers are saved ...
... 19408 geometry drc markers are saved ...
... 25 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=2245.1M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 2180.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 35
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 86.2M) ***


*** Memory Usage v#1 (Current mem = 2271.094M, initial mem = 149.258M) ***
*** Message Summary: 4455 warning(s), 46 error(s)

--- Ending "Innovus" (totcpu=4:27:56, real=5:34:10, mem=2271.1M) ---
