==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./cnn_ip/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top y 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top bias3 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top weight0 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top bias2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top bias0 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top bias1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top weight2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top x 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top weight1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top weight3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 756.398 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn_ip/src/cnn.c' ... 
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float (*)[28][28]' to parameter of type 'const float *' (cnn_ip/src/cnn.c:25:6)
INFO: [HLS 207-4414] passing argument to parameter 'x' here (cnn_ip/src/cnn.c:11:23)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float (*)[1][3][3]' to parameter of type 'const float *' (cnn_ip/src/cnn.c:25:9)
INFO: [HLS 207-4414] passing argument to parameter 'weight0' here (cnn_ip/src/cnn.c:12:16)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float (*)[4][3][3]' to parameter of type 'const float *' (cnn_ip/src/cnn.c:25:25)
INFO: [HLS 207-4414] passing argument to parameter 'weight1' here (cnn_ip/src/cnn.c:13:16)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float (*)[392]' to parameter of type 'const float *' (cnn_ip/src/cnn.c:25:41)
INFO: [HLS 207-4414] passing argument to parameter 'weight2' here (cnn_ip/src/cnn.c:14:16)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float (*)[32]' to parameter of type 'const float *' (cnn_ip/src/cnn.c:25:57)
INFO: [HLS 207-4414] passing argument to parameter 'weight3' here (cnn_ip/src/cnn.c:15:16)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.33 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.6 seconds; current allocated memory: 756.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'cnn' into 'cnn_top' (cnn_ip/src/cnn.c:25:2)
INFO: [HLS 214-178] Inlining function 'relu' into 'cnn_top' (cnn_ip/src/cnn.c:24:0)
INFO: [HLS 214-178] Inlining function 'linear' into 'cnn_top' (cnn_ip/src/cnn.c:24:0)
WARNING: [HLS 214-167] The program may have out of bound array access (cnn_ip/src/cnn.c:78:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.57 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.94 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 764.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 766.055 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (cnn_ip/src/cnn.c:90) in function 'maxpool2d.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (cnn_ip/src/cnn.c:90) in function 'maxpool2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_3' (cnn_ip/src/cnn.c:35) in function 'conv2d.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_3' (cnn_ip/src/cnn.c:35) in function 'conv2d.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_1' (cnn_ip/src/cnn.c:110) in function 'cnn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_1' (cnn_ip/src/cnn.c:110) in function 'cnn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (cnn_ip/src/cnn.c:75) in function 'cnn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_1' (cnn_ip/src/cnn.c:110) in function 'cnn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (cnn_ip/src/cnn.c:73) in function 'cnn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_73_1' (cnn_ip/src/cnn.c:73) in function 'cnn_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_3' (cnn_ip/src/cnn.c:35) in function 'conv2d.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_90_3' (cnn_ip/src/cnn.c:90) in function 'maxpool2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_90_3' (cnn_ip/src/cnn.c:90) in function 'maxpool2d.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_3' (cnn_ip/src/cnn.c:35) in function 'conv2d.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_76_2' (cnn_ip/src/cnn.c:75) in function 'cnn_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_4' (cnn_ip/src/cnn.c:37) in function 'conv2d.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_5' (cnn_ip/src/cnn.c:37) in function 'conv2d.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_6' (cnn_ip/src/cnn.c:37) in function 'conv2d.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_94_4' (cnn_ip/src/cnn.c:92) in function 'maxpool2d' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_5' (cnn_ip/src/cnn.c:92) in function 'maxpool2d' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_94_4' (cnn_ip/src/cnn.c:92) in function 'maxpool2d.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_5' (cnn_ip/src/cnn.c:92) in function 'maxpool2d.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_4' (cnn_ip/src/cnn.c:37) in function 'conv2d.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_5' (cnn_ip/src/cnn.c:37) in function 'conv2d.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_6' (cnn_ip/src/cnn.c:37) in function 'conv2d.1' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ip/src/cnn.c:35:43) to (cnn_ip/src/cnn.c:35:30) in function 'conv2d.2'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ip/src/cnn.c:35:43) to (cnn_ip/src/cnn.c:35:30) in function 'conv2d.1'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 788.441 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (cnn_ip/src/cnn.c:88:39) in function 'maxpool2d.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (cnn_ip/src/cnn.c:86:31) in function 'maxpool2d.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (cnn_ip/src/cnn.c:88:39) in function 'maxpool2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (cnn_ip/src/cnn.c:86:31) in function 'maxpool2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (cnn_ip/src/cnn.c:33:39) in function 'conv2d.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (cnn_ip/src/cnn.c:31:35) in function 'conv2d.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (cnn_ip/src/cnn.c:33:39) in function 'conv2d.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (cnn_ip/src/cnn.c:31:35) in function 'conv2d.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (cnn_ip/src/cnn.c:73:35) in function 'cnn_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'y' (cnn_ip/src/cnn.c:102:92)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (cnn_ip/src/cnn.c:65:51)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42.i' (cnn_ip/src/cnn.c:112:14)
INFO: [HLS 200-472] Inferring partial write operation for 'x.assign' (cnn_ip/src/cnn.c:80:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 875.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_top' ...
WARNING: [SYN 201-103] Legalizing function name 'conv2d.1' to 'conv2d_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxpool2d.1' to 'maxpool2d_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d.2' to 'conv2d_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight0_load_8', cnn_ip/src/cnn.c:31) on array 'weight0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight0'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight0_load_7', cnn_ip/src/cnn.c:31) on array 'weight0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weight0'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight0_load_6', cnn_ip/src/cnn.c:31) on array 'weight0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weight0'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight0_load_5', cnn_ip/src/cnn.c:31) on array 'weight0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weight0'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight0_load_3', cnn_ip/src/cnn.c:31) on array 'weight0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'weight0'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_1' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight0_load_2', cnn_ip/src/cnn.c:31) on array 'weight0' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'weight0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 68, loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 882.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 882.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'vla42_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_110_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 882.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 882.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 883.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 883.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_2' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight1_load_35', cnn_ip/src/cnn.c:31) on array 'weight1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight1'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_2' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight1_load_34', cnn_ip/src/cnn.c:31) on array 'weight1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weight1'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_2' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight1_load_33', cnn_ip/src/cnn.c:31) on array 'weight1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weight1'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_2' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight1_load_32', cnn_ip/src/cnn.c:31) on array 'weight1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weight1'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_2' (loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation ('weight1_load_5', cnn_ip/src/cnn.c:31) on array 'weight1' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'weight1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 226, loop 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 895.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 895.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_110_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'vla135_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_110_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 895.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 895.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 895.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 895.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_76_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_76_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', cnn_ip/src/cnn.c:78) and 'select' operation ('select_ln73_1', cnn_ip/src/cnn.c:73).
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_76_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', cnn_ip/src/cnn.c:78) and 'select' operation ('select_ln73_1', cnn_ip/src/cnn.c:73).
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_76_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', cnn_ip/src/cnn.c:78) and 'select' operation ('select_ln73_1', cnn_ip/src/cnn.c:73).
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_76_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum', cnn_ip/src/cnn.c:78) and 'select' operation ('select_ln73_1', cnn_ip/src/cnn.c:73).
WARNING: [HLS 200-880] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_76_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation ('sum', cnn_ip/src/cnn.c:78) and 'select' operation ('select_ln73_1', cnn_ip/src/cnn.c:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop 'VITIS_LOOP_73_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 895.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 895.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_110_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_110_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 895.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 895.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1' (loop 'VITIS_LOOP_73_1'): Unable to schedule 'load' operation ('weight3_load', cnn_ip/src/cnn.c:78) on array 'weight3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1' (loop 'VITIS_LOOP_73_1'): Unable to schedule 'load' operation ('weight3_load_1', cnn_ip/src/cnn.c:78) on array 'weight3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weight3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1' (loop 'VITIS_LOOP_73_1'): Unable to schedule 'load' operation ('weight3_load_2', cnn_ip/src/cnn.c:78) on array 'weight3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weight3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1' (loop 'VITIS_LOOP_73_1'): Unable to schedule 'load' operation ('weight3_load_3', cnn_ip/src/cnn.c:78) on array 'weight3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weight3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1' (loop 'VITIS_LOOP_73_1'): Unable to schedule 'load' operation ('weight3_load_18', cnn_ip/src/cnn.c:78) on array 'weight3' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'weight3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1' (loop 'VITIS_LOOP_73_1'): Unable to schedule 'load' operation ('weight3_load_26', cnn_ip/src/cnn.c:78) on array 'weight3' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'weight3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_top_Pipeline_VITIS_LOOP_73_1' (loop 'VITIS_LOOP_73_1'): Unable to schedule 'load' operation ('weight3_load_30', cnn_ip/src/cnn.c:78) on array 'weight3' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'weight3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 172, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 895.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 895.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 896.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 896.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_1' pipeline 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 898.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_top_Pipeline_VITIS_LOOP_110_1' pipeline 'VITIS_LOOP_110_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top_Pipeline_VITIS_LOOP_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 904.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxpool2d_1' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool2d_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 906.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_2' pipeline 'VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 918.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top_Pipeline_VITIS_LOOP_110_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_top_Pipeline_VITIS_LOOP_110_14' pipeline 'VITIS_LOOP_110_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
