#include "core/device/virtio/virtqueue.h"
#include <cstring>

void VirtQueue::Setup(uint32_t queue_size, const GuestMemMap& mem) {
    queue_size_ = queue_size;
    mem_ = mem;
    last_avail_idx_ = 0;
}

void VirtQueue::Reset() {
    desc_gpa_ = 0;
    driver_gpa_ = 0;
    device_gpa_ = 0;
    last_avail_idx_ = 0;
    ready_ = false;
}

uint8_t* VirtQueue::GpaToHva(uint64_t gpa) const {
    return mem_.GpaToHva(gpa);
}

VirtqDesc* VirtQueue::DescAt(uint16_t idx) const {
    if (idx >= queue_size_) return nullptr;
    auto* base = reinterpret_cast<VirtqDesc*>(GpaToHva(desc_gpa_));
    if (!base) return nullptr;
    return &base[idx];
}

VirtqAvail* VirtQueue::Avail() const {
    return reinterpret_cast<VirtqAvail*>(GpaToHva(driver_gpa_));
}

uint16_t* VirtQueue::AvailRing() const {
    auto* avail = Avail();
    if (!avail) return nullptr;
    return reinterpret_cast<uint16_t*>(
        reinterpret_cast<uint8_t*>(avail) + sizeof(VirtqAvail));
}

VirtqUsed* VirtQueue::Used() const {
    return reinterpret_cast<VirtqUsed*>(GpaToHva(device_gpa_));
}

VirtqUsedElem* VirtQueue::UsedRing() const {
    auto* used = Used();
    if (!used) return nullptr;
    return reinterpret_cast<VirtqUsedElem*>(
        reinterpret_cast<uint8_t*>(used) + sizeof(VirtqUsed));
}

bool VirtQueue::HasAvailable() const {
    if (!ready_) return false;
    auto* avail = Avail();
    if (!avail) return false;
    // On ARM64 we need a load-acquire barrier to see guest's latest writes
    // to the avail ring, since the guest CPU is a separate observer.
#if defined(__aarch64__)
    __asm__ volatile("dmb ish" ::: "memory");
#endif
    return last_avail_idx_ != avail->idx;
}

bool VirtQueue::PopAvail(uint16_t* head_idx) {
    if (!HasAvailable()) return false;

    auto* ring = AvailRing();
    if (!ring) return false;

    *head_idx = ring[last_avail_idx_ % queue_size_];
    last_avail_idx_++;
    return true;
}

bool VirtQueue::WalkChain(uint16_t head_idx,
                           std::vector<VirtqChainElem>* chain) {
    chain->clear();
    uint16_t idx = head_idx;
    uint32_t count = 0;

    while (count < queue_size_) {
        auto* desc = DescAt(idx);
        if (!desc) {
            LOG_ERROR("VirtQueue: invalid descriptor index %u", idx);
            return false;
        }

        uint8_t* hva = GpaToHva(desc->addr);
        if (!hva) {
            LOG_ERROR("VirtQueue: bad GPA 0x%llX in descriptor %u",
                      desc->addr, idx);
            return false;
        }

        chain->push_back({
            hva,
            desc->len,
            (desc->flags & VIRTQ_DESC_F_WRITE) != 0
        });

        if (!(desc->flags & VIRTQ_DESC_F_NEXT))
            break;

        idx = desc->next;
        count++;
    }

    return !chain->empty();
}

void VirtQueue::PushUsed(uint16_t head_idx, uint32_t total_len) {
    auto* used = Used();
    if (!used) return;

    auto* ring = UsedRing();
    if (!ring) return;

    uint16_t used_idx = used->idx % queue_size_;
    ring[used_idx].id = head_idx;
    ring[used_idx].len = total_len;

    // Memory barrier: ensure the ring entry is visible before updating idx.
    // ARM64 requires a hardware barrier (dmb); a compiler-only fence is
    // insufficient due to the weak memory model.
#ifdef _MSC_VER
    _ReadWriteBarrier();
#elif defined(__aarch64__)
    __asm__ volatile("dmb ish" ::: "memory");
#else
    __asm__ volatile("" ::: "memory");
#endif

    used->idx++;
}
