 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:59:09 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: operand_a[7]
              (input port clocked by clk)
  Endpoint: product[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mitchell_multiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  operand_a[7] (in)                        0.00       0.00 r
  U301/ZN (INV_X1)                         0.04       0.04 f
  U369/ZN (AND2_X1)                        0.05       0.08 f
  U393/ZN (NAND2_X1)                       0.03       0.11 r
  U395/ZN (NAND3_X1)                       0.04       0.15 f
  U188/ZN (OR2_X1)                         0.06       0.21 f
  U398/ZN (NAND2_X1)                       0.03       0.24 r
  U399/ZN (AND2_X2)                        0.06       0.30 r
  U400/ZN (OR2_X1)                         0.04       0.34 r
  U226/ZN (AND2_X1)                        0.04       0.38 r
  U404/ZN (NAND2_X1)                       0.03       0.41 f
  U267/ZN (AND3_X1)                        0.04       0.45 f
  U509/ZN (NOR2_X1)                        0.05       0.50 r
  U510/ZN (XNOR2_X1)                       0.07       0.57 r
  U512/ZN (OAI21_X1)                       0.04       0.60 f
  U231/ZN (OR2_X1)                         0.06       0.66 f
  U515/ZN (AOI22_X1)                       0.05       0.71 r
  product[10] (out)                        0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.71


1
