////////////////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2006-2010 MStar Semiconductor, Inc.
//
// Unless otherwise stipulated in writing, any and all information contained herein
// regardless in any format shall remain the property of MStar Semiconductor Inc.
//
// You can redistribute it and/or modify it under the terms of the GNU General Public
// License version 2 as published by the Free Foundation. This program is distributed
// in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the
// implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
/////////////////////////////////////////////////////////////////////////////////////////////

#ifndef _REG_GPIO_H_
#define _REG_GPIO_H_

//-------------------------------------------------------------------------------------------------
//  Hardware Capability
//-------------------------------------------------------------------------------------------------
#define GPIO_UNIT_NUM               144

//-------------------------------------------------------------------------------------------------
//  Macro and Define
//-------------------------------------------------------------------------------------------------
#define REG_MIPS_BASE              0xBF000000//Use 8 bit addressing

#define REG_ALL_PAD_IN              (0x101ea1)   //set all pads (except SPI) as input
#define REG_LVDS_BASE               (0x103200) // LGE dreamer 080902
#define REG_LVDS_BANK               REG_LVDS_BASE // LGE dreamer 080902

//the definitions of reg set to initialize
//define REG number
#define REG_PM_SPI_CZ_SET           (0x0e6b)
#define REG_PM_SPI_CK_SET           (0x0e6a)
#define REG_PM_SPI_DI_SET           (0x0e6a)
#define REG_PM_SPI_DO_SET           (0x0e6a)
#define REG_IRIN_SET                (0x0e38)
#define REG_CEC_SET                 (0x0e38)
#define REG_GPIO_PM0_SET
#define REG_GPIO_PM1_SET
#define REG_GPIO_PM2_SET
#define REG_GPIO_PM3_SET
#define REG_GPIO_PM4_SET1            (0x0e24)
#define REG_GPIO_PM4_SET2            (0x0e25)
#define REG_GPIO_PM5_SET
#define REG_GPIO_PM6_SET            (0x0e6b)
#define REG_GPIO_PM7_SET
#define REG_GPIO_PM8_SET
#define REG_GPIO_PM9_SET
#define REG_GPIO_PM10_SET           (0x0e6b)
#define REG_GPIO_PM11_SET
#define REG_GPIO_PM12_SET
#define REG_HOTPLUGA_SET
#define REG_HOTPLUGB_SET
#define REG_HOTPLUGC_SET
#define REG_HOTPLUGD_SET
#define REG_DDCDA_CK_SET            (0x0496)
#define REG_DDCDA_DA_SET            (0x0496)
#define REG_DDCDB_CK_SET            (0x0497)
#define REG_DDCDB_DA_SET            (0x0497)
#define REG_DDCDC_CK_SET            (0x0498)
#define REG_DDCDC_DA_SET            (0x0498)
#define REG_DDCDD_CK_SET            (0x0499)
#define REG_DDCDD_DA_SET            (0x0499)

#define REG_TEST_MODE                (0x101e24)
#define REG_DSPEJTAG_MODE            (0x101e07)
#define REG_FOURTHUART_MODE            (0x101e04)
#define REG_THIRDUART_MODE			(0x101e05)	//balup_090904
#define REG_PDTRACERCTRL_MODE			(0x101e9f)	//balup_090904
#define REG_FASTUART_MODE			(0x101e04)	//balup_090904


#define REG_SAR_GPIO                (0x1422)

#define REG_SAR0_SET1                (0x101e24)
#define REG_SAR0_SET2                (0x101e07)
#define REG_SAR1_SET1                (0x101e24)
#define REG_SAR1_SET2                (0x101e07)
#define REG_SAR2_SET1                (0x101e24)
#define REG_SAR2_SET2                (0x101e07)
#define REG_SAR3_SET1                (0x101e24)
#define REG_SAR3_SET2                (0x101e07)
#define REG_SAR4_SET1                (0x101e24)
#define REG_SAR4_SET2                (0x101e07)
#define REG_GPIO0_SET1               (0x101e24)
#define REG_GPIO0_SET2               (0x101e07)
#define REG_GPIO0_SET3               (0x101e04)
#define REG_GPIO0_SET4               (0x101ea4)
#define REG_GPIO1_SET1               (0x101e24)
#define REG_GPIO1_SET2               (0x101e07)
#define REG_GPIO1_SET3               (0x101e04)
#define REG_GPIO1_SET4               (0x101ea4)
#define REG_GPIO2_SET1               (0x101e24)
#define REG_GPIO2_SET2               (0x101e07)
#define REG_GPIO3_SET1               (0x101e24)
#define REG_GPIO3_SET2               (0x101e07)
#define REG_GPIO4_SET               (0x101e24)
#define REG_GPIO5_SET               (0x101e24)
#define REG_GPIO6_SET1               (0x101e12)
#define REG_GPIO6_SET2               (0x101edf)
#define REG_GPIO7_SET1               (0x101e12)
#define REG_GPIO7_SET2               (0x101e05)
#define REG_GPIO8_SET               (0x101e24)
#define REG_GPIO9_SET               (0x101e24)
#define REG_GPIO10_SET1               (0x101e24)
#define REG_GPIO10_SET2               (0x101e04)
#define REG_GPIO11_SET1               (0x101e24)
#define REG_GPIO11_SET2               (0x101e04)
#define REG_GPIO12_SET1               (0x101e24)
#define REG_GPIO12_SET2               (0x101e07)
#define REG_GPIO12_SET3               (0x101e05)
#define REG_GPIO13_SET1               (0x101e24)
#define REG_GPIO13_SET2               (0x101e07)
#define REG_GPIO13_SET3               (0x101e05)
#define REG_GPIO14_SET1               (0x101e24)
#define REG_GPIO14_SET2               (0x101e05)
#define REG_GPIO14_SET3               (0x101ea4)
#define REG_GPIO15_SET1               (0x101e24)
#define REG_GPIO15_SET2               (0x101e05)
#define REG_GPIO15_SET3               (0x101ea4)

#define REG_PDTRACECTRL_SET           (0x101e9f)


#define REG_GPIO16_SET1               (0x101e24)
#define REG_GPIO16_SET2               (0x101e9f)
#define REG_GPIO17_SET1               (0x101e24)
#define REG_GPIO17_SET2               (0x101e9f)
#define REG_GPIO18_SET1               (0x101e24)
#define REG_GPIO18_SET2               (0x101e9f)
#define REG_GPIO19_SET1               (0x101e24)
#define REG_GPIO19_SET2               (0x101e9f)
#define REG_GPIO20_SET1               (0x101e24)
#define REG_GPIO20_SET2               (0x101e9f)
#define REG_GPIO21_SET1               (0x101e24)
#define REG_GPIO21_SET2               (0x101e9f)
#define REG_GPIO22_SET               (0x101e24)
#define REG_GPIO23_SET               (0x101e24)
#define REG_GPIO24_SET1               (0x101e24)
#define REG_GPIO24_SET2               (0x101ede)
#define REG_GPIO25_SET1               (0x101e24)
#define REG_GPIO25_SET2               (0x101ede)
#define REG_GPIO26_SET1               (0x101e24)
#define REG_GPIO26_SET2               (0x101ede)
#define REG_GPIO27_SET1               (0x101e24)
#define REG_GPIO27_SET2               (0x101ede)
#define REG_UART_RX2_SET1            (0x101e24)
#define REG_UART_RX2_SET2            (0x101e07)
#define REG_UART_RX2_SET3            (0x101e05)
#define REG_UART_RX2_SET4            (0x101ea4)
#define REG_UART_TX2_SET1            (0x101e24)
#define REG_UART_TX2_SET2            (0x101e07)
#define REG_UART_TX2_SET3            (0x101e05)
#define REG_UART_TX2_SET4            (0x101ea4)
#define REG_PWM0_SET1                (0x101e24)
#define REG_PWM0_SET2                (0x101ea2)
#define REG_PWM1_SET1                (0x101e24)
#define REG_PWM1_SET2                (0x101ea2)
#define REG_PWM2_SET1                (0x101e24)
#define REG_PWM2_SET2                (0x101e04)
#define REG_PWM2_SET3                (0x101ea2)
#define REG_PWM3_SET                (0x101ea2)
#define REG_PWM4_SET                (0x101ea2)
#define REG_DDCR_DA_SET1                (0x101e24)
#define REG_DDCR_DA_SET2                (0x101e51)
#define REG_DDCR_DA_SET3                (0x101ee0)
#define REG_DDCR_CK_SET1                (0x101e24)
#define REG_DDCR_CK_SET2                (0x101e51)
#define REG_DDCR_CK_SET3                (0x101ee0)
#define REG_TGPIO0_SET1              (0x101e9e)
#define REG_TGPIO0_SET2              (0x101ea3)
#define REG_TGPIO1_SET              (0x101e9e)
#define REG_TGPIO2_SET1              (0x101e24)
#define REG_TGPIO2_SET2              (0x101e9f)
#define REG_TGPIO3_SET1              (0x101e24)
#define REG_TGPIO3_SET2              (0x101e9f)
#define REG_TS0_D0_SET1              (0x101e24)
#define REG_TS0_D0_SET2              (0x101ede)
#define REG_TS0_D0_SET3              (0x101e07)
#define REG_TS0_D0_SET4              (0x101ea3)
#define REG_TS0_D1_SET              (0x101ea3)
#define REG_TS0_D2_SET1              (0x101e24)
#define REG_TS0_D2_SET2              (0x101ede)
#define REG_TS0_D2_SET3              (0x101e07)
#define REG_TS0_D2_SET4              (0x101e05)
#define REG_TS0_D2_SET5              (0x101e04)
#define REG_TS0_D2_SET6              (0x101ea3)
#define REG_TS0_D3_SET              (0x101ea3)
#define REG_TS0_D4_SET1              (0x101e24)
#define REG_TS0_D4_SET2              (0x101ede)
#define REG_TS0_D4_SET3              (0x101e07)
#define REG_TS0_D4_SET4              (0x101e05)
#define REG_TS0_D4_SET5              (0x101e04)
#define REG_TS0_D4_SET6              (0x101ea3)
#define REG_TS0_D5_SET              (0x101ea3)
#define REG_TS0_D6_SET1              (0x101e24)
#define REG_TS0_D6_SET2              (0x101ede)
#define REG_TS0_D6_SET3              (0x101e05)
#define REG_TS0_D6_SET4              (0x101ea3)
#define REG_TS0_D7_SET              (0x101ea3)
#define REG_TS0_VLD_SET1              (0x101e24)
#define REG_TS0_VLD_SET2              (0x101e05)
#define REG_TS0_VLD_SET3              (0x101ea3)
#define REG_TS0_SYNC_SET              (0x101ea3)
#define REG_TS0_CLK_SET1              (0x101e24)
#define REG_TS0_CLK_SET2              (0x101e07)
#define REG_TS0_CLK_SET3              (0x101ea3)
#define REG_TS1_D0_SET1              (0x101ea5)
#define REG_TS1_D0_SET2              (0x101ea3)
#define REG_TS1_D1_SET1              (0x101ea5)
#define REG_TS1_D1_SET2              (0x101ea3)
#define REG_TS1_D2_SET1              (0x101ea5)
#define REG_TS1_D2_SET2              (0x101ea3)
#define REG_TS1_D3_SET1              (0x101ea5)
#define REG_TS1_D3_SET2              (0x101ea3)
#define REG_TS1_D4_SET1              (0x101ea5)
#define REG_TS1_D4_SET2              (0x101ea3)
#define REG_TS1_D5_SET1              (0x101ea5)
#define REG_TS1_D5_SET2              (0x101ea3)
#define REG_TS1_D6_SET1              (0x101ea5)
#define REG_TS1_D6_SET2              (0x101ea3)
#define REG_TS1_D7_SET1              (0x101ea5)
#define REG_TS1_D7_SET2              (0x101ea3)
#define REG_TS1_VLD_SET1              (0x101ea5)
#define REG_TS1_VLD_SET2              (0x101ea3)
#define REG_TS1_SYNC_SET1              (0x101ea5)
#define REG_TS1_SYNC_SET2              (0x101ea3)
#define REG_TS1_CLK_SET1              (0x101ea5)
#define REG_TS1_CLK_SET2              (0x101ea3)
#define REG_PCM_A4_SET1              (0x101e24)
#define REG_PCM_A4_SET2              (0x101ede)
#define REG_PCM_A4_SET3              (0x101ee0)
#define REG_PCM_A4_SET4              (0x101edc)
#define REG_PCM_A4_SET5              (0x101edf)
#define REG_PCM_WAIT_N_SET1              (0x101e24)
#define REG_PCM_WAIT_N_SET2              (0x101ee0)
#define REG_PCM_A5_SET1              (0x101e24)
#define REG_PCM_A5_SET2              (0x101ede)
#define REG_PCM_A5_SET3              (0x101ee0)
#define REG_PCM_A5_SET4              (0x101edc)
#define REG_PCM_A5_SET5              (0x101edf)
#define REG_PCM_A6_SET1              (0x101e24)
#define REG_PCM_A6_SET2              (0x101ede)
#define REG_PCM_A6_SET3              (0x101ee0)
#define REG_PCM_A6_SET4              (0x101edc)
#define REG_PCM_A6_SET5              (0x101edf)
#define REG_PCM_A7_SET1              (0x101e24)
#define REG_PCM_A7_SET2              (0x101ede)
#define REG_PCM_A7_SET3              (0x101ee0)
#define REG_PCM_A7_SET4              (0x101edc)
#define REG_PCM_A7_SET5              (0x101edf)
#define REG_PCM_A12_SET1              (0x101e24)
#define REG_PCM_A12_SET2              (0x101ede)
#define REG_PCM_A12_SET3              (0x101ee0)
#define REG_PCM_A12_SET4              (0x101edc)
#define REG_PCM_A12_SET5              (0x101edf)
#define REG_PCM_IRQA_N_SET1              (0x101e24)
#define REG_PCM_IRQA_N_SET2              (0x101ee0)
#define REG_PCM_A14_SET1              (0x101e24)
#define REG_PCM_A14_SET2              (0x101ee0)
#define REG_PCM_A14_SET3              (0x101edc)
#define REG_PCM_A14_SET4              (0x101edf)
#define REG_PCM_A13_SET1              (0x101e24)
#define REG_PCM_A13_SET2              (0x101ee0)
#define REG_PCM_A13_SET3              (0x101edc)
#define REG_PCM_A13_SET4              (0x101edf)
#define REG_PCM_A8_SET1              (0x101e24)
#define REG_PCM_A8_SET2              (0x101ee0)
#define REG_PCM_A8_SET3              (0x101edc)
#define REG_PCM_A8_SET4              (0x101edf)
#define REG_PCM_IOWR_N_SET1              (0x101e24)
#define REG_PCM_IOWR_N_SET2              (0x101ee0)
#define REG_PCM_A9_SET1              (0x101e24)
#define REG_PCM_A9_SET2              (0x101ee0)
#define REG_PCM_A9_SET3              (0x101edc)
#define REG_PCM_A9_SET4              (0x101edf)
#define REG_PCM_IORD_N_SET1              (0x101e24)
#define REG_PCM_IORD_N_SET2              (0x101ee0)
#define REG_PCM_A11_SET1              (0x101e24)
#define REG_PCM_A11_SET2              (0x101ee0)
#define REG_PCM_A11_SET3              (0x101edc)
#define REG_PCM_A11_SET4              (0x101edf)
#define REG_PCM_OE_N_SET1              (0x101e24)
#define REG_PCM_OE_N_SET2              (0x101ee0)
#define REG_PCM_A10_SET1              (0x101e24)
#define REG_PCM_A10_SET2              (0x101ee0)
#define REG_PCM_A10_SET3              (0x101edc)
#define REG_PCM_A10_SET4              (0x101edf)
#define REG_PCM_CE_N_SET1              (0x101e24)
#define REG_PCM_CE_N_SET2              (0x101ede)
#define REG_PCM_CE_N_SET3              (0x101e07)
#define REG_PCM_CE_N_SET4              (0x101ee0)
#define REG_PCM_D7_SET1              (0x101e24)
#define REG_PCM_D7_SET2              (0x101ede)
#define REG_PCM_D7_SET3              (0x101e07)
#define REG_PCM_D7_SET4             (0x101ee0)
#define REG_PCM_D7_SET5             (0x101edc)
#define REG_PCM_D7_SET6             (0x101edf)
#define REG_PCM_D6_SET1              (0x101e24)
#define REG_PCM_D6_SET2              (0x101ede)
#define REG_PCM_D6_SET3              (0x101e07)
#define REG_PCM_D6_SET4             (0x101ee0)
#define REG_PCM_D6_SET5             (0x101edc)
#define REG_PCM_D6_SET6             (0x101edf)
#define REG_PCM_D5_SET1              (0x101e24)
#define REG_PCM_D5_SET2              (0x101ede)
#define REG_PCM_D5_SET3              (0x101e07)
#define REG_PCM_D5_SET4             (0x101ee0)
#define REG_PCM_D5_SET5             (0x101edc)
#define REG_PCM_D5_SET6             (0x101edf)
#define REG_PCM_D4_SET1              (0x101e24)
#define REG_PCM_D4_SET2             (0x101ee0)
#define REG_PCM_D4_SET3             (0x101edc)
#define REG_PCM_D4_SET4             (0x101edf)
#define REG_PCM_D3_SET1              (0x101e24)
#define REG_PCM_D3_SET2             (0x101ee0)
#define REG_PCM_D3_SET3             (0x101edc)
#define REG_PCM_D3_SET4             (0x101edf)
#define REG_PCM_A3_SET1              (0x101e05)
#define REG_PCM_A3_SET2             (0x101ede)
#define REG_PCM_A3_SET3             (0x101ee0)
#define REG_PCM_A3_SET4             (0x101edc)
#define REG_PCM_A3_SET5             (0x101edf)
#define REG_PCM_A2_SET1              (0x101e05)
#define REG_PCM_A2_SET2             (0x101ede)
#define REG_PCM_A2_SET3             (0x101ee0)
#define REG_PCM_A2_SET4             (0x101edc)
#define REG_PCM_A2_SET5             (0x101edf)
#define REG_PCM_REG_N_SET           (0x101ee0)
#define REG_PCM_A1_SET1              (0x101e24)
#define REG_PCM_A1_SET2             (0x101e05)
#define REG_PCM_A1_SET3             (0x101ede)
#define REG_PCM_A1_SET4             (0x101edf)
#define REG_PCM_A1_SET5             (0x101ee0)
#define REG_PCM_A1_SET6             (0x101edc)
#define REG_PCM_A0_SET1              (0x101ede)
#define REG_PCM_A0_SET2             (0x101ee0)
#define REG_PCM_A0_SET3             (0x101edc)
#define REG_PCM_A0_SET4             (0x101edf)
#define REG_PCM_D0_SET1              (0x101e24)
#define REG_PCM_D0_SET2             (0x101edf)
#define REG_PCM_D0_SET3             (0x101ee0)
#define REG_PCM_D0_SET4             (0x101edc)
#define REG_PCM_D1_SET1              (0x101ee0)
#define REG_PCM_D1_SET2             (0x101edc)
#define REG_PCM_D1_SET3             (0x101edf)
#define REG_PCM_D2_SET1              (0x101e24)
#define REG_PCM_D2_SET2             (0x101edf)
#define REG_PCM_D2_SET3             (0x101ee0)
#define REG_PCM_D2_SET4             (0x101edc)
#define REG_PCM_RESET_SET1              (0x101e24)
#define REG_PCM_RESET_SET2             (0x101edf)
#define REG_PCM_RESET_SET3             (0x101edc)
#define REG_PCM_CD_N_SET             (0x101edc)
#define REG_PCM2_CE_N_SET1              (0x101e24)
#define REG_PCM2_CE_N_SET2             (0x101e04)
#define REG_PCM2_CE_N_SET3             (0x101edc)
#define REG_PCM2_IRQA_N_SET1             (0x101e04)
#define REG_PCM2_IRQA_N_SET2             (0x101edc)
#define REG_PCM2_WAIT_N_SET             (0x101edc)
#define REG_PCM2_RESET_SET             (0x101edc)
#define REG_PCM2_CD_N_SET             (0x101edf)
#define REG_PF_AD15_SET1             (0x101e24)
#define REG_PF_AD15_SET2             (0x101ede)
#define REG_PF_AD15_SET3             (0x101edf)
#define REG_PF_CE0Z_SET1             (0x101e24)
#define REG_PF_CE0Z_SET2             (0x101ede)
#define REG_PF_CE0Z_SET3             (0x101edf)
#define REG_PF_CE1Z_SET1             (0x101e24)
#define REG_PF_CE1Z_SET2             (0x101ede)
#define REG_PF_CE1Z_SET3             (0x101edf)
#define REG_PF_OEZ_SET1             (0x101e24)
#define REG_PF_OEZ_SET2             (0x101ede)
#define REG_PF_OEZ_SET3             (0x101edf)
#define REG_PF_WEZ_SET1             (0x101ede)
#define REG_PF_WEZ_SET2            (0x101edf)
#define REG_PF_ALE_SET1             (0x101ede)
#define REG_PF_ALE_SET2            (0x101edf)
#define REG_F_RBZ_SET1             (0x101e24)
#define REG_F_RBZ_SET2             (0x101ede)
#define REG_F_RBZ_SET3             (0x101edf)
#define REG_TCON0_SET1             (0x101e24)
#define REG_TCON0_SET2             (0x101e02)
#define REG_TCON0_SET3             (0x101ea5)
#define REG_TCON0_SET4             (0x101ea3)
#define REG_TCON1_SET1             (0x101e24)
#define REG_TCON1_SET2            (0x101ea5)
#define REG_TCON2_SET1             (0x101e24)
#define REG_TCON2_SET2             (0x101e02)
#define REG_TCON2_SET3             (0x101ea5)
#define REG_TCON2_SET4             (0x101ea2)
#define REG_TCON3_SET1             (0x101e24)
#define REG_TCON3_SET2            (0x101ea5)
#define REG_TCON4_SET1             (0x101e24)
#define REG_TCON4_SET2             (0x101e02)
#define REG_TCON4_SET3             (0x101ea5)
#define REG_TCON4_SET4             (0x101ea3)
#define REG_TCON5_SET1             (0x101e24)
#define REG_TCON5_SET2            (0x101ea5)
#define REG_TCON6_SET1             (0x101e24)
#define REG_TCON6_SET2             (0x101e02)
#define REG_TCON6_SET3             (0x101ea5)
#define REG_TCON6_SET4             (0x101ea3)
#define REG_TCON7_SET1             (0x101e24)
#define REG_TCON7_SET2            (0x101ea5)
#define REG_TCON8_SET1             (0x101e24)
#define REG_TCON8_SET2            (0x101ea5)
#define REG_TCON9_SET1             (0x101e24)
#define REG_TCON9_SET2            (0x101ea5)
#define REG_TCON10_SET1             (0x101e24)
#define REG_TCON10_SET2            (0x101ea5)
#define REG_TCON11_SET1             (0x101e24)
#define REG_TCON11_SET2            (0x101ea5)
#define REG_TCON12_SET1             (0x101e24)
#define REG_TCON12_SET2            (0x101ea5)
#define REG_TCON13_SET1             (0x101e24)
#define REG_TCON13_SET2            (0x101ea5)
#define REG_TCON14_SET1             (0x101e24)
#define REG_TCON14_SET2            (0x101ea5)
#define REG_TCON15_SET1             (0x101e24)
#define REG_TCON15_SET2            (0x101ea5)
#define REG_TCON16_SET1             (0x101e24)
#define REG_TCON16_SET2            (0x101ea5)
#define REG_TCON17_SET1             (0x101e24)
#define REG_TCON17_SET2            (0x101ea5)
#define REG_TCON18_SET1             (0x101e24)
#define REG_TCON18_SET2            (0x101ea5)
#define REG_TCON19_SET1             (0x101e24)
#define REG_TCON19_SET2            (0x101ea5)
#define REG_TCON20_SET1             (0x101e24)
#define REG_TCON20_SET2            (0x101ea5)
#define REG_TCON21_SET1             (0x101e24)
#define REG_TCON21_SET2            (0x101ea5)
#define REG_ET_COL_SET1            (0x101e24)
#define REG_ET_COL_SET2            (0x101e05)
#define REG_ET_COL_SET3            (0x101edf)
#define REG_ET_TXD1_SET1             (0x101e07)
#define REG_ET_TXD1_SET2            (0x101edf)
#define REG_ET_TXD0_SET1             (0x101e07)
#define REG_ET_TXD0_SET2            (0x101edf)
#define REG_ET_TX_EN_SET1             (0x101e07)
#define REG_ET_TX_EN_SET2            (0x101edf)
#define REG_ET_TX_CLK_SET1             (0x101e07)
#define REG_ET_TX_CLK_SET2            (0x101edf)
#define REG_ET_RXD0_SET            (0x101edf)
#define REG_ET_RXD1_SET            (0x101edf)
#define REG_ET_MDC_SET            (0x101edf)
#define REG_ET_EDIO_SET            (0x101edf)
#define REG_I2S_IN_WS_SET1            (0x101e24)
#define REG_I2S_IN_WS_SET2            (0x101e04)
#define REG_I2S_IN_WS_SET3            (0x101ea2)
#define REG_I2S_IN_BCK_SET1            (0x101e24)
#define REG_I2S_IN_BCK_SET2            (0x101ea2)
#define REG_I2S_IN_SD_SET1            (0x101e24)
#define REG_I2S_IN_SD_SET2            (0x101e04)
#define REG_I2S_IN_SD_SET3            (0x101ea2)
#define REG_SPDIF_IN_SET            (0x101ee1)
#define REG_SPDIF_OUT_SET1            (0x101e24)
#define REG_SPDIF_OUT_SET2            (0x101e04)
#define REG_SPDIF_OUT_SET3            (0x101ee1)
#define REG_I2S_OUT_MCK_SET1            (0x101e24)
#define REG_I2S_OUT_MCK_SET2            (0x101ea2)
#define REG_I2S_OUT_WS_SET1            (0x101e24)
#define REG_I2S_OUT_WS_SET2            (0x101ea2)
#define REG_I2S_OUT_BCK_SET1            (0x101e24)
#define REG_I2S_OUT_BCK_SET2            (0x101ea2)
#define REG_I2S_OUT_SD_SET1            (0x101e24)
#define REG_I2S_OUT_SD_SET2            (0x101ea2)
#define REG_I2S_OUT_SD1_SET            (0x101ea2)
#define REG_I2S_OUT_SD2_SET            (0x101ea2)
#define REG_I2S_OUT_SD3_SET            (0x101ea2)
#define REG_B_ODD_0_SET            (0x32de)
#define REG_B_ODD_1_SET            (0x32de)
#define REG_B_ODD_2_SET            (0x32de)
#define REG_B_ODD_3_SET            (0x32de)
#define REG_B_ODD_4_SET            (0x32dd)
#define REG_B_ODD_5_SET            (0x32dd)
#define REG_B_ODD_6_SET            (0x32dd)
#define REG_B_ODD_7_SET            (0x32dd)
#define REG_G_ODD_0_SET            (0x32dd)
#define REG_G_ODD_1_SET            (0x32dd)
#define REG_G_ODD_2_SET            (0x32dd)
#define REG_G_ODD_3_SET            (0x32dd)
#define REG_G_ODD_4_SET            (0x32dc)
#define REG_G_ODD_5_SET            (0x32dc)
#define REG_G_ODD_6_SET            (0x32dc)
#define REG_G_ODD_7_SET            (0x32dc)
#define REG_R_ODD_0_SET            (0x32dc)
#define REG_R_ODD_1_SET            (0x32dc)
#define REG_R_ODD_2_SET            (0x32dc)
#define REG_R_ODD_3_SET            (0x32dc)
#define REG_R_ODD_4_SET            (0x32db)
#define REG_R_ODD_5_SET            (0x32db)
#define REG_R_ODD_6_SET            (0x32db)
#define REG_R_ODD_7_SET            (0x32db)
#define REG_mini_LVDS_0_SET        (0x32db)
#define REG_mini_LVDS_1_SET        (0x32db)
#define REG_mini_LVDS_2_SET        (0x32db)
#define REG_mini_LVDS_3_SET        (0x32db)
#define REG_mini_LVDS_4_SET        (0x32da)
#define REG_mini_LVDS_5_SET        (0x32da)
#define REG_mini_LVDS_6_SET        (0x32da)
#define REG_mini_LVDS_7_SET        (0x32da)
#define REG_LCK_SET                 (0x32da)
#define REG_LDE_SET                 (0x32da)
#define REG_LHSYNC_SET                 (0x32da)
#define REG_LVSYNC_SET                 (0x32da)
#define REG_PCM_WE_N_SET1                 (0x101e24)
#define REG_PCM_WE_N_SET2                 (0x101ee0)





//the definitions of reg set to make output
#define REG_PM_SPI_CZ_OEN           (0x0e3c)
#define REG_PM_SPI_CK_OEN           (0x0e3c)
#define REG_PM_SPI_DI_OEN           (0x0e3c)
#define REG_PM_SPI_DO_OEN           (0x0e3c)
#define REG_IRIN_OEN                (0x0e3c)
#define REG_CEC_OEN                 (0x0e3c)
#define REG_GPIO_PM0_OEN            (0x0e1e)
#define REG_GPIO_PM1_OEN            (0x0e1e)
#define REG_GPIO_PM2_OEN            (0x0e1e)
#define REG_GPIO_PM3_OEN            (0x0e1e)
#define REG_GPIO_PM4_OEN            (0x0e1e)
#define REG_GPIO_PM5_OEN            (0x0e1e)
#define REG_GPIO_PM6_OEN            (0x0e1e)
#define REG_GPIO_PM7_OEN            (0x0e1e)
#define REG_GPIO_PM8_OEN            (0x0e1f)
#define REG_GPIO_PM9_OEN            (0x0e1f)
#define REG_GPIO_PM10_OEN           (0x0e1f)
#define REG_GPIO_PM11_OEN           (0x0e1f)
#define REG_GPIO_PM12_OEN           (0x0e1f)
#define REG_HOTPLUGA_OEN            (0x0e4e)
#define REG_HOTPLUGB_OEN            (0x0e4e)
#define REG_HOTPLUGC_OEN            (0x0e4e)
#define REG_HOTPLUGD_OEN            (0x0e4e)
#define REG_DDCDA_CK_OEN            (0x0496)
#define REG_DDCDA_DA_OEN            (0x0496)
#define REG_DDCDB_CK_OEN            (0x0497)
#define REG_DDCDB_DA_OEN            (0x0497)
#define REG_DDCDC_CK_OEN            (0x0498)
#define REG_DDCDC_DA_OEN            (0x0498)
#define REG_DDCDD_CK_OEN            (0x0499)
#define REG_DDCDD_DA_OEN            (0x0499)
#define REG_SAR0_OEN                (0x1423)
#define REG_SAR1_OEN                (0x1423)
#define REG_SAR2_OEN                (0x1423)
#define REG_SAR3_OEN                (0x1423)
#define REG_SAR4_OEN                (0x1423)
#define REG_GPIO0_OEN               (0x101e5c)
#define REG_GPIO1_OEN               (0x101e5c)
#define REG_GPIO2_OEN               (0x101e5c)
#define REG_GPIO3_OEN               (0x101e5c)
#define REG_GPIO4_OEN               (0x101e5c)
#define REG_GPIO5_OEN               (0x101e5c)
#define REG_GPIO6_OEN               (0x101e5c)
#define REG_GPIO7_OEN               (0x101e5c)
#define REG_GPIO8_OEN               (0x101e5d)
#define REG_GPIO9_OEN               (0x101e5d)
#define REG_GPIO10_OEN               (0x101e5d)
#define REG_GPIO11_OEN               (0x101e5d)
#define REG_GPIO12_OEN               (0x101e5d)
#define REG_GPIO13_OEN               (0x101e5d)
#define REG_GPIO14_OEN               (0x101e5d)
#define REG_GPIO15_OEN               (0x101e5d)
#define REG_GPIO16_OEN               (0x101e5e)
#define REG_GPIO17_OEN               (0x101e5e)
#define REG_GPIO18_OEN               (0x101e5e)
#define REG_GPIO19_OEN               (0x101e5e)
#define REG_GPIO20_OEN               (0x101e5e)
#define REG_GPIO21_OEN               (0x101e5e)
#define REG_GPIO22_OEN               (0x101e5e)
#define REG_GPIO23_OEN               (0x101e5e)
#define REG_GPIO24_OEN               (0x101e5f)
#define REG_GPIO25_OEN               (0x101e5f)
#define REG_GPIO26_OEN               (0x101e5f)
#define REG_GPIO27_OEN               (0x101e5f)
#define REG_UART_RX2_OEN             (0x101e5f)
#define REG_UART_TX2_OEN             (0x101e5f)
#define REG_PWM0_OEN                (0x101e5f)
#define REG_PWM1_OEN                (0x101e5f)
#define REG_PWM2_OEN                (0x101e60)
#define REG_PWM3_OEN                (0x101e60)
#define REG_PWM4_OEN                (0x101e60)
#define REG_DDCR_DA_OEN                (0x101e60)
#define REG_DDCR_CK_OEN                (0x101e60)
#define REG_TGPIO0_OEN              (0x101e60)
#define REG_TGPIO1_OEN              (0x101e60)
#define REG_TGPIO2_OEN              (0x101e60)
#define REG_TGPIO3_OEN              (0x101e61)
#define REG_TS0_D0_OEN              (0x101e68)
#define REG_TS0_D1_OEN              (0x101e68)
#define REG_TS0_D2_OEN              (0x101e68)
#define REG_TS0_D3_OEN              (0x101e68)
#define REG_TS0_D4_OEN              (0x101e68)
#define REG_TS0_D5_OEN              (0x101e68)
#define REG_TS0_D6_OEN              (0x101e68)
#define REG_TS0_D7_OEN              (0x101e68)
#define REG_TS0_VLD_OEN              (0x101e69)
#define REG_TS0_SYNC_OEN              (0x101e69)
#define REG_TS0_CLK_OEN              (0x101e69)
#define REG_TS1_D0_OEN              (0x101e4e)
#define REG_TS1_D1_OEN              (0x101e4e)
#define REG_TS1_D2_OEN              (0x101e4e)
#define REG_TS1_D3_OEN              (0x101e4e)
#define REG_TS1_D4_OEN              (0x101e4e)
#define REG_TS1_D5_OEN              (0x101e4e)
#define REG_TS1_D6_OEN              (0x101e4e)
#define REG_TS1_D7_OEN              (0x101e4e)
#define REG_TS1_VLD_OEN              (0x101e4f)
#define REG_TS1_SYNC_OEN              (0x101e4f)
#define REG_TS1_CLK_OEN              (0x101e4f)
#define REG_PCM_A4_OEN1              (0x101e7c)
#define REG_PCM_A4_OEN2              (0x101eb5)
#define REG_PCM_WAIT_N_OEN              (0x101e7c)
#define REG_PCM_A5_OEN1              (0x101e7c)
#define REG_PCM_A5_OEN2              (0x101eb5)
#define REG_PCM_A6_OEN1              (0x101e7c)
#define REG_PCM_A6_OEN2              (0x101eb5)
#define REG_PCM_A7_OEN1              (0x101e7c)
#define REG_PCM_A7_OEN2              (0x101eb5)
#define REG_PCM_A12_OEN1              (0x101e7c)
#define REG_PCM_A12_OEN2              (0x101eb5)
#define REG_PCM_IRQA_N_OEN              (0x101e7c)
#define REG_PCM_A14_OEN1              (0x101e7c)
#define REG_PCM_A14_OEN2              (0x101eb5)
#define REG_PCM_A13_OEN1              (0x101e7d)
#define REG_PCM_A13_OEN2              (0x101eb5)
#define REG_PCM_A8_OEN1              (0x101e7d)
#define REG_PCM_A8_OEN2              (0x101eb5)
#define REG_PCM_IOWR_N_OEN              (0x101e7d)
#define REG_PCM_A9_OEN1              (0x101e7d)
#define REG_PCM_A9_OEN2              (0x101eb4)
#define REG_PCM_IORD_N_OEN              (0x101e7d)
#define REG_PCM_A11_OEN1              (0x101e7d)
#define REG_PCM_A11_OEN2              (0x101eb4)
#define REG_PCM_OE_N_OEN              (0x101e7d)
#define REG_PCM_A10_OEN1              (0x101e7d)
#define REG_PCM_A10_OEN2              (0x101eb4)
#define REG_PCM_CE_N_OEN              (0x101e7e)
#define REG_PCM_D7_OEN1              (0x101e7e)
#define REG_PCM_D7_OEN2              (0x101eb4)
#define REG_PCM_D6_OEN1              (0x101e7e)
#define REG_PCM_D6_OEN2              (0x101eb4)
#define REG_PCM_D5_OEN1              (0x101e7e)
#define REG_PCM_D5_OEN2              (0x101eb4)
#define REG_PCM_D4_OEN1              (0x101e7e)
#define REG_PCM_D4_OEN2              (0x101eb4)
#define REG_PCM_D3_OEN1              (0x101e7e)
#define REG_PCM_D3_OEN2              (0x101eb4)
#define REG_PCM_A3_OEN1              (0x101e7e)
#define REG_PCM_A3_OEN2              (0x101eb6)
#define REG_PCM_A2_OEN1              (0x101e7f)
#define REG_PCM_A2_OEN2              (0x101eb6)
#define REG_PCM_REG_N_OEN           (0x101e7f)
#define REG_PCM_A1_OEN1              (0x101e7f)
#define REG_PCM_A1_OEN2              (0x101eb7)
#define REG_PCM_A0_OEN1              (0x101e7f)
#define REG_PCM_A0_OEN2             (0x101eb7)
#define REG_PCM_D0_OEN1              (0x101e7f)
#define REG_PCM_D0_OEN2             (0x101eb7)
#define REG_PCM_D1_OEN1              (0x101e7f)
#define REG_PCM_D1_OEN2             (0x101eb7)
#define REG_PCM_D2_OEN1              (0x101e7f)
#define REG_PCM_D2_OEN2             (0x101eb7)
#define REG_PCM_RESET_OEN              (0x101e7f)
#define REG_PCM_CD_N_OEN             (0x101e80)
#define REG_PCM2_CE_N_OEN              (0x101e81)
#define REG_PCM2_IRQA_N_OEN             (0x101e81)
#define REG_PCM2_WAIT_N_OEN             (0x101e81)
#define REG_PCM2_RESET_OEN             (0x101e81)
#define REG_PCM2_CD_N_OEN             (0x101e81)
#define REG_PF_AD15_OEN1             (0x101e8c)
#define REG_PF_AD15_OEN2             (0x101eb6)
#define REG_PF_CE0Z_OEN1             (0x101e8c)
#define REG_PF_CE0Z_OEN2             (0x101eb6)
#define REG_PF_CE1Z_OEN1             (0x101e8c)
#define REG_PF_CE1Z_OEN2             (0x101eb6)
#define REG_PF_OEZ_OEN1             (0x101e8c)
#define REG_PF_OEZ_OEN2             (0x101eb6)
#define REG_PF_WEZ_OEN1             (0x101e8c)
#define REG_PF_WEZ_OEN2            (0x101eb6)
#define REG_PF_ALE_OEN1             (0x101e8c)
#define REG_PF_ALE_OEN2            (0x101eb6)
#define REG_F_RBZ_OEN             (0x101e8c)

//balup_090905
#define REG_GPIO48_OEN			  (0x101e5d)
#define REG_GPIO53_OEN			  (0x101e5e)

#define REG_TCON0_OEN             (0x101e9c)
#define REG_TCON1_OEN             (0x101e9c)
#define REG_TCON2_OEN             (0x101e9c)
#define REG_TCON3_OEN             (0x101e9c)
#define REG_TCON4_OEN             (0x101e9c)
#define REG_TCON5_OEN             (0x101e9c)
#define REG_TCON6_OEN             (0x101e9c)
#define REG_TCON7_OEN             (0x101e9c)
#define REG_TCON8_OEN             (0x101e9d)
#define REG_TCON9_OEN             (0x101e9d)
#define REG_TCON10_OEN             (0x101e9d)
#define REG_TCON11_OEN             (0x101e9d)
#define REG_TCON12_OEN             (0x101e9d)
#define REG_TCON13_OEN             (0x101e9d)
#define REG_TCON14_OEN             (0x101e9d)
#define REG_TCON15_OEN             (0x101e9d)
#define REG_TCON16_OEN             (0x101e9b)
#define REG_TCON17_OEN             (0x101e9b)
#define REG_TCON18_OEN             (0x101e9b)
#define REG_TCON19_OEN             (0x101e9b)
#define REG_TCON20_OEN             (0x101e9b)
#define REG_TCON21_OEN             (0x101e9b)
#define REG_ET_COL_OEN            (0x101e86)
#define REG_ET_TXD1_OEN             (0x101e86)
#define REG_ET_TXD0_OEN             (0x101e86)
#define REG_ET_TX_EN_OEN             (0x101e86)
#define REG_ET_TX_CLK_OEN             (0x101e86)
#define REG_ET_RXD0_OEN            (0x101e86)
#define REG_ET_RXD1_OEN            (0x101e86)
#define REG_ET_MDC_OEN            (0x101e86)
#define REG_ET_EDIO_OEN            (0x101e87)
#define REG_I2S_IN_WS_OEN            (0x101e6e)
#define REG_I2S_IN_BCK_OEN            (0x101e6e)
#define REG_I2S_IN_SD_OEN            (0x101e6e)
#define REG_SPDIF_IN_OEN            (0x101e6e)
#define REG_SPDIF_OUT_OEN            (0x101e6e)
#define REG_I2S_OUT_MCK_OEN            (0x101e6e)
#define REG_I2S_OUT_WS_OEN            (0x101e6e)
#define REG_I2S_OUT_BCK_OEN            (0x101e6e)
#define REG_I2S_OUT_SD_OEN            (0x101e6f)
#define REG_I2S_OUT_SD1_OEN            (0x101e6f)
#define REG_I2S_OUT_SD2_OEN            (0x101e6f)
#define REG_I2S_OUT_SD3_OEN            (0x101e6f)
#define REG_B_ODD_0_OEN            (0x1032fc)
#define REG_B_ODD_1_OEN            (0x1032fc)
#define REG_B_ODD_2_OEN            (0x1032fc)
#define REG_B_ODD_3_OEN            (0x1032fc)
#define REG_B_ODD_4_OEN            (0x1032a5)
#define REG_B_ODD_5_OEN            (0x1032a5)
#define REG_B_ODD_6_OEN            (0x1032a5)
#define REG_B_ODD_7_OEN            (0x1032a5)
#define REG_G_ODD_0_OEN            (0x1032a5)
#define REG_G_ODD_1_OEN            (0x1032a5)
#define REG_G_ODD_2_OEN            (0x1032a5)
#define REG_G_ODD_3_OEN            (0x1032a5)
#define REG_G_ODD_4_OEN            (0x1032a4)
#define REG_G_ODD_5_OEN            (0x1032a4)
#define REG_G_ODD_6_OEN            (0x1032a4)
#define REG_G_ODD_7_OEN            (0x1032a4)
#define REG_R_ODD_0_OEN            (0x1032a4)
#define REG_R_ODD_1_OEN            (0x1032a4)
#define REG_R_ODD_2_OEN            (0x1032a4)
#define REG_R_ODD_3_OEN            (0x1032a4)
#define REG_R_ODD_4_OEN            (0x1032a3)
#define REG_R_ODD_5_OEN            (0x1032a3)
#define REG_R_ODD_6_OEN            (0x1032a3)
#define REG_R_ODD_7_OEN            (0x1032a3)
#define REG_mini_LVDS_0_OEN        (0x1032a3)
#define REG_mini_LVDS_1_OEN        (0x1032a3)
#define REG_mini_LVDS_2_OEN        (0x1032a3)
#define REG_mini_LVDS_3_OEN        (0x1032a3)
#define REG_mini_LVDS_4_OEN        (0x1032a2)
#define REG_mini_LVDS_5_OEN        (0x1032a2)
#define REG_mini_LVDS_6_OEN        (0x1032a2)
#define REG_mini_LVDS_7_OEN        (0x1032a2)
#define REG_LCK_OEN                 (0x1032a2)
#define REG_LDE_OEN                 (0x1032a2)
#define REG_LHSYNC_OEN                 (0x1032a2)
#define REG_LVSYNC_OEN                 (0x1032a2)
#define REG_PCM_WE_N_OEN                 (0x101e7e)


//the definitions of reg set to get input
#define REG_PM_SPI_CZ_IN           (0x0e3b)
#define REG_PM_SPI_CK_IN           (0x0e3b)
#define REG_PM_SPI_DI_IN           (0x0e3b)
#define REG_PM_SPI_DO_IN           (0x0e3b)
#define REG_IRIN_IN                (0x0e3b)
#define REG_CEC_IN                 (0x0e3b)
#define REG_GPIO_PM0_IN            (0x0e22)
#define REG_GPIO_PM1_IN            (0x0e22)
#define REG_GPIO_PM2_IN            (0x0e22)
#define REG_GPIO_PM3_IN            (0x0e22)
#define REG_GPIO_PM4_IN            (0x0e22)
#define REG_GPIO_PM5_IN            (0x0e22)
#define REG_GPIO_PM6_IN            (0x0e22)
#define REG_GPIO_PM7_IN            (0x0e22)
#define REG_GPIO_PM8_IN            (0x0e23)
#define REG_GPIO_PM9_IN            (0x0e23)
#define REG_GPIO_PM10_IN           (0x0e23)
#define REG_GPIO_PM11_IN           (0x0e23)
#define REG_GPIO_PM12_IN           (0x0e23)
#define REG_HOTPLUGA_IN            (0x0e4f)
#define REG_HOTPLUGB_IN            (0x0e4f)
#define REG_HOTPLUGC_IN            (0x0e4f)
#define REG_HOTPLUGD_IN            (0x0e4f)
#define REG_DDCDA_CK_IN            (0x0496)
#define REG_DDCDA_DA_IN            (0x0496)
#define REG_DDCDB_CK_IN            (0x0497)
#define REG_DDCDB_DA_IN            (0x0497)
#define REG_DDCDC_CK_IN            (0x0498)
#define REG_DDCDC_DA_IN            (0x0498)
#define REG_DDCDD_CK_IN            (0x0499)
#define REG_DDCDD_DA_IN            (0x0499)
#define REG_SAR0_IN                (0x1425)
#define REG_SAR1_IN                (0x1425)
#define REG_SAR2_IN                (0x1425)
#define REG_SAR3_IN                (0x1425)
#define REG_SAR4_IN                (0x1425)
#define REG_GPIO0_IN               (0x101e50)
#define REG_GPIO1_IN               (0x101e50)
#define REG_GPIO2_IN               (0x101e50)
#define REG_GPIO3_IN               (0x101e50)
#define REG_GPIO4_IN               (0x101e50)
#define REG_GPIO5_IN               (0x101e50)
#define REG_GPIO6_IN               (0x101e50)
#define REG_GPIO7_IN               (0x101e50)
#define REG_GPIO8_IN               (0x101e51)
#define REG_GPIO9_IN               (0x101e51)
#define REG_GPIO10_IN               (0x101e51)
#define REG_GPIO11_IN               (0x101e51)
#define REG_GPIO12_IN               (0x101e51)
#define REG_GPIO13_IN               (0x101e51)
#define REG_GPIO14_IN               (0x101e51)
#define REG_GPIO15_IN               (0x101e51)
#define REG_GPIO16_IN               (0x101e52)
#define REG_GPIO17_IN               (0x101e52)
#define REG_GPIO18_IN               (0x101e52)
#define REG_GPIO19_IN               (0x101e52)
#define REG_GPIO20_IN               (0x101e52)
#define REG_GPIO21_IN               (0x101e52)
#define REG_GPIO22_IN               (0x101e52)
#define REG_GPIO23_IN               (0x101e52)
#define REG_GPIO24_IN               (0x101e53)
#define REG_GPIO25_IN               (0x101e53)
#define REG_GPIO26_IN               (0x101e53)
#define REG_GPIO27_IN               (0x101e53)
#define REG_UART_RX2_IN             (0x101e53)
#define REG_UART_TX2_IN             (0x101e53)
#define REG_PWM0_IN                (0x101e53)
#define REG_PWM1_IN                (0x101e53)
#define REG_PWM2_IN                (0x101e54)
#define REG_PWM3_IN                (0x101e54)
#define REG_PWM4_IN                (0x101e54)
#define REG_DDCR_DA_IN                (0x101e54)
#define REG_DDCR_CK_IN                (0x101e54)
#define REG_TGPIO0_IN              (0x101e54)
#define REG_TGPIO1_IN              (0x101e54)
#define REG_TGPIO2_IN              (0x101e54)
#define REG_TGPIO3_IN              (0x101e55)
#define REG_TS0_D0_IN              (0x101e62)
#define REG_TS0_D1_IN              (0x101e62)
#define REG_TS0_D2_IN              (0x101e62)
#define REG_TS0_D3_IN              (0x101e62)
#define REG_TS0_D4_IN              (0x101e62)
#define REG_TS0_D5_IN              (0x101e62)
#define REG_TS0_D6_IN              (0x101e62)
#define REG_TS0_D7_IN              (0x101e62)
#define REG_TS0_VLD_IN              (0x101e63)
#define REG_TS0_SYNC_IN              (0x101e63)
#define REG_TS0_CLK_IN              (0x101e63)
#define REG_TS1_D0_IN              (0x101e4a)
#define REG_TS1_D1_IN              (0x101e4a)
#define REG_TS1_D2_IN              (0x101e4a)
#define REG_TS1_D3_IN              (0x101e4a)
#define REG_TS1_D4_IN              (0x101e4a)
#define REG_TS1_D5_IN              (0x101e4a)
#define REG_TS1_D6_IN              (0x101e4a)
#define REG_TS1_D7_IN              (0x101e4a)
#define REG_TS1_VLD_IN              (0x101e4b)
#define REG_TS1_SYNC_IN              (0x101e4b)
#define REG_TS1_CLK_IN              (0x101e4b)
#define REG_PCM_A4_IN1              (0x101e70)
#define REG_PCM_A4_IN2              (0x101eb9)
#define REG_PCM_WAIT_N_IN              (0x101e70)
#define REG_PCM_A5_IN1              (0x101e70)
#define REG_PCM_A5_IN2              (0x101eb9)
#define REG_PCM_A6_IN1              (0x101e70)
#define REG_PCM_A6_IN2              (0x101eb9)
#define REG_PCM_A7_IN1              (0x101e70)
#define REG_PCM_A7_IN2              (0x101eb9)
#define REG_PCM_A12_IN1              (0x101e70)
#define REG_PCM_A12_IN2              (0x101eb9)
#define REG_PCM_IRQA_N_IN              (0x101e70)
#define REG_PCM_A14_IN1              (0x101e70)
#define REG_PCM_A14_IN2              (0x101eb9)
#define REG_PCM_A13_IN1              (0x101e71)
#define REG_PCM_A13_IN2              (0x101eb9)
#define REG_PCM_A8_IN1              (0x101e71)
#define REG_PCM_A8_IN2              (0x101eb9)
#define REG_PCM_IOWR_N_IN              (0x101e71)
#define REG_PCM_A9_IN1              (0x101e71)
#define REG_PCM_A9_IN2              (0x101eb8)
#define REG_PCM_IORD_N_IN              (0x101e71)
#define REG_PCM_A11_IN1              (0x101e71)
#define REG_PCM_A11_IN2              (0x101eb8)
#define REG_PCM_OE_N_IN              (0x101e71)
#define REG_PCM_A10_IN1              (0x101e71)
#define REG_PCM_A10_IN2              (0x101eb8)
#define REG_PCM_CE_N_IN              (0x101e72)
#define REG_PCM_D7_IN1              (0x101e72)
#define REG_PCM_D7_IN2              (0x101eb8)
#define REG_PCM_D6_IN1              (0x101e72)
#define REG_PCM_D6_IN2              (0x101eb8)
#define REG_PCM_D5_IN1              (0x101e72)
#define REG_PCM_D5_IN2              (0x101eb8)
#define REG_PCM_D4_IN1              (0x101e72)
#define REG_PCM_D4_IN2              (0x101eb8)
#define REG_PCM_D3_IN1              (0x101e72)
#define REG_PCM_D3_IN2              (0x101eb8)
#define REG_PCM_A3_IN1              (0x101e72)
#define REG_PCM_A3_IN2              (0x101eba)
#define REG_PCM_A2_IN1              (0x101e73)
#define REG_PCM_A2_IN2              (0x101eba)
#define REG_PCM_REG_N_IN           (0x101e73)
#define REG_PCM_A1_IN1              (0x101e73)
#define REG_PCM_A1_IN2              (0x101ebb)
#define REG_PCM_A0_IN1              (0x101e73)
#define REG_PCM_A0_IN2             (0x101ebb)
#define REG_PCM_D0_IN1              (0x101e73)
#define REG_PCM_D0_IN2             (0x101ebb)
#define REG_PCM_D1_IN1              (0x101e73)
#define REG_PCM_D1_IN2             (0x101ebb)
#define REG_PCM_D2_IN1              (0x101e73)
#define REG_PCM_D2_IN2             (0x101ebb)
#define REG_PCM_RESET_IN              (0x101e73)
#define REG_PCM_CD_N_IN             (0x101e74)
#define REG_PCM2_CE_N_IN              (0x101e75)
#define REG_PCM2_IRQA_N_IN             (0x101e75)
#define REG_PCM2_WAIT_N_IN             (0x101e75)
#define REG_PCM2_RESET_IN             (0x101e75)
#define REG_PCM2_CD_N_IN             (0x101e75)
#define REG_PF_AD15_IN1             (0x101e88)
#define REG_PF_AD15_IN2             (0x101eba)
#define REG_PF_CE0Z_IN1             (0x101e88)
#define REG_PF_CE0Z_IN2             (0x101eba)
#define REG_PF_CE1Z_IN1             (0x101e88)
#define REG_PF_CE1Z_IN2             (0x101eba)
#define REG_PF_OEZ_IN1             (0x101e88)
#define REG_PF_OEZ_IN2             (0x101eba)
#define REG_PF_WEZ_IN1             (0x101e88)
#define REG_PF_WEZ_IN2            (0x101eba)
#define REG_PF_ALE_IN1             (0x101e88)
#define REG_PF_ALE_IN2            (0x101eba)
#define REG_F_RBZ_IN             (0x101e88)

//balup_090905
#define REG_GPIO48_IN             (0x101e51)
#define REG_GPIO53_IN             (0x101e52)


#define REG_TCON0_IN             (0x101e94)
#define REG_TCON1_IN             (0x101e94)
#define REG_TCON2_IN             (0x101e94)
#define REG_TCON3_IN             (0x101e94)
#define REG_TCON4_IN             (0x101e94)
#define REG_TCON5_IN             (0x101e94)
#define REG_TCON6_IN             (0x101e94)
#define REG_TCON7_IN             (0x101e94)
#define REG_TCON8_IN             (0x101e95)
#define REG_TCON9_IN             (0x101e95)
#define REG_TCON10_IN             (0x101e95)
#define REG_TCON11_IN             (0x101e95)
#define REG_TCON12_IN             (0x101e95)
#define REG_TCON13_IN             (0x101e95)
#define REG_TCON14_IN             (0x101e95)
#define REG_TCON15_IN             (0x101e95)
#define REG_TCON16_IN             (0x101e96)
#define REG_TCON17_IN             (0x101e96)
#define REG_TCON18_IN             (0x101e96)
#define REG_TCON19_IN             (0x101e96)
#define REG_TCON20_IN             (0x101e96)
#define REG_TCON21_IN             (0x101e96)
#define REG_ET_COL_IN            (0x101e82)
#define REG_ET_TXD1_IN             (0x101e82)
#define REG_ET_TXD0_IN             (0x101e82)
#define REG_ET_TX_EN_IN             (0x101e82)
#define REG_ET_TX_CLK_IN             (0x101e82)
#define REG_ET_RXD0_IN            (0x101e82)
#define REG_ET_RXD1_IN            (0x101e82)
#define REG_ET_MDC_IN            (0x101e82)
#define REG_ET_EDIO_IN            (0x101e83)
#define REG_I2S_IN_WS_IN            (0x101e6a)
#define REG_I2S_IN_BCK_IN            (0x101e6a)
#define REG_I2S_IN_SD_IN            (0x101e6a)
#define REG_SPDIF_IN_IN            (0x101e6a)
#define REG_SPDIF_OUT_IN            (0x101e6a)
#define REG_I2S_OUT_MCK_IN            (0x101e6a)
#define REG_I2S_OUT_WS_IN            (0x101e6a)
#define REG_I2S_OUT_BCK_IN            (0x101e6a)
#define REG_I2S_OUT_SD_IN            (0x101e6b)
#define REG_I2S_OUT_SD1_IN            (0x101e6b)
#define REG_I2S_OUT_SD2_IN            (0x101e6b)
#define REG_I2S_OUT_SD3_IN            (0x101e6b)
#define REG_B_ODD_0_IN            (0x1032fe)
#define REG_B_ODD_1_IN            (0x1032fe)
#define REG_B_ODD_2_IN            (0x1032fe)
#define REG_B_ODD_3_IN            (0x1032fe)
#define REG_B_ODD_4_IN            (0x1032ad)
#define REG_B_ODD_5_IN            (0x1032ad)
#define REG_B_ODD_6_IN            (0x1032ad)
#define REG_B_ODD_7_IN            (0x1032ad)
#define REG_G_ODD_0_IN            (0x1032ad)
#define REG_G_ODD_1_IN            (0x1032ad)
#define REG_G_ODD_2_IN            (0x1032ad)
#define REG_G_ODD_3_IN            (0x1032ad)
#define REG_G_ODD_4_IN            (0x1032ac)
#define REG_G_ODD_5_IN            (0x1032ac)
#define REG_G_ODD_6_IN            (0x1032ac)
#define REG_G_ODD_7_IN            (0x1032ac)
#define REG_R_ODD_0_IN            (0x1032ac)
#define REG_R_ODD_1_IN            (0x1032ac)
#define REG_R_ODD_2_IN            (0x1032ac)
#define REG_R_ODD_3_IN            (0x1032ac)
#define REG_R_ODD_4_IN            (0x1032ab)
#define REG_R_ODD_5_IN            (0x1032ab)
#define REG_R_ODD_6_IN            (0x1032ab)
#define REG_R_ODD_7_IN            (0x1032ab)
#define REG_mini_LVDS_0_IN        (0x1032ab)
#define REG_mini_LVDS_1_IN        (0x1032ab)
#define REG_mini_LVDS_2_IN        (0x1032ab)
#define REG_mini_LVDS_3_IN        (0x1032ab)
#define REG_mini_LVDS_4_IN        (0x1032aa)
#define REG_mini_LVDS_5_IN        (0x1032aa)
#define REG_mini_LVDS_6_IN        (0x1032aa)
#define REG_mini_LVDS_7_IN        (0x1032aa)
#define REG_LCK_IN                 (0x1032aa)
#define REG_LDE_IN                 (0x1032aa)
#define REG_LHSYNC_IN                 (0x1032aa)
#define REG_LVSYNC_IN                 (0x1032aa)
#define REG_PCM_WE_N_IN                 (0x101e72)



//the definitions of reg set to output
#define REG_PM_SPI_CZ_OUT           (0x0e3b)
#define REG_PM_SPI_CK_OUT           (0x0e3a)
#define REG_PM_SPI_DI_OUT           (0x0e3a)
#define REG_PM_SPI_DO_OUT           (0x0e3a)
#define REG_IRIN_OUT                (0x0e3a)
#define REG_CEC_OUT                 (0x0e3a)
#define REG_GPIO_PM0_OUT            (0x0e20)
#define REG_GPIO_PM1_OUT            (0x0e20)
#define REG_GPIO_PM2_OUT            (0x0e20)
#define REG_GPIO_PM3_OUT            (0x0e20)
#define REG_GPIO_PM4_OUT            (0x0e20)
#define REG_GPIO_PM5_OUT            (0x0e20)
#define REG_GPIO_PM6_OUT            (0x0e20)
#define REG_GPIO_PM7_OUT            (0x0e20)
#define REG_GPIO_PM8_OUT            (0x0e21)
#define REG_GPIO_PM9_OUT            (0x0e21)
#define REG_GPIO_PM10_OUT           (0x0e21)
#define REG_GPIO_PM11_OUT           (0x0e21)
#define REG_GPIO_PM12_OUT           (0x0e21)
#define REG_HOTPLUGA_OUT            (0x0e4e)
#define REG_HOTPLUGB_OUT            (0x0e4e)
#define REG_HOTPLUGC_OUT            (0x0e4e)
#define REG_HOTPLUGD_OUT            (0x0e4e)
#define REG_DDCDA_CK_OUT            (0x0496)
#define REG_DDCDA_DA_OUT            (0x0496)
#define REG_DDCDB_CK_OUT            (0x0497)
#define REG_DDCDB_DA_OUT            (0x0497)
#define REG_DDCDC_CK_OUT            (0x0498)
#define REG_DDCDC_DA_OUT            (0x0498)
#define REG_DDCDD_CK_OUT            (0x0499)
#define REG_DDCDD_DA_OUT            (0x0499)
#define REG_SAR0_OUT                (0x1424)
#define REG_SAR1_OUT                (0x1424)
#define REG_SAR2_OUT                (0x1424)
#define REG_SAR3_OUT                (0x1424)
#define REG_SAR4_OUT                (0x1424)
#define REG_GPIO0_OUT               (0x101e56)
#define REG_GPIO1_OUT               (0x101e56)
#define REG_GPIO2_OUT               (0x101e56)
#define REG_GPIO3_OUT               (0x101e56)
#define REG_GPIO4_OUT               (0x101e56)
#define REG_GPIO5_OUT               (0x101e56)
#define REG_GPIO6_OUT               (0x101e56)
#define REG_GPIO7_OUT               (0x101e56)
#define REG_GPIO8_OUT               (0x101e57)
#define REG_GPIO9_OUT               (0x101e57)
#define REG_GPIO10_OUT               (0x101e57)
#define REG_GPIO11_OUT               (0x101e57)
#define REG_GPIO12_OUT               (0x101e57)
#define REG_GPIO13_OUT               (0x101e57)
#define REG_GPIO14_OUT               (0x101e57)
#define REG_GPIO15_OUT               (0x101e57)
#define REG_GPIO16_OUT               (0x101e58)
#define REG_GPIO17_OUT               (0x101e58)
#define REG_GPIO18_OUT               (0x101e58)
#define REG_GPIO19_OUT               (0x101e58)
#define REG_GPIO20_OUT               (0x101e58)
#define REG_GPIO21_OUT               (0x101e58)
#define REG_GPIO22_OUT               (0x101e58)
#define REG_GPIO23_OUT               (0x101e58)
#define REG_GPIO24_OUT               (0x101e59)
#define REG_GPIO25_OUT               (0x101e59)
#define REG_GPIO26_OUT               (0x101e59)
#define REG_GPIO27_OUT               (0x101e59)
#define REG_UART_RX2_OUT             (0x101e59)
#define REG_UART_TX2_OUT             (0x101e59)
#define REG_PWM0_OUT                (0x101e59)
#define REG_PWM1_OUT                (0x101e59)
#define REG_PWM2_OUT                (0x101e5a)
#define REG_PWM3_OUT                (0x101e5a)
#define REG_PWM4_OUT                (0x101e5a)
#define REG_DDCR_DA_OUT                (0x101e5a)
#define REG_DDCR_CK_OUT                (0x101e5a)
#define REG_TGPIO0_OUT              (0x101e5a)
#define REG_TGPIO1_OUT              (0x101e5a)
#define REG_TGPIO2_OUT              (0x101e5a)
#define REG_TGPIO3_OUT              (0x101e5b)
#define REG_TS0_D0_OUT              (0x101e64)
#define REG_TS0_D1_OUT              (0x101e64)
#define REG_TS0_D2_OUT              (0x101e64)
#define REG_TS0_D3_OUT              (0x101e64)
#define REG_TS0_D4_OUT              (0x101e64)
#define REG_TS0_D5_OUT              (0x101e64)
#define REG_TS0_D6_OUT              (0x101e64)
#define REG_TS0_D7_OUT              (0x101e64)
#define REG_TS0_VLD_OUT              (0x101e65)
#define REG_TS0_SYNC_OUT              (0x101e65)
#define REG_TS0_CLK_OUT              (0x101e65)
#define REG_TS1_D0_OUT              (0x101e4c)
#define REG_TS1_D1_OUT              (0x101e4c)
#define REG_TS1_D2_OUT              (0x101e4c)
#define REG_TS1_D3_OUT              (0x101e4c)
#define REG_TS1_D4_OUT              (0x101e4c)
#define REG_TS1_D5_OUT              (0x101e4c)
#define REG_TS1_D6_OUT              (0x101e4c)
#define REG_TS1_D7_OUT              (0x101e4c)
#define REG_TS1_VLD_OUT              (0x101e4d)
#define REG_TS1_SYNC_OUT              (0x101e4d)
#define REG_TS1_CLK_OUT              (0x101e4d)
#define REG_PCM_A4_OUT1              (0x101e76)
#define REG_PCM_A4_OUT2              (0x101eb1)
#define REG_PCM_WAIT_N_OUT              (0x101e76)
#define REG_PCM_A5_OUT1              (0x101e76)
#define REG_PCM_A5_OUT2              (0x101eb1)
#define REG_PCM_A6_OUT1              (0x101e76)
#define REG_PCM_A6_OUT2              (0x101eb1)
#define REG_PCM_A7_OUT1              (0x101e76)
#define REG_PCM_A7_OUT2              (0x101eb1)
#define REG_PCM_A12_OUT1              (0x101e76)
#define REG_PCM_A12_OUT2              (0x101eb1)
#define REG_PCM_IRQA_N_OUT              (0x101e76)
#define REG_PCM_A14_OUT1              (0x101e76)
#define REG_PCM_A14_OUT2              (0x101eb1)
#define REG_PCM_A13_OUT1              (0x101e77)
#define REG_PCM_A13_OUT2              (0x101eb1)
#define REG_PCM_A8_OUT1              (0x101e77)
#define REG_PCM_A8_OUT2              (0x101eb1)
#define REG_PCM_IOWR_N_OUT              (0x101e71)
#define REG_PCM_A9_OUT1              (0x101e77)
#define REG_PCM_A9_OUT2              (0x101eb0)
#define REG_PCM_IORD_N_OUT              (0x101e77)
#define REG_PCM_A11_OUT1              (0x101e77)
#define REG_PCM_A11_OUT2              (0x101eb0)
#define REG_PCM_OE_N_OUT              (0x101e77)
#define REG_PCM_A10_OUT1              (0x101e77)
#define REG_PCM_A10_OUT2              (0x101eb0)
#define REG_PCM_CE_N_OUT              (0x101e78)
#define REG_PCM_D7_OUT1              (0x101e78)
#define REG_PCM_D7_OUT2              (0x101eb0)
#define REG_PCM_D6_OUT1              (0x101e78)
#define REG_PCM_D6_OUT2              (0x101eb0)
#define REG_PCM_D5_OUT1              (0x101e78)
#define REG_PCM_D5_OUT2              (0x101eb0)
#define REG_PCM_D4_OUT1              (0x101e78)
#define REG_PCM_D4_OUT2              (0x101eb0)
#define REG_PCM_D3_OUT1              (0x101e78)
#define REG_PCM_D3_OUT2              (0x101eb0)
#define REG_PCM_A3_OUT1              (0x101e78)
#define REG_PCM_A3_OUT2              (0x101eb2)
#define REG_PCM_A2_OUT1              (0x101e79)
#define REG_PCM_A2_OUT2              (0x101eb2)
#define REG_PCM_REG_N_OUT           (0x101e79)
#define REG_PCM_A1_OUT1              (0x101e79)
#define REG_PCM_A1_OUT2              (0x101eb3)
#define REG_PCM_A0_OUT1              (0x101e79)
#define REG_PCM_A0_OUT2             (0x101eb3)
#define REG_PCM_D0_OUT1              (0x101e79)
#define REG_PCM_D0_OUT2             (0x101eb3)
#define REG_PCM_D1_OUT1              (0x101e79)
#define REG_PCM_D1_OUT2             (0x101eb3)
#define REG_PCM_D2_OUT1              (0x101e79)
#define REG_PCM_D2_OUT2             (0x101eb3)
#define REG_PCM_RESET_OUT              (0x101e79)
#define REG_PCM_CD_N_OUT             (0x101e7a)
#define REG_PCM2_CE_N_OUT              (0x101e7b)
#define REG_PCM2_IRQA_N_OUT             (0x101e78)
#define REG_PCM2_WAIT_N_OUT             (0x101e78)
#define REG_PCM2_RESET_OUT             (0x101e78)
#define REG_PCM2_CD_N_OUT             (0x101e78)
#define REG_PF_AD15_OUT1             (0x101e8a)
#define REG_PF_AD15_OUT2             (0x101eb2)
#define REG_PF_CE0Z_OUT1             (0x101e8a)
#define REG_PF_CE0Z_OUT2             (0x101eb2)
#define REG_PF_CE1Z_OUT1             (0x101e8a)
#define REG_PF_CE1Z_OUT2             (0x101eb2)
#define REG_PF_OEZ_OUT1             (0x101e8a)
#define REG_PF_OEZ_OUT2             (0x101eb2)
#define REG_PF_WEZ_OUT1             (0x101e8a)
#define REG_PF_WEZ_OUT2            (0x101eb2)
#define REG_PF_ALE_OUT1             (0x101e8a)
#define REG_PF_ALE_OUT2            (0x101eb2)
#define REG_F_RBZ_OUT             (0x101e8a)

//balup_090905
#define REG_GPIO48_OUT             (0x101e57)
#define REG_GPIO53_OUT             (0x101e58)

#define REG_TCON0_OUT             (0x101e98)
#define REG_TCON1_OUT             (0x101e98)
#define REG_TCON2_OUT             (0x101e98)
#define REG_TCON3_OUT             (0x101e98)
#define REG_TCON4_OUT             (0x101e98)
#define REG_TCON5_OUT             (0x101e98)
#define REG_TCON6_OUT             (0x101e98)
#define REG_TCON7_OUT             (0x101e98)
#define REG_TCON8_OUT             (0x101e99)
#define REG_TCON9_OUT             (0x101e99)
#define REG_TCON10_OUT             (0x101e99)
#define REG_TCON11_OUT             (0x101e99)
#define REG_TCON12_OUT             (0x101e99)
#define REG_TCON13_OUT             (0x101e99)
#define REG_TCON14_OUT             (0x101e99)
#define REG_TCON15_OUT             (0x101e99)
#define REG_TCON16_OUT             (0x101e9a)
#define REG_TCON17_OUT             (0x101e9a)
#define REG_TCON18_OUT             (0x101e9a)
#define REG_TCON19_OUT             (0x101e9a)
#define REG_TCON20_OUT             (0x101e9a)
#define REG_TCON21_OUT             (0x101e9a)
#define REG_ET_COL_OUT            (0x101e84)
#define REG_ET_TXD1_OUT             (0x101e84)
#define REG_ET_TXD0_OUT             (0x101e84)
#define REG_ET_TX_EN_OUT             (0x101e84)
#define REG_ET_TX_CLK_OUT             (0x101e84)
#define REG_ET_RXD0_OUT            (0x101e84)
#define REG_ET_RXD1_OUT            (0x101e84)
#define REG_ET_MDC_OUT            (0x101e84)
#define REG_ET_EDIO_OUT            (0x101e85)
#define REG_I2S_IN_WS_OUT            (0x101e6c)
#define REG_I2S_IN_BCK_OUT            (0x101e6c)
#define REG_I2S_IN_SD_OUT            (0x101e6c)
#define REG_SPDIF_IN_OUT            (0x101e6c)
#define REG_SPDIF_OUT_OUT            (0x101e6c)
#define REG_I2S_OUT_MCK_OUT            (0x101e6c)
#define REG_I2S_OUT_WS_OUT            (0x101e6c)
#define REG_I2S_OUT_BCK_OUT            (0x101e6c)
#define REG_I2S_OUT_SD_OUT            (0x101e6d)
#define REG_I2S_OUT_SD1_OUT            (0x101e6d)
#define REG_I2S_OUT_SD2_OUT            (0x101e6d)
#define REG_I2S_OUT_SD3_OUT            (0x101e6d)
#define REG_B_ODD_0_OUT            (0x1032fc)
#define REG_B_ODD_1_OUT            (0x1032fc)
#define REG_B_ODD_2_OUT            (0x1032fc)
#define REG_B_ODD_3_OUT            (0x1032fc)
#define REG_B_ODD_4_OUT            (0x1032a1)
#define REG_B_ODD_5_OUT            (0x1032a1)
#define REG_B_ODD_6_OUT            (0x1032a1)
#define REG_B_ODD_7_OUT            (0x1032a1)
#define REG_G_ODD_0_OUT            (0x1032a1)
#define REG_G_ODD_1_OUT            (0x1032a1)
#define REG_G_ODD_2_OUT            (0x1032a1)
#define REG_G_ODD_3_OUT            (0x1032a1)
#define REG_G_ODD_4_OUT            (0x1032a0)
#define REG_G_ODD_5_OUT            (0x1032a0)
#define REG_G_ODD_6_OUT            (0x1032a0)
#define REG_G_ODD_7_OUT            (0x1032a0)
#define REG_R_ODD_0_OUT            (0x1032a0)
#define REG_R_ODD_1_OUT            (0x1032a0)
#define REG_R_ODD_2_OUT            (0x1032a0)
#define REG_R_ODD_3_OUT            (0x1032a0)
#define REG_R_ODD_4_OUT            (0x10329f)
#define REG_R_ODD_5_OUT            (0x10329f)
#define REG_R_ODD_6_OUT            (0x10329f)
#define REG_R_ODD_7_OUT            (0x10329f)
#define REG_mini_LVDS_0_OUT        (0x10329f)
#define REG_mini_LVDS_1_OUT        (0x10329f)
#define REG_mini_LVDS_2_OUT        (0x10329f)
#define REG_mini_LVDS_3_OUT        (0x10329f)
#define REG_mini_LVDS_4_OUT        (0x10329e)
#define REG_mini_LVDS_5_OUT        (0x10329e)
#define REG_mini_LVDS_6_OUT        (0x10329e)
#define REG_mini_LVDS_7_OUT        (0x10329e)
#define REG_LCK_OUT                 (0x10329e)
#define REG_LDE_OUT                 (0x10329e)
#define REG_LHSYNC_OUT                 (0x10329e)
#define REG_LVSYNC_OUT                 (0x10329e)
#define REG_PCM_WE_N_OUT                 (0x101e78)


//define pad number
//#define PAD_NAME                GPIO index
#define PAD_PM_SPI_CZ           0
#define PAD_PM_SPI_CK           1
#define PAD_PM_SPI_DI           2
#define PAD_PM_SPI_DO           3
#define PAD_IRIN                4
#define PAD_CEC                 5
#define PAD_GPIO_PM0            6
#define PAD_GPIO_PM1            7
#define PAD_GPIO_PM2            8
#define PAD_GPIO_PM3            9
#define PAD_GPIO_PM4            10
#define PAD_GPIO_PM5            11
#define PAD_GPIO_PM6            12
#define PAD_GPIO_PM7            13
#define PAD_GPIO_PM8            14
#define PAD_GPIO_PM9            15
#define PAD_GPIO_PM10           16
#define PAD_GPIO_PM11           17
#define PAD_GPIO_PM12           18
#define PAD_HOTPLUGA            19
#define PAD_HOTPLUGB            20
#define PAD_HOTPLUGC            21
#define PAD_HOTPLUGD            22
#define PAD_DDCDA_CK            23
#define PAD_DDCDA_DA            24
#define PAD_DDCDB_CK            25
#define PAD_DDCDB_DA            26
#define PAD_DDCDC_CK            27
#define PAD_DDCDC_DA            28
#define PAD_DDCDD_CK            29
#define PAD_DDCDD_DA            30
#define PAD_SAR0                31
#define PAD_SAR1                32
#define PAD_SAR2                33
#define PAD_SAR3                34
#define PAD_SAR4                35
#define PAD_GPIO0               36
#define PAD_GPIO1               37
#define PAD_GPIO2               38
#define PAD_GPIO3               39
#define PAD_GPIO4               40
#define PAD_GPIO5               41
#define PAD_GPIO6               42
#define PAD_GPIO7               43
#define PAD_GPIO8               44
#define PAD_GPIO9               45
#define PAD_GPIO10              46
#define PAD_GPIO11              47
#define PAD_GPIO12              48
#define PAD_GPIO13              49
#define PAD_GPIO14              50
#define PAD_GPIO15              51
#define PAD_GPIO16              52
#define PAD_GPIO17              53
#define PAD_GPIO18              54
#define PAD_GPIO19              55
#define PAD_GPIO20              56
#define PAD_GPIO21              57
#define PAD_GPIO22              58
#define PAD_GPIO23              59
#define PAD_GPIO24              60
#define PAD_GPIO25              61
#define PAD_GPIO26              62
#define PAD_GPIO27              63
#define PAD_UART_RX2            64
#define PAD_UART_TX2            65
#define PAD_PWM0                66
#define PAD_PWM1                67
#define PAD_PWM2                68
#define PAD_PWM3                69
#define PAD_PWM4                70
#define PAD_DDCR_DA             71
#define PAD_DDCR_CK             72
#define PAD_TGPIO0              73
#define PAD_TGPIO1              74
#define PAD_TGPIO2              75
#define PAD_TGPIO3              76
#define PAD_TS0_D0              77
#define PAD_TS0_D1              78
#define PAD_TS0_D2              79
#define PAD_TS0_D3              80
#define PAD_TS0_D4              81
#define PAD_TS0_D5              82
#define PAD_TS0_D6              83
#define PAD_TS0_D7              84
#define PAD_TS0_VLD             85
#define PAD_TS0_SYNC            86
#define PAD_TS0_CLK             87
#define PAD_TS1_D0              88
#define PAD_TS1_D1              89
#define PAD_TS1_D2              90
#define PAD_TS1_D3              91
#define PAD_TS1_D4              92
#define PAD_TS1_D5              93
#define PAD_TS1_D6              94
#define PAD_TS1_D7              95
#define PAD_TS1_VLD             96
#define PAD_TS1_SYNC            97
#define PAD_TS1_CLK             98
#define PAD_PCM_A4              99
#define PAD_PCM_WAIT_N          100
#define PAD_PCM_A5              101
#define PAD_PCM_A6              102
#define PAD_PCM_A7              103
#define PAD_PCM_A12             104
#define PAD_PCM_IRQA_N          105
#define PAD_PCM_A14             106
#define PAD_PCM_A13             107
#define PAD_PCM_A8              108
#define PAD_PCM_IOWR_N          109
#define PAD_PCM_A9              110
#define PAD_PCM_IORD_N          111
#define PAD_PCM_A11             112
#define PAD_PCM_OE_N            113
#define PAD_PCM_A10             114
#define PAD_PCM_CE_N            115
#define PAD_PCM_D7              116
#define PAD_PCM_D6              117
#define PAD_PCM_D5              118
#define PAD_PCM_D4              119
#define PAD_PCM_D3              120
#define PAD_PCM_A3              121
#define PAD_PCM_A2              122
#define PAD_PCM_REG_N           123
#define PAD_PCM_A1              124
#define PAD_PCM_A0              125
#define PAD_PCM_D0              126
#define PAD_PCM_D1              127
#define PAD_PCM_D2              128
#define PAD_PCM_RESET           129
#define PAD_PCM_CD_N            130
#define PAD_PCM2_CE_N           131
#define PAD_PCM2_IRQA_N         132
#define PAD_PCM2_WAIT_N         133
#define PAD_PCM2_RESET          134
#define PAD_PCM2_CD_N           135
#define PAD_PF_AD15             136
#define PAD_PF_CE0Z             137
#define PAD_PF_CE1Z             138
#define PAD_PF_OEZ              139
#define PAD_PF_WEZ              140
#define PAD_PF_ALE              141
#define PAD_F_RBZ               142
#define PAD_TCON0               143
#define PAD_TCON1               144
#define PAD_TCON2               145
#define PAD_TCON3               146
#define PAD_TCON4               147
#define PAD_TCON5               148
#define PAD_TCON6               149
#define PAD_TCON7               150
#define PAD_TCON8               151
#define PAD_TCON9               152
#define PAD_TCON10              153
#define PAD_TCON11              154
#define PAD_TCON12              155
#define PAD_TCON13              156
#define PAD_TCON14              157
#define PAD_TCON15              158
#define PAD_TCON16              159
#define PAD_TCON17              160
#define PAD_TCON18              161
#define PAD_TCON19              162
#define PAD_TCON20              163
#define PAD_TCON21              164
#define PAD_ET_COL              165
#define PAD_ET_TXD1             166
#define PAD_ET_TXD0             167
#define PAD_ET_TX_EN            168
#define PAD_ET_TX_CLK           169
#define PAD_ET_RXD0             170
#define PAD_ET_RXD1             171
#define PAD_ET_MDC              172
#define PAD_ET_EDIO             173
#define PAD_I2S_IN_WS           174
#define PAD_I2S_IN_BCK          175
#define PAD_I2S_IN_SD           176
#define PAD_SPDIF_IN            177
#define PAD_SPDIF_OUT           178
#define PAD_I2S_OUT_MCK         179
#define PAD_I2S_OUT_WS          180
#define PAD_I2S_OUT_BCK         181
#define PAD_I2S_OUT_SD          182
#define PAD_I2S_OUT_SD1         183
#define PAD_I2S_OUT_SD2         184
#define PAD_I2S_OUT_SD3         185
#define PAD_B_ODD_0            186
#define PAD_B_ODD_1            187
#define PAD_B_ODD_2            188
#define PAD_B_ODD_3            189
#define PAD_B_ODD_4            190
#define PAD_B_ODD_5            191
#define PAD_B_ODD_6            192
#define PAD_B_ODD_7            193
#define PAD_G_ODD_0            194
#define PAD_G_ODD_1            195
#define PAD_G_ODD_2            196
#define PAD_G_ODD_3            197
#define PAD_G_ODD_4            198
#define PAD_G_ODD_5            199
#define PAD_G_ODD_6            200
#define PAD_G_ODD_7            201
#define PAD_R_ODD_0            202
#define PAD_R_ODD_1            203
#define PAD_R_ODD_2            204
#define PAD_R_ODD_3            205
#define PAD_R_ODD_4            206
#define PAD_R_ODD_5            207
#define PAD_R_ODD_6            208
#define PAD_R_ODD_7            209
#define PAD_mini_LVDS_0        210
#define PAD_mini_LVDS_1        211
#define PAD_mini_LVDS_2        212
#define PAD_mini_LVDS_3        213
#define PAD_mini_LVDS_4        214
#define PAD_mini_LVDS_5        215
#define PAD_mini_LVDS_6        216
#define PAD_mini_LVDS_7        217
#define PAD_LCK                 218
#define PAD_LDE                 219
#define PAD_LHSYNC              220
#define PAD_LVSYNC              221
#define PAD_PCM_WE_N            222





#define GPIO_OEN    0   //set o to nake output
#define GPIO_ODN    1

#define IN_HIGH    1   //input high
#define IN_LOW     0   //input low

#define OUT_HIGH    1   //output high
#define OUT_LOW     0   //output low

#define MHal_GPIO_REG(addr)             (*(volatile U8*)(REG_MIPS_BASE + (((addr) & ~1)<<1) + (addr & 1)))

//-------------------------------------------------------------------------------------------------
//  Type and Structure
//-------------------------------------------------------------------------------------------------

#endif // _REG_GPIO_H_

