// Seed: 2018721022
module module_0 ();
  wire [-1 : 1] id_1 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input supply0 id_2
);
  assign id_1 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  supply0 id_4, id_5;
  assign id_5 = -1;
endmodule
module module_2 #(
    parameter id_0 = 32'd84
) (
    output wire _id_0,
    input  tri  id_1
);
  union packed {
    logic id_3;
    logic id_4;
    real  id_5;
    logic id_6[id_0 : 1];
    id_7  id_8;
  } id_9;
  assign id_9.id_5 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_10;
  struct packed {logic id_11;} id_12 = 1'd0;
  wire id_13;
endmodule
