set a(0-870) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1124 {}}} SUCCS {{258 0 0 0-864 {}} {256 0 0 0-1124 {}}} CYCLES {}}
set a(0-871) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1121 {}}} SUCCS {{258 0 0 0-864 {}} {256 0 0 0-1121 {}}} CYCLES {}}
set a(0-872) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:i:asn(STAGE_MAIN_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-864 {}}} SUCCS {{259 0 0 0-864 {}}} CYCLES {}}
set a(0-873) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-23 LOC {0 1.0 1 0.9677484 1 0.9677484 1 0.9677484 1 0.9677484} PREDS {{774 0 0 0-1119 {}}} SUCCS {{259 0 0 0-874 {}} {130 0 0 0-865 {}} {256 0 0 0-1119 {}}} CYCLES {}}
set a(0-874) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-24 LOC {1 0.0 1 0.9677484 1 0.9677484 1 0.9833733375 1 0.9833733375} PREDS {{259 0 0 0-873 {}}} SUCCS {{259 0 0 0-875 {}} {130 0 0 0-865 {}} {258 0 0 0-1116 {}} {258 0 0 0-1119 {}}} CYCLES {}}
set a(0-875) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_MAIN_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-25 LOC {1 0.015625 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-874 {}}} SUCCS {{258 0 0 0-877 {}} {130 0 0 0-865 {}} {258 0 0 0-866 {}}} CYCLES {}}
set a(0-876) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-26 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {} SUCCS {{259 0 0 0-877 {}} {130 0 0 0-865 {}}} CYCLES {}}
set a(0-877) {AREA_SCORE 1102.21 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_div(64,10,0) QUANTITY 1 MULTICYCLE mgc_div(64,10,0) NAME STAGE_MAIN_LOOP:div TYPE DIV DELAY {2cy+0.29 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-27 LOC {1 1.0 1 1.0 1 1.0 4 0.01839262499999994 4 0.01839262499999994} PREDS {{259 0 0 0-876 {}} {258 0 0 0-875 {}}} SUCCS {{259 0 0 0-878 {}} {130 0 0 0-865 {}}} CYCLES {}}
set a(0-878) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-28 LOC {4 0.018392675 4 0.018392675 4 0.018392675 4 0.018392675 4 0.9513621999999999} PREDS {{259 0 0 0-877 {}} {772 0 0 0-865 {}}} SUCCS {{258 0 0 0-880 {}} {258 0 0 0-865 {}}} CYCLES {}}
set a(0-879) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-29 LOC {0 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{772 0 0 0-866 {}} {772 0 0 0-865 {}}} SUCCS {{258 0 0 0-865 {}}} CYCLES {}}
set a(0-880) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-30 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{258 0 0 0-878 {}}} SUCCS {{259 0 0 0-881 {}} {130 0 0 0-865 {}}} CYCLES {}}
set a(0-881) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-31 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-880 {}}} SUCCS {{259 0 0 0-882 {}} {130 0 0 0-865 {}}} CYCLES {}}
set a(0-882) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-32 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-881 {}}} SUCCS {{259 0 0 0-883 {}} {130 0 0 0-865 {}}} CYCLES {}}
set a(0-883) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-33 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9999999580128205 4 0.9999999580128205} PREDS {{259 0 0 0-882 {}}} SUCCS {{259 0 0 0-884 {}} {130 0 0 0-865 {}}} CYCLES {}}
set a(0-884) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-34 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-883 {}}} SUCCS {{259 0 0 0-885 {}} {130 0 0 0-865 {}}} CYCLES {}}
set a(0-885) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-35 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-884 {}}} SUCCS {{259 0 0 0-886 {}} {130 0 0 0-865 {}}} CYCLES {}}
set a(0-886) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-36 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-885 {}} {772 0 0 0-865 {}}} SUCCS {{259 0 0 0-865 {}}} CYCLES {}}
set a(0-887) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-37 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-901 {}}} SUCCS {{259 0 0 0-888 {}} {256 0 0 0-901 {}}} CYCLES {}}
set a(0-888) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-38 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-887 {}}} SUCCS {{128 0 0 0-891 {}} {128 0 0 0-895 {}} {128 0 0 0-901 {}}} CYCLES {}}
set a(0-889) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-39 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-891 {}}} SUCCS {{259 0 0 0-890 {}} {256 0 0 0-891 {}}} CYCLES {}}
set a(0-890) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-40 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-889 {}}} SUCCS {{259 0 0 0-891 {}} {258 0 0 0-896 {}}} CYCLES {}}
set a(0-891) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-41 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-891 {}} {259 0 0 0-890 {}} {256 0 0 0-889 {}} {128 0 0 0-888 {}}} SUCCS {{774 0 0 0-889 {}} {772 0 0 0-891 {}}} CYCLES {}}
set a(0-892) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-42 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-895 {}}} SUCCS {{259 0 0 0-893 {}} {256 0 0 0-895 {}}} CYCLES {}}
set a(0-893) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-43 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-892 {}}} SUCCS {{259 0 0 0-894 {}}} CYCLES {}}
set a(0-894) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME modExp_dev:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-44 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-893 {}}} SUCCS {{259 0 0 0-895 {}}} CYCLES {}}
set a(0-895) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-45 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-895 {}} {259 0 0 0-894 {}} {256 0 0 0-892 {}} {128 0 0 0-888 {}}} SUCCS {{774 0 0 0-892 {}} {772 0 0 0-895 {}}} CYCLES {}}
set a(0-896) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-46 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-890 {}}} SUCCS {{259 0 0 0-897 {}}} CYCLES {}}
set a(0-897) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-47 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-896 {}}} SUCCS {{259 0 0 0-898 {}}} CYCLES {}}
set a(0-898) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {0.78 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-48 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-897 {}}} SUCCS {{259 0 0 0-899 {}}} CYCLES {}}
set a(0-899) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-49 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-898 {}}} SUCCS {{259 0 0 0-900 {}}} CYCLES {}}
set a(0-900) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-50 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-899 {}}} SUCCS {{259 0 0 0-901 {}}} CYCLES {}}
set a(0-901) {AREA_SCORE {} NAME modExp_dev:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-865 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-51 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-901 {}} {259 0 0 0-900 {}} {128 0 0 0-888 {}} {256 0 0 0-887 {}}} SUCCS {{774 0 0 0-887 {}} {772 0 0 0-901 {}}} CYCLES {}}
set a(0-865) {CHI {0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {120 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 120 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 120 NAME modExp_dev:while TYPE LOOP DELAY {2420.00 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-52 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-886 {}} {130 0 0 0-885 {}} {130 0 0 0-884 {}} {130 0 0 0-883 {}} {130 0 0 0-882 {}} {130 0 0 0-881 {}} {130 0 0 0-880 {}} {258 0 0 0-879 {}} {258 0 0 0-878 {}} {130 0 0 0-877 {}} {130 0 0 0-876 {}} {130 0 0 0-875 {}} {130 0 0 0-874 {}} {130 0 0 0-873 {}}} SUCCS {{772 0 0 0-878 {}} {772 0 0 0-879 {}} {772 0 0 0-886 {}} {131 0 0 0-902 {}} {258 0 0 0-866 {}}} CYCLES {}}
set a(0-902) {AREA_SCORE {} NAME STAGE_VEC_LOOP:j:asn(STAGE_VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-53 LOC {4 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{131 0 0 0-865 {}} {772 0 0 0-866 {}}} SUCCS {{259 0 0 0-866 {}}} CYCLES {}}
set a(0-903) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-867 {}}} SUCCS {{258 0 0 0-867 {}}} CYCLES {}}
set a(0-904) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1)#1 TYPE READSLICE PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-55 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {} SUCCS {{259 0 0 0-905 {}} {130 0 0 0-867 {}}} CYCLES {}}
set a(0-905) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not#1 TYPE NOT PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-56 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {{259 0 0 0-904 {}}} SUCCS {{259 0 0 0-906 {}} {130 0 0 0-867 {}}} CYCLES {}}
set a(0-906) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc#1 TYPE CONCATENATE PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-57 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {{259 0 0 0-905 {}}} SUCCS {{259 0 0 0-907 {}} {130 0 0 0-867 {}}} CYCLES {}}
set a(0-907) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,2,1,64) QUANTITY 1 NAME COMP_LOOP-1:operator<<64,false>:acc#1 TYPE ACCU DELAY {0.77 ns} PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-58 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {{259 0 0 0-906 {}}} SUCCS {{259 0 0 0-908 {}} {130 0 0 0-867 {}}} CYCLES {}}
set a(0-908) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63)#1 TYPE READSLICE PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-59 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-907 {}}} SUCCS {{259 0 0 0-909 {}} {130 0 0 0-867 {}}} CYCLES {}}
set a(0-909) {AREA_SCORE {} NAME COMP_LOOP-1:not#2 TYPE NOT PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-60 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-908 {}}} SUCCS {{259 0 0 0-910 {}} {130 0 0 0-867 {}}} CYCLES {}}
set a(0-910) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-61 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-909 {}} {772 0 0 0-867 {}}} SUCCS {{259 0 0 0-867 {}}} CYCLES {}}
set a(0-911) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-62 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 48 0.5193219} PREDS {} SUCCS {{258 0 0 0-1044 {}}} CYCLES {}}
set a(0-912) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-63 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 48 0.5193219} PREDS {} SUCCS {{258 0 0 0-1044 {}}} CYCLES {}}
set a(0-913) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-64 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 48 0.5193219} PREDS {} SUCCS {{258 0 0 0-1029 {}}} CYCLES {}}
set a(0-914) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-65 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 48 0.5193219} PREDS {} SUCCS {{258 0 0 0-1029 {}}} CYCLES {}}
set a(0-915) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-66 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 4 0.5193219} PREDS {} SUCCS {{258 0 0 0-948 {}}} CYCLES {}}
set a(0-916) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-67 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 4 0.5193219} PREDS {} SUCCS {{258 0 0 0-948 {}}} CYCLES {}}
set a(0-917) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-68 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 4 0.5193219} PREDS {} SUCCS {{258 0 0 0-933 {}}} CYCLES {}}
set a(0-918) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-69 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 4 0.5193219} PREDS {} SUCCS {{258 0 0 0-933 {}}} CYCLES {}}
set a(0-919) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-70 LOC {0 1.0 0 1.0 0 1.0 0 1.0 17 1.0} PREDS {{774 0 0 0-1107 {}}} SUCCS {{259 0 0 0-920 {}} {256 0 0 0-1107 {}}} CYCLES {}}
set a(0-920) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-71 LOC {0 1.0 0 1.0 0 1.0 17 1.0} PREDS {{259 0 0 0-919 {}}} SUCCS {{128 0 0 0-957 {}} {128 0 0 0-958 {}} {128 0 0 0-962 {}} {128 0 0 0-963 {}} {128 0 0 0-971 {}} {64 0 0 0-868 {}}} CYCLES {}}
set a(0-921) {AREA_SCORE {} NAME COMP_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-72 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8433814249999999} PREDS {} SUCCS {{259 0 0 0-922 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-922) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-73 LOC {0 1.0 1 0.0 1 0.0 3 0.8433814249999999} PREDS {{259 0 0 0-921 {}}} SUCCS {{258 0 0 0-925 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-923) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-74 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8433814249999999} PREDS {{774 0 0 0-1099 {}}} SUCCS {{259 0 0 0-924 {}} {130 0 0 0-868 {}} {256 0 0 0-1099 {}}} CYCLES {}}
set a(0-924) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-75 LOC {0 1.0 1 0.0 1 0.0 3 0.8433814249999999} PREDS {{259 0 0 0-923 {}}} SUCCS {{259 0 0 0-925 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-925) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-76 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 3 0.8779967471153846} PREDS {{259 0 0 0-924 {}} {258 0 0 0-922 {}}} SUCCS {{258 0 0.782 0-929 {}} {258 0 0.782 0-930 {}} {258 0 0.782 0-957 {}} {258 0 0.782 0-958 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-926) {AREA_SCORE {} NAME COMP_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-77 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 0.926875} PREDS {} SUCCS {{259 0 0 0-927 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-927) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#3 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-78 LOC {0 1.0 0 1.0 0 1.0 3 0.926875} PREDS {{259 0 0 0-926 {}}} SUCCS {{259 0 0 0-928 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-928) {AREA_SCORE {} NAME COMP_LOOP:select TYPE SELECT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-79 LOC {0 1.0 0 1.0 0 1.0 3 0.926875} PREDS {{259 0 0 0-927 {}}} SUCCS {{146 0 0 0-929 {}} {146 0 0 0-930 {}}} CYCLES {}}
set a(0-929) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-80 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 4 0.09437493750000003} PREDS {{146 0 0 0-928 {}} {258 0 0.782 0-925 {}} {774 0 0.782 0-1093 {}} {774 0 0.782 0-1053 {}} {774 0 0.782 0-1003 {}} {774 0 0.782 0-957 {}}} SUCCS {{258 0 0 0-933 {}} {256 0 0 0-957 {}} {130 0 0 0-868 {}} {256 0 0 0-1003 {}} {256 0 0 0-1053 {}} {256 0 0 0-1093 {}}} CYCLES {}}
set a(0-930) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-81 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 4 0.09437493750000003} PREDS {{146 0 0 0-928 {}} {258 0 0.782 0-925 {}} {774 0 0.782 0-1095 {}} {774 0 0.782 0-1055 {}} {774 0 0.782 0-1005 {}} {774 0 0.782 0-958 {}}} SUCCS {{258 0 0 0-933 {}} {256 0 0 0-958 {}} {130 0 0 0-868 {}} {256 0 0 0-1005 {}} {256 0 0 0-1055 {}} {256 0 0 0-1095 {}}} CYCLES {}}
set a(0-931) {AREA_SCORE {} NAME COMP_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-82 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.5193219} PREDS {} SUCCS {{259 0 0 0-932 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-932) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-83 LOC {0 1.0 3 0.0 3 0.0 4 0.5193219} PREDS {{259 0 0 0-931 {}}} SUCCS {{259 0 0 0-933 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-933) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#13 TYPE MUX DELAY {0.53 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-84 LOC {2 0.094375 3 0.5193219 3 0.5193219 3 0.5525750426282051 4 0.5525750426282051} PREDS {{259 0 0 0-932 {}} {258 0 0 0-930 {}} {258 0 0 0-929 {}} {258 0 0 0-918 {}} {258 0 0 0-917 {}}} SUCCS {{258 0 0 0-949 {}} {130 0 0 0-868 {}} {258 0 0 0-989 {}}} CYCLES {}}
set a(0-934) {AREA_SCORE {} NAME operator+<64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-85 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8258072999999999} PREDS {} SUCCS {{259 0 0 0-935 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-935) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-86 LOC {0 1.0 1 0.0 1 0.0 3 0.8258072999999999} PREDS {{259 0 0 0-934 {}}} SUCCS {{258 0 0 0-940 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-936) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-87 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8258072999999999} PREDS {{774 0 0 0-1099 {}}} SUCCS {{259 0 0 0-937 {}} {130 0 0 0-868 {}} {256 0 0 0-1099 {}}} CYCLES {}}
set a(0-937) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#1 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-88 LOC {0 1.0 1 0.0 1 0.0 3 0.8258072999999999} PREDS {{259 0 0 0-936 {}}} SUCCS {{259 0 0 0-938 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-938) {AREA_SCORE {} NAME COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-89 LOC {0 1.0 1 0.8258072999999999 1 0.8258072999999999 3 0.8258072999999999} PREDS {{259 0 0 0-937 {}}} SUCCS {{258 0 0 0-940 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-939) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-90 LOC {0 1.0 1 0.8258072999999999 1 0.8258072999999999 3 0.8258072999999999} PREDS {} SUCCS {{259 0 0 0-940 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-940) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-1:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-91 LOC {1 0.0 1 0.8258072999999999 1 0.8258072999999999 1 0.8779967407051281 3 0.8779967407051281} PREDS {{259 0 0 0-939 {}} {258 0 0 0-938 {}} {258 0 0 0-935 {}}} SUCCS {{259 0 0 0-941 {}} {258 0 0 0-943 {}} {258 0 0 0-945 {}} {258 0 0 0-947 {}} {130 0 0 0-868 {}} {258 0 0 0-1000 {}} {258 0 0 0-1002 {}} {258 0 0 0-1004 {}}} CYCLES {}}
set a(0-941) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(0)#3 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-92 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-940 {}}} SUCCS {{259 0 0 0-942 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-942) {AREA_SCORE {} NAME COMP_LOOP:select#1 TYPE SELECT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-93 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-941 {}}} SUCCS {{146 0 0 0-943 {}} {146 0 0 0-944 {}} {146 0 0 0-945 {}} {146 0 0 0-946 {}}} CYCLES {}}
set a(0-943) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-1)#2 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-94 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-942 {}} {258 0 0 0-940 {}}} SUCCS {{259 0 0.782 0-944 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-944) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-95 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-943 {}} {146 0 0 0-942 {}} {774 0 0.782 0-1093 {}} {774 0 0.782 0-1053 {}} {774 0 0.782 0-1003 {}} {774 0 0.782 0-957 {}}} SUCCS {{258 0 0 0-948 {}} {256 0 0 0-957 {}} {130 0 0 0-868 {}} {256 0 0 0-1003 {}} {256 0 0 0-1053 {}} {256 0 0 0-1093 {}}} CYCLES {}}
set a(0-945) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-1) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-96 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-942 {}} {258 0 0 0-940 {}}} SUCCS {{259 0 0.782 0-946 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-946) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-97 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-945 {}} {146 0 0 0-942 {}} {774 0 0.782 0-1095 {}} {774 0 0.782 0-1055 {}} {774 0 0.782 0-1005 {}} {774 0 0.782 0-958 {}}} SUCCS {{258 0 0 0-948 {}} {256 0 0 0-958 {}} {130 0 0 0-868 {}} {256 0 0 0-1005 {}} {256 0 0 0-1055 {}} {256 0 0 0-1095 {}}} CYCLES {}}
set a(0-947) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(0) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-98 LOC {1 0.0521895 2 0.9667467999999999 2 0.9667467999999999 4 0.5193219} PREDS {{258 0 0 0-940 {}}} SUCCS {{259 0 0 0-948 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-948) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#1 TYPE MUX DELAY {0.53 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-99 LOC {2 0.094375 2 0.9667467999999999 2 0.9667467999999999 2 0.999999942628205 4 0.5525750426282051} PREDS {{259 0 0 0-947 {}} {258 0 0 0-946 {}} {258 0 0 0-944 {}} {258 0 0 0-916 {}} {258 0 0 0-915 {}}} SUCCS {{259 0 0 0-949 {}} {130 0 0 0-868 {}} {258 0 0 0-988 {}}} CYCLES {}}
set a(0-949) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-1:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-100 LOC {2 0.1276282 3 0.5525751 3 0.5525751 3 0.6009624573717949 4 0.6009624573717949} PREDS {{259 0 0 0-948 {}} {258 0 0 0-933 {}}} SUCCS {{259 0 0 0-950 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-950) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-101 LOC {2 0.1760156 3 0.6009625 3 0.6009625 4 0.6009625} PREDS {{259 0 0 0-949 {}} {128 0 0 0-952 {}}} SUCCS {{258 0 0 0-952 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-951) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-102 LOC {2 0.0 3 0.6009625 3 0.6009625 4 0.6009625} PREDS {{128 0 0 0-952 {}}} SUCCS {{259 0 0 0-952 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-952) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-103 LOC {2 1.0 3 0.681 3 1.0 16 0.0064061875000001045 17 0.0064061875000001045} PREDS {{259 0 0 0-951 {}} {258 0 0 0-950 {}}} SUCCS {{128 0 0 0-950 {}} {128 0 0 0-951 {}} {259 0 0 0-953 {}}} CYCLES {}}
set a(0-953) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-104 LOC {15 0.006406225 16 0.8779967999999999 16 0.8779967999999999 17 0.8779967999999999} PREDS {{259 0 0 0-952 {}}} SUCCS {{258 0 0.782 0-957 {}} {258 0 0.782 0-958 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-954) {AREA_SCORE {} NAME COMP_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-105 LOC {0 1.0 0 1.0 0 1.0 0 1.0 17 0.926875} PREDS {} SUCCS {{259 0 0 0-955 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-955) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-106 LOC {0 1.0 0 1.0 0 1.0 17 0.926875} PREDS {{259 0 0 0-954 {}}} SUCCS {{259 0 0 0-956 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-956) {AREA_SCORE {} NAME COMP_LOOP:select#4 TYPE SELECT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-107 LOC {0 1.0 0 1.0 0 1.0 17 0.926875} PREDS {{259 0 0 0-955 {}}} SUCCS {{131 0 0 0-957 {}} {131 0 0 0-958 {}}} CYCLES {}}
set a(0-957) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-108 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 18 0.006249937500000025} PREDS {{774 0 0 0-957 {}} {131 0 0 0-956 {}} {258 0 0.782 0-953 {}} {256 0 0 0-944 {}} {256 0 0 0-929 {}} {258 0 0.782 0-925 {}} {128 0 0 0-920 {}} {774 0 0 0-1093 {}} {774 0 0 0-1053 {}} {772 0 0 0-1040 {}} {772 0 0 0-1025 {}} {774 0 0 0-1003 {}}} SUCCS {{774 0 0.782 0-929 {}} {774 0 0.782 0-944 {}} {774 0 0 0-957 {}} {130 0 0 0-868 {}} {258 0 0 0-1003 {}} {258 0 0.782 0-1025 {}} {258 0 0.782 0-1040 {}} {258 0 0 0-1053 {}} {258 0 0 0-1093 {}}} CYCLES {}}
set a(0-958) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-109 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 18 0.006249937500000025} PREDS {{774 0 0 0-958 {}} {131 0 0 0-956 {}} {258 0 0.782 0-953 {}} {256 0 0 0-946 {}} {256 0 0 0-930 {}} {258 0 0.782 0-925 {}} {128 0 0 0-920 {}} {774 0 0 0-1095 {}} {774 0 0 0-1055 {}} {772 0 0 0-1042 {}} {772 0 0 0-1027 {}} {774 0 0 0-1005 {}}} SUCCS {{774 0 0.782 0-930 {}} {774 0 0.782 0-946 {}} {774 0 0 0-958 {}} {130 0 0 0-868 {}} {258 0 0 0-1005 {}} {258 0 0.782 0-1027 {}} {258 0 0.782 0-1042 {}} {258 0 0 0-1055 {}} {258 0 0 0-1095 {}}} CYCLES {}}
set a(0-959) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-110 LOC {0 1.0 17 0.0 17 0.0 17 0.0 18 1.0} PREDS {{774 0 0 0-1099 {}}} SUCCS {{259 0 0 0-960 {}} {130 0 0 0-868 {}} {256 0 0 0-1099 {}}} CYCLES {}}
set a(0-960) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#2 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-111 LOC {0 1.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-959 {}}} SUCCS {{259 0 0 0-961 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-961) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-112 LOC {0 1.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-960 {}}} SUCCS {{259 0 0 0-962 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-962) {AREA_SCORE {} NAME COMP_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-113 LOC {0 1.0 17 0.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-961 {}} {128 0 0 0-920 {}} {772 0 0 0-868 {}}} SUCCS {{258 0 0 0-868 {}}} CYCLES {}}
set a(0-963) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-114 LOC {0 1.0 17 1.0 17 1.0 17 1.0 18 1.0} PREDS {{128 0 0 0-920 {}} {772 0 0 0-994 {}} {772 0 0 0-868 {}}} SUCCS {{258 0 0 0-868 {}}} CYCLES {}}
set a(0-964) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-115 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.965384625} PREDS {{774 0 0 0-1099 {}}} SUCCS {{259 0 0 0-965 {}} {130 0 0 0-868 {}} {256 0 0 0-1099 {}}} CYCLES {}}
set a(0-965) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#8 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-116 LOC {0 1.0 1 0.0 1 0.0 18 0.965384625} PREDS {{259 0 0 0-964 {}}} SUCCS {{259 0 0 0-966 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-966) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-117 LOC {0 1.0 1 0.965384625 1 0.965384625 18 0.965384625} PREDS {{259 0 0 0-965 {}}} SUCCS {{259 0 0 0-967 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-967) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-118 LOC {0 1.0 1 0.965384625 1 0.965384625 18 0.965384625} PREDS {{259 0 0 0-966 {}}} SUCCS {{259 0 0 0-968 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-968) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,2,1,9) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {0.55 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-119 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 18 0.9999999471153846} PREDS {{259 0 0 0-967 {}}} SUCCS {{259 0 0 0-969 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-969) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(8) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-120 LOC {1 0.034615375 1 1.0 1 1.0 18 1.0} PREDS {{259 0 0 0-968 {}}} SUCCS {{259 0 0 0-970 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-970) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-121 LOC {1 0.034615375 2 0.0 2 0.0 18 1.0} PREDS {{259 0 0 0-969 {}}} SUCCS {{259 0 0 0-971 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-971) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-122 LOC {1 0.034615375 17 0.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-970 {}} {128 0 0 0-920 {}} {772 0 0 0-868 {}}} SUCCS {{259 0 0 0-868 {}}} CYCLES {}}
set a(0-972) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-123 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-987 {}}} SUCCS {{259 0 0 0-973 {}} {256 0 0 0-987 {}}} CYCLES {}}
set a(0-973) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-124 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-972 {}}} SUCCS {{128 0 0 0-976 {}} {128 0 0 0-981 {}} {128 0 0 0-987 {}}} CYCLES {}}
set a(0-974) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-125 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-976 {}}} SUCCS {{259 0 0 0-975 {}} {256 0 0 0-976 {}}} CYCLES {}}
set a(0-975) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-126 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-974 {}}} SUCCS {{259 0 0 0-976 {}} {258 0 0 0-982 {}}} CYCLES {}}
set a(0-976) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-127 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-976 {}} {259 0 0 0-975 {}} {256 0 0 0-974 {}} {128 0 0 0-973 {}}} SUCCS {{774 0 0 0-974 {}} {772 0 0 0-976 {}}} CYCLES {}}
set a(0-977) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-128 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-981 {}}} SUCCS {{258 0 0 0-979 {}} {256 0 0 0-981 {}}} CYCLES {}}
set a(0-978) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-129 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-979 {}}} CYCLES {}}
set a(0-979) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-130 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-978 {}} {258 0 0 0-977 {}}} SUCCS {{259 0 0 0-980 {}}} CYCLES {}}
set a(0-980) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-1:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-131 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-979 {}}} SUCCS {{259 0 0 0-981 {}}} CYCLES {}}
set a(0-981) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-132 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-981 {}} {259 0 0 0-980 {}} {256 0 0 0-977 {}} {128 0 0 0-973 {}}} SUCCS {{774 0 0 0-977 {}} {772 0 0 0-981 {}}} CYCLES {}}
set a(0-982) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-133 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-975 {}}} SUCCS {{259 0 0 0-983 {}}} CYCLES {}}
set a(0-983) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-134 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-982 {}}} SUCCS {{259 0 0 0-984 {}}} CYCLES {}}
set a(0-984) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-135 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-983 {}}} SUCCS {{259 0 0 0-985 {}}} CYCLES {}}
set a(0-985) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-136 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-984 {}}} SUCCS {{259 0 0 0-986 {}}} CYCLES {}}
set a(0-986) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-137 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-985 {}}} SUCCS {{259 0 0 0-987 {}}} CYCLES {}}
set a(0-987) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-868 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-138 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-987 {}} {259 0 0 0-986 {}} {128 0 0 0-973 {}} {256 0 0 0-972 {}}} SUCCS {{774 0 0 0-972 {}} {772 0 0 0-987 {}}} CYCLES {}}
set a(0-868) {CHI {0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {30840 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 30840 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 30840 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {616820.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-139 LOC {16 1.0 17 1.0 17 1.0 18 1.0} PREDS {{259 0 0 0-971 {}} {130 0 0 0-970 {}} {130 0 0 0-969 {}} {130 0 0 0-968 {}} {130 0 0 0-967 {}} {130 0 0 0-966 {}} {130 0 0 0-965 {}} {130 0 0 0-964 {}} {258 0 0 0-963 {}} {258 0 0 0-962 {}} {130 0 0 0-961 {}} {130 0 0 0-960 {}} {130 0 0 0-959 {}} {130 0 0 0-958 {}} {130 0 0 0-957 {}} {130 0 0 0-955 {}} {130 0 0 0-954 {}} {130 0 0 0-953 {}} {130 0 0 0-951 {}} {130 0 0 0-950 {}} {130 0 0 0-949 {}} {130 0 0 0-948 {}} {130 0 0 0-947 {}} {130 0 0 0-946 {}} {130 0 0 0-945 {}} {130 0 0 0-944 {}} {130 0 0 0-943 {}} {130 0 0 0-941 {}} {130 0 0 0-940 {}} {130 0 0 0-939 {}} {130 0 0 0-938 {}} {130 0 0 0-937 {}} {130 0 0 0-936 {}} {130 0 0 0-935 {}} {130 0 0 0-934 {}} {130 0 0 0-933 {}} {130 0 0 0-932 {}} {130 0 0 0-931 {}} {130 0 0 0-930 {}} {130 0 0 0-929 {}} {130 0 0 0-927 {}} {130 0 0 0-926 {}} {130 0 0 0-925 {}} {130 0 0 0-924 {}} {130 0 0 0-923 {}} {130 0 0 0-922 {}} {130 0 0 0-921 {}} {64 0 0 0-920 {}}} SUCCS {{772 0 0 0-962 {}} {772 0 0 0-963 {}} {772 0 0 0-971 {}} {131 0 0 0-988 {}} {130 0 0 0-989 {}} {130 0 0 0-990 {}} {130 0 0 0-991 {}} {130 0 0 0-993 {}} {258 0 0 0-994 {}} {130 0 0 0-995 {}} {130 0 0 0-996 {}} {130 0 0 0-997 {}} {130 0 0 0-999 {}} {130 0 0 0-1000 {}} {130 0 0 0-1002 {}} {130 0 0 0-1003 {}} {130 0 0 0-1004 {}} {130 0 0 0-1005 {}} {130 0 0 0-1006 {}} {130 0 0 0-1007 {}} {130 0 0 0-1008 {}} {130 0 0 0-1009 {}} {130 0 0 0-1010 {}} {130 0 0 0-1011 {}} {130 0 0 0-1012 {}} {130 0 0 0-1013 {}} {130 0 0 0-1014 {}} {130 0 0 0-1015 {}} {64 0 0 0-869 {}}} CYCLES {}}
set a(0-988) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-140 LOC {16 1.0 18 0.5525751 18 0.5525751 19 0.5525751} PREDS {{131 0 0 0-868 {}} {258 0 0 0-948 {}}} SUCCS {{259 0 0 0-989 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-989) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-141 LOC {17 0.0 18 0.5525751 18 0.5525751 18 0.6009624573717949 19 0.6009624573717949} PREDS {{259 0 0 0-988 {}} {130 0 0 0-868 {}} {258 0 0 0-933 {}}} SUCCS {{259 0 0 0-990 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-990) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-142 LOC {17 0.0483874 18 0.6009625 18 0.6009625 19 0.6009625} PREDS {{259 0 0 0-989 {}} {130 0 0 0-868 {}} {128 0 0 0-992 {}}} SUCCS {{258 0 0 0-992 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-991) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-143 LOC {17 0.0 18 0.6009625 18 0.6009625 19 0.6009625} PREDS {{130 0 0 0-868 {}} {128 0 0 0-992 {}}} SUCCS {{259 0 0 0-992 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-992) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-144 LOC {17 1.0 18 0.681 18 1.0 31 0.0064061875000001045 32 0.0064061875000001045} PREDS {{259 0 0 0-991 {}} {258 0 0 0-990 {}}} SUCCS {{128 0 0 0-990 {}} {128 0 0 0-991 {}} {259 0 0 0-993 {}}} CYCLES {}}
set a(0-993) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-145 LOC {30 0.006406225 31 0.21615332499999998 31 0.21615332499999998 32 0.21615332499999998} PREDS {{259 0 0 0-992 {}} {130 0 0 0-868 {}}} SUCCS {{258 0 0 0-995 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-994) {AREA_SCORE {} NAME COMP_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-146 LOC {16 1.0 31 0.21615332499999998 31 0.21615332499999998 31 0.21615332499999998 32 0.21615332499999998} PREDS {{258 0 0 0-868 {}}} SUCCS {{772 0 0 0-963 {}} {259 0 0 0-995 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-995) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-147 LOC {30 0.006406225 31 0.21615332499999998 31 0.21615332499999998 31 0.9999999388496399 32 0.9999999388496399} PREDS {{259 0 0 0-994 {}} {258 0 0 0-993 {}} {130 0 0 0-868 {}}} SUCCS {{259 0 0 0-996 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-996) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-148 LOC {31 0.0 32 0.6009625 32 0.6009625 33 0.6009625} PREDS {{259 0 0 0-995 {}} {130 0 0 0-868 {}} {128 0 0 0-998 {}}} SUCCS {{258 0 0 0-998 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-997) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-149 LOC {31 0.0 32 0.6009625 32 0.6009625 33 0.6009625} PREDS {{130 0 0 0-868 {}} {128 0 0 0-998 {}}} SUCCS {{259 0 0 0-998 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-998) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-150 LOC {31 1.0 32 0.681 32 1.0 45 0.0064061875000001045 46 0.0064061875000001045} PREDS {{259 0 0 0-997 {}} {258 0 0 0-996 {}}} SUCCS {{128 0 0 0-996 {}} {128 0 0 0-997 {}} {259 0 0 0-999 {}}} CYCLES {}}
set a(0-999) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-151 LOC {44 0.006406225 45 0.8779967999999999 45 0.8779967999999999 46 0.8779967999999999} PREDS {{259 0 0 0-998 {}} {130 0 0 0-868 {}}} SUCCS {{258 0 0.782 0-1003 {}} {258 0 0.782 0-1005 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1000) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(0)#1 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-152 LOC {16 1.0 17 1.0 17 1.0 46 0.8779967999999999} PREDS {{130 0 0 0-868 {}} {258 0 0 0-940 {}}} SUCCS {{259 0 0 0-1001 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1001) {AREA_SCORE {} NAME COMP_LOOP:select#5 TYPE SELECT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-153 LOC {16 1.0 17 1.0 17 1.0 46 0.8779967999999999} PREDS {{259 0 0 0-1000 {}}} SUCCS {{146 0 0 0-1002 {}} {130 0 0 0-1003 {}} {146 0 0 0-1004 {}} {130 0 0 0-1005 {}}} CYCLES {}}
set a(0-1002) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-1)#3 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-154 LOC {16 1.0 45 0.0 45 0.0 46 0.8779967999999999} PREDS {{146 0 0 0-1001 {}} {130 0 0 0-868 {}} {258 0 0 0-940 {}}} SUCCS {{259 0 0.782 0-1003 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1003) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-155 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 47 0.006249937500000025} PREDS {{774 0 0 0-1003 {}} {259 0 0.782 0-1002 {}} {130 0 0 0-1001 {}} {258 0 0.782 0-999 {}} {130 0 0 0-868 {}} {258 0 0 0-957 {}} {256 0 0 0-944 {}} {256 0 0 0-929 {}} {774 0 0 0-1093 {}} {774 0 0 0-1053 {}} {772 0 0 0-1040 {}} {772 0 0 0-1025 {}}} SUCCS {{774 0 0.782 0-929 {}} {774 0 0.782 0-944 {}} {774 0 0 0-957 {}} {774 0 0 0-1003 {}} {130 0 0 0-1015 {}} {258 0 0.782 0-1025 {}} {258 0 0.782 0-1040 {}} {258 0 0 0-1053 {}} {258 0 0 0-1093 {}}} CYCLES {}}
set a(0-1004) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-1)#1 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-156 LOC {16 1.0 45 0.0 45 0.0 46 0.8779967999999999} PREDS {{146 0 0 0-1001 {}} {130 0 0 0-868 {}} {258 0 0 0-940 {}}} SUCCS {{259 0 0.782 0-1005 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1005) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-157 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 47 0.006249937500000025} PREDS {{774 0 0 0-1005 {}} {259 0 0.782 0-1004 {}} {130 0 0 0-1001 {}} {258 0 0.782 0-999 {}} {130 0 0 0-868 {}} {258 0 0 0-958 {}} {256 0 0 0-946 {}} {256 0 0 0-930 {}} {774 0 0 0-1095 {}} {774 0 0 0-1055 {}} {772 0 0 0-1042 {}} {772 0 0 0-1027 {}}} SUCCS {{774 0 0.782 0-930 {}} {774 0 0.782 0-946 {}} {774 0 0 0-958 {}} {774 0 0 0-1005 {}} {130 0 0 0-1015 {}} {258 0 0.782 0-1027 {}} {258 0 0.782 0-1042 {}} {258 0 0 0-1055 {}} {258 0 0 0-1095 {}}} CYCLES {}}
set a(0-1006) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-158 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 61 0.9516125999999999} PREDS {{130 0 0 0-868 {}}} SUCCS {{259 0 0 0-1007 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1007) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:not TYPE NOT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-159 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 61 0.9516125999999999} PREDS {{259 0 0 0-1006 {}} {130 0 0 0-868 {}}} SUCCS {{259 0 0 0-1008 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1008) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:conc TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-160 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 61 0.9516125999999999} PREDS {{259 0 0 0-1007 {}} {130 0 0 0-868 {}}} SUCCS {{258 0 0 0-1012 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1009) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-161 LOC {16 1.0 18 0.0 18 0.0 18 0.0 61 0.9516125999999999} PREDS {{130 0 0 0-868 {}} {774 0 0 0-1099 {}}} SUCCS {{259 0 0 0-1010 {}} {130 0 0 0-1015 {}} {256 0 0 0-1099 {}}} CYCLES {}}
set a(0-1010) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#4 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-162 LOC {16 1.0 18 0.0 18 0.0 61 0.9516125999999999} PREDS {{259 0 0 0-1009 {}} {130 0 0 0-868 {}}} SUCCS {{259 0 0 0-1011 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1011) {AREA_SCORE {} NAME operator<<64,false>:conc#1 TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-163 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 61 0.9516125999999999} PREDS {{259 0 0 0-1010 {}} {130 0 0 0-868 {}}} SUCCS {{259 0 0 0-1012 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1012) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-2:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-164 LOC {17 0.0 18 0.9516125999999999 18 0.9516125999999999 18 0.9999999573717948 61 0.9999999573717948} PREDS {{259 0 0 0-1011 {}} {258 0 0 0-1008 {}} {130 0 0 0-868 {}}} SUCCS {{259 0 0 0-1013 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1013) {AREA_SCORE {} NAME COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-165 LOC {17 0.0483874 18 1.0 18 1.0 61 1.0} PREDS {{259 0 0 0-1012 {}} {130 0 0 0-868 {}}} SUCCS {{259 0 0 0-1014 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1014) {AREA_SCORE {} NAME COMP_LOOP-2:not#1 TYPE NOT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-166 LOC {17 0.0483874 46 1.0 46 1.0 61 1.0} PREDS {{259 0 0 0-1013 {}} {130 0 0 0-868 {}}} SUCCS {{259 0 0 0-1015 {}}} CYCLES {}}
set a(0-1015) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-167 LOC {45 0.0062499999999999995 46 1.0 46 1.0 61 1.0} PREDS {{259 0 0 0-1014 {}} {130 0 0 0-1013 {}} {130 0 0 0-1012 {}} {130 0 0 0-1011 {}} {130 0 0 0-1010 {}} {130 0 0 0-1009 {}} {130 0 0 0-1008 {}} {130 0 0 0-1007 {}} {130 0 0 0-1006 {}} {130 0 0 0-1005 {}} {130 0 0 0-1004 {}} {130 0 0 0-1003 {}} {130 0 0 0-1002 {}} {130 0 0 0-1000 {}} {130 0 0 0-999 {}} {130 0 0 0-997 {}} {130 0 0 0-996 {}} {130 0 0 0-995 {}} {130 0 0 0-994 {}} {130 0 0 0-993 {}} {130 0 0 0-991 {}} {130 0 0 0-990 {}} {130 0 0 0-989 {}} {130 0 0 0-988 {}} {130 0 0 0-868 {}}} SUCCS {{128 0 0 0-1053 {}} {128 0 0 0-1055 {}} {128 0 0 0-1059 {}} {128 0 0 0-1060 {}} {128 0 0 0-1061 {}} {64 0 0 0-869 {}}} CYCLES {}}
set a(0-1016) {AREA_SCORE {} NAME COMP_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-168 LOC {0 1.0 1 0.0 1 0.0 1 0.0 47 0.8431310249999999} PREDS {} SUCCS {{259 0 0 0-1017 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1017) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-169 LOC {0 1.0 1 0.0 1 0.0 47 0.8431310249999999} PREDS {{259 0 0 0-1016 {}}} SUCCS {{258 0 0 0-1021 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1018) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-170 LOC {0 1.0 1 0.0 1 0.0 1 0.0 47 0.8431310249999999} PREDS {{774 0 0 0-1099 {}}} SUCCS {{259 0 0 0-1019 {}} {130 0 0 0-869 {}} {256 0 0 0-1099 {}}} CYCLES {}}
set a(0-1019) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#5 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-171 LOC {0 1.0 1 0.0 1 0.0 47 0.8431310249999999} PREDS {{259 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1020 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1020) {AREA_SCORE {} NAME COMP_LOOP:conc#5 TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-172 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 47 0.8431310249999999} PREDS {{259 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1021 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1021) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 1 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-173 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 47 0.8779967477564101} PREDS {{259 0 0 0-1020 {}} {258 0 0 0-1017 {}}} SUCCS {{259 0 0 0-1022 {}} {258 0 0 0-1024 {}} {258 0 0 0-1026 {}} {258 0 0 0-1028 {}} {258 0 0 0-1050 {}} {258 0 0 0-1052 {}} {258 0 0 0-1054 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1022) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(0)#3 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-174 LOC {1 0.034865775 1 1.0 1 1.0 47 0.8779967999999999} PREDS {{259 0 0 0-1021 {}}} SUCCS {{259 0 0 0-1023 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1023) {AREA_SCORE {} NAME COMP_LOOP:select#2 TYPE SELECT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-175 LOC {1 0.034865775 1 1.0 1 1.0 47 0.8779967999999999} PREDS {{259 0 0 0-1022 {}}} SUCCS {{146 0 0 0-1024 {}} {146 0 0 0-1025 {}} {146 0 0 0-1026 {}} {146 0 0 0-1027 {}}} CYCLES {}}
set a(0-1024) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-1)#2 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-176 LOC {1 0.034865775 46 0.0 46 0.0 47 0.8779967999999999} PREDS {{146 0 0 0-1023 {}} {258 0 0 0-1021 {}}} SUCCS {{259 0 0.782 0-1025 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1025) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-177 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-1024 {}} {146 0 0 0-1023 {}} {258 0 0.782 0-1003 {}} {258 0 0.782 0-957 {}} {774 0 0.782 0-1093 {}} {774 0 0.782 0-1053 {}}} SUCCS {{772 0 0 0-957 {}} {772 0 0 0-1003 {}} {258 0 0 0-1029 {}} {256 0 0 0-1053 {}} {130 0 0 0-869 {}} {256 0 0 0-1093 {}}} CYCLES {}}
set a(0-1026) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-1) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-178 LOC {1 0.034865775 46 0.0 46 0.0 47 0.8779967999999999} PREDS {{146 0 0 0-1023 {}} {258 0 0 0-1021 {}}} SUCCS {{259 0 0.782 0-1027 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1027) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-179 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-1026 {}} {146 0 0 0-1023 {}} {258 0 0.782 0-1005 {}} {258 0 0.782 0-958 {}} {774 0 0.782 0-1095 {}} {774 0 0.782 0-1055 {}}} SUCCS {{772 0 0 0-958 {}} {772 0 0 0-1005 {}} {258 0 0 0-1029 {}} {256 0 0 0-1055 {}} {130 0 0 0-869 {}} {256 0 0 0-1095 {}}} CYCLES {}}
set a(0-1028) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(0) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-180 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5193219} PREDS {{258 0 0 0-1021 {}}} SUCCS {{259 0 0 0-1029 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1029) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#2 TYPE MUX DELAY {0.53 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-181 LOC {46 0.094375 47 0.9667467999999999 47 0.9667467999999999 47 0.999999942628205 48 0.5525750426282051} PREDS {{259 0 0 0-1028 {}} {258 0 0 0-1027 {}} {258 0 0 0-1025 {}} {258 0 0 0-914 {}} {258 0 0 0-913 {}}} SUCCS {{258 0 0 0-1045 {}} {130 0 0 0-869 {}} {258 0 0 0-1079 {}}} CYCLES {}}
set a(0-1030) {AREA_SCORE {} NAME operator+<64,false>:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-182 LOC {0 1.0 1 0.0 1 0.0 1 0.0 47 0.8258072999999999} PREDS {} SUCCS {{259 0 0 0-1031 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1031) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-183 LOC {0 1.0 1 0.0 1 0.0 47 0.8258072999999999} PREDS {{259 0 0 0-1030 {}}} SUCCS {{258 0 0 0-1036 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1032) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-184 LOC {0 1.0 1 0.0 1 0.0 1 0.0 47 0.8258072999999999} PREDS {{774 0 0 0-1099 {}}} SUCCS {{259 0 0 0-1033 {}} {130 0 0 0-869 {}} {256 0 0 0-1099 {}}} CYCLES {}}
set a(0-1033) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#6 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-185 LOC {0 1.0 1 0.0 1 0.0 47 0.8258072999999999} PREDS {{259 0 0 0-1032 {}}} SUCCS {{259 0 0 0-1034 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1034) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-186 LOC {0 1.0 1 0.9478105 1 0.9478105 47 0.8258072999999999} PREDS {{259 0 0 0-1033 {}}} SUCCS {{258 0 0 0-1036 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1035) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-187 LOC {0 1.0 1 0.9478105 1 0.9478105 47 0.8258072999999999} PREDS {} SUCCS {{259 0 0 0-1036 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1036) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-2:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-188 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 47 0.8779967407051281} PREDS {{259 0 0 0-1035 {}} {258 0 0 0-1034 {}} {258 0 0 0-1031 {}}} SUCCS {{259 0 0 0-1037 {}} {258 0 0 0-1039 {}} {258 0 0 0-1041 {}} {258 0 0 0-1043 {}} {130 0 0 0-869 {}} {258 0 0 0-1090 {}} {258 0 0 0-1092 {}} {258 0 0 0-1094 {}}} CYCLES {}}
set a(0-1037) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(0)#3 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-189 LOC {1 0.0521895 1 1.0 1 1.0 47 0.8779967999999999} PREDS {{259 0 0 0-1036 {}}} SUCCS {{259 0 0 0-1038 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1038) {AREA_SCORE {} NAME COMP_LOOP:select#3 TYPE SELECT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-190 LOC {1 0.0521895 1 1.0 1 1.0 47 0.8779967999999999} PREDS {{259 0 0 0-1037 {}}} SUCCS {{146 0 0 0-1039 {}} {146 0 0 0-1040 {}} {146 0 0 0-1041 {}} {146 0 0 0-1042 {}}} CYCLES {}}
set a(0-1039) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-1)#2 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-191 LOC {1 0.0521895 47 0.8779967999999999 47 0.8779967999999999 47 0.8779967999999999} PREDS {{146 0 0 0-1038 {}} {258 0 0 0-1036 {}}} SUCCS {{259 0 0.782 0-1040 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1040) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-192 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-1039 {}} {146 0 0 0-1038 {}} {258 0 0.782 0-1003 {}} {258 0 0.782 0-957 {}} {774 0 0.782 0-1093 {}} {774 0 0.782 0-1053 {}}} SUCCS {{772 0 0 0-957 {}} {772 0 0 0-1003 {}} {258 0 0 0-1044 {}} {256 0 0 0-1053 {}} {130 0 0 0-869 {}} {256 0 0 0-1093 {}}} CYCLES {}}
set a(0-1041) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-1) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-193 LOC {1 0.0521895 47 0.8779967999999999 47 0.8779967999999999 47 0.8779967999999999} PREDS {{146 0 0 0-1038 {}} {258 0 0 0-1036 {}}} SUCCS {{259 0 0.782 0-1042 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1042) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-194 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-1041 {}} {146 0 0 0-1038 {}} {258 0 0.782 0-1005 {}} {258 0 0.782 0-958 {}} {774 0 0.782 0-1095 {}} {774 0 0.782 0-1055 {}}} SUCCS {{772 0 0 0-958 {}} {772 0 0 0-1005 {}} {258 0 0 0-1044 {}} {256 0 0 0-1055 {}} {130 0 0 0-869 {}} {256 0 0 0-1095 {}}} CYCLES {}}
set a(0-1043) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(0) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-195 LOC {1 0.0521895 48 0.5193219 48 0.5193219 48 0.5193219} PREDS {{258 0 0 0-1036 {}}} SUCCS {{259 0 0 0-1044 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1044) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#3 TYPE MUX DELAY {0.53 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-196 LOC {46 0.094375 48 0.5193219 48 0.5193219 48 0.5525750426282051 48 0.5525750426282051} PREDS {{259 0 0 0-1043 {}} {258 0 0 0-1042 {}} {258 0 0 0-1040 {}} {258 0 0 0-912 {}} {258 0 0 0-911 {}}} SUCCS {{259 0 0 0-1045 {}} {130 0 0 0-869 {}} {258 0 0 0-1078 {}}} CYCLES {}}
set a(0-1045) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-2:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-197 LOC {46 0.1276282 48 0.5525751 48 0.5525751 48 0.6009624573717949 48 0.6009624573717949} PREDS {{259 0 0 0-1044 {}} {258 0 0 0-1029 {}}} SUCCS {{259 0 0 0-1046 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1046) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-198 LOC {46 0.1760156 48 0.6009625 48 0.6009625 48 0.6009625} PREDS {{259 0 0 0-1045 {}} {128 0 0 0-1048 {}}} SUCCS {{258 0 0 0-1048 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1047) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-199 LOC {46 0.0 48 0.6009625 48 0.6009625 48 0.6009625} PREDS {{128 0 0 0-1048 {}}} SUCCS {{259 0 0 0-1048 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1048) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-200 LOC {46 1.0 48 0.681 48 1.0 61 0.0064061875000001045 61 0.0064061875000001045} PREDS {{259 0 0 0-1047 {}} {258 0 0 0-1046 {}}} SUCCS {{128 0 0 0-1046 {}} {128 0 0 0-1047 {}} {259 0 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-201 LOC {59 0.006406225 61 0.8779967999999999 61 0.8779967999999999 61 0.8779967999999999} PREDS {{259 0 0 0-1048 {}}} SUCCS {{258 0 0.782 0-1053 {}} {258 0 0.782 0-1055 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1050) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(0)#1 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-202 LOC {1 0.034865775 1 1.0 1 1.0 61 0.8779967999999999} PREDS {{258 0 0 0-1021 {}}} SUCCS {{259 0 0 0-1051 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1051) {AREA_SCORE {} NAME COMP_LOOP:select#6 TYPE SELECT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-203 LOC {1 0.034865775 1 1.0 1 1.0 61 0.8779967999999999} PREDS {{259 0 0 0-1050 {}}} SUCCS {{146 0 0 0-1052 {}} {130 0 0 0-1053 {}} {146 0 0 0-1054 {}} {130 0 0 0-1055 {}}} CYCLES {}}
set a(0-1052) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-1)#3 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-204 LOC {1 0.034865775 61 0.0 61 0.0 61 0.8779967999999999} PREDS {{146 0 0 0-1051 {}} {258 0 0 0-1021 {}}} SUCCS {{259 0 0.782 0-1053 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1053) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-205 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-1053 {}} {259 0 0.782 0-1052 {}} {130 0 0 0-1051 {}} {258 0 0.782 0-1049 {}} {256 0 0 0-1040 {}} {256 0 0 0-1025 {}} {128 0 0 0-1015 {}} {258 0 0 0-1003 {}} {258 0 0 0-957 {}} {256 0 0 0-944 {}} {256 0 0 0-929 {}} {774 0 0 0-1093 {}}} SUCCS {{774 0 0.782 0-929 {}} {774 0 0.782 0-944 {}} {774 0 0 0-957 {}} {774 0 0 0-1003 {}} {774 0 0.782 0-1025 {}} {774 0 0.782 0-1040 {}} {774 0 0 0-1053 {}} {130 0 0 0-869 {}} {258 0 0 0-1093 {}}} CYCLES {}}
set a(0-1054) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-1)#1 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-206 LOC {1 0.034865775 61 0.0 61 0.0 61 0.8779967999999999} PREDS {{146 0 0 0-1051 {}} {258 0 0 0-1021 {}}} SUCCS {{259 0 0.782 0-1055 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1055) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-207 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-1055 {}} {259 0 0.782 0-1054 {}} {130 0 0 0-1051 {}} {258 0 0.782 0-1049 {}} {256 0 0 0-1042 {}} {256 0 0 0-1027 {}} {128 0 0 0-1015 {}} {258 0 0 0-1005 {}} {258 0 0 0-958 {}} {256 0 0 0-946 {}} {256 0 0 0-930 {}} {774 0 0 0-1095 {}}} SUCCS {{774 0 0.782 0-930 {}} {774 0 0.782 0-946 {}} {774 0 0 0-958 {}} {774 0 0 0-1005 {}} {774 0 0.782 0-1027 {}} {774 0 0.782 0-1042 {}} {774 0 0 0-1055 {}} {130 0 0 0-869 {}} {258 0 0 0-1095 {}}} CYCLES {}}
set a(0-1056) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-208 LOC {0 1.0 62 0.0 62 0.0 62 0.0 62 1.0} PREDS {{774 0 0 0-1099 {}}} SUCCS {{259 0 0 0-1057 {}} {130 0 0 0-869 {}} {256 0 0 0-1099 {}}} CYCLES {}}
set a(0-1057) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#7 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-209 LOC {0 1.0 62 0.0 62 0.0 62 1.0} PREDS {{259 0 0 0-1056 {}}} SUCCS {{259 0 0 0-1058 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1058) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-210 LOC {0 1.0 62 0.0 62 0.0 62 1.0} PREDS {{259 0 0 0-1057 {}}} SUCCS {{259 0 0 0-1059 {}} {130 0 0 0-869 {}}} CYCLES {}}
set a(0-1059) {AREA_SCORE {} NAME COMP_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-211 LOC {45 0.0 62 0.0 62 0.0 62 0.0 62 1.0} PREDS {{259 0 0 0-1058 {}} {128 0 0 0-1015 {}} {772 0 0 0-869 {}}} SUCCS {{258 0 0 0-869 {}}} CYCLES {}}
set a(0-1060) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-212 LOC {45 0.0 62 1.0 62 1.0 62 1.0 62 1.0} PREDS {{128 0 0 0-1015 {}} {772 0 0 0-1084 {}} {772 0 0 0-869 {}}} SUCCS {{258 0 0 0-869 {}}} CYCLES {}}
set a(0-1061) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-213 LOC {45 0.0 62 1.0 62 1.0 62 1.0 62 1.0} PREDS {{128 0 0 0-1015 {}} {772 0 0 0-869 {}}} SUCCS {{259 0 0 0-869 {}}} CYCLES {}}
set a(0-1062) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-214 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1077 {}}} SUCCS {{259 0 0 0-1063 {}} {256 0 0 0-1077 {}}} CYCLES {}}
set a(0-1063) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-215 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1062 {}}} SUCCS {{128 0 0 0-1066 {}} {128 0 0 0-1071 {}} {128 0 0 0-1077 {}}} CYCLES {}}
set a(0-1064) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-216 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-1066 {}}} SUCCS {{259 0 0 0-1065 {}} {256 0 0 0-1066 {}}} CYCLES {}}
set a(0-1065) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-217 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-1064 {}}} SUCCS {{259 0 0 0-1066 {}} {258 0 0 0-1072 {}}} CYCLES {}}
set a(0-1066) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-218 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-1066 {}} {259 0 0 0-1065 {}} {256 0 0 0-1064 {}} {128 0 0 0-1063 {}}} SUCCS {{774 0 0 0-1064 {}} {772 0 0 0-1066 {}}} CYCLES {}}
set a(0-1067) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-219 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1071 {}}} SUCCS {{258 0 0 0-1069 {}} {256 0 0 0-1071 {}}} CYCLES {}}
set a(0-1068) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-220 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-1069 {}}} CYCLES {}}
set a(0-1069) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-221 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1068 {}} {258 0 0 0-1067 {}}} SUCCS {{259 0 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-2:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-222 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-1069 {}}} SUCCS {{259 0 0 0-1071 {}}} CYCLES {}}
set a(0-1071) {AREA_SCORE {} NAME modExp_dev#1:while:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-223 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-1071 {}} {259 0 0 0-1070 {}} {256 0 0 0-1067 {}} {128 0 0 0-1063 {}}} SUCCS {{774 0 0 0-1067 {}} {772 0 0 0-1071 {}}} CYCLES {}}
set a(0-1072) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-224 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-1065 {}}} SUCCS {{259 0 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-225 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-1072 {}}} SUCCS {{259 0 0 0-1074 {}}} CYCLES {}}
set a(0-1074) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-226 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-1073 {}}} SUCCS {{259 0 0 0-1075 {}}} CYCLES {}}
set a(0-1075) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-227 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1074 {}}} SUCCS {{259 0 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-228 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1075 {}}} SUCCS {{259 0 0 0-1077 {}}} CYCLES {}}
set a(0-1077) {AREA_SCORE {} NAME modExp_dev#1:while:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-869 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-229 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1077 {}} {259 0 0 0-1076 {}} {128 0 0 0-1063 {}} {256 0 0 0-1062 {}}} SUCCS {{774 0 0 0-1062 {}} {772 0 0 0-1077 {}}} CYCLES {}}
set a(0-869) {CHI {0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {30840 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 30840 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 30840 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {616820.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-230 LOC {60 1.0 62 1.0 62 1.0 62 1.0} PREDS {{259 0 0 0-1061 {}} {258 0 0 0-1060 {}} {258 0 0 0-1059 {}} {130 0 0 0-1058 {}} {130 0 0 0-1057 {}} {130 0 0 0-1056 {}} {130 0 0 0-1055 {}} {130 0 0 0-1054 {}} {130 0 0 0-1053 {}} {130 0 0 0-1052 {}} {130 0 0 0-1050 {}} {130 0 0 0-1049 {}} {130 0 0 0-1047 {}} {130 0 0 0-1046 {}} {130 0 0 0-1045 {}} {130 0 0 0-1044 {}} {130 0 0 0-1043 {}} {130 0 0 0-1042 {}} {130 0 0 0-1041 {}} {130 0 0 0-1040 {}} {130 0 0 0-1039 {}} {130 0 0 0-1037 {}} {130 0 0 0-1036 {}} {130 0 0 0-1035 {}} {130 0 0 0-1034 {}} {130 0 0 0-1033 {}} {130 0 0 0-1032 {}} {130 0 0 0-1031 {}} {130 0 0 0-1030 {}} {130 0 0 0-1029 {}} {130 0 0 0-1028 {}} {130 0 0 0-1027 {}} {130 0 0 0-1026 {}} {130 0 0 0-1025 {}} {130 0 0 0-1024 {}} {130 0 0 0-1022 {}} {130 0 0 0-1021 {}} {130 0 0 0-1020 {}} {130 0 0 0-1019 {}} {130 0 0 0-1018 {}} {130 0 0 0-1017 {}} {130 0 0 0-1016 {}} {64 0 0 0-1015 {}} {64 0 0 0-868 {}}} SUCCS {{772 0 0 0-1059 {}} {772 0 0 0-1060 {}} {772 0 0 0-1061 {}} {131 0 0 0-1078 {}} {130 0 0 0-1079 {}} {130 0 0 0-1080 {}} {130 0 0 0-1081 {}} {130 0 0 0-1083 {}} {258 0 0 0-1084 {}} {130 0 0 0-1085 {}} {130 0 0 0-1086 {}} {130 0 0 0-1087 {}} {130 0 0 0-1089 {}} {130 0 0 0-1090 {}} {130 0 0 0-1092 {}} {130 0 0 0-1093 {}} {130 0 0 0-1094 {}} {130 0 0 0-1095 {}} {130 0 0 0-1096 {}} {130 0 0 0-1097 {}} {130 0 0 0-1098 {}} {130 0 0 0-1099 {}} {130 0 0 0-1100 {}} {130 0 0 0-1101 {}} {130 0 0 0-1102 {}} {130 0 0 0-1103 {}} {130 0 0 0-1104 {}} {130 0 0 0-1105 {}} {130 0 0 0-1106 {}} {130 0 0 0-1107 {}}} CYCLES {}}
set a(0-1078) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-231 LOC {60 1.0 63 0.5525751 63 0.5525751 63 0.5525751} PREDS {{131 0 0 0-869 {}} {258 0 0 0-1044 {}}} SUCCS {{259 0 0 0-1079 {}}} CYCLES {}}
set a(0-1079) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-232 LOC {61 0.0 63 0.5525751 63 0.5525751 63 0.6009624573717949 63 0.6009624573717949} PREDS {{259 0 0 0-1078 {}} {130 0 0 0-869 {}} {258 0 0 0-1029 {}}} SUCCS {{259 0 0 0-1080 {}}} CYCLES {}}
set a(0-1080) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-233 LOC {61 0.0483874 63 0.6009625 63 0.6009625 63 0.6009625} PREDS {{259 0 0 0-1079 {}} {130 0 0 0-869 {}} {128 0 0 0-1082 {}}} SUCCS {{258 0 0 0-1082 {}}} CYCLES {}}
set a(0-1081) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-234 LOC {61 0.0 63 0.6009625 63 0.6009625 63 0.6009625} PREDS {{130 0 0 0-869 {}} {128 0 0 0-1082 {}}} SUCCS {{259 0 0 0-1082 {}}} CYCLES {}}
set a(0-1082) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-235 LOC {61 1.0 63 0.681 63 1.0 76 0.0064061875000001045 76 0.0064061875000001045} PREDS {{259 0 0 0-1081 {}} {258 0 0 0-1080 {}}} SUCCS {{128 0 0 0-1080 {}} {128 0 0 0-1081 {}} {259 0 0 0-1083 {}}} CYCLES {}}
set a(0-1083) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-236 LOC {74 0.006406225 76 0.21615332499999998 76 0.21615332499999998 76 0.21615332499999998} PREDS {{259 0 0 0-1082 {}} {130 0 0 0-869 {}}} SUCCS {{258 0 0 0-1085 {}}} CYCLES {}}
set a(0-1084) {AREA_SCORE {} NAME COMP_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-237 LOC {60 1.0 76 0.21615332499999998 76 0.21615332499999998 76 0.21615332499999998 76 0.21615332499999998} PREDS {{258 0 0 0-869 {}}} SUCCS {{772 0 0 0-1060 {}} {259 0 0 0-1085 {}}} CYCLES {}}
set a(0-1085) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-238 LOC {74 0.006406225 76 0.21615332499999998 76 0.21615332499999998 76 0.9999999388496399 76 0.9999999388496399} PREDS {{259 0 0 0-1084 {}} {258 0 0 0-1083 {}} {130 0 0 0-869 {}}} SUCCS {{259 0 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-239 LOC {75 0.0 77 0.6009625 77 0.6009625 77 0.6009625} PREDS {{259 0 0 0-1085 {}} {130 0 0 0-869 {}} {128 0 0 0-1088 {}}} SUCCS {{258 0 0 0-1088 {}}} CYCLES {}}
set a(0-1087) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-240 LOC {75 0.0 77 0.6009625 77 0.6009625 77 0.6009625} PREDS {{130 0 0 0-869 {}} {128 0 0 0-1088 {}}} SUCCS {{259 0 0 0-1088 {}}} CYCLES {}}
set a(0-1088) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-241 LOC {75 1.0 77 0.681 77 1.0 90 0.0064061875000001045 90 0.0064061875000001045} PREDS {{259 0 0 0-1087 {}} {258 0 0 0-1086 {}}} SUCCS {{128 0 0 0-1086 {}} {128 0 0 0-1087 {}} {259 0 0 0-1089 {}}} CYCLES {}}
set a(0-1089) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-242 LOC {88 0.006406225 90 0.8779967999999999 90 0.8779967999999999 90 0.8779967999999999} PREDS {{259 0 0 0-1088 {}} {130 0 0 0-869 {}}} SUCCS {{258 0 0.782 0-1093 {}} {258 0 0.782 0-1095 {}}} CYCLES {}}
set a(0-1090) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(0)#1 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-243 LOC {60 1.0 62 1.0 62 1.0 90 0.8779967999999999} PREDS {{130 0 0 0-869 {}} {258 0 0 0-1036 {}}} SUCCS {{259 0 0 0-1091 {}}} CYCLES {}}
set a(0-1091) {AREA_SCORE {} NAME COMP_LOOP:select#7 TYPE SELECT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-244 LOC {60 1.0 62 1.0 62 1.0 90 0.8779967999999999} PREDS {{259 0 0 0-1090 {}}} SUCCS {{146 0 0 0-1092 {}} {130 0 0 0-1093 {}} {146 0 0 0-1094 {}} {130 0 0 0-1095 {}}} CYCLES {}}
set a(0-1092) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-1)#3 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-245 LOC {60 1.0 90 0.0 90 0.0 90 0.8779967999999999} PREDS {{146 0 0 0-1091 {}} {130 0 0 0-869 {}} {258 0 0 0-1036 {}}} SUCCS {{259 0 0.782 0-1093 {}}} CYCLES {}}
set a(0-1093) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-246 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-1093 {}} {259 0 0.782 0-1092 {}} {130 0 0 0-1091 {}} {258 0 0.782 0-1089 {}} {130 0 0 0-869 {}} {258 0 0 0-1053 {}} {256 0 0 0-1040 {}} {256 0 0 0-1025 {}} {258 0 0 0-1003 {}} {258 0 0 0-957 {}} {256 0 0 0-944 {}} {256 0 0 0-929 {}}} SUCCS {{774 0 0.782 0-929 {}} {774 0 0.782 0-944 {}} {774 0 0 0-957 {}} {774 0 0 0-1003 {}} {774 0 0.782 0-1025 {}} {774 0 0.782 0-1040 {}} {774 0 0 0-1053 {}} {774 0 0 0-1093 {}}} CYCLES {}}
set a(0-1094) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-1)#1 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-247 LOC {60 1.0 90 0.0 90 0.0 90 0.8779967999999999} PREDS {{146 0 0 0-1091 {}} {130 0 0 0-869 {}} {258 0 0 0-1036 {}}} SUCCS {{259 0 0.782 0-1095 {}}} CYCLES {}}
set a(0-1095) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-248 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-1095 {}} {259 0 0.782 0-1094 {}} {130 0 0 0-1091 {}} {258 0 0.782 0-1089 {}} {130 0 0 0-869 {}} {258 0 0 0-1055 {}} {256 0 0 0-1042 {}} {256 0 0 0-1027 {}} {258 0 0 0-1005 {}} {258 0 0 0-958 {}} {256 0 0 0-946 {}} {256 0 0 0-930 {}}} SUCCS {{774 0 0.782 0-930 {}} {774 0 0.782 0-946 {}} {774 0 0 0-958 {}} {774 0 0 0-1005 {}} {774 0 0.782 0-1027 {}} {774 0 0.782 0-1042 {}} {774 0 0 0-1055 {}} {774 0 0 0-1095 {}}} CYCLES {}}
set a(0-1096) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-249 LOC {60 1.0 62 1.0 62 1.0 62 1.0 91 0.917247625} PREDS {{130 0 0 0-869 {}} {774 0 0 0-1099 {}}} SUCCS {{259 0 0 0-1097 {}} {256 0 0 0-1099 {}}} CYCLES {}}
set a(0-1097) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#3 TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-250 LOC {60 1.0 62 1.0 62 1.0 91 0.917247625} PREDS {{259 0 0 0-1096 {}} {130 0 0 0-869 {}}} SUCCS {{259 0 0 0-1098 {}}} CYCLES {}}
set a(0-1098) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:slc(COMP_LOOP-2:COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-251 LOC {61 0.0 63 0.917247625 63 0.917247625 63 0.951612546474359 91 0.951612546474359} PREDS {{259 0 0 0-1097 {}} {130 0 0 0-869 {}}} SUCCS {{259 0 0 0-1099 {}} {258 0 0 0-1103 {}}} CYCLES {}}
set a(0-1099) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-252 LOC {61 0.034364975 63 0.9516125999999999 63 0.9516125999999999 63 0.9516125999999999 91 1.0} PREDS {{772 0 0 0-1099 {}} {259 0 0 0-1098 {}} {256 0 0 0-1096 {}} {130 0 0 0-869 {}} {256 0 0 0-1056 {}} {256 0 0 0-1032 {}} {256 0 0 0-1018 {}} {256 0 0 0-1009 {}} {256 0 0 0-964 {}} {256 0 0 0-959 {}} {256 0 0 0-936 {}} {256 0 0 0-923 {}}} SUCCS {{774 0 0 0-923 {}} {774 0 0 0-936 {}} {774 0 0 0-959 {}} {774 0 0 0-964 {}} {774 0 0 0-1009 {}} {774 0 0 0-1018 {}} {774 0 0 0-1032 {}} {774 0 0 0-1056 {}} {774 0 0 0-1096 {}} {772 0 0 0-1099 {}}} CYCLES {}}
set a(0-1100) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-253 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 91 0.9516125999999999} PREDS {{130 0 0 0-869 {}}} SUCCS {{259 0 0 0-1101 {}}} CYCLES {}}
set a(0-1101) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not TYPE NOT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-254 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 91 0.9516125999999999} PREDS {{259 0 0 0-1100 {}} {130 0 0 0-869 {}}} SUCCS {{259 0 0 0-1102 {}}} CYCLES {}}
set a(0-1102) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-255 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 91 0.9516125999999999} PREDS {{259 0 0 0-1101 {}} {130 0 0 0-869 {}}} SUCCS {{258 0 0 0-1104 {}}} CYCLES {}}
set a(0-1103) {AREA_SCORE {} NAME operator<<64,false>:conc TYPE CONCATENATE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-256 LOC {61 0.034364975 63 0.9516125999999999 63 0.9516125999999999 91 0.9516125999999999} PREDS {{258 0 0 0-1098 {}} {130 0 0 0-869 {}}} SUCCS {{259 0 0 0-1104 {}}} CYCLES {}}
set a(0-1104) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-1:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-257 LOC {61 0.034364975 63 0.9516125999999999 63 0.9516125999999999 63 0.9999999573717948 91 0.9999999573717948} PREDS {{259 0 0 0-1103 {}} {258 0 0 0-1102 {}} {130 0 0 0-869 {}}} SUCCS {{259 0 0 0-1105 {}}} CYCLES {}}
set a(0-1105) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-258 LOC {61 0.082752375 63 1.0 63 1.0 91 1.0} PREDS {{259 0 0 0-1104 {}} {130 0 0 0-869 {}}} SUCCS {{259 0 0 0-1106 {}}} CYCLES {}}
set a(0-1106) {AREA_SCORE {} NAME COMP_LOOP-1:not#1 TYPE NOT PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-259 LOC {61 0.082752375 63 1.0 63 1.0 91 1.0} PREDS {{259 0 0 0-1105 {}} {130 0 0 0-869 {}}} SUCCS {{259 0 0 0-1107 {}}} CYCLES {}}
set a(0-1107) {AREA_SCORE {} NAME COMP_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-867 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-260 LOC {61 0.082752375 63 1.0 63 1.0 63 1.0 91 1.0} PREDS {{772 0 0 0-1107 {}} {259 0 0 0-1106 {}} {130 0 0 0-869 {}} {256 0 0 0-919 {}}} SUCCS {{774 0 0 0-919 {}} {772 0 0 0-1107 {}}} CYCLES {}}
set a(0-867) {CHI {0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-868 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-869 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 91 UNROLL 2 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 23387 TOTAL_CYCLES_IN 233870 TOTAL_CYCLES_UNDER 61680 TOTAL_CYCLES 295550 NAME COMP_LOOP TYPE LOOP DELAY {5911020.00 ns} PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-261 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-910 {}} {130 0 0 0-909 {}} {130 0 0 0-908 {}} {130 0 0 0-907 {}} {130 0 0 0-906 {}} {130 0 0 0-905 {}} {130 0 0 0-904 {}} {258 0 0 0-903 {}} {774 0 0 0-1115 {}}} SUCCS {{772 0 0 0-903 {}} {772 0 0 0-910 {}} {131 0 0 0-1108 {}} {130 0 0 0-1109 {}} {130 0 0 0-1110 {}} {130 0 0 0-1111 {}} {130 0 0 0-1112 {}} {130 0 0 0-1113 {}} {130 0 0 0-1114 {}} {256 0 0 0-1115 {}}} CYCLES {}}
set a(0-1108) {AREA_SCORE {} NAME STAGE_VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-262 LOC {1 1.0 2 0.9217548499999999 2 0.9217548499999999 2 0.9217548499999999 2 0.9217548499999999} PREDS {{131 0 0 0-867 {}} {774 0 0 0-1115 {}}} SUCCS {{259 0 0 0-1109 {}} {130 0 0 0-1114 {}} {256 0 0 0-1115 {}}} CYCLES {}}
set a(0-1109) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME STAGE_VEC_LOOP:acc#1 TYPE ACCU DELAY {0.65 ns} PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-263 LOC {2 0.0 2 0.9217548499999999 2 0.9217548499999999 2 0.9621293868589743 2 0.9621293868589743} PREDS {{259 0 0 0-1108 {}} {130 0 0 0-867 {}}} SUCCS {{259 0 0 0-1110 {}} {130 0 0 0-1114 {}} {258 0 0 0-1115 {}}} CYCLES {}}
set a(0-1110) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-264 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.962129425} PREDS {{259 0 0 0-1109 {}} {130 0 0 0-867 {}}} SUCCS {{259 0 0 0-1111 {}} {130 0 0 0-1114 {}}} CYCLES {}}
set a(0-1111) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME STAGE_VEC_LOOP:acc TYPE ACCU DELAY {0.61 ns} PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-265 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.9999999554487179 2 0.9999999554487179} PREDS {{259 0 0 0-1110 {}} {130 0 0 0-867 {}}} SUCCS {{259 0 0 0-1112 {}} {130 0 0 0-1114 {}}} CYCLES {}}
set a(0-1112) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-266 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1111 {}} {130 0 0 0-867 {}}} SUCCS {{259 0 0 0-1113 {}} {130 0 0 0-1114 {}}} CYCLES {}}
set a(0-1113) {AREA_SCORE {} NAME STAGE_VEC_LOOP:not TYPE NOT PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-267 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1112 {}} {130 0 0 0-867 {}}} SUCCS {{259 0 0 0-1114 {}}} CYCLES {}}
set a(0-1114) {AREA_SCORE {} NAME STAGE_VEC_LOOP:break(STAGE_VEC_LOOP) TYPE TERMINATE PAR 0-866 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-268 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1113 {}} {130 0 0 0-1112 {}} {130 0 0 0-1111 {}} {130 0 0 0-1110 {}} {130 0 0 0-1109 {}} {130 0 0 0-1108 {}} {130 0 0 0-867 {}}} SUCCS {{129 0 0 0-1115 {}}} CYCLES {}}
set a(0-1115) {AREA_SCORE {} NAME asn(STAGE_VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-866 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.962129425 2 1.0} PREDS {{772 0 0 0-1115 {}} {129 0 0 0-1114 {}} {258 0 0 0-1109 {}} {256 0 0 0-1108 {}} {256 0 0 0-867 {}}} SUCCS {{774 0 0 0-867 {}} {774 0 0 0-1108 {}} {772 0 0 0-1115 {}}} CYCLES {}}
set a(0-866) {CHI {0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-867 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295570 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 295550 TOTAL_CYCLES 295570 NAME STAGE_VEC_LOOP TYPE LOOP DELAY {5911420.00 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-269 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-902 {}} {258 0 0 0-865 {}} {258 0 0 0-875 {}}} SUCCS {{772 0 0 0-879 {}} {772 0 0 0-902 {}} {131 0 0 0-1116 {}} {130 0 0 0-1117 {}} {130 0 0 0-1118 {}}} CYCLES {}}
set a(0-1116) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc TYPE ACCU DELAY {0.25 ns} PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-270 LOC {5 0.0 5 0.984375 5 0.984375 5 0.9999999375 5 0.9999999375} PREDS {{131 0 0 0-866 {}} {258 0 0 0-874 {}}} SUCCS {{259 0 0 0-1117 {}} {130 0 0 0-1118 {}}} CYCLES {}}
set a(0-1117) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:slc(STAGE_MAIN_LOOP:acc)(4) TYPE READSLICE PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-271 LOC {5 0.015625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1116 {}} {130 0 0 0-866 {}}} SUCCS {{259 0 0 0-1118 {}}} CYCLES {}}
set a(0-1118) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:break(STAGE_MAIN_LOOP) TYPE TERMINATE PAR 0-864 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-272 LOC {5 0.015625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1117 {}} {130 0 0 0-1116 {}} {130 0 0 0-866 {}}} SUCCS {{129 0 0 0-1119 {}}} CYCLES {}}
set a(0-1119) {AREA_SCORE {} NAME asn(STAGE_MAIN_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-864 LOC {5 0.0 5 0.0 5 0.0 5 0.0 5 1.0} PREDS {{772 0 0 0-1119 {}} {129 0 0 0-1118 {}} {258 0 0 0-874 {}} {256 0 0 0-873 {}}} SUCCS {{774 0 0 0-873 {}} {772 0 0 0-1119 {}}} CYCLES {}}
set a(0-864) {CHI {0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-886 0-865 0-902 0-866 0-1116 0-1117 0-1118 0-1119} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 5 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295740 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 50 TOTAL_CYCLES_IN 50 TOTAL_CYCLES_UNDER 295690 TOTAL_CYCLES 295740 NAME STAGE_MAIN_LOOP TYPE LOOP DELAY {5914820.00 ns} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-273 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-872 {}} {258 0 0 0-871 {}} {258 0 0 0-870 {}}} SUCCS {{772 0 0 0-872 {}} {131 0 0 0-1120 {}} {130 0 0 0-1121 {}} {130 0 0 0-1122 {}} {130 0 0 0-1123 {}} {130 0 0 0-1124 {}} {130 0 0 0-1125 {}} {130 0 0 0-1126 {}} {130 0 0 0-1127 {}} {130 0 0 0-1128 {}} {130 0 0 0-1129 {}} {130 0 0 0-1130 {}} {130 0 0 0-1131 {}}} CYCLES {}}
set a(0-1120) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-274 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-864 {}} {128 0 0 0-1121 {}}} SUCCS {{259 0 0 0-1121 {}}} CYCLES {}}
set a(0-1121) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-275 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1121 {}} {259 0 0 0-1120 {}} {130 0 0 0-864 {}} {256 0 0 0-871 {}}} SUCCS {{774 0 0 0-871 {}} {128 0 0 0-1120 {}} {772 0 0 0-1121 {}} {259 0 0 0-1122 {}}} CYCLES {}}
set a(0-1122) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-276 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1121 {}} {130 0 0 0-864 {}}} SUCCS {} CYCLES {}}
set a(0-1123) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-277 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-864 {}} {128 0 0 0-1124 {}}} SUCCS {{259 0 0 0-1124 {}}} CYCLES {}}
set a(0-1124) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-278 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1124 {}} {259 0 0 0-1123 {}} {130 0 0 0-864 {}} {256 0 0 0-870 {}}} SUCCS {{774 0 0 0-870 {}} {128 0 0 0-1123 {}} {772 0 0 0-1124 {}} {259 0 0 0-1125 {}}} CYCLES {}}
set a(0-1125) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-279 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1124 {}} {130 0 0 0-864 {}}} SUCCS {} CYCLES {}}
set a(0-1126) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-280 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-864 {}} {128 0 0 0-1127 {}}} SUCCS {{259 0 0 0-1127 {}}} CYCLES {}}
set a(0-1127) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-281 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1127 {}} {259 0 0 0-1126 {}} {130 0 0 0-864 {}}} SUCCS {{128 0 0 0-1126 {}} {772 0 0 0-1127 {}} {259 0 0 0-1128 {}}} CYCLES {}}
set a(0-1128) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-282 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1127 {}} {130 0 0 0-864 {}}} SUCCS {} CYCLES {}}
set a(0-1129) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-283 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-864 {}} {128 0 0 0-1130 {}}} SUCCS {{259 0 0 0-1130 {}}} CYCLES {}}
set a(0-1130) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-284 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1130 {}} {259 0 0 0-1129 {}} {130 0 0 0-864 {}}} SUCCS {{128 0 0 0-1129 {}} {772 0 0 0-1130 {}} {259 0 0 0-1131 {}}} CYCLES {}}
set a(0-1131) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-863 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-285 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1130 {}} {130 0 0 0-864 {}}} SUCCS {} CYCLES {}}
set a(0-863) {CHI {0-870 0-871 0-872 0-864 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131} ITERATIONS Infinite LATENCY {295737 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295742 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 295740 TOTAL_CYCLES 295742 NAME main TYPE LOOP DELAY {5914860.00 ns} PAR 0-862 XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-286 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-862) {CHI 0-863 ITERATIONS Infinite LATENCY {295737 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295742 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 295742 TOTAL_CYCLES 295742 NAME core:rlp TYPE LOOP DELAY {5914860.00 ns} PAR {} XREFS 823e0750-4f51-4a5b-8053-a1152b1233df-287 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-862-TOTALCYCLES) {295742}
set a(0-862-QMOD) {ccs_in(5,64) 0-870 ccs_in(6,64) 0-871 mgc_add(4,0,1,1,4) 0-874 mgc_shift_l(1,0,4,10) 0-875 mgc_add(64,0,1,1,64) {0-876 0-890 0-975 0-1065} mgc_div(64,10,0) 0-877 mgc_add(65,0,2,1,65) {0-883 0-898 0-984 0-1074} mgc_mul(64,0,64,0,64) {0-893 0-979 0-995 0-1069 0-1085} mgc_rem(64,64,0) {0-894 0-980 0-1070} mgc_add(64,0,2,1,64) 0-907 mgc_add(9,0,8,0,9) 0-925 BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1) {0-929 0-944 0-957 0-1003 0-1025 0-1040 0-1053 0-1093} BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1) {0-930 0-946 0-958 0-1005 0-1027 0-1042 0-1055 0-1095} mgc_mux(64,1,2) {0-933 0-948 0-1029 0-1044} mgc_add3(10,0,9,0,9,0,10) {0-940 0-1036} mgc_add(64,0,64,0,64) {0-949 0-989 0-1012 0-1045 0-1079 0-1104} modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() {0-952 0-992 0-998 0-1048 0-1082 0-1088} mgc_add(9,0,2,1,9) 0-968 mgc_add(10,0,9,0,10) 0-1021 mgc_add(8,0,2,1,9) 0-1098 mgc_add(32,0,10,0,32) 0-1109 mgc_add(22,0,1,1,23) 0-1111 mgc_add(4,0,1,1,5) 0-1116 mgc_io_sync(0) {0-1121 0-1124 0-1127 0-1130}}
set a(0-862-PROC_NAME) {core}
set a(0-862-HIER_NAME) {/inPlaceNTT_DIF/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-862}

