// Seed: 3144474484
`timescale 1 ps / 1ps
module module_0;
  logic id_1;
  type_4 id_2 (
      1,
      id_1
  );
  type_5(
      1 < 1, &id_1
  );
  assign id_2 = id_2;
endmodule
