
Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD
Set Default Frequency 100MHz.

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=861.76MB/861.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=861.84MB/861.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=861.89MB/861.89MB)

Begin Processing Signal Activity


Starting Levelizing
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT)

Finished Levelizing
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT)

Starting Activity Propagation
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT): 13%
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT): 25%
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT): 38%
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT): 50%

Finished Activity Propagation
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=862.09MB/862.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT)
 ... Calculating switching power
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT): 33%
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT): 67%
 ... Calculating internal and leakage power

Finished Calculating power
2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=862.42MB/862.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=862.45MB/862.45MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=862.46MB/862.46MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.21-s078_1 (64bit) 01/20/2017 14:00 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2019-Sep-05 13:01:49 (2019-Sep-05 07:31:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: andGate
*
*	Liberty Libraries used:
*	        Worst: lib/90/slow.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*       Power View : Worst
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00005664 	   62.4520%
Total Switching Power:       0.00000939 	   10.3537%
Total Leakage Power:         0.00002466 	   27.1942%
Total Power:                 0.00009069
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  5.664e-05    9.39e-06   2.466e-05   9.069e-05         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                          5.664e-05    9.39e-06   2.466e-05   9.069e-05         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9  5.664e-05    9.39e-06   2.466e-05   9.069e-05         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                        g8 (AND2XL): 	 9.069e-05
* 		Highest Leakage Power:                        g8 (AND2XL): 	 2.466e-05
* 		Total Cap: 	1.15927e-15 F
* 		Total instances in design:     1
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=862.66MB/862.66MB)

