--
--	Conversion of Hardware2.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Sep 25 16:35:53 2022
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \PWM_rightmotor:PWMUDB:km_run\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_118 : bit;
SIGNAL one : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \PWM_rightmotor:PWMUDB:control_7\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:control_6\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:control_5\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:control_4\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:control_3\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:control_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:control_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:control_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:reset\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:status_6\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:status_5\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:status_4\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:status_3\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:status_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:status_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:status_0\ : bit;
SIGNAL \PWM_rightmotor:Net_55\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_rightmotor:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_rightmotor:PWMUDB:compare1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:compare2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_rightmotor:Net_101\ : bit;
SIGNAL \PWM_rightmotor:Net_96\ : bit;
SIGNAL Net_277 : bit;
SIGNAL Net_415 : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_638 : bit;
SIGNAL Net_632 : bit;
SIGNAL Net_631 : bit;
SIGNAL \PWM_rightmotor:Net_113\ : bit;
SIGNAL \PWM_rightmotor:Net_107\ : bit;
SIGNAL \PWM_rightmotor:Net_114\ : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \USBUART_1:Net_1010\ : bit;
SIGNAL \USBUART_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:Net_597\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:Net_1000\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_472 : bit;
SIGNAL \USBUART_1:Net_1889\ : bit;
SIGNAL \USBUART_1:Net_1876\ : bit;
SIGNAL \USBUART_1:ep_int_8\ : bit;
SIGNAL \USBUART_1:ep_int_7\ : bit;
SIGNAL \USBUART_1:ep_int_6\ : bit;
SIGNAL \USBUART_1:ep_int_5\ : bit;
SIGNAL \USBUART_1:ep_int_4\ : bit;
SIGNAL \USBUART_1:ep_int_3\ : bit;
SIGNAL \USBUART_1:ep_int_2\ : bit;
SIGNAL \USBUART_1:ep_int_1\ : bit;
SIGNAL \USBUART_1:ep_int_0\ : bit;
SIGNAL \USBUART_1:Net_95\ : bit;
SIGNAL \USBUART_1:dma_request_7\ : bit;
SIGNAL \USBUART_1:dma_request_6\ : bit;
SIGNAL \USBUART_1:dma_request_5\ : bit;
SIGNAL \USBUART_1:dma_request_4\ : bit;
SIGNAL \USBUART_1:dma_request_3\ : bit;
SIGNAL \USBUART_1:dma_request_2\ : bit;
SIGNAL \USBUART_1:dma_request_1\ : bit;
SIGNAL \USBUART_1:dma_request_0\ : bit;
SIGNAL \USBUART_1:dma_terminate\ : bit;
SIGNAL \USBUART_1:dma_complete_0\ : bit;
SIGNAL \USBUART_1:Net_1922\ : bit;
SIGNAL \USBUART_1:dma_complete_1\ : bit;
SIGNAL \USBUART_1:Net_1921\ : bit;
SIGNAL \USBUART_1:dma_complete_2\ : bit;
SIGNAL \USBUART_1:Net_1920\ : bit;
SIGNAL \USBUART_1:dma_complete_3\ : bit;
SIGNAL \USBUART_1:Net_1919\ : bit;
SIGNAL \USBUART_1:dma_complete_4\ : bit;
SIGNAL \USBUART_1:Net_1918\ : bit;
SIGNAL \USBUART_1:dma_complete_5\ : bit;
SIGNAL \USBUART_1:Net_1917\ : bit;
SIGNAL \USBUART_1:dma_complete_6\ : bit;
SIGNAL \USBUART_1:Net_1916\ : bit;
SIGNAL \USBUART_1:dma_complete_7\ : bit;
SIGNAL \USBUART_1:Net_1915\ : bit;
SIGNAL tmpOE__Timer_net_0 : bit;
SIGNAL tmpFB_0__Timer_net_0 : bit;
SIGNAL tmpIO_0__Timer_net_0 : bit;
TERMINAL tmpSIOVREF__Timer_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Timer_net_0 : bit;
SIGNAL \QuadDec_1:Net_1129\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_1:Net_1275\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_1:Net_1251\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_102\ : bit;
SIGNAL Net_491 : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_1:Net_1260\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_1:Net_1264\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_1:Net_1203\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Net_1290\ : bit;
SIGNAL \QuadDec_1:bQuadDec:sync_clock\ : bit;
SIGNAL Net_488 : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_1:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_489 : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_1:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_1:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_1:Net_1232\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:error\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_1:Net_530\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_1:Net_611\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_6\ : bit;
SIGNAL Net_492 : bit;
SIGNAL \QuadDec_1:Net_1151\ : bit;
SIGNAL \QuadDec_1:Net_1248\ : bit;
SIGNAL \QuadDec_1:Net_1229\ : bit;
SIGNAL \QuadDec_1:Net_1272\ : bit;
SIGNAL \QuadDec_1:Net_1287\ : bit;
SIGNAL tmpOE__ENCO1_net_0 : bit;
SIGNAL tmpIO_0__ENCO1_net_0 : bit;
TERMINAL tmpSIOVREF__ENCO1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENCO1_net_0 : bit;
SIGNAL tmpOE__ENCO2_net_0 : bit;
SIGNAL tmpIO_0__ENCO2_net_0 : bit;
TERMINAL tmpSIOVREF__ENCO2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENCO2_net_0 : bit;
SIGNAL \PWM_leftmotor:PWMUDB:km_run\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:control_7\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:control_6\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:control_5\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:control_4\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:control_3\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:control_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:control_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:control_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:reset\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:status_6\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:status_5\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:status_4\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:status_3\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:status_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:status_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:status_0\ : bit;
SIGNAL \PWM_leftmotor:Net_55\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_leftmotor:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_leftmotor:PWMUDB:compare1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:compare2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_leftmotor:Net_101\ : bit;
SIGNAL \PWM_leftmotor:Net_96\ : bit;
SIGNAL Net_524 : bit;
SIGNAL Net_525 : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_661 : bit;
SIGNAL Net_655 : bit;
SIGNAL Net_654 : bit;
SIGNAL \PWM_leftmotor:Net_113\ : bit;
SIGNAL \PWM_leftmotor:Net_107\ : bit;
SIGNAL \PWM_leftmotor:Net_114\ : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL tmpOE__Pin_Q5_net_0 : bit;
SIGNAL tmpFB_0__Pin_Q5_net_0 : bit;
TERMINAL Net_1144 : bit;
SIGNAL tmpIO_0__Pin_Q5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Q5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Q5_net_0 : bit;
SIGNAL tmpOE__Pin_5_net_0 : bit;
SIGNAL tmpFB_0__Pin_5_net_0 : bit;
TERMINAL Net_672 : bit;
SIGNAL tmpIO_0__Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_5_net_0 : bit;
SIGNAL tmpOE__Pin_Q6_net_0 : bit;
SIGNAL tmpFB_0__Pin_Q6_net_0 : bit;
TERMINAL Net_1145 : bit;
SIGNAL tmpIO_0__Pin_Q6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Q6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Q6_net_0 : bit;
SIGNAL Net_701 : bit;
SIGNAL \Timer_2:Net_260\ : bit;
SIGNAL \Timer_2:Net_266\ : bit;
SIGNAL Net_694 : bit;
SIGNAL \Timer_2:Net_51\ : bit;
SIGNAL \Timer_2:Net_261\ : bit;
SIGNAL \Timer_2:Net_57\ : bit;
SIGNAL Net_695 : bit;
SIGNAL Net_920 : bit;
SIGNAL \Timer_2:Net_102\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__LED_1_net_0 : bit;
SIGNAL tmpFB_0__LED_1_net_0 : bit;
SIGNAL tmpIO_0__LED_1_net_0 : bit;
TERMINAL tmpSIOVREF__LED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_1_net_0 : bit;
SIGNAL Net_1029 : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR_Seq_1:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:clock\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_1026 : bit;
TERMINAL Net_1025 : bit;
TERMINAL Net_1024 : bit;
TERMINAL Net_1023 : bit;
TERMINAL Net_1022 : bit;
TERMINAL Net_1021 : bit;
TERMINAL Net_1020 : bit;
TERMINAL Net_1019 : bit;
TERMINAL Net_1018 : bit;
TERMINAL Net_1017 : bit;
TERMINAL Net_1016 : bit;
TERMINAL Net_1015 : bit;
TERMINAL Net_1014 : bit;
TERMINAL Net_1013 : bit;
TERMINAL Net_1012 : bit;
TERMINAL Net_1011 : bit;
TERMINAL Net_1010 : bit;
TERMINAL Net_1008 : bit;
TERMINAL Net_1006 : bit;
TERMINAL Net_1005 : bit;
TERMINAL Net_1003 : bit;
TERMINAL Net_1001 : bit;
TERMINAL Net_1000 : bit;
TERMINAL Net_998 : bit;
TERMINAL Net_996 : bit;
TERMINAL Net_995 : bit;
TERMINAL Net_993 : bit;
TERMINAL Net_991 : bit;
TERMINAL Net_990 : bit;
TERMINAL Net_988 : bit;
TERMINAL Net_986 : bit;
TERMINAL Net_985 : bit;
TERMINAL Net_983 : bit;
TERMINAL Net_981 : bit;
TERMINAL Net_980 : bit;
TERMINAL Net_978 : bit;
TERMINAL Net_976 : bit;
TERMINAL Net_975 : bit;
TERMINAL Net_973 : bit;
TERMINAL Net_971 : bit;
TERMINAL Net_970 : bit;
TERMINAL Net_968 : bit;
TERMINAL Net_966 : bit;
TERMINAL Net_965 : bit;
TERMINAL Net_963 : bit;
TERMINAL Net_961 : bit;
TERMINAL Net_960 : bit;
TERMINAL Net_958 : bit;
TERMINAL Net_956 : bit;
TERMINAL Net_955 : bit;
TERMINAL Net_953 : bit;
TERMINAL Net_951 : bit;
TERMINAL Net_950 : bit;
TERMINAL Net_948 : bit;
TERMINAL Net_946 : bit;
TERMINAL Net_945 : bit;
TERMINAL Net_943 : bit;
TERMINAL Net_941 : bit;
TERMINAL Net_936 : bit;
TERMINAL Net_935 : bit;
TERMINAL Net_933 : bit;
TERMINAL Net_932 : bit;
TERMINAL \ADC_SAR_Seq_1:V_single\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_233\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR_Seq_1:Net_2803\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR_Seq_1:soc_out\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_252\ : bit;
SIGNAL Net_930 : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3830\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_210\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_221\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_383\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_385\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3710\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3935\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:soc_in\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:soc_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:state_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:soc_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:soc_edge_detect\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:state_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:state_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3874\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3698\ : bit;
SIGNAL \ADC_SAR_Seq_1:nrq\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3905\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3867\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__Pin_Q2_net_0 : bit;
SIGNAL tmpFB_0__Pin_Q2_net_0 : bit;
SIGNAL tmpIO_0__Pin_Q2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Q2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Q2_net_0 : bit;
SIGNAL tmpOE__Pin_Q3_net_0 : bit;
SIGNAL tmpFB_0__Pin_Q3_net_0 : bit;
SIGNAL tmpIO_0__Pin_Q3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Q3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Q3_net_0 : bit;
SIGNAL tmpOE__Pin_Q4_net_0 : bit;
SIGNAL tmpFB_0__Pin_Q4_net_0 : bit;
SIGNAL tmpIO_0__Pin_Q4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Q4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Q4_net_0 : bit;
SIGNAL \PWM_rightmotor:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_rightmotor:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \QuadDec_1:Net_1251\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_1:Net_1203\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_0\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_leftmotor:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:soc_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:state_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:soc_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:state_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:state_1\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\PWM_rightmotor:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_rightmotor:PWMUDB:tc_i\);

\PWM_rightmotor:PWMUDB:dith_count_1\\D\ <= ((not \PWM_rightmotor:PWMUDB:dith_count_1\ and \PWM_rightmotor:PWMUDB:tc_i\ and \PWM_rightmotor:PWMUDB:dith_count_0\)
	OR (not \PWM_rightmotor:PWMUDB:dith_count_0\ and \PWM_rightmotor:PWMUDB:dith_count_1\)
	OR (not \PWM_rightmotor:PWMUDB:tc_i\ and \PWM_rightmotor:PWMUDB:dith_count_1\));

\PWM_rightmotor:PWMUDB:dith_count_0\\D\ <= ((not \PWM_rightmotor:PWMUDB:dith_count_0\ and \PWM_rightmotor:PWMUDB:tc_i\)
	OR (not \PWM_rightmotor:PWMUDB:tc_i\ and \PWM_rightmotor:PWMUDB:dith_count_0\));

\PWM_rightmotor:PWMUDB:cmp1_status\ <= ((not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and not \PWM_rightmotor:PWMUDB:prevCompare1\ and \PWM_rightmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_rightmotor:PWMUDB:prevCompare1\ and not \PWM_rightmotor:PWMUDB:cmp1_eq\ and not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:control_0\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_1\ and not \PWM_rightmotor:PWMUDB:prevCompare1\ and \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and not \PWM_rightmotor:PWMUDB:prevCompare1\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:prevCompare1\ and not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_2\));

\PWM_rightmotor:PWMUDB:cmp2_status\ <= ((not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and not \PWM_rightmotor:PWMUDB:prevCompare2\ and \PWM_rightmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_rightmotor:PWMUDB:prevCompare2\ and not \PWM_rightmotor:PWMUDB:cmp2_eq\ and not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:control_3\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_4\ and not \PWM_rightmotor:PWMUDB:prevCompare2\ and \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and not \PWM_rightmotor:PWMUDB:prevCompare2\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:prevCompare2\ and not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_5\));

\PWM_rightmotor:PWMUDB:status_2\ <= ((\PWM_rightmotor:PWMUDB:runmode_enable\ and \PWM_rightmotor:PWMUDB:tc_i\));

\PWM_rightmotor:PWMUDB:pwm1_i\ <= ((not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:runmode_enable\ and \PWM_rightmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_rightmotor:PWMUDB:cmp1_eq\ and not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:runmode_enable\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:runmode_enable\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:runmode_enable\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_2\ and \PWM_rightmotor:PWMUDB:runmode_enable\));

\PWM_rightmotor:PWMUDB:pwm2_i\ <= ((not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:runmode_enable\ and \PWM_rightmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_rightmotor:PWMUDB:cmp2_eq\ and not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:runmode_enable\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:runmode_enable\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:runmode_enable\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_5\ and \PWM_rightmotor:PWMUDB:runmode_enable\));

\PWM_rightmotor:PWMUDB:cmp1\ <= ((not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_rightmotor:PWMUDB:cmp1_eq\ and not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:control_0\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_2\));

\PWM_rightmotor:PWMUDB:cmp2\ <= ((not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_rightmotor:PWMUDB:cmp2_eq\ and not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:control_3\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_5\));

\QuadDec_1:Cnt16:CounterUDB:reload\ <= (\QuadDec_1:Cnt16:CounterUDB:overflow\
	OR \QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Net_1260\);

\QuadDec_1:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_1:Cnt16:CounterUDB:prevCompare\ and \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_1:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_1:Cnt16:CounterUDB:overflow\));

\QuadDec_1:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_1:Cnt16:CounterUDB:status_1\));

\QuadDec_1:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_1:Cnt16:CounterUDB:control_7\ and \QuadDec_1:Net_1203\));

\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

\QuadDec_1:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_2\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_filt\));

\QuadDec_1:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_2\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:bQuadDec:state_3\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:bQuadDec:state_2\\D\ <= ((\QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_0\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:state_0\)
	OR (\QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_1\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:state_1\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:error\));

\QuadDec_1:bQuadDec:state_1\\D\ <= ((not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_1\));

\QuadDec_1:bQuadDec:state_0\\D\ <= ((not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\));

\QuadDec_1:Net_1251\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:Net_1203\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1203\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:Net_530\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\ and \QuadDec_1:Net_1251\));

\QuadDec_1:Net_611\ <= ((not \QuadDec_1:Net_1251\ and not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

\PWM_leftmotor:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_leftmotor:PWMUDB:tc_i\);

\PWM_leftmotor:PWMUDB:dith_count_1\\D\ <= ((not \PWM_leftmotor:PWMUDB:dith_count_1\ and \PWM_leftmotor:PWMUDB:tc_i\ and \PWM_leftmotor:PWMUDB:dith_count_0\)
	OR (not \PWM_leftmotor:PWMUDB:dith_count_0\ and \PWM_leftmotor:PWMUDB:dith_count_1\)
	OR (not \PWM_leftmotor:PWMUDB:tc_i\ and \PWM_leftmotor:PWMUDB:dith_count_1\));

\PWM_leftmotor:PWMUDB:dith_count_0\\D\ <= ((not \PWM_leftmotor:PWMUDB:dith_count_0\ and \PWM_leftmotor:PWMUDB:tc_i\)
	OR (not \PWM_leftmotor:PWMUDB:tc_i\ and \PWM_leftmotor:PWMUDB:dith_count_0\));

\PWM_leftmotor:PWMUDB:cmp1_status\ <= ((not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and not \PWM_leftmotor:PWMUDB:prevCompare1\ and \PWM_leftmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_leftmotor:PWMUDB:prevCompare1\ and not \PWM_leftmotor:PWMUDB:cmp1_eq\ and not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:control_0\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_1\ and not \PWM_leftmotor:PWMUDB:prevCompare1\ and \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and not \PWM_leftmotor:PWMUDB:prevCompare1\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:prevCompare1\ and not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_2\));

\PWM_leftmotor:PWMUDB:cmp2_status\ <= ((not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and not \PWM_leftmotor:PWMUDB:prevCompare2\ and \PWM_leftmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_leftmotor:PWMUDB:prevCompare2\ and not \PWM_leftmotor:PWMUDB:cmp2_eq\ and not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:control_3\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_4\ and not \PWM_leftmotor:PWMUDB:prevCompare2\ and \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and not \PWM_leftmotor:PWMUDB:prevCompare2\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:prevCompare2\ and not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_5\));

\PWM_leftmotor:PWMUDB:status_2\ <= ((\PWM_leftmotor:PWMUDB:runmode_enable\ and \PWM_leftmotor:PWMUDB:tc_i\));

\PWM_leftmotor:PWMUDB:pwm1_i\ <= ((not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:runmode_enable\ and \PWM_leftmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_leftmotor:PWMUDB:cmp1_eq\ and not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:runmode_enable\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:runmode_enable\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:runmode_enable\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_2\ and \PWM_leftmotor:PWMUDB:runmode_enable\));

\PWM_leftmotor:PWMUDB:pwm2_i\ <= ((not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:runmode_enable\ and \PWM_leftmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_leftmotor:PWMUDB:cmp2_eq\ and not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:runmode_enable\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:runmode_enable\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:runmode_enable\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_5\ and \PWM_leftmotor:PWMUDB:runmode_enable\));

\PWM_leftmotor:PWMUDB:cmp1\ <= ((not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_leftmotor:PWMUDB:cmp1_eq\ and not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:control_0\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_2\));

\PWM_leftmotor:PWMUDB:cmp2\ <= ((not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_leftmotor:PWMUDB:cmp2_eq\ and not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:control_3\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_5\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ <= (\ADC_SAR_Seq_1:bSAR_SEQ:load_period\
	OR Net_930);

\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_1029 and \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SAR_Seq_1:Net_3935\);

\ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ and \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SAR_Seq_1:bSAR_SEQ:soc_edge_detect\ <= ((not \ADC_SAR_Seq_1:bSAR_SEQ:soc_reg\ and Net_920));

\ADC_SAR_Seq_1:bSAR_SEQ:state_1\\D\ <= ((not \ADC_SAR_Seq_1:soc_out\ and not \ADC_SAR_Seq_1:Net_3830\ and not \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ and not \ADC_SAR_Seq_1:bSAR_SEQ:state_2\ and \ADC_SAR_Seq_1:bSAR_SEQ:state_1\)
	OR (not \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ and not \ADC_SAR_Seq_1:bSAR_SEQ:state_2\ and not \ADC_SAR_Seq_1:bSAR_SEQ:state_1\ and \ADC_SAR_Seq_1:soc_out\));

\ADC_SAR_Seq_1:bSAR_SEQ:state_0\\D\ <= ((not \ADC_SAR_Seq_1:soc_out\ and not \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ and not \ADC_SAR_Seq_1:bSAR_SEQ:state_2\ and not \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\ and \ADC_SAR_Seq_1:Net_3830\ and \ADC_SAR_Seq_1:bSAR_SEQ:state_1\)
	OR (not \ADC_SAR_Seq_1:soc_out\ and not \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ and not \ADC_SAR_Seq_1:bSAR_SEQ:state_2\ and not \ADC_SAR_Seq_1:bSAR_SEQ:state_1\ and \ADC_SAR_Seq_1:bSAR_SEQ:soc_in\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\));

\PWM_rightmotor:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_118,
		enable=>one,
		clock_out=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\);
\PWM_rightmotor:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_rightmotor:PWMUDB:control_7\, \PWM_rightmotor:PWMUDB:control_6\, \PWM_rightmotor:PWMUDB:control_5\, \PWM_rightmotor:PWMUDB:control_4\,
			\PWM_rightmotor:PWMUDB:control_3\, \PWM_rightmotor:PWMUDB:control_2\, \PWM_rightmotor:PWMUDB:control_1\, \PWM_rightmotor:PWMUDB:control_0\));
\PWM_rightmotor:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_rightmotor:PWMUDB:status_5\, zero, \PWM_rightmotor:PWMUDB:status_3\,
			\PWM_rightmotor:PWMUDB:status_2\, \PWM_rightmotor:PWMUDB:status_1\, \PWM_rightmotor:PWMUDB:status_0\),
		interrupt=>\PWM_rightmotor:Net_55\);
\PWM_rightmotor:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_rightmotor:PWMUDB:tc_i\, \PWM_rightmotor:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_rightmotor:PWMUDB:cmp1_eq\,
		cl0=>\PWM_rightmotor:PWMUDB:cmp1_less\,
		z0=>\PWM_rightmotor:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_rightmotor:PWMUDB:cmp2_eq\,
		cl1=>\PWM_rightmotor:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_rightmotor:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_rightmotor:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_rightmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_PWM:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"30ee65af-23cb-47d5-a15d-224311188925",
		source_clock_id=>"39D5E4C2-EBFC-44ab-AE3D-19F9BBFD674D",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_118,
		dig_domain_out=>open);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"30ddbc24-4b5b-4e2e-ad61-4826fd9ced85",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_415,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_277,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\USBUART_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1010\);
\USBUART_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dm_net_0\),
		analog=>\USBUART_1:Net_597\,
		io=>(\USBUART_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART_1:tmpINTERRUPT_0__Dm_net_0\);
\USBUART_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dp_net_0\),
		analog=>\USBUART_1:Net_1000\,
		io=>(\USBUART_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART_1:Net_1010\);
\USBUART_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART_1:Net_1000\,
		dm=>\USBUART_1:Net_597\,
		sof_int=>Net_472,
		arb_int=>\USBUART_1:Net_1889\,
		usb_int=>\USBUART_1:Net_1876\,
		ept_int=>(\USBUART_1:ep_int_8\, \USBUART_1:ep_int_7\, \USBUART_1:ep_int_6\, \USBUART_1:ep_int_5\,
			\USBUART_1:ep_int_4\, \USBUART_1:ep_int_3\, \USBUART_1:ep_int_2\, \USBUART_1:ep_int_1\,
			\USBUART_1:ep_int_0\),
		ord_int=>\USBUART_1:Net_95\,
		dma_req=>(\USBUART_1:dma_request_7\, \USBUART_1:dma_request_6\, \USBUART_1:dma_request_5\, \USBUART_1:dma_request_4\,
			\USBUART_1:dma_request_3\, \USBUART_1:dma_request_2\, \USBUART_1:dma_request_1\, \USBUART_1:dma_request_0\),
		dma_termin=>\USBUART_1:dma_terminate\);
\USBUART_1:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_3\);
\USBUART_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_2\);
\USBUART_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_1\);
\USBUART_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_0\);
\USBUART_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1876\);
\USBUART_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1889\);
\USBUART_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_472);
Timer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"523698b6-dbb4-4ff5-a544-a3cfe50b2125",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Timer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Timer_net_0),
		siovref=>(tmpSIOVREF__Timer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Timer_net_0);
\QuadDec_1:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_491,
		enable=>one,
		clock_out=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_491,
		enable=>one,
		clock_out=>\QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_1:Cnt16:CounterUDB:control_7\, \QuadDec_1:Cnt16:CounterUDB:control_6\, \QuadDec_1:Cnt16:CounterUDB:control_5\, \QuadDec_1:Cnt16:CounterUDB:control_4\,
			\QuadDec_1:Cnt16:CounterUDB:control_3\, \QuadDec_1:Cnt16:CounterUDB:control_2\, \QuadDec_1:Cnt16:CounterUDB:control_1\, \QuadDec_1:Cnt16:CounterUDB:control_0\));
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_1:Net_1260\,
		clock=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_1:Cnt16:CounterUDB:status_6\, \QuadDec_1:Cnt16:CounterUDB:status_5\, zero, \QuadDec_1:Cnt16:CounterUDB:status_3\,
			\QuadDec_1:Cnt16:CounterUDB:status_2\, \QuadDec_1:Cnt16:CounterUDB:status_1\, \QuadDec_1:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_1:Cnt16:Net_43\);
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_1:Net_1251\, \QuadDec_1:Cnt16:CounterUDB:count_enable\, \QuadDec_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_1:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_1:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_1:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_1:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_1:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_1:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_1:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_1:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_1:Net_1251\, \QuadDec_1:Cnt16:CounterUDB:count_enable\, \QuadDec_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_1:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_1:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_1:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_1:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_1:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_1:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_1:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_1:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_491,
		enable=>one,
		clock_out=>\QuadDec_1:bQuadDec:sync_clock\);
\QuadDec_1:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_488,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_0\);
\QuadDec_1:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_1\);
\QuadDec_1:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_2\);
\QuadDec_1:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_489,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_0\);
\QuadDec_1:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_1\);
\QuadDec_1:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_2\);
\QuadDec_1:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_1:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_1:bQuadDec:error\,
			\QuadDec_1:Net_1260\, \QuadDec_1:Net_611\, \QuadDec_1:Net_530\),
		interrupt=>Net_492);
ENCO1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_488,
		analog=>(open),
		io=>(tmpIO_0__ENCO1_net_0),
		siovref=>(tmpSIOVREF__ENCO1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENCO1_net_0);
ENCO2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b88a660-26fe-4fff-beb1-864170d12087",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_489,
		analog=>(open),
		io=>(tmpIO_0__ENCO2_net_0),
		siovref=>(tmpSIOVREF__ENCO2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENCO2_net_0);
Clock_QENC:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"103d7608-d0cd-4c72-a5ab-ba20cdfcf95b",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_491,
		dig_domain_out=>open);
\PWM_leftmotor:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_118,
		enable=>one,
		clock_out=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\);
\PWM_leftmotor:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_leftmotor:PWMUDB:control_7\, \PWM_leftmotor:PWMUDB:control_6\, \PWM_leftmotor:PWMUDB:control_5\, \PWM_leftmotor:PWMUDB:control_4\,
			\PWM_leftmotor:PWMUDB:control_3\, \PWM_leftmotor:PWMUDB:control_2\, \PWM_leftmotor:PWMUDB:control_1\, \PWM_leftmotor:PWMUDB:control_0\));
\PWM_leftmotor:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_leftmotor:PWMUDB:status_5\, zero, \PWM_leftmotor:PWMUDB:status_3\,
			\PWM_leftmotor:PWMUDB:status_2\, \PWM_leftmotor:PWMUDB:status_1\, \PWM_leftmotor:PWMUDB:status_0\),
		interrupt=>\PWM_leftmotor:Net_55\);
\PWM_leftmotor:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_leftmotor:PWMUDB:tc_i\, \PWM_leftmotor:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_leftmotor:PWMUDB:cmp1_eq\,
		cl0=>\PWM_leftmotor:PWMUDB:cmp1_less\,
		z0=>\PWM_leftmotor:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_leftmotor:PWMUDB:cmp2_eq\,
		cl1=>\PWM_leftmotor:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_leftmotor:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_leftmotor:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_leftmotor:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b161ba86-e63c-4659-93dc-9ba39e8492ae",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_524,
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ab2b1a50-583b-4bdb-9464-d2869e8ef2c8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_525,
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Pin_Q5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6a348d6f-e218-444f-ba27-f5eef6f323b8",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Q5_net_0),
		analog=>Net_1144,
		io=>(tmpIO_0__Pin_Q5_net_0),
		siovref=>(tmpSIOVREF__Pin_Q5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Q5_net_0);
Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7ba8bd4-7d69-4add-97c4-5310096044b6",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_5_net_0),
		analog=>Net_672,
		io=>(tmpIO_0__Pin_5_net_0),
		siovref=>(tmpSIOVREF__Pin_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_5_net_0);
Pin_Q6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1052159e-6dff-447e-b7bf-7d4475d90d24",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Q6_net_0),
		analog=>Net_1145,
		io=>(tmpIO_0__Pin_Q6_net_0),
		siovref=>(tmpSIOVREF__Pin_Q6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Q6_net_0);
\Timer_2:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_701,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_920,
		compare=>\Timer_2:Net_261\,
		interrupt=>\Timer_2:Net_57\);
timer_clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2dbb57a7-4894-401d-aa64-148df43c21cb",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_701,
		dig_domain_out=>open);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c192f4ae-255e-4ae4-a836-10808f066079",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
LED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"097d5510-6fd2-48e7-8716-bc5b38381b0f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_1_net_0),
		siovref=>(tmpSIOVREF__LED_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_1_net_0);
isr_EOC_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1029);
\ADC_SAR_Seq_1:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1026, Net_1025, Net_1024, Net_1023,
			Net_1022, Net_1021, Net_1020, Net_1019,
			Net_1018, Net_1017, Net_1016, Net_1015,
			Net_1014, Net_1013, Net_1012, Net_1011,
			Net_1010, Net_1008, Net_1006, Net_1005,
			Net_1003, Net_1001, Net_1000, Net_998,
			Net_996, Net_995, Net_993, Net_991,
			Net_990, Net_988, Net_986, Net_985,
			Net_983, Net_981, Net_980, Net_978,
			Net_976, Net_975, Net_973, Net_971,
			Net_970, Net_968, Net_966, Net_965,
			Net_963, Net_961, Net_960, Net_958,
			Net_956, Net_955, Net_953, Net_951,
			Net_950, Net_948, Net_946, Net_945,
			Net_943, Net_941, Net_1145, Net_1144,
			Net_936, Net_935, Net_933, Net_932),
		hw_ctrl_en=>(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR_Seq_1:V_single\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_248\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_233\);
\ADC_SAR_Seq_1:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR_Seq_1:Net_2803\,
		vminus=>\ADC_SAR_Seq_1:SAR:Net_126\,
		ext_pin=>\ADC_SAR_Seq_1:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR_Seq_1:SAR:Net_257\,
		vref=>\ADC_SAR_Seq_1:SAR:Net_248\,
		clock=>\ADC_SAR_Seq_1:clock\,
		pump_clock=>\ADC_SAR_Seq_1:clock\,
		sof_udb=>\ADC_SAR_Seq_1:soc_out\,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_Seq_1:SAR:Net_252\,
		next_out=>Net_930,
		data_out=>(\ADC_SAR_Seq_1:SAR:Net_207_11\, \ADC_SAR_Seq_1:SAR:Net_207_10\, \ADC_SAR_Seq_1:SAR:Net_207_9\, \ADC_SAR_Seq_1:SAR:Net_207_8\,
			\ADC_SAR_Seq_1:SAR:Net_207_7\, \ADC_SAR_Seq_1:SAR:Net_207_6\, \ADC_SAR_Seq_1:SAR:Net_207_5\, \ADC_SAR_Seq_1:SAR:Net_207_4\,
			\ADC_SAR_Seq_1:SAR:Net_207_3\, \ADC_SAR_Seq_1:SAR:Net_207_2\, \ADC_SAR_Seq_1:SAR:Net_207_1\, \ADC_SAR_Seq_1:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR_Seq_1:Net_3830\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_215\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_210\);
\ADC_SAR_Seq_1:SAR:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df3d735b-643e-4c24-8e13-d023ad221e8d/dea208d9-07b0-438b-a5e0-ac5d207f2658/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC_SAR_Seq_1:SAR:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_Seq_1:SAR:Net_210\,
		io=>(\ADC_SAR_Seq_1:SAR:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_Seq_1:SAR:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC_SAR_Seq_1:SAR:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_126\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_149\);
\ADC_SAR_Seq_1:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_209\);
\ADC_SAR_Seq_1:SAR:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_Seq_1:SAR:Net_233\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_257\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_149\);
\ADC_SAR_Seq_1:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_255\);
\ADC_SAR_Seq_1:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_368\);
\ADC_SAR_Seq_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:Net_2803\,
		signal2=>\ADC_SAR_Seq_1:V_single\);
\ADC_SAR_Seq_1:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq_1:clock\,
		enable=>\ADC_SAR_Seq_1:bSAR_SEQ:enable\,
		clock_out=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\);
\ADC_SAR_Seq_1:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq_1:clock\,
		enable=>one,
		clock_out=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_ctrl\);
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SAR_Seq_1:bSAR_SEQ:control_7\, \ADC_SAR_Seq_1:bSAR_SEQ:control_6\, \ADC_SAR_Seq_1:bSAR_SEQ:control_5\, \ADC_SAR_Seq_1:bSAR_SEQ:control_4\,
			\ADC_SAR_Seq_1:bSAR_SEQ:control_3\, \ADC_SAR_Seq_1:bSAR_SEQ:control_2\, \ADC_SAR_Seq_1:bSAR_SEQ:load_period\, \ADC_SAR_Seq_1:bSAR_SEQ:enable\));
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000101",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_SAR_Seq_1:bSAR_SEQ:load_period\,
		enable=>\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR_Seq_1:bSAR_SEQ:count_6\, \ADC_SAR_Seq_1:ch_addr_5\, \ADC_SAR_Seq_1:ch_addr_4\, \ADC_SAR_Seq_1:ch_addr_3\,
			\ADC_SAR_Seq_1:ch_addr_2\, \ADC_SAR_Seq_1:ch_addr_1\, \ADC_SAR_Seq_1:ch_addr_0\),
		tc=>\ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\);
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_1029));
\ADC_SAR_Seq_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"df3d735b-643e-4c24-8e13-d023ad221e8d/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"139586823.003908",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq_1:clock\,
		dig_domain_out=>open);
\ADC_SAR_Seq_1:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq_1:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq_1:Net_3698\);
\ADC_SAR_Seq_1:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq_1:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq_1:nrq\);
\ADC_SAR_Seq_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"df3d735b-643e-4c24-8e13-d023ad221e8d/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq_1:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR_Seq_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1029);
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SAR_Seq_1:Net_3710\,
		sc_in=>\ADC_SAR_Seq_1:nrq\,
		sc_out=>\ADC_SAR_Seq_1:Net_3935\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\);
Pin_Q2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0839440e-898a-46cc-a095-4cc05c13b12f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Q2_net_0),
		analog=>Net_933,
		io=>(tmpIO_0__Pin_Q2_net_0),
		siovref=>(tmpSIOVREF__Pin_Q2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Q2_net_0);
Pin_Q3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8af32a8b-9483-4c65-8fab-f87554e72574",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Q3_net_0),
		analog=>Net_935,
		io=>(tmpIO_0__Pin_Q3_net_0),
		siovref=>(tmpSIOVREF__Pin_Q3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Q3_net_0);
Pin_Q4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a083f02-fa5a-4700-a59f-1465a6637856",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Q4_net_0),
		analog=>Net_936,
		io=>(tmpIO_0__Pin_Q4_net_0),
		siovref=>(tmpSIOVREF__Pin_Q4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Q4_net_0);
\PWM_rightmotor:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:min_kill_reg\);
\PWM_rightmotor:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:prevCapture\);
\PWM_rightmotor:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:trig_last\);
\PWM_rightmotor:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:runmode_enable\);
\PWM_rightmotor:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:sc_kill_tmp\);
\PWM_rightmotor:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:ltch_kill_reg\);
\PWM_rightmotor:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:dith_count_1\);
\PWM_rightmotor:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:dith_count_0\);
\PWM_rightmotor:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:cmp1\,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:prevCompare1\);
\PWM_rightmotor:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:cmp2\,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:prevCompare2\);
\PWM_rightmotor:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:status_0\);
\PWM_rightmotor:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:status_1\);
\PWM_rightmotor:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:status_5\);
\PWM_rightmotor:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:pwm_i_reg\);
\PWM_rightmotor:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:pwm1_i\,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_277);
\PWM_rightmotor:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:pwm2_i\,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_415);
\PWM_rightmotor:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_rightmotor:PWMUDB:status_2\,
		clk=>\PWM_rightmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_rightmotor:PWMUDB:tc_i_reg\);
\QuadDec_1:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1251\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1251\);
\QuadDec_1:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:prevCapture\);
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_1:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Net_1275\);
\QuadDec_1:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:prevCompare\);
\QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Net_1264\);
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1203\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_1:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1203\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1203\);
\QuadDec_1:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_filt\);
\QuadDec_1:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_filt\);
\QuadDec_1:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_2\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1260\);
\QuadDec_1:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_3\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:error\);
\QuadDec_1:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_1\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:state_1\);
\QuadDec_1:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_0\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:state_0\);
\PWM_leftmotor:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:min_kill_reg\);
\PWM_leftmotor:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:prevCapture\);
\PWM_leftmotor:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:trig_last\);
\PWM_leftmotor:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:runmode_enable\);
\PWM_leftmotor:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:sc_kill_tmp\);
\PWM_leftmotor:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:ltch_kill_reg\);
\PWM_leftmotor:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:dith_count_1\);
\PWM_leftmotor:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:dith_count_0\);
\PWM_leftmotor:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:cmp1\,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:prevCompare1\);
\PWM_leftmotor:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:cmp2\,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:prevCompare2\);
\PWM_leftmotor:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:status_0\);
\PWM_leftmotor:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:status_1\);
\PWM_leftmotor:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:status_5\);
\PWM_leftmotor:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:pwm_i_reg\);
\PWM_leftmotor:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:pwm1_i\,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_524);
\PWM_leftmotor:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:pwm2_i\,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_525);
\PWM_leftmotor:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_leftmotor:PWMUDB:status_2\,
		clk=>\PWM_leftmotor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_leftmotor:PWMUDB:tc_i_reg\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_5\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_4\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_3\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_2\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_1\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_0\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_SAR_Seq_1:clock\,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>Net_1029);
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SAR_Seq_1:Net_3710\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\);
\ADC_SAR_Seq_1:bSAR_SEQ:soc_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:soc_edge_detect\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:soc_in\);
\ADC_SAR_Seq_1:bSAR_SEQ:state_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:state_0\\D\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq_1:soc_out\);
\ADC_SAR_Seq_1:bSAR_SEQ:soc_reg\:cy_dff
	PORT MAP(d=>Net_920,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:soc_reg\);
\ADC_SAR_Seq_1:bSAR_SEQ:state_2\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:state_2\);
\ADC_SAR_Seq_1:bSAR_SEQ:state_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:state_1\\D\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:state_1\);

END R_T_L;
