<stg><name>rxPath</name>


<trans_list>

<trans id="357" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %order_to_book, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %time_to_book, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %metadata_to_book, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tagsIn, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lbPortOpenReplyIn, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lbRequestPortOpenOut, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %lbRxMetadataIn, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %lbRxDataIn, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:8 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3">
<![CDATA[
entry:9 %next_state_1_load = load i3 %next_state_1

]]></Node>
<StgValue><ssdm name="next_state_1_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
entry:10 %first_packet_load = load i64 %first_packet

]]></Node>
<StgValue><ssdm name="first_packet_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="43" op_0_bw="43">
<![CDATA[
entry:11 %second_packet_load = load i43 %second_packet

]]></Node>
<StgValue><ssdm name="second_packet_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
entry:12 %switch_ln56 = switch i3 %next_state_1_load, void %sw.bb, i3 4, void %sw.bb271, i3 1, void %sw.bb14, i3 2, void %sw.bb19, i3 5, void %sw.bb38_ifconv, i3 3, void %sw.bb138, i3 6, void %sw.bb148_ifconv

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="43">
<![CDATA[
sw.bb148_ifconv:0 %encoded_message_20 = trunc i43 %second_packet_load

]]></Node>
<StgValue><ssdm name="encoded_message_20"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="43">
<![CDATA[
sw.bb148_ifconv:1 %trunc_ln245_1 = trunc i43 %second_packet_load

]]></Node>
<StgValue><ssdm name="trunc_ln245_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="43">
<![CDATA[
sw.bb148_ifconv:2 %trunc_ln245_2 = trunc i43 %second_packet_load

]]></Node>
<StgValue><ssdm name="trunc_ln245_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:3 %encoded_message_21 = partselect i8 @_ssdm_op_PartSelect.i8.i43.i32.i32, i43 %second_packet_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="encoded_message_21"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:4 %trunc_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:5 %trunc_ln244_1 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %second_packet_load, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln244_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:6 %encoded_message_11 = partselect i8 @_ssdm_op_PartSelect.i8.i43.i32.i32, i43 %second_packet_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="encoded_message_11"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:7 %trunc_ln244_2 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 16, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln244_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:8 %trunc_ln244_3 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %second_packet_load, i32 16, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln244_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:9 %encoded_message_12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="encoded_message_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:10 %trunc_ln245_5 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln245_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:11 %encoded_message_13 = partselect i8 @_ssdm_op_PartSelect.i8.i43.i32.i32, i43 %second_packet_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="encoded_message_13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:12 %trunc_ln244_5 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 24, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln244_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:13 %trunc_ln244_6 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %second_packet_load, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln244_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:14 %encoded_message_14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="encoded_message_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:15 %trunc_ln245_7 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln245_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:16 %encoded_message_15 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %second_packet_load, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="encoded_message_15"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:17 %trunc_ln244_8 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 32, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln244_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:18 %encoded_message_16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="encoded_message_16"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:19 %trunc_ln245_9 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 40, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln245_9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:20 %encoded_message_17 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 40, i32 42

]]></Node>
<StgValue><ssdm name="encoded_message_17"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:21 %encoded_message_18 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="encoded_message_18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:22 %trunc_ln244_s = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %first_packet_load, i32 48, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln244_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:23 %trunc_ln244_4 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 48, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln244_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:24 %encoded_message_19 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="encoded_message_19"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:25 %trunc_ln8 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %first_packet_load, i32 56, i32 58

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:26 %trunc_ln260_1 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln260_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:27 %decoded_exponent_1 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %first_packet_load, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="decoded_exponent_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
sw.bb148_ifconv:28 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %first_packet_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
sw.bb148_ifconv:29 %decoded_mantissa_2 = select i1 %tmp_47, i7 0, i7 %trunc_ln245_5

]]></Node>
<StgValue><ssdm name="decoded_mantissa_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="7">
<![CDATA[
sw.bb148_ifconv:30 %zext_ln266 = zext i7 %decoded_mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb148_ifconv:31 %message_offset_14 = select i1 %tmp_47, i3 3, i3 4

]]></Node>
<StgValue><ssdm name="message_offset_14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb148_ifconv:32 %select_ln272 = select i1 %tmp_47, i8 %encoded_message_12, i8 %encoded_message_14

]]></Node>
<StgValue><ssdm name="select_ln272"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb148_ifconv:33 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln272, i32 7

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb148_ifconv:34 %message_offset_15 = select i1 %tmp_47, i3 4, i3 5

]]></Node>
<StgValue><ssdm name="message_offset_15"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="7">
<![CDATA[
sw.bb148_ifconv:35 %trunc_ln275 = trunc i7 %decoded_mantissa_2

]]></Node>
<StgValue><ssdm name="trunc_ln275"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb148_ifconv:36 %shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln275, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb148_ifconv:37 %or_ln275 = or i8 %shl_ln2, i8 %select_ln272

]]></Node>
<StgValue><ssdm name="or_ln275"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
sw.bb148_ifconv:38 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %decoded_mantissa_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
sw.bb148_ifconv:39 %decoded_mantissa_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_49, i8 %or_ln275

]]></Node>
<StgValue><ssdm name="decoded_mantissa_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb148_ifconv:40 %message_offset_10 = select i1 %tmp_48, i3 %message_offset_14, i3 %message_offset_15

]]></Node>
<StgValue><ssdm name="message_offset_10"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="7" op_3_bw="3" op_4_bw="7" op_5_bw="3" op_6_bw="7" op_7_bw="7" op_8_bw="3">
<![CDATA[
sw.bb148_ifconv:41 %tmp_22 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i3, i3 3, i7 %trunc_ln245_5, i3 4, i7 %trunc_ln245_7, i3 5, i7 %trunc_ln245_9, i7 0, i3 %message_offset_10

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
sw.bb148_ifconv:42 %empty_31 = select i1 %tmp_48, i9 %zext_ln266, i9 %decoded_mantissa_3

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
sw.bb148_ifconv:50 %tmp_24 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i3, i3 3, i8 %encoded_message_14, i3 4, i8 %encoded_message_16, i3 5, i8 %encoded_message_18, i8 0, i3 %message_offset_10

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8">
<![CDATA[
sw.bb148_ifconv:51 %trunc_ln295 = trunc i8 %tmp_24

]]></Node>
<StgValue><ssdm name="trunc_ln295"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb148_ifconv:52 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_24, i32 7

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb148_ifconv:53 %xor_ln295 = xor i1 %tmp_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln295"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb148_ifconv:54 %size_buff_2 = and i1 %trunc_ln295, i1 %xor_ln295

]]></Node>
<StgValue><ssdm name="size_buff_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb148_ifconv:55 %select_ln295 = select i1 %tmp_50, i3 1, i3 2

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb148_ifconv:56 %message_offset_16 = add i3 %select_ln295, i3 %message_offset_10

]]></Node>
<StgValue><ssdm name="message_offset_16"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="3">
<![CDATA[
sw.bb148_ifconv:57 %zext_ln249 = zext i3 %message_offset_16

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb148_ifconv:58 %message_offset_17 = add i4 %zext_ln249, i4 1

]]></Node>
<StgValue><ssdm name="message_offset_17"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="7" op_3_bw="3" op_4_bw="7" op_5_bw="3" op_6_bw="7" op_7_bw="3" op_8_bw="7" op_9_bw="7" op_10_bw="3">
<![CDATA[
sw.bb148_ifconv:59 %tmp_25 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.4i7.i7.i3, i3 4, i7 %trunc_ln245_7, i3 5, i7 %trunc_ln245_9, i3 6, i7 %trunc_ln244_4, i3 7, i7 %trunc_ln260_1, i7 0, i3 %message_offset_16

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb148_ifconv:60 %size_buff_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %size_buff_2, i7 %tmp_25

]]></Node>
<StgValue><ssdm name="size_buff_3"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
sw.bb148_ifconv:61 %orderID_buff_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %encoded_message_16, i3 5, i8 %encoded_message_18, i3 6, i8 %encoded_message_19, i3 7, i8 %encoded_message_20, i8 0, i3 %message_offset_16

]]></Node>
<StgValue><ssdm name="orderID_buff_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb148_ifconv:62 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %orderID_buff_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb148_ifconv:63 %message_offset_18 = add i4 %zext_ln249, i4 2

]]></Node>
<StgValue><ssdm name="message_offset_18"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="25" op_0_bw="8">
<![CDATA[
sw.bb148_ifconv:64 %zext_ln250 = zext i8 %orderID_buff_1

]]></Node>
<StgValue><ssdm name="zext_ln250"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
sw.bb148_ifconv:65 %tmp_29 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %encoded_message_18, i3 5, i8 %encoded_message_19, i3 6, i8 %encoded_message_20, i3 7, i8 %encoded_message_21, i8 0, i3 %message_offset_16

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb148_ifconv:66 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_29, i32 7

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb148_ifconv:67 %shl_ln317 = shl i8 %orderID_buff_1, i8 7

]]></Node>
<StgValue><ssdm name="shl_ln317"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb148_ifconv:68 %message_offset_19 = add i4 %zext_ln249, i4 3

]]></Node>
<StgValue><ssdm name="message_offset_19"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb148_ifconv:69 %or_ln317 = or i8 %shl_ln317, i8 %tmp_29

]]></Node>
<StgValue><ssdm name="or_ln317"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:70 %tmp_32 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %orderID_buff_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:71 %trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %orderID_buff_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
sw.bb148_ifconv:72 %orderID_buff_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %tmp_32, i8 %or_ln317

]]></Node>
<StgValue><ssdm name="orderID_buff_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="25" op_0_bw="15">
<![CDATA[
sw.bb148_ifconv:73 %zext_ln250_1 = zext i15 %orderID_buff_3

]]></Node>
<StgValue><ssdm name="zext_ln250_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
sw.bb148_ifconv:74 %tmp_34 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %encoded_message_19, i3 5, i8 %encoded_message_20, i3 6, i8 %encoded_message_21, i3 7, i8 %encoded_message_11, i8 0, i3 %message_offset_16

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb148_ifconv:75 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_34, i32 7

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb148_ifconv:76 %message_offset_20 = add i4 %zext_ln249, i4 4

]]></Node>
<StgValue><ssdm name="message_offset_20"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb148_ifconv:77 %shl_ln317_1 = shl i8 %tmp_29, i8 7

]]></Node>
<StgValue><ssdm name="shl_ln317_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb148_ifconv:78 %or_ln317_1 = or i8 %shl_ln317_1, i8 %tmp_34

]]></Node>
<StgValue><ssdm name="or_ln317_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:79 %tmp_35 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %or_ln317, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="22" op_0_bw="22" op_1_bw="7" op_2_bw="7" op_3_bw="8">
<![CDATA[
sw.bb148_ifconv:80 %orderID_buff_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i7.i7.i8, i7 %tmp_32, i7 %tmp_35, i8 %or_ln317_1

]]></Node>
<StgValue><ssdm name="orderID_buff_5"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="22">
<![CDATA[
sw.bb148_ifconv:81 %zext_ln250_2 = zext i22 %orderID_buff_5

]]></Node>
<StgValue><ssdm name="zext_ln250_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
sw.bb148_ifconv:82 %tmp_36 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %encoded_message_20, i3 5, i8 %encoded_message_21, i3 6, i8 %encoded_message_11, i3 7, i8 %encoded_message_13, i8 0, i3 %message_offset_16

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb148_ifconv:83 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_36, i32 7

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb148_ifconv:84 %message_offset_21 = add i4 %zext_ln249, i4 5

]]></Node>
<StgValue><ssdm name="message_offset_21"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb148_ifconv:85 %shl_ln317_2 = shl i8 %tmp_34, i8 7

]]></Node>
<StgValue><ssdm name="shl_ln317_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb148_ifconv:86 %or_ln317_2 = or i8 %shl_ln317_2, i8 %tmp_36

]]></Node>
<StgValue><ssdm name="or_ln317_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb148_ifconv:87 %tmp_38 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %or_ln317_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="25" op_1_bw="3" op_2_bw="7" op_3_bw="7" op_4_bw="8">
<![CDATA[
sw.bb148_ifconv:88 %orderID_buff_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i3.i7.i7.i8, i3 %trunc_ln3, i7 %tmp_35, i7 %tmp_38, i8 %or_ln317_2

]]></Node>
<StgValue><ssdm name="orderID_buff_7"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb148_ifconv:89 %xor_ln312 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln312"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb148_ifconv:90 %and_ln312 = and i1 %tmp_52, i1 %xor_ln312

]]></Node>
<StgValue><ssdm name="and_ln312"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb148_ifconv:91 %or_ln312 = or i8 %orderID_buff_1, i8 %tmp_29

]]></Node>
<StgValue><ssdm name="or_ln312"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb148_ifconv:92 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln312, i32 7

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb148_ifconv:93 %xor_ln312_2 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln312_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb148_ifconv:94 %and_ln312_1 = and i1 %tmp_53, i1 %xor_ln312_2

]]></Node>
<StgValue><ssdm name="and_ln312_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb148_ifconv:95 %xor_ln312_1 = xor i1 %tmp_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln312_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb148_ifconv:96 %and_ln312_2 = and i1 %tmp_54, i1 %xor_ln312_1

]]></Node>
<StgValue><ssdm name="and_ln312_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb148_ifconv:97 %and_ln312_3 = and i1 %and_ln312_2, i1 %xor_ln312_2

]]></Node>
<StgValue><ssdm name="and_ln312_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
sw.bb148_ifconv:98 %sel_tmp3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_51, i1 %and_ln312, i1 %and_ln312_1, i1 %and_ln312_3

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="25" op_0_bw="25" op_1_bw="4" op_2_bw="25" op_3_bw="4" op_4_bw="25" op_5_bw="4" op_6_bw="25" op_7_bw="4" op_8_bw="25" op_9_bw="4" op_10_bw="25" op_11_bw="25" op_12_bw="4">
<![CDATA[
sw.bb148_ifconv:99 %orderID_buff179_s = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.5i25.i25.i4, i4 8, i25 0, i4 4, i25 %zext_ln250, i4 2, i25 %zext_ln250_1, i4 1, i25 %zext_ln250_2, i4 0, i25 %orderID_buff_7, i25 0, i4 %sel_tmp3

]]></Node>
<StgValue><ssdm name="orderID_buff179_s"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
sw.bb148_ifconv:100 %message_offset_22 = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.5i4.i4.i4, i4 8, i4 %message_offset_17, i4 4, i4 %message_offset_18, i4 2, i4 %message_offset_19, i4 1, i4 %message_offset_20, i4 0, i4 %message_offset_21, i4 0, i4 %sel_tmp3

]]></Node>
<StgValue><ssdm name="message_offset_22"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="7" op_3_bw="4" op_4_bw="7" op_5_bw="4" op_6_bw="7" op_7_bw="4" op_8_bw="7" op_9_bw="4" op_10_bw="7" op_11_bw="4" op_12_bw="7" op_13_bw="4" op_14_bw="7" op_15_bw="4" op_16_bw="7" op_17_bw="7" op_18_bw="4">
<![CDATA[
sw.bb148_ifconv:101 %tmp_39 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.8i7.i7.i4, i4 5, i7 %trunc_ln245_9, i4 6, i7 %trunc_ln244_4, i4 7, i7 %trunc_ln260_1, i4 8, i7 %trunc_ln245_2, i4 9, i7 %trunc_ln244_1, i4 10, i7 %trunc_ln244_3, i4 11, i7 %trunc_ln244_6, i4 12, i7 %encoded_message_15, i7 0, i4 %message_offset_22

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
sw.bb148_ifconv:102 %orderID_buff_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %orderID_buff179_s, i7 %tmp_39

]]></Node>
<StgValue><ssdm name="orderID_buff_9"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="3" op_3_bw="4" op_4_bw="3" op_5_bw="4" op_6_bw="3" op_7_bw="4" op_8_bw="3" op_9_bw="4" op_10_bw="3" op_11_bw="4" op_12_bw="3" op_13_bw="4" op_14_bw="3" op_15_bw="4" op_16_bw="3" op_17_bw="3" op_18_bw="4">
<![CDATA[
sw.bb148_ifconv:103 %order_type_buff_1 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.8i3.i3.i4, i4 5, i3 %trunc_ln244_s, i4 6, i3 %trunc_ln8, i4 7, i3 %trunc_ln245_1, i4 8, i3 %trunc_ln7, i4 9, i3 %trunc_ln244_2, i4 10, i3 %trunc_ln244_5, i4 11, i3 %trunc_ln244_8, i4 12, i3 %encoded_message_17, i3 0, i4 %message_offset_22

]]></Node>
<StgValue><ssdm name="order_type_buff_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb148_ifconv:105 %store_ln331 = store i8 %size_buff_3, i8 %temp_order_size

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb148_ifconv:106 %store_ln332 = store i32 %orderID_buff_9, i32 %temp_order_orderID

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb148_ifconv:107 %store_ln333 = store i3 %order_type_buff_1, i3 %temp_order_type

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb148_ifconv:108 %store_ln334 = store i3 4, i3 %next_state_1

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="43">
<![CDATA[
sw.bb38_ifconv:0 %encoded_message = trunc i43 %second_packet_load

]]></Node>
<StgValue><ssdm name="encoded_message"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="43">
<![CDATA[
sw.bb38_ifconv:1 %trunc_ln122_1 = trunc i43 %second_packet_load

]]></Node>
<StgValue><ssdm name="trunc_ln122_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="43">
<![CDATA[
sw.bb38_ifconv:2 %trunc_ln122_2 = trunc i43 %second_packet_load

]]></Node>
<StgValue><ssdm name="trunc_ln122_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:3 %encoded_message_6 = partselect i8 @_ssdm_op_PartSelect.i8.i43.i32.i32, i43 %second_packet_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="encoded_message_6"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:4 %trunc_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:5 %trunc_ln121_1 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %second_packet_load, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln121_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:6 %encoded_message_7 = partselect i8 @_ssdm_op_PartSelect.i8.i43.i32.i32, i43 %second_packet_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="encoded_message_7"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:7 %trunc_ln121_2 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 16, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln121_2"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:8 %trunc_ln121_3 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %second_packet_load, i32 16, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln121_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:9 %encoded_message_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="encoded_message_8"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:10 %trunc_ln122_5 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln122_5"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:11 %encoded_message_9 = partselect i8 @_ssdm_op_PartSelect.i8.i43.i32.i32, i43 %second_packet_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="encoded_message_9"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:12 %trunc_ln121_5 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 24, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln121_5"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:13 %trunc_ln121_6 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %second_packet_load, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln121_6"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:14 %encoded_message_10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="encoded_message_10"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:15 %trunc_ln122_7 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln122_7"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:16 %encoded_message_1 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %second_packet_load, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="encoded_message_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:17 %trunc_ln121_8 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 32, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln121_8"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:18 %encoded_message_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="encoded_message_2"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:19 %trunc_ln122_9 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 40, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln122_9"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:20 %encoded_message_3 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %second_packet_load, i32 40, i32 42

]]></Node>
<StgValue><ssdm name="encoded_message_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:21 %encoded_message_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="encoded_message_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:22 %trunc_ln121_s = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %first_packet_load, i32 48, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln121_s"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:23 %trunc_ln121_4 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 48, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln121_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:24 %encoded_message_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %first_packet_load, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="encoded_message_5"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:25 %trunc_ln5 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %first_packet_load, i32 56, i32 58

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:26 %trunc_ln137_1 = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %first_packet_load, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln137_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:27 %decoded_exponent = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %first_packet_load, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="decoded_exponent"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
sw.bb38_ifconv:28 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %first_packet_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
sw.bb38_ifconv:29 %decoded_mantissa = select i1 %tmp_23, i7 0, i7 %trunc_ln122_5

]]></Node>
<StgValue><ssdm name="decoded_mantissa"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="7">
<![CDATA[
sw.bb38_ifconv:30 %zext_ln145 = zext i7 %decoded_mantissa

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb38_ifconv:31 %message_offset = select i1 %tmp_23, i3 3, i3 4

]]></Node>
<StgValue><ssdm name="message_offset"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb38_ifconv:32 %select_ln151 = select i1 %tmp_23, i8 %encoded_message_8, i8 %encoded_message_10

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb38_ifconv:33 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln151, i32 7

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb38_ifconv:34 %message_offset_5 = select i1 %tmp_23, i3 4, i3 5

]]></Node>
<StgValue><ssdm name="message_offset_5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="7">
<![CDATA[
sw.bb38_ifconv:35 %trunc_ln154 = trunc i7 %decoded_mantissa

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb38_ifconv:36 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln154, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:37 %or_ln154 = or i8 %shl_ln, i8 %select_ln151

]]></Node>
<StgValue><ssdm name="or_ln154"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
sw.bb38_ifconv:38 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %decoded_mantissa, i32 1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
sw.bb38_ifconv:39 %decoded_mantissa_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_40, i8 %or_ln154

]]></Node>
<StgValue><ssdm name="decoded_mantissa_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb38_ifconv:40 %message_offset_1 = select i1 %tmp_33, i3 %message_offset, i3 %message_offset_5

]]></Node>
<StgValue><ssdm name="message_offset_1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="7" op_3_bw="3" op_4_bw="7" op_5_bw="3" op_6_bw="7" op_7_bw="7" op_8_bw="3">
<![CDATA[
sw.bb38_ifconv:41 %tmp_15 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.3i7.i7.i3, i3 3, i7 %trunc_ln122_5, i3 4, i7 %trunc_ln122_7, i3 5, i7 %trunc_ln122_9, i7 0, i3 %message_offset_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
sw.bb38_ifconv:42 %empty = select i1 %tmp_33, i9 %zext_ln145, i9 %decoded_mantissa_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
sw.bb38_ifconv:50 %tmp_16 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i3, i3 3, i8 %encoded_message_10, i3 4, i8 %encoded_message_2, i3 5, i8 %encoded_message_4, i8 0, i3 %message_offset_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="8">
<![CDATA[
sw.bb38_ifconv:51 %trunc_ln177 = trunc i8 %tmp_16

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb38_ifconv:52 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_16, i32 7

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:53 %xor_ln177 = xor i1 %tmp_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln177"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:54 %size_buff = and i1 %trunc_ln177, i1 %xor_ln177

]]></Node>
<StgValue><ssdm name="size_buff"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb38_ifconv:55 %select_ln177 = select i1 %tmp_41, i3 1, i3 2

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb38_ifconv:56 %message_offset_6 = add i3 %select_ln177, i3 %message_offset_1

]]></Node>
<StgValue><ssdm name="message_offset_6"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="3">
<![CDATA[
sw.bb38_ifconv:57 %zext_ln126 = zext i3 %message_offset_6

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb38_ifconv:58 %message_offset_7 = add i4 %zext_ln126, i4 1

]]></Node>
<StgValue><ssdm name="message_offset_7"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="7" op_3_bw="3" op_4_bw="7" op_5_bw="3" op_6_bw="7" op_7_bw="3" op_8_bw="7" op_9_bw="7" op_10_bw="3">
<![CDATA[
sw.bb38_ifconv:59 %tmp_17 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.4i7.i7.i3, i3 4, i7 %trunc_ln122_7, i3 5, i7 %trunc_ln122_9, i3 6, i7 %trunc_ln121_4, i3 7, i7 %trunc_ln137_1, i7 0, i3 %message_offset_6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
sw.bb38_ifconv:60 %size_buff_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %size_buff, i7 %tmp_17

]]></Node>
<StgValue><ssdm name="size_buff_1"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
sw.bb38_ifconv:61 %orderID_buff = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %encoded_message_2, i3 5, i8 %encoded_message_4, i3 6, i8 %encoded_message_5, i3 7, i8 %encoded_message, i8 0, i3 %message_offset_6

]]></Node>
<StgValue><ssdm name="orderID_buff"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb38_ifconv:62 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %orderID_buff, i32 7

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb38_ifconv:63 %message_offset_8 = add i4 %zext_ln126, i4 2

]]></Node>
<StgValue><ssdm name="message_offset_8"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="25" op_0_bw="8">
<![CDATA[
sw.bb38_ifconv:64 %zext_ln127 = zext i8 %orderID_buff

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
sw.bb38_ifconv:65 %tmp_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %encoded_message_4, i3 5, i8 %encoded_message_5, i3 6, i8 %encoded_message, i3 7, i8 %encoded_message_6, i8 0, i3 %message_offset_6

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb38_ifconv:66 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_18, i32 7

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:67 %shl_ln199 = shl i8 %orderID_buff, i8 7

]]></Node>
<StgValue><ssdm name="shl_ln199"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb38_ifconv:68 %message_offset_9 = add i4 %zext_ln126, i4 3

]]></Node>
<StgValue><ssdm name="message_offset_9"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:69 %or_ln199 = or i8 %shl_ln199, i8 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln199"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:70 %tmp_19 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %orderID_buff, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:71 %trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %orderID_buff, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
sw.bb38_ifconv:72 %orderID_buff_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %tmp_19, i8 %or_ln199

]]></Node>
<StgValue><ssdm name="orderID_buff_2"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="25" op_0_bw="15">
<![CDATA[
sw.bb38_ifconv:73 %zext_ln127_1 = zext i15 %orderID_buff_2

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
sw.bb38_ifconv:74 %tmp_20 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %encoded_message_5, i3 5, i8 %encoded_message, i3 6, i8 %encoded_message_6, i3 7, i8 %encoded_message_7, i8 0, i3 %message_offset_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb38_ifconv:75 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb38_ifconv:76 %message_offset_11 = add i4 %zext_ln126, i4 4

]]></Node>
<StgValue><ssdm name="message_offset_11"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:77 %shl_ln199_1 = shl i8 %tmp_18, i8 7

]]></Node>
<StgValue><ssdm name="shl_ln199_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:78 %or_ln199_1 = or i8 %shl_ln199_1, i8 %tmp_20

]]></Node>
<StgValue><ssdm name="or_ln199_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:79 %tmp_21 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %or_ln199, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="22" op_0_bw="22" op_1_bw="7" op_2_bw="7" op_3_bw="8">
<![CDATA[
sw.bb38_ifconv:80 %orderID_buff_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i7.i7.i8, i7 %tmp_19, i7 %tmp_21, i8 %or_ln199_1

]]></Node>
<StgValue><ssdm name="orderID_buff_4"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="22">
<![CDATA[
sw.bb38_ifconv:81 %zext_ln127_2 = zext i22 %orderID_buff_4

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
sw.bb38_ifconv:82 %tmp_26 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %encoded_message, i3 5, i8 %encoded_message_6, i3 6, i8 %encoded_message_7, i3 7, i8 %encoded_message_9, i8 0, i3 %message_offset_6

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb38_ifconv:83 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_26, i32 7

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb38_ifconv:84 %message_offset_12 = add i4 %zext_ln126, i4 5

]]></Node>
<StgValue><ssdm name="message_offset_12"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:85 %shl_ln199_2 = shl i8 %tmp_20, i8 7

]]></Node>
<StgValue><ssdm name="shl_ln199_2"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:86 %or_ln199_2 = or i8 %shl_ln199_2, i8 %tmp_26

]]></Node>
<StgValue><ssdm name="or_ln199_2"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb38_ifconv:87 %tmp_28 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %or_ln199_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="25" op_0_bw="25" op_1_bw="3" op_2_bw="7" op_3_bw="7" op_4_bw="8">
<![CDATA[
sw.bb38_ifconv:88 %orderID_buff_6 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i3.i7.i7.i8, i3 %trunc_ln1, i7 %tmp_21, i7 %tmp_28, i8 %or_ln199_2

]]></Node>
<StgValue><ssdm name="orderID_buff_6"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:89 %xor_ln194 = xor i1 %tmp_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln194"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:90 %and_ln194 = and i1 %tmp_43, i1 %xor_ln194

]]></Node>
<StgValue><ssdm name="and_ln194"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:91 %or_ln194 = or i8 %orderID_buff, i8 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln194"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb38_ifconv:92 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %or_ln194, i32 7

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:93 %xor_ln194_2 = xor i1 %tmp_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln194_2"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:94 %and_ln194_1 = and i1 %tmp_44, i1 %xor_ln194_2

]]></Node>
<StgValue><ssdm name="and_ln194_1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:95 %xor_ln194_1 = xor i1 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln194_1"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:96 %and_ln194_2 = and i1 %tmp_45, i1 %xor_ln194_1

]]></Node>
<StgValue><ssdm name="and_ln194_2"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb38_ifconv:97 %and_ln194_3 = and i1 %and_ln194_2, i1 %xor_ln194_2

]]></Node>
<StgValue><ssdm name="and_ln194_3"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
sw.bb38_ifconv:98 %sel_tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_42, i1 %and_ln194, i1 %and_ln194_1, i1 %and_ln194_3

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="25" op_0_bw="25" op_1_bw="4" op_2_bw="25" op_3_bw="4" op_4_bw="25" op_5_bw="4" op_6_bw="25" op_7_bw="4" op_8_bw="25" op_9_bw="4" op_10_bw="25" op_11_bw="25" op_12_bw="4">
<![CDATA[
sw.bb38_ifconv:99 %orderID_buff_s = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.5i25.i25.i4, i4 8, i25 0, i4 4, i25 %zext_ln127, i4 2, i25 %zext_ln127_1, i4 1, i25 %zext_ln127_2, i4 0, i25 %orderID_buff_6, i25 0, i4 %sel_tmp

]]></Node>
<StgValue><ssdm name="orderID_buff_s"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
sw.bb38_ifconv:100 %message_offset_13 = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.5i4.i4.i4, i4 8, i4 %message_offset_7, i4 4, i4 %message_offset_8, i4 2, i4 %message_offset_9, i4 1, i4 %message_offset_11, i4 0, i4 %message_offset_12, i4 0, i4 %sel_tmp

]]></Node>
<StgValue><ssdm name="message_offset_13"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="7" op_3_bw="4" op_4_bw="7" op_5_bw="4" op_6_bw="7" op_7_bw="4" op_8_bw="7" op_9_bw="4" op_10_bw="7" op_11_bw="4" op_12_bw="7" op_13_bw="4" op_14_bw="7" op_15_bw="4" op_16_bw="7" op_17_bw="7" op_18_bw="4">
<![CDATA[
sw.bb38_ifconv:101 %tmp_31 = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.8i7.i7.i4, i4 5, i7 %trunc_ln122_9, i4 6, i7 %trunc_ln121_4, i4 7, i7 %trunc_ln137_1, i4 8, i7 %trunc_ln122_2, i4 9, i7 %trunc_ln121_1, i4 10, i7 %trunc_ln121_3, i4 11, i7 %trunc_ln121_6, i4 12, i7 %encoded_message_1, i7 0, i4 %message_offset_13

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
sw.bb38_ifconv:102 %orderID_buff_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %orderID_buff_s, i7 %tmp_31

]]></Node>
<StgValue><ssdm name="orderID_buff_8"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="3" op_3_bw="4" op_4_bw="3" op_5_bw="4" op_6_bw="3" op_7_bw="4" op_8_bw="3" op_9_bw="4" op_10_bw="3" op_11_bw="4" op_12_bw="3" op_13_bw="4" op_14_bw="3" op_15_bw="4" op_16_bw="3" op_17_bw="3" op_18_bw="4">
<![CDATA[
sw.bb38_ifconv:103 %order_type_buff = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.8i3.i3.i4, i4 5, i3 %trunc_ln121_s, i4 6, i3 %trunc_ln5, i4 7, i3 %trunc_ln122_1, i4 8, i3 %trunc_ln4, i4 9, i3 %trunc_ln121_2, i4 10, i3 %trunc_ln121_5, i4 11, i3 %trunc_ln121_8, i4 12, i3 %encoded_message_3, i3 0, i4 %message_offset_13

]]></Node>
<StgValue><ssdm name="order_type_buff"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb38_ifconv:105 %store_ln213 = store i8 %size_buff_1, i8 %temp_order_size

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb38_ifconv:106 %store_ln214 = store i32 %orderID_buff_8, i32 %temp_order_orderID

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb38_ifconv:107 %store_ln215 = store i3 %order_type_buff, i3 %temp_order_type

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb38_ifconv:108 %store_ln216 = store i3 4, i3 %next_state_1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb19:0 %tmp_12 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %lbRxDataIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb19:1 %br_ln78 = br i1 %tmp_12, void %if.end37, void %land.lhs.true21

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="32">
<![CDATA[
land.lhs.true21:0 %tmp_14 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i96P128A, i96 %lbRxMetadataIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true21:1 %br_ln79 = br i1 %tmp_14, void %if.end37, void %land.lhs.true23

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
land.lhs.true23:0 %tmp_27 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i128P128A, i128 %metadata_to_book, i32 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
sw.bb14:0 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %lbPortOpenReplyIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb14:1 %br_ln70 = br i1 %tmp_s, void %if.end18, void %if.then16

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="228" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb138:0 %tmp_13 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %lbRxDataIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb138:1 %br_ln221 = br i1 %tmp_13, void %if.end147, void %if.then140

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
land.lhs.true23:0 %tmp_27 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i128P128A, i128 %metadata_to_book, i32 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true23:1 %br_ln79 = br i1 %tmp_27, void %if.end37, void %land.lhs.true25

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
land.lhs.true25:0 %tmp_30 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P128A, i64 %tagsIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true25:1 %br_ln80 = br i1 %tmp_30, void %if.end37, void %land.lhs.true27

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
land.lhs.true27:0 %tmp_37 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i64P128A, i64 %time_to_book, i32 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
sw.bb271:0 %tmp_11 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i64P128A, i64 %order_to_book, i32 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
sw.bb:0 %tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %lbRequestPortOpenOut, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="237" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then140:0 %lbRxDataIn_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %lbRxDataIn

]]></Node>
<StgValue><ssdm name="lbRxDataIn_read"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="43" op_0_bw="128">
<![CDATA[
if.then140:1 %tempWord_data = trunc i128 %lbRxDataIn_read

]]></Node>
<StgValue><ssdm name="tempWord_data"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then140:2 %tempWord_last = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %lbRxDataIn_read, i128 72

]]></Node>
<StgValue><ssdm name="tempWord_last"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="43" op_1_bw="43" op_2_bw="0">
<![CDATA[
if.then140:3 %store_ln226 = store i43 %tempWord_data, i43 %second_packet

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then140:4 %br_ln228 = br i1 %tempWord_last, void %if.end146, void %if.then145

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
<literal name="tmp_13" val="1"/>
<literal name="tempWord_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then145:0 %store_ln232 = store i3 6, i3 %next_state_1

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
<literal name="tmp_13" val="1"/>
<literal name="tempWord_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
if.then145:1 %br_ln233 = br void %if.end146

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
land.lhs.true27:0 %tmp_37 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i64P128A, i64 %time_to_book, i32 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true27:1 %br_ln78 = br i1 %tmp_37, void %if.end37, void %if.then29

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then29:0 %tagsIn_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %tagsIn

]]></Node>
<StgValue><ssdm name="tagsIn_read"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="0">
<![CDATA[
if.then29:2 %lbRxMetadataIn_read = read i96 @_ssdm_op_Read.axis.volatile.i96P128A, i96 %lbRxMetadataIn

]]></Node>
<StgValue><ssdm name="lbRxMetadataIn_read"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="96">
<![CDATA[
if.then29:3 %tempMetadata_sourceSocket_port = trunc i96 %lbRxMetadataIn_read

]]></Node>
<StgValue><ssdm name="tempMetadata_sourceSocket_port"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then29:4 %tempMetadata_sourceSocket_addr = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %lbRxMetadataIn_read, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="tempMetadata_sourceSocket_addr"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then29:5 %tempMetadata_destinationSocket_port = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %lbRxMetadataIn_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tempMetadata_destinationSocket_port"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then29:6 %tempMetadata_destinationSocket_addr = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %lbRxMetadataIn_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tempMetadata_destinationSocket_addr"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="16" op_6_bw="16">
<![CDATA[
if.then29:7 %p_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i16.i16.i32.i16.i16, i32 %tempMetadata_sourceSocket_addr, i16 0, i16 %tempMetadata_sourceSocket_port, i32 %tempMetadata_destinationSocket_addr, i16 0, i16 %tempMetadata_destinationSocket_port

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
if.then29:8 %write_ln91 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %metadata_to_book, i128 %p_s

]]></Node>
<StgValue><ssdm name="write_ln91"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then29:9 %lbRxDataIn_read_1 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %lbRxDataIn

]]></Node>
<StgValue><ssdm name="lbRxDataIn_read_1"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="128">
<![CDATA[
if.then29:10 %tempWord_data_1 = trunc i128 %lbRxDataIn_read_1

]]></Node>
<StgValue><ssdm name="tempWord_data_1"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then29:11 %tempWord_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %lbRxDataIn_read_1, i128 72

]]></Node>
<StgValue><ssdm name="tempWord_last_1"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then29:12 %store_ln98 = store i64 %tempWord_data_1, i64 %first_packet

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then29:13 %select_ln100 = select i1 %tempWord_last_1, i3 5, i3 3

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then29:14 %store_ln100 = store i3 %select_ln100, i3 %next_state_1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then16:0 %p_086 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %lbPortOpenReplyIn

]]></Node>
<StgValue><ssdm name="p_086"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then16:1 %store_ln73 = store i3 2, i3 %next_state_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
if.then16:2 %br_ln74 = br void %if.end18

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
sw.bb271:0 %tmp_11 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i64P128A, i64 %order_to_book, i32 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb271:1 %br_ln338 = br i1 %tmp_11, void %if.end274, void %if.then273

]]></Node>
<StgValue><ssdm name="br_ln338"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then273:7 %store_ln341 = store i3 2, i3 %next_state_1

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
sw.bb:0 %tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %lbRequestPortOpenOut, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
sw.bb:1 %openPortWaitTime_load = load i32 %openPortWaitTime

]]></Node>
<StgValue><ssdm name="openPortWaitTime_load"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:2 %icmp_ln59 = icmp_eq  i32 %openPortWaitTime_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb:3 %and_ln59 = and i1 %tmp, i1 %icmp_ln59

]]></Node>
<StgValue><ssdm name="and_ln59"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:4 %br_ln59 = br i1 %and_ln59, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
<literal name="and_ln59" val="0"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
<literal name="and_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %add_ln66 = add i32 %openPortWaitTime_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
<literal name="and_ln59" val="0"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
<literal name="and_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else:1 %store_ln66 = store i32 %add_ln66, i32 %openPortWaitTime

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
<literal name="and_ln59" val="0"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
<literal name="and_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
if.else:2 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
<literal name="and_ln59" val="1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
<literal name="and_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then:1 %store_ln62 = store i3 1, i3 %next_state_1

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="275" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb148_ifconv:44 %sub_ln285 = sub i2 0, i2 %decoded_exponent_1

]]></Node>
<StgValue><ssdm name="sub_ln285"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="2">
<![CDATA[
sw.bb148_ifconv:45 %zext_ln285 = zext i2 %sub_ln285

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb148_ifconv:46 %POW10_addr_1 = getelementptr i9 %POW10, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="POW10_addr_1"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="2">
<![CDATA[
sw.bb148_ifconv:47 %POW10_load_1 = load i2 %POW10_addr_1

]]></Node>
<StgValue><ssdm name="POW10_load_1"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb38_ifconv:44 %sub_ln166 = sub i2 0, i2 %decoded_exponent

]]></Node>
<StgValue><ssdm name="sub_ln166"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="2">
<![CDATA[
sw.bb38_ifconv:45 %zext_ln166 = zext i2 %sub_ln166

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb38_ifconv:46 %POW10_addr = getelementptr i9 %POW10, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="POW10_addr"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="2">
<![CDATA[
sw.bb38_ifconv:47 %POW10_load = load i2 %POW10_addr

]]></Node>
<StgValue><ssdm name="POW10_load"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then29:1 %write_ln83 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %time_to_book, i64 %tagsIn_read

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
if.then29:8 %write_ln91 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %metadata_to_book, i128 %p_s

]]></Node>
<StgValue><ssdm name="write_ln91"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16">
<![CDATA[
if.then273:0 %temp_order_price_load = load i16 %temp_order_price

]]></Node>
<StgValue><ssdm name="temp_order_price_load"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8">
<![CDATA[
if.then273:1 %temp_order_size_load = load i8 %temp_order_size

]]></Node>
<StgValue><ssdm name="temp_order_size_load"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
if.then273:2 %temp_order_orderID_load = load i32 %temp_order_orderID

]]></Node>
<StgValue><ssdm name="temp_order_orderID_load"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3">
<![CDATA[
if.then273:3 %temp_order_type_load = load i3 %temp_order_type

]]></Node>
<StgValue><ssdm name="temp_order_type_load"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="59" op_0_bw="59" op_1_bw="3" op_2_bw="32" op_3_bw="8" op_4_bw="16">
<![CDATA[
if.then273:4 %or_ln340_5 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i3.i32.i8.i16, i3 %temp_order_type_load, i32 %temp_order_orderID_load, i8 %temp_order_size_load, i16 %temp_order_price_load

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="59">
<![CDATA[
if.then273:5 %zext_ln340 = zext i59 %or_ln340_5

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then273:6 %write_ln340 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %order_to_book, i64 %zext_ln340

]]></Node>
<StgValue><ssdm name="write_ln340"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
<literal name="and_ln59" val="1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
<literal name="and_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.then:0 %write_ln61 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %lbRequestPortOpenOut, i16 641

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
sw.bb148_ifconv:43 %or_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %empty_31, i7 %tmp_22

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="2">
<![CDATA[
sw.bb148_ifconv:47 %POW10_load_1 = load i2 %POW10_addr_1

]]></Node>
<StgValue><ssdm name="POW10_load_1"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="9">
<![CDATA[
sw.bb148_ifconv:48 %POW10_load_1_cast = zext i9 %POW10_load_1

]]></Node>
<StgValue><ssdm name="POW10_load_1_cast"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb148_ifconv:49 %price_buff_1 = mul i16 %or_ln1, i16 %POW10_load_1_cast

]]></Node>
<StgValue><ssdm name="price_buff_1"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb148_ifconv:104 %store_ln330 = store i16 %price_buff_1, i16 %temp_order_price

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
sw.bb148_ifconv:109 %br_ln336 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
if.end146:0 %br_ln234 = br void %if.end147

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
if.end147:0 %br_ln235 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
sw.bb38_ifconv:43 %or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %empty, i7 %tmp_15

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="2">
<![CDATA[
sw.bb38_ifconv:47 %POW10_load = load i2 %POW10_addr

]]></Node>
<StgValue><ssdm name="POW10_load"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="9">
<![CDATA[
sw.bb38_ifconv:48 %POW10_load_cast = zext i9 %POW10_load

]]></Node>
<StgValue><ssdm name="POW10_load_cast"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb38_ifconv:49 %price_buff = mul i16 %or_ln, i16 %POW10_load_cast

]]></Node>
<StgValue><ssdm name="price_buff"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb38_ifconv:104 %store_ln212 = store i16 %price_buff, i16 %temp_order_price

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
sw.bb38_ifconv:109 %br_ln218 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then29:1 %write_ln83 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %time_to_book, i64 %tagsIn_read

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
if.then29:15 %br_ln110 = br void %if.end37

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
if.end37:0 %br_ln111 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
if.end18:0 %br_ln75 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.then273:6 %write_ln340 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %order_to_book, i64 %zext_ln340

]]></Node>
<StgValue><ssdm name="write_ln340"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
if.then273:8 %br_ln342 = br void %if.end274

]]></Node>
<StgValue><ssdm name="br_ln342"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
if.end274:0 %br_ln343 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
<literal name="and_ln59" val="1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
<literal name="and_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.then:0 %write_ln61 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %lbRequestPortOpenOut, i16 641

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
<literal name="and_ln59" val="1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
<literal name="and_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln63 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_1_load" val="-1"/>
</and_exp><and_exp><literal name="next_state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln68 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0">
<![CDATA[
sw.epilog:0 %ret_ln345 = ret

]]></Node>
<StgValue><ssdm name="ret_ln345"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
