Coverage Report by instance with details

=================================================================================
=== Instance: /top/fifo_if
=== Design Unit: work.FIFO_IF
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/fifo_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/DUT/fifoSVA
=== Design Unit: work.FIFO_SVA
=================================================================================

Assertion Coverage:
    Assertions                      13        12         1    92.30%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/fifoSVA/Reset
                     FIFO_SVA.sv(8)                     1          1
/top/DUT/fifoSVA/empty_Flag_Assertion
                     FIFO_SVA.sv(81)                    0          1
/top/DUT/fifoSVA/almost_Empty_Flag_Assertion
                     FIFO_SVA.sv(85)                    0          1
/top/DUT/fifoSVA/full_Flag_Assertion
                     FIFO_SVA.sv(89)                    0          1
/top/DUT/fifoSVA/almost_Full_Flag_Assertion
                     FIFO_SVA.sv(93)                    0          1
/top/DUT/fifoSVA/write_Acknowledge
                     FIFO_SVA.sv(97)                    0          1
/top/DUT/fifoSVA/overflow_detection
                     FIFO_SVA.sv(101)                   0          1
/top/DUT/fifoSVA/underflow_Detection
                     FIFO_SVA.sv(105)                   0          1
/top/DUT/fifoSVA/write_Pointer_Wraparound
                     FIFO_SVA.sv(109)                   0          1
/top/DUT/fifoSVA/read_Pointer_Wraparound
                     FIFO_SVA.sv(113)                   0          1
/top/DUT/fifoSVA/write_Pointer_threshold
                     FIFO_SVA.sv(117)                   0          1
/top/DUT/fifoSVA/read_Pointer_threshold
                     FIFO_SVA.sv(121)                   0          1
/top/DUT/fifoSVA/counter_threshold
                     FIFO_SVA.sv(125)                   0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/fifoSVA

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_SVA.sv
------------------------------------IF Branch------------------------------------
    6                                       3171     Count coming in to IF
    6               1                        402             if(!fifo_if.rst_n) begin 
                                            2769     All False Count
Branch totals: 2 hits of 2 branches = 100.00%



Directive Coverage:
    Directives                      12        12         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/fifoSVA/cover__Counter_threshold 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(127)3838 Covered   
/top/DUT/fifoSVA/cover__Read_Pointer_threshold 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(123)3838 Covered   
/top/DUT/fifoSVA/cover__Write_Pointer_threshold 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(119)3838 Covered   
/top/DUT/fifoSVA/cover__Read_Pointer_Wraparound 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(115)  82 Covered   
/top/DUT/fifoSVA/cover__Write_Pointer_Wraparound 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(111) 152 Covered   
/top/DUT/fifoSVA/cover__Underflow_Detection 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(107) 240 Covered   
/top/DUT/fifoSVA/cover__Overflow_Detection 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(103) 305 Covered   
/top/DUT/fifoSVA/cover__Write_Acknowledge 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(99) 1770 Covered   
/top/DUT/fifoSVA/cover__Almost_Full_Flag_Assertion 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(95)  359 Covered   
/top/DUT/fifoSVA/cover__Full_Flag_Assertion 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(91)  481 Covered   
/top/DUT/fifoSVA/cover__Almost_Empty_Flag_Assertion 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(87)  674 Covered   
/top/DUT/fifoSVA/cover__Empty_Flag_Assertion 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(83)  586 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/fifoSVA --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_SVA.sv
    3                                                module FIFO_SVA(FIFO_IF fifo_if);
    4                                                
    5               1                       3171         always_comb begin     


=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    19                                      4255     Count coming in to IF
    19              1                        417     	if (!fifo_if.rst_n) begin 
    24              1                       1986     	else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
    30              1                       1852     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                      1852     Count coming in to IF
    32              1                        351     		if (fifo_if.full && fifo_if.wr_en)    //was bitwise and (&)
    34              1                       1501     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      4255     Count coming in to IF
    41              1                        417     	if (!fifo_if.rst_n) begin
    45              1                       1195     	else if (fifo_if.rd_en && count != 0) begin
    50              1                       2643     	else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                      2643     Count coming in to IF
    51              1                        269     		if (fifo_if.rd_en && fifo_if.empty) // underflow is sequential, should be assigned in always block
    53              1                       2374     		else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                      3782     Count coming in to IF
    59              1                        415     	if (!fifo_if.rst_n) begin
    62              1                       3367     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                      3367     Count coming in to IF
    63              1                       1246     		if	( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full) 
    65              1                        473     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
    67              1                        123     		else if (({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)  // was missing
    69              1                        105     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11)  && fifo_if.full) // was missing
                                            1420     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                      2133     Count coming in to IF
    74              1                        185     assign fifo_if.full = (count === fifo_if.FIFO_DEPTH)? 1 : 0;
    74              2                       1948     assign fifo_if.full = (count === fifo_if.FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      2133     Count coming in to IF
    75              1                        322     assign fifo_if.empty = (count === 0)? 1 : 0;
    75              2                       1811     assign fifo_if.empty = (count === 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                      2133     Count coming in to IF
    77              1                        241     assign fifo_if.almostfull = (count === fifo_if.FIFO_DEPTH-1)? 1 : 0; // was FIFO_DEPTH-2
    77              2                       1892     assign fifo_if.almostfull = (count === fifo_if.FIFO_DEPTH-1)? 1 : 0; // was FIFO_DEPTH-2
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                      2133     Count coming in to IF
    79              1                        405     assign fifo_if.almostempty = (count === 1)? 1 : 0;
    79              2                       1728     assign fifo_if.almostempty = (count === 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        23         1    95.83%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       24 Item    1  (fifo_if.wr_en && (count < fifo_if.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
                 fifo_if.wr_en         Y
  (count < fifo_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  fifo_if.wr_en_0                 -                             
  Row   2:          1  fifo_if.wr_en_1                 (count < fifo_if.FIFO_DEPTH)  
  Row   3:          1  (count < fifo_if.FIFO_DEPTH)_0  fifo_if.wr_en                 
  Row   4:          1  (count < fifo_if.FIFO_DEPTH)_1  fifo_if.wr_en                 

----------------Focused Condition View-------------------
Line       32 Item    1  (fifo_if.full && fifo_if.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   fifo_if.full         Y
  fifo_if.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.full_0        -                             
  Row   2:          1  fifo_if.full_1        fifo_if.wr_en                 
  Row   3:          1  fifo_if.wr_en_0       fifo_if.full                  
  Row   4:          1  fifo_if.wr_en_1       fifo_if.full                  

----------------Focused Condition View-------------------
Line       45 Item    1  (fifo_if.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
   (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (count != 0)                  
  Row   3:          1  (count != 0)_0        fifo_if.rd_en                 
  Row   4:          1  (count != 0)_1        fifo_if.rd_en                 

----------------Focused Condition View-------------------
Line       51 Item    1  (fifo_if.rd_en && fifo_if.empty)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.empty         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       fifo_if.empty                 
  Row   3:    ***0***  fifo_if.empty_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.empty_1       fifo_if.rd_en                 

----------------Focused Condition View-------------------
Line       63 Item    1  ((~fifo_if.rd_en && fifo_if.wr_en) && ~fifo_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
   fifo_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       (~fifo_if.full && fifo_if.wr_en)
  Row   2:          1  fifo_if.rd_en_1       -                             
  Row   3:          1  fifo_if.wr_en_0       ~fifo_if.rd_en                
  Row   4:          1  fifo_if.wr_en_1       (~fifo_if.full && ~fifo_if.rd_en)
  Row   5:          1  fifo_if.full_0        (~fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.full_1        (~fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       65 Item    1  ((fifo_if.rd_en && ~fifo_if.wr_en) && ~fifo_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
  fifo_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (~fifo_if.empty && ~fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       (~fifo_if.empty && fifo_if.rd_en)
  Row   4:          1  fifo_if.wr_en_1       fifo_if.rd_en                 
  Row   5:          1  fifo_if.empty_0       (fifo_if.rd_en && ~fifo_if.wr_en)
  Row   6:          1  fifo_if.empty_1       (fifo_if.rd_en && ~fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       67 Item    1  ((fifo_if.rd_en && fifo_if.wr_en) && fifo_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
  fifo_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (fifo_if.empty && fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.wr_en_1       (fifo_if.empty && fifo_if.rd_en)
  Row   5:          1  fifo_if.empty_0       (fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.empty_1       (fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       69 Item    1  ((fifo_if.rd_en && fifo_if.wr_en) && fifo_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
   fifo_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (fifo_if.full && fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.wr_en_1       (fifo_if.full && fifo_if.rd_en)
  Row   5:          1  fifo_if.full_0        (fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.full_1        (fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       74 Item    1  (count === fifo_if.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (count === fifo_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (count === fifo_if.FIFO_DEPTH)_0  -                             
  Row   2:          1  (count === fifo_if.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (count === 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count === 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count === 0)_0       -                             
  Row   2:          1  (count === 0)_1       -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (count === (fifo_if.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (count === (fifo_if.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  (count === (fifo_if.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (count === (fifo_if.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       79 Item    1  (count === 1)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count === 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count === 1)_0       -                             
  Row   2:          1  (count === 1)_1       -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      29        29         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(FIFO_IF.DUT fifo_if);
    9                                                
    10                                                
    11                                               localparam max_fifo_addr = $clog2(fifo_if.FIFO_DEPTH);
    12                                               
    13                                               reg [fifo_if.FIFO_WIDTH-1:0] mem [fifo_if.FIFO_DEPTH-1:0];
    14                                               
    15                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    16                                               reg [max_fifo_addr:0] count;  
    17                                               
    18              1                       4255     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    19                                               	if (!fifo_if.rst_n) begin 
    20              1                        417     		wr_ptr <= 'b0;
    21              1                        417     		fifo_if.wr_ack <= 0;
    22              1                        417     		fifo_if.overflow <= 0;
    23                                               	end
    24                                               	else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
    25              1                       1986     		mem[wr_ptr] <= fifo_if.data_in;
    26              1                       1986     		fifo_if.wr_ack <= 1;
    27              1                       1986     		fifo_if.overflow <= 0;
    28              1                       1986     		wr_ptr <= wr_ptr + 1;
    29                                               	end
    30                                               	else begin 
    31              1                       1852     		fifo_if.wr_ack <= 0; 
    32                                               		if (fifo_if.full && fifo_if.wr_en)    //was bitwise and (&)
    33              1                        351     			fifo_if.overflow <= 1;
    34                                               		else
    35              1                       1501     			fifo_if.overflow <= 0;
    36                                               	end
    37                                               end
    38                                               
    39                                               
    40              1                       4255     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    41                                               	if (!fifo_if.rst_n) begin
    42              1                        417     		rd_ptr <= 'b0;
    43              1                        417     		fifo_if.underflow <= 0;
    44                                               	end
    45                                               	else if (fifo_if.rd_en && count != 0) begin
    46              1                       1195     		fifo_if.data_out <= mem[rd_ptr];
    47              1                       1195     		fifo_if.underflow <= 0;
    48              1                       1195     		rd_ptr <= rd_ptr + 1;   //**
    49                                               	end
    50                                               	else begin
    51                                               		if (fifo_if.rd_en && fifo_if.empty) // underflow is sequential, should be assigned in always block
    52              1                        269     			fifo_if.underflow <= 1; 
    53                                               		else 
    54              1                       2374     			fifo_if.underflow <= 0;
    55                                               	end
    56                                               end
    57                                               
    58              1                       3782     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    59                                               	if (!fifo_if.rst_n) begin
    60              1                        415     		count <= 'b0;
    61                                               	end
    62                                               	else begin
    63                                               		if	( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full) 
    64              1                       1246     			count <= count + 1;
    65                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
    66              1                        473     			count <= count - 1;
    67                                               		else if (({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)  // was missing
    68              1                        123     			count <= count + 1;
    69                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11)  && fifo_if.full) // was missing
    70              1                        105     			count <= count - 1;
    71                                               	end
    72                                               end
    73                                               
    74              1                       2133     assign fifo_if.full = (count === fifo_if.FIFO_DEPTH)? 1 : 0;
    75              1                       2133     assign fifo_if.empty = (count === 0)? 1 : 0;
    76                                               
    77              1                       2133     assign fifo_if.almostfull = (count === fifo_if.FIFO_DEPTH-1)? 1 : 0; // was FIFO_DEPTH-2
    78                                               
    79              1                       2133     assign fifo_if.almostempty = (count === 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    6                                                module top();
    7                                                    bit clk = 0;
    8                                                
    9               1                       8103         always #2 clk = ~clk;
    9               2                       8102     
    10                                               
    11                                                   FIFO_IF fifo_if (clk);
    12                                                   FIFO DUT (fifo_if);
    13                                               
    14                                                   bind FIFO FIFO_SVA fifoSVA(fifo_if);
    15                                               
    16                                                   initial begin
    17              1                          1             uvm_config_db#(virtual FIFO_IF)::set(null,"uvm_test_top","FIFO_IF",fifo_if);
    18              1                          1             run_test("fifo_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /fifo_seq_item_pkg
=== Design Unit: work.fifo_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /fifo_seq_item_pkg
NOTE: The modification timestamp for source file 'FIFO_sequence_item.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequence_item.sv
------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               1                    ***0***             `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                       4051     Count coming in to IF
    9               2                    ***0***             `uvm_object_utils(fifo_seq_item)
                                            4051     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               3                    ***0***             `uvm_object_utils(fifo_seq_item)
    9               4                    ***0***             `uvm_object_utils(fifo_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                       4051     Count coming in to IF
    9               5                    ***0***             `uvm_object_utils(fifo_seq_item)
                                            4051     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               6                    ***0***             `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_seq_item_pkg --
NOTE: The modification timestamp for source file 'FIFO_sequence_item.sv' has been altered since compilation.

  File FIFO_sequence_item.sv
----------------Focused Condition View-------------------
Line       9 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       9 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         3         8    27.27%

================================Statement Details================================

Statement Coverage for instance /fifo_seq_item_pkg --
NOTE: The modification timestamp for source file 'FIFO_sequence_item.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequence_item.sv
    2                                                package fifo_seq_item_pkg;
    3                                                
    4                                                    import uvm_pkg::*;
    5                                                    import shared_pkg::*;
    6                                                    `include "uvm_macros.svh"
    7                                                
    8                                                    class fifo_seq_item extends uvm_sequence_item;
    9               1                    ***0***             `uvm_object_utils(fifo_seq_item)
    9               2                    ***0***     
    9               3                    ***0***     
    9               4                    ***0***     
    9               5                    ***0***     
    9               6                       4051     
    9               7                    ***0***     
    9               8                    ***0***     
    9               9                       4051     
    9              10                    ***0***     
    10                                               
    11                                                       rand bit [FIFO_WIDTH-1:0] data_in;
    12                                                       rand bit rst_n, wr_en, rd_en;
    13                                                       bit [FIFO_WIDTH-1:0] new_data_in;
    14                                                       bit new_rst_n, new_wr_en, new_rd_en;
    15                                                       logic [FIFO_WIDTH-1:0] data_out;
    16                                                       logic wr_ack, overflow;
    17                                                       logic full, empty, almostfull, almostempty, underflow;
    18                                                       int RD_EN_ON_DIST, WR_EN_ON_DIST;
    19                                               
    20                                                       function new(string name = "fifo_seq_item");
    21              1                       8109                 super.new(name);


=================================================================================
=== Instance: /fifo_sequence_pkg
=== Design Unit: work.fifo_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       4         4         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_sequence_pkg/Read_30_Write_70_sequence/body/#ublk#40571367#41/immed__43
                     FIFO_sequence_pkg.sv(43)           0          1
/fifo_sequence_pkg/Read_50_Write_50_sequence/body/#ublk#40571367#64/immed__66
                     FIFO_sequence_pkg.sv(66)           0          1
/fifo_sequence_pkg/Write_only_sequence/body/#ublk#40571367#87/immed__89
                     FIFO_sequence_pkg.sv(89)           0          1
/fifo_sequence_pkg/Read_only_sequence/body/#ublk#40571367#119/immed__121
                     FIFO_sequence_pkg.sv(121)          0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        50        10        40    20.00%

================================Branch Details================================

Branch Coverage for instance /fifo_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequence_pkg.sv
------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               1                    ***0***              `uvm_object_utils(fifo_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                          1     Count coming in to IF
    9               2                    ***0***              `uvm_object_utils(fifo_reset_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               3                    ***0***              `uvm_object_utils(fifo_reset_sequence)
    9               4                    ***0***              `uvm_object_utils(fifo_reset_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                          1     Count coming in to IF
    9               5                    ***0***              `uvm_object_utils(fifo_reset_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               6                    ***0***              `uvm_object_utils(fifo_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    30                                   ***0***     Count coming in to IF
    30              1                    ***0***             `uvm_object_utils(Read_30_Write_70_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              2                    ***0***             `uvm_object_utils(Read_30_Write_70_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    30                                   ***0***     Count coming in to IF
    30              3                    ***0***             `uvm_object_utils(Read_30_Write_70_sequence)
    30              4                    ***0***             `uvm_object_utils(Read_30_Write_70_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              5                    ***0***             `uvm_object_utils(Read_30_Write_70_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    30                                   ***0***     Count coming in to IF
    30              6                    ***0***             `uvm_object_utils(Read_30_Write_70_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              1                    ***0***             `uvm_object_utils(Read_50_Write_50_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              2                    ***0***             `uvm_object_utils(Read_50_Write_50_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              3                    ***0***             `uvm_object_utils(Read_50_Write_50_sequence)
    53              4                    ***0***             `uvm_object_utils(Read_50_Write_50_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              5                    ***0***             `uvm_object_utils(Read_50_Write_50_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              6                    ***0***             `uvm_object_utils(Read_50_Write_50_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***             `uvm_object_utils(Write_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                         1     Count coming in to IF
    75              2                    ***0***             `uvm_object_utils(Write_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              3                    ***0***             `uvm_object_utils(Write_only_sequence)
    75              4                    ***0***             `uvm_object_utils(Write_only_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                         1     Count coming in to IF
    75              5                    ***0***             `uvm_object_utils(Write_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              6                    ***0***             `uvm_object_utils(Write_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              1                    ***0***             `uvm_object_utils(Read_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    99                                         1     Count coming in to IF
    99              2                    ***0***             `uvm_object_utils(Read_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              3                    ***0***             `uvm_object_utils(Read_only_sequence)
    99              4                    ***0***             `uvm_object_utils(Read_only_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    99                                         1     Count coming in to IF
    99              5                    ***0***             `uvm_object_utils(Read_only_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    99                                   ***0***     Count coming in to IF
    99              6                    ***0***             `uvm_object_utils(Read_only_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         0        10     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_sequence_pkg --

  File FIFO_sequence_pkg.sv
----------------Focused Condition View-------------------
Line       9 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       9 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       30 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       30 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       53 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       53 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       75 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       99 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      91        51        40    56.04%

================================Statement Details================================

Statement Coverage for instance /fifo_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequence_pkg.sv
    1                                                package fifo_sequence_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import fifo_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                
    7                                                //=============================Reset Sequence===============================
    8                                                    class fifo_reset_sequence extends uvm_sequence #(fifo_seq_item);
    9               1                    ***0***              `uvm_object_utils(fifo_reset_sequence)
    9               2                    ***0***     
    9               3                    ***0***     
    9               4                    ***0***     
    9               5                    ***0***     
    9               6                          1     
    9               7                    ***0***     
    9               8                    ***0***     
    9               9                          1     
    9              10                    ***0***     
    10                                                        
    11                                                       fifo_seq_item seq_item;
    12                                               
    13                                                       function new(string name = "fifo_reset_sequence");
    14              1                          1                 super.new(name);
    15                                                       endfunction
    16                                               
    17                                                       task body;
    18              1                          1                 seq_item = fifo_seq_item::type_id::create("seq_item");
    19              1                          1                 start_item(seq_item);
    20              1                          1                     seq_item.wr_en = 1;
    21              1                          1                     seq_item.data_in = 'b11;
    22              1                          1                     seq_item.rst_n = 0;
    23              1                          1                 finish_item(seq_item);
    24                                                       endtask
    25                                                   endclass
    26                                               
    27                                               //=============================High Write - Low read//=============================
    28                                               
    29                                                   class Read_30_Write_70_sequence extends uvm_sequence #(fifo_seq_item); 
    30              1                    ***0***             `uvm_object_utils(Read_30_Write_70_sequence)
    30              2                    ***0***     
    30              3                    ***0***     
    30              4                    ***0***     
    30              5                    ***0***     
    30              6                          1     
    30              7                    ***0***     
    30              8                    ***0***     
    30              9                          1     
    30             10                    ***0***     
    31                                                       fifo_seq_item seq_item;
    32                                               
    33                                                       function new(string name = "fifo_sequence_1");
    34              1                          1                 super.new(name);
    35                                                       endfunction
    36                                               
    37                                                       task body;
    38              1                          1                 seq_item = fifo_seq_item::type_id::create("seq_item");
    39              1                          1                 seq_item.RD_EN_ON_DIST = 30;
    40              1                          1                 seq_item.WR_EN_ON_DIST = 70;
    41              1                       2000                 repeat(2000) begin
    42              1                       2000                     start_item(seq_item);
    43                                                                   assert (seq_item.randomize());
    44              1                       2000                     finish_item(seq_item);
    45                                                           end    
    46                                                      endtask
    47                                               
    48                                                   endclass  
    49                                                   
    50                                               //=============================Balanced Write/read//=============================
    51                                               
    52                                                   class Read_50_Write_50_sequence extends uvm_sequence #(fifo_seq_item); 
    53              1                    ***0***             `uvm_object_utils(Read_50_Write_50_sequence)
    53              2                    ***0***     
    53              3                    ***0***     
    53              4                    ***0***     
    53              5                    ***0***     
    53              6                          1     
    53              7                    ***0***     
    53              8                    ***0***     
    53              9                          1     
    53             10                    ***0***     
    54                                                       fifo_seq_item seq_item;
    55                                               
    56                                                       function new(string name = "fifo_sequence_1");
    57              1                          1                 super.new(name);
    58                                                       endfunction
    59                                               
    60                                                       task body;
    61              1                          1                 seq_item = fifo_seq_item::type_id::create("seq_item");
    62              1                          1                 seq_item.RD_EN_ON_DIST = 50;
    63              1                          1                 seq_item.WR_EN_ON_DIST = 50;
    64              1                       2000                 repeat(2000) begin
    65              1                       2000                     start_item(seq_item);
    66                                                                   assert (seq_item.randomize());
    67              1                       2000                     finish_item(seq_item);
    68                                                           end    
    69                                                      endtask
    70                                               
    71                                                   endclass  
    72                                               
    73                                               //=============================Write-only sequence//=============================
    74                                                   class Write_only_sequence extends uvm_sequence #(fifo_seq_item);
    75              1                    ***0***             `uvm_object_utils(Write_only_sequence)
    75              2                    ***0***     
    75              3                    ***0***     
    75              4                    ***0***     
    75              5                    ***0***     
    75              6                          1     
    75              7                    ***0***     
    75              8                    ***0***     
    75              9                          1     
    75             10                    ***0***     
    76                                                       fifo_seq_item seq_item;
    77                                               
    78                                                       function new(string name = "Write_only_sequence");
    79              1                          1                 super.new(name);
    80                                                       endfunction
    81                                               
    82                                                       task body;
    83              1                          1                 seq_item = fifo_seq_item::type_id::create("seq_item");
    84                                               
    85              1                          1                 seq_item.RD_EN_ON_DIST = 0;
    86              1                          1                 seq_item.WR_EN_ON_DIST = 90;
    87              1                         20                 repeat(20) begin
    88              1                         20                     start_item(seq_item);
    89                                                                   assert (seq_item.randomize());
    90              1                         20                     finish_item(seq_item);
    91                                                           end
    92                                                
    93                                                       endtask
    94                                                   endclass 
    95                                               
    96                                               //=============================Read-only sequence//=============================
    97                                               
    98                                                   class Read_only_sequence extends uvm_sequence #(fifo_seq_item);
    99              1                    ***0***             `uvm_object_utils(Read_only_sequence)
    99              2                    ***0***     
    99              3                    ***0***     
    99              4                    ***0***     
    99              5                    ***0***     
    99              6                          1     
    99              7                    ***0***     
    99              8                    ***0***     
    99              9                          1     
    99             10                    ***0***     
    100                                                      fifo_seq_item seq_item;
    101                                              
    102                                                      function new(string name = "Read_only_sequence");
    103             1                          1                 super.new(name);
    104                                                      endfunction
    105                                              
    106                                                      task body;
    107             1                          1                 seq_item = fifo_seq_item::type_id::create("seq_item");
    108                                              
    109             1                          1                 seq_item.RD_EN_ON_DIST = 90;
    110             1                          1                 seq_item.WR_EN_ON_DIST = 0;
    111             1                         10                 repeat(10) begin
    112             1                         10                     start_item(seq_item);
    113             1                         10                         seq_item.wr_en = 1;
    114             1                         10                         seq_item.data_in = 'b11;
    115             1                         10                         seq_item.rst_n = 1;  
    116             1                         10                     finish_item(seq_item);
    117                                                          end
    118                                              
    119             1                         20                 repeat(20) begin
    120             1                         20                     start_item(seq_item);
    121                                                                  assert (seq_item.randomize());
    122             1                         20                     finish_item(seq_item);


=================================================================================
=== Instance: /fifo_coverage_collector_pkg
=== Design Unit: work.fifo_coverage_collector_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         64        64         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_collector_pkg/fifo_coverage_collector/FIFO_coverage 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_enable                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en_0                                      1497          1          -    Covered              
        bin wr_en_1                                      2336          1          -    Covered              
    Coverpoint read_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en_0                                      2372          1          -    Covered              
        bin rd_en_1                                      1461          1          -    Covered              
    Coverpoint full_flag                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                       3294          1          -    Covered              
        bin full_1                                        539          1          -    Covered              
    Coverpoint almostfull_flag                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                 3428          1          -    Covered              
        bin almostfull_1                                  405          1          -    Covered              
    Coverpoint empty_flag                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                      3403          1          -    Covered              
        bin empty_1                                       430          1          -    Covered              
    Coverpoint almostempty_flag                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                3093          1          -    Covered              
        bin almostempty_1                                 740          1          -    Covered              
    Coverpoint overflow_flag                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                   3482          1          -    Covered              
        bin overflow_1                                    351          1          -    Covered              
    Coverpoint underflow_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                  3567          1          -    Covered              
        bin underflow_1                                   266          1          -    Covered              
    Coverpoint write_ack_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                     1848          1          -    Covered              
        bin wr_ack_1                                     1985          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,full_0>                  845          1          -    Covered              
            bin <wr_en_0,rd_en_1,full_0>                  616          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_1>                  431          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_0>                 1060          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_1>                  108          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_0>                  773          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin full_1_rd_en1                       0                     -    ZERO                 
    Cross #cross__1#                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostfull_1>            181          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_1>             52          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_1>             84          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_1>             88          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostfull_0>            664          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_0>            564          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_0>           1407          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_0>            793          1          -    Covered              
    Cross #cross__2#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_0,rd_en_1,empty_1>                 280          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_1>                 150          1          -    Covered              
            bin <wr_en_1,rd_en_1,empty_0>                 845          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_0>                 336          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_0>                1491          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_0>                 731          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin empty_1_wr_en1                      0                     -    ZERO                 
    Cross #cross__3#                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostempty_1>           290          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_1>            83          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_1>           198          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_1>           169          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostempty_0>           555          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_0>           533          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_0>          1293          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_0>           712          1          -    Covered              
    Cross #cross__4#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,overflow_1>              105          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_1>              246          1          -    Covered              
            bin <wr_en_1,rd_en_1,overflow_0>              740          1          -    Covered              
            bin <wr_en_0,rd_en_1,overflow_0>              616          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_0>             1245          1          -    Covered              
            bin <wr_en_0,rd_en_0,overflow_0>              881          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin overflow1_wr_en0                    0                     -    ZERO                 
    Cross #cross__5#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,underflow_1>             123          1          -    Covered              
            bin <wr_en_1,rd_en_1,underflow_0>             722          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_1>             143          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_0>             473          1          -    Covered              
            bin <wr_en_1,rd_en_0,underflow_0>            1491          1          -    Covered              
            bin <wr_en_0,rd_en_0,underflow_0>             881          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin underflow1_wr_en0                   0                     -    ZERO                 
    Cross #cross__6#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,wr_ack_1>                740          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_1>               1245          1          -    Covered              
            bin <wr_en_1,rd_en_1,wr_ack_0>                105          1          -    Covered              
            bin <wr_en_0,rd_en_1,wr_ack_0>                616          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_0>                246          1          -    Covered              
            bin <wr_en_0,rd_en_0,wr_ack_0>                881          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin write_ack_wr_en0                    0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /fifo_coverage_collector_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_coverage_collector.sv
    1                                                package fifo_coverage_collector_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import fifo_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class fifo_coverage_collector extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(fifo_coverage_collector)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        uvm_analysis_export #(fifo_seq_item) cov_a_export;
    10                                                       uvm_tlm_analysis_fifo #(fifo_seq_item) cov_fifo;
    11                                                       fifo_seq_item cov_seq_item;
    12                                               
    13                                                       covergroup FIFO_coverage;
    14                                               
    15                                                           write_enable : coverpoint cov_seq_item.wr_en iff(cov_seq_item.rst_n){
    16                                                               bins wr_en_0 = {0};
    17                                                               bins wr_en_1 = {1};
    18                                                           }
    19                                                           read_enable :coverpoint cov_seq_item.rd_en iff(cov_seq_item.rst_n){
    20                                                               bins rd_en_0 = {0};
    21                                                               bins rd_en_1 = {1};
    22                                                           }
    23                                                           full_flag:coverpoint cov_seq_item.full iff(cov_seq_item.rst_n){
    24                                                               bins full_0 = {0};
    25                                                               bins full_1 = {1};
    26                                                           }
    27                                                           almostfull_flag:coverpoint cov_seq_item.almostfull iff(cov_seq_item.rst_n){
    28                                                               bins almostfull_0 = {0};
    29                                                               bins almostfull_1 = {1};
    30                                                           }
    31                                                           empty_flag: coverpoint cov_seq_item.empty iff(cov_seq_item.rst_n){
    32                                                               bins empty_0 = {0};
    33                                                               bins empty_1 = {1};
    34                                                           }
    35                                                           almostempty_flag: coverpoint cov_seq_item.almostempty iff(cov_seq_item.rst_n){
    36                                                               bins almostempty_0 = {0};
    37                                                               bins almostempty_1 = {1};
    38                                                           }
    39                                                           overflow_flag :coverpoint cov_seq_item.overflow iff(cov_seq_item.rst_n){
    40                                                               bins overflow_0 = {0};
    41                                                               bins overflow_1 = {1};
    42                                                           }
    43                                                           underflow_flag:coverpoint cov_seq_item.underflow iff(cov_seq_item.rst_n){
    44                                                               bins underflow_0 = {0};
    45                                                               bins underflow_1 = {1};
    46                                                           }
    47                                                           write_ack_flag :coverpoint cov_seq_item.wr_ack iff(cov_seq_item.rst_n){
    48                                                               bins wr_ack_0 = {0};
    49                                                               bins wr_ack_1 = {1};
    50                                                           }
    51                                               
    52                                                           cross write_enable , read_enable , full_flag{
    53                                                               illegal_bins full_1_rd_en1 = binsof(read_enable.rd_en_1) &&
    54                                                               binsof (full_flag.full_1);
    55                                                           }  // when rd_en is high, one element should be removed from the FIFO, so won't be full
    56                                               
    57                                                           cross write_enable , read_enable , almostfull_flag;  
    58                                               
    59                                                           cross write_enable , read_enable , empty_flag{
    60                                                               illegal_bins empty_1_wr_en1 = binsof(write_enable.wr_en_1) &&
    61                                                               binsof (empty_flag.empty_1);
    62                                                           }  // when wr_en is high, one element should be Stored in the FIFO, so won't be Empty
    63                                               
    64                                                           cross write_enable , read_enable , almostempty_flag;  
    65                                               
    66                                                           cross write_enable , read_enable , overflow_flag{
    67                                                               illegal_bins overflow1_wr_en0 = binsof(write_enable.wr_en_0) &&
    68                                                                binsof(overflow_flag.overflow_1);
    69                                                           } // overflow only happens if there is a write operation, so if there is no write operation overflow can't go high
    70                                               
    71                                                           cross write_enable , read_enable , underflow_flag{
    72                                                               illegal_bins underflow1_wr_en0 = binsof(read_enable.rd_en_0) &&
    73                                                                binsof(underflow_flag.underflow_1);
    74                                                           } // underflow only happens if there is a read operation, so if there is no read operation underflow can't go high
    75                                               
    76                                                           cross write_enable , read_enable , write_ack_flag{
    77                                                               illegal_bins write_ack_wr_en0 = binsof(write_enable.wr_en_0) &&
    78                                                               binsof (write_ack_flag.wr_ack_1);
    79                                                           } // write_ack only happens if there is a write operation, so if there is no write operation wr_ack can't go high
    80                                                       
    81                                                       endgroup
    82                                               
    83                                               
    84                                               
    85                                                       function new(string name = "fifo_coverage_collector", uvm_component parent = null);
    86              1                          1                 super.new(name,parent);
    87              1                          1                 FIFO_coverage = new(); 
    88                                                       endfunction
    89                                               
    90                                               
    91                                                       function void build_phase(uvm_phase phase);
    92              1                          1                 super.build_phase(phase);
    93                                               
    94              1                          1                 cov_a_export = new("cov_a_export", this);
    95              1                          1                 cov_fifo = new("cov_fifo", this);
    96                                                       endfunction
    97                                               
    98                                                       function void connect_phase(uvm_phase phase);
    99              1                          1                 super.connect_phase(phase);
    100                                              
    101             1                          1                 cov_a_export.connect(cov_fifo.analysis_export);          
    102                                                      endfunction
    103                                              
    104                                                      task run_phase(uvm_phase phase);
    105             1                          1                 super.run_phase(phase);
    106                                              
    107             1                          1                 forever begin
    108             1                       4052                     cov_fifo.get(cov_seq_item);
    109             1                       4051                     FIFO_coverage.sample();


=================================================================================
=== Instance: /fifo_scoreboard_pkg
=== Design Unit: work.fifo_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19         0        19     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_scoreboard_pkg
NOTE: The modification timestamp for source file 'FIFO_scoreboard.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***                 if(F_txn.rd_en && F_txn.rst_n) begin  // there is a read operation      
    55              1                    ***0***             endfunction
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                   ***0***     Count coming in to IF
    46              1                    ***0***                     if(!F_txn.empty && (data_out_ref != F_txn.data_out)) begin
    51              1                    ***0***                         correct_count++;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***                         `uvm_fatal("Golden model",$sformatf("Invalid data_out: %0h, Expected: %0h",F_txn.data_out,data_out_ref))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58              1                    ***0***                 if(!F_txn.rst_n) begin
    62              1                    ***0***                 else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              1                    ***0***                     if ({F_txn.wr_en,F_txn.rd_en} == 2'b11) begin
    77              1                    ***0***                     else if ({F_txn.wr_en,F_txn.rd_en} == 2'b01) begin
    83              1                    ***0***                     else if ({F_txn.wr_en,F_txn.rd_en} == 2'b10) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65              1                    ***0***                         if (FIFO_ref.size() == 0) begin // fifo empty, only write
    68              1                    ***0***                         else if (FIFO_ref.size() == FIFO_DEPTH) begin // fifo full, only read
    71              1                    ***0***                         else begin // read & write, count still the same
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              1                    ***0***                         if (FIFO_ref.size() > 0) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84              1                    ***0***                         if (FIFO_ref.size() < FIFO_DEPTH) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14         0        14     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_scoreboard_pkg --
NOTE: The modification timestamp for source file 'FIFO_scoreboard.sv' has been altered since compilation.

  File FIFO_scoreboard.sv
----------------Focused Condition View-------------------
Line       45 Item    1  (F_txn.rd_en && F_txn.rst_n)
Condition totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         N  No hits                  Hit '_0' and '_1'
  F_txn.rst_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  F_txn.rd_en_0         -                             
  Row   2:    ***0***  F_txn.rd_en_1         F_txn.rst_n                   
  Row   3:    ***0***  F_txn.rst_n_0         F_txn.rd_en                   
  Row   4:    ***0***  F_txn.rst_n_1         F_txn.rd_en                   

----------------Focused Condition View-------------------
Line       46 Item    1  (~F_txn.empty && (this.data_out_ref != F_txn.data_out))
Condition totals: 0 of 2 input terms covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
                            F_txn.empty         N  No hits                  Hit '_0' and '_1'
  (this.data_out_ref != F_txn.data_out)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  F_txn.empty_0                            (this.data_out_ref != F_txn.data_out)
  Row   2:    ***0***  F_txn.empty_1                            -                             
  Row   3:    ***0***  (this.data_out_ref != F_txn.data_out)_0  ~F_txn.empty                  
  Row   4:    ***0***  (this.data_out_ref != F_txn.data_out)_1  ~F_txn.empty                  

----------------Focused Condition View-------------------
Line       64 Item    1  (F_txn.rd_en & F_txn.wr_en)
Condition totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         N  No hits                  Hit '_0' and '_1'
  F_txn.wr_en         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  F_txn.rd_en_0         F_txn.wr_en                   
  Row   2:    ***0***  F_txn.rd_en_1         F_txn.wr_en                   
  Row   3:    ***0***  F_txn.wr_en_0         F_txn.rd_en                   
  Row   4:    ***0***  F_txn.wr_en_1         F_txn.rd_en                   

----------------Focused Condition View-------------------
Line       65 Item    1  (size(this.FIFO_ref) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (size(this.FIFO_ref) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (size(this.FIFO_ref) == 0)_0  -                             
  Row   2:    ***0***  (size(this.FIFO_ref) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       68 Item    1  (size(this.FIFO_ref) == 8)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (size(this.FIFO_ref) == 8)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (size(this.FIFO_ref) == 8)_0  -                             
  Row   2:    ***0***  (size(this.FIFO_ref) == 8)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (F_txn.rd_en & ~F_txn.wr_en)
Condition totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         N  No hits                  Hit '_0' and '_1'
  F_txn.wr_en         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  F_txn.rd_en_0         ~F_txn.wr_en                  
  Row   2:    ***0***  F_txn.rd_en_1         ~F_txn.wr_en                  
  Row   3:    ***0***  F_txn.wr_en_0         F_txn.rd_en                   
  Row   4:    ***0***  F_txn.wr_en_1         F_txn.rd_en                   

----------------Focused Condition View-------------------
Line       78 Item    1  (size(this.FIFO_ref) > 0)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (size(this.FIFO_ref) > 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  (size(this.FIFO_ref) > 0)_0  -                             
  Row   2:    ***0***  (size(this.FIFO_ref) > 0)_1  -                             

----------------Focused Condition View-------------------
Line       83 Item    1  (~F_txn.rd_en & F_txn.wr_en)
Condition totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         N  No hits                  Hit '_0' and '_1'
  F_txn.wr_en         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  F_txn.rd_en_0         F_txn.wr_en                   
  Row   2:    ***0***  F_txn.rd_en_1         F_txn.wr_en                   
  Row   3:    ***0***  F_txn.wr_en_0         ~F_txn.rd_en                  
  Row   4:    ***0***  F_txn.wr_en_1         ~F_txn.rd_en                  

----------------Focused Condition View-------------------
Line       84 Item    1  (size(this.FIFO_ref) < 8)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (size(this.FIFO_ref) < 8)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  (size(this.FIFO_ref) < 8)_0  -                             
  Row   2:    ***0***  (size(this.FIFO_ref) < 8)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        10        14    41.66%

================================Statement Details================================

Statement Coverage for instance /fifo_scoreboard_pkg --
NOTE: The modification timestamp for source file 'FIFO_scoreboard.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
    1                                                package fifo_scoreboard_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import fifo_seq_item_pkg::*;
    4                                                    import shared_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class fifo_scoreboard extends uvm_scoreboard;
    8               1                    ***0***             `uvm_component_utils(fifo_scoreboard)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       uvm_analysis_export #(fifo_seq_item) sb_a_export;
    11                                                       uvm_tlm_analysis_fifo #(fifo_seq_item) sb_fifo;
    12                                                       fifo_seq_item sb_seq_item;
    13                                                       logic [FIFO_WIDTH-1:0] data_out_ref;
    14                                                       logic [FIFO_WIDTH-1 : 0] FIFO_ref[$];
    15                                               
    16                                               
    17                                                       function new(string name = "fifo_scoreboard", uvm_component parent = null);
    18              1                          1                 super.new(name,parent);
    19                                                       endfunction
    20                                               
    21                                               
    22                                                       function void build_phase(uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24                                               
    25              1                          1                 sb_a_export = new("sb_a_export", this);
    26              1                          1                 sb_fifo = new("sb_fifo", this);
    27                                                       endfunction
    28                                               
    29                                                       function void connect_phase(uvm_phase phase);
    30              1                          1                 super.connect_phase(phase);
    31                                               
    32              1                          1                 sb_a_export.connect(sb_fifo.analysis_export);          
    33                                                       endfunction
    34                                               
    35                                                       task run_phase(uvm_phase phase);
    36              1                          1                 super.run_phase(phase);
    37                                               
    38              1                          1                 forever begin
    39              1                       4052                     sb_fifo.get(sb_seq_item);
    40                                                           end           
    41                                                       endtask
    42                                               
    43                                                       function void check_data(fifo_seq_item F_txn);
    44              1                    ***0***                 reference_model(F_txn);
    45                                                           if(F_txn.rd_en && F_txn.rst_n) begin  // there is a read operation      
    46                                                               if(!F_txn.empty && (data_out_ref != F_txn.data_out)) begin
    47              1                    ***0***                         `uvm_fatal("Golden model",$sformatf("Invalid data_out: %0h, Expected: %0h",F_txn.data_out,data_out_ref))
    48              1                    ***0***                         error_count++;
    49                                                               end
    50                                                               else begin
    51                                                                   correct_count++;
    52              1                    ***0***                     end
    53                                                           end
    54                                                           else correct_count++;    
    55              1                    ***0***             endfunction
    56                                               
    57                                                       function void reference_model(fifo_seq_item F_txn);
    58                                                           if(!F_txn.rst_n) begin
    59              1                    ***0***                     FIFO_ref.delete();          
    60                                                           end
    61                                               
    62                                                           else begin
    63                                               
    64                                                               if ({F_txn.wr_en,F_txn.rd_en} == 2'b11) begin
    65                                                                   if (FIFO_ref.size() == 0) begin // fifo empty, only write
    66              1                    ***0***                             FIFO_ref.push_back(F_txn.data_in);
    67                                                                   end
    68                                                                   else if (FIFO_ref.size() == FIFO_DEPTH) begin // fifo full, only read
    69              1                    ***0***                             data_out_ref = FIFO_ref.pop_front();
    70                                                                   end
    71                                                                   else begin // read & write, count still the same
    72              1                    ***0***                             data_out_ref = FIFO_ref.pop_front();
    73              1                    ***0***                             FIFO_ref.push_back(F_txn.data_in);
    74                                                                   end
    75                                                               end
    76                                               
    77                                                               else if ({F_txn.wr_en,F_txn.rd_en} == 2'b01) begin
    78                                                                   if (FIFO_ref.size() > 0) begin
    79              1                    ***0***                             data_out_ref = FIFO_ref.pop_front();
    80                                                                   end
    81                                                               end
    82                                               
    83                                                               else if ({F_txn.wr_en,F_txn.rd_en} == 2'b10) begin
    84                                                                   if (FIFO_ref.size() < FIFO_DEPTH) begin
    85              1                    ***0***                             FIFO_ref.push_back(F_txn.data_in);


=================================================================================
=== Instance: /config_obj_pkg
=== Design Unit: work.config_obj_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /config_obj_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File config_obj_pkg.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(fifo_config)
    6               4                    ***0***             `uvm_object_utils(fifo_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /config_obj_pkg --

  File config_obj_pkg.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /config_obj_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File config_obj_pkg.sv
    1                                                package config_obj_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class fifo_config extends uvm_object;
    6               1                    ***0***             `uvm_object_utils(fifo_config)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                        virtual FIFO_IF fifo_config_if;
    9                                                
    10                                                       function new(string name = "fifo_config_obj");
    11              1                          1                 super.new(name);


=================================================================================
=== Instance: /fifo_monitor_pkg
=== Design Unit: work.fifo_monitor_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        21         2    91.30%

================================Statement Details================================

Statement Coverage for instance /fifo_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
    1                                                package fifo_monitor_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import fifo_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class fifo_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(fifo_monitor)
    7               2                    ***0***     
    7               3                          2     
    8                                                        virtual FIFO_IF fifo_monitor_vif;
    9                                                        fifo_seq_item rsp_seq_item;
    10                                                       uvm_analysis_port #(fifo_seq_item) mon_a_port;
    11                                               
    12                                                       function new(string name ="fifo_monitor", uvm_component parent = null);
    13              1                          1                 super.new(name,parent);
    14                                                       endfunction
    15                                               
    16                                                       function void build_phase(uvm_phase phase);
    17              1                          1                 super.build_phase(phase);
    18              1                          1                 mon_a_port = new("mon_a_port",this);
    19                                                       endfunction
    20                                               
    21                                               
    22                                                       task run_phase(uvm_phase phase);
    23                                               
    24              1                          1                 super.run_phase(phase);
    25                                               
    26              1                          1                 forever begin
    27              1                       4052                     rsp_seq_item = fifo_seq_item::type_id::create("rsp_seq_item");
    28              1                       4052                     @(negedge fifo_monitor_vif.clk);
    29                                                               
    30              1                       4051                     rsp_seq_item.rst_n = fifo_monitor_vif.rst_n ;
    31              1                       4051                     rsp_seq_item.wr_en = fifo_monitor_vif.wr_en ;
    32              1                       4051                     rsp_seq_item.rd_en = fifo_monitor_vif.rd_en;
    33              1                       4051                     rsp_seq_item.data_in = fifo_monitor_vif.data_in;
    34              1                       4051                     rsp_seq_item.data_out = fifo_monitor_vif.data_out;
    35              1                       4051                     rsp_seq_item.wr_ack = fifo_monitor_vif.wr_ack;
    36              1                       4051                     rsp_seq_item.overflow = fifo_monitor_vif.overflow; 
    37              1                       4051                     rsp_seq_item.underflow = fifo_monitor_vif.underflow; 
    38              1                       4051                     rsp_seq_item.empty = fifo_monitor_vif.empty;
    39              1                       4051                     rsp_seq_item.almostempty = fifo_monitor_vif.almostempty;
    40              1                       4051                     rsp_seq_item.full = fifo_monitor_vif.full;
    41              1                       4051                     rsp_seq_item.almostfull = fifo_monitor_vif.almostfull;
    42                                               
    43              1                       4051                     mon_a_port.write(rsp_seq_item); //broadcasts the DUT response


=================================================================================
=== Instance: /fifo_sequencer_pkg
=== Design Unit: work.fifo_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /fifo_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequencer.sv
    1                                                package fifo_sequencer_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import fifo_seq_item_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);
    8               1                    ***0***             `uvm_component_utils(fifo_sequencer)
    8               2                    ***0***     
    8               3                          2     
    9                                                        function new(string name = "fifo_sequencer", uvm_component parent = null);
    10              1                          1                 super.new(name,parent);


=================================================================================
=== Instance: /fifo_driver_pkg
=== Design Unit: work.fifo_driver_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /fifo_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
    1                                                package fifo_driver_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import fifo_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                    
    6                                                    class fifo_driver extends uvm_driver #(fifo_seq_item);
    7               1                    ***0***             `uvm_component_utils(fifo_driver)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        virtual FIFO_IF fifo_driver_vif;
    10                                                       fifo_seq_item stim_seq_item;
    11                                               
    12                                                       function new(string name = "fifo_driver",uvm_component parent = null);
    13              1                          1                 super.new(name,parent);
    14                                                       endfunction
    15                                               
    16                                                       task run_phase(uvm_phase phase);
    17              1                          1                 super.run_phase(phase);
    18                                                           
    19              1                          1                 forever begin
    20              1                       4052                     stim_seq_item = fifo_seq_item::type_id::create("stim_seq_item");
    21              1                       4052                     seq_item_port.get_next_item(stim_seq_item);
    22              1                       4051                         fifo_driver_vif.rst_n   = stim_seq_item.rst_n;
    23              1                       4051                         fifo_driver_vif.wr_en   = stim_seq_item.wr_en;
    24              1                       4051                         fifo_driver_vif.rd_en   = stim_seq_item.rd_en;
    25              1                       4051                         fifo_driver_vif.data_in = stim_seq_item.data_in;
    26              1                       4051                         @(negedge fifo_driver_vif.clk);
    27              1                       4051                     seq_item_port.item_done();


=================================================================================
=== Instance: /fifo_agent_pkg
=== Design Unit: work.fifo_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /fifo_agent_pkg
NOTE: The modification timestamp for source file 'FIFO_agent.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***                 if(!uvm_config_db #(fifo_config)::get(this,"","CFG",fifo_config_obj))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***                     `uvm_fatal("build_phase","Agent - unable to get the virtual interface")     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for instance /fifo_agent_pkg --
NOTE: The modification timestamp for source file 'FIFO_agent.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agent.sv
    1                                                package fifo_agent_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import fifo_driver_pkg::*;
    5                                                    import fifo_sequencer_pkg::*;
    6                                                    import fifo_monitor_pkg::*;
    7                                                    import fifo_seq_item_pkg::*;
    8                                                
    9                                                    import config_obj_pkg::*;
    10                                                   `include "uvm_macros.svh"
    11                                               
    12                                                   class fifo_agent extends uvm_agent;
    13              1                    ***0***             `uvm_component_utils(fifo_agent)
    13              2                    ***0***     
    13              3                          2     
    14                                                       fifo_driver driver;
    15                                                       fifo_sequencer sqr;
    16                                                       fifo_monitor mon;
    17                                                       fifo_config fifo_config_obj;
    18                                                       uvm_analysis_port #(fifo_seq_item) agt_a_port;
    19                                               
    20                                                       function new(string name = "fifo_agent", uvm_component parent = null);
    21              1                          1                 super.new(name,parent);
    22                                                       endfunction
    23                                                       
    24                                                       function void build_phase(uvm_phase phase);
    25              1                          1                 super.build_phase(phase);
    26                                                           if(!uvm_config_db #(fifo_config)::get(this,"","CFG",fifo_config_obj))
    27              1                    ***0***                     `uvm_fatal("build_phase","Agent - unable to get the virtual interface")     
    28                                                           sqr = fifo_sequencer::type_id::create("sqr",this);
    29              1                          1                 driver = fifo_driver::type_id::create("driver",this);
    30              1                          1                 mon = fifo_monitor::type_id::create("mon",this);
    31              1                          1                 agt_a_port = new("agt_a_port",this);
    32              1                          1     
    33                                                       endfunction
    34                                               
    35                                                       function void connect_phase(uvm_phase phase);
    36                                                           driver.fifo_driver_vif = fifo_config_obj.fifo_config_if;
    37              1                          1                 mon.fifo_monitor_vif = fifo_config_obj.fifo_config_if;
    38              1                          1                 driver.seq_item_port.connect(sqr.seq_item_export);
    39              1                          1                 mon.mon_a_port.connect(agt_a_port);
    40              1                          1             endfunction


=================================================================================
=== Instance: /fifo_env_pkg
=== Design Unit: work.fifo_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /fifo_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_env_pkg.sv
    1                                                package fifo_env_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import fifo_agent_pkg::*;
    4                                                    import fifo_scoreboard_pkg::*;
    5                                                    import fifo_coverage_collector_pkg::*;
    6                                                    `include "uvm_macros.svh"
    7                                                    
    8                                                    class fifo_env extends uvm_env;
    9               1                    ***0***             `uvm_component_utils(fifo_env)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                       fifo_agent agt;
    12                                                       fifo_scoreboard sb;
    13                                                       fifo_coverage_collector cov;
    14                                               
    15                                                       function new(string name = "fifo_env",uvm_component parent = null);
    16              1                          1                 super.new(name,parent);
    17                                                       endfunction
    18                                                       
    19                                                       function void build_phase(uvm_phase phase);
    20              1                          1                 super.build_phase(phase);
    21              1                          1                 agt = fifo_agent::type_id::create("agt",this);
    22              1                          1                 sb = fifo_scoreboard::type_id::create("sb",this);
    23              1                          1                 cov = fifo_coverage_collector::type_id::create("cov",this);
    24                                                       endfunction
    25                                               
    26                                                       function void connect_phase(uvm_phase phase);
    27              1                          1                 super.connect_phase(phase);
    28              1                          1                 agt.agt_a_port.connect(sb.sb_a_export); 
    29              1                          1                 agt.agt_a_port.connect(cov.cov_a_export);  


=================================================================================
=== Instance: /FIFO_test_pkg
=== Design Unit: work.FIFO_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14         6         8    42.85%

================================Branch Details================================

Branch Coverage for instance /FIFO_test_pkg
NOTE: The modification timestamp for source file 'FIFO_test_pkg.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test_pkg.sv
------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                    ***0***                     `uvm_fatal("build_phase","Test - unable to get the virtual interface")
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                   ***0***     Count coming in to IF
    31              1                    ***0***                 uvm_config_db#(fifo_config)::set(this,"*","CFG",fifo_config_obj_test);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                         1     Count coming in to IF
    48              1                          1                     seq_1.start(env.agt.sqr);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1                     seq_2.start(env.agt.sqr);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1                     seq_3.start(env.agt.sqr);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                          1                     seq_4.start(env.agt.sqr);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                         1     Count coming in to IF
    60              1                          1                     seq_5.start(env.agt.sqr);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        24         3    88.88%

================================Statement Details================================

Statement Coverage for instance /FIFO_test_pkg --
NOTE: The modification timestamp for source file 'FIFO_test_pkg.sv' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test_pkg.sv
    1                                                package FIFO_test_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import fifo_env_pkg::*;
    5                                                    import config_obj_pkg::*;
    6                                                    import fifo_sequence_pkg::*;
    7                                                    `include "uvm_macros.svh"
    8                                                    class fifo_test extends uvm_test;
    9                                                        `uvm_component_utils(fifo_test)
    10              1                    ***0***     
    10              2                    ***0***     
    10              3                          4     
    11                                                       fifo_env env;
    12                                                       fifo_config fifo_config_obj_test;
    13                                               
    14                                                       fifo_reset_sequence seq_1;
    15                                                       Read_30_Write_70_sequence seq_2;
    16                                                       Write_only_sequence seq_3;
    17                                                       Read_only_sequence seq_4;
    18                                                       Read_50_Write_50_sequence seq_5;
    19                                               
    20                                                       function new(string name = "fifo_test", uvm_component parent = null);
    21                                                           super.new(name,parent);
    22              1                          1             endfunction
    23                                               
    24                                                       function void build_phase (uvm_phase phase);
    25                                                           super.build_phase(phase);
    26              1                          1     
    27                                                           fifo_config_obj_test = fifo_config::type_id::create("fifo_config_obj_test");
    28              1                          1     
    29                                                           if(!uvm_config_db#(virtual FIFO_IF)::get(this,"","FIFO_IF",fifo_config_obj_test.fifo_config_if))
    30                                                               `uvm_fatal("build_phase","Test - unable to get the virtual interface")
    31              1                    ***0***                 uvm_config_db#(fifo_config)::set(this,"*","CFG",fifo_config_obj_test);
    32              1                          1     
    33                                                           env = fifo_env::type_id::create("env",this);
    34              1                          1     
    35                                                           seq_1 = fifo_reset_sequence::type_id::create("seq_1",this);
    36              1                          1                 seq_2 = Read_30_Write_70_sequence::type_id::create("seq_2",this);
    37              1                          1                 seq_3 = Write_only_sequence::type_id::create("seq_3",this);
    38              1                          1                 seq_4 = Read_only_sequence::type_id::create("seq_4",this);
    39              1                          1                 seq_5 = Read_50_Write_50_sequence::type_id::create("seq_5",this);
    40              1                          1     
    41                                                       endfunction
    42                                               
    43                                                       task run_phase (uvm_phase phase);
    44                                                           super.run_phase(phase);
    45              1                          1                 phase.raise_objection(this);
    46              1                          1                     
    47                                                               `uvm_info("run_phase","Reset sequence started",UVM_MEDIUM)
    48              1                          1                     seq_1.start(env.agt.sqr);
    49              1                          1     
    50                                                               `uvm_info("run_phase","High Write Low read sequence started",UVM_MEDIUM)
    51              1                          1                     seq_2.start(env.agt.sqr);
    52              1                          1     
    53                                                               `uvm_info("run_phase","Write-only sequence started",UVM_MEDIUM)
    54              1                          1                     seq_3.start(env.agt.sqr);
    55              1                          1     
    56                                                               `uvm_info("run_phase","Read-only sequence started",UVM_MEDIUM)
    57              1                          1                     seq_4.start(env.agt.sqr);
    58              1                          1     
    59                                                               `uvm_info("run_phase","Balanced Write/Read sequence started",UVM_MEDIUM)
    60              1                          1                     seq_5.start(env.agt.sqr);
    61              1                          1     
    62                                                           phase.drop_objection(this);               
    63              1                          1             endtask 


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_collector_pkg/fifo_coverage_collector/FIFO_coverage 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_enable                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en_0                                      1497          1          -    Covered              
        bin wr_en_1                                      2336          1          -    Covered              
    Coverpoint read_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en_0                                      2372          1          -    Covered              
        bin rd_en_1                                      1461          1          -    Covered              
    Coverpoint full_flag                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                       3294          1          -    Covered              
        bin full_1                                        539          1          -    Covered              
    Coverpoint almostfull_flag                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                 3428          1          -    Covered              
        bin almostfull_1                                  405          1          -    Covered              
    Coverpoint empty_flag                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                      3403          1          -    Covered              
        bin empty_1                                       430          1          -    Covered              
    Coverpoint almostempty_flag                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                3093          1          -    Covered              
        bin almostempty_1                                 740          1          -    Covered              
    Coverpoint overflow_flag                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                   3482          1          -    Covered              
        bin overflow_1                                    351          1          -    Covered              
    Coverpoint underflow_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                  3567          1          -    Covered              
        bin underflow_1                                   266          1          -    Covered              
    Coverpoint write_ack_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                     1848          1          -    Covered              
        bin wr_ack_1                                     1985          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,full_0>                  845          1          -    Covered              
            bin <wr_en_0,rd_en_1,full_0>                  616          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_1>                  431          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_0>                 1060          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_1>                  108          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_0>                  773          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin full_1_rd_en1                       0                     -    ZERO                 
    Cross #cross__1#                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostfull_1>            181          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_1>             52          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_1>             84          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_1>             88          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostfull_0>            664          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_0>            564          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_0>           1407          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_0>            793          1          -    Covered              
    Cross #cross__2#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_0,rd_en_1,empty_1>                 280          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_1>                 150          1          -    Covered              
            bin <wr_en_1,rd_en_1,empty_0>                 845          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_0>                 336          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_0>                1491          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_0>                 731          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin empty_1_wr_en1                      0                     -    ZERO                 
    Cross #cross__3#                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostempty_1>           290          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_1>            83          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_1>           198          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_1>           169          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostempty_0>           555          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_0>           533          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_0>          1293          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_0>           712          1          -    Covered              
    Cross #cross__4#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,overflow_1>              105          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_1>              246          1          -    Covered              
            bin <wr_en_1,rd_en_1,overflow_0>              740          1          -    Covered              
            bin <wr_en_0,rd_en_1,overflow_0>              616          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_0>             1245          1          -    Covered              
            bin <wr_en_0,rd_en_0,overflow_0>              881          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin overflow1_wr_en0                    0                     -    ZERO                 
    Cross #cross__5#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,underflow_1>             123          1          -    Covered              
            bin <wr_en_1,rd_en_1,underflow_0>             722          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_1>             143          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_0>             473          1          -    Covered              
            bin <wr_en_1,rd_en_0,underflow_0>            1491          1          -    Covered              
            bin <wr_en_0,rd_en_0,underflow_0>             881          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin underflow1_wr_en0                   0                     -    ZERO                 
    Cross #cross__6#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,wr_ack_1>                740          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_1>               1245          1          -    Covered              
            bin <wr_en_1,rd_en_1,wr_ack_0>                105          1          -    Covered              
            bin <wr_en_0,rd_en_1,wr_ack_0>                616          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_0>                246          1          -    Covered              
            bin <wr_en_0,rd_en_0,wr_ack_0>                881          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin write_ack_wr_en0                    0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/fifoSVA/cover__Counter_threshold 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(127)3838 Covered   
/top/DUT/fifoSVA/cover__Read_Pointer_threshold 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(123)3838 Covered   
/top/DUT/fifoSVA/cover__Write_Pointer_threshold 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(119)3838 Covered   
/top/DUT/fifoSVA/cover__Read_Pointer_Wraparound 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(115)  82 Covered   
/top/DUT/fifoSVA/cover__Write_Pointer_Wraparound 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(111) 152 Covered   
/top/DUT/fifoSVA/cover__Underflow_Detection 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(107) 240 Covered   
/top/DUT/fifoSVA/cover__Overflow_Detection 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(103) 305 Covered   
/top/DUT/fifoSVA/cover__Write_Acknowledge 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(99) 1770 Covered   
/top/DUT/fifoSVA/cover__Almost_Full_Flag_Assertion 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(95)  359 Covered   
/top/DUT/fifoSVA/cover__Full_Flag_Assertion 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(91)  481 Covered   
/top/DUT/fifoSVA/cover__Almost_Empty_Flag_Assertion 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(87)  674 Covered   
/top/DUT/fifoSVA/cover__Empty_Flag_Assertion 
                                         FIFO_SVA Verilog  SVA  FIFO_SVA.sv(83)  586 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 12

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/fifoSVA/Reset
                     FIFO_SVA.sv(8)                     1          1
/top/DUT/fifoSVA/empty_Flag_Assertion
                     FIFO_SVA.sv(81)                    0          1
/top/DUT/fifoSVA/almost_Empty_Flag_Assertion
                     FIFO_SVA.sv(85)                    0          1
/top/DUT/fifoSVA/full_Flag_Assertion
                     FIFO_SVA.sv(89)                    0          1
/top/DUT/fifoSVA/almost_Full_Flag_Assertion
                     FIFO_SVA.sv(93)                    0          1
/top/DUT/fifoSVA/write_Acknowledge
                     FIFO_SVA.sv(97)                    0          1
/top/DUT/fifoSVA/overflow_detection
                     FIFO_SVA.sv(101)                   0          1
/top/DUT/fifoSVA/underflow_Detection
                     FIFO_SVA.sv(105)                   0          1
/top/DUT/fifoSVA/write_Pointer_Wraparound
                     FIFO_SVA.sv(109)                   0          1
/top/DUT/fifoSVA/read_Pointer_Wraparound
                     FIFO_SVA.sv(113)                   0          1
/top/DUT/fifoSVA/write_Pointer_threshold
                     FIFO_SVA.sv(117)                   0          1
/top/DUT/fifoSVA/read_Pointer_threshold
                     FIFO_SVA.sv(121)                   0          1
/top/DUT/fifoSVA/counter_threshold
                     FIFO_SVA.sv(125)                   0          1
/fifo_sequence_pkg/Read_30_Write_70_sequence/body/#ublk#40571367#41/immed__43
                     FIFO_sequence_pkg.sv(43)           0          1
/fifo_sequence_pkg/Read_50_Write_50_sequence/body/#ublk#40571367#64/immed__66
                     FIFO_sequence_pkg.sv(66)           0          1
/fifo_sequence_pkg/Write_only_sequence/body/#ublk#40571367#87/immed__89
                     FIFO_sequence_pkg.sv(89)           0          1
/fifo_sequence_pkg/Read_only_sequence/body/#ublk#40571367#119/immed__121
                     FIFO_sequence_pkg.sv(121)          0          1

Total Coverage By Instance (filtered view): 77.28%

