{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 10:15:53 2015 " "Info: Processing started: Mon Oct 26 10:15:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UART_TX:U2\|divider:U1\|Clk_out " "Info: Detected ripple clock \"UART_TX:U2\|divider:U1\|Clk_out\" as buffer" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TX:U2\|divider:U1\|Clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register UART_TX:U2\|data_buf\[6\] register UART_TX:U2\|shift_reg\[7\] 223.41 MHz 4.476 ns Internal " "Info: Clock \"clk\" has Internal fmax of 223.41 MHz between source register \"UART_TX:U2\|data_buf\[6\]\" and destination register \"UART_TX:U2\|shift_reg\[7\]\" (period= 4.476 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.245 ns + Longest register register " "Info: + Longest register to register delay is 1.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_TX:U2\|data_buf\[6\] 1 REG LCFF_X19_Y1_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N21; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TX:U2|data_buf[6] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.309 ns) 1.245 ns UART_TX:U2\|shift_reg\[7\] 2 REG LCFF_X18_Y9_N1 1 " "Info: 2: + IC(0.936 ns) + CELL(0.309 ns) = 1.245 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 1; REG Node = 'UART_TX:U2\|shift_reg\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { UART_TX:U2|data_buf[6] UART_TX:U2|shift_reg[7] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 24.82 % ) " "Info: Total cell delay = 0.309 ns ( 24.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 75.18 % ) " "Info: Total interconnect delay = 0.936 ns ( 75.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { UART_TX:U2|data_buf[6] UART_TX:U2|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { UART_TX:U2|data_buf[6] {} UART_TX:U2|shift_reg[7] {} } { 0.000ns 0.936ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.047 ns - Smallest " "Info: - Smallest clock skew is -3.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.461 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns UART_TX:U2\|shift_reg\[7\] 3 REG LCFF_X18_Y9_N1 1 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 1; REG Node = 'UART_TX:U2\|shift_reg\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clk~clkctrl UART_TX:U2|shift_reg[7] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl UART_TX:U2|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} UART_TX:U2|shift_reg[7] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.508 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.712 ns) 2.678 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X14_Y11_N29 3 " "Info: 2: + IC(1.112 ns) + CELL(0.712 ns) = 2.678 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.000 ns) 4.242 ns UART_TX:U2\|divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(1.564 ns) + CELL(0.000 ns) = 4.242 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 5.508 ns UART_TX:U2\|data_buf\[6\] 4 REG LCFF_X19_Y1_N21 1 " "Info: 4: + IC(0.648 ns) + CELL(0.618 ns) = 5.508 ns; Loc. = LCFF_X19_Y1_N21; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[6] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.65 % ) " "Info: Total cell delay = 2.184 ns ( 39.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.324 ns ( 60.35 % ) " "Info: Total interconnect delay = 3.324 ns ( 60.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[6] {} } { 0.000ns 0.000ns 1.112ns 1.564ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl UART_TX:U2|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} UART_TX:U2|shift_reg[7] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[6] {} } { 0.000ns 0.000ns 1.112ns 1.564ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { UART_TX:U2|data_buf[6] UART_TX:U2|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { UART_TX:U2|data_buf[6] {} UART_TX:U2|shift_reg[7] {} } { 0.000ns 0.936ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl UART_TX:U2|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} UART_TX:U2|shift_reg[7] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[6] {} } { 0.000ns 0.000ns 1.112ns 1.564ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UART_TX:U2\|divider:U1\|Q\[2\] rst clk 3.489 ns register " "Info: tsu for register \"UART_TX:U2\|divider:U1\|Q\[2\]\" (data pin = \"rst\", clock pin = \"clk\") is 3.489 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.863 ns + Longest pin register " "Info: + Longest pin to register delay is 5.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns rst 1 PIN PIN_B13 14 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 14; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.532 ns) + CELL(0.357 ns) 5.708 ns UART_TX:U2\|divider:U1\|Q~2 2 COMB LCCOMB_X14_Y11_N20 1 " "Info: 2: + IC(4.532 ns) + CELL(0.357 ns) = 5.708 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 1; COMB Node = 'UART_TX:U2\|divider:U1\|Q~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { rst UART_TX:U2|divider:U1|Q~2 } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.863 ns UART_TX:U2\|divider:U1\|Q\[2\] 3 REG LCFF_X14_Y11_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.863 ns; Loc. = LCFF_X14_Y11_N21; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_TX:U2|divider:U1|Q~2 UART_TX:U2|divider:U1|Q[2] } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 22.70 % ) " "Info: Total cell delay = 1.331 ns ( 22.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.532 ns ( 77.30 % ) " "Info: Total interconnect delay = 4.532 ns ( 77.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { rst UART_TX:U2|divider:U1|Q~2 UART_TX:U2|divider:U1|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { rst {} rst~combout {} UART_TX:U2|divider:U1|Q~2 {} UART_TX:U2|divider:U1|Q[2] {} } { 0.000ns 0.000ns 4.532ns 0.000ns } { 0.000ns 0.819ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.464 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns UART_TX:U2\|divider:U1\|Q\[2\] 3 REG LCFF_X14_Y11_N21 3 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X14_Y11_N21; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clk~clkctrl UART_TX:U2|divider:U1|Q[2] } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk clk~clkctrl UART_TX:U2|divider:U1|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk {} clk~combout {} clk~clkctrl {} UART_TX:U2|divider:U1|Q[2] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { rst UART_TX:U2|divider:U1|Q~2 UART_TX:U2|divider:U1|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { rst {} rst~combout {} UART_TX:U2|divider:U1|Q~2 {} UART_TX:U2|divider:U1|Q[2] {} } { 0.000ns 0.000ns 4.532ns 0.000ns } { 0.000ns 0.819ns 0.357ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clk clk~clkctrl UART_TX:U2|divider:U1|Q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clk {} clk~combout {} clk~clkctrl {} UART_TX:U2|divider:U1|Q[2] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Txd UART_TX:U2\|state.transmit 9.075 ns register " "Info: tco from clock \"clk\" to destination pin \"Txd\" through register \"UART_TX:U2\|state.transmit\" is 9.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.505 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.712 ns) 2.678 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X14_Y11_N29 3 " "Info: 2: + IC(1.112 ns) + CELL(0.712 ns) = 2.678 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.000 ns) 4.242 ns UART_TX:U2\|divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(1.564 ns) + CELL(0.000 ns) = 4.242 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.618 ns) 5.505 ns UART_TX:U2\|state.transmit 4 REG LCFF_X18_Y9_N5 15 " "Info: 4: + IC(0.645 ns) + CELL(0.618 ns) = 5.505 ns; Loc. = LCFF_X18_Y9_N5; Fanout = 15; REG Node = 'UART_TX:U2\|state.transmit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.transmit } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.67 % ) " "Info: Total cell delay = 2.184 ns ( 39.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.321 ns ( 60.33 % ) " "Info: Total interconnect delay = 3.321 ns ( 60.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.505 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.transmit } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.505 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|state.transmit {} } { 0.000ns 0.000ns 1.112ns 1.564ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.476 ns + Longest register pin " "Info: + Longest register to pin delay is 3.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_TX:U2\|state.transmit 1 REG LCFF_X18_Y9_N5 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N5; Fanout = 15; REG Node = 'UART_TX:U2\|state.transmit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TX:U2|state.transmit } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.053 ns) 0.382 ns UART_TX:U2\|Txd~1 2 COMB LCCOMB_X19_Y9_N4 1 " "Info: 2: + IC(0.329 ns) + CELL(0.053 ns) = 0.382 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 1; COMB Node = 'UART_TX:U2\|Txd~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.382 ns" { UART_TX:U2|state.transmit UART_TX:U2|Txd~1 } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(1.998 ns) 3.476 ns Txd 3 PIN PIN_AB13 0 " "Info: 3: + IC(1.096 ns) + CELL(1.998 ns) = 3.476 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'Txd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { UART_TX:U2|Txd~1 Txd } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 59.00 % ) " "Info: Total cell delay = 2.051 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.425 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.425 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { UART_TX:U2|state.transmit UART_TX:U2|Txd~1 Txd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.476 ns" { UART_TX:U2|state.transmit {} UART_TX:U2|Txd~1 {} Txd {} } { 0.000ns 0.329ns 1.096ns } { 0.000ns 0.053ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.505 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.transmit } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.505 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|state.transmit {} } { 0.000ns 0.000ns 1.112ns 1.564ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { UART_TX:U2|state.transmit UART_TX:U2|Txd~1 Txd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.476 ns" { UART_TX:U2|state.transmit {} UART_TX:U2|Txd~1 {} Txd {} } { 0.000ns 0.329ns 1.096ns } { 0.000ns 0.053ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UART_TX:U2\|data_buf\[5\] data\[5\] clk 0.692 ns register " "Info: th for register \"UART_TX:U2\|data_buf\[5\]\" (data pin = \"data\[5\]\", clock pin = \"clk\") is 0.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.508 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.712 ns) 2.678 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X14_Y11_N29 3 " "Info: 2: + IC(1.112 ns) + CELL(0.712 ns) = 2.678 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.000 ns) 4.242 ns UART_TX:U2\|divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 17 " "Info: 3: + IC(1.564 ns) + CELL(0.000 ns) = 4.242 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 5.508 ns UART_TX:U2\|data_buf\[5\] 4 REG LCFF_X19_Y1_N3 1 " "Info: 4: + IC(0.648 ns) + CELL(0.618 ns) = 5.508 ns; Loc. = LCFF_X19_Y1_N3; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[5] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.65 % ) " "Info: Total cell delay = 2.184 ns ( 39.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.324 ns ( 60.35 % ) " "Info: Total interconnect delay = 3.324 ns ( 60.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[5] {} } { 0.000ns 0.000ns 1.112ns 1.564ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.965 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[5\] 1 PIN PIN_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y11; Fanout = 1; PIN Node = 'data\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns data\[5\]~5 2 COMB IOC_X22_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = IOC_X22_Y0_N0; Fanout = 1; COMB Node = 'data\[5\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { data[5] data[5]~5 } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.948 ns) + CELL(0.053 ns) 4.810 ns UART_TX:U2\|data_buf\[5\]~feeder 3 COMB LCCOMB_X19_Y1_N2 1 " "Info: 3: + IC(3.948 ns) + CELL(0.053 ns) = 4.810 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 1; COMB Node = 'UART_TX:U2\|data_buf\[5\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.001 ns" { data[5]~5 UART_TX:U2|data_buf[5]~feeder } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.965 ns UART_TX:U2\|data_buf\[5\] 4 REG LCFF_X19_Y1_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 4.965 ns; Loc. = LCFF_X19_Y1_N3; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_TX:U2|data_buf[5]~feeder UART_TX:U2|data_buf[5] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.017 ns ( 20.48 % ) " "Info: Total cell delay = 1.017 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.948 ns ( 79.52 % ) " "Info: Total interconnect delay = 3.948 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { data[5] data[5]~5 UART_TX:U2|data_buf[5]~feeder UART_TX:U2|data_buf[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.965 ns" { data[5] {} data[5]~5 {} UART_TX:U2|data_buf[5]~feeder {} UART_TX:U2|data_buf[5] {} } { 0.000ns 0.000ns 3.948ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[5] {} } { 0.000ns 0.000ns 1.112ns 1.564ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { data[5] data[5]~5 UART_TX:U2|data_buf[5]~feeder UART_TX:U2|data_buf[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.965 ns" { data[5] {} data[5]~5 {} UART_TX:U2|data_buf[5]~feeder {} UART_TX:U2|data_buf[5] {} } { 0.000ns 0.000ns 3.948ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 10:15:53 2015 " "Info: Processing ended: Mon Oct 26 10:15:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
