rob rutenbar,vlsi cad part logic,univers illinoi urbana champaign,modern vlsi chip zillion part logic control memori interconnect etc design complex chip answer cad softwar tool learn build thesa modern vlsi chip remark complex beast billion transistor million logic gate deploy comput control big block memori embed block pre design function design third parti call intellectu properti ip block peopl manag design complic chip answer sequenc comput aid design cad tool take abstract descript chip refin step wise final design class focus major design tool use creation applic specif integr circuit asic system chip soc design focu first part cours key boolean logic represent make possibl synthes verifi gate level logic design first step design chain move logic layout goal student understand tool work level fundament algorithm data structur topic cover includ comput boolean algebra logic verif logic synthesi 2 level multi level recommend background program experi c c java python etc basic knowledg data structur algorithm especi recurs algorithm understand basic digit design boolean algebra kmap gate flip flop finit state machin design linear algebra calculu level junior senior engin exposur basic vlsi undergradu level nice necessari keep cours self contain student vlsi abl skip background materi e tool class
