

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Thu Dec 12 00:47:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.501 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23173|    23173| 0.232 ms | 0.232 ms |  23173|  23173|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_rotate_half_fu_248  |rotate_half  |     1569|     1569| 15.690 us | 15.690 us |  1569|  1569|   none  |
        |grp_rotate_half_fu_255  |rotate_half  |     1569|     1569| 15.690 us | 15.690 us |  1569|  1569|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 1.1    |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 2       |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 2.1    |       96|       96|         1|          -|          -|    96|    no    |
        |- l_S_h_0_h2   |    18464|    18464|      1154|          -|          -|    16|    no    |
        | + l_S_d_0_d2  |     1152|     1152|        12|          -|          -|    96|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    244|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     16|    1304|   2426|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    397|    -|
|Register         |        -|      -|     548|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|     16|    1852|   3067|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      7|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |attention_fadd_32pcA_U173  |attention_fadd_32pcA  |        0|      2|  205|  390|    0|
    |attention_fadd_32pcA_U174  |attention_fadd_32pcA  |        0|      2|  205|  390|    0|
    |attention_fmul_32qcK_U175  |attention_fmul_32qcK  |        0|      3|  143|  321|    0|
    |attention_fmul_32qcK_U176  |attention_fmul_32qcK  |        0|      3|  143|  321|    0|
    |attention_fmul_32qcK_U177  |attention_fmul_32qcK  |        0|      3|  143|  321|    0|
    |attention_fmul_32qcK_U178  |attention_fmul_32qcK  |        0|      3|  143|  321|    0|
    |grp_rotate_half_fu_248     |rotate_half           |        0|      0|  161|  181|    0|
    |grp_rotate_half_fu_255     |rotate_half           |        0|      0|  161|  181|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|     16| 1304| 2426|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |rotated_q_0_U  |apply_rotary_pos_wdI  |        4|  0|   0|    0|  1536|   32|     1|        49152|
    |rotated_k_0_U  |apply_rotary_pos_wdI  |        4|  0|   0|    0|  1536|   32|     1|        49152|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        8|  0|   0|    0|  3072|   64|     2|        98304|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln272_fu_330_p2              |     +    |      0|  0|  15|           7|           1|
    |add_ln273_fu_340_p2              |     +    |      0|  0|  12|          12|          12|
    |add_ln280_fu_394_p2              |     +    |      0|  0|  15|           7|           1|
    |add_ln281_fu_404_p2              |     +    |      0|  0|  12|          12|          12|
    |add_ln289_fu_458_p2              |     +    |      0|  0|  15|           7|           1|
    |add_ln291_fu_485_p2              |     +    |      0|  0|  14|          10|           9|
    |add_ln298_fu_472_p2              |     +    |      0|  0|  12|          12|          12|
    |h2_fu_420_p2                     |     +    |      0|  0|  15|           5|           1|
    |v169_fu_292_p2                   |     +    |      0|  0|  15|           5|           1|
    |v173_fu_356_p2                   |     +    |      0|  0|  15|           5|           1|
    |sub_ln273_fu_318_p2              |     -    |      0|  0|  12|          12|          12|
    |sub_ln281_fu_382_p2              |     -    |      0|  0|  12|          12|          12|
    |sub_ln298_fu_446_p2              |     -    |      0|  0|  12|          12|          12|
    |icmp_ln270_fu_286_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln272_fu_324_p2             |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln278_fu_350_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln280_fu_388_p2             |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln287_fu_414_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln289_fu_452_p2             |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 244|         155|         127|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  97|         20|    1|         20|
    |d2_0_0_reg_237        |   9|          2|    7|         14|
    |h2_0_reg_226          |   9|          2|    5|         10|
    |k_proj_0_address0     |  15|          3|   11|         33|
    |k_proj_0_ce0          |  15|          3|    1|          3|
    |k_proj_0_ce1          |   9|          2|    1|          2|
    |q_proj_0_address0     |  15|          3|   11|         33|
    |q_proj_0_ce0          |  15|          3|    1|          3|
    |q_proj_0_ce1          |   9|          2|    1|          2|
    |rotated_k_0_address0  |  21|          4|   11|         44|
    |rotated_k_0_ce0       |  15|          3|    1|          3|
    |rotated_k_0_ce1       |   9|          2|    1|          2|
    |rotated_k_0_d0        |  15|          3|   32|         96|
    |rotated_k_0_we0       |  15|          3|    1|          3|
    |rotated_k_0_we1       |   9|          2|    1|          2|
    |rotated_q_0_address0  |  21|          4|   11|         44|
    |rotated_q_0_ce0       |  15|          3|    1|          3|
    |rotated_q_0_ce1       |   9|          2|    1|          2|
    |rotated_q_0_d0        |  15|          3|   32|         96|
    |rotated_q_0_we0       |  15|          3|    1|          3|
    |rotated_q_0_we1       |   9|          2|    1|          2|
    |v169_0_reg_182        |   9|          2|    5|         10|
    |v171_0_0_reg_193      |   9|          2|    7|         14|
    |v173_0_reg_204        |   9|          2|    5|         10|
    |v175_0_0_reg_215      |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 397|         82|  157|        468|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln289_reg_555                    |   7|   0|    7|          0|
    |ap_CS_fsm                            |  19|   0|   19|          0|
    |d2_0_0_reg_237                       |   7|   0|    7|          0|
    |grp_rotate_half_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |grp_rotate_half_fu_255_ap_start_reg  |   1|   0|    1|          0|
    |h2_0_reg_226                         |   5|   0|    5|          0|
    |h2_reg_542                           |   5|   0|    5|          0|
    |k_proj_0_load_reg_618                |  32|   0|   32|          0|
    |q_proj_0_load_reg_596                |  32|   0|   32|          0|
    |rotated_k_0_load_reg_623             |  32|   0|   32|          0|
    |rotated_q_0_load_reg_607             |  32|   0|   32|          0|
    |sext_ln298_reg_560                   |  64|   0|   64|          0|
    |sub_ln273_reg_505                    |   7|   0|   12|          5|
    |sub_ln281_reg_526                    |   7|   0|   12|          5|
    |sub_ln298_reg_547                    |   7|   0|   12|          5|
    |v163_load_reg_601                    |  32|   0|   32|          0|
    |v164_load_reg_612                    |  32|   0|   32|          0|
    |v169_0_reg_182                       |   5|   0|    5|          0|
    |v169_reg_500                         |   5|   0|    5|          0|
    |v171_0_0_reg_193                     |   7|   0|    7|          0|
    |v173_0_reg_204                       |   5|   0|    5|          0|
    |v173_reg_521                         |   5|   0|    5|          0|
    |v175_0_0_reg_215                     |   7|   0|    7|          0|
    |v3_reg_633                           |  32|   0|   32|          0|
    |v4_reg_648                           |  32|   0|   32|          0|
    |v5_reg_638                           |  32|   0|   32|          0|
    |v6_reg_643                           |  32|   0|   32|          0|
    |v7_reg_653                           |  32|   0|   32|          0|
    |v_reg_628                            |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 548|   0|  563|         15|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_start           |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_done            | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_idle            | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_ready           | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|v163_address0      | out |   10|  ap_memory |         v163         |     array    |
|v163_ce0           | out |    1|  ap_memory |         v163         |     array    |
|v163_q0            |  in |   32|  ap_memory |         v163         |     array    |
|v164_address0      | out |   10|  ap_memory |         v164         |     array    |
|v164_ce0           | out |    1|  ap_memory |         v164         |     array    |
|v164_q0            |  in |   32|  ap_memory |         v164         |     array    |
|v165_0_address0    | out |   11|  ap_memory |        v165_0        |     array    |
|v165_0_ce0         | out |    1|  ap_memory |        v165_0        |     array    |
|v165_0_we0         | out |    1|  ap_memory |        v165_0        |     array    |
|v165_0_d0          | out |   32|  ap_memory |        v165_0        |     array    |
|v166_0_address0    | out |   11|  ap_memory |        v166_0        |     array    |
|v166_0_ce0         | out |    1|  ap_memory |        v166_0        |     array    |
|v166_0_we0         | out |    1|  ap_memory |        v166_0        |     array    |
|v166_0_d0          | out |   32|  ap_memory |        v166_0        |     array    |
|q_proj_0_address0  | out |   11|  ap_memory |       q_proj_0       |     array    |
|q_proj_0_ce0       | out |    1|  ap_memory |       q_proj_0       |     array    |
|q_proj_0_q0        |  in |   32|  ap_memory |       q_proj_0       |     array    |
|q_proj_0_address1  | out |   11|  ap_memory |       q_proj_0       |     array    |
|q_proj_0_ce1       | out |    1|  ap_memory |       q_proj_0       |     array    |
|q_proj_0_q1        |  in |   32|  ap_memory |       q_proj_0       |     array    |
|k_proj_0_address0  | out |   11|  ap_memory |       k_proj_0       |     array    |
|k_proj_0_ce0       | out |    1|  ap_memory |       k_proj_0       |     array    |
|k_proj_0_q0        |  in |   32|  ap_memory |       k_proj_0       |     array    |
|k_proj_0_address1  | out |   11|  ap_memory |       k_proj_0       |     array    |
|k_proj_0_ce1       | out |    1|  ap_memory |       k_proj_0       |     array    |
|k_proj_0_q1        |  in |   32|  ap_memory |       k_proj_0       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 6 5 
5 --> 5 4 
6 --> 7 
7 --> 8 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%rotated_q_0 = alloca [1536 x float], align 4" [kernel.cpp:269]   --->   Operation 20 'alloca' 'rotated_q_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%rotated_k_0 = alloca [1536 x float], align 4" [kernel.cpp:277]   --->   Operation 21 'alloca' 'rotated_k_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader4.1" [kernel.cpp:270]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%v169_0 = phi i5 [ 0, %0 ], [ %v169, %.preheader4.1.loopexit ]"   --->   Operation 23 'phi' 'v169_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln270 = icmp eq i5 %v169_0, -16" [kernel.cpp:270]   --->   Operation 24 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%v169 = add i5 %v169_0, 1" [kernel.cpp:270]   --->   Operation 26 'add' 'v169' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln270, label %.preheader2.preheader, label %.preheader4.preheader" [kernel.cpp:270]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v169_0, i7 0)" [kernel.cpp:273]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_49 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v169_0, i5 0)" [kernel.cpp:273]   --->   Operation 29 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i10 %tmp_49 to i12" [kernel.cpp:273]   --->   Operation 30 'zext' 'zext_ln273' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.54ns)   --->   "%sub_ln273 = sub i12 %tmp_s, %zext_ln273" [kernel.cpp:273]   --->   Operation 31 'sub' 'sub_ln273' <Predicate = (!icmp_ln270)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader3.0" [kernel.cpp:272]   --->   Operation 32 'br' <Predicate = (!icmp_ln270)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:278]   --->   Operation 33 'br' <Predicate = (icmp_ln270)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v171_0_0 = phi i7 [ %add_ln272, %1 ], [ 0, %.preheader4.preheader ]" [kernel.cpp:272]   --->   Operation 34 'phi' 'v171_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln272 = icmp eq i7 %v171_0_0, -32" [kernel.cpp:272]   --->   Operation 35 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 36 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln272 = add i7 %v171_0_0, 1" [kernel.cpp:272]   --->   Operation 37 'add' 'add_ln272' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %.preheader4.1.loopexit, label %1" [kernel.cpp:272]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln273_1 = zext i7 %v171_0_0 to i12" [kernel.cpp:273]   --->   Operation 39 'zext' 'zext_ln273_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.54ns)   --->   "%add_ln273 = add i12 %sub_ln273, %zext_ln273_1" [kernel.cpp:273]   --->   Operation 40 'add' 'add_ln273' <Predicate = (!icmp_ln272)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln273 = sext i12 %add_ln273 to i64" [kernel.cpp:273]   --->   Operation 41 'sext' 'sext_ln273' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%rotated_q_0_addr = getelementptr [1536 x float]* %rotated_q_0, i64 0, i64 %sext_ln273" [kernel.cpp:273]   --->   Operation 42 'getelementptr' 'rotated_q_0_addr' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %rotated_q_0_addr, align 4" [kernel.cpp:273]   --->   Operation 43 'store' <Predicate = (!icmp_ln272)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader3.0" [kernel.cpp:272]   --->   Operation 44 'br' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader4.1"   --->   Operation 45 'br' <Predicate = (icmp_ln272)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.78>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%v173_0 = phi i5 [ %v173, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]"   --->   Operation 46 'phi' 'v173_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.36ns)   --->   "%icmp_ln278 = icmp eq i5 %v173_0, -16" [kernel.cpp:278]   --->   Operation 47 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 48 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.78ns)   --->   "%v173 = add i5 %v173_0, 1" [kernel.cpp:278]   --->   Operation 49 'add' 'v173' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln278, label %3, label %.preheader1.preheader" [kernel.cpp:278]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_50 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v173_0, i7 0)" [kernel.cpp:281]   --->   Operation 51 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v173_0, i5 0)" [kernel.cpp:281]   --->   Operation 52 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i10 %tmp_51 to i12" [kernel.cpp:281]   --->   Operation 53 'zext' 'zext_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.54ns)   --->   "%sub_ln281 = sub i12 %tmp_50, %zext_ln281" [kernel.cpp:281]   --->   Operation 54 'sub' 'sub_ln281' <Predicate = (!icmp_ln278)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kernel.cpp:280]   --->   Operation 55 'br' <Predicate = (!icmp_ln278)> <Delay = 1.76>
ST_4 : Operation 56 [2/2] (1.76ns)   --->   "call fastcc void @rotate_half([1536 x float]* @q_proj_0, [1536 x float]* %rotated_q_0)" [kernel.cpp:285]   --->   Operation 56 'call' <Predicate = (icmp_ln278)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 57 [2/2] (1.76ns)   --->   "call fastcc void @rotate_half([1536 x float]* @k_proj_0, [1536 x float]* %rotated_k_0)" [kernel.cpp:286]   --->   Operation 57 'call' <Predicate = (icmp_ln278)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 4.80>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%v175_0_0 = phi i7 [ %add_ln280, %2 ], [ 0, %.preheader1.preheader ]" [kernel.cpp:280]   --->   Operation 58 'phi' 'v175_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.48ns)   --->   "%icmp_ln280 = icmp eq i7 %v175_0_0, -32" [kernel.cpp:280]   --->   Operation 59 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 60 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.87ns)   --->   "%add_ln280 = add i7 %v175_0_0, 1" [kernel.cpp:280]   --->   Operation 61 'add' 'add_ln280' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln280, label %.preheader2.loopexit, label %2" [kernel.cpp:280]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln281_1 = zext i7 %v175_0_0 to i12" [kernel.cpp:281]   --->   Operation 63 'zext' 'zext_ln281_1' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln281 = add i12 %sub_ln281, %zext_ln281_1" [kernel.cpp:281]   --->   Operation 64 'add' 'add_ln281' <Predicate = (!icmp_ln280)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln281 = sext i12 %add_ln281 to i64" [kernel.cpp:281]   --->   Operation 65 'sext' 'sext_ln281' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%rotated_k_0_addr = getelementptr [1536 x float]* %rotated_k_0, i64 0, i64 %sext_ln281" [kernel.cpp:281]   --->   Operation 66 'getelementptr' 'rotated_k_0_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %rotated_k_0_addr, align 4" [kernel.cpp:281]   --->   Operation 67 'store' <Predicate = (!icmp_ln280)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:280]   --->   Operation 68 'br' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 69 'br' <Predicate = (icmp_ln280)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @rotate_half([1536 x float]* @q_proj_0, [1536 x float]* %rotated_q_0)" [kernel.cpp:285]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @rotate_half([1536 x float]* @k_proj_0, [1536 x float]* %rotated_k_0)" [kernel.cpp:286]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 72 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:287]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 1.78>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%h2_0 = phi i5 [ 0, %3 ], [ %h2, %l_S_s_0_s2_end ]"   --->   Operation 73 'phi' 'h2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.36ns)   --->   "%icmp_ln287 = icmp eq i5 %h2_0, -16" [kernel.cpp:287]   --->   Operation 74 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 75 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.78ns)   --->   "%h2 = add i5 %h2_0, 1" [kernel.cpp:287]   --->   Operation 76 'add' 'h2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln287, label %7, label %l_S_s_0_s2_begin" [kernel.cpp:287]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str20) nounwind" [kernel.cpp:287]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_52 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h2_0, i7 0)" [kernel.cpp:298]   --->   Operation 79 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_53 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h2_0, i5 0)" [kernel.cpp:298]   --->   Operation 80 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i10 %tmp_53 to i12" [kernel.cpp:298]   --->   Operation 81 'zext' 'zext_ln298' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.54ns)   --->   "%sub_ln298 = sub i12 %tmp_52, %zext_ln298" [kernel.cpp:298]   --->   Operation 82 'sub' 'sub_ln298' <Predicate = (!icmp_ln287)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str21)" [kernel.cpp:288]   --->   Operation 83 'specregionbegin' 'tmp' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:289]   --->   Operation 84 'br' <Predicate = (!icmp_ln287)> <Delay = 1.76>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:309]   --->   Operation 85 'ret' <Predicate = (icmp_ln287)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.98>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%d2_0_0 = phi i7 [ 0, %l_S_s_0_s2_begin ], [ %add_ln289, %6 ]" [kernel.cpp:289]   --->   Operation 86 'phi' 'd2_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.48ns)   --->   "%icmp_ln289 = icmp eq i7 %d2_0_0, -32" [kernel.cpp:289]   --->   Operation 87 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 88 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln289 = add i7 %d2_0_0, 1" [kernel.cpp:289]   --->   Operation 89 'add' 'add_ln289' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln289, label %l_S_s_0_s2_end, label %6" [kernel.cpp:289]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln298_1 = zext i7 %d2_0_0 to i10" [kernel.cpp:298]   --->   Operation 91 'zext' 'zext_ln298_1' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln298_2 = zext i7 %d2_0_0 to i12" [kernel.cpp:298]   --->   Operation 92 'zext' 'zext_ln298_2' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.54ns)   --->   "%add_ln298 = add i12 %sub_ln298, %zext_ln298_2" [kernel.cpp:298]   --->   Operation 93 'add' 'add_ln298' <Predicate = (!icmp_ln289)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln298 = sext i12 %add_ln298 to i64" [kernel.cpp:298]   --->   Operation 94 'sext' 'sext_ln298' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%k_proj_0_addr = getelementptr [1536 x float]* @k_proj_0, i64 0, i64 %sext_ln298" [kernel.cpp:298]   --->   Operation 95 'getelementptr' 'k_proj_0_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%q_proj_0_addr = getelementptr [1536 x float]* @q_proj_0, i64 0, i64 %sext_ln298" [kernel.cpp:290]   --->   Operation 96 'getelementptr' 'q_proj_0_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln291 = add i10 %zext_ln298_1, 480" [kernel.cpp:291]   --->   Operation 97 'add' 'add_ln291' <Predicate = (!icmp_ln289)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i10 %add_ln291 to i64" [kernel.cpp:291]   --->   Operation 98 'zext' 'zext_ln291' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%v163_addr = getelementptr [960 x float]* %v163, i64 0, i64 %zext_ln291" [kernel.cpp:291]   --->   Operation 99 'getelementptr' 'v163_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%v164_addr = getelementptr [960 x float]* %v164, i64 0, i64 %zext_ln291" [kernel.cpp:294]   --->   Operation 100 'getelementptr' 'v164_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%rotated_q_0_addr_1 = getelementptr [1536 x float]* %rotated_q_0, i64 0, i64 %sext_ln298" [kernel.cpp:293]   --->   Operation 101 'getelementptr' 'rotated_q_0_addr_1' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%rotated_k_0_addr_1 = getelementptr [1536 x float]* %rotated_k_0, i64 0, i64 %sext_ln298" [kernel.cpp:301]   --->   Operation 102 'getelementptr' 'rotated_k_0_addr_1' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 103 [2/2] (3.25ns)   --->   "%q_proj_0_load = load float* %q_proj_0_addr, align 4" [kernel.cpp:290]   --->   Operation 103 'load' 'q_proj_0_load' <Predicate = (!icmp_ln289)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 104 [2/2] (3.25ns)   --->   "%v163_load = load float* %v163_addr, align 4" [kernel.cpp:291]   --->   Operation 104 'load' 'v163_load' <Predicate = (!icmp_ln289)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 105 [2/2] (3.25ns)   --->   "%rotated_q_0_load = load float* %rotated_q_0_addr_1, align 4" [kernel.cpp:293]   --->   Operation 105 'load' 'rotated_q_0_load' <Predicate = (!icmp_ln289)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 106 [2/2] (3.25ns)   --->   "%v164_load = load float* %v164_addr, align 4" [kernel.cpp:294]   --->   Operation 106 'load' 'v164_load' <Predicate = (!icmp_ln289)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 107 [2/2] (3.25ns)   --->   "%k_proj_0_load = load float* %k_proj_0_addr, align 4" [kernel.cpp:298]   --->   Operation 107 'load' 'k_proj_0_load' <Predicate = (!icmp_ln289)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 108 [2/2] (3.25ns)   --->   "%rotated_k_0_load = load float* %rotated_k_0_addr_1, align 4" [kernel.cpp:301]   --->   Operation 108 'load' 'rotated_k_0_load' <Predicate = (!icmp_ln289)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str21, i32 %tmp)" [kernel.cpp:307]   --->   Operation 109 'specregionend' 'empty_102' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:287]   --->   Operation 110 'br' <Predicate = (icmp_ln289)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "%q_proj_0_load = load float* %q_proj_0_addr, align 4" [kernel.cpp:290]   --->   Operation 111 'load' 'q_proj_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "%v163_load = load float* %v163_addr, align 4" [kernel.cpp:291]   --->   Operation 112 'load' 'v163_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 113 [1/2] (3.25ns)   --->   "%rotated_q_0_load = load float* %rotated_q_0_addr_1, align 4" [kernel.cpp:293]   --->   Operation 113 'load' 'rotated_q_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 114 [1/2] (3.25ns)   --->   "%v164_load = load float* %v164_addr, align 4" [kernel.cpp:294]   --->   Operation 114 'load' 'v164_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 115 [1/2] (3.25ns)   --->   "%k_proj_0_load = load float* %k_proj_0_addr, align 4" [kernel.cpp:298]   --->   Operation 115 'load' 'k_proj_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 116 [1/2] (3.25ns)   --->   "%rotated_k_0_load = load float* %rotated_k_0_addr_1, align 4" [kernel.cpp:301]   --->   Operation 116 'load' 'rotated_k_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 10 <SV = 7> <Delay = 5.70>
ST_10 : Operation 117 [4/4] (5.70ns)   --->   "%v = fmul float %q_proj_0_load, %v163_load" [kernel.cpp:292]   --->   Operation 117 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [4/4] (5.70ns)   --->   "%v3 = fmul float %rotated_q_0_load, %v164_load" [kernel.cpp:295]   --->   Operation 118 'fmul' 'v3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [4/4] (5.70ns)   --->   "%v5 = fmul float %k_proj_0_load, %v163_load" [kernel.cpp:300]   --->   Operation 119 'fmul' 'v5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [4/4] (5.70ns)   --->   "%v6 = fmul float %rotated_k_0_load, %v164_load" [kernel.cpp:303]   --->   Operation 120 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 5.70>
ST_11 : Operation 121 [3/4] (5.70ns)   --->   "%v = fmul float %q_proj_0_load, %v163_load" [kernel.cpp:292]   --->   Operation 121 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [3/4] (5.70ns)   --->   "%v3 = fmul float %rotated_q_0_load, %v164_load" [kernel.cpp:295]   --->   Operation 122 'fmul' 'v3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [3/4] (5.70ns)   --->   "%v5 = fmul float %k_proj_0_load, %v163_load" [kernel.cpp:300]   --->   Operation 123 'fmul' 'v5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [3/4] (5.70ns)   --->   "%v6 = fmul float %rotated_k_0_load, %v164_load" [kernel.cpp:303]   --->   Operation 124 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 5.70>
ST_12 : Operation 125 [2/4] (5.70ns)   --->   "%v = fmul float %q_proj_0_load, %v163_load" [kernel.cpp:292]   --->   Operation 125 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [2/4] (5.70ns)   --->   "%v3 = fmul float %rotated_q_0_load, %v164_load" [kernel.cpp:295]   --->   Operation 126 'fmul' 'v3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [2/4] (5.70ns)   --->   "%v5 = fmul float %k_proj_0_load, %v163_load" [kernel.cpp:300]   --->   Operation 127 'fmul' 'v5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [2/4] (5.70ns)   --->   "%v6 = fmul float %rotated_k_0_load, %v164_load" [kernel.cpp:303]   --->   Operation 128 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 5.70>
ST_13 : Operation 129 [1/4] (5.70ns)   --->   "%v = fmul float %q_proj_0_load, %v163_load" [kernel.cpp:292]   --->   Operation 129 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/4] (5.70ns)   --->   "%v3 = fmul float %rotated_q_0_load, %v164_load" [kernel.cpp:295]   --->   Operation 130 'fmul' 'v3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/4] (5.70ns)   --->   "%v5 = fmul float %k_proj_0_load, %v163_load" [kernel.cpp:300]   --->   Operation 131 'fmul' 'v5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/4] (5.70ns)   --->   "%v6 = fmul float %rotated_k_0_load, %v164_load" [kernel.cpp:303]   --->   Operation 132 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.25>
ST_14 : Operation 133 [5/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:296]   --->   Operation 133 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [5/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:304]   --->   Operation 134 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.25>
ST_15 : Operation 135 [4/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:296]   --->   Operation 135 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [4/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:304]   --->   Operation 136 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 7.25>
ST_16 : Operation 137 [3/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:296]   --->   Operation 137 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [3/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:304]   --->   Operation 138 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.25>
ST_17 : Operation 139 [2/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:296]   --->   Operation 139 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [2/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:304]   --->   Operation 140 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 7.25>
ST_18 : Operation 141 [1/5] (7.25ns)   --->   "%v4 = fadd float %v, %v3" [kernel.cpp:296]   --->   Operation 141 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [1/5] (7.25ns)   --->   "%v7 = fadd float %v5, %v6" [kernel.cpp:304]   --->   Operation 142 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 3.25>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str22) nounwind" [kernel.cpp:289]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%v165_0_addr = getelementptr [1536 x float]* %v165_0, i64 0, i64 %sext_ln298" [kernel.cpp:297]   --->   Operation 144 'getelementptr' 'v165_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%v166_0_addr = getelementptr [1536 x float]* %v166_0, i64 0, i64 %sext_ln298" [kernel.cpp:305]   --->   Operation 145 'getelementptr' 'v166_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (3.25ns)   --->   "store float %v4, float* %v165_0_addr, align 4" [kernel.cpp:297]   --->   Operation 146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_19 : Operation 147 [1/1] (3.25ns)   --->   "store float %v7, float* %v166_0_addr, align 4" [kernel.cpp:305]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:289]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v163]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v164]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v165_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v166_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ q_proj_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ k_proj_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rotated_q_0        (alloca           ) [ 00111111111111111111]
rotated_k_0        (alloca           ) [ 00111111111111111111]
br_ln270           (br               ) [ 01110000000000000000]
v169_0             (phi              ) [ 00100000000000000000]
icmp_ln270         (icmp             ) [ 00110000000000000000]
empty              (speclooptripcount) [ 00000000000000000000]
v169               (add              ) [ 01110000000000000000]
br_ln270           (br               ) [ 00000000000000000000]
tmp_s              (bitconcatenate   ) [ 00000000000000000000]
tmp_49             (bitconcatenate   ) [ 00000000000000000000]
zext_ln273         (zext             ) [ 00000000000000000000]
sub_ln273          (sub              ) [ 00010000000000000000]
br_ln272           (br               ) [ 00110000000000000000]
br_ln278           (br               ) [ 00111100000000000000]
v171_0_0           (phi              ) [ 00010000000000000000]
icmp_ln272         (icmp             ) [ 00110000000000000000]
empty_98           (speclooptripcount) [ 00000000000000000000]
add_ln272          (add              ) [ 00110000000000000000]
br_ln272           (br               ) [ 00000000000000000000]
zext_ln273_1       (zext             ) [ 00000000000000000000]
add_ln273          (add              ) [ 00000000000000000000]
sext_ln273         (sext             ) [ 00000000000000000000]
rotated_q_0_addr   (getelementptr    ) [ 00000000000000000000]
store_ln273        (store            ) [ 00000000000000000000]
br_ln272           (br               ) [ 00110000000000000000]
br_ln0             (br               ) [ 01110000000000000000]
v173_0             (phi              ) [ 00001000000000000000]
icmp_ln278         (icmp             ) [ 00001100000000000000]
empty_99           (speclooptripcount) [ 00000000000000000000]
v173               (add              ) [ 00101100000000000000]
br_ln278           (br               ) [ 00000000000000000000]
tmp_50             (bitconcatenate   ) [ 00000000000000000000]
tmp_51             (bitconcatenate   ) [ 00000000000000000000]
zext_ln281         (zext             ) [ 00000000000000000000]
sub_ln281          (sub              ) [ 00000100000000000000]
br_ln280           (br               ) [ 00001100000000000000]
v175_0_0           (phi              ) [ 00000100000000000000]
icmp_ln280         (icmp             ) [ 00001100000000000000]
empty_100          (speclooptripcount) [ 00000000000000000000]
add_ln280          (add              ) [ 00001100000000000000]
br_ln280           (br               ) [ 00000000000000000000]
zext_ln281_1       (zext             ) [ 00000000000000000000]
add_ln281          (add              ) [ 00000000000000000000]
sext_ln281         (sext             ) [ 00000000000000000000]
rotated_k_0_addr   (getelementptr    ) [ 00000000000000000000]
store_ln281        (store            ) [ 00000000000000000000]
br_ln280           (br               ) [ 00001100000000000000]
br_ln0             (br               ) [ 00101100000000000000]
call_ln285         (call             ) [ 00000000000000000000]
call_ln286         (call             ) [ 00000000000000000000]
br_ln287           (br               ) [ 00000011111111111111]
h2_0               (phi              ) [ 00000001000000000000]
icmp_ln287         (icmp             ) [ 00000001111111111111]
empty_101          (speclooptripcount) [ 00000000000000000000]
h2                 (add              ) [ 00000011111111111111]
br_ln287           (br               ) [ 00000000000000000000]
specloopname_ln287 (specloopname     ) [ 00000000000000000000]
tmp_52             (bitconcatenate   ) [ 00000000000000000000]
tmp_53             (bitconcatenate   ) [ 00000000000000000000]
zext_ln298         (zext             ) [ 00000000000000000000]
sub_ln298          (sub              ) [ 00000000111111111111]
tmp                (specregionbegin  ) [ 00000000111111111111]
br_ln289           (br               ) [ 00000001111111111111]
ret_ln309          (ret              ) [ 00000000000000000000]
d2_0_0             (phi              ) [ 00000000100000000000]
icmp_ln289         (icmp             ) [ 00000001111111111111]
empty_103          (speclooptripcount) [ 00000000000000000000]
add_ln289          (add              ) [ 00000001111111111111]
br_ln289           (br               ) [ 00000000000000000000]
zext_ln298_1       (zext             ) [ 00000000000000000000]
zext_ln298_2       (zext             ) [ 00000000000000000000]
add_ln298          (add              ) [ 00000000000000000000]
sext_ln298         (sext             ) [ 00000000011111111111]
k_proj_0_addr      (getelementptr    ) [ 00000000010000000000]
q_proj_0_addr      (getelementptr    ) [ 00000000010000000000]
add_ln291          (add              ) [ 00000000000000000000]
zext_ln291         (zext             ) [ 00000000000000000000]
v163_addr          (getelementptr    ) [ 00000000010000000000]
v164_addr          (getelementptr    ) [ 00000000010000000000]
rotated_q_0_addr_1 (getelementptr    ) [ 00000000010000000000]
rotated_k_0_addr_1 (getelementptr    ) [ 00000000010000000000]
empty_102          (specregionend    ) [ 00000000000000000000]
br_ln287           (br               ) [ 00000011111111111111]
q_proj_0_load      (load             ) [ 00000000001111000000]
v163_load          (load             ) [ 00000000001111000000]
rotated_q_0_load   (load             ) [ 00000000001111000000]
v164_load          (load             ) [ 00000000001111000000]
k_proj_0_load      (load             ) [ 00000000001111000000]
rotated_k_0_load   (load             ) [ 00000000001111000000]
v                  (fmul             ) [ 00000000000000111110]
v3                 (fmul             ) [ 00000000000000111110]
v5                 (fmul             ) [ 00000000000000111110]
v6                 (fmul             ) [ 00000000000000111110]
v4                 (fadd             ) [ 00000000000000000001]
v7                 (fadd             ) [ 00000000000000000001]
specloopname_ln289 (specloopname     ) [ 00000000000000000000]
v165_0_addr        (getelementptr    ) [ 00000000000000000000]
v166_0_addr        (getelementptr    ) [ 00000000000000000000]
store_ln297        (store            ) [ 00000000000000000000]
store_ln305        (store            ) [ 00000000000000000000]
br_ln289           (br               ) [ 00000001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v163">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v163"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v164">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v164"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v165_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v165_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v166_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v166_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q_proj_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_proj_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="k_proj_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_proj_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotate_half"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="rotated_q_0_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotated_q_0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="rotated_k_0_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotated_k_0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="rotated_q_0_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="12" slack="0"/>
<pin id="68" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln273/3 rotated_q_0_load/8 "/>
</bind>
</comp>

<comp id="77" class="1004" name="rotated_k_0_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="12" slack="0"/>
<pin id="81" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_addr/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln281/5 rotated_k_0_load/8 "/>
</bind>
</comp>

<comp id="90" class="1004" name="k_proj_0_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="0"/>
<pin id="94" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_proj_0_addr/8 "/>
</bind>
</comp>

<comp id="97" class="1004" name="q_proj_0_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="12" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_proj_0_addr/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="v163_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v163_addr/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="v164_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="10" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v164_addr/8 "/>
</bind>
</comp>

<comp id="118" class="1004" name="rotated_q_0_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="12" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_addr_1/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="rotated_k_0_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_addr_1/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_proj_0_load/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v163_load/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v164_load/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_proj_0_load/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="v165_0_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="11"/>
<pin id="160" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v165_0_addr/19 "/>
</bind>
</comp>

<comp id="163" class="1004" name="v166_0_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="11"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v166_0_addr/19 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln297_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/19 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln305_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/19 "/>
</bind>
</comp>

<comp id="182" class="1005" name="v169_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="1"/>
<pin id="184" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v169_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="v169_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v169_0/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="v171_0_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="1"/>
<pin id="195" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="v171_0_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="v171_0_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v171_0_0/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="v173_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="1"/>
<pin id="206" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v173_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="v173_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v173_0/4 "/>
</bind>
</comp>

<comp id="215" class="1005" name="v175_0_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="1"/>
<pin id="217" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="v175_0_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="v175_0_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v175_0_0/5 "/>
</bind>
</comp>

<comp id="226" class="1005" name="h2_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h2_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="h2_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h2_0/7 "/>
</bind>
</comp>

<comp id="237" class="1005" name="d2_0_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="1"/>
<pin id="239" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d2_0_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="d2_0_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d2_0_0/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_rotate_half_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln285/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_rotate_half_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v4/14 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v7/14 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v3/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v5/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v6/10 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln270_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln270/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="v169_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v169/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_49_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln273_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln273_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="0"/>
<pin id="321" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln273/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln272_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="7" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln272_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln273_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273_1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln273_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="1"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln273/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln273_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln273/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln278_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln278/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="v173_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v173/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_50_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_51_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln281_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sub_ln281_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="0" index="1" bw="10" slack="0"/>
<pin id="385" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln281/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln280_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="0" index="1" bw="7" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln280/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln280_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln281_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281_1/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln281_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="1"/>
<pin id="406" dir="0" index="1" bw="7" slack="0"/>
<pin id="407" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln281_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln281/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln287_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln287/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="h2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h2/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_52_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_53_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln298_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln298/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sub_ln298_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="0" index="1" bw="10" slack="0"/>
<pin id="449" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln298/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln289_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln289_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln289/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln298_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln298_1/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln298_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln298_2/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln298_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="1"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln298/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln298_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln298/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln291_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="10" slack="0"/>
<pin id="488" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln291/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln291_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/8 "/>
</bind>
</comp>

<comp id="500" class="1005" name="v169_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="v169 "/>
</bind>
</comp>

<comp id="505" class="1005" name="sub_ln273_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="1"/>
<pin id="507" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln273 "/>
</bind>
</comp>

<comp id="513" class="1005" name="add_ln272_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln272 "/>
</bind>
</comp>

<comp id="521" class="1005" name="v173_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="v173 "/>
</bind>
</comp>

<comp id="526" class="1005" name="sub_ln281_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="1"/>
<pin id="528" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln281 "/>
</bind>
</comp>

<comp id="534" class="1005" name="add_ln280_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln280 "/>
</bind>
</comp>

<comp id="542" class="1005" name="h2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="sub_ln298_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="1"/>
<pin id="549" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln298 "/>
</bind>
</comp>

<comp id="555" class="1005" name="add_ln289_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="0"/>
<pin id="557" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln289 "/>
</bind>
</comp>

<comp id="560" class="1005" name="sext_ln298_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="11"/>
<pin id="562" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="sext_ln298 "/>
</bind>
</comp>

<comp id="566" class="1005" name="k_proj_0_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="1"/>
<pin id="568" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_proj_0_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="q_proj_0_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="1"/>
<pin id="573" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="q_proj_0_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="v163_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="1"/>
<pin id="578" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v163_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="v164_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="1"/>
<pin id="583" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v164_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="rotated_q_0_addr_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="1"/>
<pin id="588" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rotated_q_0_addr_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="rotated_k_0_addr_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="1"/>
<pin id="593" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rotated_k_0_addr_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="q_proj_0_load_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_proj_0_load "/>
</bind>
</comp>

<comp id="601" class="1005" name="v163_load_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v163_load "/>
</bind>
</comp>

<comp id="607" class="1005" name="rotated_q_0_load_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rotated_q_0_load "/>
</bind>
</comp>

<comp id="612" class="1005" name="v164_load_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v164_load "/>
</bind>
</comp>

<comp id="618" class="1005" name="k_proj_0_load_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_proj_0_load "/>
</bind>
</comp>

<comp id="623" class="1005" name="rotated_k_0_load_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rotated_k_0_load "/>
</bind>
</comp>

<comp id="628" class="1005" name="v_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="633" class="1005" name="v3_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v3 "/>
</bind>
</comp>

<comp id="638" class="1005" name="v5_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v5 "/>
</bind>
</comp>

<comp id="643" class="1005" name="v6_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v6 "/>
</bind>
</comp>

<comp id="648" class="1005" name="v4_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v4 "/>
</bind>
</comp>

<comp id="653" class="1005" name="v7_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="97" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="104" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="118" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="148"><net_src comp="111" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="90" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="124" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="156" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="163" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="290"><net_src comp="186" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="186" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="186" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="186" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="298" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="197" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="197" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="197" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="354"><net_src comp="208" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="208" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="22" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="208" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="208" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="14" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="362" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="219" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="219" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="219" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="418"><net_src comp="230" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="16" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="230" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="22" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="230" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="26" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="28" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="230" pin="4"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="14" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="426" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="241" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="30" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="241" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="34" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="241" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="241" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="489"><net_src comp="464" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="50" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="503"><net_src comp="292" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="508"><net_src comp="318" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="516"><net_src comp="330" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="524"><net_src comp="356" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="529"><net_src comp="382" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="537"><net_src comp="394" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="545"><net_src comp="420" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="550"><net_src comp="446" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="558"><net_src comp="458" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="563"><net_src comp="477" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="569"><net_src comp="90" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="574"><net_src comp="97" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="579"><net_src comp="104" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="584"><net_src comp="111" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="589"><net_src comp="118" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="594"><net_src comp="124" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="599"><net_src comp="130" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="604"><net_src comp="136" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="610"><net_src comp="70" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="615"><net_src comp="143" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="621"><net_src comp="149" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="626"><net_src comp="83" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="631"><net_src comp="270" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="636"><net_src comp="274" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="641"><net_src comp="278" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="646"><net_src comp="282" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="651"><net_src comp="262" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="656"><net_src comp="266" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="176" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v163 | {}
	Port: v164 | {}
	Port: v165_0 | {19 }
	Port: v166_0 | {19 }
	Port: q_proj_0 | {}
	Port: k_proj_0 | {}
 - Input state : 
	Port: apply_rotary_pos_emb : v163 | {8 9 }
	Port: apply_rotary_pos_emb : v164 | {8 9 }
	Port: apply_rotary_pos_emb : q_proj_0 | {4 6 8 9 }
	Port: apply_rotary_pos_emb : k_proj_0 | {4 6 8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln270 : 1
		v169 : 1
		br_ln270 : 2
		tmp_s : 1
		tmp_49 : 1
		zext_ln273 : 2
		sub_ln273 : 3
	State 3
		icmp_ln272 : 1
		add_ln272 : 1
		br_ln272 : 2
		zext_ln273_1 : 1
		add_ln273 : 2
		sext_ln273 : 3
		rotated_q_0_addr : 4
		store_ln273 : 5
	State 4
		icmp_ln278 : 1
		v173 : 1
		br_ln278 : 2
		tmp_50 : 1
		tmp_51 : 1
		zext_ln281 : 2
		sub_ln281 : 3
	State 5
		icmp_ln280 : 1
		add_ln280 : 1
		br_ln280 : 2
		zext_ln281_1 : 1
		add_ln281 : 2
		sext_ln281 : 3
		rotated_k_0_addr : 4
		store_ln281 : 5
	State 6
	State 7
		icmp_ln287 : 1
		h2 : 1
		br_ln287 : 2
		tmp_52 : 1
		tmp_53 : 1
		zext_ln298 : 2
		sub_ln298 : 3
	State 8
		icmp_ln289 : 1
		add_ln289 : 1
		br_ln289 : 2
		zext_ln298_1 : 1
		zext_ln298_2 : 1
		add_ln298 : 2
		sext_ln298 : 3
		k_proj_0_addr : 4
		q_proj_0_addr : 4
		add_ln291 : 2
		zext_ln291 : 3
		v163_addr : 4
		v164_addr : 4
		rotated_q_0_addr_1 : 4
		rotated_k_0_addr_1 : 4
		q_proj_0_load : 5
		v163_load : 5
		rotated_q_0_load : 5
		v164_load : 5
		k_proj_0_load : 5
		rotated_k_0_load : 5
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln297 : 1
		store_ln305 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |       grp_fu_270       |    3    |    0    |   143   |   321   |
|   fmul   |       grp_fu_274       |    3    |    0    |   143   |   321   |
|          |       grp_fu_278       |    3    |    0    |   143   |   321   |
|          |       grp_fu_282       |    3    |    0    |   143   |   321   |
|----------|------------------------|---------|---------|---------|---------|
|   fadd   |       grp_fu_262       |    2    |    0    |   205   |   390   |
|          |       grp_fu_266       |    2    |    0    |   205   |   390   |
|----------|------------------------|---------|---------|---------|---------|
|   call   | grp_rotate_half_fu_248 |    0    |  3.538  |   184   |   153   |
|          | grp_rotate_half_fu_255 |    0    |  3.538  |   184   |   153   |
|----------|------------------------|---------|---------|---------|---------|
|          |       v169_fu_292      |    0    |    0    |    0    |    15   |
|          |    add_ln272_fu_330    |    0    |    0    |    0    |    15   |
|          |    add_ln273_fu_340    |    0    |    0    |    0    |    12   |
|          |       v173_fu_356      |    0    |    0    |    0    |    15   |
|    add   |    add_ln280_fu_394    |    0    |    0    |    0    |    15   |
|          |    add_ln281_fu_404    |    0    |    0    |    0    |    12   |
|          |        h2_fu_420       |    0    |    0    |    0    |    15   |
|          |    add_ln289_fu_458    |    0    |    0    |    0    |    15   |
|          |    add_ln298_fu_472    |    0    |    0    |    0    |    12   |
|          |    add_ln291_fu_485    |    0    |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|---------|
|          |    icmp_ln270_fu_286   |    0    |    0    |    0    |    11   |
|          |    icmp_ln272_fu_324   |    0    |    0    |    0    |    11   |
|   icmp   |    icmp_ln278_fu_350   |    0    |    0    |    0    |    11   |
|          |    icmp_ln280_fu_388   |    0    |    0    |    0    |    11   |
|          |    icmp_ln287_fu_414   |    0    |    0    |    0    |    11   |
|          |    icmp_ln289_fu_452   |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|          |    sub_ln273_fu_318    |    0    |    0    |    0    |    12   |
|    sub   |    sub_ln281_fu_382    |    0    |    0    |    0    |    12   |
|          |    sub_ln298_fu_446    |    0    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_s_fu_298      |    0    |    0    |    0    |    0    |
|          |      tmp_49_fu_306     |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_50_fu_362     |    0    |    0    |    0    |    0    |
|          |      tmp_51_fu_370     |    0    |    0    |    0    |    0    |
|          |      tmp_52_fu_426     |    0    |    0    |    0    |    0    |
|          |      tmp_53_fu_434     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln273_fu_314   |    0    |    0    |    0    |    0    |
|          |   zext_ln273_1_fu_336  |    0    |    0    |    0    |    0    |
|          |    zext_ln281_fu_378   |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln281_1_fu_400  |    0    |    0    |    0    |    0    |
|          |    zext_ln298_fu_442   |    0    |    0    |    0    |    0    |
|          |   zext_ln298_1_fu_464  |    0    |    0    |    0    |    0    |
|          |   zext_ln298_2_fu_468  |    0    |    0    |    0    |    0    |
|          |    zext_ln291_fu_491   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    sext_ln273_fu_345   |    0    |    0    |    0    |    0    |
|   sext   |    sext_ln281_fu_409   |    0    |    0    |    0    |    0    |
|          |    sext_ln298_fu_477   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    16   |  7.076  |   1350  |   2612  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|rotated_k_0|    4   |    0   |    0   |    0   |
|rotated_q_0|    4   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln272_reg_513    |    7   |
|     add_ln280_reg_534    |    7   |
|     add_ln289_reg_555    |    7   |
|      d2_0_0_reg_237      |    7   |
|       h2_0_reg_226       |    5   |
|        h2_reg_542        |    5   |
|   k_proj_0_addr_reg_566  |   11   |
|   k_proj_0_load_reg_618  |   32   |
|   q_proj_0_addr_reg_571  |   11   |
|   q_proj_0_load_reg_596  |   32   |
|rotated_k_0_addr_1_reg_591|   11   |
| rotated_k_0_load_reg_623 |   32   |
|rotated_q_0_addr_1_reg_586|   11   |
| rotated_q_0_load_reg_607 |   32   |
|    sext_ln298_reg_560    |   64   |
|     sub_ln273_reg_505    |   12   |
|     sub_ln281_reg_526    |   12   |
|     sub_ln298_reg_547    |   12   |
|     v163_addr_reg_576    |   10   |
|     v163_load_reg_601    |   32   |
|     v164_addr_reg_581    |   10   |
|     v164_load_reg_612    |   32   |
|      v169_0_reg_182      |    5   |
|       v169_reg_500       |    5   |
|     v171_0_0_reg_193     |    7   |
|      v173_0_reg_204      |    5   |
|       v173_reg_521       |    5   |
|     v175_0_0_reg_215     |    7   |
|        v3_reg_633        |   32   |
|        v4_reg_648        |   32   |
|        v5_reg_638        |   32   |
|        v6_reg_643        |   32   |
|        v7_reg_653        |   32   |
|         v_reg_628        |   32   |
+--------------------------+--------+
|           Total          |   620  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_70 |  p0  |   3  |  11  |   33   ||    15   |
|  grp_access_fu_83 |  p0  |   3  |  11  |   33   ||    15   |
| grp_access_fu_130 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_143 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_149 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   150  || 10.7055 ||    66   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |    7   |  1350  |  2612  |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   66   |    -   |
|  Register |    -   |    -   |    -   |   620  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   16   |   17   |  1970  |  2678  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
