{
  "description": {
    "spec-version": {
      "Right": ">=1.8"
    },
    "package": {
      "name": "verilog",
      "version": [
        0,
        0,
        4
      ]
    },
    "license": {
      "Right": "BSD3"
    },
    "license-files": [
      "LICENSE"
    ],
    "copyright": "",
    "maintainer": "Tom Hawkins <tomahawkins@gmail.com>",
    "author": "Tom Hawkins <tomahawkins@gmail.com>",
    "stability": "",
    "tested-with": [],
    "homepage": "http://github.com/tomahawkins/verilog",
    "pkg-url": "",
    "bug-reports": "",
    "source-repos": [
      {
        "kind": {},
        "type": "Git",
        "location": "git://github.com/tomahawkins/verilog.git",
        "module": null,
        "branch": null,
        "tag": null,
        "subdir": null
      }
    ],
    "synopsis": "Verilog parser and DSL.",
    "description": "A parser and DSL supporting a small subset of Verilog-95.\nIntended for machine generated, synthesizable code.",
    "category": "Language, Hardware, Embedded",
    "custom-fields": [],
    "build-type-raw": "Simple",
    "custom-setup": null,
    "library": null,
    "sublibraries": [],
    "executables": [],
    "foreign-libs": [],
    "test-suites": [],
    "benchmarks": [],
    "data-files": [],
    "data-dir": ".",
    "extra-source-files": [],
    "extra-tmp-files": [],
    "extra-doc-files": []
  },
  "library": {
    "condTreeData": {
      "name": {},
      "exposed-modules": [
        [
          "Data",
          "BitVec"
        ],
        [
          "Language",
          "Verilog"
        ],
        [
          "Language",
          "Verilog",
          "AST"
        ],
        [
          "Language",
          "Verilog",
          "DSL"
        ],
        [
          "Language",
          "Verilog",
          "Parser"
        ],
        [
          "Language",
          "Verilog",
          "Parser",
          "Lex"
        ],
        [
          "Language",
          "Verilog",
          "Parser",
          "Parse"
        ],
        [
          "Language",
          "Verilog",
          "Parser",
          "Preprocess"
        ],
        [
          "Language",
          "Verilog",
          "Parser",
          "Tokens"
        ]
      ],
      "re-exported-modules": [],
      "signatures": [],
      "exposed": true,
      "visibility": "LibraryVisibilityPublic",
      "build-info": {
        "buildable": true,
        "buildTools": [
          {
            "package-name": "alex",
            "include-renaming": ">=3 && <4"
          },
          {
            "package-name": "happy",
            "include-renaming": ">=1 && <2"
          }
        ],
        "buildToolDepends": [],
        "cppOptions": [],
        "asmOptions": [],
        "cmmOptions": [],
        "ccOptions": [],
        "cxxOptions": [],
        "ldOptions": [],
        "pkgconfigDepends": [],
        "frameworks": [],
        "extraFrameworkDirs": [],
        "asmSources": [],
        "cmmSources": [],
        "cSources": [],
        "cxxSources": [],
        "jsSources": [],
        "hsSourceDirs": [],
        "otherModules": [],
        "virtualModules": [],
        "autogenModules": [],
        "defaultLanguage": null,
        "otherLanguages": [],
        "defaultExtensions": [],
        "otherExtensions": [],
        "oldExtensions": [],
        "extraLibs": [],
        "extraGHCiLibs": [],
        "extraBundledLibs": [],
        "extraLibFlavours": [],
        "extraDynLibFlavours": [],
        "extraLibDirs": [],
        "includeDirs": [],
        "includes": [],
        "autogenIncludes": [],
        "installIncludes": [],
        "options": [
          [
            "-W",
            "-fprof-auto"
          ],
          []
        ],
        "profOptions": [
          [],
          []
        ],
        "sharedOptions": [
          [],
          []
        ],
        "staticOptions": [
          [],
          []
        ],
        "customFieldsBI": [],
        "targetBuildDepends": [
          {
            "package-name": "base",
            "version-range": ">=4.0 && <5.0",
            "library": [
              {}
            ]
          },
          {
            "package-name": "array",
            "version-range": ">=0.4 && <5.0",
            "library": [
              {}
            ]
          },
          {
            "package-name": "monadLib",
            "version-range": ">=3.7 && <4.0",
            "library": [
              {}
            ]
          }
        ],
        "mixins": []
      }
    },
    "condTreeConstraints": [
      {
        "package-name": "base",
        "version-range": ">=4.0 && <5.0",
        "library": [
          {}
        ]
      },
      {
        "package-name": "array",
        "version-range": ">=0.4 && <5.0",
        "library": [
          {}
        ]
      },
      {
        "package-name": "monadLib",
        "version-range": ">=3.7 && <4.0",
        "library": [
          {}
        ]
      }
    ],
    "condTreeComponents": []
  }
}
