/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  reg [10:0] _02_;
  reg [6:0] _03_;
  wire [11:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [29:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_1_1z = ~in_data[107];
  assign celloutsig_1_12z = { celloutsig_1_2z[9:0], celloutsig_1_7z } + { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_1z = { in_data[70:66], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + { in_data[58:51], celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= { celloutsig_0_1z[7:6], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_1z[6:5], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z };
  reg [11:0] _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 12'h000;
    else _11_ <= { _03_[2:1], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_11z };
  assign { _04_[11:3], _00_, _04_[1:0] } = _11_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 5'h00;
    else _01_ <= celloutsig_1_2z[18:14];
  assign celloutsig_1_17z = { celloutsig_1_12z[5:4], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_11z } & celloutsig_1_2z[21:17];
  assign celloutsig_0_11z = celloutsig_0_1z[9:4] >= { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_1_5z = { celloutsig_1_2z[27:18], _01_, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, _01_, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } && { in_data[173:159], _01_, celloutsig_1_4z, _01_ };
  assign celloutsig_1_7z = { in_data[161:153], celloutsig_1_4z } && { celloutsig_1_2z[29:25], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_3z = in_data[85:81] && { celloutsig_0_1z[9:6], celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[138:112], celloutsig_1_1z } && { celloutsig_1_2z[26:0], celloutsig_1_0z };
  assign celloutsig_0_7z = ! { celloutsig_0_1z[7:1], _02_, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_8z = ! { _02_[7:2], celloutsig_0_5z, _02_ };
  assign celloutsig_0_28z = ! _03_[4:1];
  assign celloutsig_0_5z = in_data[56] & ~(celloutsig_0_3z);
  assign celloutsig_1_2z = { in_data[165:138], celloutsig_1_0z, celloutsig_1_0z } * { in_data[175:147], celloutsig_1_1z };
  assign celloutsig_1_13z = - { in_data[137:134], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_22z = - { _04_[8:3], _00_, _04_[1:0], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[136] & celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_2z[23] & celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_5z & celloutsig_1_17z[2];
  assign celloutsig_0_14z = in_data[53] & _03_[2];
  assign celloutsig_1_0z = in_data[142] & in_data[162];
  assign celloutsig_0_9z = ~^ in_data[86:83];
  assign celloutsig_0_0z = ~((in_data[4] & in_data[70]) | in_data[36]);
  assign celloutsig_1_8z = ~((in_data[118] & celloutsig_1_2z[12]) | in_data[113]);
  assign celloutsig_1_18z = ~((celloutsig_1_1z & celloutsig_1_17z[0]) | celloutsig_1_13z[5]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z[6]) | celloutsig_0_1z[6]);
  assign celloutsig_0_27z = ~((celloutsig_0_0z & celloutsig_0_22z[7]) | celloutsig_0_9z);
  assign _04_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
