

================================================================
== Vitis HLS Report for 'conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1'
================================================================
* Date:           Thu Apr 18 02:58:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w4a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.164 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadBiasStreamsLOOP_VITIS_LOOP_240_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V = alloca i32 1"   --->   Operation 8 'alloca' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln239_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln239"   --->   Operation 9 'read' 'zext_ln239_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln276_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %zext_ln276"   --->   Operation 10 'read' 'zext_ln276_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln276_cast = sext i37 %zext_ln276_read"   --->   Operation 11 'sext' 'zext_ln276_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln239_cast = sext i30 %zext_ln239_read"   --->   Operation 12 'sext' 'zext_ln239_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln239_cast_cast = zext i32 %zext_ln239_cast"   --->   Operation 13 'zext' 'zext_ln239_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_strb_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_keep_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i68 0, i68 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %i_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i68 %indvar_flatten" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%icmp_ln239 = icmp_eq  i68 %indvar_flatten_load, i68 %zext_ln276_cast" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 24 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.11ns)   --->   "%add_ln239 = add i68 %indvar_flatten_load, i68 1" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 25 'add' 'add_ln239' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %for.inc16.i, void %for.body.i2947.preheader.exitStub" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 26 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [sources/mixed_conv_w4/mixed_conv.cpp:240]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_1_load = load i64 %i_1" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 28 'load' 'i_1_load' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadBiasStreamsLOOP_VITIS_LOOP_240_1_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.75ns)   --->   "%icmp_ln240 = icmp_eq  i5 %j_load, i5 16" [sources/mixed_conv_w4/mixed_conv.cpp:240]   --->   Operation 30 'icmp' 'icmp_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln232 = select i1 %icmp_ln240, i5 0, i5 %j_load" [sources/mixed_conv_w4/mixed_conv.cpp:232]   --->   Operation 31 'select' 'select_ln232' <Predicate = (!icmp_ln239)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.08ns)   --->   "%add_ln239_1 = add i64 %i_1_load, i64 1" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 32 'add' 'add_ln239_1' <Predicate = (!icmp_ln239)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.13ns)   --->   "%cmp6_i2921_mid1 = icmp_ult  i64 %add_ln239_1, i64 %zext_ln239_cast_cast" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 33 'icmp' 'cmp6_i2921_mid1' <Predicate = (!icmp_ln239)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.13ns)   --->   "%cmp6_i29211305 = icmp_ult  i64 %i_1_load, i64 %zext_ln239_cast_cast" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 34 'icmp' 'cmp6_i29211305' <Predicate = (!icmp_ln239)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.17ns)   --->   "%select_ln232_1 = select i1 %icmp_ln240, i1 %cmp6_i2921_mid1, i1 %cmp6_i29211305" [sources/mixed_conv_w4/mixed_conv.cpp:232]   --->   Operation 35 'select' 'select_ln232_1' <Predicate = (!icmp_ln239)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%select_ln239 = select i1 %icmp_ln240, i64 %add_ln239_1, i64 %i_1_load" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 36 'select' 'select_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [sources/mixed_conv_w4/mixed_conv.cpp:241]   --->   Operation 37 'specpipeline' 'specpipeline_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln232 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sources/mixed_conv_w4/mixed_conv.cpp:232]   --->   Operation 38 'specloopname' 'specloopname_ln232' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %select_ln232_1, void %for.inc.i, void %if.then.i2923" [sources/mixed_conv_w4/mixed_conv.cpp:242]   --->   Operation 39 'br' 'br_ln242' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.75ns)   --->   "%icmp_ln243 = icmp_eq  i5 %select_ln232, i5 0" [sources/mixed_conv_w4/mixed_conv.cpp:243]   --->   Operation 40 'icmp' 'icmp_ln243' <Predicate = (!icmp_ln239 & select_ln232_1)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %if.end.i2927, void %if.then8.i2924" [sources/mixed_conv_w4/mixed_conv.cpp:243]   --->   Operation 41 'br' 'br_ln243' <Predicate = (!icmp_ln239 & select_ln232_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 42 'read' 'empty' <Predicate = (!icmp_ln239 & select_ln232_1 & icmp_ln243)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i161 %empty"   --->   Operation 43 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln239 & select_ln232_1 & icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln245 = store i128 %tmp_data_V_1, i128 %tmp_data_V" [sources/mixed_conv_w4/mixed_conv.cpp:245]   --->   Operation 44 'store' 'store_ln245' <Predicate = (!icmp_ln239 & select_ln232_1 & icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln245 = br void %if.end.i2927" [sources/mixed_conv_w4/mixed_conv.cpp:245]   --->   Operation 45 'br' 'br_ln245' <Predicate = (!icmp_ln239 & select_ln232_1 & icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i5 %select_ln232" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 46 'trunc' 'trunc_ln246' <Predicate = (!icmp_ln239 & select_ln232_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.44ns)   --->   "%switch_ln246 = switch i4 %trunc_ln246, void %arrayidx.i2989.case.15, i4 0, void %arrayidx.i2989.case.0, i4 1, void %arrayidx.i2989.case.1, i4 2, void %arrayidx.i2989.case.2, i4 3, void %arrayidx.i2989.case.3, i4 4, void %arrayidx.i2989.case.4, i4 5, void %arrayidx.i2989.case.5, i4 6, void %arrayidx.i2989.case.6, i4 7, void %arrayidx.i2989.case.7, i4 8, void %arrayidx.i2989.case.8, i4 9, void %arrayidx.i2989.case.9, i4 10, void %arrayidx.i2989.case.10, i4 11, void %arrayidx.i2989.case.11, i4 12, void %arrayidx.i2989.case.12, i4 13, void %arrayidx.i2989.case.13, i4 14, void %arrayidx.i2989.case.14" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 47 'switch' 'switch_ln246' <Predicate = (!icmp_ln239 & select_ln232_1)> <Delay = 0.44>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 48 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 14)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 49 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 13)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 50 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 12)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 51 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 11)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 52 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 53 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 54 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 55 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 56 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 57 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 58 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 4)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 59 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 60 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 61 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 62 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2989.exit" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 63 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 15)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%j_1 = add i5 %select_ln232, i5 1" [sources/mixed_conv_w4/mixed_conv.cpp:240]   --->   Operation 64 'add' 'j_1' <Predicate = (!icmp_ln239)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln240 = store i68 %add_ln239, i68 %indvar_flatten" [sources/mixed_conv_w4/mixed_conv.cpp:240]   --->   Operation 65 'store' 'store_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln240 = store i64 %select_ln239, i64 %i_1" [sources/mixed_conv_w4/mixed_conv.cpp:240]   --->   Operation 66 'store' 'store_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln240 = store i5 %j_1, i5 %j" [sources/mixed_conv_w4/mixed_conv.cpp:240]   --->   Operation 67 'store' 'store_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.body5.i" [sources/mixed_conv_w4/mixed_conv.cpp:240]   --->   Operation 68 'br' 'br_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln239)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.16>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = load i128 %tmp_data_V"   --->   Operation 69 'load' 'tmp_data_V_3' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln246, i3 0" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 70 'bitconcatenate' 'shl_ln1' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.77ns)   --->   "%sub_ln247 = sub i7 120, i7 %shl_ln1" [sources/mixed_conv_w4/mixed_conv.cpp:247]   --->   Operation 71 'sub' 'sub_ln247' <Predicate = (select_ln232_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.35ns)   --->   "%xor_ln628 = xor i7 %shl_ln1, i7 127"   --->   Operation 72 'xor' 'xor_ln628' <Predicate = (select_ln232_1)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.81ns)   --->   "%icmp_ln628 = icmp_ugt  i7 %sub_ln247, i7 %xor_ln628"   --->   Operation 73 'icmp' 'icmp_ln628' <Predicate = (select_ln232_1)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%tmp = partselect i128 @llvm.part.select.i128, i128 %tmp_data_V_3, i32 127, i32 0"   --->   Operation 74 'partselect' 'tmp' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.77ns)   --->   "%sub_ln628 = sub i7 %sub_ln247, i7 %xor_ln628"   --->   Operation 75 'sub' 'sub_ln628' <Predicate = (select_ln232_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%or_ln628 = or i7 %shl_ln1, i7 7"   --->   Operation 76 'or' 'or_ln628' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.77ns)   --->   "%sub_ln628_1 = sub i7 %xor_ln628, i7 %sub_ln247"   --->   Operation 77 'sub' 'sub_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%select_ln628 = select i1 %icmp_ln628, i7 %sub_ln628, i7 %sub_ln628_1"   --->   Operation 78 'select' 'select_ln628' <Predicate = (select_ln232_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%select_ln628_1 = select i1 %icmp_ln628, i128 %tmp, i128 %tmp_data_V_3"   --->   Operation 79 'select' 'select_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%select_ln628_2 = select i1 %icmp_ln628, i7 %or_ln628, i7 %sub_ln247"   --->   Operation 80 'select' 'select_ln628_2' <Predicate = (select_ln232_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%xor_ln628_1 = xor i7 %select_ln628, i7 127"   --->   Operation 81 'xor' 'xor_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%zext_ln628 = zext i7 %select_ln628_2"   --->   Operation 82 'zext' 'zext_ln628' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%zext_ln628_1 = zext i7 %xor_ln628_1"   --->   Operation 83 'zext' 'zext_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln628 = lshr i128 %select_ln628_1, i128 %zext_ln628"   --->   Operation 84 'lshr' 'lshr_ln628' <Predicate = (select_ln232_1)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.73ns) (out node of the LUT)   --->   "%lshr_ln628_1 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_1"   --->   Operation 85 'lshr' 'lshr_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.37ns) (out node of the LUT)   --->   "%p_Result_s = and i128 %lshr_ln628, i128 %lshr_ln628_1"   --->   Operation 86 'and' 'p_Result_s' <Predicate = (select_ln232_1)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i128 %p_Result_s"   --->   Operation 87 'trunc' 'trunc_ln358' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bias_V_14_addr = getelementptr i8 %bias_V_14, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 88 'getelementptr' 'bias_V_14_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 14)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_14_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 89 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%bias_V_13_addr = getelementptr i8 %bias_V_13, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 90 'getelementptr' 'bias_V_13_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 13)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_13_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 91 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%bias_V_12_addr = getelementptr i8 %bias_V_12, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 92 'getelementptr' 'bias_V_12_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 12)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_12_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 93 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%bias_V_11_addr = getelementptr i8 %bias_V_11, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 94 'getelementptr' 'bias_V_11_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 11)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_11_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 95 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%bias_V_10_addr = getelementptr i8 %bias_V_10, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 96 'getelementptr' 'bias_V_10_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_10_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 97 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%bias_V_9_addr = getelementptr i8 %bias_V_9, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 98 'getelementptr' 'bias_V_9_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 9)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_9_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 99 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%bias_V_8_addr = getelementptr i8 %bias_V_8, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 100 'getelementptr' 'bias_V_8_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_8_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 101 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%bias_V_7_addr = getelementptr i8 %bias_V_7, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 102 'getelementptr' 'bias_V_7_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 7)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_7_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 103 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%bias_V_6_addr = getelementptr i8 %bias_V_6, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 104 'getelementptr' 'bias_V_6_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 6)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_6_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 105 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%bias_V_5_addr = getelementptr i8 %bias_V_5, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 106 'getelementptr' 'bias_V_5_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 5)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_5_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 107 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%bias_V_4_addr = getelementptr i8 %bias_V_4, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 108 'getelementptr' 'bias_V_4_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 4)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_4_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 109 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%bias_V_3_addr = getelementptr i8 %bias_V_3, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 110 'getelementptr' 'bias_V_3_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 3)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_3_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 111 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%bias_V_2_addr = getelementptr i8 %bias_V_2, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 112 'getelementptr' 'bias_V_2_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 2)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_2_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 113 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%bias_V_1_addr = getelementptr i8 %bias_V_1, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 114 'getelementptr' 'bias_V_1_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_1_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 115 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr i8 %bias_V, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 116 'getelementptr' 'bias_V_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 0)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 117 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%bias_V_15_addr = getelementptr i8 %bias_V_15, i64 0, i64 %select_ln239" [sources/mixed_conv_w4/mixed_conv.cpp:239]   --->   Operation 118 'getelementptr' 'bias_V_15_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 15)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i3 %bias_V_15_addr" [sources/mixed_conv_w4/mixed_conv.cpp:246]   --->   Operation 119 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.inc.i" [sources/mixed_conv_w4/mixed_conv.cpp:249]   --->   Operation 120 'br' 'br_ln249' <Predicate = (select_ln232_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [25]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [37]  (0.427 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'load' operation ('i_1_load', sources/mixed_conv_w4/mixed_conv.cpp:239) on local variable 'i' [48]  (0 ns)
	'add' operation ('add_ln239_1', sources/mixed_conv_w4/mixed_conv.cpp:239) [52]  (1.08 ns)
	'icmp' operation ('cmp6_i2921_mid1', sources/mixed_conv_w4/mixed_conv.cpp:239) [53]  (1.13 ns)
	'select' operation ('select_ln232_1', sources/mixed_conv_w4/mixed_conv.cpp:232) [55]  (0.179 ns)
	blocking operation 4.44e-16 ns on control path)

 <State 3>: 4.16ns
The critical path consists of the following:
	'sub' operation ('sub_ln247', sources/mixed_conv_w4/mixed_conv.cpp:247) [72]  (0.773 ns)
	'icmp' operation ('icmp_ln628') [74]  (0.817 ns)
	'select' operation ('select_ln628_1') [80]  (0 ns)
	'lshr' operation ('lshr_ln628') [85]  (1.52 ns)
	'and' operation ('__Result__') [87]  (0.379 ns)
	'store' operation ('store_ln246', sources/mixed_conv_w4/mixed_conv.cpp:246) of variable 'trunc_ln358' on array 'bias_V_9' [112]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
