
ExampleUSARTPWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e50  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  08008f60  08008f60  00018f60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092d0  080092d0  00020208  2**0
                  CONTENTS
  4 .ARM          00000000  080092d0  080092d0  00020208  2**0
                  CONTENTS
  5 .preinit_array 00000000  080092d0  080092d0  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092d0  080092d0  000192d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092d4  080092d4  000192d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  080092d8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000208  080094e0  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000484  080094e0  00020484  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bbbd  00000000  00000000  00020231  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a4f  00000000  00000000  0002bdee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c28  00000000  00000000  0002d840  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b50  00000000  00000000  0002e468  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018614  00000000  00000000  0002efb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000094f5  00000000  00000000  000475cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008b7fa  00000000  00000000  00050ac1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dc2bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004304  00000000  00000000  000dc338  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         0000009c  00000000  00000000  000e063c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000014d  00000000  00000000  000e06d8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000208 	.word	0x20000208
 800012c:	00000000 	.word	0x00000000
 8000130:	08008f48 	.word	0x08008f48

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000020c 	.word	0x2000020c
 800014c:	08008f48 	.word	0x08008f48

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <interpreteComando>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void interpreteComando(){
 8000d84:	b5b0      	push	{r4, r5, r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0

	//uint32_t duty_cycle;
	double consigna;
	switch (in_buffer[1]) {
 8000d8a:	4bb1      	ldr	r3, [pc, #708]	; (8001050 <interpreteComando+0x2cc>)
 8000d8c:	785b      	ldrb	r3, [r3, #1]
 8000d8e:	3b44      	subs	r3, #68	; 0x44
 8000d90:	2b33      	cmp	r3, #51	; 0x33
 8000d92:	f200 824c 	bhi.w	800122e <interpreteComando+0x4aa>
 8000d96:	a201      	add	r2, pc, #4	; (adr r2, 8000d9c <interpreteComando+0x18>)
 8000d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d9c:	080011eb 	.word	0x080011eb
 8000da0:	0800122f 	.word	0x0800122f
 8000da4:	0800122f 	.word	0x0800122f
 8000da8:	0800122f 	.word	0x0800122f
 8000dac:	0800122f 	.word	0x0800122f
 8000db0:	080011a7 	.word	0x080011a7
 8000db4:	0800122f 	.word	0x0800122f
 8000db8:	0800122f 	.word	0x0800122f
 8000dbc:	0800122f 	.word	0x0800122f
 8000dc0:	0800122f 	.word	0x0800122f
 8000dc4:	0800122f 	.word	0x0800122f
 8000dc8:	0800122f 	.word	0x0800122f
 8000dcc:	08001163 	.word	0x08001163
 8000dd0:	0800122f 	.word	0x0800122f
 8000dd4:	0800122f 	.word	0x0800122f
 8000dd8:	0800122f 	.word	0x0800122f
 8000ddc:	0800122f 	.word	0x0800122f
 8000de0:	0800122f 	.word	0x0800122f
 8000de4:	0800122f 	.word	0x0800122f
 8000de8:	08000e6d 	.word	0x08000e6d
 8000dec:	0800122f 	.word	0x0800122f
 8000df0:	0800122f 	.word	0x0800122f
 8000df4:	0800122f 	.word	0x0800122f
 8000df8:	0800122f 	.word	0x0800122f
 8000dfc:	0800122f 	.word	0x0800122f
 8000e00:	0800122f 	.word	0x0800122f
 8000e04:	0800122f 	.word	0x0800122f
 8000e08:	0800122f 	.word	0x0800122f
 8000e0c:	0800122f 	.word	0x0800122f
 8000e10:	0800122f 	.word	0x0800122f
 8000e14:	0800122f 	.word	0x0800122f
 8000e18:	0800122f 	.word	0x0800122f
 8000e1c:	080011eb 	.word	0x080011eb
 8000e20:	0800122f 	.word	0x0800122f
 8000e24:	0800122f 	.word	0x0800122f
 8000e28:	0800122f 	.word	0x0800122f
 8000e2c:	0800122f 	.word	0x0800122f
 8000e30:	080011a7 	.word	0x080011a7
 8000e34:	0800122f 	.word	0x0800122f
 8000e38:	0800122f 	.word	0x0800122f
 8000e3c:	0800122f 	.word	0x0800122f
 8000e40:	0800122f 	.word	0x0800122f
 8000e44:	0800122f 	.word	0x0800122f
 8000e48:	0800122f 	.word	0x0800122f
 8000e4c:	08001163 	.word	0x08001163
 8000e50:	0800122f 	.word	0x0800122f
 8000e54:	0800122f 	.word	0x0800122f
 8000e58:	0800122f 	.word	0x0800122f
 8000e5c:	0800122f 	.word	0x0800122f
 8000e60:	0800122f 	.word	0x0800122f
 8000e64:	0800122f 	.word	0x0800122f
 8000e68:	08000e6d 	.word	0x08000e6d

	case 'W':
	case 'w':

	    num_spi=num_spi+20;
 8000e6c:	4b79      	ldr	r3, [pc, #484]	; (8001054 <interpreteComando+0x2d0>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4979      	ldr	r1, [pc, #484]	; (8001058 <interpreteComando+0x2d4>)
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fe7e 	bl	8000b74 <__addsf3>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	4b75      	ldr	r3, [pc, #468]	; (8001054 <interpreteComando+0x2d0>)
 8000e7e:	601a      	str	r2, [r3, #0]
		switch (in_buffer[2]) {
 8000e80:	4b73      	ldr	r3, [pc, #460]	; (8001050 <interpreteComando+0x2cc>)
 8000e82:	789b      	ldrb	r3, [r3, #2]
 8000e84:	2b31      	cmp	r3, #49	; 0x31
 8000e86:	d003      	beq.n	8000e90 <interpreteComando+0x10c>
 8000e88:	2b32      	cmp	r3, #50	; 0x32
 8000e8a:	f000 809e 	beq.w	8000fca <interpreteComando+0x246>
					//printf("\r\n Velocidad consigna motor 2 :  %5.3f \r\n",velocidad_consigna2);
				}
			}
			break;
		}
			break;
 8000e8e:	e1ce      	b.n	800122e <interpreteComando+0x4aa>
			if (in_buffer[3]) {
 8000e90:	4b6f      	ldr	r3, [pc, #444]	; (8001050 <interpreteComando+0x2cc>)
 8000e92:	78db      	ldrb	r3, [r3, #3]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f000 8160 	beq.w	800115a <interpreteComando+0x3d6>
				if (in_buffer[4] == 43) {
 8000e9a:	4b6d      	ldr	r3, [pc, #436]	; (8001050 <interpreteComando+0x2cc>)
 8000e9c:	791b      	ldrb	r3, [r3, #4]
 8000e9e:	2b2b      	cmp	r3, #43	; 0x2b
 8000ea0:	d137      	bne.n	8000f12 <interpreteComando+0x18e>
					stop1=0;
 8000ea2:	4b6e      	ldr	r3, [pc, #440]	; (800105c <interpreteComando+0x2d8>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	2110      	movs	r1, #16
 8000eac:	486c      	ldr	r0, [pc, #432]	; (8001060 <interpreteComando+0x2dc>)
 8000eae:	f001 febb 	bl	8002c28 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2120      	movs	r1, #32
 8000eb6:	486a      	ldr	r0, [pc, #424]	; (8001060 <interpreteComando+0x2dc>)
 8000eb8:	f001 feb6 	bl	8002c28 <HAL_GPIO_WritePin>
					num_spi=num_spi+5;
 8000ebc:	4b65      	ldr	r3, [pc, #404]	; (8001054 <interpreteComando+0x2d0>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4968      	ldr	r1, [pc, #416]	; (8001064 <interpreteComando+0x2e0>)
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff fe56 	bl	8000b74 <__addsf3>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	461a      	mov	r2, r3
 8000ecc:	4b61      	ldr	r3, [pc, #388]	; (8001054 <interpreteComando+0x2d0>)
 8000ece:	601a      	str	r2, [r3, #0]
					if (in_buffer[4]) {
 8000ed0:	4b5f      	ldr	r3, [pc, #380]	; (8001050 <interpreteComando+0x2cc>)
 8000ed2:	791b      	ldrb	r3, [r3, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	f000 8140 	beq.w	800115a <interpreteComando+0x3d6>
						consigna = atof((char*)&in_buffer[3]);
 8000eda:	4863      	ldr	r0, [pc, #396]	; (8001068 <interpreteComando+0x2e4>)
 8000edc:	f004 fc33 	bl	8005746 <atof>
 8000ee0:	e9c7 0102 	strd	r0, r1, [r7, #8]
						if (consigna < 35) {
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	4b60      	ldr	r3, [pc, #384]	; (800106c <interpreteComando+0x2e8>)
 8000eea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000eee:	f7ff fd65 	bl	80009bc <__aeabi_dcmplt>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d005      	beq.n	8000f04 <interpreteComando+0x180>
							velocidad_consigna = consigna;
 8000ef8:	4a5d      	ldr	r2, [pc, #372]	; (8001070 <interpreteComando+0x2ec>)
 8000efa:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000efe:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8000f02:	e12a      	b.n	800115a <interpreteComando+0x3d6>
							velocidad_consigna = 35;
 8000f04:	4a5a      	ldr	r2, [pc, #360]	; (8001070 <interpreteComando+0x2ec>)
 8000f06:	f04f 0300 	mov.w	r3, #0
 8000f0a:	4c58      	ldr	r4, [pc, #352]	; (800106c <interpreteComando+0x2e8>)
 8000f0c:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8000f10:	e123      	b.n	800115a <interpreteComando+0x3d6>
				} else if (in_buffer[3] == 45) {
 8000f12:	4b4f      	ldr	r3, [pc, #316]	; (8001050 <interpreteComando+0x2cc>)
 8000f14:	78db      	ldrb	r3, [r3, #3]
 8000f16:	2b2d      	cmp	r3, #45	; 0x2d
 8000f18:	d13d      	bne.n	8000f96 <interpreteComando+0x212>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2110      	movs	r1, #16
 8000f1e:	4850      	ldr	r0, [pc, #320]	; (8001060 <interpreteComando+0x2dc>)
 8000f20:	f001 fe82 	bl	8002c28 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000f24:	2201      	movs	r2, #1
 8000f26:	2120      	movs	r1, #32
 8000f28:	484d      	ldr	r0, [pc, #308]	; (8001060 <interpreteComando+0x2dc>)
 8000f2a:	f001 fe7d 	bl	8002c28 <HAL_GPIO_WritePin>
					stop1=0;
 8000f2e:	4b4b      	ldr	r3, [pc, #300]	; (800105c <interpreteComando+0x2d8>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
					num_spi=num_spi+5;
 8000f34:	4b47      	ldr	r3, [pc, #284]	; (8001054 <interpreteComando+0x2d0>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	494a      	ldr	r1, [pc, #296]	; (8001064 <interpreteComando+0x2e0>)
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff fe1a 	bl	8000b74 <__addsf3>
 8000f40:	4603      	mov	r3, r0
 8000f42:	461a      	mov	r2, r3
 8000f44:	4b43      	ldr	r3, [pc, #268]	; (8001054 <interpreteComando+0x2d0>)
 8000f46:	601a      	str	r2, [r3, #0]
					if (in_buffer[4]) {
 8000f48:	4b41      	ldr	r3, [pc, #260]	; (8001050 <interpreteComando+0x2cc>)
 8000f4a:	791b      	ldrb	r3, [r3, #4]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	f000 8104 	beq.w	800115a <interpreteComando+0x3d6>
						consigna = atof((char*)&in_buffer[3]);
 8000f52:	4845      	ldr	r0, [pc, #276]	; (8001068 <interpreteComando+0x2e4>)
 8000f54:	f004 fbf7 	bl	8005746 <atof>
 8000f58:	e9c7 0102 	strd	r0, r1, [r7, #8]
						if (consigna < 35) {
 8000f5c:	f04f 0200 	mov.w	r2, #0
 8000f60:	4b42      	ldr	r3, [pc, #264]	; (800106c <interpreteComando+0x2e8>)
 8000f62:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f66:	f7ff fd29 	bl	80009bc <__aeabi_dcmplt>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d00b      	beq.n	8000f88 <interpreteComando+0x204>
							velocidad_consigna = -consigna;
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	603b      	str	r3, [r7, #0]
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	4b3c      	ldr	r3, [pc, #240]	; (8001070 <interpreteComando+0x2ec>)
 8000f7e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8000f82:	e9c3 1200 	strd	r1, r2, [r3]
			break;
 8000f86:	e0e8      	b.n	800115a <interpreteComando+0x3d6>
							velocidad_consigna = -35;
 8000f88:	4a39      	ldr	r2, [pc, #228]	; (8001070 <interpreteComando+0x2ec>)
 8000f8a:	f04f 0300 	mov.w	r3, #0
 8000f8e:	4c39      	ldr	r4, [pc, #228]	; (8001074 <interpreteComando+0x2f0>)
 8000f90:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8000f94:	e0e1      	b.n	800115a <interpreteComando+0x3d6>
				}else if(in_buffer[3] == 48){
 8000f96:	4b2e      	ldr	r3, [pc, #184]	; (8001050 <interpreteComando+0x2cc>)
 8000f98:	78db      	ldrb	r3, [r3, #3]
 8000f9a:	2b30      	cmp	r3, #48	; 0x30
 8000f9c:	f040 80dd 	bne.w	800115a <interpreteComando+0x3d6>
					velocidad_consigna=0;
 8000fa0:	4a33      	ldr	r2, [pc, #204]	; (8001070 <interpreteComando+0x2ec>)
 8000fa2:	f04f 0300 	mov.w	r3, #0
 8000fa6:	f04f 0400 	mov.w	r4, #0
 8000faa:	e9c2 3400 	strd	r3, r4, [r2]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8000fae:	2201      	movs	r2, #1
 8000fb0:	2110      	movs	r1, #16
 8000fb2:	482b      	ldr	r0, [pc, #172]	; (8001060 <interpreteComando+0x2dc>)
 8000fb4:	f001 fe38 	bl	8002c28 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	2120      	movs	r1, #32
 8000fbc:	4828      	ldr	r0, [pc, #160]	; (8001060 <interpreteComando+0x2dc>)
 8000fbe:	f001 fe33 	bl	8002c28 <HAL_GPIO_WritePin>
					stop1=1;
 8000fc2:	4b26      	ldr	r3, [pc, #152]	; (800105c <interpreteComando+0x2d8>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	601a      	str	r2, [r3, #0]
			break;
 8000fc8:	e0c7      	b.n	800115a <interpreteComando+0x3d6>
			if (in_buffer[3]) {
 8000fca:	4b21      	ldr	r3, [pc, #132]	; (8001050 <interpreteComando+0x2cc>)
 8000fcc:	78db      	ldrb	r3, [r3, #3]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f000 80c5 	beq.w	800115e <interpreteComando+0x3da>
				if (in_buffer[3] == 43) {
 8000fd4:	4b1e      	ldr	r3, [pc, #120]	; (8001050 <interpreteComando+0x2cc>)
 8000fd6:	78db      	ldrb	r3, [r3, #3]
 8000fd8:	2b2b      	cmp	r3, #43	; 0x2b
 8000fda:	d151      	bne.n	8001080 <interpreteComando+0x2fc>
					stop2=0;
 8000fdc:	4b26      	ldr	r3, [pc, #152]	; (8001078 <interpreteComando+0x2f4>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fe8:	481d      	ldr	r0, [pc, #116]	; (8001060 <interpreteComando+0x2dc>)
 8000fea:	f001 fe1d 	bl	8002c28 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ff4:	481a      	ldr	r0, [pc, #104]	; (8001060 <interpreteComando+0x2dc>)
 8000ff6:	f001 fe17 	bl	8002c28 <HAL_GPIO_WritePin>
					num_spi=num_spi+5;
 8000ffa:	4b16      	ldr	r3, [pc, #88]	; (8001054 <interpreteComando+0x2d0>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4919      	ldr	r1, [pc, #100]	; (8001064 <interpreteComando+0x2e0>)
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fdb7 	bl	8000b74 <__addsf3>
 8001006:	4603      	mov	r3, r0
 8001008:	461a      	mov	r2, r3
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <interpreteComando+0x2d0>)
 800100c:	601a      	str	r2, [r3, #0]
					if (in_buffer[4]) {
 800100e:	4b10      	ldr	r3, [pc, #64]	; (8001050 <interpreteComando+0x2cc>)
 8001010:	791b      	ldrb	r3, [r3, #4]
 8001012:	2b00      	cmp	r3, #0
 8001014:	f000 80a3 	beq.w	800115e <interpreteComando+0x3da>
						consigna = atof((char*)&in_buffer[3]);
 8001018:	4813      	ldr	r0, [pc, #76]	; (8001068 <interpreteComando+0x2e4>)
 800101a:	f004 fb94 	bl	8005746 <atof>
 800101e:	e9c7 0102 	strd	r0, r1, [r7, #8]
						if (consigna < 35) {
 8001022:	f04f 0200 	mov.w	r2, #0
 8001026:	4b11      	ldr	r3, [pc, #68]	; (800106c <interpreteComando+0x2e8>)
 8001028:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800102c:	f7ff fcc6 	bl	80009bc <__aeabi_dcmplt>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d005      	beq.n	8001042 <interpreteComando+0x2be>
							velocidad_consigna2 = consigna;
 8001036:	4a11      	ldr	r2, [pc, #68]	; (800107c <interpreteComando+0x2f8>)
 8001038:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800103c:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8001040:	e08d      	b.n	800115e <interpreteComando+0x3da>
							velocidad_consigna2 = 35;
 8001042:	4a0e      	ldr	r2, [pc, #56]	; (800107c <interpreteComando+0x2f8>)
 8001044:	f04f 0300 	mov.w	r3, #0
 8001048:	4c08      	ldr	r4, [pc, #32]	; (800106c <interpreteComando+0x2e8>)
 800104a:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 800104e:	e086      	b.n	800115e <interpreteComando+0x3da>
 8001050:	20000390 	.word	0x20000390
 8001054:	20000290 	.word	0x20000290
 8001058:	41a00000 	.word	0x41a00000
 800105c:	20000024 	.word	0x20000024
 8001060:	40010800 	.word	0x40010800
 8001064:	40a00000 	.word	0x40a00000
 8001068:	20000393 	.word	0x20000393
 800106c:	40418000 	.word	0x40418000
 8001070:	20000280 	.word	0x20000280
 8001074:	c0418000 	.word	0xc0418000
 8001078:	20000028 	.word	0x20000028
 800107c:	20000288 	.word	0x20000288
				} else if (in_buffer[3] == 45) {
 8001080:	4b6d      	ldr	r3, [pc, #436]	; (8001238 <interpreteComando+0x4b4>)
 8001082:	78db      	ldrb	r3, [r3, #3]
 8001084:	2b2d      	cmp	r3, #45	; 0x2d
 8001086:	d14d      	bne.n	8001124 <interpreteComando+0x3a0>
					stop2=0;
 8001088:	4b6c      	ldr	r3, [pc, #432]	; (800123c <interpreteComando+0x4b8>)
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001094:	486a      	ldr	r0, [pc, #424]	; (8001240 <interpreteComando+0x4bc>)
 8001096:	f001 fdc7 	bl	8002c28 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 800109a:	2201      	movs	r2, #1
 800109c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010a0:	4867      	ldr	r0, [pc, #412]	; (8001240 <interpreteComando+0x4bc>)
 80010a2:	f001 fdc1 	bl	8002c28 <HAL_GPIO_WritePin>
					num_spi=num_spi+5;
 80010a6:	4b67      	ldr	r3, [pc, #412]	; (8001244 <interpreteComando+0x4c0>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4967      	ldr	r1, [pc, #412]	; (8001248 <interpreteComando+0x4c4>)
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff fd61 	bl	8000b74 <__addsf3>
 80010b2:	4603      	mov	r3, r0
 80010b4:	461a      	mov	r2, r3
 80010b6:	4b63      	ldr	r3, [pc, #396]	; (8001244 <interpreteComando+0x4c0>)
 80010b8:	601a      	str	r2, [r3, #0]
					if (in_buffer[4]) {
 80010ba:	4b5f      	ldr	r3, [pc, #380]	; (8001238 <interpreteComando+0x4b4>)
 80010bc:	791b      	ldrb	r3, [r3, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d04d      	beq.n	800115e <interpreteComando+0x3da>
						consigna = atof((char*)&in_buffer[3]);
 80010c2:	4862      	ldr	r0, [pc, #392]	; (800124c <interpreteComando+0x4c8>)
 80010c4:	f004 fb3f 	bl	8005746 <atof>
 80010c8:	e9c7 0102 	strd	r0, r1, [r7, #8]
						if( consigna==0){
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	f04f 0300 	mov.w	r3, #0
 80010d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010d8:	f7ff fc66 	bl	80009a8 <__aeabi_dcmpeq>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d007      	beq.n	80010f2 <interpreteComando+0x36e>
							velocidad_consigna2=0;
 80010e2:	4a5b      	ldr	r2, [pc, #364]	; (8001250 <interpreteComando+0x4cc>)
 80010e4:	f04f 0300 	mov.w	r3, #0
 80010e8:	f04f 0400 	mov.w	r4, #0
 80010ec:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 80010f0:	e035      	b.n	800115e <interpreteComando+0x3da>
						}else if (consigna < 35) {
 80010f2:	f04f 0200 	mov.w	r2, #0
 80010f6:	4b57      	ldr	r3, [pc, #348]	; (8001254 <interpreteComando+0x4d0>)
 80010f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010fc:	f7ff fc5e 	bl	80009bc <__aeabi_dcmplt>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d007      	beq.n	8001116 <interpreteComando+0x392>
							velocidad_consigna2 = -consigna;
 8001106:	68bc      	ldr	r4, [r7, #8]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800110e:	4b50      	ldr	r3, [pc, #320]	; (8001250 <interpreteComando+0x4cc>)
 8001110:	e9c3 4500 	strd	r4, r5, [r3]
			break;
 8001114:	e023      	b.n	800115e <interpreteComando+0x3da>
							velocidad_consigna2 = -35;
 8001116:	4a4e      	ldr	r2, [pc, #312]	; (8001250 <interpreteComando+0x4cc>)
 8001118:	f04f 0300 	mov.w	r3, #0
 800111c:	4c4e      	ldr	r4, [pc, #312]	; (8001258 <interpreteComando+0x4d4>)
 800111e:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8001122:	e01c      	b.n	800115e <interpreteComando+0x3da>
				}else if(in_buffer[3] == 48){
 8001124:	4b44      	ldr	r3, [pc, #272]	; (8001238 <interpreteComando+0x4b4>)
 8001126:	78db      	ldrb	r3, [r3, #3]
 8001128:	2b30      	cmp	r3, #48	; 0x30
 800112a:	d118      	bne.n	800115e <interpreteComando+0x3da>
					velocidad_consigna2=0;
 800112c:	4a48      	ldr	r2, [pc, #288]	; (8001250 <interpreteComando+0x4cc>)
 800112e:	f04f 0300 	mov.w	r3, #0
 8001132:	f04f 0400 	mov.w	r4, #0
 8001136:	e9c2 3400 	strd	r3, r4, [r2]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 800113a:	2201      	movs	r2, #1
 800113c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001140:	483f      	ldr	r0, [pc, #252]	; (8001240 <interpreteComando+0x4bc>)
 8001142:	f001 fd71 	bl	8002c28 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8001146:	2201      	movs	r2, #1
 8001148:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800114c:	483c      	ldr	r0, [pc, #240]	; (8001240 <interpreteComando+0x4bc>)
 800114e:	f001 fd6b 	bl	8002c28 <HAL_GPIO_WritePin>
					stop2=0;
 8001152:	4b3a      	ldr	r3, [pc, #232]	; (800123c <interpreteComando+0x4b8>)
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
			break;
 8001158:	e001      	b.n	800115e <interpreteComando+0x3da>
			break;
 800115a:	bf00      	nop
 800115c:	e067      	b.n	800122e <interpreteComando+0x4aa>
			break;
 800115e:	bf00      	nop
			break;
 8001160:	e065      	b.n	800122e <interpreteComando+0x4aa>
//		case 'C':
//			control=1;
//			break;
		case 'p':
		case 'P':
			switch (in_buffer[1]) {
 8001162:	4b35      	ldr	r3, [pc, #212]	; (8001238 <interpreteComando+0x4b4>)
 8001164:	785b      	ldrb	r3, [r3, #1]
 8001166:	2b31      	cmp	r3, #49	; 0x31
 8001168:	d002      	beq.n	8001170 <interpreteComando+0x3ec>
 800116a:	2b32      	cmp	r3, #50	; 0x32
 800116c:	d00d      	beq.n	800118a <interpreteComando+0x406>
						KP2=(float) consigna;
						//printf("\r\n");
						break;
					default:
					//printf("\r\n Por favor indicar el valor correcto ( 1  2 )\r\n");
					break;
 800116e:	e019      	b.n	80011a4 <interpreteComando+0x420>
						consigna = atof((char *) &in_buffer[2]);
 8001170:	483a      	ldr	r0, [pc, #232]	; (800125c <interpreteComando+0x4d8>)
 8001172:	f004 fae8 	bl	8005746 <atof>
 8001176:	e9c7 0102 	strd	r0, r1, [r7, #8]
						KP1=(float) consigna;
 800117a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800117e:	f7ff fca3 	bl	8000ac8 <__aeabi_d2f>
 8001182:	4602      	mov	r2, r0
 8001184:	4b36      	ldr	r3, [pc, #216]	; (8001260 <interpreteComando+0x4dc>)
 8001186:	601a      	str	r2, [r3, #0]
						break;
 8001188:	e00c      	b.n	80011a4 <interpreteComando+0x420>
						consigna = atof((char *) &in_buffer[2]);
 800118a:	4834      	ldr	r0, [pc, #208]	; (800125c <interpreteComando+0x4d8>)
 800118c:	f004 fadb 	bl	8005746 <atof>
 8001190:	e9c7 0102 	strd	r0, r1, [r7, #8]
						KP2=(float) consigna;
 8001194:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001198:	f7ff fc96 	bl	8000ac8 <__aeabi_d2f>
 800119c:	4602      	mov	r2, r0
 800119e:	4b31      	ldr	r3, [pc, #196]	; (8001264 <interpreteComando+0x4e0>)
 80011a0:	601a      	str	r2, [r3, #0]
						break;
 80011a2:	bf00      	nop

			}
			break;
 80011a4:	e043      	b.n	800122e <interpreteComando+0x4aa>
		case 'i':
		case 'I':
			switch (in_buffer[1]) {
 80011a6:	4b24      	ldr	r3, [pc, #144]	; (8001238 <interpreteComando+0x4b4>)
 80011a8:	785b      	ldrb	r3, [r3, #1]
 80011aa:	2b31      	cmp	r3, #49	; 0x31
 80011ac:	d002      	beq.n	80011b4 <interpreteComando+0x430>
 80011ae:	2b32      	cmp	r3, #50	; 0x32
 80011b0:	d00d      	beq.n	80011ce <interpreteComando+0x44a>
						KI2=(float) consigna;
						//printf("\r\n");
						break;
					default:
						//printf("\r\n Por favor indicar el valor correcto ( 1  2 )\r\n");
						break;
 80011b2:	e019      	b.n	80011e8 <interpreteComando+0x464>
						consigna = atof((char *)&in_buffer[2]);
 80011b4:	4829      	ldr	r0, [pc, #164]	; (800125c <interpreteComando+0x4d8>)
 80011b6:	f004 fac6 	bl	8005746 <atof>
 80011ba:	e9c7 0102 	strd	r0, r1, [r7, #8]
						KI1=(float) consigna;
 80011be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011c2:	f7ff fc81 	bl	8000ac8 <__aeabi_d2f>
 80011c6:	4602      	mov	r2, r0
 80011c8:	4b27      	ldr	r3, [pc, #156]	; (8001268 <interpreteComando+0x4e4>)
 80011ca:	601a      	str	r2, [r3, #0]
						break;
 80011cc:	e00c      	b.n	80011e8 <interpreteComando+0x464>
						consigna = atof((char *)&in_buffer[2]);
 80011ce:	4823      	ldr	r0, [pc, #140]	; (800125c <interpreteComando+0x4d8>)
 80011d0:	f004 fab9 	bl	8005746 <atof>
 80011d4:	e9c7 0102 	strd	r0, r1, [r7, #8]
						KI2=(float) consigna;
 80011d8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011dc:	f7ff fc74 	bl	8000ac8 <__aeabi_d2f>
 80011e0:	4602      	mov	r2, r0
 80011e2:	4b22      	ldr	r3, [pc, #136]	; (800126c <interpreteComando+0x4e8>)
 80011e4:	601a      	str	r2, [r3, #0]
						break;
 80011e6:	bf00      	nop
			}
			break;
 80011e8:	e021      	b.n	800122e <interpreteComando+0x4aa>
		case 'd':
		case 'D':
			switch (in_buffer[1]) {
 80011ea:	4b13      	ldr	r3, [pc, #76]	; (8001238 <interpreteComando+0x4b4>)
 80011ec:	785b      	ldrb	r3, [r3, #1]
 80011ee:	2b31      	cmp	r3, #49	; 0x31
 80011f0:	d002      	beq.n	80011f8 <interpreteComando+0x474>
 80011f2:	2b32      	cmp	r3, #50	; 0x32
 80011f4:	d00d      	beq.n	8001212 <interpreteComando+0x48e>
						KD2=(float) consigna;
						//printf("\r\n");
						break;
					default:
						//printf("\r\n Por favor indicar el valor correcto ( 1  2 )\r\n");
						break;
 80011f6:	e019      	b.n	800122c <interpreteComando+0x4a8>
						consigna = atof((char *)&in_buffer[2]);
 80011f8:	4818      	ldr	r0, [pc, #96]	; (800125c <interpreteComando+0x4d8>)
 80011fa:	f004 faa4 	bl	8005746 <atof>
 80011fe:	e9c7 0102 	strd	r0, r1, [r7, #8]
						KD1=(float) consigna;
 8001202:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001206:	f7ff fc5f 	bl	8000ac8 <__aeabi_d2f>
 800120a:	4602      	mov	r2, r0
 800120c:	4b18      	ldr	r3, [pc, #96]	; (8001270 <interpreteComando+0x4ec>)
 800120e:	601a      	str	r2, [r3, #0]
						break;
 8001210:	e00c      	b.n	800122c <interpreteComando+0x4a8>
						consigna = atof((char *)&in_buffer[2]);
 8001212:	4812      	ldr	r0, [pc, #72]	; (800125c <interpreteComando+0x4d8>)
 8001214:	f004 fa97 	bl	8005746 <atof>
 8001218:	e9c7 0102 	strd	r0, r1, [r7, #8]
						KD2=(float) consigna;
 800121c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001220:	f7ff fc52 	bl	8000ac8 <__aeabi_d2f>
 8001224:	4602      	mov	r2, r0
 8001226:	4b13      	ldr	r3, [pc, #76]	; (8001274 <interpreteComando+0x4f0>)
 8001228:	601a      	str	r2, [r3, #0]
						break;
 800122a:	bf00      	nop
			}
			break;
 800122c:	bf00      	nop
//			control=0;
//			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
//			break;
	}

}
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bdb0      	pop	{r4, r5, r7, pc}
 8001236:	bf00      	nop
 8001238:	20000390 	.word	0x20000390
 800123c:	20000028 	.word	0x20000028
 8001240:	40010800 	.word	0x40010800
 8001244:	20000290 	.word	0x20000290
 8001248:	40a00000 	.word	0x40a00000
 800124c:	20000393 	.word	0x20000393
 8001250:	20000288 	.word	0x20000288
 8001254:	40418000 	.word	0x40418000
 8001258:	c0418000 	.word	0xc0418000
 800125c:	20000392 	.word	0x20000392
 8001260:	20000008 	.word	0x20000008
 8001264:	20000014 	.word	0x20000014
 8001268:	2000000c 	.word	0x2000000c
 800126c:	20000018 	.word	0x20000018
 8001270:	20000010 	.word	0x20000010
 8001274:	2000001c 	.word	0x2000001c

08001278 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim){
 8001278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800127c:	b087      	sub	sp, #28
 800127e:	af00      	add	r7, sp, #0
 8001280:	6178      	str	r0, [r7, #20]
	if(htim->Instance == TIM1){
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a98      	ldr	r2, [pc, #608]	; (80014e8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001288:	4293      	cmp	r3, r2
 800128a:	f040 82f2 	bne.w	8001872 <HAL_TIM_PeriodElapsedCallback+0x5fa>
		//pulsosAct = contOUFlow*(htim3.Instance->ARR) + __HAL_TIM_GET_COUNTER(&htim3);
		pulsosAct = (contOUFlow*65000) + __HAL_TIM_GET_COUNTER(&htim3);
 800128e:	4b97      	ldr	r3, [pc, #604]	; (80014ec <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001296:	fb02 f303 	mul.w	r3, r2, r3
 800129a:	461a      	mov	r2, r3
 800129c:	4b94      	ldr	r3, [pc, #592]	; (80014f0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a2:	4413      	add	r3, r2
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b93      	ldr	r3, [pc, #588]	; (80014f4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80012a8:	601a      	str	r2, [r3, #0]
		velocidadPulsos = (pulsosAct - pulsosAnt)/deltaT;
 80012aa:	4b92      	ldr	r3, [pc, #584]	; (80014f4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	4b92      	ldr	r3, [pc, #584]	; (80014f8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f8a5 	bl	8000404 <__aeabi_i2d>
 80012ba:	4b90      	ldr	r3, [pc, #576]	; (80014fc <HAL_TIM_PeriodElapsedCallback+0x284>)
 80012bc:	cb18      	ldmia	r3, {r3, r4}
 80012be:	461a      	mov	r2, r3
 80012c0:	4623      	mov	r3, r4
 80012c2:	f7ff fa33 	bl	800072c <__aeabi_ddiv>
 80012c6:	4603      	mov	r3, r0
 80012c8:	460c      	mov	r4, r1
 80012ca:	4a8d      	ldr	r2, [pc, #564]	; (8001500 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80012cc:	e9c2 3400 	strd	r3, r4, [r2]
		velocidadRPM = velocidadPulsos/(168*44) * 60;
 80012d0:	4b8b      	ldr	r3, [pc, #556]	; (8001500 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80012d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012d6:	a382      	add	r3, pc, #520	; (adr r3, 80014e0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff fa26 	bl	800072c <__aeabi_ddiv>
 80012e0:	4603      	mov	r3, r0
 80012e2:	460c      	mov	r4, r1
 80012e4:	4618      	mov	r0, r3
 80012e6:	4621      	mov	r1, r4
 80012e8:	f04f 0200 	mov.w	r2, #0
 80012ec:	4b85      	ldr	r3, [pc, #532]	; (8001504 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80012ee:	f7ff f8f3 	bl	80004d8 <__aeabi_dmul>
 80012f2:	4603      	mov	r3, r0
 80012f4:	460c      	mov	r4, r1
 80012f6:	4a84      	ldr	r2, [pc, #528]	; (8001508 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80012f8:	e9c2 3400 	strd	r3, r4, [r2]
		pulsosAnt = pulsosAct;
 80012fc:	4b7d      	ldr	r3, [pc, #500]	; (80014f4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a7d      	ldr	r2, [pc, #500]	; (80014f8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001302:	6013      	str	r3, [r2, #0]

		pulsosAct2 = (contOUFlow2*65000) + __HAL_TIM_GET_COUNTER(&htim4);
 8001304:	4b81      	ldr	r3, [pc, #516]	; (800150c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 800130c:	fb02 f303 	mul.w	r3, r2, r3
 8001310:	461a      	mov	r2, r3
 8001312:	4b7f      	ldr	r3, [pc, #508]	; (8001510 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001318:	4413      	add	r3, r2
 800131a:	461a      	mov	r2, r3
 800131c:	4b7d      	ldr	r3, [pc, #500]	; (8001514 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800131e:	601a      	str	r2, [r3, #0]
		velocidadPulsos2 = (pulsosAct2 - pulsosAnt2)/deltaT;
 8001320:	4b7c      	ldr	r3, [pc, #496]	; (8001514 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	4b7c      	ldr	r3, [pc, #496]	; (8001518 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f86a 	bl	8000404 <__aeabi_i2d>
 8001330:	4b72      	ldr	r3, [pc, #456]	; (80014fc <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001332:	cb18      	ldmia	r3, {r3, r4}
 8001334:	461a      	mov	r2, r3
 8001336:	4623      	mov	r3, r4
 8001338:	f7ff f9f8 	bl	800072c <__aeabi_ddiv>
 800133c:	4603      	mov	r3, r0
 800133e:	460c      	mov	r4, r1
 8001340:	4a76      	ldr	r2, [pc, #472]	; (800151c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001342:	e9c2 3400 	strd	r3, r4, [r2]
		velocidadRPM2 = velocidadPulsos2/(168*44) * 60;
 8001346:	4b75      	ldr	r3, [pc, #468]	; (800151c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001348:	e9d3 0100 	ldrd	r0, r1, [r3]
 800134c:	a364      	add	r3, pc, #400	; (adr r3, 80014e0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800134e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001352:	f7ff f9eb 	bl	800072c <__aeabi_ddiv>
 8001356:	4603      	mov	r3, r0
 8001358:	460c      	mov	r4, r1
 800135a:	4618      	mov	r0, r3
 800135c:	4621      	mov	r1, r4
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	4b68      	ldr	r3, [pc, #416]	; (8001504 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001364:	f7ff f8b8 	bl	80004d8 <__aeabi_dmul>
 8001368:	4603      	mov	r3, r0
 800136a:	460c      	mov	r4, r1
 800136c:	4a6c      	ldr	r2, [pc, #432]	; (8001520 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800136e:	e9c2 3400 	strd	r3, r4, [r2]
		pulsosAnt2 = pulsosAct2;
 8001372:	4b68      	ldr	r3, [pc, #416]	; (8001514 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a68      	ldr	r2, [pc, #416]	; (8001518 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001378:	6013      	str	r3, [r2, #0]

		//para el control
		if(control==1){
 800137a:	4b6a      	ldr	r3, [pc, #424]	; (8001524 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	f040 82b6 	bne.w	80018f0 <HAL_TIM_PeriodElapsedCallback+0x678>
			//calculo PID:
			/*
			 *----------------  control motor 1
			 */
			error_vel_act = velocidad_consigna-velocidadRPM;
 8001384:	4b68      	ldr	r3, [pc, #416]	; (8001528 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001386:	e9d3 0100 	ldrd	r0, r1, [r3]
 800138a:	4b5f      	ldr	r3, [pc, #380]	; (8001508 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800138c:	cb18      	ldmia	r3, {r3, r4}
 800138e:	461a      	mov	r2, r3
 8001390:	4623      	mov	r3, r4
 8001392:	f7fe fee9 	bl	8000168 <__aeabi_dsub>
 8001396:	4603      	mov	r3, r0
 8001398:	460c      	mov	r4, r1
 800139a:	4a64      	ldr	r2, [pc, #400]	; (800152c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800139c:	e9c2 3400 	strd	r3, r4, [r2]
//			    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
//			}else if(error_vel_act>0){
//				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
//			   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
//			}
			if(stop1==1){
 80013a0:	4b63      	ldr	r3, [pc, #396]	; (8001530 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d106      	bne.n	80013b6 <HAL_TIM_PeriodElapsedCallback+0x13e>
			  Ui_anterior=0;
 80013a8:	4a62      	ldr	r2, [pc, #392]	; (8001534 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80013aa:	f04f 0300 	mov.w	r3, #0
 80013ae:	f04f 0400 	mov.w	r4, #0
 80013b2:	e9c2 3400 	strd	r3, r4, [r2]
			}
//			error_vel_acterror_vel_act);
			Up=KP1 * error_vel_act;
 80013b6:	4b60      	ldr	r3, [pc, #384]	; (8001538 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff f834 	bl	8000428 <__aeabi_f2d>
 80013c0:	4b5a      	ldr	r3, [pc, #360]	; (800152c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80013c2:	cb18      	ldmia	r3, {r3, r4}
 80013c4:	461a      	mov	r2, r3
 80013c6:	4623      	mov	r3, r4
 80013c8:	f7ff f886 	bl	80004d8 <__aeabi_dmul>
 80013cc:	4603      	mov	r3, r0
 80013ce:	460c      	mov	r4, r1
 80013d0:	4a5a      	ldr	r2, [pc, #360]	; (800153c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80013d2:	e9c2 3400 	strd	r3, r4, [r2]
			Ui_actual=Ui_anterior + (KI1 * deltaT * error_vel_ant);
 80013d6:	4b5a      	ldr	r3, [pc, #360]	; (8001540 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff f824 	bl	8000428 <__aeabi_f2d>
 80013e0:	4b46      	ldr	r3, [pc, #280]	; (80014fc <HAL_TIM_PeriodElapsedCallback+0x284>)
 80013e2:	cb18      	ldmia	r3, {r3, r4}
 80013e4:	461a      	mov	r2, r3
 80013e6:	4623      	mov	r3, r4
 80013e8:	f7ff f876 	bl	80004d8 <__aeabi_dmul>
 80013ec:	4603      	mov	r3, r0
 80013ee:	460c      	mov	r4, r1
 80013f0:	4618      	mov	r0, r3
 80013f2:	4621      	mov	r1, r4
 80013f4:	4b53      	ldr	r3, [pc, #332]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80013f6:	cb18      	ldmia	r3, {r3, r4}
 80013f8:	461a      	mov	r2, r3
 80013fa:	4623      	mov	r3, r4
 80013fc:	f7ff f86c 	bl	80004d8 <__aeabi_dmul>
 8001400:	4603      	mov	r3, r0
 8001402:	460c      	mov	r4, r1
 8001404:	4618      	mov	r0, r3
 8001406:	4621      	mov	r1, r4
 8001408:	4b4a      	ldr	r3, [pc, #296]	; (8001534 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800140a:	cb18      	ldmia	r3, {r3, r4}
 800140c:	461a      	mov	r2, r3
 800140e:	4623      	mov	r3, r4
 8001410:	f7fe feac 	bl	800016c <__adddf3>
 8001414:	4603      	mov	r3, r0
 8001416:	460c      	mov	r4, r1
 8001418:	4a4b      	ldr	r2, [pc, #300]	; (8001548 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800141a:	e9c2 3400 	strd	r3, r4, [r2]
			Ud=(KD1/ deltaT) * (error_vel_act-error_vel_ant);
 800141e:	4b4b      	ldr	r3, [pc, #300]	; (800154c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff f800 	bl	8000428 <__aeabi_f2d>
 8001428:	4b34      	ldr	r3, [pc, #208]	; (80014fc <HAL_TIM_PeriodElapsedCallback+0x284>)
 800142a:	cb18      	ldmia	r3, {r3, r4}
 800142c:	461a      	mov	r2, r3
 800142e:	4623      	mov	r3, r4
 8001430:	f7ff f97c 	bl	800072c <__aeabi_ddiv>
 8001434:	4603      	mov	r3, r0
 8001436:	460c      	mov	r4, r1
 8001438:	461d      	mov	r5, r3
 800143a:	4626      	mov	r6, r4
 800143c:	4b3b      	ldr	r3, [pc, #236]	; (800152c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800143e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001442:	4b40      	ldr	r3, [pc, #256]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001444:	cb18      	ldmia	r3, {r3, r4}
 8001446:	461a      	mov	r2, r3
 8001448:	4623      	mov	r3, r4
 800144a:	f7fe fe8d 	bl	8000168 <__aeabi_dsub>
 800144e:	4603      	mov	r3, r0
 8001450:	460c      	mov	r4, r1
 8001452:	461a      	mov	r2, r3
 8001454:	4623      	mov	r3, r4
 8001456:	4628      	mov	r0, r5
 8001458:	4631      	mov	r1, r6
 800145a:	f7ff f83d 	bl	80004d8 <__aeabi_dmul>
 800145e:	4603      	mov	r3, r0
 8001460:	460c      	mov	r4, r1
 8001462:	4a3b      	ldr	r2, [pc, #236]	; (8001550 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001464:	e9c2 3400 	strd	r3, r4, [r2]
			if(velocidad_consigna>0){
 8001468:	4b2f      	ldr	r3, [pc, #188]	; (8001528 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800146a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800146e:	f04f 0200 	mov.w	r2, #0
 8001472:	f04f 0300 	mov.w	r3, #0
 8001476:	f7ff fabf 	bl	80009f8 <__aeabi_dcmpgt>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d06b      	beq.n	8001558 <HAL_TIM_PeriodElapsedCallback+0x2e0>
				duty_cycle_pid = (uint32_t) fabs(duty_cycle_pid +(Up + Ui_actual + Ud));
 8001480:	4b34      	ldr	r3, [pc, #208]	; (8001554 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4618      	mov	r0, r3
 8001486:	f7fe ffad 	bl	80003e4 <__aeabi_ui2d>
 800148a:	4605      	mov	r5, r0
 800148c:	460e      	mov	r6, r1
 800148e:	4b2b      	ldr	r3, [pc, #172]	; (800153c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001490:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001494:	4b2c      	ldr	r3, [pc, #176]	; (8001548 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001496:	cb18      	ldmia	r3, {r3, r4}
 8001498:	461a      	mov	r2, r3
 800149a:	4623      	mov	r3, r4
 800149c:	f7fe fe66 	bl	800016c <__adddf3>
 80014a0:	4603      	mov	r3, r0
 80014a2:	460c      	mov	r4, r1
 80014a4:	4618      	mov	r0, r3
 80014a6:	4621      	mov	r1, r4
 80014a8:	4b29      	ldr	r3, [pc, #164]	; (8001550 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80014aa:	cb18      	ldmia	r3, {r3, r4}
 80014ac:	461a      	mov	r2, r3
 80014ae:	4623      	mov	r3, r4
 80014b0:	f7fe fe5c 	bl	800016c <__adddf3>
 80014b4:	4603      	mov	r3, r0
 80014b6:	460c      	mov	r4, r1
 80014b8:	461a      	mov	r2, r3
 80014ba:	4623      	mov	r3, r4
 80014bc:	4628      	mov	r0, r5
 80014be:	4631      	mov	r1, r6
 80014c0:	f7fe fe54 	bl	800016c <__adddf3>
 80014c4:	4603      	mov	r3, r0
 80014c6:	460c      	mov	r4, r1
 80014c8:	469a      	mov	sl, r3
 80014ca:	f024 4b00 	bic.w	fp, r4, #2147483648	; 0x80000000
 80014ce:	4650      	mov	r0, sl
 80014d0:	4659      	mov	r1, fp
 80014d2:	f7ff fad9 	bl	8000a88 <__aeabi_d2uiz>
 80014d6:	4602      	mov	r2, r0
 80014d8:	4b1e      	ldr	r3, [pc, #120]	; (8001554 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	e07a      	b.n	80015d4 <HAL_TIM_PeriodElapsedCallback+0x35c>
 80014de:	bf00      	nop
 80014e0:	00000000 	.word	0x00000000
 80014e4:	40bce000 	.word	0x40bce000
 80014e8:	40012c00 	.word	0x40012c00
 80014ec:	20000224 	.word	0x20000224
 80014f0:	200003a0 	.word	0x200003a0
 80014f4:	2000022c 	.word	0x2000022c
 80014f8:	20000228 	.word	0x20000228
 80014fc:	20000000 	.word	0x20000000
 8001500:	20000240 	.word	0x20000240
 8001504:	404e0000 	.word	0x404e0000
 8001508:	20000248 	.word	0x20000248
 800150c:	20000230 	.word	0x20000230
 8001510:	20000344 	.word	0x20000344
 8001514:	20000238 	.word	0x20000238
 8001518:	20000234 	.word	0x20000234
 800151c:	20000250 	.word	0x20000250
 8001520:	20000258 	.word	0x20000258
 8001524:	20000020 	.word	0x20000020
 8001528:	20000280 	.word	0x20000280
 800152c:	20000260 	.word	0x20000260
 8001530:	20000024 	.word	0x20000024
 8001534:	20000298 	.word	0x20000298
 8001538:	20000008 	.word	0x20000008
 800153c:	200002a8 	.word	0x200002a8
 8001540:	2000000c 	.word	0x2000000c
 8001544:	20000268 	.word	0x20000268
 8001548:	200002a0 	.word	0x200002a0
 800154c:	20000010 	.word	0x20000010
 8001550:	200002b0 	.word	0x200002b0
 8001554:	200002d8 	.word	0x200002d8
			}else if(velocidad_consigna<0){
 8001558:	4ba0      	ldr	r3, [pc, #640]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x564>)
 800155a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800155e:	f04f 0200 	mov.w	r2, #0
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	f7ff fa29 	bl	80009bc <__aeabi_dcmplt>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d02e      	beq.n	80015ce <HAL_TIM_PeriodElapsedCallback+0x356>
				duty_cycle_pid = (uint32_t) fabs(duty_cycle_pid -(Up + Ui_actual + Ud));
 8001570:	4b9b      	ldr	r3, [pc, #620]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4618      	mov	r0, r3
 8001576:	f7fe ff35 	bl	80003e4 <__aeabi_ui2d>
 800157a:	4605      	mov	r5, r0
 800157c:	460e      	mov	r6, r1
 800157e:	4b99      	ldr	r3, [pc, #612]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 8001580:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001584:	4b98      	ldr	r3, [pc, #608]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8001586:	cb18      	ldmia	r3, {r3, r4}
 8001588:	461a      	mov	r2, r3
 800158a:	4623      	mov	r3, r4
 800158c:	f7fe fdee 	bl	800016c <__adddf3>
 8001590:	4603      	mov	r3, r0
 8001592:	460c      	mov	r4, r1
 8001594:	4618      	mov	r0, r3
 8001596:	4621      	mov	r1, r4
 8001598:	4b94      	ldr	r3, [pc, #592]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0x574>)
 800159a:	cb18      	ldmia	r3, {r3, r4}
 800159c:	461a      	mov	r2, r3
 800159e:	4623      	mov	r3, r4
 80015a0:	f7fe fde4 	bl	800016c <__adddf3>
 80015a4:	4603      	mov	r3, r0
 80015a6:	460c      	mov	r4, r1
 80015a8:	461a      	mov	r2, r3
 80015aa:	4623      	mov	r3, r4
 80015ac:	4628      	mov	r0, r5
 80015ae:	4631      	mov	r1, r6
 80015b0:	f7fe fdda 	bl	8000168 <__aeabi_dsub>
 80015b4:	4603      	mov	r3, r0
 80015b6:	460c      	mov	r4, r1
 80015b8:	4698      	mov	r8, r3
 80015ba:	f024 4900 	bic.w	r9, r4, #2147483648	; 0x80000000
 80015be:	4640      	mov	r0, r8
 80015c0:	4649      	mov	r1, r9
 80015c2:	f7ff fa61 	bl	8000a88 <__aeabi_d2uiz>
 80015c6:	4602      	mov	r2, r0
 80015c8:	4b85      	ldr	r3, [pc, #532]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	e002      	b.n	80015d4 <HAL_TIM_PeriodElapsedCallback+0x35c>
			}else{
				duty_cycle_pid = 0;
 80015ce:	4b84      	ldr	r3, [pc, #528]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
			}
      if(duty_cycle_pid > 14000){
 80015d4:	4b82      	ldr	r3, [pc, #520]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80015dc:	4293      	cmp	r3, r2
 80015de:	d903      	bls.n	80015e8 <HAL_TIM_PeriodElapsedCallback+0x370>
				duty_cycle_pid=14000;
 80015e0:	4b7f      	ldr	r3, [pc, #508]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 80015e2:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80015e6:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle_pid);
 80015e8:	4b81      	ldr	r3, [pc, #516]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a7c      	ldr	r2, [pc, #496]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	635a      	str	r2, [r3, #52]	; 0x34
			Ui_anterior=Ui_actual;
 80015f2:	4b7d      	ldr	r3, [pc, #500]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0x570>)
 80015f4:	cb18      	ldmia	r3, {r3, r4}
 80015f6:	4a7f      	ldr	r2, [pc, #508]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80015f8:	e9c2 3400 	strd	r3, r4, [r2]
			error_vel_ant=error_vel_act;
 80015fc:	4b7e      	ldr	r3, [pc, #504]	; (80017f8 <HAL_TIM_PeriodElapsedCallback+0x580>)
 80015fe:	cb18      	ldmia	r3, {r3, r4}
 8001600:	4a7e      	ldr	r2, [pc, #504]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0x584>)
 8001602:	e9c2 3400 	strd	r3, r4, [r2]

			/*
			 * ------------------control motor 2
			 */
			error_vel_act2 = velocidad_consigna2-velocidadRPM2;
 8001606:	4b7e      	ldr	r3, [pc, #504]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8001608:	e9d3 0100 	ldrd	r0, r1, [r3]
 800160c:	4b7d      	ldr	r3, [pc, #500]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 800160e:	cb18      	ldmia	r3, {r3, r4}
 8001610:	461a      	mov	r2, r3
 8001612:	4623      	mov	r3, r4
 8001614:	f7fe fda8 	bl	8000168 <__aeabi_dsub>
 8001618:	4603      	mov	r3, r0
 800161a:	460c      	mov	r4, r1
 800161c:	4a7a      	ldr	r2, [pc, #488]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800161e:	e9c2 3400 	strd	r3, r4, [r2]
//				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
//			}else if(error_vel_act2>0){
//				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
//			    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
//     }
			if(stop2==1){
 8001622:	4b7a      	ldr	r3, [pc, #488]	; (800180c <HAL_TIM_PeriodElapsedCallback+0x594>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2b01      	cmp	r3, #1
 8001628:	d106      	bne.n	8001638 <HAL_TIM_PeriodElapsedCallback+0x3c0>
				Ui_anterior2=0;
 800162a:	4a79      	ldr	r2, [pc, #484]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	f04f 0400 	mov.w	r4, #0
 8001634:	e9c2 3400 	strd	r3, r4, [r2]
			}
			Up2=KP2 * error_vel_act2;
 8001638:	4b76      	ldr	r3, [pc, #472]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4618      	mov	r0, r3
 800163e:	f7fe fef3 	bl	8000428 <__aeabi_f2d>
 8001642:	4b71      	ldr	r3, [pc, #452]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8001644:	cb18      	ldmia	r3, {r3, r4}
 8001646:	461a      	mov	r2, r3
 8001648:	4623      	mov	r3, r4
 800164a:	f7fe ff45 	bl	80004d8 <__aeabi_dmul>
 800164e:	4603      	mov	r3, r0
 8001650:	460c      	mov	r4, r1
 8001652:	4a71      	ldr	r2, [pc, #452]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8001654:	e9c2 3400 	strd	r3, r4, [r2]
			Ui_actual2=Ui_anterior2 + KI2 * deltaT * error_vel_ant2;
 8001658:	4b70      	ldr	r3, [pc, #448]	; (800181c <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7fe fee3 	bl	8000428 <__aeabi_f2d>
 8001662:	4b6f      	ldr	r3, [pc, #444]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001664:	cb18      	ldmia	r3, {r3, r4}
 8001666:	461a      	mov	r2, r3
 8001668:	4623      	mov	r3, r4
 800166a:	f7fe ff35 	bl	80004d8 <__aeabi_dmul>
 800166e:	4603      	mov	r3, r0
 8001670:	460c      	mov	r4, r1
 8001672:	4618      	mov	r0, r3
 8001674:	4621      	mov	r1, r4
 8001676:	4b6b      	ldr	r3, [pc, #428]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001678:	cb18      	ldmia	r3, {r3, r4}
 800167a:	461a      	mov	r2, r3
 800167c:	4623      	mov	r3, r4
 800167e:	f7fe ff2b 	bl	80004d8 <__aeabi_dmul>
 8001682:	4603      	mov	r3, r0
 8001684:	460c      	mov	r4, r1
 8001686:	4618      	mov	r0, r3
 8001688:	4621      	mov	r1, r4
 800168a:	4b61      	ldr	r3, [pc, #388]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800168c:	cb18      	ldmia	r3, {r3, r4}
 800168e:	461a      	mov	r2, r3
 8001690:	4623      	mov	r3, r4
 8001692:	f7fe fd6b 	bl	800016c <__adddf3>
 8001696:	4603      	mov	r3, r0
 8001698:	460c      	mov	r4, r1
 800169a:	4a63      	ldr	r2, [pc, #396]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 800169c:	e9c2 3400 	strd	r3, r4, [r2]
			Ud2=KD2/ deltaT * (error_vel_act2-error_vel_ant2);
 80016a0:	4b62      	ldr	r3, [pc, #392]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7fe febf 	bl	8000428 <__aeabi_f2d>
 80016aa:	4b5d      	ldr	r3, [pc, #372]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 80016ac:	cb18      	ldmia	r3, {r3, r4}
 80016ae:	461a      	mov	r2, r3
 80016b0:	4623      	mov	r3, r4
 80016b2:	f7ff f83b 	bl	800072c <__aeabi_ddiv>
 80016b6:	4603      	mov	r3, r0
 80016b8:	460c      	mov	r4, r1
 80016ba:	461d      	mov	r5, r3
 80016bc:	4626      	mov	r6, r4
 80016be:	4b52      	ldr	r3, [pc, #328]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80016c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016c4:	4b57      	ldr	r3, [pc, #348]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 80016c6:	cb18      	ldmia	r3, {r3, r4}
 80016c8:	461a      	mov	r2, r3
 80016ca:	4623      	mov	r3, r4
 80016cc:	f7fe fd4c 	bl	8000168 <__aeabi_dsub>
 80016d0:	4603      	mov	r3, r0
 80016d2:	460c      	mov	r4, r1
 80016d4:	461a      	mov	r2, r3
 80016d6:	4623      	mov	r3, r4
 80016d8:	4628      	mov	r0, r5
 80016da:	4631      	mov	r1, r6
 80016dc:	f7fe fefc 	bl	80004d8 <__aeabi_dmul>
 80016e0:	4603      	mov	r3, r0
 80016e2:	460c      	mov	r4, r1
 80016e4:	4a52      	ldr	r2, [pc, #328]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 80016e6:	e9c2 3400 	strd	r3, r4, [r2]
			if(velocidad_consigna2 > 0){
 80016ea:	4b45      	ldr	r3, [pc, #276]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x588>)
 80016ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	f7ff f97e 	bl	80009f8 <__aeabi_dcmpgt>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d02f      	beq.n	8001762 <HAL_TIM_PeriodElapsedCallback+0x4ea>
				duty_cycle_pid2 = (uint32_t) fabs(duty_cycle_pid2 +(Up2 + Ui_actual2 + Ud2));
 8001702:	4b4c      	ldr	r3, [pc, #304]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f7fe fe6c 	bl	80003e4 <__aeabi_ui2d>
 800170c:	4605      	mov	r5, r0
 800170e:	460e      	mov	r6, r1
 8001710:	4b41      	ldr	r3, [pc, #260]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8001712:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001716:	4b44      	ldr	r3, [pc, #272]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8001718:	cb18      	ldmia	r3, {r3, r4}
 800171a:	461a      	mov	r2, r3
 800171c:	4623      	mov	r3, r4
 800171e:	f7fe fd25 	bl	800016c <__adddf3>
 8001722:	4603      	mov	r3, r0
 8001724:	460c      	mov	r4, r1
 8001726:	4618      	mov	r0, r3
 8001728:	4621      	mov	r1, r4
 800172a:	4b41      	ldr	r3, [pc, #260]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 800172c:	cb18      	ldmia	r3, {r3, r4}
 800172e:	461a      	mov	r2, r3
 8001730:	4623      	mov	r3, r4
 8001732:	f7fe fd1b 	bl	800016c <__adddf3>
 8001736:	4603      	mov	r3, r0
 8001738:	460c      	mov	r4, r1
 800173a:	461a      	mov	r2, r3
 800173c:	4623      	mov	r3, r4
 800173e:	4628      	mov	r0, r5
 8001740:	4631      	mov	r1, r6
 8001742:	f7fe fd13 	bl	800016c <__adddf3>
 8001746:	4603      	mov	r3, r0
 8001748:	460c      	mov	r4, r1
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001756:	f7ff f997 	bl	8000a88 <__aeabi_d2uiz>
 800175a:	4602      	mov	r2, r0
 800175c:	4b35      	ldr	r3, [pc, #212]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	e06d      	b.n	800183e <HAL_TIM_PeriodElapsedCallback+0x5c6>
			}else if(velocidad_consigna2 < 0){
 8001762:	4b27      	ldr	r3, [pc, #156]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8001764:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	f7ff f924 	bl	80009bc <__aeabi_dcmplt>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d05e      	beq.n	8001838 <HAL_TIM_PeriodElapsedCallback+0x5c0>
				duty_cycle_pid2 = (uint32_t) fabs(duty_cycle_pid2 -(Up2 + Ui_actual2 + Ud2));
 800177a:	4b2e      	ldr	r3, [pc, #184]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4618      	mov	r0, r3
 8001780:	f7fe fe30 	bl	80003e4 <__aeabi_ui2d>
 8001784:	4605      	mov	r5, r0
 8001786:	460e      	mov	r6, r1
 8001788:	4b23      	ldr	r3, [pc, #140]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800178a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800178e:	4b26      	ldr	r3, [pc, #152]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8001790:	cb18      	ldmia	r3, {r3, r4}
 8001792:	461a      	mov	r2, r3
 8001794:	4623      	mov	r3, r4
 8001796:	f7fe fce9 	bl	800016c <__adddf3>
 800179a:	4603      	mov	r3, r0
 800179c:	460c      	mov	r4, r1
 800179e:	4618      	mov	r0, r3
 80017a0:	4621      	mov	r1, r4
 80017a2:	4b23      	ldr	r3, [pc, #140]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 80017a4:	cb18      	ldmia	r3, {r3, r4}
 80017a6:	461a      	mov	r2, r3
 80017a8:	4623      	mov	r3, r4
 80017aa:	f7fe fcdf 	bl	800016c <__adddf3>
 80017ae:	4603      	mov	r3, r0
 80017b0:	460c      	mov	r4, r1
 80017b2:	461a      	mov	r2, r3
 80017b4:	4623      	mov	r3, r4
 80017b6:	4628      	mov	r0, r5
 80017b8:	4631      	mov	r1, r6
 80017ba:	f7fe fcd5 	bl	8000168 <__aeabi_dsub>
 80017be:	4603      	mov	r3, r0
 80017c0:	460c      	mov	r4, r1
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017ce:	f7ff f95b 	bl	8000a88 <__aeabi_d2uiz>
 80017d2:	4602      	mov	r2, r0
 80017d4:	4b17      	ldr	r3, [pc, #92]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	e031      	b.n	800183e <HAL_TIM_PeriodElapsedCallback+0x5c6>
 80017da:	bf00      	nop
 80017dc:	20000280 	.word	0x20000280
 80017e0:	200002d8 	.word	0x200002d8
 80017e4:	200002a8 	.word	0x200002a8
 80017e8:	200002a0 	.word	0x200002a0
 80017ec:	200002b0 	.word	0x200002b0
 80017f0:	20000434 	.word	0x20000434
 80017f4:	20000298 	.word	0x20000298
 80017f8:	20000260 	.word	0x20000260
 80017fc:	20000268 	.word	0x20000268
 8001800:	20000288 	.word	0x20000288
 8001804:	20000258 	.word	0x20000258
 8001808:	20000270 	.word	0x20000270
 800180c:	20000028 	.word	0x20000028
 8001810:	200002b8 	.word	0x200002b8
 8001814:	20000014 	.word	0x20000014
 8001818:	200002c8 	.word	0x200002c8
 800181c:	20000018 	.word	0x20000018
 8001820:	20000000 	.word	0x20000000
 8001824:	20000278 	.word	0x20000278
 8001828:	200002c0 	.word	0x200002c0
 800182c:	2000001c 	.word	0x2000001c
 8001830:	200002d0 	.word	0x200002d0
 8001834:	200002dc 	.word	0x200002dc
			}else{
				duty_cycle_pid2 = 0;
 8001838:	4b30      	ldr	r3, [pc, #192]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x684>)
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
			}
			if(duty_cycle_pid2 > 14000){
 800183e:	4b2f      	ldr	r3, [pc, #188]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8001846:	4293      	cmp	r3, r2
 8001848:	d903      	bls.n	8001852 <HAL_TIM_PeriodElapsedCallback+0x5da>
				duty_cycle_pid2=14000;
 800184a:	4b2c      	ldr	r3, [pc, #176]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x684>)
 800184c:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8001850:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty_cycle_pid2);
 8001852:	4b2b      	ldr	r3, [pc, #172]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x688>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a29      	ldr	r2, [pc, #164]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001858:	6812      	ldr	r2, [r2, #0]
 800185a:	63da      	str	r2, [r3, #60]	; 0x3c
			Ui_anterior2=Ui_actual2;
 800185c:	4b29      	ldr	r3, [pc, #164]	; (8001904 <HAL_TIM_PeriodElapsedCallback+0x68c>)
 800185e:	cb18      	ldmia	r3, {r3, r4}
 8001860:	4a29      	ldr	r2, [pc, #164]	; (8001908 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8001862:	e9c2 3400 	strd	r3, r4, [r2]
			error_vel_ant2=error_vel_act2;
 8001866:	4b29      	ldr	r3, [pc, #164]	; (800190c <HAL_TIM_PeriodElapsedCallback+0x694>)
 8001868:	cb18      	ldmia	r3, {r3, r4}
 800186a:	4a29      	ldr	r2, [pc, #164]	; (8001910 <HAL_TIM_PeriodElapsedCallback+0x698>)
 800186c:	e9c2 3400 	strd	r3, r4, [r2]
		}else { //Overflow
			contOUFlow2++;
			printf("overflow motor 2 \r\n");
		}
	}
}
 8001870:	e03e      	b.n	80018f0 <HAL_TIM_PeriodElapsedCallback+0x678>
	}else if(htim->Instance == TIM3){
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a27      	ldr	r2, [pc, #156]	; (8001914 <HAL_TIM_PeriodElapsedCallback+0x69c>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d11a      	bne.n	80018b2 <HAL_TIM_PeriodElapsedCallback+0x63a>
		if(__HAL_TIM_GET_COUNTER(&htim3) > (htim->Init.Period+1)/2){ //Underflow
 800187c:	4b26      	ldr	r3, [pc, #152]	; (8001918 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	3301      	adds	r3, #1
 8001888:	085b      	lsrs	r3, r3, #1
 800188a:	429a      	cmp	r2, r3
 800188c:	d908      	bls.n	80018a0 <HAL_TIM_PeriodElapsedCallback+0x628>
			contOUFlow--;
 800188e:	4b23      	ldr	r3, [pc, #140]	; (800191c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	3b01      	subs	r3, #1
 8001894:	4a21      	ldr	r2, [pc, #132]	; (800191c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 8001896:	6013      	str	r3, [r2, #0]
			printf("underflow motor 1 \r\n");
 8001898:	4821      	ldr	r0, [pc, #132]	; (8001920 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800189a:	f004 fb23 	bl	8005ee4 <puts>
}
 800189e:	e027      	b.n	80018f0 <HAL_TIM_PeriodElapsedCallback+0x678>
			contOUFlow++;
 80018a0:	4b1e      	ldr	r3, [pc, #120]	; (800191c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	3301      	adds	r3, #1
 80018a6:	4a1d      	ldr	r2, [pc, #116]	; (800191c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 80018a8:	6013      	str	r3, [r2, #0]
			printf("overflow motor 1 \r\n");
 80018aa:	481e      	ldr	r0, [pc, #120]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 80018ac:	f004 fb1a 	bl	8005ee4 <puts>
}
 80018b0:	e01e      	b.n	80018f0 <HAL_TIM_PeriodElapsedCallback+0x678>
	}else if(htim->Instance == TIM4){
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a1c      	ldr	r2, [pc, #112]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d119      	bne.n	80018f0 <HAL_TIM_PeriodElapsedCallback+0x678>
		if(__HAL_TIM_GET_COUNTER(&htim4) > (htim->Init.Period+1)/2){ //Underflow
 80018bc:	4b1b      	ldr	r3, [pc, #108]	; (800192c <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	3301      	adds	r3, #1
 80018c8:	085b      	lsrs	r3, r3, #1
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d908      	bls.n	80018e0 <HAL_TIM_PeriodElapsedCallback+0x668>
			contOUFlow2--;
 80018ce:	4b18      	ldr	r3, [pc, #96]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	3b01      	subs	r3, #1
 80018d4:	4a16      	ldr	r2, [pc, #88]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 80018d6:	6013      	str	r3, [r2, #0]
			printf("underflow motor 2 \r\n");
 80018d8:	4816      	ldr	r0, [pc, #88]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 80018da:	f004 fb03 	bl	8005ee4 <puts>
}
 80018de:	e007      	b.n	80018f0 <HAL_TIM_PeriodElapsedCallback+0x678>
			contOUFlow2++;
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	3301      	adds	r3, #1
 80018e6:	4a12      	ldr	r2, [pc, #72]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 80018e8:	6013      	str	r3, [r2, #0]
			printf("overflow motor 2 \r\n");
 80018ea:	4813      	ldr	r0, [pc, #76]	; (8001938 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 80018ec:	f004 fafa 	bl	8005ee4 <puts>
}
 80018f0:	bf00      	nop
 80018f2:	371c      	adds	r7, #28
 80018f4:	46bd      	mov	sp, r7
 80018f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018fa:	bf00      	nop
 80018fc:	200002dc 	.word	0x200002dc
 8001900:	20000434 	.word	0x20000434
 8001904:	200002c0 	.word	0x200002c0
 8001908:	200002b8 	.word	0x200002b8
 800190c:	20000270 	.word	0x20000270
 8001910:	20000278 	.word	0x20000278
 8001914:	40000400 	.word	0x40000400
 8001918:	200003a0 	.word	0x200003a0
 800191c:	20000224 	.word	0x20000224
 8001920:	08008f60 	.word	0x08008f60
 8001924:	08008f74 	.word	0x08008f74
 8001928:	40000800 	.word	0x40000800
 800192c:	20000344 	.word	0x20000344
 8001930:	20000230 	.word	0x20000230
 8001934:	08008f88 	.word	0x08008f88
 8001938:	08008f9c 	.word	0x08008f9c

0800193c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800193c:	b5b0      	push	{r4, r5, r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001942:	f000 fe0f 	bl	8002564 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001946:	f000 f897 	bl	8001a78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194a:	f000 fad7 	bl	8001efc <MX_GPIO_Init>
  MX_TIM2_Init();
 800194e:	f000 f9ad 	bl	8001cac <MX_TIM2_Init>
  MX_TIM1_Init();
 8001952:	f000 f90d 	bl	8001b70 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001956:	f000 fa29 	bl	8001dac <MX_TIM3_Init>
  MX_TIM4_Init();
 800195a:	f000 fa7b 	bl	8001e54 <MX_TIM4_Init>
  MX_SPI2_Init();
 800195e:	f000 f8d1 	bl	8001b04 <MX_SPI2_Init>

	//RetargetInit(&huart2);
	//HAL_UART_Receive_IT(&huart2, &byte, 1);
    //HAL_SPI_Receive_IT(&hspi2, &byte, 1);

	HAL_TIM_Base_Start_IT(&htim1);
 8001962:	483b      	ldr	r0, [pc, #236]	; (8001a50 <main+0x114>)
 8001964:	f002 fc6e 	bl	8004244 <HAL_TIM_Base_Start_IT>
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001968:	2100      	movs	r1, #0
 800196a:	4839      	ldr	r0, [pc, #228]	; (8001a50 <main+0x114>)
 800196c:	f002 fd14 	bl	8004398 <HAL_TIM_OC_Start_IT>

	/*Se activan canales para generacion PWM- */
	/*canal 1 para motor 1 */
	/*canal  para motor 2*/
	HAL_TIM_Base_Start(&htim2);
 8001970:	4838      	ldr	r0, [pc, #224]	; (8001a54 <main+0x118>)
 8001972:	f002 fc1d 	bl	80041b0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 8001976:	2100      	movs	r1, #0
 8001978:	4836      	ldr	r0, [pc, #216]	; (8001a54 <main+0x118>)
 800197a:	f002 fe4d 	bl	8004618 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 800197e:	2108      	movs	r1, #8
 8001980:	4834      	ldr	r0, [pc, #208]	; (8001a54 <main+0x118>)
 8001982:	f002 fe49 	bl	8004618 <HAL_TIM_PWM_Start_IT>

	HAL_TIM_Base_Start_IT(&htim3);
 8001986:	4834      	ldr	r0, [pc, #208]	; (8001a58 <main+0x11c>)
 8001988:	f002 fc5c 	bl	8004244 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 800198c:	213c      	movs	r1, #60	; 0x3c
 800198e:	4832      	ldr	r0, [pc, #200]	; (8001a58 <main+0x11c>)
 8001990:	f002 ffcc 	bl	800492c <HAL_TIM_Encoder_Start_IT>

	HAL_TIM_Base_Start_IT(&htim4);
 8001994:	4831      	ldr	r0, [pc, #196]	; (8001a5c <main+0x120>)
 8001996:	f002 fc55 	bl	8004244 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 800199a:	213c      	movs	r1, #60	; 0x3c
 800199c:	482f      	ldr	r0, [pc, #188]	; (8001a5c <main+0x120>)
 800199e:	f002 ffc5 	bl	800492c <HAL_TIM_Encoder_Start_IT>

	/*Se activa en sentido positivo del motor  1*/
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80019a2:	2201      	movs	r2, #1
 80019a4:	2110      	movs	r1, #16
 80019a6:	482e      	ldr	r0, [pc, #184]	; (8001a60 <main+0x124>)
 80019a8:	f001 f93e 	bl	8002c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 80019ac:	2200      	movs	r2, #0
 80019ae:	2120      	movs	r1, #32
 80019b0:	482b      	ldr	r0, [pc, #172]	; (8001a60 <main+0x124>)
 80019b2:	f001 f939 	bl	8002c28 <HAL_GPIO_WritePin>

	/*Se activa el sentido positivo del motor 2*/
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019bc:	4828      	ldr	r0, [pc, #160]	; (8001a60 <main+0x124>)
 80019be:	f001 f933 	bl	8002c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 80019c2:	2201      	movs	r2, #1
 80019c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019c8:	4825      	ldr	r0, [pc, #148]	; (8001a60 <main+0x124>)
 80019ca:	f001 f92d 	bl	8002c28 <HAL_GPIO_WritePin>
	/*Se fuerza valor del contador del timer 3 y 4 para lecturas de encoders*/
	__HAL_TIM_SET_COUNTER(&htim3,0);
 80019ce:	4b22      	ldr	r3, [pc, #136]	; (8001a58 <main+0x11c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2200      	movs	r2, #0
 80019d4:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim4,0);
 80019d6:	4b21      	ldr	r3, [pc, #132]	; (8001a5c <main+0x120>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2200      	movs	r2, #0
 80019dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t out_buffer[17] = {':','w','1','+','2','5',';',':','w','2','+','2','5',';',':','w','?'};
 80019de:	4b21      	ldr	r3, [pc, #132]	; (8001a64 <main+0x128>)
 80019e0:	1d3c      	adds	r4, r7, #4
 80019e2:	461d      	mov	r5, r3
 80019e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019e8:	682b      	ldr	r3, [r5, #0]
 80019ea:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 80019ec:	2201      	movs	r2, #1
 80019ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019f2:	481d      	ldr	r0, [pc, #116]	; (8001a68 <main+0x12c>)
 80019f4:	f001 f918 	bl	8002c28 <HAL_GPIO_WritePin>
	//HAL_SPI_Receive_IT(&hspi2, &byte, 1);
	//HAL_SPI_Receive_IT(&hspi2, in_buffer, 14);
	while (1) {
		//transmision spi

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 80019f8:	2200      	movs	r2, #0
 80019fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019fe:	481a      	ldr	r0, [pc, #104]	; (8001a68 <main+0x12c>)
 8001a00:	f001 f912 	bl	8002c28 <HAL_GPIO_WritePin>
		//HAL_SPI_TransmitReceive_IT(&hspi2, out_buffer, in_buffer, 14);
		HAL_SPI_Transmit(&hspi2, out_buffer, 17, 1);
 8001a04:	1d39      	adds	r1, r7, #4
 8001a06:	2301      	movs	r3, #1
 8001a08:	2211      	movs	r2, #17
 8001a0a:	4818      	ldr	r0, [pc, #96]	; (8001a6c <main+0x130>)
 8001a0c:	f001 fd92 	bl	8003534 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, in_buffer, 14, 1);
 8001a10:	2301      	movs	r3, #1
 8001a12:	220e      	movs	r2, #14
 8001a14:	4916      	ldr	r1, [pc, #88]	; (8001a70 <main+0x134>)
 8001a16:	4815      	ldr	r0, [pc, #84]	; (8001a6c <main+0x130>)
 8001a18:	f001 fec8 	bl	80037ac <HAL_SPI_Receive>
		interpreteComando();
 8001a1c:	f7ff f9b2 	bl	8000d84 <interpreteComando>
		HAL_Delay(1000);
 8001a20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a24:	f000 fe00 	bl	8002628 <HAL_Delay>
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a2e:	4811      	ldr	r0, [pc, #68]	; (8001a74 <main+0x138>)
 8001a30:	f001 f8fa 	bl	8002c28 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8001a34:	2064      	movs	r0, #100	; 0x64
 8001a36:	f000 fdf7 	bl	8002628 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a40:	480c      	ldr	r0, [pc, #48]	; (8001a74 <main+0x138>)
 8001a42:	f001 f8f1 	bl	8002c28 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8001a46:	2064      	movs	r0, #100	; 0x64
 8001a48:	f000 fdee 	bl	8002628 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 8001a4c:	e7d4      	b.n	80019f8 <main+0xbc>
 8001a4e:	bf00      	nop
 8001a50:	200003ec 	.word	0x200003ec
 8001a54:	20000434 	.word	0x20000434
 8001a58:	200003a0 	.word	0x200003a0
 8001a5c:	20000344 	.word	0x20000344
 8001a60:	40010800 	.word	0x40010800
 8001a64:	08008fb0 	.word	0x08008fb0
 8001a68:	40010c00 	.word	0x40010c00
 8001a6c:	200002ec 	.word	0x200002ec
 8001a70:	20000390 	.word	0x20000390
 8001a74:	40011000 	.word	0x40011000

08001a78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b090      	sub	sp, #64	; 0x40
 8001a7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a7e:	f107 0318 	add.w	r3, r7, #24
 8001a82:	2228      	movs	r2, #40	; 0x28
 8001a84:	2100      	movs	r1, #0
 8001a86:	4618      	mov	r0, r3
 8001a88:	f003 fe8a 	bl	80057a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	609a      	str	r2, [r3, #8]
 8001a96:	60da      	str	r2, [r3, #12]
 8001a98:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001aa2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aac:	2302      	movs	r3, #2
 8001aae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ab0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ab4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ab6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001aba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001abc:	f107 0318 	add.w	r3, r7, #24
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f001 f8c9 	bl	8002c58 <HAL_RCC_OscConfig>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001acc:	f000 fa9c 	bl	8002008 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ad0:	230f      	movs	r3, #15
 8001ad2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001adc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ae0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	2102      	movs	r1, #2
 8001aea:	4618      	mov	r0, r3
 8001aec:	f001 fb34 	bl	8003158 <HAL_RCC_ClockConfig>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001af6:	f000 fa87 	bl	8002008 <Error_Handler>
  }
}
 8001afa:	bf00      	nop
 8001afc:	3740      	adds	r7, #64	; 0x40
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
	...

08001b04 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001b08:	4b17      	ldr	r3, [pc, #92]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b0a:	4a18      	ldr	r2, [pc, #96]	; (8001b6c <MX_SPI2_Init+0x68>)
 8001b0c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b0e:	4b16      	ldr	r3, [pc, #88]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b14:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b16:	4b14      	ldr	r3, [pc, #80]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b1c:	4b12      	ldr	r3, [pc, #72]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b22:	4b11      	ldr	r3, [pc, #68]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b28:	4b0f      	ldr	r3, [pc, #60]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b34:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001b36:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b38:	2238      	movs	r2, #56	; 0x38
 8001b3a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b3c:	4b0a      	ldr	r3, [pc, #40]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b42:	4b09      	ldr	r3, [pc, #36]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b48:	4b07      	ldr	r3, [pc, #28]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001b4e:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b50:	220a      	movs	r2, #10
 8001b52:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b54:	4804      	ldr	r0, [pc, #16]	; (8001b68 <MX_SPI2_Init+0x64>)
 8001b56:	f001 fc69 	bl	800342c <HAL_SPI_Init>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001b60:	f000 fa52 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b64:	bf00      	nop
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	200002ec 	.word	0x200002ec
 8001b6c:	40003800 	.word	0x40003800

08001b70 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b096      	sub	sp, #88	; 0x58
 8001b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b76:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	605a      	str	r2, [r3, #4]
 8001b80:	609a      	str	r2, [r3, #8]
 8001b82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b84:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b92:	2200      	movs	r2, #0
 8001b94:	601a      	str	r2, [r3, #0]
 8001b96:	605a      	str	r2, [r3, #4]
 8001b98:	609a      	str	r2, [r3, #8]
 8001b9a:	60da      	str	r2, [r3, #12]
 8001b9c:	611a      	str	r2, [r3, #16]
 8001b9e:	615a      	str	r2, [r3, #20]
 8001ba0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ba2:	1d3b      	adds	r3, r7, #4
 8001ba4:	2220      	movs	r2, #32
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f003 fdf9 	bl	80057a0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bae:	4b3d      	ldr	r3, [pc, #244]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001bb0:	4a3d      	ldr	r2, [pc, #244]	; (8001ca8 <MX_TIM1_Init+0x138>)
 8001bb2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 11;
 8001bb4:	4b3b      	ldr	r3, [pc, #236]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001bb6:	220b      	movs	r2, #11
 8001bb8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bba:	4b3a      	ldr	r3, [pc, #232]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 59999;
 8001bc0:	4b38      	ldr	r3, [pc, #224]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001bc2:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001bc6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc8:	4b36      	ldr	r3, [pc, #216]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001bce:	4b35      	ldr	r3, [pc, #212]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd4:	4b33      	ldr	r3, [pc, #204]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001bda:	4832      	ldr	r0, [pc, #200]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001bdc:	f002 fa98 	bl	8004110 <HAL_TIM_Base_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001be6:	f000 fa0f 	bl	8002008 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bee:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001bf0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	482b      	ldr	r0, [pc, #172]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001bf8:	f003 f964 	bl	8004ec4 <HAL_TIM_ConfigClockSource>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001c02:	f000 fa01 	bl	8002008 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001c06:	4827      	ldr	r0, [pc, #156]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001c08:	f002 fb6e 	bl	80042e8 <HAL_TIM_OC_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001c12:	f000 f9f9 	bl	8002008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c16:	2300      	movs	r3, #0
 8001c18:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c1e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c22:	4619      	mov	r1, r3
 8001c24:	481f      	ldr	r0, [pc, #124]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001c26:	f003 fccd 	bl	80055c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001c30:	f000 f9ea 	bl	8002008 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001c34:	2300      	movs	r3, #0
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c40:	2300      	movs	r3, #0
 8001c42:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c44:	2300      	movs	r3, #0
 8001c46:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c54:	2200      	movs	r2, #0
 8001c56:	4619      	mov	r1, r3
 8001c58:	4812      	ldr	r0, [pc, #72]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001c5a:	f003 f81d 	bl	8004c98 <HAL_TIM_OC_ConfigChannel>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001c64:	f000 f9d0 	bl	8002008 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c80:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c82:	2300      	movs	r3, #0
 8001c84:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c86:	1d3b      	adds	r3, r7, #4
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4806      	ldr	r0, [pc, #24]	; (8001ca4 <MX_TIM1_Init+0x134>)
 8001c8c:	f003 fcf8 	bl	8005680 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001c96:	f000 f9b7 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	3758      	adds	r7, #88	; 0x58
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	200003ec 	.word	0x200003ec
 8001ca8:	40012c00 	.word	0x40012c00

08001cac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08e      	sub	sp, #56	; 0x38
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	605a      	str	r2, [r3, #4]
 8001cbc:	609a      	str	r2, [r3, #8]
 8001cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc0:	f107 0320 	add.w	r3, r7, #32
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cca:	1d3b      	adds	r3, r7, #4
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]
 8001cd8:	615a      	str	r2, [r3, #20]
 8001cda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cdc:	4b32      	ldr	r3, [pc, #200]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001cde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ce2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001ce4:	4b30      	ldr	r3, [pc, #192]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cea:	4b2f      	ldr	r3, [pc, #188]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 36000;
 8001cf0:	4b2d      	ldr	r3, [pc, #180]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001cf2:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 8001cf6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf8:	4b2b      	ldr	r3, [pc, #172]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cfe:	4b2a      	ldr	r3, [pc, #168]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d04:	4828      	ldr	r0, [pc, #160]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001d06:	f002 fa03 	bl	8004110 <HAL_TIM_Base_Init>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001d10:	f000 f97a 	bl	8002008 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d18:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4821      	ldr	r0, [pc, #132]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001d22:	f003 f8cf 	bl	8004ec4 <HAL_TIM_ConfigClockSource>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001d2c:	f000 f96c 	bl	8002008 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d30:	481d      	ldr	r0, [pc, #116]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001d32:	f002 fc19 	bl	8004568 <HAL_TIM_PWM_Init>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001d3c:	f000 f964 	bl	8002008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d40:	2300      	movs	r3, #0
 8001d42:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d44:	2300      	movs	r3, #0
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d48:	f107 0320 	add.w	r3, r7, #32
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4816      	ldr	r0, [pc, #88]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001d50:	f003 fc38 	bl	80055c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001d5a:	f000 f955 	bl	8002008 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d5e:	2360      	movs	r3, #96	; 0x60
 8001d60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d66:	2300      	movs	r3, #0
 8001d68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	2200      	movs	r2, #0
 8001d72:	4619      	mov	r1, r3
 8001d74:	480c      	ldr	r0, [pc, #48]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001d76:	f002 ffe7 	bl	8004d48 <HAL_TIM_PWM_ConfigChannel>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001d80:	f000 f942 	bl	8002008 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d84:	1d3b      	adds	r3, r7, #4
 8001d86:	2208      	movs	r2, #8
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4807      	ldr	r0, [pc, #28]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001d8c:	f002 ffdc 	bl	8004d48 <HAL_TIM_PWM_ConfigChannel>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001d96:	f000 f937 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d9a:	4803      	ldr	r0, [pc, #12]	; (8001da8 <MX_TIM2_Init+0xfc>)
 8001d9c:	f000 fa8c 	bl	80022b8 <HAL_TIM_MspPostInit>

}
 8001da0:	bf00      	nop
 8001da2:	3738      	adds	r7, #56	; 0x38
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000434 	.word	0x20000434

08001dac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08c      	sub	sp, #48	; 0x30
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001db2:	f107 030c 	add.w	r3, r7, #12
 8001db6:	2224      	movs	r2, #36	; 0x24
 8001db8:	2100      	movs	r1, #0
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f003 fcf0 	bl	80057a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc0:	1d3b      	adds	r3, r7, #4
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001dc8:	4b20      	ldr	r3, [pc, #128]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001dca:	4a21      	ldr	r2, [pc, #132]	; (8001e50 <MX_TIM3_Init+0xa4>)
 8001dcc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001dce:	4b1f      	ldr	r3, [pc, #124]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd4:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 64999;
 8001dda:	4b1c      	ldr	r3, [pc, #112]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001ddc:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001de0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de2:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de8:	4b18      	ldr	r3, [pc, #96]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001dee:	2303      	movs	r3, #3
 8001df0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001df2:	2300      	movs	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001df6:	2301      	movs	r3, #1
 8001df8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e02:	2300      	movs	r3, #0
 8001e04:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e06:	2301      	movs	r3, #1
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001e12:	f107 030c 	add.w	r3, r7, #12
 8001e16:	4619      	mov	r1, r3
 8001e18:	480c      	ldr	r0, [pc, #48]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001e1a:	f002 fce5 	bl	80047e8 <HAL_TIM_Encoder_Init>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001e24:	f000 f8f0 	bl	8002008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e30:	1d3b      	adds	r3, r7, #4
 8001e32:	4619      	mov	r1, r3
 8001e34:	4805      	ldr	r0, [pc, #20]	; (8001e4c <MX_TIM3_Init+0xa0>)
 8001e36:	f003 fbc5 	bl	80055c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001e40:	f000 f8e2 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e44:	bf00      	nop
 8001e46:	3730      	adds	r7, #48	; 0x30
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	200003a0 	.word	0x200003a0
 8001e50:	40000400 	.word	0x40000400

08001e54 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08c      	sub	sp, #48	; 0x30
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e5a:	f107 030c 	add.w	r3, r7, #12
 8001e5e:	2224      	movs	r2, #36	; 0x24
 8001e60:	2100      	movs	r1, #0
 8001e62:	4618      	mov	r0, r3
 8001e64:	f003 fc9c 	bl	80057a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e70:	4b20      	ldr	r3, [pc, #128]	; (8001ef4 <MX_TIM4_Init+0xa0>)
 8001e72:	4a21      	ldr	r2, [pc, #132]	; (8001ef8 <MX_TIM4_Init+0xa4>)
 8001e74:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001e76:	4b1f      	ldr	r3, [pc, #124]	; (8001ef4 <MX_TIM4_Init+0xa0>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e7c:	4b1d      	ldr	r3, [pc, #116]	; (8001ef4 <MX_TIM4_Init+0xa0>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 64999;
 8001e82:	4b1c      	ldr	r3, [pc, #112]	; (8001ef4 <MX_TIM4_Init+0xa0>)
 8001e84:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001e88:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e8a:	4b1a      	ldr	r3, [pc, #104]	; (8001ef4 <MX_TIM4_Init+0xa0>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e90:	4b18      	ldr	r3, [pc, #96]	; (8001ef4 <MX_TIM4_Init+0xa0>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e96:	2303      	movs	r3, #3
 8001e98:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001eba:	f107 030c 	add.w	r3, r7, #12
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	480c      	ldr	r0, [pc, #48]	; (8001ef4 <MX_TIM4_Init+0xa0>)
 8001ec2:	f002 fc91 	bl	80047e8 <HAL_TIM_Encoder_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001ecc:	f000 f89c 	bl	8002008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ed8:	1d3b      	adds	r3, r7, #4
 8001eda:	4619      	mov	r1, r3
 8001edc:	4805      	ldr	r0, [pc, #20]	; (8001ef4 <MX_TIM4_Init+0xa0>)
 8001ede:	f003 fb71 	bl	80055c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001ee8:	f000 f88e 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001eec:	bf00      	nop
 8001eee:	3730      	adds	r7, #48	; 0x30
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000344 	.word	0x20000344
 8001ef8:	40000800 	.word	0x40000800

08001efc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f02:	f107 0310 	add.w	r3, r7, #16
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
 8001f0c:	609a      	str	r2, [r3, #8]
 8001f0e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f10:	4b39      	ldr	r3, [pc, #228]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	4a38      	ldr	r2, [pc, #224]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f16:	f043 0310 	orr.w	r3, r3, #16
 8001f1a:	6193      	str	r3, [r2, #24]
 8001f1c:	4b36      	ldr	r3, [pc, #216]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	f003 0310 	and.w	r3, r3, #16
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f28:	4b33      	ldr	r3, [pc, #204]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	4a32      	ldr	r2, [pc, #200]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f2e:	f043 0320 	orr.w	r3, r3, #32
 8001f32:	6193      	str	r3, [r2, #24]
 8001f34:	4b30      	ldr	r3, [pc, #192]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	f003 0320 	and.w	r3, r3, #32
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f40:	4b2d      	ldr	r3, [pc, #180]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	4a2c      	ldr	r2, [pc, #176]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f46:	f043 0304 	orr.w	r3, r3, #4
 8001f4a:	6193      	str	r3, [r2, #24]
 8001f4c:	4b2a      	ldr	r3, [pc, #168]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	f003 0304 	and.w	r3, r3, #4
 8001f54:	607b      	str	r3, [r7, #4]
 8001f56:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f58:	4b27      	ldr	r3, [pc, #156]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	4a26      	ldr	r2, [pc, #152]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f5e:	f043 0308 	orr.w	r3, r3, #8
 8001f62:	6193      	str	r3, [r2, #24]
 8001f64:	4b24      	ldr	r3, [pc, #144]	; (8001ff8 <MX_GPIO_Init+0xfc>)
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	f003 0308 	and.w	r3, r3, #8
 8001f6c:	603b      	str	r3, [r7, #0]
 8001f6e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001f70:	2200      	movs	r2, #0
 8001f72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f76:	4821      	ldr	r0, [pc, #132]	; (8001ffc <MX_GPIO_Init+0x100>)
 8001f78:	f000 fe56 	bl	8002c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f44f 6123 	mov.w	r1, #2608	; 0xa30
 8001f82:	481f      	ldr	r0, [pc, #124]	; (8002000 <MX_GPIO_Init+0x104>)
 8001f84:	f000 fe50 	bl	8002c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f8e:	481d      	ldr	r0, [pc, #116]	; (8002004 <MX_GPIO_Init+0x108>)
 8001f90:	f000 fe4a 	bl	8002c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001f94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fa6:	f107 0310 	add.w	r3, r7, #16
 8001faa:	4619      	mov	r1, r3
 8001fac:	4813      	ldr	r0, [pc, #76]	; (8001ffc <MX_GPIO_Init+0x100>)
 8001fae:	f000 fce1 	bl	8002974 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA9 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9|GPIO_PIN_11;
 8001fb2:	f44f 6323 	mov.w	r3, #2608	; 0xa30
 8001fb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc4:	f107 0310 	add.w	r3, r7, #16
 8001fc8:	4619      	mov	r1, r3
 8001fca:	480d      	ldr	r0, [pc, #52]	; (8002000 <MX_GPIO_Init+0x104>)
 8001fcc:	f000 fcd2 	bl	8002974 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001fd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe2:	f107 0310 	add.w	r3, r7, #16
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4806      	ldr	r0, [pc, #24]	; (8002004 <MX_GPIO_Init+0x108>)
 8001fea:	f000 fcc3 	bl	8002974 <HAL_GPIO_Init>

}
 8001fee:	bf00      	nop
 8001ff0:	3720      	adds	r7, #32
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	40011000 	.word	0x40011000
 8002000:	40010800 	.word	0x40010800
 8002004:	40010c00 	.word	0x40010c00

08002008 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr

08002014 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800201a:	4b15      	ldr	r3, [pc, #84]	; (8002070 <HAL_MspInit+0x5c>)
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	4a14      	ldr	r2, [pc, #80]	; (8002070 <HAL_MspInit+0x5c>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6193      	str	r3, [r2, #24]
 8002026:	4b12      	ldr	r3, [pc, #72]	; (8002070 <HAL_MspInit+0x5c>)
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	60bb      	str	r3, [r7, #8]
 8002030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002032:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <HAL_MspInit+0x5c>)
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	4a0e      	ldr	r2, [pc, #56]	; (8002070 <HAL_MspInit+0x5c>)
 8002038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800203c:	61d3      	str	r3, [r2, #28]
 800203e:	4b0c      	ldr	r3, [pc, #48]	; (8002070 <HAL_MspInit+0x5c>)
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002046:	607b      	str	r3, [r7, #4]
 8002048:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <HAL_MspInit+0x60>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	4a04      	ldr	r2, [pc, #16]	; (8002074 <HAL_MspInit+0x60>)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002066:	bf00      	nop
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr
 8002070:	40021000 	.word	0x40021000
 8002074:	40010000 	.word	0x40010000

08002078 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b088      	sub	sp, #32
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002080:	f107 0310 	add.w	r3, r7, #16
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	605a      	str	r2, [r3, #4]
 800208a:	609a      	str	r2, [r3, #8]
 800208c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a20      	ldr	r2, [pc, #128]	; (8002114 <HAL_SPI_MspInit+0x9c>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d139      	bne.n	800210c <HAL_SPI_MspInit+0x94>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002098:	4b1f      	ldr	r3, [pc, #124]	; (8002118 <HAL_SPI_MspInit+0xa0>)
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	4a1e      	ldr	r2, [pc, #120]	; (8002118 <HAL_SPI_MspInit+0xa0>)
 800209e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020a2:	61d3      	str	r3, [r2, #28]
 80020a4:	4b1c      	ldr	r3, [pc, #112]	; (8002118 <HAL_SPI_MspInit+0xa0>)
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b0:	4b19      	ldr	r3, [pc, #100]	; (8002118 <HAL_SPI_MspInit+0xa0>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	4a18      	ldr	r2, [pc, #96]	; (8002118 <HAL_SPI_MspInit+0xa0>)
 80020b6:	f043 0308 	orr.w	r3, r3, #8
 80020ba:	6193      	str	r3, [r2, #24]
 80020bc:	4b16      	ldr	r3, [pc, #88]	; (8002118 <HAL_SPI_MspInit+0xa0>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	f003 0308 	and.w	r3, r3, #8
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80020c8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80020cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020d2:	2303      	movs	r3, #3
 80020d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d6:	f107 0310 	add.w	r3, r7, #16
 80020da:	4619      	mov	r1, r3
 80020dc:	480f      	ldr	r0, [pc, #60]	; (800211c <HAL_SPI_MspInit+0xa4>)
 80020de:	f000 fc49 	bl	8002974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80020e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80020e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e8:	2300      	movs	r3, #0
 80020ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f0:	f107 0310 	add.w	r3, r7, #16
 80020f4:	4619      	mov	r1, r3
 80020f6:	4809      	ldr	r0, [pc, #36]	; (800211c <HAL_SPI_MspInit+0xa4>)
 80020f8:	f000 fc3c 	bl	8002974 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80020fc:	2200      	movs	r2, #0
 80020fe:	2100      	movs	r1, #0
 8002100:	2024      	movs	r0, #36	; 0x24
 8002102:	f000 fb8a 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002106:	2024      	movs	r0, #36	; 0x24
 8002108:	f000 fba3 	bl	8002852 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800210c:	bf00      	nop
 800210e:	3720      	adds	r7, #32
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40003800 	.word	0x40003800
 8002118:	40021000 	.word	0x40021000
 800211c:	40010c00 	.word	0x40010c00

08002120 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a22      	ldr	r2, [pc, #136]	; (80021b8 <HAL_TIM_Base_MspInit+0x98>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d12c      	bne.n	800218c <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002132:	4b22      	ldr	r3, [pc, #136]	; (80021bc <HAL_TIM_Base_MspInit+0x9c>)
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	4a21      	ldr	r2, [pc, #132]	; (80021bc <HAL_TIM_Base_MspInit+0x9c>)
 8002138:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800213c:	6193      	str	r3, [r2, #24]
 800213e:	4b1f      	ldr	r3, [pc, #124]	; (80021bc <HAL_TIM_Base_MspInit+0x9c>)
 8002140:	699b      	ldr	r3, [r3, #24]
 8002142:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 800214a:	2200      	movs	r2, #0
 800214c:	2100      	movs	r1, #0
 800214e:	2018      	movs	r0, #24
 8002150:	f000 fb63 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8002154:	2018      	movs	r0, #24
 8002156:	f000 fb7c 	bl	8002852 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800215a:	2200      	movs	r2, #0
 800215c:	2100      	movs	r1, #0
 800215e:	2019      	movs	r0, #25
 8002160:	f000 fb5b 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002164:	2019      	movs	r0, #25
 8002166:	f000 fb74 	bl	8002852 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 800216a:	2200      	movs	r2, #0
 800216c:	2100      	movs	r1, #0
 800216e:	201a      	movs	r0, #26
 8002170:	f000 fb53 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8002174:	201a      	movs	r0, #26
 8002176:	f000 fb6c 	bl	8002852 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800217a:	2200      	movs	r2, #0
 800217c:	2100      	movs	r1, #0
 800217e:	201b      	movs	r0, #27
 8002180:	f000 fb4b 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002184:	201b      	movs	r0, #27
 8002186:	f000 fb64 	bl	8002852 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800218a:	e010      	b.n	80021ae <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002194:	d10b      	bne.n	80021ae <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <HAL_TIM_Base_MspInit+0x9c>)
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	4a08      	ldr	r2, [pc, #32]	; (80021bc <HAL_TIM_Base_MspInit+0x9c>)
 800219c:	f043 0301 	orr.w	r3, r3, #1
 80021a0:	61d3      	str	r3, [r2, #28]
 80021a2:	4b06      	ldr	r3, [pc, #24]	; (80021bc <HAL_TIM_Base_MspInit+0x9c>)
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	60bb      	str	r3, [r7, #8]
 80021ac:	68bb      	ldr	r3, [r7, #8]
}
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40012c00 	.word	0x40012c00
 80021bc:	40021000 	.word	0x40021000

080021c0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08a      	sub	sp, #40	; 0x28
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c8:	f107 0318 	add.w	r3, r7, #24
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	609a      	str	r2, [r3, #8]
 80021d4:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a32      	ldr	r2, [pc, #200]	; (80022a4 <HAL_TIM_Encoder_MspInit+0xe4>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d12c      	bne.n	800223a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021e0:	4b31      	ldr	r3, [pc, #196]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021e2:	69db      	ldr	r3, [r3, #28]
 80021e4:	4a30      	ldr	r2, [pc, #192]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021e6:	f043 0302 	orr.w	r3, r3, #2
 80021ea:	61d3      	str	r3, [r2, #28]
 80021ec:	4b2e      	ldr	r3, [pc, #184]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f8:	4b2b      	ldr	r3, [pc, #172]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	4a2a      	ldr	r2, [pc, #168]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 80021fe:	f043 0304 	orr.w	r3, r3, #4
 8002202:	6193      	str	r3, [r2, #24]
 8002204:	4b28      	ldr	r3, [pc, #160]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	f003 0304 	and.w	r3, r3, #4
 800220c:	613b      	str	r3, [r7, #16]
 800220e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002210:	23c0      	movs	r3, #192	; 0xc0
 8002212:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002214:	2300      	movs	r3, #0
 8002216:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002218:	2300      	movs	r3, #0
 800221a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221c:	f107 0318 	add.w	r3, r7, #24
 8002220:	4619      	mov	r1, r3
 8002222:	4822      	ldr	r0, [pc, #136]	; (80022ac <HAL_TIM_Encoder_MspInit+0xec>)
 8002224:	f000 fba6 	bl	8002974 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002228:	2200      	movs	r2, #0
 800222a:	2100      	movs	r1, #0
 800222c:	201d      	movs	r0, #29
 800222e:	f000 faf4 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002232:	201d      	movs	r0, #29
 8002234:	f000 fb0d 	bl	8002852 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002238:	e030      	b.n	800229c <HAL_TIM_Encoder_MspInit+0xdc>
  else if(htim_encoder->Instance==TIM4)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a1c      	ldr	r2, [pc, #112]	; (80022b0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d12b      	bne.n	800229c <HAL_TIM_Encoder_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002244:	4b18      	ldr	r3, [pc, #96]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002246:	69db      	ldr	r3, [r3, #28]
 8002248:	4a17      	ldr	r2, [pc, #92]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 800224a:	f043 0304 	orr.w	r3, r3, #4
 800224e:	61d3      	str	r3, [r2, #28]
 8002250:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002252:	69db      	ldr	r3, [r3, #28]
 8002254:	f003 0304 	and.w	r3, r3, #4
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800225c:	4b12      	ldr	r3, [pc, #72]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	4a11      	ldr	r2, [pc, #68]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002262:	f043 0308 	orr.w	r3, r3, #8
 8002266:	6193      	str	r3, [r2, #24]
 8002268:	4b0f      	ldr	r3, [pc, #60]	; (80022a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	f003 0308 	and.w	r3, r3, #8
 8002270:	60bb      	str	r3, [r7, #8]
 8002272:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002274:	23c0      	movs	r3, #192	; 0xc0
 8002276:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002278:	2300      	movs	r3, #0
 800227a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002280:	f107 0318 	add.w	r3, r7, #24
 8002284:	4619      	mov	r1, r3
 8002286:	480b      	ldr	r0, [pc, #44]	; (80022b4 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002288:	f000 fb74 	bl	8002974 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800228c:	2200      	movs	r2, #0
 800228e:	2100      	movs	r1, #0
 8002290:	201e      	movs	r0, #30
 8002292:	f000 fac2 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002296:	201e      	movs	r0, #30
 8002298:	f000 fadb 	bl	8002852 <HAL_NVIC_EnableIRQ>
}
 800229c:	bf00      	nop
 800229e:	3728      	adds	r7, #40	; 0x28
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40000400 	.word	0x40000400
 80022a8:	40021000 	.word	0x40021000
 80022ac:	40010800 	.word	0x40010800
 80022b0:	40000800 	.word	0x40000800
 80022b4:	40010c00 	.word	0x40010c00

080022b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08a      	sub	sp, #40	; 0x28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022d6:	d142      	bne.n	800235e <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d8:	4b23      	ldr	r3, [pc, #140]	; (8002368 <HAL_TIM_MspPostInit+0xb0>)
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	4a22      	ldr	r2, [pc, #136]	; (8002368 <HAL_TIM_MspPostInit+0xb0>)
 80022de:	f043 0304 	orr.w	r3, r3, #4
 80022e2:	6193      	str	r3, [r2, #24]
 80022e4:	4b20      	ldr	r3, [pc, #128]	; (8002368 <HAL_TIM_MspPostInit+0xb0>)
 80022e6:	699b      	ldr	r3, [r3, #24]
 80022e8:	f003 0304 	and.w	r3, r3, #4
 80022ec:	613b      	str	r3, [r7, #16]
 80022ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f0:	4b1d      	ldr	r3, [pc, #116]	; (8002368 <HAL_TIM_MspPostInit+0xb0>)
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	4a1c      	ldr	r2, [pc, #112]	; (8002368 <HAL_TIM_MspPostInit+0xb0>)
 80022f6:	f043 0308 	orr.w	r3, r3, #8
 80022fa:	6193      	str	r3, [r2, #24]
 80022fc:	4b1a      	ldr	r3, [pc, #104]	; (8002368 <HAL_TIM_MspPostInit+0xb0>)
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f003 0308 	and.w	r3, r3, #8
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002308:	2301      	movs	r3, #1
 800230a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230c:	2302      	movs	r3, #2
 800230e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002310:	2302      	movs	r3, #2
 8002312:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002314:	f107 0314 	add.w	r3, r7, #20
 8002318:	4619      	mov	r1, r3
 800231a:	4814      	ldr	r0, [pc, #80]	; (800236c <HAL_TIM_MspPostInit+0xb4>)
 800231c:	f000 fb2a 	bl	8002974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002320:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002324:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002326:	2302      	movs	r3, #2
 8002328:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232a:	2302      	movs	r3, #2
 800232c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800232e:	f107 0314 	add.w	r3, r7, #20
 8002332:	4619      	mov	r1, r3
 8002334:	480e      	ldr	r0, [pc, #56]	; (8002370 <HAL_TIM_MspPostInit+0xb8>)
 8002336:	f000 fb1d 	bl	8002974 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <HAL_TIM_MspPostInit+0xbc>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	627b      	str	r3, [r7, #36]	; 0x24
 8002340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002346:	627b      	str	r3, [r7, #36]	; 0x24
 8002348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800234e:	627b      	str	r3, [r7, #36]	; 0x24
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
 8002358:	4a06      	ldr	r2, [pc, #24]	; (8002374 <HAL_TIM_MspPostInit+0xbc>)
 800235a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800235e:	bf00      	nop
 8002360:	3728      	adds	r7, #40	; 0x28
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40021000 	.word	0x40021000
 800236c:	40010800 	.word	0x40010800
 8002370:	40010c00 	.word	0x40010c00
 8002374:	40010000 	.word	0x40010000

08002378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	bc80      	pop	{r7}
 8002382:	4770      	bx	lr

08002384 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002388:	e7fe      	b.n	8002388 <HardFault_Handler+0x4>

0800238a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800238a:	b480      	push	{r7}
 800238c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800238e:	e7fe      	b.n	800238e <MemManage_Handler+0x4>

08002390 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002394:	e7fe      	b.n	8002394 <BusFault_Handler+0x4>

08002396 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002396:	b480      	push	{r7}
 8002398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800239a:	e7fe      	b.n	800239a <UsageFault_Handler+0x4>

0800239c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr

080023a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr

080023b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023b8:	bf00      	nop
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr

080023c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023c4:	f000 f914 	bl	80025f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023c8:	bf00      	nop
 80023ca:	bd80      	pop	{r7, pc}

080023cc <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023d0:	4802      	ldr	r0, [pc, #8]	; (80023dc <TIM1_BRK_IRQHandler+0x10>)
 80023d2:	f002 fb58 	bl	8004a86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	200003ec 	.word	0x200003ec

080023e0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023e4:	4802      	ldr	r0, [pc, #8]	; (80023f0 <TIM1_UP_IRQHandler+0x10>)
 80023e6:	f002 fb4e 	bl	8004a86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200003ec 	.word	0x200003ec

080023f4 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023f8:	4802      	ldr	r0, [pc, #8]	; (8002404 <TIM1_TRG_COM_IRQHandler+0x10>)
 80023fa:	f002 fb44 	bl	8004a86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	200003ec 	.word	0x200003ec

08002408 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800240c:	4802      	ldr	r0, [pc, #8]	; (8002418 <TIM1_CC_IRQHandler+0x10>)
 800240e:	f002 fb3a 	bl	8004a86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200003ec 	.word	0x200003ec

0800241c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002420:	4802      	ldr	r0, [pc, #8]	; (800242c <TIM3_IRQHandler+0x10>)
 8002422:	f002 fb30 	bl	8004a86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	200003a0 	.word	0x200003a0

08002430 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002434:	4802      	ldr	r0, [pc, #8]	; (8002440 <TIM4_IRQHandler+0x10>)
 8002436:	f002 fb26 	bl	8004a86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20000344 	.word	0x20000344

08002444 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002448:	4802      	ldr	r0, [pc, #8]	; (8002454 <SPI2_IRQHandler+0x10>)
 800244a:	f001 fc63 	bl	8003d14 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	200002ec 	.word	0x200002ec

08002458 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002460:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <_sbrk+0x50>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <_sbrk+0x16>
		heap_end = &end;
 8002468:	4b0f      	ldr	r3, [pc, #60]	; (80024a8 <_sbrk+0x50>)
 800246a:	4a10      	ldr	r2, [pc, #64]	; (80024ac <_sbrk+0x54>)
 800246c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800246e:	4b0e      	ldr	r3, [pc, #56]	; (80024a8 <_sbrk+0x50>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002474:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <_sbrk+0x50>)
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4413      	add	r3, r2
 800247c:	466a      	mov	r2, sp
 800247e:	4293      	cmp	r3, r2
 8002480:	d907      	bls.n	8002492 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002482:	f003 f963 	bl	800574c <__errno>
 8002486:	4602      	mov	r2, r0
 8002488:	230c      	movs	r3, #12
 800248a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800248c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002490:	e006      	b.n	80024a0 <_sbrk+0x48>
	}

	heap_end += incr;
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <_sbrk+0x50>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	4a03      	ldr	r2, [pc, #12]	; (80024a8 <_sbrk+0x50>)
 800249c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800249e:	68fb      	ldr	r3, [r7, #12]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3710      	adds	r7, #16
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	200002e0 	.word	0x200002e0
 80024ac:	20000488 	.word	0x20000488

080024b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80024b4:	4b15      	ldr	r3, [pc, #84]	; (800250c <SystemInit+0x5c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a14      	ldr	r2, [pc, #80]	; (800250c <SystemInit+0x5c>)
 80024ba:	f043 0301 	orr.w	r3, r3, #1
 80024be:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80024c0:	4b12      	ldr	r3, [pc, #72]	; (800250c <SystemInit+0x5c>)
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	4911      	ldr	r1, [pc, #68]	; (800250c <SystemInit+0x5c>)
 80024c6:	4b12      	ldr	r3, [pc, #72]	; (8002510 <SystemInit+0x60>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80024cc:	4b0f      	ldr	r3, [pc, #60]	; (800250c <SystemInit+0x5c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a0e      	ldr	r2, [pc, #56]	; (800250c <SystemInit+0x5c>)
 80024d2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80024d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024da:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80024dc:	4b0b      	ldr	r3, [pc, #44]	; (800250c <SystemInit+0x5c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a0a      	ldr	r2, [pc, #40]	; (800250c <SystemInit+0x5c>)
 80024e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80024e8:	4b08      	ldr	r3, [pc, #32]	; (800250c <SystemInit+0x5c>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	4a07      	ldr	r2, [pc, #28]	; (800250c <SystemInit+0x5c>)
 80024ee:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80024f2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80024f4:	4b05      	ldr	r3, [pc, #20]	; (800250c <SystemInit+0x5c>)
 80024f6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80024fa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80024fc:	4b05      	ldr	r3, [pc, #20]	; (8002514 <SystemInit+0x64>)
 80024fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002502:	609a      	str	r2, [r3, #8]
#endif 
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr
 800250c:	40021000 	.word	0x40021000
 8002510:	f8ff0000 	.word	0xf8ff0000
 8002514:	e000ed00 	.word	0xe000ed00

08002518 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002518:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800251a:	e003      	b.n	8002524 <LoopCopyDataInit>

0800251c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800251c:	4b0b      	ldr	r3, [pc, #44]	; (800254c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800251e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002520:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002522:	3104      	adds	r1, #4

08002524 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002524:	480a      	ldr	r0, [pc, #40]	; (8002550 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002526:	4b0b      	ldr	r3, [pc, #44]	; (8002554 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002528:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800252a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800252c:	d3f6      	bcc.n	800251c <CopyDataInit>
  ldr r2, =_sbss
 800252e:	4a0a      	ldr	r2, [pc, #40]	; (8002558 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002530:	e002      	b.n	8002538 <LoopFillZerobss>

08002532 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002532:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002534:	f842 3b04 	str.w	r3, [r2], #4

08002538 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002538:	4b08      	ldr	r3, [pc, #32]	; (800255c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800253a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800253c:	d3f9      	bcc.n	8002532 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800253e:	f7ff ffb7 	bl	80024b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002542:	f003 f909 	bl	8005758 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002546:	f7ff f9f9 	bl	800193c <main>
  bx lr
 800254a:	4770      	bx	lr
  ldr r3, =_sidata
 800254c:	080092d8 	.word	0x080092d8
  ldr r0, =_sdata
 8002550:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002554:	20000208 	.word	0x20000208
  ldr r2, =_sbss
 8002558:	20000208 	.word	0x20000208
  ldr r3, = _ebss
 800255c:	20000484 	.word	0x20000484

08002560 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002560:	e7fe      	b.n	8002560 <ADC1_2_IRQHandler>
	...

08002564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002568:	4b08      	ldr	r3, [pc, #32]	; (800258c <HAL_Init+0x28>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a07      	ldr	r2, [pc, #28]	; (800258c <HAL_Init+0x28>)
 800256e:	f043 0310 	orr.w	r3, r3, #16
 8002572:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002574:	2003      	movs	r0, #3
 8002576:	f000 f945 	bl	8002804 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800257a:	2000      	movs	r0, #0
 800257c:	f000 f808 	bl	8002590 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002580:	f7ff fd48 	bl	8002014 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	40022000 	.word	0x40022000

08002590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002598:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <HAL_InitTick+0x54>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4b12      	ldr	r3, [pc, #72]	; (80025e8 <HAL_InitTick+0x58>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	4619      	mov	r1, r3
 80025a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ae:	4618      	mov	r0, r3
 80025b0:	f000 f95d 	bl	800286e <HAL_SYSTICK_Config>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e00e      	b.n	80025dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2b0f      	cmp	r3, #15
 80025c2:	d80a      	bhi.n	80025da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025c4:	2200      	movs	r2, #0
 80025c6:	6879      	ldr	r1, [r7, #4]
 80025c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025cc:	f000 f925 	bl	800281a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025d0:	4a06      	ldr	r2, [pc, #24]	; (80025ec <HAL_InitTick+0x5c>)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	e000      	b.n	80025dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	2000002c 	.word	0x2000002c
 80025e8:	20000034 	.word	0x20000034
 80025ec:	20000030 	.word	0x20000030

080025f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025f4:	4b05      	ldr	r3, [pc, #20]	; (800260c <HAL_IncTick+0x1c>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	461a      	mov	r2, r3
 80025fa:	4b05      	ldr	r3, [pc, #20]	; (8002610 <HAL_IncTick+0x20>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	4a03      	ldr	r2, [pc, #12]	; (8002610 <HAL_IncTick+0x20>)
 8002602:	6013      	str	r3, [r2, #0]
}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	bc80      	pop	{r7}
 800260a:	4770      	bx	lr
 800260c:	20000034 	.word	0x20000034
 8002610:	2000047c 	.word	0x2000047c

08002614 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return uwTick;
 8002618:	4b02      	ldr	r3, [pc, #8]	; (8002624 <HAL_GetTick+0x10>)
 800261a:	681b      	ldr	r3, [r3, #0]
}
 800261c:	4618      	mov	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr
 8002624:	2000047c 	.word	0x2000047c

08002628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002630:	f7ff fff0 	bl	8002614 <HAL_GetTick>
 8002634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002640:	d005      	beq.n	800264e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002642:	4b09      	ldr	r3, [pc, #36]	; (8002668 <HAL_Delay+0x40>)
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4413      	add	r3, r2
 800264c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800264e:	bf00      	nop
 8002650:	f7ff ffe0 	bl	8002614 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	429a      	cmp	r2, r3
 800265e:	d8f7      	bhi.n	8002650 <HAL_Delay+0x28>
  {
  }
}
 8002660:	bf00      	nop
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	20000034 	.word	0x20000034

0800266c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800267c:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <__NVIC_SetPriorityGrouping+0x44>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002682:	68ba      	ldr	r2, [r7, #8]
 8002684:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002688:	4013      	ands	r3, r2
 800268a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002694:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002698:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800269c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800269e:	4a04      	ldr	r2, [pc, #16]	; (80026b0 <__NVIC_SetPriorityGrouping+0x44>)
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	60d3      	str	r3, [r2, #12]
}
 80026a4:	bf00      	nop
 80026a6:	3714      	adds	r7, #20
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc80      	pop	{r7}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026b8:	4b04      	ldr	r3, [pc, #16]	; (80026cc <__NVIC_GetPriorityGrouping+0x18>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	0a1b      	lsrs	r3, r3, #8
 80026be:	f003 0307 	and.w	r3, r3, #7
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	db0b      	blt.n	80026fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	f003 021f 	and.w	r2, r3, #31
 80026e8:	4906      	ldr	r1, [pc, #24]	; (8002704 <__NVIC_EnableIRQ+0x34>)
 80026ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ee:	095b      	lsrs	r3, r3, #5
 80026f0:	2001      	movs	r0, #1
 80026f2:	fa00 f202 	lsl.w	r2, r0, r2
 80026f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr
 8002704:	e000e100 	.word	0xe000e100

08002708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	6039      	str	r1, [r7, #0]
 8002712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002718:	2b00      	cmp	r3, #0
 800271a:	db0a      	blt.n	8002732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	b2da      	uxtb	r2, r3
 8002720:	490c      	ldr	r1, [pc, #48]	; (8002754 <__NVIC_SetPriority+0x4c>)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	0112      	lsls	r2, r2, #4
 8002728:	b2d2      	uxtb	r2, r2
 800272a:	440b      	add	r3, r1
 800272c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002730:	e00a      	b.n	8002748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	b2da      	uxtb	r2, r3
 8002736:	4908      	ldr	r1, [pc, #32]	; (8002758 <__NVIC_SetPriority+0x50>)
 8002738:	79fb      	ldrb	r3, [r7, #7]
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	3b04      	subs	r3, #4
 8002740:	0112      	lsls	r2, r2, #4
 8002742:	b2d2      	uxtb	r2, r2
 8002744:	440b      	add	r3, r1
 8002746:	761a      	strb	r2, [r3, #24]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	e000e100 	.word	0xe000e100
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800275c:	b480      	push	{r7}
 800275e:	b089      	sub	sp, #36	; 0x24
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	f1c3 0307 	rsb	r3, r3, #7
 8002776:	2b04      	cmp	r3, #4
 8002778:	bf28      	it	cs
 800277a:	2304      	movcs	r3, #4
 800277c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	3304      	adds	r3, #4
 8002782:	2b06      	cmp	r3, #6
 8002784:	d902      	bls.n	800278c <NVIC_EncodePriority+0x30>
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	3b03      	subs	r3, #3
 800278a:	e000      	b.n	800278e <NVIC_EncodePriority+0x32>
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002790:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	43da      	mvns	r2, r3
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	401a      	ands	r2, r3
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	fa01 f303 	lsl.w	r3, r1, r3
 80027ae:	43d9      	mvns	r1, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b4:	4313      	orrs	r3, r2
         );
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3724      	adds	r7, #36	; 0x24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr

080027c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027d0:	d301      	bcc.n	80027d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027d2:	2301      	movs	r3, #1
 80027d4:	e00f      	b.n	80027f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027d6:	4a0a      	ldr	r2, [pc, #40]	; (8002800 <SysTick_Config+0x40>)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027de:	210f      	movs	r1, #15
 80027e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027e4:	f7ff ff90 	bl	8002708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027e8:	4b05      	ldr	r3, [pc, #20]	; (8002800 <SysTick_Config+0x40>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ee:	4b04      	ldr	r3, [pc, #16]	; (8002800 <SysTick_Config+0x40>)
 80027f0:	2207      	movs	r2, #7
 80027f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	e000e010 	.word	0xe000e010

08002804 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff ff2d 	bl	800266c <__NVIC_SetPriorityGrouping>
}
 8002812:	bf00      	nop
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800281a:	b580      	push	{r7, lr}
 800281c:	b086      	sub	sp, #24
 800281e:	af00      	add	r7, sp, #0
 8002820:	4603      	mov	r3, r0
 8002822:	60b9      	str	r1, [r7, #8]
 8002824:	607a      	str	r2, [r7, #4]
 8002826:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800282c:	f7ff ff42 	bl	80026b4 <__NVIC_GetPriorityGrouping>
 8002830:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	68b9      	ldr	r1, [r7, #8]
 8002836:	6978      	ldr	r0, [r7, #20]
 8002838:	f7ff ff90 	bl	800275c <NVIC_EncodePriority>
 800283c:	4602      	mov	r2, r0
 800283e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002842:	4611      	mov	r1, r2
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff ff5f 	bl	8002708 <__NVIC_SetPriority>
}
 800284a:	bf00      	nop
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	4603      	mov	r3, r0
 800285a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800285c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff35 	bl	80026d0 <__NVIC_EnableIRQ>
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ffa2 	bl	80027c0 <SysTick_Config>
 800287c:	4603      	mov	r3, r0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
	...

08002888 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800289a:	2b02      	cmp	r3, #2
 800289c:	d005      	beq.n	80028aa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2204      	movs	r2, #4
 80028a2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
 80028a8:	e051      	b.n	800294e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 020e 	bic.w	r2, r2, #14
 80028b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0201 	bic.w	r2, r2, #1
 80028c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a22      	ldr	r2, [pc, #136]	; (8002958 <HAL_DMA_Abort_IT+0xd0>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d029      	beq.n	8002928 <HAL_DMA_Abort_IT+0xa0>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a20      	ldr	r2, [pc, #128]	; (800295c <HAL_DMA_Abort_IT+0xd4>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d022      	beq.n	8002924 <HAL_DMA_Abort_IT+0x9c>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a1f      	ldr	r2, [pc, #124]	; (8002960 <HAL_DMA_Abort_IT+0xd8>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d01a      	beq.n	800291e <HAL_DMA_Abort_IT+0x96>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a1d      	ldr	r2, [pc, #116]	; (8002964 <HAL_DMA_Abort_IT+0xdc>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d012      	beq.n	8002918 <HAL_DMA_Abort_IT+0x90>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a1c      	ldr	r2, [pc, #112]	; (8002968 <HAL_DMA_Abort_IT+0xe0>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d00a      	beq.n	8002912 <HAL_DMA_Abort_IT+0x8a>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a1a      	ldr	r2, [pc, #104]	; (800296c <HAL_DMA_Abort_IT+0xe4>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d102      	bne.n	800290c <HAL_DMA_Abort_IT+0x84>
 8002906:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800290a:	e00e      	b.n	800292a <HAL_DMA_Abort_IT+0xa2>
 800290c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002910:	e00b      	b.n	800292a <HAL_DMA_Abort_IT+0xa2>
 8002912:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002916:	e008      	b.n	800292a <HAL_DMA_Abort_IT+0xa2>
 8002918:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800291c:	e005      	b.n	800292a <HAL_DMA_Abort_IT+0xa2>
 800291e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002922:	e002      	b.n	800292a <HAL_DMA_Abort_IT+0xa2>
 8002924:	2310      	movs	r3, #16
 8002926:	e000      	b.n	800292a <HAL_DMA_Abort_IT+0xa2>
 8002928:	2301      	movs	r3, #1
 800292a:	4a11      	ldr	r2, [pc, #68]	; (8002970 <HAL_DMA_Abort_IT+0xe8>)
 800292c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	4798      	blx	r3
    } 
  }
  return status;
 800294e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002950:	4618      	mov	r0, r3
 8002952:	3710      	adds	r7, #16
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40020008 	.word	0x40020008
 800295c:	4002001c 	.word	0x4002001c
 8002960:	40020030 	.word	0x40020030
 8002964:	40020044 	.word	0x40020044
 8002968:	40020058 	.word	0x40020058
 800296c:	4002006c 	.word	0x4002006c
 8002970:	40020000 	.word	0x40020000

08002974 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002974:	b480      	push	{r7}
 8002976:	b08b      	sub	sp, #44	; 0x2c
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800297e:	2300      	movs	r3, #0
 8002980:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002982:	2300      	movs	r3, #0
 8002984:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002986:	e127      	b.n	8002bd8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002988:	2201      	movs	r2, #1
 800298a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	69fa      	ldr	r2, [r7, #28]
 8002998:	4013      	ands	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	f040 8116 	bne.w	8002bd2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	2b12      	cmp	r3, #18
 80029ac:	d034      	beq.n	8002a18 <HAL_GPIO_Init+0xa4>
 80029ae:	2b12      	cmp	r3, #18
 80029b0:	d80d      	bhi.n	80029ce <HAL_GPIO_Init+0x5a>
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d02b      	beq.n	8002a0e <HAL_GPIO_Init+0x9a>
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d804      	bhi.n	80029c4 <HAL_GPIO_Init+0x50>
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d031      	beq.n	8002a22 <HAL_GPIO_Init+0xae>
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d01c      	beq.n	80029fc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029c2:	e048      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80029c4:	2b03      	cmp	r3, #3
 80029c6:	d043      	beq.n	8002a50 <HAL_GPIO_Init+0xdc>
 80029c8:	2b11      	cmp	r3, #17
 80029ca:	d01b      	beq.n	8002a04 <HAL_GPIO_Init+0x90>
          break;
 80029cc:	e043      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80029ce:	4a89      	ldr	r2, [pc, #548]	; (8002bf4 <HAL_GPIO_Init+0x280>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d026      	beq.n	8002a22 <HAL_GPIO_Init+0xae>
 80029d4:	4a87      	ldr	r2, [pc, #540]	; (8002bf4 <HAL_GPIO_Init+0x280>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d806      	bhi.n	80029e8 <HAL_GPIO_Init+0x74>
 80029da:	4a87      	ldr	r2, [pc, #540]	; (8002bf8 <HAL_GPIO_Init+0x284>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d020      	beq.n	8002a22 <HAL_GPIO_Init+0xae>
 80029e0:	4a86      	ldr	r2, [pc, #536]	; (8002bfc <HAL_GPIO_Init+0x288>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d01d      	beq.n	8002a22 <HAL_GPIO_Init+0xae>
          break;
 80029e6:	e036      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80029e8:	4a85      	ldr	r2, [pc, #532]	; (8002c00 <HAL_GPIO_Init+0x28c>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d019      	beq.n	8002a22 <HAL_GPIO_Init+0xae>
 80029ee:	4a85      	ldr	r2, [pc, #532]	; (8002c04 <HAL_GPIO_Init+0x290>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d016      	beq.n	8002a22 <HAL_GPIO_Init+0xae>
 80029f4:	4a84      	ldr	r2, [pc, #528]	; (8002c08 <HAL_GPIO_Init+0x294>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d013      	beq.n	8002a22 <HAL_GPIO_Init+0xae>
          break;
 80029fa:	e02c      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	623b      	str	r3, [r7, #32]
          break;
 8002a02:	e028      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	623b      	str	r3, [r7, #32]
          break;
 8002a0c:	e023      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	3308      	adds	r3, #8
 8002a14:	623b      	str	r3, [r7, #32]
          break;
 8002a16:	e01e      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	330c      	adds	r3, #12
 8002a1e:	623b      	str	r3, [r7, #32]
          break;
 8002a20:	e019      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d102      	bne.n	8002a30 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a2a:	2304      	movs	r3, #4
 8002a2c:	623b      	str	r3, [r7, #32]
          break;
 8002a2e:	e012      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d105      	bne.n	8002a44 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a38:	2308      	movs	r3, #8
 8002a3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	69fa      	ldr	r2, [r7, #28]
 8002a40:	611a      	str	r2, [r3, #16]
          break;
 8002a42:	e008      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a44:	2308      	movs	r3, #8
 8002a46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	69fa      	ldr	r2, [r7, #28]
 8002a4c:	615a      	str	r2, [r3, #20]
          break;
 8002a4e:	e002      	b.n	8002a56 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a50:	2300      	movs	r3, #0
 8002a52:	623b      	str	r3, [r7, #32]
          break;
 8002a54:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	2bff      	cmp	r3, #255	; 0xff
 8002a5a:	d801      	bhi.n	8002a60 <HAL_GPIO_Init+0xec>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	e001      	b.n	8002a64 <HAL_GPIO_Init+0xf0>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3304      	adds	r3, #4
 8002a64:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	2bff      	cmp	r3, #255	; 0xff
 8002a6a:	d802      	bhi.n	8002a72 <HAL_GPIO_Init+0xfe>
 8002a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	e002      	b.n	8002a78 <HAL_GPIO_Init+0x104>
 8002a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a74:	3b08      	subs	r3, #8
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	210f      	movs	r1, #15
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	fa01 f303 	lsl.w	r3, r1, r3
 8002a86:	43db      	mvns	r3, r3
 8002a88:	401a      	ands	r2, r3
 8002a8a:	6a39      	ldr	r1, [r7, #32]
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a92:	431a      	orrs	r2, r3
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 8096 	beq.w	8002bd2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002aa6:	4b59      	ldr	r3, [pc, #356]	; (8002c0c <HAL_GPIO_Init+0x298>)
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	4a58      	ldr	r2, [pc, #352]	; (8002c0c <HAL_GPIO_Init+0x298>)
 8002aac:	f043 0301 	orr.w	r3, r3, #1
 8002ab0:	6193      	str	r3, [r2, #24]
 8002ab2:	4b56      	ldr	r3, [pc, #344]	; (8002c0c <HAL_GPIO_Init+0x298>)
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	60bb      	str	r3, [r7, #8]
 8002abc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002abe:	4a54      	ldr	r2, [pc, #336]	; (8002c10 <HAL_GPIO_Init+0x29c>)
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac2:	089b      	lsrs	r3, r3, #2
 8002ac4:	3302      	adds	r3, #2
 8002ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aca:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43db      	mvns	r3, r3
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a4b      	ldr	r2, [pc, #300]	; (8002c14 <HAL_GPIO_Init+0x2a0>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d013      	beq.n	8002b12 <HAL_GPIO_Init+0x19e>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a4a      	ldr	r2, [pc, #296]	; (8002c18 <HAL_GPIO_Init+0x2a4>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d00d      	beq.n	8002b0e <HAL_GPIO_Init+0x19a>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a49      	ldr	r2, [pc, #292]	; (8002c1c <HAL_GPIO_Init+0x2a8>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d007      	beq.n	8002b0a <HAL_GPIO_Init+0x196>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a48      	ldr	r2, [pc, #288]	; (8002c20 <HAL_GPIO_Init+0x2ac>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d101      	bne.n	8002b06 <HAL_GPIO_Init+0x192>
 8002b02:	2303      	movs	r3, #3
 8002b04:	e006      	b.n	8002b14 <HAL_GPIO_Init+0x1a0>
 8002b06:	2304      	movs	r3, #4
 8002b08:	e004      	b.n	8002b14 <HAL_GPIO_Init+0x1a0>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	e002      	b.n	8002b14 <HAL_GPIO_Init+0x1a0>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <HAL_GPIO_Init+0x1a0>
 8002b12:	2300      	movs	r3, #0
 8002b14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b16:	f002 0203 	and.w	r2, r2, #3
 8002b1a:	0092      	lsls	r2, r2, #2
 8002b1c:	4093      	lsls	r3, r2
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b24:	493a      	ldr	r1, [pc, #232]	; (8002c10 <HAL_GPIO_Init+0x29c>)
 8002b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b28:	089b      	lsrs	r3, r3, #2
 8002b2a:	3302      	adds	r3, #2
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d006      	beq.n	8002b4c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b3e:	4b39      	ldr	r3, [pc, #228]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	4938      	ldr	r1, [pc, #224]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]
 8002b4a:	e006      	b.n	8002b5a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b4c:	4b35      	ldr	r3, [pc, #212]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	43db      	mvns	r3, r3
 8002b54:	4933      	ldr	r1, [pc, #204]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b56:	4013      	ands	r3, r2
 8002b58:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d006      	beq.n	8002b74 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b66:	4b2f      	ldr	r3, [pc, #188]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	492e      	ldr	r1, [pc, #184]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	604b      	str	r3, [r1, #4]
 8002b72:	e006      	b.n	8002b82 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b74:	4b2b      	ldr	r3, [pc, #172]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	4929      	ldr	r1, [pc, #164]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b7e:	4013      	ands	r3, r2
 8002b80:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d006      	beq.n	8002b9c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b8e:	4b25      	ldr	r3, [pc, #148]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	4924      	ldr	r1, [pc, #144]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	608b      	str	r3, [r1, #8]
 8002b9a:	e006      	b.n	8002baa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b9c:	4b21      	ldr	r3, [pc, #132]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	491f      	ldr	r1, [pc, #124]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d006      	beq.n	8002bc4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002bb6:	4b1b      	ldr	r3, [pc, #108]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	491a      	ldr	r1, [pc, #104]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	60cb      	str	r3, [r1, #12]
 8002bc2:	e006      	b.n	8002bd2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002bc4:	4b17      	ldr	r3, [pc, #92]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	4915      	ldr	r1, [pc, #84]	; (8002c24 <HAL_GPIO_Init+0x2b0>)
 8002bce:	4013      	ands	r3, r2
 8002bd0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bde:	fa22 f303 	lsr.w	r3, r2, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f47f aed0 	bne.w	8002988 <HAL_GPIO_Init+0x14>
  }
}
 8002be8:	bf00      	nop
 8002bea:	372c      	adds	r7, #44	; 0x2c
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	10210000 	.word	0x10210000
 8002bf8:	10110000 	.word	0x10110000
 8002bfc:	10120000 	.word	0x10120000
 8002c00:	10310000 	.word	0x10310000
 8002c04:	10320000 	.word	0x10320000
 8002c08:	10220000 	.word	0x10220000
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	40010000 	.word	0x40010000
 8002c14:	40010800 	.word	0x40010800
 8002c18:	40010c00 	.word	0x40010c00
 8002c1c:	40011000 	.word	0x40011000
 8002c20:	40011400 	.word	0x40011400
 8002c24:	40010400 	.word	0x40010400

08002c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	807b      	strh	r3, [r7, #2]
 8002c34:	4613      	mov	r3, r2
 8002c36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c38:	787b      	ldrb	r3, [r7, #1]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c3e:	887a      	ldrh	r2, [r7, #2]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c44:	e003      	b.n	8002c4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c46:	887b      	ldrh	r3, [r7, #2]
 8002c48:	041a      	lsls	r2, r3, #16
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	611a      	str	r2, [r3, #16]
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr

08002c58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e26c      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 8087 	beq.w	8002d86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c78:	4b92      	ldr	r3, [pc, #584]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f003 030c 	and.w	r3, r3, #12
 8002c80:	2b04      	cmp	r3, #4
 8002c82:	d00c      	beq.n	8002c9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c84:	4b8f      	ldr	r3, [pc, #572]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f003 030c 	and.w	r3, r3, #12
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	d112      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x5e>
 8002c90:	4b8c      	ldr	r3, [pc, #560]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c9c:	d10b      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c9e:	4b89      	ldr	r3, [pc, #548]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d06c      	beq.n	8002d84 <HAL_RCC_OscConfig+0x12c>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d168      	bne.n	8002d84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e246      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cbe:	d106      	bne.n	8002cce <HAL_RCC_OscConfig+0x76>
 8002cc0:	4b80      	ldr	r3, [pc, #512]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a7f      	ldr	r2, [pc, #508]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002cc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cca:	6013      	str	r3, [r2, #0]
 8002ccc:	e02e      	b.n	8002d2c <HAL_RCC_OscConfig+0xd4>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d10c      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x98>
 8002cd6:	4b7b      	ldr	r3, [pc, #492]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a7a      	ldr	r2, [pc, #488]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002cdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ce0:	6013      	str	r3, [r2, #0]
 8002ce2:	4b78      	ldr	r3, [pc, #480]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a77      	ldr	r2, [pc, #476]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002ce8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	e01d      	b.n	8002d2c <HAL_RCC_OscConfig+0xd4>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cf8:	d10c      	bne.n	8002d14 <HAL_RCC_OscConfig+0xbc>
 8002cfa:	4b72      	ldr	r3, [pc, #456]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a71      	ldr	r2, [pc, #452]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d04:	6013      	str	r3, [r2, #0]
 8002d06:	4b6f      	ldr	r3, [pc, #444]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a6e      	ldr	r2, [pc, #440]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	e00b      	b.n	8002d2c <HAL_RCC_OscConfig+0xd4>
 8002d14:	4b6b      	ldr	r3, [pc, #428]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a6a      	ldr	r2, [pc, #424]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d1e:	6013      	str	r3, [r2, #0]
 8002d20:	4b68      	ldr	r3, [pc, #416]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a67      	ldr	r2, [pc, #412]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d013      	beq.n	8002d5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d34:	f7ff fc6e 	bl	8002614 <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d3c:	f7ff fc6a 	bl	8002614 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b64      	cmp	r3, #100	; 0x64
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e1fa      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d4e:	4b5d      	ldr	r3, [pc, #372]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d0f0      	beq.n	8002d3c <HAL_RCC_OscConfig+0xe4>
 8002d5a:	e014      	b.n	8002d86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5c:	f7ff fc5a 	bl	8002614 <HAL_GetTick>
 8002d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d62:	e008      	b.n	8002d76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d64:	f7ff fc56 	bl	8002614 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	2b64      	cmp	r3, #100	; 0x64
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e1e6      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d76:	4b53      	ldr	r3, [pc, #332]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1f0      	bne.n	8002d64 <HAL_RCC_OscConfig+0x10c>
 8002d82:	e000      	b.n	8002d86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d063      	beq.n	8002e5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d92:	4b4c      	ldr	r3, [pc, #304]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f003 030c 	and.w	r3, r3, #12
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00b      	beq.n	8002db6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d9e:	4b49      	ldr	r3, [pc, #292]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f003 030c 	and.w	r3, r3, #12
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d11c      	bne.n	8002de4 <HAL_RCC_OscConfig+0x18c>
 8002daa:	4b46      	ldr	r3, [pc, #280]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d116      	bne.n	8002de4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002db6:	4b43      	ldr	r3, [pc, #268]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d005      	beq.n	8002dce <HAL_RCC_OscConfig+0x176>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d001      	beq.n	8002dce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e1ba      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dce:	4b3d      	ldr	r3, [pc, #244]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	4939      	ldr	r1, [pc, #228]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002de2:	e03a      	b.n	8002e5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d020      	beq.n	8002e2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dec:	4b36      	ldr	r3, [pc, #216]	; (8002ec8 <HAL_RCC_OscConfig+0x270>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df2:	f7ff fc0f 	bl	8002614 <HAL_GetTick>
 8002df6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002df8:	e008      	b.n	8002e0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dfa:	f7ff fc0b 	bl	8002614 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e19b      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e0c:	4b2d      	ldr	r3, [pc, #180]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d0f0      	beq.n	8002dfa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e18:	4b2a      	ldr	r3, [pc, #168]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	4927      	ldr	r1, [pc, #156]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	600b      	str	r3, [r1, #0]
 8002e2c:	e015      	b.n	8002e5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e2e:	4b26      	ldr	r3, [pc, #152]	; (8002ec8 <HAL_RCC_OscConfig+0x270>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e34:	f7ff fbee 	bl	8002614 <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e3c:	f7ff fbea 	bl	8002614 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e17a      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e4e:	4b1d      	ldr	r3, [pc, #116]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1f0      	bne.n	8002e3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0308 	and.w	r3, r3, #8
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d03a      	beq.n	8002edc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d019      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e6e:	4b17      	ldr	r3, [pc, #92]	; (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e70:	2201      	movs	r2, #1
 8002e72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e74:	f7ff fbce 	bl	8002614 <HAL_GetTick>
 8002e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e7c:	f7ff fbca 	bl	8002614 <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e15a      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e8e:	4b0d      	ldr	r3, [pc, #52]	; (8002ec4 <HAL_RCC_OscConfig+0x26c>)
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d0f0      	beq.n	8002e7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e9a:	2001      	movs	r0, #1
 8002e9c:	f000 faa8 	bl	80033f0 <RCC_Delay>
 8002ea0:	e01c      	b.n	8002edc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ea2:	4b0a      	ldr	r3, [pc, #40]	; (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ea8:	f7ff fbb4 	bl	8002614 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eae:	e00f      	b.n	8002ed0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eb0:	f7ff fbb0 	bl	8002614 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d908      	bls.n	8002ed0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e140      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
 8002ec2:	bf00      	nop
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	42420000 	.word	0x42420000
 8002ecc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ed0:	4b9e      	ldr	r3, [pc, #632]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1e9      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f000 80a6 	beq.w	8003036 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eea:	2300      	movs	r3, #0
 8002eec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eee:	4b97      	ldr	r3, [pc, #604]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10d      	bne.n	8002f16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002efa:	4b94      	ldr	r3, [pc, #592]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002efc:	69db      	ldr	r3, [r3, #28]
 8002efe:	4a93      	ldr	r2, [pc, #588]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f04:	61d3      	str	r3, [r2, #28]
 8002f06:	4b91      	ldr	r3, [pc, #580]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f0e:	60bb      	str	r3, [r7, #8]
 8002f10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f12:	2301      	movs	r3, #1
 8002f14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f16:	4b8e      	ldr	r3, [pc, #568]	; (8003150 <HAL_RCC_OscConfig+0x4f8>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d118      	bne.n	8002f54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f22:	4b8b      	ldr	r3, [pc, #556]	; (8003150 <HAL_RCC_OscConfig+0x4f8>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a8a      	ldr	r2, [pc, #552]	; (8003150 <HAL_RCC_OscConfig+0x4f8>)
 8002f28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f2e:	f7ff fb71 	bl	8002614 <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f36:	f7ff fb6d 	bl	8002614 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b64      	cmp	r3, #100	; 0x64
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e0fd      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f48:	4b81      	ldr	r3, [pc, #516]	; (8003150 <HAL_RCC_OscConfig+0x4f8>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0f0      	beq.n	8002f36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d106      	bne.n	8002f6a <HAL_RCC_OscConfig+0x312>
 8002f5c:	4b7b      	ldr	r3, [pc, #492]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	4a7a      	ldr	r2, [pc, #488]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f62:	f043 0301 	orr.w	r3, r3, #1
 8002f66:	6213      	str	r3, [r2, #32]
 8002f68:	e02d      	b.n	8002fc6 <HAL_RCC_OscConfig+0x36e>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10c      	bne.n	8002f8c <HAL_RCC_OscConfig+0x334>
 8002f72:	4b76      	ldr	r3, [pc, #472]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	4a75      	ldr	r2, [pc, #468]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f78:	f023 0301 	bic.w	r3, r3, #1
 8002f7c:	6213      	str	r3, [r2, #32]
 8002f7e:	4b73      	ldr	r3, [pc, #460]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f80:	6a1b      	ldr	r3, [r3, #32]
 8002f82:	4a72      	ldr	r2, [pc, #456]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f84:	f023 0304 	bic.w	r3, r3, #4
 8002f88:	6213      	str	r3, [r2, #32]
 8002f8a:	e01c      	b.n	8002fc6 <HAL_RCC_OscConfig+0x36e>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	2b05      	cmp	r3, #5
 8002f92:	d10c      	bne.n	8002fae <HAL_RCC_OscConfig+0x356>
 8002f94:	4b6d      	ldr	r3, [pc, #436]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	4a6c      	ldr	r2, [pc, #432]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002f9a:	f043 0304 	orr.w	r3, r3, #4
 8002f9e:	6213      	str	r3, [r2, #32]
 8002fa0:	4b6a      	ldr	r3, [pc, #424]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	4a69      	ldr	r2, [pc, #420]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002fa6:	f043 0301 	orr.w	r3, r3, #1
 8002faa:	6213      	str	r3, [r2, #32]
 8002fac:	e00b      	b.n	8002fc6 <HAL_RCC_OscConfig+0x36e>
 8002fae:	4b67      	ldr	r3, [pc, #412]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002fb0:	6a1b      	ldr	r3, [r3, #32]
 8002fb2:	4a66      	ldr	r2, [pc, #408]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002fb4:	f023 0301 	bic.w	r3, r3, #1
 8002fb8:	6213      	str	r3, [r2, #32]
 8002fba:	4b64      	ldr	r3, [pc, #400]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	4a63      	ldr	r2, [pc, #396]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002fc0:	f023 0304 	bic.w	r3, r3, #4
 8002fc4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d015      	beq.n	8002ffa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fce:	f7ff fb21 	bl	8002614 <HAL_GetTick>
 8002fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd4:	e00a      	b.n	8002fec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd6:	f7ff fb1d 	bl	8002614 <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e0ab      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fec:	4b57      	ldr	r3, [pc, #348]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d0ee      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x37e>
 8002ff8:	e014      	b.n	8003024 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ffa:	f7ff fb0b 	bl	8002614 <HAL_GetTick>
 8002ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003000:	e00a      	b.n	8003018 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003002:	f7ff fb07 	bl	8002614 <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003010:	4293      	cmp	r3, r2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e095      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003018:	4b4c      	ldr	r3, [pc, #304]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 800301a:	6a1b      	ldr	r3, [r3, #32]
 800301c:	f003 0302 	and.w	r3, r3, #2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1ee      	bne.n	8003002 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003024:	7dfb      	ldrb	r3, [r7, #23]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d105      	bne.n	8003036 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800302a:	4b48      	ldr	r3, [pc, #288]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 800302c:	69db      	ldr	r3, [r3, #28]
 800302e:	4a47      	ldr	r2, [pc, #284]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8003030:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003034:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	2b00      	cmp	r3, #0
 800303c:	f000 8081 	beq.w	8003142 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003040:	4b42      	ldr	r3, [pc, #264]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f003 030c 	and.w	r3, r3, #12
 8003048:	2b08      	cmp	r3, #8
 800304a:	d061      	beq.n	8003110 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	69db      	ldr	r3, [r3, #28]
 8003050:	2b02      	cmp	r3, #2
 8003052:	d146      	bne.n	80030e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003054:	4b3f      	ldr	r3, [pc, #252]	; (8003154 <HAL_RCC_OscConfig+0x4fc>)
 8003056:	2200      	movs	r2, #0
 8003058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305a:	f7ff fadb 	bl	8002614 <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003060:	e008      	b.n	8003074 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003062:	f7ff fad7 	bl	8002614 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e067      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003074:	4b35      	ldr	r3, [pc, #212]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1f0      	bne.n	8003062 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a1b      	ldr	r3, [r3, #32]
 8003084:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003088:	d108      	bne.n	800309c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800308a:	4b30      	ldr	r3, [pc, #192]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	492d      	ldr	r1, [pc, #180]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8003098:	4313      	orrs	r3, r2
 800309a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800309c:	4b2b      	ldr	r3, [pc, #172]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a19      	ldr	r1, [r3, #32]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	430b      	orrs	r3, r1
 80030ae:	4927      	ldr	r1, [pc, #156]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030b4:	4b27      	ldr	r3, [pc, #156]	; (8003154 <HAL_RCC_OscConfig+0x4fc>)
 80030b6:	2201      	movs	r2, #1
 80030b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ba:	f7ff faab 	bl	8002614 <HAL_GetTick>
 80030be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030c0:	e008      	b.n	80030d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c2:	f7ff faa7 	bl	8002614 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e037      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030d4:	4b1d      	ldr	r3, [pc, #116]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0f0      	beq.n	80030c2 <HAL_RCC_OscConfig+0x46a>
 80030e0:	e02f      	b.n	8003142 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e2:	4b1c      	ldr	r3, [pc, #112]	; (8003154 <HAL_RCC_OscConfig+0x4fc>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e8:	f7ff fa94 	bl	8002614 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030f0:	f7ff fa90 	bl	8002614 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e020      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003102:	4b12      	ldr	r3, [pc, #72]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1f0      	bne.n	80030f0 <HAL_RCC_OscConfig+0x498>
 800310e:	e018      	b.n	8003142 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	69db      	ldr	r3, [r3, #28]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e013      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800311c:	4b0b      	ldr	r3, [pc, #44]	; (800314c <HAL_RCC_OscConfig+0x4f4>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a1b      	ldr	r3, [r3, #32]
 800312c:	429a      	cmp	r2, r3
 800312e:	d106      	bne.n	800313e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800313a:	429a      	cmp	r2, r3
 800313c:	d001      	beq.n	8003142 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e000      	b.n	8003144 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3718      	adds	r7, #24
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40021000 	.word	0x40021000
 8003150:	40007000 	.word	0x40007000
 8003154:	42420060 	.word	0x42420060

08003158 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d101      	bne.n	800316c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e0d0      	b.n	800330e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800316c:	4b6a      	ldr	r3, [pc, #424]	; (8003318 <HAL_RCC_ClockConfig+0x1c0>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	429a      	cmp	r2, r3
 8003178:	d910      	bls.n	800319c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317a:	4b67      	ldr	r3, [pc, #412]	; (8003318 <HAL_RCC_ClockConfig+0x1c0>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f023 0207 	bic.w	r2, r3, #7
 8003182:	4965      	ldr	r1, [pc, #404]	; (8003318 <HAL_RCC_ClockConfig+0x1c0>)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	4313      	orrs	r3, r2
 8003188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318a:	4b63      	ldr	r3, [pc, #396]	; (8003318 <HAL_RCC_ClockConfig+0x1c0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0307 	and.w	r3, r3, #7
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	429a      	cmp	r2, r3
 8003196:	d001      	beq.n	800319c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e0b8      	b.n	800330e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d020      	beq.n	80031ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d005      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031b4:	4b59      	ldr	r3, [pc, #356]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	4a58      	ldr	r2, [pc, #352]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80031ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80031be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0308 	and.w	r3, r3, #8
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d005      	beq.n	80031d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031cc:	4b53      	ldr	r3, [pc, #332]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	4a52      	ldr	r2, [pc, #328]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80031d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80031d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031d8:	4b50      	ldr	r3, [pc, #320]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	494d      	ldr	r1, [pc, #308]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d040      	beq.n	8003278 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d107      	bne.n	800320e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fe:	4b47      	ldr	r3, [pc, #284]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d115      	bne.n	8003236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e07f      	b.n	800330e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	2b02      	cmp	r3, #2
 8003214:	d107      	bne.n	8003226 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003216:	4b41      	ldr	r3, [pc, #260]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d109      	bne.n	8003236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e073      	b.n	800330e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003226:	4b3d      	ldr	r3, [pc, #244]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e06b      	b.n	800330e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003236:	4b39      	ldr	r3, [pc, #228]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f023 0203 	bic.w	r2, r3, #3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	4936      	ldr	r1, [pc, #216]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003244:	4313      	orrs	r3, r2
 8003246:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003248:	f7ff f9e4 	bl	8002614 <HAL_GetTick>
 800324c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800324e:	e00a      	b.n	8003266 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003250:	f7ff f9e0 	bl	8002614 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	f241 3288 	movw	r2, #5000	; 0x1388
 800325e:	4293      	cmp	r3, r2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e053      	b.n	800330e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003266:	4b2d      	ldr	r3, [pc, #180]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f003 020c 	and.w	r2, r3, #12
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	429a      	cmp	r2, r3
 8003276:	d1eb      	bne.n	8003250 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003278:	4b27      	ldr	r3, [pc, #156]	; (8003318 <HAL_RCC_ClockConfig+0x1c0>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	429a      	cmp	r2, r3
 8003284:	d210      	bcs.n	80032a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003286:	4b24      	ldr	r3, [pc, #144]	; (8003318 <HAL_RCC_ClockConfig+0x1c0>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 0207 	bic.w	r2, r3, #7
 800328e:	4922      	ldr	r1, [pc, #136]	; (8003318 <HAL_RCC_ClockConfig+0x1c0>)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	4313      	orrs	r3, r2
 8003294:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003296:	4b20      	ldr	r3, [pc, #128]	; (8003318 <HAL_RCC_ClockConfig+0x1c0>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d001      	beq.n	80032a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e032      	b.n	800330e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0304 	and.w	r3, r3, #4
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d008      	beq.n	80032c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032b4:	4b19      	ldr	r3, [pc, #100]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	4916      	ldr	r1, [pc, #88]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0308 	and.w	r3, r3, #8
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d009      	beq.n	80032e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032d2:	4b12      	ldr	r3, [pc, #72]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	490e      	ldr	r1, [pc, #56]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032e6:	f000 f821 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80032ea:	4601      	mov	r1, r0
 80032ec:	4b0b      	ldr	r3, [pc, #44]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	091b      	lsrs	r3, r3, #4
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	4a0a      	ldr	r2, [pc, #40]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032f8:	5cd3      	ldrb	r3, [r2, r3]
 80032fa:	fa21 f303 	lsr.w	r3, r1, r3
 80032fe:	4a09      	ldr	r2, [pc, #36]	; (8003324 <HAL_RCC_ClockConfig+0x1cc>)
 8003300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003302:	4b09      	ldr	r3, [pc, #36]	; (8003328 <HAL_RCC_ClockConfig+0x1d0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff f942 	bl	8002590 <HAL_InitTick>

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	40022000 	.word	0x40022000
 800331c:	40021000 	.word	0x40021000
 8003320:	08008fd8 	.word	0x08008fd8
 8003324:	2000002c 	.word	0x2000002c
 8003328:	20000030 	.word	0x20000030

0800332c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800332c:	b490      	push	{r4, r7}
 800332e:	b08a      	sub	sp, #40	; 0x28
 8003330:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003332:	4b2a      	ldr	r3, [pc, #168]	; (80033dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003334:	1d3c      	adds	r4, r7, #4
 8003336:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003338:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800333c:	4b28      	ldr	r3, [pc, #160]	; (80033e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003342:	2300      	movs	r3, #0
 8003344:	61fb      	str	r3, [r7, #28]
 8003346:	2300      	movs	r3, #0
 8003348:	61bb      	str	r3, [r7, #24]
 800334a:	2300      	movs	r3, #0
 800334c:	627b      	str	r3, [r7, #36]	; 0x24
 800334e:	2300      	movs	r3, #0
 8003350:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003352:	2300      	movs	r3, #0
 8003354:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003356:	4b23      	ldr	r3, [pc, #140]	; (80033e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	f003 030c 	and.w	r3, r3, #12
 8003362:	2b04      	cmp	r3, #4
 8003364:	d002      	beq.n	800336c <HAL_RCC_GetSysClockFreq+0x40>
 8003366:	2b08      	cmp	r3, #8
 8003368:	d003      	beq.n	8003372 <HAL_RCC_GetSysClockFreq+0x46>
 800336a:	e02d      	b.n	80033c8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800336c:	4b1e      	ldr	r3, [pc, #120]	; (80033e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800336e:	623b      	str	r3, [r7, #32]
      break;
 8003370:	e02d      	b.n	80033ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	0c9b      	lsrs	r3, r3, #18
 8003376:	f003 030f 	and.w	r3, r3, #15
 800337a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800337e:	4413      	add	r3, r2
 8003380:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003384:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d013      	beq.n	80033b8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003390:	4b14      	ldr	r3, [pc, #80]	; (80033e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	0c5b      	lsrs	r3, r3, #17
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800339e:	4413      	add	r3, r2
 80033a0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80033a4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	4a0f      	ldr	r2, [pc, #60]	; (80033e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80033aa:	fb02 f203 	mul.w	r2, r2, r3
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b4:	627b      	str	r3, [r7, #36]	; 0x24
 80033b6:	e004      	b.n	80033c2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	4a0c      	ldr	r2, [pc, #48]	; (80033ec <HAL_RCC_GetSysClockFreq+0xc0>)
 80033bc:	fb02 f303 	mul.w	r3, r2, r3
 80033c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80033c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c4:	623b      	str	r3, [r7, #32]
      break;
 80033c6:	e002      	b.n	80033ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80033c8:	4b07      	ldr	r3, [pc, #28]	; (80033e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80033ca:	623b      	str	r3, [r7, #32]
      break;
 80033cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033ce:	6a3b      	ldr	r3, [r7, #32]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3728      	adds	r7, #40	; 0x28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bc90      	pop	{r4, r7}
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	08008fc4 	.word	0x08008fc4
 80033e0:	08008fd4 	.word	0x08008fd4
 80033e4:	40021000 	.word	0x40021000
 80033e8:	007a1200 	.word	0x007a1200
 80033ec:	003d0900 	.word	0x003d0900

080033f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80033f8:	4b0a      	ldr	r3, [pc, #40]	; (8003424 <RCC_Delay+0x34>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a0a      	ldr	r2, [pc, #40]	; (8003428 <RCC_Delay+0x38>)
 80033fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003402:	0a5b      	lsrs	r3, r3, #9
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	fb02 f303 	mul.w	r3, r2, r3
 800340a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800340c:	bf00      	nop
  }
  while (Delay --);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	1e5a      	subs	r2, r3, #1
 8003412:	60fa      	str	r2, [r7, #12]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1f9      	bne.n	800340c <RCC_Delay+0x1c>
}
 8003418:	bf00      	nop
 800341a:	3714      	adds	r7, #20
 800341c:	46bd      	mov	sp, r7
 800341e:	bc80      	pop	{r7}
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	2000002c 	.word	0x2000002c
 8003428:	10624dd3 	.word	0x10624dd3

0800342c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e076      	b.n	800352c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003442:	2b00      	cmp	r3, #0
 8003444:	d108      	bne.n	8003458 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800344e:	d009      	beq.n	8003464 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	61da      	str	r2, [r3, #28]
 8003456:	e005      	b.n	8003464 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d106      	bne.n	8003484 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f7fe fdfa 	bl	8002078 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800349a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80034ac:	431a      	orrs	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034b6:	431a      	orrs	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	f003 0302 	and.w	r3, r3, #2
 80034c0:	431a      	orrs	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034d4:	431a      	orrs	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80034de:	431a      	orrs	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034e8:	ea42 0103 	orr.w	r1, r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	0c1a      	lsrs	r2, r3, #16
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f002 0204 	and.w	r2, r2, #4
 800350a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	69da      	ldr	r2, [r3, #28]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800351a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3708      	adds	r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b088      	sub	sp, #32
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	603b      	str	r3, [r7, #0]
 8003540:	4613      	mov	r3, r2
 8003542:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003544:	2300      	movs	r3, #0
 8003546:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800354e:	2b01      	cmp	r3, #1
 8003550:	d101      	bne.n	8003556 <HAL_SPI_Transmit+0x22>
 8003552:	2302      	movs	r3, #2
 8003554:	e126      	b.n	80037a4 <HAL_SPI_Transmit+0x270>
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800355e:	f7ff f859 	bl	8002614 <HAL_GetTick>
 8003562:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003564:	88fb      	ldrh	r3, [r7, #6]
 8003566:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800356e:	b2db      	uxtb	r3, r3
 8003570:	2b01      	cmp	r3, #1
 8003572:	d002      	beq.n	800357a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003574:	2302      	movs	r3, #2
 8003576:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003578:	e10b      	b.n	8003792 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d002      	beq.n	8003586 <HAL_SPI_Transmit+0x52>
 8003580:	88fb      	ldrh	r3, [r7, #6]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d102      	bne.n	800358c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	77fb      	strb	r3, [r7, #31]
    goto error;
 800358a:	e102      	b.n	8003792 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2203      	movs	r2, #3
 8003590:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	88fa      	ldrh	r2, [r7, #6]
 80035a4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	88fa      	ldrh	r2, [r7, #6]
 80035aa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035d2:	d10f      	bne.n	80035f4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035e2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035f2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035fe:	2b40      	cmp	r3, #64	; 0x40
 8003600:	d007      	beq.n	8003612 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003610:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800361a:	d14b      	bne.n	80036b4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <HAL_SPI_Transmit+0xf6>
 8003624:	8afb      	ldrh	r3, [r7, #22]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d13e      	bne.n	80036a8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	881a      	ldrh	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	1c9a      	adds	r2, r3, #2
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003644:	b29b      	uxth	r3, r3
 8003646:	3b01      	subs	r3, #1
 8003648:	b29a      	uxth	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800364e:	e02b      	b.n	80036a8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b02      	cmp	r3, #2
 800365c:	d112      	bne.n	8003684 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	881a      	ldrh	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366e:	1c9a      	adds	r2, r3, #2
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003678:	b29b      	uxth	r3, r3
 800367a:	3b01      	subs	r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	86da      	strh	r2, [r3, #54]	; 0x36
 8003682:	e011      	b.n	80036a8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003684:	f7fe ffc6 	bl	8002614 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	429a      	cmp	r2, r3
 8003692:	d803      	bhi.n	800369c <HAL_SPI_Transmit+0x168>
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800369a:	d102      	bne.n	80036a2 <HAL_SPI_Transmit+0x16e>
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d102      	bne.n	80036a8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80036a6:	e074      	b.n	8003792 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1ce      	bne.n	8003650 <HAL_SPI_Transmit+0x11c>
 80036b2:	e04c      	b.n	800374e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d002      	beq.n	80036c2 <HAL_SPI_Transmit+0x18e>
 80036bc:	8afb      	ldrh	r3, [r7, #22]
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d140      	bne.n	8003744 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	330c      	adds	r3, #12
 80036cc:	7812      	ldrb	r2, [r2, #0]
 80036ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d4:	1c5a      	adds	r2, r3, #1
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036de:	b29b      	uxth	r3, r3
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80036e8:	e02c      	b.n	8003744 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d113      	bne.n	8003720 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	330c      	adds	r3, #12
 8003702:	7812      	ldrb	r2, [r2, #0]
 8003704:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370a:	1c5a      	adds	r2, r3, #1
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003714:	b29b      	uxth	r3, r3
 8003716:	3b01      	subs	r3, #1
 8003718:	b29a      	uxth	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	86da      	strh	r2, [r3, #54]	; 0x36
 800371e:	e011      	b.n	8003744 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003720:	f7fe ff78 	bl	8002614 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d803      	bhi.n	8003738 <HAL_SPI_Transmit+0x204>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003736:	d102      	bne.n	800373e <HAL_SPI_Transmit+0x20a>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d102      	bne.n	8003744 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003742:	e026      	b.n	8003792 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003748:	b29b      	uxth	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d1cd      	bne.n	80036ea <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	6839      	ldr	r1, [r7, #0]
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f000 fcbe 	bl	80040d4 <SPI_EndRxTxTransaction>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d002      	beq.n	8003764 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2220      	movs	r2, #32
 8003762:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10a      	bne.n	8003782 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800376c:	2300      	movs	r3, #0
 800376e:	613b      	str	r3, [r7, #16]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	613b      	str	r3, [r7, #16]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	613b      	str	r3, [r7, #16]
 8003780:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003786:	2b00      	cmp	r3, #0
 8003788:	d002      	beq.n	8003790 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	77fb      	strb	r3, [r7, #31]
 800378e:	e000      	b.n	8003792 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003790:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80037a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3720      	adds	r7, #32
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b088      	sub	sp, #32
 80037b0:	af02      	add	r7, sp, #8
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	603b      	str	r3, [r7, #0]
 80037b8:	4613      	mov	r3, r2
 80037ba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80037bc:	2300      	movs	r3, #0
 80037be:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037c8:	d112      	bne.n	80037f0 <HAL_SPI_Receive+0x44>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10e      	bne.n	80037f0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2204      	movs	r2, #4
 80037d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80037da:	88fa      	ldrh	r2, [r7, #6]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	4613      	mov	r3, r2
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	68b9      	ldr	r1, [r7, #8]
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 f8f1 	bl	80039ce <HAL_SPI_TransmitReceive>
 80037ec:	4603      	mov	r3, r0
 80037ee:	e0ea      	b.n	80039c6 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d101      	bne.n	80037fe <HAL_SPI_Receive+0x52>
 80037fa:	2302      	movs	r3, #2
 80037fc:	e0e3      	b.n	80039c6 <HAL_SPI_Receive+0x21a>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2201      	movs	r2, #1
 8003802:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003806:	f7fe ff05 	bl	8002614 <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b01      	cmp	r3, #1
 8003816:	d002      	beq.n	800381e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003818:	2302      	movs	r3, #2
 800381a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800381c:	e0ca      	b.n	80039b4 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d002      	beq.n	800382a <HAL_SPI_Receive+0x7e>
 8003824:	88fb      	ldrh	r3, [r7, #6]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d102      	bne.n	8003830 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800382e:	e0c1      	b.n	80039b4 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2204      	movs	r2, #4
 8003834:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	88fa      	ldrh	r2, [r7, #6]
 8003848:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	88fa      	ldrh	r2, [r7, #6]
 800384e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003876:	d10f      	bne.n	8003898 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003886:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003896:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038a2:	2b40      	cmp	r3, #64	; 0x40
 80038a4:	d007      	beq.n	80038b6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038b4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d162      	bne.n	8003984 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80038be:	e02e      	b.n	800391e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d115      	bne.n	80038fa <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f103 020c 	add.w	r2, r3, #12
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038da:	7812      	ldrb	r2, [r2, #0]
 80038dc:	b2d2      	uxtb	r2, r2
 80038de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e4:	1c5a      	adds	r2, r3, #1
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80038f8:	e011      	b.n	800391e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038fa:	f7fe fe8b 	bl	8002614 <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	429a      	cmp	r2, r3
 8003908:	d803      	bhi.n	8003912 <HAL_SPI_Receive+0x166>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003910:	d102      	bne.n	8003918 <HAL_SPI_Receive+0x16c>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d102      	bne.n	800391e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800391c:	e04a      	b.n	80039b4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003922:	b29b      	uxth	r3, r3
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1cb      	bne.n	80038c0 <HAL_SPI_Receive+0x114>
 8003928:	e031      	b.n	800398e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f003 0301 	and.w	r3, r3, #1
 8003934:	2b01      	cmp	r3, #1
 8003936:	d113      	bne.n	8003960 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68da      	ldr	r2, [r3, #12]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003942:	b292      	uxth	r2, r2
 8003944:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800394a:	1c9a      	adds	r2, r3, #2
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003954:	b29b      	uxth	r3, r3
 8003956:	3b01      	subs	r3, #1
 8003958:	b29a      	uxth	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800395e:	e011      	b.n	8003984 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003960:	f7fe fe58 	bl	8002614 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	429a      	cmp	r2, r3
 800396e:	d803      	bhi.n	8003978 <HAL_SPI_Receive+0x1cc>
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003976:	d102      	bne.n	800397e <HAL_SPI_Receive+0x1d2>
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d102      	bne.n	8003984 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003982:	e017      	b.n	80039b4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003988:	b29b      	uxth	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1cd      	bne.n	800392a <HAL_SPI_Receive+0x17e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	6839      	ldr	r1, [r7, #0]
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f000 fb4c 	bl	8004030 <SPI_EndRxTransaction>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d002      	beq.n	80039a4 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2220      	movs	r2, #32
 80039a2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d002      	beq.n	80039b2 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	75fb      	strb	r3, [r7, #23]
 80039b0:	e000      	b.n	80039b4 <HAL_SPI_Receive+0x208>
  }

error :
 80039b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80039c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3718      	adds	r7, #24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b08c      	sub	sp, #48	; 0x30
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	60f8      	str	r0, [r7, #12]
 80039d6:	60b9      	str	r1, [r7, #8]
 80039d8:	607a      	str	r2, [r7, #4]
 80039da:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80039dc:	2301      	movs	r3, #1
 80039de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80039e0:	2300      	movs	r3, #0
 80039e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d101      	bne.n	80039f4 <HAL_SPI_TransmitReceive+0x26>
 80039f0:	2302      	movs	r3, #2
 80039f2:	e18a      	b.n	8003d0a <HAL_SPI_TransmitReceive+0x33c>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039fc:	f7fe fe0a 	bl	8002614 <HAL_GetTick>
 8003a00:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003a12:	887b      	ldrh	r3, [r7, #2]
 8003a14:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a16:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d00f      	beq.n	8003a3e <HAL_SPI_TransmitReceive+0x70>
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a24:	d107      	bne.n	8003a36 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d103      	bne.n	8003a36 <HAL_SPI_TransmitReceive+0x68>
 8003a2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d003      	beq.n	8003a3e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003a36:	2302      	movs	r3, #2
 8003a38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003a3c:	e15b      	b.n	8003cf6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d005      	beq.n	8003a50 <HAL_SPI_TransmitReceive+0x82>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d002      	beq.n	8003a50 <HAL_SPI_TransmitReceive+0x82>
 8003a4a:	887b      	ldrh	r3, [r7, #2]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d103      	bne.n	8003a58 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003a56:	e14e      	b.n	8003cf6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d003      	beq.n	8003a6c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2205      	movs	r2, #5
 8003a68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	887a      	ldrh	r2, [r7, #2]
 8003a7c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	887a      	ldrh	r2, [r7, #2]
 8003a82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	887a      	ldrh	r2, [r7, #2]
 8003a8e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	887a      	ldrh	r2, [r7, #2]
 8003a94:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aac:	2b40      	cmp	r3, #64	; 0x40
 8003aae:	d007      	beq.n	8003ac0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003abe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ac8:	d178      	bne.n	8003bbc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <HAL_SPI_TransmitReceive+0x10a>
 8003ad2:	8b7b      	ldrh	r3, [r7, #26]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d166      	bne.n	8003ba6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003adc:	881a      	ldrh	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae8:	1c9a      	adds	r2, r3, #2
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003afc:	e053      	b.n	8003ba6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d11b      	bne.n	8003b44 <HAL_SPI_TransmitReceive+0x176>
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d016      	beq.n	8003b44 <HAL_SPI_TransmitReceive+0x176>
 8003b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d113      	bne.n	8003b44 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b20:	881a      	ldrh	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2c:	1c9a      	adds	r2, r3, #2
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d119      	bne.n	8003b86 <HAL_SPI_TransmitReceive+0x1b8>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d014      	beq.n	8003b86 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68da      	ldr	r2, [r3, #12]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b66:	b292      	uxth	r2, r2
 8003b68:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b6e:	1c9a      	adds	r2, r3, #2
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b82:	2301      	movs	r3, #1
 8003b84:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003b86:	f7fe fd45 	bl	8002614 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d807      	bhi.n	8003ba6 <HAL_SPI_TransmitReceive+0x1d8>
 8003b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b9c:	d003      	beq.n	8003ba6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003ba4:	e0a7      	b.n	8003cf6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1a6      	bne.n	8003afe <HAL_SPI_TransmitReceive+0x130>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1a1      	bne.n	8003afe <HAL_SPI_TransmitReceive+0x130>
 8003bba:	e07c      	b.n	8003cb6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d002      	beq.n	8003bca <HAL_SPI_TransmitReceive+0x1fc>
 8003bc4:	8b7b      	ldrh	r3, [r7, #26]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d16b      	bne.n	8003ca2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	330c      	adds	r3, #12
 8003bd4:	7812      	ldrb	r2, [r2, #0]
 8003bd6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bdc:	1c5a      	adds	r2, r3, #1
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	3b01      	subs	r3, #1
 8003bea:	b29a      	uxth	r2, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bf0:	e057      	b.n	8003ca2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d11c      	bne.n	8003c3a <HAL_SPI_TransmitReceive+0x26c>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d017      	beq.n	8003c3a <HAL_SPI_TransmitReceive+0x26c>
 8003c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d114      	bne.n	8003c3a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	330c      	adds	r3, #12
 8003c1a:	7812      	ldrb	r2, [r2, #0]
 8003c1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c36:	2300      	movs	r3, #0
 8003c38:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d119      	bne.n	8003c7c <HAL_SPI_TransmitReceive+0x2ae>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d014      	beq.n	8003c7c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5c:	b2d2      	uxtb	r2, r2
 8003c5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c64:	1c5a      	adds	r2, r3, #1
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003c7c:	f7fe fcca 	bl	8002614 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d803      	bhi.n	8003c94 <HAL_SPI_TransmitReceive+0x2c6>
 8003c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c92:	d102      	bne.n	8003c9a <HAL_SPI_TransmitReceive+0x2cc>
 8003c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d103      	bne.n	8003ca2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003ca0:	e029      	b.n	8003cf6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1a2      	bne.n	8003bf2 <HAL_SPI_TransmitReceive+0x224>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d19d      	bne.n	8003bf2 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f000 fa0a 	bl	80040d4 <SPI_EndRxTxTransaction>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d006      	beq.n	8003cd4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2220      	movs	r2, #32
 8003cd0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003cd2:	e010      	b.n	8003cf6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d10b      	bne.n	8003cf4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	617b      	str	r3, [r7, #20]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	617b      	str	r3, [r7, #20]
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	e000      	b.n	8003cf6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003cf4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003d06:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3730      	adds	r7, #48	; 0x30
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
	...

08003d14 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b088      	sub	sp, #32
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	099b      	lsrs	r3, r3, #6
 8003d30:	f003 0301 	and.w	r3, r3, #1
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10f      	bne.n	8003d58 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00a      	beq.n	8003d58 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	099b      	lsrs	r3, r3, #6
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d004      	beq.n	8003d58 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	4798      	blx	r3
    return;
 8003d56:	e0bf      	b.n	8003ed8 <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	085b      	lsrs	r3, r3, #1
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00a      	beq.n	8003d7a <HAL_SPI_IRQHandler+0x66>
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	09db      	lsrs	r3, r3, #7
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d004      	beq.n	8003d7a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	4798      	blx	r3
    return;
 8003d78:	e0ae      	b.n	8003ed8 <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	095b      	lsrs	r3, r3, #5
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <HAL_SPI_IRQHandler+0x80>
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	099b      	lsrs	r3, r3, #6
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 80a2 	beq.w	8003ed8 <HAL_SPI_IRQHandler+0x1c4>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	095b      	lsrs	r3, r3, #5
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 809b 	beq.w	8003ed8 <HAL_SPI_IRQHandler+0x1c4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	099b      	lsrs	r3, r3, #6
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d023      	beq.n	8003df6 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d011      	beq.n	8003dde <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dbe:	f043 0204 	orr.w	r2, r3, #4
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	617b      	str	r3, [r7, #20]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	617b      	str	r3, [r7, #20]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	617b      	str	r3, [r7, #20]
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	e00b      	b.n	8003df6 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dde:	2300      	movs	r3, #0
 8003de0:	613b      	str	r3, [r7, #16]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	613b      	str	r3, [r7, #16]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	693b      	ldr	r3, [r7, #16]
        return;
 8003df4:	e070      	b.n	8003ed8 <HAL_SPI_IRQHandler+0x1c4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	095b      	lsrs	r3, r3, #5
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d014      	beq.n	8003e2c <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e06:	f043 0201 	orr.w	r2, r3, #1
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60fb      	str	r3, [r7, #12]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	60fb      	str	r3, [r7, #12]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d050      	beq.n	8003ed6 <HAL_SPI_IRQHandler+0x1c2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e42:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d104      	bne.n	8003e60 <HAL_SPI_IRQHandler+0x14c>
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d034      	beq.n	8003eca <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	685a      	ldr	r2, [r3, #4]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0203 	bic.w	r2, r2, #3
 8003e6e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d011      	beq.n	8003e9c <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e7c:	4a18      	ldr	r2, [pc, #96]	; (8003ee0 <HAL_SPI_IRQHandler+0x1cc>)
 8003e7e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7fe fcff 	bl	8002888 <HAL_DMA_Abort_IT>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d005      	beq.n	8003e9c <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e94:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d016      	beq.n	8003ed2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ea8:	4a0d      	ldr	r2, [pc, #52]	; (8003ee0 <HAL_SPI_IRQHandler+0x1cc>)
 8003eaa:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7fe fce9 	bl	8002888 <HAL_DMA_Abort_IT>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00a      	beq.n	8003ed2 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003ec8:	e003      	b.n	8003ed2 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 f80a 	bl	8003ee4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003ed0:	e000      	b.n	8003ed4 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003ed2:	bf00      	nop
    return;
 8003ed4:	bf00      	nop
 8003ed6:	bf00      	nop
  }
}
 8003ed8:	3720      	adds	r7, #32
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	08003ef7 	.word	0x08003ef7

08003ee4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bc80      	pop	{r7}
 8003ef4:	4770      	bx	lr

08003ef6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b084      	sub	sp, #16
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f02:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f7ff ffe7 	bl	8003ee4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f16:	bf00      	nop
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
	...

08003f20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b088      	sub	sp, #32
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	603b      	str	r3, [r7, #0]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f30:	f7fe fb70 	bl	8002614 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f38:	1a9b      	subs	r3, r3, r2
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f40:	f7fe fb68 	bl	8002614 <HAL_GetTick>
 8003f44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f46:	4b39      	ldr	r3, [pc, #228]	; (800402c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	015b      	lsls	r3, r3, #5
 8003f4c:	0d1b      	lsrs	r3, r3, #20
 8003f4e:	69fa      	ldr	r2, [r7, #28]
 8003f50:	fb02 f303 	mul.w	r3, r2, r3
 8003f54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f56:	e054      	b.n	8004002 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f5e:	d050      	beq.n	8004002 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f60:	f7fe fb58 	bl	8002614 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	69fa      	ldr	r2, [r7, #28]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d902      	bls.n	8003f76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d13d      	bne.n	8003ff2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f8e:	d111      	bne.n	8003fb4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f98:	d004      	beq.n	8003fa4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fa2:	d107      	bne.n	8003fb4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fbc:	d10f      	bne.n	8003fde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003fdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e017      	b.n	8004022 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d101      	bne.n	8003ffc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	3b01      	subs	r3, #1
 8004000:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	4013      	ands	r3, r2
 800400c:	68ba      	ldr	r2, [r7, #8]
 800400e:	429a      	cmp	r2, r3
 8004010:	bf0c      	ite	eq
 8004012:	2301      	moveq	r3, #1
 8004014:	2300      	movne	r3, #0
 8004016:	b2db      	uxtb	r3, r3
 8004018:	461a      	mov	r2, r3
 800401a:	79fb      	ldrb	r3, [r7, #7]
 800401c:	429a      	cmp	r2, r3
 800401e:	d19b      	bne.n	8003f58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3720      	adds	r7, #32
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	2000002c 	.word	0x2000002c

08004030 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af02      	add	r7, sp, #8
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004044:	d111      	bne.n	800406a <SPI_EndRxTransaction+0x3a>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800404e:	d004      	beq.n	800405a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004058:	d107      	bne.n	800406a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004068:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004072:	d117      	bne.n	80040a4 <SPI_EndRxTransaction+0x74>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800407c:	d112      	bne.n	80040a4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	2200      	movs	r2, #0
 8004086:	2101      	movs	r1, #1
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f7ff ff49 	bl	8003f20 <SPI_WaitFlagStateUntilTimeout>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d01a      	beq.n	80040ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004098:	f043 0220 	orr.w	r2, r3, #32
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e013      	b.n	80040cc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	2200      	movs	r2, #0
 80040ac:	2180      	movs	r1, #128	; 0x80
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f7ff ff36 	bl	8003f20 <SPI_WaitFlagStateUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d007      	beq.n	80040ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040be:	f043 0220 	orr.w	r2, r3, #32
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e000      	b.n	80040cc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3710      	adds	r7, #16
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af02      	add	r7, sp, #8
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	2200      	movs	r2, #0
 80040e8:	2180      	movs	r1, #128	; 0x80
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f7ff ff18 	bl	8003f20 <SPI_WaitFlagStateUntilTimeout>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d007      	beq.n	8004106 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040fa:	f043 0220 	orr.w	r2, r3, #32
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e000      	b.n	8004108 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e041      	b.n	80041a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d106      	bne.n	800413c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7fd fff2 	bl	8002120 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3304      	adds	r3, #4
 800414c:	4619      	mov	r1, r3
 800414e:	4610      	mov	r0, r2
 8004150:	f000 ff94 	bl	800507c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b085      	sub	sp, #20
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d001      	beq.n	80041c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e032      	b.n	800422e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2202      	movs	r2, #2
 80041cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a18      	ldr	r2, [pc, #96]	; (8004238 <HAL_TIM_Base_Start+0x88>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d00e      	beq.n	80041f8 <HAL_TIM_Base_Start+0x48>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041e2:	d009      	beq.n	80041f8 <HAL_TIM_Base_Start+0x48>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a14      	ldr	r2, [pc, #80]	; (800423c <HAL_TIM_Base_Start+0x8c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d004      	beq.n	80041f8 <HAL_TIM_Base_Start+0x48>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a13      	ldr	r2, [pc, #76]	; (8004240 <HAL_TIM_Base_Start+0x90>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d111      	bne.n	800421c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 0307 	and.w	r3, r3, #7
 8004202:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2b06      	cmp	r3, #6
 8004208:	d010      	beq.n	800422c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f042 0201 	orr.w	r2, r2, #1
 8004218:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800421a:	e007      	b.n	800422c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0201 	orr.w	r2, r2, #1
 800422a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3714      	adds	r7, #20
 8004232:	46bd      	mov	sp, r7
 8004234:	bc80      	pop	{r7}
 8004236:	4770      	bx	lr
 8004238:	40012c00 	.word	0x40012c00
 800423c:	40000400 	.word	0x40000400
 8004240:	40000800 	.word	0x40000800

08004244 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b01      	cmp	r3, #1
 8004256:	d001      	beq.n	800425c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e03a      	b.n	80042d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68da      	ldr	r2, [r3, #12]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 0201 	orr.w	r2, r2, #1
 8004272:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a18      	ldr	r2, [pc, #96]	; (80042dc <HAL_TIM_Base_Start_IT+0x98>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d00e      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x58>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004286:	d009      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x58>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a14      	ldr	r2, [pc, #80]	; (80042e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d004      	beq.n	800429c <HAL_TIM_Base_Start_IT+0x58>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a13      	ldr	r2, [pc, #76]	; (80042e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d111      	bne.n	80042c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 0307 	and.w	r3, r3, #7
 80042a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2b06      	cmp	r3, #6
 80042ac:	d010      	beq.n	80042d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f042 0201 	orr.w	r2, r2, #1
 80042bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042be:	e007      	b.n	80042d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0201 	orr.w	r2, r2, #1
 80042ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bc80      	pop	{r7}
 80042da:	4770      	bx	lr
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40000400 	.word	0x40000400
 80042e4:	40000800 	.word	0x40000800

080042e8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e041      	b.n	800437e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	d106      	bne.n	8004314 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f839 	bl	8004386 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3304      	adds	r3, #4
 8004324:	4619      	mov	r1, r3
 8004326:	4610      	mov	r0, r2
 8004328:	f000 fea8 	bl	800507c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr

08004398 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d109      	bne.n	80043bc <HAL_TIM_OC_Start_IT+0x24>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	bf14      	ite	ne
 80043b4:	2301      	movne	r3, #1
 80043b6:	2300      	moveq	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	e022      	b.n	8004402 <HAL_TIM_OC_Start_IT+0x6a>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	2b04      	cmp	r3, #4
 80043c0:	d109      	bne.n	80043d6 <HAL_TIM_OC_Start_IT+0x3e>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	bf14      	ite	ne
 80043ce:	2301      	movne	r3, #1
 80043d0:	2300      	moveq	r3, #0
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	e015      	b.n	8004402 <HAL_TIM_OC_Start_IT+0x6a>
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d109      	bne.n	80043f0 <HAL_TIM_OC_Start_IT+0x58>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	bf14      	ite	ne
 80043e8:	2301      	movne	r3, #1
 80043ea:	2300      	moveq	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	e008      	b.n	8004402 <HAL_TIM_OC_Start_IT+0x6a>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	bf14      	ite	ne
 80043fc:	2301      	movne	r3, #1
 80043fe:	2300      	moveq	r3, #0
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e0a4      	b.n	8004554 <HAL_TIM_OC_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d104      	bne.n	800441a <HAL_TIM_OC_Start_IT+0x82>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004418:	e013      	b.n	8004442 <HAL_TIM_OC_Start_IT+0xaa>
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2b04      	cmp	r3, #4
 800441e:	d104      	bne.n	800442a <HAL_TIM_OC_Start_IT+0x92>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004428:	e00b      	b.n	8004442 <HAL_TIM_OC_Start_IT+0xaa>
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b08      	cmp	r3, #8
 800442e:	d104      	bne.n	800443a <HAL_TIM_OC_Start_IT+0xa2>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004438:	e003      	b.n	8004442 <HAL_TIM_OC_Start_IT+0xaa>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2202      	movs	r2, #2
 800443e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	2b0c      	cmp	r3, #12
 8004446:	d841      	bhi.n	80044cc <HAL_TIM_OC_Start_IT+0x134>
 8004448:	a201      	add	r2, pc, #4	; (adr r2, 8004450 <HAL_TIM_OC_Start_IT+0xb8>)
 800444a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800444e:	bf00      	nop
 8004450:	08004485 	.word	0x08004485
 8004454:	080044cd 	.word	0x080044cd
 8004458:	080044cd 	.word	0x080044cd
 800445c:	080044cd 	.word	0x080044cd
 8004460:	08004497 	.word	0x08004497
 8004464:	080044cd 	.word	0x080044cd
 8004468:	080044cd 	.word	0x080044cd
 800446c:	080044cd 	.word	0x080044cd
 8004470:	080044a9 	.word	0x080044a9
 8004474:	080044cd 	.word	0x080044cd
 8004478:	080044cd 	.word	0x080044cd
 800447c:	080044cd 	.word	0x080044cd
 8004480:	080044bb 	.word	0x080044bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f042 0202 	orr.w	r2, r2, #2
 8004492:	60da      	str	r2, [r3, #12]
      break;
 8004494:	e01b      	b.n	80044ce <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68da      	ldr	r2, [r3, #12]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f042 0204 	orr.w	r2, r2, #4
 80044a4:	60da      	str	r2, [r3, #12]
      break;
 80044a6:	e012      	b.n	80044ce <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f042 0208 	orr.w	r2, r2, #8
 80044b6:	60da      	str	r2, [r3, #12]
      break;
 80044b8:	e009      	b.n	80044ce <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f042 0210 	orr.w	r2, r2, #16
 80044c8:	60da      	str	r2, [r3, #12]
      break;
 80044ca:	e000      	b.n	80044ce <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 80044cc:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2201      	movs	r2, #1
 80044d4:	6839      	ldr	r1, [r7, #0]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f001 f850 	bl	800557c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a1e      	ldr	r2, [pc, #120]	; (800455c <HAL_TIM_OC_Start_IT+0x1c4>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d107      	bne.n	80044f6 <HAL_TIM_OC_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a18      	ldr	r2, [pc, #96]	; (800455c <HAL_TIM_OC_Start_IT+0x1c4>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d00e      	beq.n	800451e <HAL_TIM_OC_Start_IT+0x186>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004508:	d009      	beq.n	800451e <HAL_TIM_OC_Start_IT+0x186>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a14      	ldr	r2, [pc, #80]	; (8004560 <HAL_TIM_OC_Start_IT+0x1c8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d004      	beq.n	800451e <HAL_TIM_OC_Start_IT+0x186>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a12      	ldr	r2, [pc, #72]	; (8004564 <HAL_TIM_OC_Start_IT+0x1cc>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d111      	bne.n	8004542 <HAL_TIM_OC_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2b06      	cmp	r3, #6
 800452e:	d010      	beq.n	8004552 <HAL_TIM_OC_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f042 0201 	orr.w	r2, r2, #1
 800453e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004540:	e007      	b.n	8004552 <HAL_TIM_OC_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f042 0201 	orr.w	r2, r2, #1
 8004550:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	40012c00 	.word	0x40012c00
 8004560:	40000400 	.word	0x40000400
 8004564:	40000800 	.word	0x40000800

08004568 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e041      	b.n	80045fe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d106      	bne.n	8004594 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f839 	bl	8004606 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2202      	movs	r2, #2
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3304      	adds	r3, #4
 80045a4:	4619      	mov	r1, r3
 80045a6:	4610      	mov	r0, r2
 80045a8:	f000 fd68 	bl	800507c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3708      	adds	r7, #8
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004606:	b480      	push	{r7}
 8004608:	b083      	sub	sp, #12
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800460e:	bf00      	nop
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	bc80      	pop	{r7}
 8004616:	4770      	bx	lr

08004618 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d109      	bne.n	800463c <HAL_TIM_PWM_Start_IT+0x24>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800462e:	b2db      	uxtb	r3, r3
 8004630:	2b01      	cmp	r3, #1
 8004632:	bf14      	ite	ne
 8004634:	2301      	movne	r3, #1
 8004636:	2300      	moveq	r3, #0
 8004638:	b2db      	uxtb	r3, r3
 800463a:	e022      	b.n	8004682 <HAL_TIM_PWM_Start_IT+0x6a>
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	2b04      	cmp	r3, #4
 8004640:	d109      	bne.n	8004656 <HAL_TIM_PWM_Start_IT+0x3e>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b01      	cmp	r3, #1
 800464c:	bf14      	ite	ne
 800464e:	2301      	movne	r3, #1
 8004650:	2300      	moveq	r3, #0
 8004652:	b2db      	uxtb	r3, r3
 8004654:	e015      	b.n	8004682 <HAL_TIM_PWM_Start_IT+0x6a>
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b08      	cmp	r3, #8
 800465a:	d109      	bne.n	8004670 <HAL_TIM_PWM_Start_IT+0x58>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b01      	cmp	r3, #1
 8004666:	bf14      	ite	ne
 8004668:	2301      	movne	r3, #1
 800466a:	2300      	moveq	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	e008      	b.n	8004682 <HAL_TIM_PWM_Start_IT+0x6a>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004676:	b2db      	uxtb	r3, r3
 8004678:	2b01      	cmp	r3, #1
 800467a:	bf14      	ite	ne
 800467c:	2301      	movne	r3, #1
 800467e:	2300      	moveq	r3, #0
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e0a4      	b.n	80047d4 <HAL_TIM_PWM_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d104      	bne.n	800469a <HAL_TIM_PWM_Start_IT+0x82>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2202      	movs	r2, #2
 8004694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004698:	e013      	b.n	80046c2 <HAL_TIM_PWM_Start_IT+0xaa>
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	2b04      	cmp	r3, #4
 800469e:	d104      	bne.n	80046aa <HAL_TIM_PWM_Start_IT+0x92>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046a8:	e00b      	b.n	80046c2 <HAL_TIM_PWM_Start_IT+0xaa>
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	2b08      	cmp	r3, #8
 80046ae:	d104      	bne.n	80046ba <HAL_TIM_PWM_Start_IT+0xa2>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2202      	movs	r2, #2
 80046b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046b8:	e003      	b.n	80046c2 <HAL_TIM_PWM_Start_IT+0xaa>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2202      	movs	r2, #2
 80046be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b0c      	cmp	r3, #12
 80046c6:	d841      	bhi.n	800474c <HAL_TIM_PWM_Start_IT+0x134>
 80046c8:	a201      	add	r2, pc, #4	; (adr r2, 80046d0 <HAL_TIM_PWM_Start_IT+0xb8>)
 80046ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ce:	bf00      	nop
 80046d0:	08004705 	.word	0x08004705
 80046d4:	0800474d 	.word	0x0800474d
 80046d8:	0800474d 	.word	0x0800474d
 80046dc:	0800474d 	.word	0x0800474d
 80046e0:	08004717 	.word	0x08004717
 80046e4:	0800474d 	.word	0x0800474d
 80046e8:	0800474d 	.word	0x0800474d
 80046ec:	0800474d 	.word	0x0800474d
 80046f0:	08004729 	.word	0x08004729
 80046f4:	0800474d 	.word	0x0800474d
 80046f8:	0800474d 	.word	0x0800474d
 80046fc:	0800474d 	.word	0x0800474d
 8004700:	0800473b 	.word	0x0800473b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68da      	ldr	r2, [r3, #12]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0202 	orr.w	r2, r2, #2
 8004712:	60da      	str	r2, [r3, #12]
      break;
 8004714:	e01b      	b.n	800474e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68da      	ldr	r2, [r3, #12]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f042 0204 	orr.w	r2, r2, #4
 8004724:	60da      	str	r2, [r3, #12]
      break;
 8004726:	e012      	b.n	800474e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0208 	orr.w	r2, r2, #8
 8004736:	60da      	str	r2, [r3, #12]
      break;
 8004738:	e009      	b.n	800474e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68da      	ldr	r2, [r3, #12]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f042 0210 	orr.w	r2, r2, #16
 8004748:	60da      	str	r2, [r3, #12]
      break;
 800474a:	e000      	b.n	800474e <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 800474c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2201      	movs	r2, #1
 8004754:	6839      	ldr	r1, [r7, #0]
 8004756:	4618      	mov	r0, r3
 8004758:	f000 ff10 	bl	800557c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a1e      	ldr	r2, [pc, #120]	; (80047dc <HAL_TIM_PWM_Start_IT+0x1c4>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d107      	bne.n	8004776 <HAL_TIM_PWM_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004774:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a18      	ldr	r2, [pc, #96]	; (80047dc <HAL_TIM_PWM_Start_IT+0x1c4>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d00e      	beq.n	800479e <HAL_TIM_PWM_Start_IT+0x186>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004788:	d009      	beq.n	800479e <HAL_TIM_PWM_Start_IT+0x186>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a14      	ldr	r2, [pc, #80]	; (80047e0 <HAL_TIM_PWM_Start_IT+0x1c8>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d004      	beq.n	800479e <HAL_TIM_PWM_Start_IT+0x186>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a12      	ldr	r2, [pc, #72]	; (80047e4 <HAL_TIM_PWM_Start_IT+0x1cc>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d111      	bne.n	80047c2 <HAL_TIM_PWM_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2b06      	cmp	r3, #6
 80047ae:	d010      	beq.n	80047d2 <HAL_TIM_PWM_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f042 0201 	orr.w	r2, r2, #1
 80047be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c0:	e007      	b.n	80047d2 <HAL_TIM_PWM_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f042 0201 	orr.w	r2, r2, #1
 80047d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40012c00 	.word	0x40012c00
 80047e0:	40000400 	.word	0x40000400
 80047e4:	40000800 	.word	0x40000800

080047e8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e093      	b.n	8004924 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	d106      	bne.n	8004816 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f7fd fcd5 	bl	80021c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2202      	movs	r2, #2
 800481a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6812      	ldr	r2, [r2, #0]
 8004828:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800482c:	f023 0307 	bic.w	r3, r3, #7
 8004830:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	3304      	adds	r3, #4
 800483a:	4619      	mov	r1, r3
 800483c:	4610      	mov	r0, r2
 800483e:	f000 fc1d 	bl	800507c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800486a:	f023 0303 	bic.w	r3, r3, #3
 800486e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	021b      	lsls	r3, r3, #8
 800487a:	4313      	orrs	r3, r2
 800487c:	693a      	ldr	r2, [r7, #16]
 800487e:	4313      	orrs	r3, r2
 8004880:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004888:	f023 030c 	bic.w	r3, r3, #12
 800488c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004894:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004898:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	69db      	ldr	r3, [r3, #28]
 80048a2:	021b      	lsls	r3, r3, #8
 80048a4:	4313      	orrs	r3, r2
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	691b      	ldr	r3, [r3, #16]
 80048b0:	011a      	lsls	r2, r3, #4
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	6a1b      	ldr	r3, [r3, #32]
 80048b6:	031b      	lsls	r3, r3, #12
 80048b8:	4313      	orrs	r3, r2
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	4313      	orrs	r3, r2
 80048be:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80048c6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	685a      	ldr	r2, [r3, #4]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	011b      	lsls	r3, r3, #4
 80048d2:	4313      	orrs	r3, r2
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800493c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004944:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800494c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004954:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d110      	bne.n	800497e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800495c:	7bfb      	ldrb	r3, [r7, #15]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d102      	bne.n	8004968 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004962:	7b7b      	ldrb	r3, [r7, #13]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d001      	beq.n	800496c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e088      	b.n	8004a7e <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2202      	movs	r2, #2
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800497c:	e031      	b.n	80049e2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	2b04      	cmp	r3, #4
 8004982:	d110      	bne.n	80049a6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004984:	7bbb      	ldrb	r3, [r7, #14]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d102      	bne.n	8004990 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800498a:	7b3b      	ldrb	r3, [r7, #12]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d001      	beq.n	8004994 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e074      	b.n	8004a7e <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2202      	movs	r2, #2
 8004998:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049a4:	e01d      	b.n	80049e2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80049a6:	7bfb      	ldrb	r3, [r7, #15]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d108      	bne.n	80049be <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80049ac:	7bbb      	ldrb	r3, [r7, #14]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d105      	bne.n	80049be <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80049b2:	7b7b      	ldrb	r3, [r7, #13]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d102      	bne.n	80049be <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80049b8:	7b3b      	ldrb	r3, [r7, #12]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d001      	beq.n	80049c2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e05d      	b.n	8004a7e <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2202      	movs	r2, #2
 80049c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2202      	movs	r2, #2
 80049ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2202      	movs	r2, #2
 80049d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2202      	movs	r2, #2
 80049de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d002      	beq.n	80049ee <HAL_TIM_Encoder_Start_IT+0xc2>
 80049e8:	2b04      	cmp	r3, #4
 80049ea:	d010      	beq.n	8004a0e <HAL_TIM_Encoder_Start_IT+0xe2>
 80049ec:	e01f      	b.n	8004a2e <HAL_TIM_Encoder_Start_IT+0x102>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2201      	movs	r2, #1
 80049f4:	2100      	movs	r1, #0
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fdc0 	bl	800557c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68da      	ldr	r2, [r3, #12]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f042 0202 	orr.w	r2, r2, #2
 8004a0a:	60da      	str	r2, [r3, #12]
      break;
 8004a0c:	e02e      	b.n	8004a6c <HAL_TIM_Encoder_Start_IT+0x140>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2201      	movs	r2, #1
 8004a14:	2104      	movs	r1, #4
 8004a16:	4618      	mov	r0, r3
 8004a18:	f000 fdb0 	bl	800557c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0204 	orr.w	r2, r2, #4
 8004a2a:	60da      	str	r2, [r3, #12]
      break;
 8004a2c:	e01e      	b.n	8004a6c <HAL_TIM_Encoder_Start_IT+0x140>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2201      	movs	r2, #1
 8004a34:	2100      	movs	r1, #0
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 fda0 	bl	800557c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2201      	movs	r2, #1
 8004a42:	2104      	movs	r1, #4
 8004a44:	4618      	mov	r0, r3
 8004a46:	f000 fd99 	bl	800557c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68da      	ldr	r2, [r3, #12]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f042 0202 	orr.w	r2, r2, #2
 8004a58:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68da      	ldr	r2, [r3, #12]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f042 0204 	orr.w	r2, r2, #4
 8004a68:	60da      	str	r2, [r3, #12]
      break;
 8004a6a:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b082      	sub	sp, #8
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	f003 0302 	and.w	r3, r3, #2
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d122      	bne.n	8004ae2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d11b      	bne.n	8004ae2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f06f 0202 	mvn.w	r2, #2
 8004ab2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	f003 0303 	and.w	r3, r3, #3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 fabb 	bl	8005044 <HAL_TIM_IC_CaptureCallback>
 8004ace:	e005      	b.n	8004adc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 faae 	bl	8005032 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 fabd 	bl	8005056 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	f003 0304 	and.w	r3, r3, #4
 8004aec:	2b04      	cmp	r3, #4
 8004aee:	d122      	bne.n	8004b36 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	f003 0304 	and.w	r3, r3, #4
 8004afa:	2b04      	cmp	r3, #4
 8004afc:	d11b      	bne.n	8004b36 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f06f 0204 	mvn.w	r2, #4
 8004b06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fa91 	bl	8005044 <HAL_TIM_IC_CaptureCallback>
 8004b22:	e005      	b.n	8004b30 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 fa84 	bl	8005032 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 fa93 	bl	8005056 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	f003 0308 	and.w	r3, r3, #8
 8004b40:	2b08      	cmp	r3, #8
 8004b42:	d122      	bne.n	8004b8a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	f003 0308 	and.w	r3, r3, #8
 8004b4e:	2b08      	cmp	r3, #8
 8004b50:	d11b      	bne.n	8004b8a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f06f 0208 	mvn.w	r2, #8
 8004b5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2204      	movs	r2, #4
 8004b60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	f003 0303 	and.w	r3, r3, #3
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d003      	beq.n	8004b78 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 fa67 	bl	8005044 <HAL_TIM_IC_CaptureCallback>
 8004b76:	e005      	b.n	8004b84 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fa5a 	bl	8005032 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 fa69 	bl	8005056 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	f003 0310 	and.w	r3, r3, #16
 8004b94:	2b10      	cmp	r3, #16
 8004b96:	d122      	bne.n	8004bde <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	2b10      	cmp	r3, #16
 8004ba4:	d11b      	bne.n	8004bde <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f06f 0210 	mvn.w	r2, #16
 8004bae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2208      	movs	r2, #8
 8004bb4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	69db      	ldr	r3, [r3, #28]
 8004bbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d003      	beq.n	8004bcc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 fa3d 	bl	8005044 <HAL_TIM_IC_CaptureCallback>
 8004bca:	e005      	b.n	8004bd8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f000 fa30 	bl	8005032 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fa3f 	bl	8005056 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d10e      	bne.n	8004c0a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d107      	bne.n	8004c0a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f06f 0201 	mvn.w	r2, #1
 8004c02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f7fc fb37 	bl	8001278 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c14:	2b80      	cmp	r3, #128	; 0x80
 8004c16:	d10e      	bne.n	8004c36 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c22:	2b80      	cmp	r3, #128	; 0x80
 8004c24:	d107      	bne.n	8004c36 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 fd7f 	bl	8005734 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c40:	2b40      	cmp	r3, #64	; 0x40
 8004c42:	d10e      	bne.n	8004c62 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c4e:	2b40      	cmp	r3, #64	; 0x40
 8004c50:	d107      	bne.n	8004c62 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 fa03 	bl	8005068 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	f003 0320 	and.w	r3, r3, #32
 8004c6c:	2b20      	cmp	r3, #32
 8004c6e:	d10e      	bne.n	8004c8e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	f003 0320 	and.w	r3, r3, #32
 8004c7a:	2b20      	cmp	r3, #32
 8004c7c:	d107      	bne.n	8004c8e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f06f 0220 	mvn.w	r2, #32
 8004c86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 fd4a 	bl	8005722 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c8e:	bf00      	nop
 8004c90:	3708      	adds	r7, #8
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
	...

08004c98 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d101      	bne.n	8004cb2 <HAL_TIM_OC_ConfigChannel+0x1a>
 8004cae:	2302      	movs	r3, #2
 8004cb0:	e046      	b.n	8004d40 <HAL_TIM_OC_ConfigChannel+0xa8>
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2b0c      	cmp	r3, #12
 8004cbe:	d839      	bhi.n	8004d34 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004cc0:	a201      	add	r2, pc, #4	; (adr r2, 8004cc8 <HAL_TIM_OC_ConfigChannel+0x30>)
 8004cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc6:	bf00      	nop
 8004cc8:	08004cfd 	.word	0x08004cfd
 8004ccc:	08004d35 	.word	0x08004d35
 8004cd0:	08004d35 	.word	0x08004d35
 8004cd4:	08004d35 	.word	0x08004d35
 8004cd8:	08004d0b 	.word	0x08004d0b
 8004cdc:	08004d35 	.word	0x08004d35
 8004ce0:	08004d35 	.word	0x08004d35
 8004ce4:	08004d35 	.word	0x08004d35
 8004ce8:	08004d19 	.word	0x08004d19
 8004cec:	08004d35 	.word	0x08004d35
 8004cf0:	08004d35 	.word	0x08004d35
 8004cf4:	08004d35 	.word	0x08004d35
 8004cf8:	08004d27 	.word	0x08004d27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68b9      	ldr	r1, [r7, #8]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 fa1c 	bl	8005140 <TIM_OC1_SetConfig>
      break;
 8004d08:	e015      	b.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68b9      	ldr	r1, [r7, #8]
 8004d10:	4618      	mov	r0, r3
 8004d12:	f000 fa7b 	bl	800520c <TIM_OC2_SetConfig>
      break;
 8004d16:	e00e      	b.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68b9      	ldr	r1, [r7, #8]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 fade 	bl	80052e0 <TIM_OC3_SetConfig>
      break;
 8004d24:	e007      	b.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68b9      	ldr	r1, [r7, #8]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f000 fb41 	bl	80053b4 <TIM_OC4_SetConfig>
      break;
 8004d32:	e000      	b.n	8004d36 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8004d34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d3e:	2300      	movs	r3, #0
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3710      	adds	r7, #16
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d101      	bne.n	8004d62 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004d5e:	2302      	movs	r3, #2
 8004d60:	e0ac      	b.n	8004ebc <HAL_TIM_PWM_ConfigChannel+0x174>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b0c      	cmp	r3, #12
 8004d6e:	f200 809f 	bhi.w	8004eb0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004d72:	a201      	add	r2, pc, #4	; (adr r2, 8004d78 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d78:	08004dad 	.word	0x08004dad
 8004d7c:	08004eb1 	.word	0x08004eb1
 8004d80:	08004eb1 	.word	0x08004eb1
 8004d84:	08004eb1 	.word	0x08004eb1
 8004d88:	08004ded 	.word	0x08004ded
 8004d8c:	08004eb1 	.word	0x08004eb1
 8004d90:	08004eb1 	.word	0x08004eb1
 8004d94:	08004eb1 	.word	0x08004eb1
 8004d98:	08004e2f 	.word	0x08004e2f
 8004d9c:	08004eb1 	.word	0x08004eb1
 8004da0:	08004eb1 	.word	0x08004eb1
 8004da4:	08004eb1 	.word	0x08004eb1
 8004da8:	08004e6f 	.word	0x08004e6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68b9      	ldr	r1, [r7, #8]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 f9c4 	bl	8005140 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0208 	orr.w	r2, r2, #8
 8004dc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	699a      	ldr	r2, [r3, #24]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f022 0204 	bic.w	r2, r2, #4
 8004dd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6999      	ldr	r1, [r3, #24]
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	691a      	ldr	r2, [r3, #16]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	619a      	str	r2, [r3, #24]
      break;
 8004dea:	e062      	b.n	8004eb2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68b9      	ldr	r1, [r7, #8]
 8004df2:	4618      	mov	r0, r3
 8004df4:	f000 fa0a 	bl	800520c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699a      	ldr	r2, [r3, #24]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699a      	ldr	r2, [r3, #24]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6999      	ldr	r1, [r3, #24]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	021a      	lsls	r2, r3, #8
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	619a      	str	r2, [r3, #24]
      break;
 8004e2c:	e041      	b.n	8004eb2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68b9      	ldr	r1, [r7, #8]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f000 fa53 	bl	80052e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	69da      	ldr	r2, [r3, #28]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f042 0208 	orr.w	r2, r2, #8
 8004e48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	69da      	ldr	r2, [r3, #28]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f022 0204 	bic.w	r2, r2, #4
 8004e58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	69d9      	ldr	r1, [r3, #28]
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	691a      	ldr	r2, [r3, #16]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	61da      	str	r2, [r3, #28]
      break;
 8004e6c:	e021      	b.n	8004eb2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68b9      	ldr	r1, [r7, #8]
 8004e74:	4618      	mov	r0, r3
 8004e76:	f000 fa9d 	bl	80053b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	69da      	ldr	r2, [r3, #28]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	69da      	ldr	r2, [r3, #28]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	69d9      	ldr	r1, [r3, #28]
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	021a      	lsls	r2, r3, #8
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	61da      	str	r2, [r3, #28]
      break;
 8004eae:	e000      	b.n	8004eb2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004eb0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d101      	bne.n	8004edc <HAL_TIM_ConfigClockSource+0x18>
 8004ed8:	2302      	movs	r3, #2
 8004eda:	e0a6      	b.n	800502a <HAL_TIM_ConfigClockSource+0x166>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004efa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f02:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b40      	cmp	r3, #64	; 0x40
 8004f12:	d067      	beq.n	8004fe4 <HAL_TIM_ConfigClockSource+0x120>
 8004f14:	2b40      	cmp	r3, #64	; 0x40
 8004f16:	d80b      	bhi.n	8004f30 <HAL_TIM_ConfigClockSource+0x6c>
 8004f18:	2b10      	cmp	r3, #16
 8004f1a:	d073      	beq.n	8005004 <HAL_TIM_ConfigClockSource+0x140>
 8004f1c:	2b10      	cmp	r3, #16
 8004f1e:	d802      	bhi.n	8004f26 <HAL_TIM_ConfigClockSource+0x62>
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d06f      	beq.n	8005004 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004f24:	e078      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004f26:	2b20      	cmp	r3, #32
 8004f28:	d06c      	beq.n	8005004 <HAL_TIM_ConfigClockSource+0x140>
 8004f2a:	2b30      	cmp	r3, #48	; 0x30
 8004f2c:	d06a      	beq.n	8005004 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004f2e:	e073      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004f30:	2b70      	cmp	r3, #112	; 0x70
 8004f32:	d00d      	beq.n	8004f50 <HAL_TIM_ConfigClockSource+0x8c>
 8004f34:	2b70      	cmp	r3, #112	; 0x70
 8004f36:	d804      	bhi.n	8004f42 <HAL_TIM_ConfigClockSource+0x7e>
 8004f38:	2b50      	cmp	r3, #80	; 0x50
 8004f3a:	d033      	beq.n	8004fa4 <HAL_TIM_ConfigClockSource+0xe0>
 8004f3c:	2b60      	cmp	r3, #96	; 0x60
 8004f3e:	d041      	beq.n	8004fc4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004f40:	e06a      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004f42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f46:	d066      	beq.n	8005016 <HAL_TIM_ConfigClockSource+0x152>
 8004f48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f4c:	d017      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004f4e:	e063      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6818      	ldr	r0, [r3, #0]
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	6899      	ldr	r1, [r3, #8]
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685a      	ldr	r2, [r3, #4]
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	f000 faed 	bl	800553e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f72:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	609a      	str	r2, [r3, #8]
      break;
 8004f7c:	e04c      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6818      	ldr	r0, [r3, #0]
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	6899      	ldr	r1, [r3, #8]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	685a      	ldr	r2, [r3, #4]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	f000 fad6 	bl	800553e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fa0:	609a      	str	r2, [r3, #8]
      break;
 8004fa2:	e039      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6818      	ldr	r0, [r3, #0]
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	6859      	ldr	r1, [r3, #4]
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	f000 fa4d 	bl	8005450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2150      	movs	r1, #80	; 0x50
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f000 faa4 	bl	800550a <TIM_ITRx_SetConfig>
      break;
 8004fc2:	e029      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6818      	ldr	r0, [r3, #0]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	6859      	ldr	r1, [r3, #4]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	f000 fa6b 	bl	80054ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2160      	movs	r1, #96	; 0x60
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f000 fa94 	bl	800550a <TIM_ITRx_SetConfig>
      break;
 8004fe2:	e019      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6818      	ldr	r0, [r3, #0]
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	6859      	ldr	r1, [r3, #4]
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	f000 fa2d 	bl	8005450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2140      	movs	r1, #64	; 0x40
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 fa84 	bl	800550a <TIM_ITRx_SetConfig>
      break;
 8005002:	e009      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4619      	mov	r1, r3
 800500e:	4610      	mov	r0, r2
 8005010:	f000 fa7b 	bl	800550a <TIM_ITRx_SetConfig>
        break;
 8005014:	e000      	b.n	8005018 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005016:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005028:	2300      	movs	r3, #0
}
 800502a:	4618      	mov	r0, r3
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005032:	b480      	push	{r7}
 8005034:	b083      	sub	sp, #12
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800503a:	bf00      	nop
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr

08005044 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	bc80      	pop	{r7}
 8005054:	4770      	bx	lr

08005056 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005056:	b480      	push	{r7}
 8005058:	b083      	sub	sp, #12
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	bc80      	pop	{r7}
 8005066:	4770      	bx	lr

08005068 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	bc80      	pop	{r7}
 8005078:	4770      	bx	lr
	...

0800507c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a29      	ldr	r2, [pc, #164]	; (8005134 <TIM_Base_SetConfig+0xb8>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d00b      	beq.n	80050ac <TIM_Base_SetConfig+0x30>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800509a:	d007      	beq.n	80050ac <TIM_Base_SetConfig+0x30>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a26      	ldr	r2, [pc, #152]	; (8005138 <TIM_Base_SetConfig+0xbc>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d003      	beq.n	80050ac <TIM_Base_SetConfig+0x30>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a25      	ldr	r2, [pc, #148]	; (800513c <TIM_Base_SetConfig+0xc0>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d108      	bne.n	80050be <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a1c      	ldr	r2, [pc, #112]	; (8005134 <TIM_Base_SetConfig+0xb8>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d00b      	beq.n	80050de <TIM_Base_SetConfig+0x62>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050cc:	d007      	beq.n	80050de <TIM_Base_SetConfig+0x62>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a19      	ldr	r2, [pc, #100]	; (8005138 <TIM_Base_SetConfig+0xbc>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d003      	beq.n	80050de <TIM_Base_SetConfig+0x62>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a18      	ldr	r2, [pc, #96]	; (800513c <TIM_Base_SetConfig+0xc0>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d108      	bne.n	80050f0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68fa      	ldr	r2, [r7, #12]
 8005102:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	689a      	ldr	r2, [r3, #8]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a07      	ldr	r2, [pc, #28]	; (8005134 <TIM_Base_SetConfig+0xb8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d103      	bne.n	8005124 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	691a      	ldr	r2, [r3, #16]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	615a      	str	r2, [r3, #20]
}
 800512a:	bf00      	nop
 800512c:	3714      	adds	r7, #20
 800512e:	46bd      	mov	sp, r7
 8005130:	bc80      	pop	{r7}
 8005132:	4770      	bx	lr
 8005134:	40012c00 	.word	0x40012c00
 8005138:	40000400 	.word	0x40000400
 800513c:	40000800 	.word	0x40000800

08005140 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005140:	b480      	push	{r7}
 8005142:	b087      	sub	sp, #28
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	f023 0201 	bic.w	r2, r3, #1
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800516e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f023 0303 	bic.w	r3, r3, #3
 8005176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	4313      	orrs	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f023 0302 	bic.w	r3, r3, #2
 8005188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	4313      	orrs	r3, r2
 8005192:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a1c      	ldr	r2, [pc, #112]	; (8005208 <TIM_OC1_SetConfig+0xc8>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d10c      	bne.n	80051b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	f023 0308 	bic.w	r3, r3, #8
 80051a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	f023 0304 	bic.w	r3, r3, #4
 80051b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a13      	ldr	r2, [pc, #76]	; (8005208 <TIM_OC1_SetConfig+0xc8>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d111      	bne.n	80051e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	4313      	orrs	r3, r2
 80051e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	685a      	ldr	r2, [r3, #4]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	697a      	ldr	r2, [r7, #20]
 80051fa:	621a      	str	r2, [r3, #32]
}
 80051fc:	bf00      	nop
 80051fe:	371c      	adds	r7, #28
 8005200:	46bd      	mov	sp, r7
 8005202:	bc80      	pop	{r7}
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	40012c00 	.word	0x40012c00

0800520c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800520c:	b480      	push	{r7}
 800520e:	b087      	sub	sp, #28
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	f023 0210 	bic.w	r2, r3, #16
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a1b      	ldr	r3, [r3, #32]
 8005226:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800523a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	021b      	lsls	r3, r3, #8
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4313      	orrs	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f023 0320 	bic.w	r3, r3, #32
 8005256:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	011b      	lsls	r3, r3, #4
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	4313      	orrs	r3, r2
 8005262:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a1d      	ldr	r2, [pc, #116]	; (80052dc <TIM_OC2_SetConfig+0xd0>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d10d      	bne.n	8005288 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005272:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	011b      	lsls	r3, r3, #4
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	4313      	orrs	r3, r2
 800527e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005286:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a14      	ldr	r2, [pc, #80]	; (80052dc <TIM_OC2_SetConfig+0xd0>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d113      	bne.n	80052b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005296:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800529e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	693a      	ldr	r2, [r7, #16]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685a      	ldr	r2, [r3, #4]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	621a      	str	r2, [r3, #32]
}
 80052d2:	bf00      	nop
 80052d4:	371c      	adds	r7, #28
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bc80      	pop	{r7}
 80052da:	4770      	bx	lr
 80052dc:	40012c00 	.word	0x40012c00

080052e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b087      	sub	sp, #28
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	69db      	ldr	r3, [r3, #28]
 8005306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800530e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0303 	bic.w	r3, r3, #3
 8005316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	4313      	orrs	r3, r2
 8005320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	021b      	lsls	r3, r3, #8
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	4313      	orrs	r3, r2
 8005334:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a1d      	ldr	r2, [pc, #116]	; (80053b0 <TIM_OC3_SetConfig+0xd0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d10d      	bne.n	800535a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005344:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	021b      	lsls	r3, r3, #8
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	4313      	orrs	r3, r2
 8005350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a14      	ldr	r2, [pc, #80]	; (80053b0 <TIM_OC3_SetConfig+0xd0>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d113      	bne.n	800538a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005368:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005370:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	4313      	orrs	r3, r2
 800537c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	011b      	lsls	r3, r3, #4
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	4313      	orrs	r3, r2
 8005388:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	693a      	ldr	r2, [r7, #16]
 800538e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	697a      	ldr	r2, [r7, #20]
 80053a2:	621a      	str	r2, [r3, #32]
}
 80053a4:	bf00      	nop
 80053a6:	371c      	adds	r7, #28
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bc80      	pop	{r7}
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	40012c00 	.word	0x40012c00

080053b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b087      	sub	sp, #28
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
 80053ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	69db      	ldr	r3, [r3, #28]
 80053da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	021b      	lsls	r3, r3, #8
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	031b      	lsls	r3, r3, #12
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	4313      	orrs	r3, r2
 800540a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a0f      	ldr	r2, [pc, #60]	; (800544c <TIM_OC4_SetConfig+0x98>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d109      	bne.n	8005428 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800541a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	695b      	ldr	r3, [r3, #20]
 8005420:	019b      	lsls	r3, r3, #6
 8005422:	697a      	ldr	r2, [r7, #20]
 8005424:	4313      	orrs	r3, r2
 8005426:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	697a      	ldr	r2, [r7, #20]
 800542c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	685a      	ldr	r2, [r3, #4]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	621a      	str	r2, [r3, #32]
}
 8005442:	bf00      	nop
 8005444:	371c      	adds	r7, #28
 8005446:	46bd      	mov	sp, r7
 8005448:	bc80      	pop	{r7}
 800544a:	4770      	bx	lr
 800544c:	40012c00 	.word	0x40012c00

08005450 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005450:	b480      	push	{r7}
 8005452:	b087      	sub	sp, #28
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6a1b      	ldr	r3, [r3, #32]
 8005460:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	f023 0201 	bic.w	r2, r3, #1
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800547a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	4313      	orrs	r3, r2
 8005484:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	f023 030a 	bic.w	r3, r3, #10
 800548c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800548e:	697a      	ldr	r2, [r7, #20]
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	4313      	orrs	r3, r2
 8005494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	621a      	str	r2, [r3, #32]
}
 80054a2:	bf00      	nop
 80054a4:	371c      	adds	r7, #28
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bc80      	pop	{r7}
 80054aa:	4770      	bx	lr

080054ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b087      	sub	sp, #28
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	f023 0210 	bic.w	r2, r3, #16
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80054d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	031b      	lsls	r3, r3, #12
 80054dc:	697a      	ldr	r2, [r7, #20]
 80054de:	4313      	orrs	r3, r2
 80054e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80054e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	011b      	lsls	r3, r3, #4
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	621a      	str	r2, [r3, #32]
}
 8005500:	bf00      	nop
 8005502:	371c      	adds	r7, #28
 8005504:	46bd      	mov	sp, r7
 8005506:	bc80      	pop	{r7}
 8005508:	4770      	bx	lr

0800550a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800550a:	b480      	push	{r7}
 800550c:	b085      	sub	sp, #20
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
 8005512:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005520:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	4313      	orrs	r3, r2
 8005528:	f043 0307 	orr.w	r3, r3, #7
 800552c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	609a      	str	r2, [r3, #8]
}
 8005534:	bf00      	nop
 8005536:	3714      	adds	r7, #20
 8005538:	46bd      	mov	sp, r7
 800553a:	bc80      	pop	{r7}
 800553c:	4770      	bx	lr

0800553e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800553e:	b480      	push	{r7}
 8005540:	b087      	sub	sp, #28
 8005542:	af00      	add	r7, sp, #0
 8005544:	60f8      	str	r0, [r7, #12]
 8005546:	60b9      	str	r1, [r7, #8]
 8005548:	607a      	str	r2, [r7, #4]
 800554a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005558:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	021a      	lsls	r2, r3, #8
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	431a      	orrs	r2, r3
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	4313      	orrs	r3, r2
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	4313      	orrs	r3, r2
 800556a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	609a      	str	r2, [r3, #8]
}
 8005572:	bf00      	nop
 8005574:	371c      	adds	r7, #28
 8005576:	46bd      	mov	sp, r7
 8005578:	bc80      	pop	{r7}
 800557a:	4770      	bx	lr

0800557c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800557c:	b480      	push	{r7}
 800557e:	b087      	sub	sp, #28
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f003 031f 	and.w	r3, r3, #31
 800558e:	2201      	movs	r2, #1
 8005590:	fa02 f303 	lsl.w	r3, r2, r3
 8005594:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6a1a      	ldr	r2, [r3, #32]
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	43db      	mvns	r3, r3
 800559e:	401a      	ands	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6a1a      	ldr	r2, [r3, #32]
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	f003 031f 	and.w	r3, r3, #31
 80055ae:	6879      	ldr	r1, [r7, #4]
 80055b0:	fa01 f303 	lsl.w	r3, r1, r3
 80055b4:	431a      	orrs	r2, r3
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	621a      	str	r2, [r3, #32]
}
 80055ba:	bf00      	nop
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	bc80      	pop	{r7}
 80055c2:	4770      	bx	lr

080055c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055d8:	2302      	movs	r3, #2
 80055da:	e046      	b.n	800566a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a16      	ldr	r2, [pc, #88]	; (8005674 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d00e      	beq.n	800563e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005628:	d009      	beq.n	800563e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a12      	ldr	r2, [pc, #72]	; (8005678 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d004      	beq.n	800563e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a10      	ldr	r2, [pc, #64]	; (800567c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d10c      	bne.n	8005658 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005644:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	68ba      	ldr	r2, [r7, #8]
 800564c:	4313      	orrs	r3, r2
 800564e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3714      	adds	r7, #20
 800566e:	46bd      	mov	sp, r7
 8005670:	bc80      	pop	{r7}
 8005672:	4770      	bx	lr
 8005674:	40012c00 	.word	0x40012c00
 8005678:	40000400 	.word	0x40000400
 800567c:	40000800 	.word	0x40000800

08005680 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800568a:	2300      	movs	r3, #0
 800568c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005694:	2b01      	cmp	r3, #1
 8005696:	d101      	bne.n	800569c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005698:	2302      	movs	r3, #2
 800569a:	e03d      	b.n	8005718 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	4313      	orrs	r3, r2
 80056be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4313      	orrs	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	69db      	ldr	r3, [r3, #28]
 8005702:	4313      	orrs	r3, r2
 8005704:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	bc80      	pop	{r7}
 8005720:	4770      	bx	lr

08005722 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005722:	b480      	push	{r7}
 8005724:	b083      	sub	sp, #12
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	bc80      	pop	{r7}
 8005732:	4770      	bx	lr

08005734 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	bc80      	pop	{r7}
 8005744:	4770      	bx	lr

08005746 <atof>:
 8005746:	2100      	movs	r1, #0
 8005748:	f001 b9f6 	b.w	8006b38 <strtod>

0800574c <__errno>:
 800574c:	4b01      	ldr	r3, [pc, #4]	; (8005754 <__errno+0x8>)
 800574e:	6818      	ldr	r0, [r3, #0]
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	20000038 	.word	0x20000038

08005758 <__libc_init_array>:
 8005758:	b570      	push	{r4, r5, r6, lr}
 800575a:	2500      	movs	r5, #0
 800575c:	4e0c      	ldr	r6, [pc, #48]	; (8005790 <__libc_init_array+0x38>)
 800575e:	4c0d      	ldr	r4, [pc, #52]	; (8005794 <__libc_init_array+0x3c>)
 8005760:	1ba4      	subs	r4, r4, r6
 8005762:	10a4      	asrs	r4, r4, #2
 8005764:	42a5      	cmp	r5, r4
 8005766:	d109      	bne.n	800577c <__libc_init_array+0x24>
 8005768:	f003 fbee 	bl	8008f48 <_init>
 800576c:	2500      	movs	r5, #0
 800576e:	4e0a      	ldr	r6, [pc, #40]	; (8005798 <__libc_init_array+0x40>)
 8005770:	4c0a      	ldr	r4, [pc, #40]	; (800579c <__libc_init_array+0x44>)
 8005772:	1ba4      	subs	r4, r4, r6
 8005774:	10a4      	asrs	r4, r4, #2
 8005776:	42a5      	cmp	r5, r4
 8005778:	d105      	bne.n	8005786 <__libc_init_array+0x2e>
 800577a:	bd70      	pop	{r4, r5, r6, pc}
 800577c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005780:	4798      	blx	r3
 8005782:	3501      	adds	r5, #1
 8005784:	e7ee      	b.n	8005764 <__libc_init_array+0xc>
 8005786:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800578a:	4798      	blx	r3
 800578c:	3501      	adds	r5, #1
 800578e:	e7f2      	b.n	8005776 <__libc_init_array+0x1e>
 8005790:	080092d0 	.word	0x080092d0
 8005794:	080092d0 	.word	0x080092d0
 8005798:	080092d0 	.word	0x080092d0
 800579c:	080092d4 	.word	0x080092d4

080057a0 <memset>:
 80057a0:	4603      	mov	r3, r0
 80057a2:	4402      	add	r2, r0
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d100      	bne.n	80057aa <memset+0xa>
 80057a8:	4770      	bx	lr
 80057aa:	f803 1b01 	strb.w	r1, [r3], #1
 80057ae:	e7f9      	b.n	80057a4 <memset+0x4>

080057b0 <__cvt>:
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057b6:	461e      	mov	r6, r3
 80057b8:	bfbb      	ittet	lt
 80057ba:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80057be:	461e      	movlt	r6, r3
 80057c0:	2300      	movge	r3, #0
 80057c2:	232d      	movlt	r3, #45	; 0x2d
 80057c4:	b088      	sub	sp, #32
 80057c6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80057c8:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80057cc:	f027 0720 	bic.w	r7, r7, #32
 80057d0:	2f46      	cmp	r7, #70	; 0x46
 80057d2:	4614      	mov	r4, r2
 80057d4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80057d6:	700b      	strb	r3, [r1, #0]
 80057d8:	d004      	beq.n	80057e4 <__cvt+0x34>
 80057da:	2f45      	cmp	r7, #69	; 0x45
 80057dc:	d100      	bne.n	80057e0 <__cvt+0x30>
 80057de:	3501      	adds	r5, #1
 80057e0:	2302      	movs	r3, #2
 80057e2:	e000      	b.n	80057e6 <__cvt+0x36>
 80057e4:	2303      	movs	r3, #3
 80057e6:	aa07      	add	r2, sp, #28
 80057e8:	9204      	str	r2, [sp, #16]
 80057ea:	aa06      	add	r2, sp, #24
 80057ec:	e9cd a202 	strd	sl, r2, [sp, #8]
 80057f0:	e9cd 3500 	strd	r3, r5, [sp]
 80057f4:	4622      	mov	r2, r4
 80057f6:	4633      	mov	r3, r6
 80057f8:	f001 fafe 	bl	8006df8 <_dtoa_r>
 80057fc:	2f47      	cmp	r7, #71	; 0x47
 80057fe:	4680      	mov	r8, r0
 8005800:	d102      	bne.n	8005808 <__cvt+0x58>
 8005802:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005804:	07db      	lsls	r3, r3, #31
 8005806:	d526      	bpl.n	8005856 <__cvt+0xa6>
 8005808:	2f46      	cmp	r7, #70	; 0x46
 800580a:	eb08 0905 	add.w	r9, r8, r5
 800580e:	d111      	bne.n	8005834 <__cvt+0x84>
 8005810:	f898 3000 	ldrb.w	r3, [r8]
 8005814:	2b30      	cmp	r3, #48	; 0x30
 8005816:	d10a      	bne.n	800582e <__cvt+0x7e>
 8005818:	2200      	movs	r2, #0
 800581a:	2300      	movs	r3, #0
 800581c:	4620      	mov	r0, r4
 800581e:	4631      	mov	r1, r6
 8005820:	f7fb f8c2 	bl	80009a8 <__aeabi_dcmpeq>
 8005824:	b918      	cbnz	r0, 800582e <__cvt+0x7e>
 8005826:	f1c5 0501 	rsb	r5, r5, #1
 800582a:	f8ca 5000 	str.w	r5, [sl]
 800582e:	f8da 3000 	ldr.w	r3, [sl]
 8005832:	4499      	add	r9, r3
 8005834:	2200      	movs	r2, #0
 8005836:	2300      	movs	r3, #0
 8005838:	4620      	mov	r0, r4
 800583a:	4631      	mov	r1, r6
 800583c:	f7fb f8b4 	bl	80009a8 <__aeabi_dcmpeq>
 8005840:	b938      	cbnz	r0, 8005852 <__cvt+0xa2>
 8005842:	2230      	movs	r2, #48	; 0x30
 8005844:	9b07      	ldr	r3, [sp, #28]
 8005846:	454b      	cmp	r3, r9
 8005848:	d205      	bcs.n	8005856 <__cvt+0xa6>
 800584a:	1c59      	adds	r1, r3, #1
 800584c:	9107      	str	r1, [sp, #28]
 800584e:	701a      	strb	r2, [r3, #0]
 8005850:	e7f8      	b.n	8005844 <__cvt+0x94>
 8005852:	f8cd 901c 	str.w	r9, [sp, #28]
 8005856:	4640      	mov	r0, r8
 8005858:	9b07      	ldr	r3, [sp, #28]
 800585a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800585c:	eba3 0308 	sub.w	r3, r3, r8
 8005860:	6013      	str	r3, [r2, #0]
 8005862:	b008      	add	sp, #32
 8005864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005868 <__exponent>:
 8005868:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800586a:	2900      	cmp	r1, #0
 800586c:	bfb4      	ite	lt
 800586e:	232d      	movlt	r3, #45	; 0x2d
 8005870:	232b      	movge	r3, #43	; 0x2b
 8005872:	4604      	mov	r4, r0
 8005874:	bfb8      	it	lt
 8005876:	4249      	neglt	r1, r1
 8005878:	2909      	cmp	r1, #9
 800587a:	f804 2b02 	strb.w	r2, [r4], #2
 800587e:	7043      	strb	r3, [r0, #1]
 8005880:	dd21      	ble.n	80058c6 <__exponent+0x5e>
 8005882:	f10d 0307 	add.w	r3, sp, #7
 8005886:	461f      	mov	r7, r3
 8005888:	260a      	movs	r6, #10
 800588a:	fb91 f5f6 	sdiv	r5, r1, r6
 800588e:	fb06 1115 	mls	r1, r6, r5, r1
 8005892:	2d09      	cmp	r5, #9
 8005894:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8005898:	f803 1c01 	strb.w	r1, [r3, #-1]
 800589c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80058a0:	4629      	mov	r1, r5
 80058a2:	dc09      	bgt.n	80058b8 <__exponent+0x50>
 80058a4:	3130      	adds	r1, #48	; 0x30
 80058a6:	3b02      	subs	r3, #2
 80058a8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80058ac:	42bb      	cmp	r3, r7
 80058ae:	4622      	mov	r2, r4
 80058b0:	d304      	bcc.n	80058bc <__exponent+0x54>
 80058b2:	1a10      	subs	r0, r2, r0
 80058b4:	b003      	add	sp, #12
 80058b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058b8:	4613      	mov	r3, r2
 80058ba:	e7e6      	b.n	800588a <__exponent+0x22>
 80058bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058c0:	f804 2b01 	strb.w	r2, [r4], #1
 80058c4:	e7f2      	b.n	80058ac <__exponent+0x44>
 80058c6:	2330      	movs	r3, #48	; 0x30
 80058c8:	4419      	add	r1, r3
 80058ca:	7083      	strb	r3, [r0, #2]
 80058cc:	1d02      	adds	r2, r0, #4
 80058ce:	70c1      	strb	r1, [r0, #3]
 80058d0:	e7ef      	b.n	80058b2 <__exponent+0x4a>
	...

080058d4 <_printf_float>:
 80058d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d8:	b091      	sub	sp, #68	; 0x44
 80058da:	460c      	mov	r4, r1
 80058dc:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80058de:	4693      	mov	fp, r2
 80058e0:	461e      	mov	r6, r3
 80058e2:	4605      	mov	r5, r0
 80058e4:	f002 fce0 	bl	80082a8 <_localeconv_r>
 80058e8:	6803      	ldr	r3, [r0, #0]
 80058ea:	4618      	mov	r0, r3
 80058ec:	9309      	str	r3, [sp, #36]	; 0x24
 80058ee:	f7fa fc2f 	bl	8000150 <strlen>
 80058f2:	2300      	movs	r3, #0
 80058f4:	930e      	str	r3, [sp, #56]	; 0x38
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	900a      	str	r0, [sp, #40]	; 0x28
 80058fa:	3307      	adds	r3, #7
 80058fc:	f023 0307 	bic.w	r3, r3, #7
 8005900:	f103 0208 	add.w	r2, r3, #8
 8005904:	f894 8018 	ldrb.w	r8, [r4, #24]
 8005908:	f8d4 a000 	ldr.w	sl, [r4]
 800590c:	603a      	str	r2, [r7, #0]
 800590e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005912:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005916:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800591a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800591e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005920:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005924:	4ba6      	ldr	r3, [pc, #664]	; (8005bc0 <_printf_float+0x2ec>)
 8005926:	4638      	mov	r0, r7
 8005928:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800592a:	f7fb f86f 	bl	8000a0c <__aeabi_dcmpun>
 800592e:	bb68      	cbnz	r0, 800598c <_printf_float+0xb8>
 8005930:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005934:	4ba2      	ldr	r3, [pc, #648]	; (8005bc0 <_printf_float+0x2ec>)
 8005936:	4638      	mov	r0, r7
 8005938:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800593a:	f7fb f849 	bl	80009d0 <__aeabi_dcmple>
 800593e:	bb28      	cbnz	r0, 800598c <_printf_float+0xb8>
 8005940:	2200      	movs	r2, #0
 8005942:	2300      	movs	r3, #0
 8005944:	4638      	mov	r0, r7
 8005946:	4649      	mov	r1, r9
 8005948:	f7fb f838 	bl	80009bc <__aeabi_dcmplt>
 800594c:	b110      	cbz	r0, 8005954 <_printf_float+0x80>
 800594e:	232d      	movs	r3, #45	; 0x2d
 8005950:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005954:	4f9b      	ldr	r7, [pc, #620]	; (8005bc4 <_printf_float+0x2f0>)
 8005956:	4b9c      	ldr	r3, [pc, #624]	; (8005bc8 <_printf_float+0x2f4>)
 8005958:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800595c:	bf98      	it	ls
 800595e:	461f      	movls	r7, r3
 8005960:	2303      	movs	r3, #3
 8005962:	f04f 0900 	mov.w	r9, #0
 8005966:	6123      	str	r3, [r4, #16]
 8005968:	f02a 0304 	bic.w	r3, sl, #4
 800596c:	6023      	str	r3, [r4, #0]
 800596e:	9600      	str	r6, [sp, #0]
 8005970:	465b      	mov	r3, fp
 8005972:	aa0f      	add	r2, sp, #60	; 0x3c
 8005974:	4621      	mov	r1, r4
 8005976:	4628      	mov	r0, r5
 8005978:	f000 f9e2 	bl	8005d40 <_printf_common>
 800597c:	3001      	adds	r0, #1
 800597e:	f040 8090 	bne.w	8005aa2 <_printf_float+0x1ce>
 8005982:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005986:	b011      	add	sp, #68	; 0x44
 8005988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800598c:	463a      	mov	r2, r7
 800598e:	464b      	mov	r3, r9
 8005990:	4638      	mov	r0, r7
 8005992:	4649      	mov	r1, r9
 8005994:	f7fb f83a 	bl	8000a0c <__aeabi_dcmpun>
 8005998:	b110      	cbz	r0, 80059a0 <_printf_float+0xcc>
 800599a:	4f8c      	ldr	r7, [pc, #560]	; (8005bcc <_printf_float+0x2f8>)
 800599c:	4b8c      	ldr	r3, [pc, #560]	; (8005bd0 <_printf_float+0x2fc>)
 800599e:	e7db      	b.n	8005958 <_printf_float+0x84>
 80059a0:	6863      	ldr	r3, [r4, #4]
 80059a2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80059a6:	1c59      	adds	r1, r3, #1
 80059a8:	a80d      	add	r0, sp, #52	; 0x34
 80059aa:	a90e      	add	r1, sp, #56	; 0x38
 80059ac:	d140      	bne.n	8005a30 <_printf_float+0x15c>
 80059ae:	2306      	movs	r3, #6
 80059b0:	6063      	str	r3, [r4, #4]
 80059b2:	f04f 0c00 	mov.w	ip, #0
 80059b6:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80059ba:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80059be:	6863      	ldr	r3, [r4, #4]
 80059c0:	6022      	str	r2, [r4, #0]
 80059c2:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80059c6:	9300      	str	r3, [sp, #0]
 80059c8:	463a      	mov	r2, r7
 80059ca:	464b      	mov	r3, r9
 80059cc:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80059d0:	4628      	mov	r0, r5
 80059d2:	f7ff feed 	bl	80057b0 <__cvt>
 80059d6:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80059da:	2b47      	cmp	r3, #71	; 0x47
 80059dc:	4607      	mov	r7, r0
 80059de:	d109      	bne.n	80059f4 <_printf_float+0x120>
 80059e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059e2:	1cd8      	adds	r0, r3, #3
 80059e4:	db02      	blt.n	80059ec <_printf_float+0x118>
 80059e6:	6862      	ldr	r2, [r4, #4]
 80059e8:	4293      	cmp	r3, r2
 80059ea:	dd47      	ble.n	8005a7c <_printf_float+0x1a8>
 80059ec:	f1a8 0802 	sub.w	r8, r8, #2
 80059f0:	fa5f f888 	uxtb.w	r8, r8
 80059f4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80059f8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80059fa:	d824      	bhi.n	8005a46 <_printf_float+0x172>
 80059fc:	3901      	subs	r1, #1
 80059fe:	4642      	mov	r2, r8
 8005a00:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005a04:	910d      	str	r1, [sp, #52]	; 0x34
 8005a06:	f7ff ff2f 	bl	8005868 <__exponent>
 8005a0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a0c:	4681      	mov	r9, r0
 8005a0e:	1813      	adds	r3, r2, r0
 8005a10:	2a01      	cmp	r2, #1
 8005a12:	6123      	str	r3, [r4, #16]
 8005a14:	dc02      	bgt.n	8005a1c <_printf_float+0x148>
 8005a16:	6822      	ldr	r2, [r4, #0]
 8005a18:	07d1      	lsls	r1, r2, #31
 8005a1a:	d501      	bpl.n	8005a20 <_printf_float+0x14c>
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	6123      	str	r3, [r4, #16]
 8005a20:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d0a2      	beq.n	800596e <_printf_float+0x9a>
 8005a28:	232d      	movs	r3, #45	; 0x2d
 8005a2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a2e:	e79e      	b.n	800596e <_printf_float+0x9a>
 8005a30:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8005a34:	f000 816e 	beq.w	8005d14 <_printf_float+0x440>
 8005a38:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005a3c:	d1b9      	bne.n	80059b2 <_printf_float+0xde>
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1b7      	bne.n	80059b2 <_printf_float+0xde>
 8005a42:	2301      	movs	r3, #1
 8005a44:	e7b4      	b.n	80059b0 <_printf_float+0xdc>
 8005a46:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8005a4a:	d119      	bne.n	8005a80 <_printf_float+0x1ac>
 8005a4c:	2900      	cmp	r1, #0
 8005a4e:	6863      	ldr	r3, [r4, #4]
 8005a50:	dd0c      	ble.n	8005a6c <_printf_float+0x198>
 8005a52:	6121      	str	r1, [r4, #16]
 8005a54:	b913      	cbnz	r3, 8005a5c <_printf_float+0x188>
 8005a56:	6822      	ldr	r2, [r4, #0]
 8005a58:	07d2      	lsls	r2, r2, #31
 8005a5a:	d502      	bpl.n	8005a62 <_printf_float+0x18e>
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	440b      	add	r3, r1
 8005a60:	6123      	str	r3, [r4, #16]
 8005a62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a64:	f04f 0900 	mov.w	r9, #0
 8005a68:	65a3      	str	r3, [r4, #88]	; 0x58
 8005a6a:	e7d9      	b.n	8005a20 <_printf_float+0x14c>
 8005a6c:	b913      	cbnz	r3, 8005a74 <_printf_float+0x1a0>
 8005a6e:	6822      	ldr	r2, [r4, #0]
 8005a70:	07d0      	lsls	r0, r2, #31
 8005a72:	d501      	bpl.n	8005a78 <_printf_float+0x1a4>
 8005a74:	3302      	adds	r3, #2
 8005a76:	e7f3      	b.n	8005a60 <_printf_float+0x18c>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e7f1      	b.n	8005a60 <_printf_float+0x18c>
 8005a7c:	f04f 0867 	mov.w	r8, #103	; 0x67
 8005a80:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005a84:	4293      	cmp	r3, r2
 8005a86:	db05      	blt.n	8005a94 <_printf_float+0x1c0>
 8005a88:	6822      	ldr	r2, [r4, #0]
 8005a8a:	6123      	str	r3, [r4, #16]
 8005a8c:	07d1      	lsls	r1, r2, #31
 8005a8e:	d5e8      	bpl.n	8005a62 <_printf_float+0x18e>
 8005a90:	3301      	adds	r3, #1
 8005a92:	e7e5      	b.n	8005a60 <_printf_float+0x18c>
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	bfcc      	ite	gt
 8005a98:	2301      	movgt	r3, #1
 8005a9a:	f1c3 0302 	rsble	r3, r3, #2
 8005a9e:	4413      	add	r3, r2
 8005aa0:	e7de      	b.n	8005a60 <_printf_float+0x18c>
 8005aa2:	6823      	ldr	r3, [r4, #0]
 8005aa4:	055a      	lsls	r2, r3, #21
 8005aa6:	d407      	bmi.n	8005ab8 <_printf_float+0x1e4>
 8005aa8:	6923      	ldr	r3, [r4, #16]
 8005aaa:	463a      	mov	r2, r7
 8005aac:	4659      	mov	r1, fp
 8005aae:	4628      	mov	r0, r5
 8005ab0:	47b0      	blx	r6
 8005ab2:	3001      	adds	r0, #1
 8005ab4:	d129      	bne.n	8005b0a <_printf_float+0x236>
 8005ab6:	e764      	b.n	8005982 <_printf_float+0xae>
 8005ab8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8005abc:	f240 80d7 	bls.w	8005c6e <_printf_float+0x39a>
 8005ac0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f7fa ff6e 	bl	80009a8 <__aeabi_dcmpeq>
 8005acc:	b388      	cbz	r0, 8005b32 <_printf_float+0x25e>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	4a40      	ldr	r2, [pc, #256]	; (8005bd4 <_printf_float+0x300>)
 8005ad2:	4659      	mov	r1, fp
 8005ad4:	4628      	mov	r0, r5
 8005ad6:	47b0      	blx	r6
 8005ad8:	3001      	adds	r0, #1
 8005ada:	f43f af52 	beq.w	8005982 <_printf_float+0xae>
 8005ade:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	db02      	blt.n	8005aec <_printf_float+0x218>
 8005ae6:	6823      	ldr	r3, [r4, #0]
 8005ae8:	07d8      	lsls	r0, r3, #31
 8005aea:	d50e      	bpl.n	8005b0a <_printf_float+0x236>
 8005aec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005af0:	4659      	mov	r1, fp
 8005af2:	4628      	mov	r0, r5
 8005af4:	47b0      	blx	r6
 8005af6:	3001      	adds	r0, #1
 8005af8:	f43f af43 	beq.w	8005982 <_printf_float+0xae>
 8005afc:	2700      	movs	r7, #0
 8005afe:	f104 081a 	add.w	r8, r4, #26
 8005b02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b04:	3b01      	subs	r3, #1
 8005b06:	42bb      	cmp	r3, r7
 8005b08:	dc09      	bgt.n	8005b1e <_printf_float+0x24a>
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	079f      	lsls	r7, r3, #30
 8005b0e:	f100 80fd 	bmi.w	8005d0c <_printf_float+0x438>
 8005b12:	68e0      	ldr	r0, [r4, #12]
 8005b14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b16:	4298      	cmp	r0, r3
 8005b18:	bfb8      	it	lt
 8005b1a:	4618      	movlt	r0, r3
 8005b1c:	e733      	b.n	8005986 <_printf_float+0xb2>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	4642      	mov	r2, r8
 8005b22:	4659      	mov	r1, fp
 8005b24:	4628      	mov	r0, r5
 8005b26:	47b0      	blx	r6
 8005b28:	3001      	adds	r0, #1
 8005b2a:	f43f af2a 	beq.w	8005982 <_printf_float+0xae>
 8005b2e:	3701      	adds	r7, #1
 8005b30:	e7e7      	b.n	8005b02 <_printf_float+0x22e>
 8005b32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	dc2b      	bgt.n	8005b90 <_printf_float+0x2bc>
 8005b38:	2301      	movs	r3, #1
 8005b3a:	4a26      	ldr	r2, [pc, #152]	; (8005bd4 <_printf_float+0x300>)
 8005b3c:	4659      	mov	r1, fp
 8005b3e:	4628      	mov	r0, r5
 8005b40:	47b0      	blx	r6
 8005b42:	3001      	adds	r0, #1
 8005b44:	f43f af1d 	beq.w	8005982 <_printf_float+0xae>
 8005b48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b4a:	b923      	cbnz	r3, 8005b56 <_printf_float+0x282>
 8005b4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b4e:	b913      	cbnz	r3, 8005b56 <_printf_float+0x282>
 8005b50:	6823      	ldr	r3, [r4, #0]
 8005b52:	07d9      	lsls	r1, r3, #31
 8005b54:	d5d9      	bpl.n	8005b0a <_printf_float+0x236>
 8005b56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b5a:	4659      	mov	r1, fp
 8005b5c:	4628      	mov	r0, r5
 8005b5e:	47b0      	blx	r6
 8005b60:	3001      	adds	r0, #1
 8005b62:	f43f af0e 	beq.w	8005982 <_printf_float+0xae>
 8005b66:	f04f 0800 	mov.w	r8, #0
 8005b6a:	f104 091a 	add.w	r9, r4, #26
 8005b6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b70:	425b      	negs	r3, r3
 8005b72:	4543      	cmp	r3, r8
 8005b74:	dc01      	bgt.n	8005b7a <_printf_float+0x2a6>
 8005b76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b78:	e797      	b.n	8005aaa <_printf_float+0x1d6>
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	464a      	mov	r2, r9
 8005b7e:	4659      	mov	r1, fp
 8005b80:	4628      	mov	r0, r5
 8005b82:	47b0      	blx	r6
 8005b84:	3001      	adds	r0, #1
 8005b86:	f43f aefc 	beq.w	8005982 <_printf_float+0xae>
 8005b8a:	f108 0801 	add.w	r8, r8, #1
 8005b8e:	e7ee      	b.n	8005b6e <_printf_float+0x29a>
 8005b90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b94:	429a      	cmp	r2, r3
 8005b96:	bfa8      	it	ge
 8005b98:	461a      	movge	r2, r3
 8005b9a:	2a00      	cmp	r2, #0
 8005b9c:	4690      	mov	r8, r2
 8005b9e:	dd07      	ble.n	8005bb0 <_printf_float+0x2dc>
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	4659      	mov	r1, fp
 8005ba4:	463a      	mov	r2, r7
 8005ba6:	4628      	mov	r0, r5
 8005ba8:	47b0      	blx	r6
 8005baa:	3001      	adds	r0, #1
 8005bac:	f43f aee9 	beq.w	8005982 <_printf_float+0xae>
 8005bb0:	f104 031a 	add.w	r3, r4, #26
 8005bb4:	f04f 0a00 	mov.w	sl, #0
 8005bb8:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8005bbc:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bbe:	e015      	b.n	8005bec <_printf_float+0x318>
 8005bc0:	7fefffff 	.word	0x7fefffff
 8005bc4:	08008ff0 	.word	0x08008ff0
 8005bc8:	08008fec 	.word	0x08008fec
 8005bcc:	08008ff8 	.word	0x08008ff8
 8005bd0:	08008ff4 	.word	0x08008ff4
 8005bd4:	08008ffc 	.word	0x08008ffc
 8005bd8:	2301      	movs	r3, #1
 8005bda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005bdc:	4659      	mov	r1, fp
 8005bde:	4628      	mov	r0, r5
 8005be0:	47b0      	blx	r6
 8005be2:	3001      	adds	r0, #1
 8005be4:	f43f aecd 	beq.w	8005982 <_printf_float+0xae>
 8005be8:	f10a 0a01 	add.w	sl, sl, #1
 8005bec:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8005bf0:	eba9 0308 	sub.w	r3, r9, r8
 8005bf4:	4553      	cmp	r3, sl
 8005bf6:	dcef      	bgt.n	8005bd8 <_printf_float+0x304>
 8005bf8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	444f      	add	r7, r9
 8005c00:	db14      	blt.n	8005c2c <_printf_float+0x358>
 8005c02:	6823      	ldr	r3, [r4, #0]
 8005c04:	07da      	lsls	r2, r3, #31
 8005c06:	d411      	bmi.n	8005c2c <_printf_float+0x358>
 8005c08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c0a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005c0c:	eba3 0209 	sub.w	r2, r3, r9
 8005c10:	eba3 0901 	sub.w	r9, r3, r1
 8005c14:	4591      	cmp	r9, r2
 8005c16:	bfa8      	it	ge
 8005c18:	4691      	movge	r9, r2
 8005c1a:	f1b9 0f00 	cmp.w	r9, #0
 8005c1e:	dc0d      	bgt.n	8005c3c <_printf_float+0x368>
 8005c20:	2700      	movs	r7, #0
 8005c22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c26:	f104 081a 	add.w	r8, r4, #26
 8005c2a:	e018      	b.n	8005c5e <_printf_float+0x38a>
 8005c2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c30:	4659      	mov	r1, fp
 8005c32:	4628      	mov	r0, r5
 8005c34:	47b0      	blx	r6
 8005c36:	3001      	adds	r0, #1
 8005c38:	d1e6      	bne.n	8005c08 <_printf_float+0x334>
 8005c3a:	e6a2      	b.n	8005982 <_printf_float+0xae>
 8005c3c:	464b      	mov	r3, r9
 8005c3e:	463a      	mov	r2, r7
 8005c40:	4659      	mov	r1, fp
 8005c42:	4628      	mov	r0, r5
 8005c44:	47b0      	blx	r6
 8005c46:	3001      	adds	r0, #1
 8005c48:	d1ea      	bne.n	8005c20 <_printf_float+0x34c>
 8005c4a:	e69a      	b.n	8005982 <_printf_float+0xae>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	4642      	mov	r2, r8
 8005c50:	4659      	mov	r1, fp
 8005c52:	4628      	mov	r0, r5
 8005c54:	47b0      	blx	r6
 8005c56:	3001      	adds	r0, #1
 8005c58:	f43f ae93 	beq.w	8005982 <_printf_float+0xae>
 8005c5c:	3701      	adds	r7, #1
 8005c5e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005c62:	1a9b      	subs	r3, r3, r2
 8005c64:	eba3 0309 	sub.w	r3, r3, r9
 8005c68:	42bb      	cmp	r3, r7
 8005c6a:	dcef      	bgt.n	8005c4c <_printf_float+0x378>
 8005c6c:	e74d      	b.n	8005b0a <_printf_float+0x236>
 8005c6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c70:	2a01      	cmp	r2, #1
 8005c72:	dc01      	bgt.n	8005c78 <_printf_float+0x3a4>
 8005c74:	07db      	lsls	r3, r3, #31
 8005c76:	d538      	bpl.n	8005cea <_printf_float+0x416>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	463a      	mov	r2, r7
 8005c7c:	4659      	mov	r1, fp
 8005c7e:	4628      	mov	r0, r5
 8005c80:	47b0      	blx	r6
 8005c82:	3001      	adds	r0, #1
 8005c84:	f43f ae7d 	beq.w	8005982 <_printf_float+0xae>
 8005c88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c8c:	4659      	mov	r1, fp
 8005c8e:	4628      	mov	r0, r5
 8005c90:	47b0      	blx	r6
 8005c92:	3001      	adds	r0, #1
 8005c94:	f107 0701 	add.w	r7, r7, #1
 8005c98:	f43f ae73 	beq.w	8005982 <_printf_float+0xae>
 8005c9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ca0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8005ca8:	2300      	movs	r3, #0
 8005caa:	f7fa fe7d 	bl	80009a8 <__aeabi_dcmpeq>
 8005cae:	b9c0      	cbnz	r0, 8005ce2 <_printf_float+0x40e>
 8005cb0:	4643      	mov	r3, r8
 8005cb2:	463a      	mov	r2, r7
 8005cb4:	4659      	mov	r1, fp
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	47b0      	blx	r6
 8005cba:	3001      	adds	r0, #1
 8005cbc:	d10d      	bne.n	8005cda <_printf_float+0x406>
 8005cbe:	e660      	b.n	8005982 <_printf_float+0xae>
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	4642      	mov	r2, r8
 8005cc4:	4659      	mov	r1, fp
 8005cc6:	4628      	mov	r0, r5
 8005cc8:	47b0      	blx	r6
 8005cca:	3001      	adds	r0, #1
 8005ccc:	f43f ae59 	beq.w	8005982 <_printf_float+0xae>
 8005cd0:	3701      	adds	r7, #1
 8005cd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	42bb      	cmp	r3, r7
 8005cd8:	dcf2      	bgt.n	8005cc0 <_printf_float+0x3ec>
 8005cda:	464b      	mov	r3, r9
 8005cdc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005ce0:	e6e4      	b.n	8005aac <_printf_float+0x1d8>
 8005ce2:	2700      	movs	r7, #0
 8005ce4:	f104 081a 	add.w	r8, r4, #26
 8005ce8:	e7f3      	b.n	8005cd2 <_printf_float+0x3fe>
 8005cea:	2301      	movs	r3, #1
 8005cec:	e7e1      	b.n	8005cb2 <_printf_float+0x3de>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	4642      	mov	r2, r8
 8005cf2:	4659      	mov	r1, fp
 8005cf4:	4628      	mov	r0, r5
 8005cf6:	47b0      	blx	r6
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	f43f ae42 	beq.w	8005982 <_printf_float+0xae>
 8005cfe:	3701      	adds	r7, #1
 8005d00:	68e3      	ldr	r3, [r4, #12]
 8005d02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005d04:	1a9b      	subs	r3, r3, r2
 8005d06:	42bb      	cmp	r3, r7
 8005d08:	dcf1      	bgt.n	8005cee <_printf_float+0x41a>
 8005d0a:	e702      	b.n	8005b12 <_printf_float+0x23e>
 8005d0c:	2700      	movs	r7, #0
 8005d0e:	f104 0819 	add.w	r8, r4, #25
 8005d12:	e7f5      	b.n	8005d00 <_printf_float+0x42c>
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f43f ae94 	beq.w	8005a42 <_printf_float+0x16e>
 8005d1a:	f04f 0c00 	mov.w	ip, #0
 8005d1e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8005d22:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8005d26:	6022      	str	r2, [r4, #0]
 8005d28:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8005d2c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8005d30:	9300      	str	r3, [sp, #0]
 8005d32:	463a      	mov	r2, r7
 8005d34:	464b      	mov	r3, r9
 8005d36:	4628      	mov	r0, r5
 8005d38:	f7ff fd3a 	bl	80057b0 <__cvt>
 8005d3c:	4607      	mov	r7, r0
 8005d3e:	e64f      	b.n	80059e0 <_printf_float+0x10c>

08005d40 <_printf_common>:
 8005d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d44:	4691      	mov	r9, r2
 8005d46:	461f      	mov	r7, r3
 8005d48:	688a      	ldr	r2, [r1, #8]
 8005d4a:	690b      	ldr	r3, [r1, #16]
 8005d4c:	4606      	mov	r6, r0
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	bfb8      	it	lt
 8005d52:	4613      	movlt	r3, r2
 8005d54:	f8c9 3000 	str.w	r3, [r9]
 8005d58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d5c:	460c      	mov	r4, r1
 8005d5e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d62:	b112      	cbz	r2, 8005d6a <_printf_common+0x2a>
 8005d64:	3301      	adds	r3, #1
 8005d66:	f8c9 3000 	str.w	r3, [r9]
 8005d6a:	6823      	ldr	r3, [r4, #0]
 8005d6c:	0699      	lsls	r1, r3, #26
 8005d6e:	bf42      	ittt	mi
 8005d70:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005d74:	3302      	addmi	r3, #2
 8005d76:	f8c9 3000 	strmi.w	r3, [r9]
 8005d7a:	6825      	ldr	r5, [r4, #0]
 8005d7c:	f015 0506 	ands.w	r5, r5, #6
 8005d80:	d107      	bne.n	8005d92 <_printf_common+0x52>
 8005d82:	f104 0a19 	add.w	sl, r4, #25
 8005d86:	68e3      	ldr	r3, [r4, #12]
 8005d88:	f8d9 2000 	ldr.w	r2, [r9]
 8005d8c:	1a9b      	subs	r3, r3, r2
 8005d8e:	42ab      	cmp	r3, r5
 8005d90:	dc29      	bgt.n	8005de6 <_printf_common+0xa6>
 8005d92:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005d96:	6822      	ldr	r2, [r4, #0]
 8005d98:	3300      	adds	r3, #0
 8005d9a:	bf18      	it	ne
 8005d9c:	2301      	movne	r3, #1
 8005d9e:	0692      	lsls	r2, r2, #26
 8005da0:	d42e      	bmi.n	8005e00 <_printf_common+0xc0>
 8005da2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005da6:	4639      	mov	r1, r7
 8005da8:	4630      	mov	r0, r6
 8005daa:	47c0      	blx	r8
 8005dac:	3001      	adds	r0, #1
 8005dae:	d021      	beq.n	8005df4 <_printf_common+0xb4>
 8005db0:	6823      	ldr	r3, [r4, #0]
 8005db2:	68e5      	ldr	r5, [r4, #12]
 8005db4:	f003 0306 	and.w	r3, r3, #6
 8005db8:	2b04      	cmp	r3, #4
 8005dba:	bf18      	it	ne
 8005dbc:	2500      	movne	r5, #0
 8005dbe:	f8d9 2000 	ldr.w	r2, [r9]
 8005dc2:	f04f 0900 	mov.w	r9, #0
 8005dc6:	bf08      	it	eq
 8005dc8:	1aad      	subeq	r5, r5, r2
 8005dca:	68a3      	ldr	r3, [r4, #8]
 8005dcc:	6922      	ldr	r2, [r4, #16]
 8005dce:	bf08      	it	eq
 8005dd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	bfc4      	itt	gt
 8005dd8:	1a9b      	subgt	r3, r3, r2
 8005dda:	18ed      	addgt	r5, r5, r3
 8005ddc:	341a      	adds	r4, #26
 8005dde:	454d      	cmp	r5, r9
 8005de0:	d11a      	bne.n	8005e18 <_printf_common+0xd8>
 8005de2:	2000      	movs	r0, #0
 8005de4:	e008      	b.n	8005df8 <_printf_common+0xb8>
 8005de6:	2301      	movs	r3, #1
 8005de8:	4652      	mov	r2, sl
 8005dea:	4639      	mov	r1, r7
 8005dec:	4630      	mov	r0, r6
 8005dee:	47c0      	blx	r8
 8005df0:	3001      	adds	r0, #1
 8005df2:	d103      	bne.n	8005dfc <_printf_common+0xbc>
 8005df4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dfc:	3501      	adds	r5, #1
 8005dfe:	e7c2      	b.n	8005d86 <_printf_common+0x46>
 8005e00:	2030      	movs	r0, #48	; 0x30
 8005e02:	18e1      	adds	r1, r4, r3
 8005e04:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e08:	1c5a      	adds	r2, r3, #1
 8005e0a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e0e:	4422      	add	r2, r4
 8005e10:	3302      	adds	r3, #2
 8005e12:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e16:	e7c4      	b.n	8005da2 <_printf_common+0x62>
 8005e18:	2301      	movs	r3, #1
 8005e1a:	4622      	mov	r2, r4
 8005e1c:	4639      	mov	r1, r7
 8005e1e:	4630      	mov	r0, r6
 8005e20:	47c0      	blx	r8
 8005e22:	3001      	adds	r0, #1
 8005e24:	d0e6      	beq.n	8005df4 <_printf_common+0xb4>
 8005e26:	f109 0901 	add.w	r9, r9, #1
 8005e2a:	e7d8      	b.n	8005dde <_printf_common+0x9e>

08005e2c <_puts_r>:
 8005e2c:	b570      	push	{r4, r5, r6, lr}
 8005e2e:	460e      	mov	r6, r1
 8005e30:	4605      	mov	r5, r0
 8005e32:	b118      	cbz	r0, 8005e3c <_puts_r+0x10>
 8005e34:	6983      	ldr	r3, [r0, #24]
 8005e36:	b90b      	cbnz	r3, 8005e3c <_puts_r+0x10>
 8005e38:	f001 fe82 	bl	8007b40 <__sinit>
 8005e3c:	69ab      	ldr	r3, [r5, #24]
 8005e3e:	68ac      	ldr	r4, [r5, #8]
 8005e40:	b913      	cbnz	r3, 8005e48 <_puts_r+0x1c>
 8005e42:	4628      	mov	r0, r5
 8005e44:	f001 fe7c 	bl	8007b40 <__sinit>
 8005e48:	4b23      	ldr	r3, [pc, #140]	; (8005ed8 <_puts_r+0xac>)
 8005e4a:	429c      	cmp	r4, r3
 8005e4c:	d117      	bne.n	8005e7e <_puts_r+0x52>
 8005e4e:	686c      	ldr	r4, [r5, #4]
 8005e50:	89a3      	ldrh	r3, [r4, #12]
 8005e52:	071b      	lsls	r3, r3, #28
 8005e54:	d51d      	bpl.n	8005e92 <_puts_r+0x66>
 8005e56:	6923      	ldr	r3, [r4, #16]
 8005e58:	b1db      	cbz	r3, 8005e92 <_puts_r+0x66>
 8005e5a:	3e01      	subs	r6, #1
 8005e5c:	68a3      	ldr	r3, [r4, #8]
 8005e5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005e62:	3b01      	subs	r3, #1
 8005e64:	60a3      	str	r3, [r4, #8]
 8005e66:	b9e9      	cbnz	r1, 8005ea4 <_puts_r+0x78>
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	da2e      	bge.n	8005eca <_puts_r+0x9e>
 8005e6c:	4622      	mov	r2, r4
 8005e6e:	210a      	movs	r1, #10
 8005e70:	4628      	mov	r0, r5
 8005e72:	f000 fe73 	bl	8006b5c <__swbuf_r>
 8005e76:	3001      	adds	r0, #1
 8005e78:	d011      	beq.n	8005e9e <_puts_r+0x72>
 8005e7a:	200a      	movs	r0, #10
 8005e7c:	e011      	b.n	8005ea2 <_puts_r+0x76>
 8005e7e:	4b17      	ldr	r3, [pc, #92]	; (8005edc <_puts_r+0xb0>)
 8005e80:	429c      	cmp	r4, r3
 8005e82:	d101      	bne.n	8005e88 <_puts_r+0x5c>
 8005e84:	68ac      	ldr	r4, [r5, #8]
 8005e86:	e7e3      	b.n	8005e50 <_puts_r+0x24>
 8005e88:	4b15      	ldr	r3, [pc, #84]	; (8005ee0 <_puts_r+0xb4>)
 8005e8a:	429c      	cmp	r4, r3
 8005e8c:	bf08      	it	eq
 8005e8e:	68ec      	ldreq	r4, [r5, #12]
 8005e90:	e7de      	b.n	8005e50 <_puts_r+0x24>
 8005e92:	4621      	mov	r1, r4
 8005e94:	4628      	mov	r0, r5
 8005e96:	f000 feb3 	bl	8006c00 <__swsetup_r>
 8005e9a:	2800      	cmp	r0, #0
 8005e9c:	d0dd      	beq.n	8005e5a <_puts_r+0x2e>
 8005e9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ea2:	bd70      	pop	{r4, r5, r6, pc}
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	da04      	bge.n	8005eb2 <_puts_r+0x86>
 8005ea8:	69a2      	ldr	r2, [r4, #24]
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	dc06      	bgt.n	8005ebc <_puts_r+0x90>
 8005eae:	290a      	cmp	r1, #10
 8005eb0:	d004      	beq.n	8005ebc <_puts_r+0x90>
 8005eb2:	6823      	ldr	r3, [r4, #0]
 8005eb4:	1c5a      	adds	r2, r3, #1
 8005eb6:	6022      	str	r2, [r4, #0]
 8005eb8:	7019      	strb	r1, [r3, #0]
 8005eba:	e7cf      	b.n	8005e5c <_puts_r+0x30>
 8005ebc:	4622      	mov	r2, r4
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	f000 fe4c 	bl	8006b5c <__swbuf_r>
 8005ec4:	3001      	adds	r0, #1
 8005ec6:	d1c9      	bne.n	8005e5c <_puts_r+0x30>
 8005ec8:	e7e9      	b.n	8005e9e <_puts_r+0x72>
 8005eca:	200a      	movs	r0, #10
 8005ecc:	6823      	ldr	r3, [r4, #0]
 8005ece:	1c5a      	adds	r2, r3, #1
 8005ed0:	6022      	str	r2, [r4, #0]
 8005ed2:	7018      	strb	r0, [r3, #0]
 8005ed4:	e7e5      	b.n	8005ea2 <_puts_r+0x76>
 8005ed6:	bf00      	nop
 8005ed8:	08009080 	.word	0x08009080
 8005edc:	080090a0 	.word	0x080090a0
 8005ee0:	08009060 	.word	0x08009060

08005ee4 <puts>:
 8005ee4:	4b02      	ldr	r3, [pc, #8]	; (8005ef0 <puts+0xc>)
 8005ee6:	4601      	mov	r1, r0
 8005ee8:	6818      	ldr	r0, [r3, #0]
 8005eea:	f7ff bf9f 	b.w	8005e2c <_puts_r>
 8005eee:	bf00      	nop
 8005ef0:	20000038 	.word	0x20000038

08005ef4 <sulp>:
 8005ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ef8:	460f      	mov	r7, r1
 8005efa:	4690      	mov	r8, r2
 8005efc:	f002 fd36 	bl	800896c <__ulp>
 8005f00:	4604      	mov	r4, r0
 8005f02:	460d      	mov	r5, r1
 8005f04:	f1b8 0f00 	cmp.w	r8, #0
 8005f08:	d011      	beq.n	8005f2e <sulp+0x3a>
 8005f0a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005f0e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	dd0b      	ble.n	8005f2e <sulp+0x3a>
 8005f16:	2400      	movs	r4, #0
 8005f18:	051b      	lsls	r3, r3, #20
 8005f1a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005f1e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005f22:	4622      	mov	r2, r4
 8005f24:	462b      	mov	r3, r5
 8005f26:	f7fa fad7 	bl	80004d8 <__aeabi_dmul>
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	460d      	mov	r5, r1
 8005f2e:	4620      	mov	r0, r4
 8005f30:	4629      	mov	r1, r5
 8005f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08005f38 <_strtod_l>:
 8005f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f3c:	461f      	mov	r7, r3
 8005f3e:	2300      	movs	r3, #0
 8005f40:	b0a1      	sub	sp, #132	; 0x84
 8005f42:	4683      	mov	fp, r0
 8005f44:	4638      	mov	r0, r7
 8005f46:	460e      	mov	r6, r1
 8005f48:	9217      	str	r2, [sp, #92]	; 0x5c
 8005f4a:	931c      	str	r3, [sp, #112]	; 0x70
 8005f4c:	f002 f9aa 	bl	80082a4 <__localeconv_l>
 8005f50:	4680      	mov	r8, r0
 8005f52:	6800      	ldr	r0, [r0, #0]
 8005f54:	f7fa f8fc 	bl	8000150 <strlen>
 8005f58:	f04f 0900 	mov.w	r9, #0
 8005f5c:	4604      	mov	r4, r0
 8005f5e:	f04f 0a00 	mov.w	sl, #0
 8005f62:	961b      	str	r6, [sp, #108]	; 0x6c
 8005f64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005f66:	781a      	ldrb	r2, [r3, #0]
 8005f68:	2a0d      	cmp	r2, #13
 8005f6a:	d832      	bhi.n	8005fd2 <_strtod_l+0x9a>
 8005f6c:	2a09      	cmp	r2, #9
 8005f6e:	d236      	bcs.n	8005fde <_strtod_l+0xa6>
 8005f70:	2a00      	cmp	r2, #0
 8005f72:	d03e      	beq.n	8005ff2 <_strtod_l+0xba>
 8005f74:	2300      	movs	r3, #0
 8005f76:	930d      	str	r3, [sp, #52]	; 0x34
 8005f78:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005f7a:	782b      	ldrb	r3, [r5, #0]
 8005f7c:	2b30      	cmp	r3, #48	; 0x30
 8005f7e:	f040 80ac 	bne.w	80060da <_strtod_l+0x1a2>
 8005f82:	786b      	ldrb	r3, [r5, #1]
 8005f84:	2b58      	cmp	r3, #88	; 0x58
 8005f86:	d001      	beq.n	8005f8c <_strtod_l+0x54>
 8005f88:	2b78      	cmp	r3, #120	; 0x78
 8005f8a:	d167      	bne.n	800605c <_strtod_l+0x124>
 8005f8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f8e:	9702      	str	r7, [sp, #8]
 8005f90:	9301      	str	r3, [sp, #4]
 8005f92:	ab1c      	add	r3, sp, #112	; 0x70
 8005f94:	9300      	str	r3, [sp, #0]
 8005f96:	4a89      	ldr	r2, [pc, #548]	; (80061bc <_strtod_l+0x284>)
 8005f98:	ab1d      	add	r3, sp, #116	; 0x74
 8005f9a:	a91b      	add	r1, sp, #108	; 0x6c
 8005f9c:	4658      	mov	r0, fp
 8005f9e:	f001 fea9 	bl	8007cf4 <__gethex>
 8005fa2:	f010 0407 	ands.w	r4, r0, #7
 8005fa6:	4606      	mov	r6, r0
 8005fa8:	d005      	beq.n	8005fb6 <_strtod_l+0x7e>
 8005faa:	2c06      	cmp	r4, #6
 8005fac:	d12b      	bne.n	8006006 <_strtod_l+0xce>
 8005fae:	2300      	movs	r3, #0
 8005fb0:	3501      	adds	r5, #1
 8005fb2:	951b      	str	r5, [sp, #108]	; 0x6c
 8005fb4:	930d      	str	r3, [sp, #52]	; 0x34
 8005fb6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	f040 85a6 	bne.w	8006b0a <_strtod_l+0xbd2>
 8005fbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fc0:	b1e3      	cbz	r3, 8005ffc <_strtod_l+0xc4>
 8005fc2:	464a      	mov	r2, r9
 8005fc4:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8005fc8:	4610      	mov	r0, r2
 8005fca:	4619      	mov	r1, r3
 8005fcc:	b021      	add	sp, #132	; 0x84
 8005fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fd2:	2a2b      	cmp	r2, #43	; 0x2b
 8005fd4:	d015      	beq.n	8006002 <_strtod_l+0xca>
 8005fd6:	2a2d      	cmp	r2, #45	; 0x2d
 8005fd8:	d004      	beq.n	8005fe4 <_strtod_l+0xac>
 8005fda:	2a20      	cmp	r2, #32
 8005fdc:	d1ca      	bne.n	8005f74 <_strtod_l+0x3c>
 8005fde:	3301      	adds	r3, #1
 8005fe0:	931b      	str	r3, [sp, #108]	; 0x6c
 8005fe2:	e7bf      	b.n	8005f64 <_strtod_l+0x2c>
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	920d      	str	r2, [sp, #52]	; 0x34
 8005fe8:	1c5a      	adds	r2, r3, #1
 8005fea:	921b      	str	r2, [sp, #108]	; 0x6c
 8005fec:	785b      	ldrb	r3, [r3, #1]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1c2      	bne.n	8005f78 <_strtod_l+0x40>
 8005ff2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005ff4:	961b      	str	r6, [sp, #108]	; 0x6c
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	f040 8585 	bne.w	8006b06 <_strtod_l+0xbce>
 8005ffc:	464a      	mov	r2, r9
 8005ffe:	4653      	mov	r3, sl
 8006000:	e7e2      	b.n	8005fc8 <_strtod_l+0x90>
 8006002:	2200      	movs	r2, #0
 8006004:	e7ef      	b.n	8005fe6 <_strtod_l+0xae>
 8006006:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006008:	b13a      	cbz	r2, 800601a <_strtod_l+0xe2>
 800600a:	2135      	movs	r1, #53	; 0x35
 800600c:	a81e      	add	r0, sp, #120	; 0x78
 800600e:	f002 fda0 	bl	8008b52 <__copybits>
 8006012:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006014:	4658      	mov	r0, fp
 8006016:	f002 fa12 	bl	800843e <_Bfree>
 800601a:	3c01      	subs	r4, #1
 800601c:	2c04      	cmp	r4, #4
 800601e:	d806      	bhi.n	800602e <_strtod_l+0xf6>
 8006020:	e8df f004 	tbb	[pc, r4]
 8006024:	1714030a 	.word	0x1714030a
 8006028:	0a          	.byte	0x0a
 8006029:	00          	.byte	0x00
 800602a:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 800602e:	0731      	lsls	r1, r6, #28
 8006030:	d5c1      	bpl.n	8005fb6 <_strtod_l+0x7e>
 8006032:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8006036:	e7be      	b.n	8005fb6 <_strtod_l+0x7e>
 8006038:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800603a:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 800603e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006042:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006046:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 800604a:	e7f0      	b.n	800602e <_strtod_l+0xf6>
 800604c:	f8df a170 	ldr.w	sl, [pc, #368]	; 80061c0 <_strtod_l+0x288>
 8006050:	e7ed      	b.n	800602e <_strtod_l+0xf6>
 8006052:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8006056:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800605a:	e7e8      	b.n	800602e <_strtod_l+0xf6>
 800605c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800605e:	1c5a      	adds	r2, r3, #1
 8006060:	921b      	str	r2, [sp, #108]	; 0x6c
 8006062:	785b      	ldrb	r3, [r3, #1]
 8006064:	2b30      	cmp	r3, #48	; 0x30
 8006066:	d0f9      	beq.n	800605c <_strtod_l+0x124>
 8006068:	2b00      	cmp	r3, #0
 800606a:	d0a4      	beq.n	8005fb6 <_strtod_l+0x7e>
 800606c:	2301      	movs	r3, #1
 800606e:	2500      	movs	r5, #0
 8006070:	220a      	movs	r2, #10
 8006072:	9307      	str	r3, [sp, #28]
 8006074:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006076:	9506      	str	r5, [sp, #24]
 8006078:	9308      	str	r3, [sp, #32]
 800607a:	9504      	str	r5, [sp, #16]
 800607c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800607e:	7807      	ldrb	r7, [r0, #0]
 8006080:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006084:	b2d9      	uxtb	r1, r3
 8006086:	2909      	cmp	r1, #9
 8006088:	d929      	bls.n	80060de <_strtod_l+0x1a6>
 800608a:	4622      	mov	r2, r4
 800608c:	f8d8 1000 	ldr.w	r1, [r8]
 8006090:	f002 fea1 	bl	8008dd6 <strncmp>
 8006094:	2800      	cmp	r0, #0
 8006096:	d031      	beq.n	80060fc <_strtod_l+0x1c4>
 8006098:	2000      	movs	r0, #0
 800609a:	463b      	mov	r3, r7
 800609c:	4602      	mov	r2, r0
 800609e:	9c04      	ldr	r4, [sp, #16]
 80060a0:	9005      	str	r0, [sp, #20]
 80060a2:	2b65      	cmp	r3, #101	; 0x65
 80060a4:	d001      	beq.n	80060aa <_strtod_l+0x172>
 80060a6:	2b45      	cmp	r3, #69	; 0x45
 80060a8:	d114      	bne.n	80060d4 <_strtod_l+0x19c>
 80060aa:	b924      	cbnz	r4, 80060b6 <_strtod_l+0x17e>
 80060ac:	b910      	cbnz	r0, 80060b4 <_strtod_l+0x17c>
 80060ae:	9b07      	ldr	r3, [sp, #28]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d09e      	beq.n	8005ff2 <_strtod_l+0xba>
 80060b4:	2400      	movs	r4, #0
 80060b6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80060b8:	1c73      	adds	r3, r6, #1
 80060ba:	931b      	str	r3, [sp, #108]	; 0x6c
 80060bc:	7873      	ldrb	r3, [r6, #1]
 80060be:	2b2b      	cmp	r3, #43	; 0x2b
 80060c0:	d078      	beq.n	80061b4 <_strtod_l+0x27c>
 80060c2:	2b2d      	cmp	r3, #45	; 0x2d
 80060c4:	d070      	beq.n	80061a8 <_strtod_l+0x270>
 80060c6:	f04f 0c00 	mov.w	ip, #0
 80060ca:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80060ce:	2f09      	cmp	r7, #9
 80060d0:	d97c      	bls.n	80061cc <_strtod_l+0x294>
 80060d2:	961b      	str	r6, [sp, #108]	; 0x6c
 80060d4:	f04f 0e00 	mov.w	lr, #0
 80060d8:	e09a      	b.n	8006210 <_strtod_l+0x2d8>
 80060da:	2300      	movs	r3, #0
 80060dc:	e7c7      	b.n	800606e <_strtod_l+0x136>
 80060de:	9904      	ldr	r1, [sp, #16]
 80060e0:	3001      	adds	r0, #1
 80060e2:	2908      	cmp	r1, #8
 80060e4:	bfd7      	itett	le
 80060e6:	9906      	ldrle	r1, [sp, #24]
 80060e8:	fb02 3505 	mlagt	r5, r2, r5, r3
 80060ec:	fb02 3301 	mlale	r3, r2, r1, r3
 80060f0:	9306      	strle	r3, [sp, #24]
 80060f2:	9b04      	ldr	r3, [sp, #16]
 80060f4:	901b      	str	r0, [sp, #108]	; 0x6c
 80060f6:	3301      	adds	r3, #1
 80060f8:	9304      	str	r3, [sp, #16]
 80060fa:	e7bf      	b.n	800607c <_strtod_l+0x144>
 80060fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80060fe:	191a      	adds	r2, r3, r4
 8006100:	921b      	str	r2, [sp, #108]	; 0x6c
 8006102:	9a04      	ldr	r2, [sp, #16]
 8006104:	5d1b      	ldrb	r3, [r3, r4]
 8006106:	2a00      	cmp	r2, #0
 8006108:	d037      	beq.n	800617a <_strtod_l+0x242>
 800610a:	4602      	mov	r2, r0
 800610c:	9c04      	ldr	r4, [sp, #16]
 800610e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006112:	2909      	cmp	r1, #9
 8006114:	d913      	bls.n	800613e <_strtod_l+0x206>
 8006116:	2101      	movs	r1, #1
 8006118:	9105      	str	r1, [sp, #20]
 800611a:	e7c2      	b.n	80060a2 <_strtod_l+0x16a>
 800611c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800611e:	3001      	adds	r0, #1
 8006120:	1c5a      	adds	r2, r3, #1
 8006122:	921b      	str	r2, [sp, #108]	; 0x6c
 8006124:	785b      	ldrb	r3, [r3, #1]
 8006126:	2b30      	cmp	r3, #48	; 0x30
 8006128:	d0f8      	beq.n	800611c <_strtod_l+0x1e4>
 800612a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800612e:	2a08      	cmp	r2, #8
 8006130:	f200 84f0 	bhi.w	8006b14 <_strtod_l+0xbdc>
 8006134:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006136:	9208      	str	r2, [sp, #32]
 8006138:	4602      	mov	r2, r0
 800613a:	2000      	movs	r0, #0
 800613c:	4604      	mov	r4, r0
 800613e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006142:	f100 0101 	add.w	r1, r0, #1
 8006146:	d012      	beq.n	800616e <_strtod_l+0x236>
 8006148:	440a      	add	r2, r1
 800614a:	270a      	movs	r7, #10
 800614c:	4621      	mov	r1, r4
 800614e:	eb00 0c04 	add.w	ip, r0, r4
 8006152:	458c      	cmp	ip, r1
 8006154:	d113      	bne.n	800617e <_strtod_l+0x246>
 8006156:	1821      	adds	r1, r4, r0
 8006158:	2908      	cmp	r1, #8
 800615a:	f104 0401 	add.w	r4, r4, #1
 800615e:	4404      	add	r4, r0
 8006160:	dc19      	bgt.n	8006196 <_strtod_l+0x25e>
 8006162:	210a      	movs	r1, #10
 8006164:	9b06      	ldr	r3, [sp, #24]
 8006166:	fb01 e303 	mla	r3, r1, r3, lr
 800616a:	9306      	str	r3, [sp, #24]
 800616c:	2100      	movs	r1, #0
 800616e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006170:	1c58      	adds	r0, r3, #1
 8006172:	901b      	str	r0, [sp, #108]	; 0x6c
 8006174:	785b      	ldrb	r3, [r3, #1]
 8006176:	4608      	mov	r0, r1
 8006178:	e7c9      	b.n	800610e <_strtod_l+0x1d6>
 800617a:	9804      	ldr	r0, [sp, #16]
 800617c:	e7d3      	b.n	8006126 <_strtod_l+0x1ee>
 800617e:	2908      	cmp	r1, #8
 8006180:	f101 0101 	add.w	r1, r1, #1
 8006184:	dc03      	bgt.n	800618e <_strtod_l+0x256>
 8006186:	9b06      	ldr	r3, [sp, #24]
 8006188:	437b      	muls	r3, r7
 800618a:	9306      	str	r3, [sp, #24]
 800618c:	e7e1      	b.n	8006152 <_strtod_l+0x21a>
 800618e:	2910      	cmp	r1, #16
 8006190:	bfd8      	it	le
 8006192:	437d      	mulle	r5, r7
 8006194:	e7dd      	b.n	8006152 <_strtod_l+0x21a>
 8006196:	2c10      	cmp	r4, #16
 8006198:	bfdc      	itt	le
 800619a:	210a      	movle	r1, #10
 800619c:	fb01 e505 	mlale	r5, r1, r5, lr
 80061a0:	e7e4      	b.n	800616c <_strtod_l+0x234>
 80061a2:	2301      	movs	r3, #1
 80061a4:	9305      	str	r3, [sp, #20]
 80061a6:	e781      	b.n	80060ac <_strtod_l+0x174>
 80061a8:	f04f 0c01 	mov.w	ip, #1
 80061ac:	1cb3      	adds	r3, r6, #2
 80061ae:	931b      	str	r3, [sp, #108]	; 0x6c
 80061b0:	78b3      	ldrb	r3, [r6, #2]
 80061b2:	e78a      	b.n	80060ca <_strtod_l+0x192>
 80061b4:	f04f 0c00 	mov.w	ip, #0
 80061b8:	e7f8      	b.n	80061ac <_strtod_l+0x274>
 80061ba:	bf00      	nop
 80061bc:	08009000 	.word	0x08009000
 80061c0:	7ff00000 	.word	0x7ff00000
 80061c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061c6:	1c5f      	adds	r7, r3, #1
 80061c8:	971b      	str	r7, [sp, #108]	; 0x6c
 80061ca:	785b      	ldrb	r3, [r3, #1]
 80061cc:	2b30      	cmp	r3, #48	; 0x30
 80061ce:	d0f9      	beq.n	80061c4 <_strtod_l+0x28c>
 80061d0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80061d4:	2f08      	cmp	r7, #8
 80061d6:	f63f af7d 	bhi.w	80060d4 <_strtod_l+0x19c>
 80061da:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80061de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061e0:	9309      	str	r3, [sp, #36]	; 0x24
 80061e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061e4:	1c5f      	adds	r7, r3, #1
 80061e6:	971b      	str	r7, [sp, #108]	; 0x6c
 80061e8:	785b      	ldrb	r3, [r3, #1]
 80061ea:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80061ee:	f1b8 0f09 	cmp.w	r8, #9
 80061f2:	d937      	bls.n	8006264 <_strtod_l+0x32c>
 80061f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061f6:	1a7f      	subs	r7, r7, r1
 80061f8:	2f08      	cmp	r7, #8
 80061fa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80061fe:	dc37      	bgt.n	8006270 <_strtod_l+0x338>
 8006200:	45be      	cmp	lr, r7
 8006202:	bfa8      	it	ge
 8006204:	46be      	movge	lr, r7
 8006206:	f1bc 0f00 	cmp.w	ip, #0
 800620a:	d001      	beq.n	8006210 <_strtod_l+0x2d8>
 800620c:	f1ce 0e00 	rsb	lr, lr, #0
 8006210:	2c00      	cmp	r4, #0
 8006212:	d151      	bne.n	80062b8 <_strtod_l+0x380>
 8006214:	2800      	cmp	r0, #0
 8006216:	f47f aece 	bne.w	8005fb6 <_strtod_l+0x7e>
 800621a:	9a07      	ldr	r2, [sp, #28]
 800621c:	2a00      	cmp	r2, #0
 800621e:	f47f aeca 	bne.w	8005fb6 <_strtod_l+0x7e>
 8006222:	9a05      	ldr	r2, [sp, #20]
 8006224:	2a00      	cmp	r2, #0
 8006226:	f47f aee4 	bne.w	8005ff2 <_strtod_l+0xba>
 800622a:	2b4e      	cmp	r3, #78	; 0x4e
 800622c:	d027      	beq.n	800627e <_strtod_l+0x346>
 800622e:	dc21      	bgt.n	8006274 <_strtod_l+0x33c>
 8006230:	2b49      	cmp	r3, #73	; 0x49
 8006232:	f47f aede 	bne.w	8005ff2 <_strtod_l+0xba>
 8006236:	49a4      	ldr	r1, [pc, #656]	; (80064c8 <_strtod_l+0x590>)
 8006238:	a81b      	add	r0, sp, #108	; 0x6c
 800623a:	f001 ff8f 	bl	800815c <__match>
 800623e:	2800      	cmp	r0, #0
 8006240:	f43f aed7 	beq.w	8005ff2 <_strtod_l+0xba>
 8006244:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006246:	49a1      	ldr	r1, [pc, #644]	; (80064cc <_strtod_l+0x594>)
 8006248:	3b01      	subs	r3, #1
 800624a:	a81b      	add	r0, sp, #108	; 0x6c
 800624c:	931b      	str	r3, [sp, #108]	; 0x6c
 800624e:	f001 ff85 	bl	800815c <__match>
 8006252:	b910      	cbnz	r0, 800625a <_strtod_l+0x322>
 8006254:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006256:	3301      	adds	r3, #1
 8006258:	931b      	str	r3, [sp, #108]	; 0x6c
 800625a:	f8df a284 	ldr.w	sl, [pc, #644]	; 80064e0 <_strtod_l+0x5a8>
 800625e:	f04f 0900 	mov.w	r9, #0
 8006262:	e6a8      	b.n	8005fb6 <_strtod_l+0x7e>
 8006264:	210a      	movs	r1, #10
 8006266:	fb01 3e0e 	mla	lr, r1, lr, r3
 800626a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800626e:	e7b8      	b.n	80061e2 <_strtod_l+0x2aa>
 8006270:	46be      	mov	lr, r7
 8006272:	e7c8      	b.n	8006206 <_strtod_l+0x2ce>
 8006274:	2b69      	cmp	r3, #105	; 0x69
 8006276:	d0de      	beq.n	8006236 <_strtod_l+0x2fe>
 8006278:	2b6e      	cmp	r3, #110	; 0x6e
 800627a:	f47f aeba 	bne.w	8005ff2 <_strtod_l+0xba>
 800627e:	4994      	ldr	r1, [pc, #592]	; (80064d0 <_strtod_l+0x598>)
 8006280:	a81b      	add	r0, sp, #108	; 0x6c
 8006282:	f001 ff6b 	bl	800815c <__match>
 8006286:	2800      	cmp	r0, #0
 8006288:	f43f aeb3 	beq.w	8005ff2 <_strtod_l+0xba>
 800628c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	2b28      	cmp	r3, #40	; 0x28
 8006292:	d10e      	bne.n	80062b2 <_strtod_l+0x37a>
 8006294:	aa1e      	add	r2, sp, #120	; 0x78
 8006296:	498f      	ldr	r1, [pc, #572]	; (80064d4 <_strtod_l+0x59c>)
 8006298:	a81b      	add	r0, sp, #108	; 0x6c
 800629a:	f001 ff73 	bl	8008184 <__hexnan>
 800629e:	2805      	cmp	r0, #5
 80062a0:	d107      	bne.n	80062b2 <_strtod_l+0x37a>
 80062a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80062a4:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 80062a8:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 80062ac:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 80062b0:	e681      	b.n	8005fb6 <_strtod_l+0x7e>
 80062b2:	f8df a234 	ldr.w	sl, [pc, #564]	; 80064e8 <_strtod_l+0x5b0>
 80062b6:	e7d2      	b.n	800625e <_strtod_l+0x326>
 80062b8:	ebae 0302 	sub.w	r3, lr, r2
 80062bc:	9307      	str	r3, [sp, #28]
 80062be:	9b04      	ldr	r3, [sp, #16]
 80062c0:	9806      	ldr	r0, [sp, #24]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	bf08      	it	eq
 80062c6:	4623      	moveq	r3, r4
 80062c8:	2c10      	cmp	r4, #16
 80062ca:	9304      	str	r3, [sp, #16]
 80062cc:	46a0      	mov	r8, r4
 80062ce:	bfa8      	it	ge
 80062d0:	f04f 0810 	movge.w	r8, #16
 80062d4:	f7fa f886 	bl	80003e4 <__aeabi_ui2d>
 80062d8:	2c09      	cmp	r4, #9
 80062da:	4681      	mov	r9, r0
 80062dc:	468a      	mov	sl, r1
 80062de:	dc13      	bgt.n	8006308 <_strtod_l+0x3d0>
 80062e0:	9b07      	ldr	r3, [sp, #28]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	f43f ae67 	beq.w	8005fb6 <_strtod_l+0x7e>
 80062e8:	9b07      	ldr	r3, [sp, #28]
 80062ea:	dd7e      	ble.n	80063ea <_strtod_l+0x4b2>
 80062ec:	2b16      	cmp	r3, #22
 80062ee:	dc65      	bgt.n	80063bc <_strtod_l+0x484>
 80062f0:	4a79      	ldr	r2, [pc, #484]	; (80064d8 <_strtod_l+0x5a0>)
 80062f2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80062f6:	464a      	mov	r2, r9
 80062f8:	e9de 0100 	ldrd	r0, r1, [lr]
 80062fc:	4653      	mov	r3, sl
 80062fe:	f7fa f8eb 	bl	80004d8 <__aeabi_dmul>
 8006302:	4681      	mov	r9, r0
 8006304:	468a      	mov	sl, r1
 8006306:	e656      	b.n	8005fb6 <_strtod_l+0x7e>
 8006308:	4b73      	ldr	r3, [pc, #460]	; (80064d8 <_strtod_l+0x5a0>)
 800630a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800630e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006312:	f7fa f8e1 	bl	80004d8 <__aeabi_dmul>
 8006316:	4606      	mov	r6, r0
 8006318:	4628      	mov	r0, r5
 800631a:	460f      	mov	r7, r1
 800631c:	f7fa f862 	bl	80003e4 <__aeabi_ui2d>
 8006320:	4602      	mov	r2, r0
 8006322:	460b      	mov	r3, r1
 8006324:	4630      	mov	r0, r6
 8006326:	4639      	mov	r1, r7
 8006328:	f7f9 ff20 	bl	800016c <__adddf3>
 800632c:	2c0f      	cmp	r4, #15
 800632e:	4681      	mov	r9, r0
 8006330:	468a      	mov	sl, r1
 8006332:	ddd5      	ble.n	80062e0 <_strtod_l+0x3a8>
 8006334:	9b07      	ldr	r3, [sp, #28]
 8006336:	eba4 0808 	sub.w	r8, r4, r8
 800633a:	4498      	add	r8, r3
 800633c:	f1b8 0f00 	cmp.w	r8, #0
 8006340:	f340 809a 	ble.w	8006478 <_strtod_l+0x540>
 8006344:	f018 030f 	ands.w	r3, r8, #15
 8006348:	d00a      	beq.n	8006360 <_strtod_l+0x428>
 800634a:	4963      	ldr	r1, [pc, #396]	; (80064d8 <_strtod_l+0x5a0>)
 800634c:	464a      	mov	r2, r9
 800634e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006352:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006356:	4653      	mov	r3, sl
 8006358:	f7fa f8be 	bl	80004d8 <__aeabi_dmul>
 800635c:	4681      	mov	r9, r0
 800635e:	468a      	mov	sl, r1
 8006360:	f038 080f 	bics.w	r8, r8, #15
 8006364:	d077      	beq.n	8006456 <_strtod_l+0x51e>
 8006366:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800636a:	dd4b      	ble.n	8006404 <_strtod_l+0x4cc>
 800636c:	f04f 0800 	mov.w	r8, #0
 8006370:	f8cd 8010 	str.w	r8, [sp, #16]
 8006374:	f8cd 8020 	str.w	r8, [sp, #32]
 8006378:	f8cd 8018 	str.w	r8, [sp, #24]
 800637c:	2322      	movs	r3, #34	; 0x22
 800637e:	f04f 0900 	mov.w	r9, #0
 8006382:	f8df a15c 	ldr.w	sl, [pc, #348]	; 80064e0 <_strtod_l+0x5a8>
 8006386:	f8cb 3000 	str.w	r3, [fp]
 800638a:	9b08      	ldr	r3, [sp, #32]
 800638c:	2b00      	cmp	r3, #0
 800638e:	f43f ae12 	beq.w	8005fb6 <_strtod_l+0x7e>
 8006392:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006394:	4658      	mov	r0, fp
 8006396:	f002 f852 	bl	800843e <_Bfree>
 800639a:	9906      	ldr	r1, [sp, #24]
 800639c:	4658      	mov	r0, fp
 800639e:	f002 f84e 	bl	800843e <_Bfree>
 80063a2:	9904      	ldr	r1, [sp, #16]
 80063a4:	4658      	mov	r0, fp
 80063a6:	f002 f84a 	bl	800843e <_Bfree>
 80063aa:	9908      	ldr	r1, [sp, #32]
 80063ac:	4658      	mov	r0, fp
 80063ae:	f002 f846 	bl	800843e <_Bfree>
 80063b2:	4641      	mov	r1, r8
 80063b4:	4658      	mov	r0, fp
 80063b6:	f002 f842 	bl	800843e <_Bfree>
 80063ba:	e5fc      	b.n	8005fb6 <_strtod_l+0x7e>
 80063bc:	9a07      	ldr	r2, [sp, #28]
 80063be:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80063c2:	4293      	cmp	r3, r2
 80063c4:	dbb6      	blt.n	8006334 <_strtod_l+0x3fc>
 80063c6:	4d44      	ldr	r5, [pc, #272]	; (80064d8 <_strtod_l+0x5a0>)
 80063c8:	f1c4 040f 	rsb	r4, r4, #15
 80063cc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80063d0:	464a      	mov	r2, r9
 80063d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063d6:	4653      	mov	r3, sl
 80063d8:	f7fa f87e 	bl	80004d8 <__aeabi_dmul>
 80063dc:	9b07      	ldr	r3, [sp, #28]
 80063de:	1b1c      	subs	r4, r3, r4
 80063e0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80063e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063e8:	e789      	b.n	80062fe <_strtod_l+0x3c6>
 80063ea:	f113 0f16 	cmn.w	r3, #22
 80063ee:	dba1      	blt.n	8006334 <_strtod_l+0x3fc>
 80063f0:	4a39      	ldr	r2, [pc, #228]	; (80064d8 <_strtod_l+0x5a0>)
 80063f2:	4648      	mov	r0, r9
 80063f4:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80063f8:	e9d2 2300 	ldrd	r2, r3, [r2]
 80063fc:	4651      	mov	r1, sl
 80063fe:	f7fa f995 	bl	800072c <__aeabi_ddiv>
 8006402:	e77e      	b.n	8006302 <_strtod_l+0x3ca>
 8006404:	2300      	movs	r3, #0
 8006406:	4648      	mov	r0, r9
 8006408:	4651      	mov	r1, sl
 800640a:	461d      	mov	r5, r3
 800640c:	4e33      	ldr	r6, [pc, #204]	; (80064dc <_strtod_l+0x5a4>)
 800640e:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006412:	f1b8 0f01 	cmp.w	r8, #1
 8006416:	dc21      	bgt.n	800645c <_strtod_l+0x524>
 8006418:	b10b      	cbz	r3, 800641e <_strtod_l+0x4e6>
 800641a:	4681      	mov	r9, r0
 800641c:	468a      	mov	sl, r1
 800641e:	4b2f      	ldr	r3, [pc, #188]	; (80064dc <_strtod_l+0x5a4>)
 8006420:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8006424:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006428:	464a      	mov	r2, r9
 800642a:	e9d5 0100 	ldrd	r0, r1, [r5]
 800642e:	4653      	mov	r3, sl
 8006430:	f7fa f852 	bl	80004d8 <__aeabi_dmul>
 8006434:	4b2a      	ldr	r3, [pc, #168]	; (80064e0 <_strtod_l+0x5a8>)
 8006436:	460a      	mov	r2, r1
 8006438:	400b      	ands	r3, r1
 800643a:	492a      	ldr	r1, [pc, #168]	; (80064e4 <_strtod_l+0x5ac>)
 800643c:	4681      	mov	r9, r0
 800643e:	428b      	cmp	r3, r1
 8006440:	d894      	bhi.n	800636c <_strtod_l+0x434>
 8006442:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006446:	428b      	cmp	r3, r1
 8006448:	bf86      	itte	hi
 800644a:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 800644e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 80064ec <_strtod_l+0x5b4>
 8006452:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8006456:	2300      	movs	r3, #0
 8006458:	9305      	str	r3, [sp, #20]
 800645a:	e07b      	b.n	8006554 <_strtod_l+0x61c>
 800645c:	f018 0f01 	tst.w	r8, #1
 8006460:	d006      	beq.n	8006470 <_strtod_l+0x538>
 8006462:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8006466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646a:	f7fa f835 	bl	80004d8 <__aeabi_dmul>
 800646e:	2301      	movs	r3, #1
 8006470:	3501      	adds	r5, #1
 8006472:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006476:	e7cc      	b.n	8006412 <_strtod_l+0x4da>
 8006478:	d0ed      	beq.n	8006456 <_strtod_l+0x51e>
 800647a:	f1c8 0800 	rsb	r8, r8, #0
 800647e:	f018 020f 	ands.w	r2, r8, #15
 8006482:	d00a      	beq.n	800649a <_strtod_l+0x562>
 8006484:	4b14      	ldr	r3, [pc, #80]	; (80064d8 <_strtod_l+0x5a0>)
 8006486:	4648      	mov	r0, r9
 8006488:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800648c:	4651      	mov	r1, sl
 800648e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006492:	f7fa f94b 	bl	800072c <__aeabi_ddiv>
 8006496:	4681      	mov	r9, r0
 8006498:	468a      	mov	sl, r1
 800649a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800649e:	d0da      	beq.n	8006456 <_strtod_l+0x51e>
 80064a0:	f1b8 0f1f 	cmp.w	r8, #31
 80064a4:	dd24      	ble.n	80064f0 <_strtod_l+0x5b8>
 80064a6:	f04f 0800 	mov.w	r8, #0
 80064aa:	f8cd 8010 	str.w	r8, [sp, #16]
 80064ae:	f8cd 8020 	str.w	r8, [sp, #32]
 80064b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80064b6:	2322      	movs	r3, #34	; 0x22
 80064b8:	f04f 0900 	mov.w	r9, #0
 80064bc:	f04f 0a00 	mov.w	sl, #0
 80064c0:	f8cb 3000 	str.w	r3, [fp]
 80064c4:	e761      	b.n	800638a <_strtod_l+0x452>
 80064c6:	bf00      	nop
 80064c8:	08008ff1 	.word	0x08008ff1
 80064cc:	08009053 	.word	0x08009053
 80064d0:	08008ff9 	.word	0x08008ff9
 80064d4:	08009014 	.word	0x08009014
 80064d8:	080090f8 	.word	0x080090f8
 80064dc:	080090d0 	.word	0x080090d0
 80064e0:	7ff00000 	.word	0x7ff00000
 80064e4:	7ca00000 	.word	0x7ca00000
 80064e8:	fff80000 	.word	0xfff80000
 80064ec:	7fefffff 	.word	0x7fefffff
 80064f0:	f018 0310 	ands.w	r3, r8, #16
 80064f4:	bf18      	it	ne
 80064f6:	236a      	movne	r3, #106	; 0x6a
 80064f8:	4648      	mov	r0, r9
 80064fa:	9305      	str	r3, [sp, #20]
 80064fc:	4651      	mov	r1, sl
 80064fe:	2300      	movs	r3, #0
 8006500:	4da1      	ldr	r5, [pc, #644]	; (8006788 <_strtod_l+0x850>)
 8006502:	f1b8 0f00 	cmp.w	r8, #0
 8006506:	f300 8113 	bgt.w	8006730 <_strtod_l+0x7f8>
 800650a:	b10b      	cbz	r3, 8006510 <_strtod_l+0x5d8>
 800650c:	4681      	mov	r9, r0
 800650e:	468a      	mov	sl, r1
 8006510:	9b05      	ldr	r3, [sp, #20]
 8006512:	b1bb      	cbz	r3, 8006544 <_strtod_l+0x60c>
 8006514:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8006518:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800651c:	2b00      	cmp	r3, #0
 800651e:	4651      	mov	r1, sl
 8006520:	dd10      	ble.n	8006544 <_strtod_l+0x60c>
 8006522:	2b1f      	cmp	r3, #31
 8006524:	f340 8110 	ble.w	8006748 <_strtod_l+0x810>
 8006528:	2b34      	cmp	r3, #52	; 0x34
 800652a:	bfd8      	it	le
 800652c:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8006530:	f04f 0900 	mov.w	r9, #0
 8006534:	bfcf      	iteee	gt
 8006536:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 800653a:	3b20      	suble	r3, #32
 800653c:	fa02 f303 	lslle.w	r3, r2, r3
 8006540:	ea03 0a01 	andle.w	sl, r3, r1
 8006544:	2200      	movs	r2, #0
 8006546:	2300      	movs	r3, #0
 8006548:	4648      	mov	r0, r9
 800654a:	4651      	mov	r1, sl
 800654c:	f7fa fa2c 	bl	80009a8 <__aeabi_dcmpeq>
 8006550:	2800      	cmp	r0, #0
 8006552:	d1a8      	bne.n	80064a6 <_strtod_l+0x56e>
 8006554:	9b06      	ldr	r3, [sp, #24]
 8006556:	9a04      	ldr	r2, [sp, #16]
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	9908      	ldr	r1, [sp, #32]
 800655c:	4623      	mov	r3, r4
 800655e:	4658      	mov	r0, fp
 8006560:	f001 ffbf 	bl	80084e2 <__s2b>
 8006564:	9008      	str	r0, [sp, #32]
 8006566:	2800      	cmp	r0, #0
 8006568:	f43f af00 	beq.w	800636c <_strtod_l+0x434>
 800656c:	9a07      	ldr	r2, [sp, #28]
 800656e:	9b07      	ldr	r3, [sp, #28]
 8006570:	2a00      	cmp	r2, #0
 8006572:	f1c3 0300 	rsb	r3, r3, #0
 8006576:	bfa8      	it	ge
 8006578:	2300      	movge	r3, #0
 800657a:	f04f 0800 	mov.w	r8, #0
 800657e:	930e      	str	r3, [sp, #56]	; 0x38
 8006580:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006584:	9316      	str	r3, [sp, #88]	; 0x58
 8006586:	f8cd 8010 	str.w	r8, [sp, #16]
 800658a:	9b08      	ldr	r3, [sp, #32]
 800658c:	4658      	mov	r0, fp
 800658e:	6859      	ldr	r1, [r3, #4]
 8006590:	f001 ff21 	bl	80083d6 <_Balloc>
 8006594:	9006      	str	r0, [sp, #24]
 8006596:	2800      	cmp	r0, #0
 8006598:	f43f aef0 	beq.w	800637c <_strtod_l+0x444>
 800659c:	9b08      	ldr	r3, [sp, #32]
 800659e:	300c      	adds	r0, #12
 80065a0:	691a      	ldr	r2, [r3, #16]
 80065a2:	f103 010c 	add.w	r1, r3, #12
 80065a6:	3202      	adds	r2, #2
 80065a8:	0092      	lsls	r2, r2, #2
 80065aa:	f001 ff09 	bl	80083c0 <memcpy>
 80065ae:	ab1e      	add	r3, sp, #120	; 0x78
 80065b0:	9301      	str	r3, [sp, #4]
 80065b2:	ab1d      	add	r3, sp, #116	; 0x74
 80065b4:	9300      	str	r3, [sp, #0]
 80065b6:	464a      	mov	r2, r9
 80065b8:	4653      	mov	r3, sl
 80065ba:	4658      	mov	r0, fp
 80065bc:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 80065c0:	f002 fa4a 	bl	8008a58 <__d2b>
 80065c4:	901c      	str	r0, [sp, #112]	; 0x70
 80065c6:	2800      	cmp	r0, #0
 80065c8:	f43f aed8 	beq.w	800637c <_strtod_l+0x444>
 80065cc:	2101      	movs	r1, #1
 80065ce:	4658      	mov	r0, fp
 80065d0:	f002 f813 	bl	80085fa <__i2b>
 80065d4:	9004      	str	r0, [sp, #16]
 80065d6:	4603      	mov	r3, r0
 80065d8:	2800      	cmp	r0, #0
 80065da:	f43f aecf 	beq.w	800637c <_strtod_l+0x444>
 80065de:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80065e0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80065e2:	2d00      	cmp	r5, #0
 80065e4:	bfab      	itete	ge
 80065e6:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80065e8:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80065ea:	18ee      	addge	r6, r5, r3
 80065ec:	1b5c      	sublt	r4, r3, r5
 80065ee:	9b05      	ldr	r3, [sp, #20]
 80065f0:	bfa8      	it	ge
 80065f2:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80065f4:	eba5 0503 	sub.w	r5, r5, r3
 80065f8:	4415      	add	r5, r2
 80065fa:	4b64      	ldr	r3, [pc, #400]	; (800678c <_strtod_l+0x854>)
 80065fc:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8006600:	bfb8      	it	lt
 8006602:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8006604:	429d      	cmp	r5, r3
 8006606:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800660a:	f280 80af 	bge.w	800676c <_strtod_l+0x834>
 800660e:	1b5b      	subs	r3, r3, r5
 8006610:	2b1f      	cmp	r3, #31
 8006612:	eba2 0203 	sub.w	r2, r2, r3
 8006616:	f04f 0701 	mov.w	r7, #1
 800661a:	f300 809c 	bgt.w	8006756 <_strtod_l+0x81e>
 800661e:	2500      	movs	r5, #0
 8006620:	fa07 f303 	lsl.w	r3, r7, r3
 8006624:	930f      	str	r3, [sp, #60]	; 0x3c
 8006626:	18b7      	adds	r7, r6, r2
 8006628:	9b05      	ldr	r3, [sp, #20]
 800662a:	42be      	cmp	r6, r7
 800662c:	4414      	add	r4, r2
 800662e:	441c      	add	r4, r3
 8006630:	4633      	mov	r3, r6
 8006632:	bfa8      	it	ge
 8006634:	463b      	movge	r3, r7
 8006636:	42a3      	cmp	r3, r4
 8006638:	bfa8      	it	ge
 800663a:	4623      	movge	r3, r4
 800663c:	2b00      	cmp	r3, #0
 800663e:	bfc2      	ittt	gt
 8006640:	1aff      	subgt	r7, r7, r3
 8006642:	1ae4      	subgt	r4, r4, r3
 8006644:	1af6      	subgt	r6, r6, r3
 8006646:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006648:	b1bb      	cbz	r3, 800667a <_strtod_l+0x742>
 800664a:	461a      	mov	r2, r3
 800664c:	9904      	ldr	r1, [sp, #16]
 800664e:	4658      	mov	r0, fp
 8006650:	f002 f872 	bl	8008738 <__pow5mult>
 8006654:	9004      	str	r0, [sp, #16]
 8006656:	2800      	cmp	r0, #0
 8006658:	f43f ae90 	beq.w	800637c <_strtod_l+0x444>
 800665c:	4601      	mov	r1, r0
 800665e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006660:	4658      	mov	r0, fp
 8006662:	f001 ffd3 	bl	800860c <__multiply>
 8006666:	9009      	str	r0, [sp, #36]	; 0x24
 8006668:	2800      	cmp	r0, #0
 800666a:	f43f ae87 	beq.w	800637c <_strtod_l+0x444>
 800666e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006670:	4658      	mov	r0, fp
 8006672:	f001 fee4 	bl	800843e <_Bfree>
 8006676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006678:	931c      	str	r3, [sp, #112]	; 0x70
 800667a:	2f00      	cmp	r7, #0
 800667c:	dc7a      	bgt.n	8006774 <_strtod_l+0x83c>
 800667e:	9b07      	ldr	r3, [sp, #28]
 8006680:	2b00      	cmp	r3, #0
 8006682:	dd08      	ble.n	8006696 <_strtod_l+0x75e>
 8006684:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006686:	9906      	ldr	r1, [sp, #24]
 8006688:	4658      	mov	r0, fp
 800668a:	f002 f855 	bl	8008738 <__pow5mult>
 800668e:	9006      	str	r0, [sp, #24]
 8006690:	2800      	cmp	r0, #0
 8006692:	f43f ae73 	beq.w	800637c <_strtod_l+0x444>
 8006696:	2c00      	cmp	r4, #0
 8006698:	dd08      	ble.n	80066ac <_strtod_l+0x774>
 800669a:	4622      	mov	r2, r4
 800669c:	9906      	ldr	r1, [sp, #24]
 800669e:	4658      	mov	r0, fp
 80066a0:	f002 f898 	bl	80087d4 <__lshift>
 80066a4:	9006      	str	r0, [sp, #24]
 80066a6:	2800      	cmp	r0, #0
 80066a8:	f43f ae68 	beq.w	800637c <_strtod_l+0x444>
 80066ac:	2e00      	cmp	r6, #0
 80066ae:	dd08      	ble.n	80066c2 <_strtod_l+0x78a>
 80066b0:	4632      	mov	r2, r6
 80066b2:	9904      	ldr	r1, [sp, #16]
 80066b4:	4658      	mov	r0, fp
 80066b6:	f002 f88d 	bl	80087d4 <__lshift>
 80066ba:	9004      	str	r0, [sp, #16]
 80066bc:	2800      	cmp	r0, #0
 80066be:	f43f ae5d 	beq.w	800637c <_strtod_l+0x444>
 80066c2:	9a06      	ldr	r2, [sp, #24]
 80066c4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80066c6:	4658      	mov	r0, fp
 80066c8:	f002 f8f2 	bl	80088b0 <__mdiff>
 80066cc:	4680      	mov	r8, r0
 80066ce:	2800      	cmp	r0, #0
 80066d0:	f43f ae54 	beq.w	800637c <_strtod_l+0x444>
 80066d4:	2400      	movs	r4, #0
 80066d6:	68c3      	ldr	r3, [r0, #12]
 80066d8:	9904      	ldr	r1, [sp, #16]
 80066da:	60c4      	str	r4, [r0, #12]
 80066dc:	930c      	str	r3, [sp, #48]	; 0x30
 80066de:	f002 f8cd 	bl	800887c <__mcmp>
 80066e2:	42a0      	cmp	r0, r4
 80066e4:	da54      	bge.n	8006790 <_strtod_l+0x858>
 80066e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066e8:	b9f3      	cbnz	r3, 8006728 <_strtod_l+0x7f0>
 80066ea:	f1b9 0f00 	cmp.w	r9, #0
 80066ee:	d11b      	bne.n	8006728 <_strtod_l+0x7f0>
 80066f0:	f3ca 0313 	ubfx	r3, sl, #0, #20
 80066f4:	b9c3      	cbnz	r3, 8006728 <_strtod_l+0x7f0>
 80066f6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80066fa:	0d1b      	lsrs	r3, r3, #20
 80066fc:	051b      	lsls	r3, r3, #20
 80066fe:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006702:	d911      	bls.n	8006728 <_strtod_l+0x7f0>
 8006704:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8006708:	b91b      	cbnz	r3, 8006712 <_strtod_l+0x7da>
 800670a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800670e:	2b01      	cmp	r3, #1
 8006710:	dd0a      	ble.n	8006728 <_strtod_l+0x7f0>
 8006712:	4641      	mov	r1, r8
 8006714:	2201      	movs	r2, #1
 8006716:	4658      	mov	r0, fp
 8006718:	f002 f85c 	bl	80087d4 <__lshift>
 800671c:	9904      	ldr	r1, [sp, #16]
 800671e:	4680      	mov	r8, r0
 8006720:	f002 f8ac 	bl	800887c <__mcmp>
 8006724:	2800      	cmp	r0, #0
 8006726:	dc68      	bgt.n	80067fa <_strtod_l+0x8c2>
 8006728:	9b05      	ldr	r3, [sp, #20]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d172      	bne.n	8006814 <_strtod_l+0x8dc>
 800672e:	e630      	b.n	8006392 <_strtod_l+0x45a>
 8006730:	f018 0f01 	tst.w	r8, #1
 8006734:	d004      	beq.n	8006740 <_strtod_l+0x808>
 8006736:	e9d5 2300 	ldrd	r2, r3, [r5]
 800673a:	f7f9 fecd 	bl	80004d8 <__aeabi_dmul>
 800673e:	2301      	movs	r3, #1
 8006740:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006744:	3508      	adds	r5, #8
 8006746:	e6dc      	b.n	8006502 <_strtod_l+0x5ca>
 8006748:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800674c:	fa02 f303 	lsl.w	r3, r2, r3
 8006750:	ea03 0909 	and.w	r9, r3, r9
 8006754:	e6f6      	b.n	8006544 <_strtod_l+0x60c>
 8006756:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800675a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800675e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8006762:	35e2      	adds	r5, #226	; 0xe2
 8006764:	fa07 f505 	lsl.w	r5, r7, r5
 8006768:	970f      	str	r7, [sp, #60]	; 0x3c
 800676a:	e75c      	b.n	8006626 <_strtod_l+0x6ee>
 800676c:	2301      	movs	r3, #1
 800676e:	2500      	movs	r5, #0
 8006770:	930f      	str	r3, [sp, #60]	; 0x3c
 8006772:	e758      	b.n	8006626 <_strtod_l+0x6ee>
 8006774:	463a      	mov	r2, r7
 8006776:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006778:	4658      	mov	r0, fp
 800677a:	f002 f82b 	bl	80087d4 <__lshift>
 800677e:	901c      	str	r0, [sp, #112]	; 0x70
 8006780:	2800      	cmp	r0, #0
 8006782:	f47f af7c 	bne.w	800667e <_strtod_l+0x746>
 8006786:	e5f9      	b.n	800637c <_strtod_l+0x444>
 8006788:	08009028 	.word	0x08009028
 800678c:	fffffc02 	.word	0xfffffc02
 8006790:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006794:	f040 8089 	bne.w	80068aa <_strtod_l+0x972>
 8006798:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800679a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800679e:	b342      	cbz	r2, 80067f2 <_strtod_l+0x8ba>
 80067a0:	4aaf      	ldr	r2, [pc, #700]	; (8006a60 <_strtod_l+0xb28>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d156      	bne.n	8006854 <_strtod_l+0x91c>
 80067a6:	9b05      	ldr	r3, [sp, #20]
 80067a8:	4648      	mov	r0, r9
 80067aa:	b1eb      	cbz	r3, 80067e8 <_strtod_l+0x8b0>
 80067ac:	4653      	mov	r3, sl
 80067ae:	4aad      	ldr	r2, [pc, #692]	; (8006a64 <_strtod_l+0xb2c>)
 80067b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80067b4:	401a      	ands	r2, r3
 80067b6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80067ba:	d818      	bhi.n	80067ee <_strtod_l+0x8b6>
 80067bc:	0d12      	lsrs	r2, r2, #20
 80067be:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80067c2:	fa01 f303 	lsl.w	r3, r1, r3
 80067c6:	4298      	cmp	r0, r3
 80067c8:	d144      	bne.n	8006854 <_strtod_l+0x91c>
 80067ca:	4ba7      	ldr	r3, [pc, #668]	; (8006a68 <_strtod_l+0xb30>)
 80067cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d102      	bne.n	80067d8 <_strtod_l+0x8a0>
 80067d2:	3001      	adds	r0, #1
 80067d4:	f43f add2 	beq.w	800637c <_strtod_l+0x444>
 80067d8:	4ba2      	ldr	r3, [pc, #648]	; (8006a64 <_strtod_l+0xb2c>)
 80067da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067dc:	f04f 0900 	mov.w	r9, #0
 80067e0:	401a      	ands	r2, r3
 80067e2:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 80067e6:	e79f      	b.n	8006728 <_strtod_l+0x7f0>
 80067e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80067ec:	e7eb      	b.n	80067c6 <_strtod_l+0x88e>
 80067ee:	460b      	mov	r3, r1
 80067f0:	e7e9      	b.n	80067c6 <_strtod_l+0x88e>
 80067f2:	bb7b      	cbnz	r3, 8006854 <_strtod_l+0x91c>
 80067f4:	f1b9 0f00 	cmp.w	r9, #0
 80067f8:	d12c      	bne.n	8006854 <_strtod_l+0x91c>
 80067fa:	9905      	ldr	r1, [sp, #20]
 80067fc:	4653      	mov	r3, sl
 80067fe:	4a99      	ldr	r2, [pc, #612]	; (8006a64 <_strtod_l+0xb2c>)
 8006800:	b1f1      	cbz	r1, 8006840 <_strtod_l+0x908>
 8006802:	ea02 010a 	and.w	r1, r2, sl
 8006806:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800680a:	dc19      	bgt.n	8006840 <_strtod_l+0x908>
 800680c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006810:	f77f ae51 	ble.w	80064b6 <_strtod_l+0x57e>
 8006814:	2300      	movs	r3, #0
 8006816:	4a95      	ldr	r2, [pc, #596]	; (8006a6c <_strtod_l+0xb34>)
 8006818:	4648      	mov	r0, r9
 800681a:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800681e:	4651      	mov	r1, sl
 8006820:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006824:	f7f9 fe58 	bl	80004d8 <__aeabi_dmul>
 8006828:	4681      	mov	r9, r0
 800682a:	468a      	mov	sl, r1
 800682c:	2900      	cmp	r1, #0
 800682e:	f47f adb0 	bne.w	8006392 <_strtod_l+0x45a>
 8006832:	2800      	cmp	r0, #0
 8006834:	f47f adad 	bne.w	8006392 <_strtod_l+0x45a>
 8006838:	2322      	movs	r3, #34	; 0x22
 800683a:	f8cb 3000 	str.w	r3, [fp]
 800683e:	e5a8      	b.n	8006392 <_strtod_l+0x45a>
 8006840:	4013      	ands	r3, r2
 8006842:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006846:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 800684a:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800684e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8006852:	e769      	b.n	8006728 <_strtod_l+0x7f0>
 8006854:	b19d      	cbz	r5, 800687e <_strtod_l+0x946>
 8006856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006858:	421d      	tst	r5, r3
 800685a:	f43f af65 	beq.w	8006728 <_strtod_l+0x7f0>
 800685e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006860:	9a05      	ldr	r2, [sp, #20]
 8006862:	4648      	mov	r0, r9
 8006864:	4651      	mov	r1, sl
 8006866:	b173      	cbz	r3, 8006886 <_strtod_l+0x94e>
 8006868:	f7ff fb44 	bl	8005ef4 <sulp>
 800686c:	4602      	mov	r2, r0
 800686e:	460b      	mov	r3, r1
 8006870:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006874:	f7f9 fc7a 	bl	800016c <__adddf3>
 8006878:	4681      	mov	r9, r0
 800687a:	468a      	mov	sl, r1
 800687c:	e754      	b.n	8006728 <_strtod_l+0x7f0>
 800687e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006880:	ea13 0f09 	tst.w	r3, r9
 8006884:	e7e9      	b.n	800685a <_strtod_l+0x922>
 8006886:	f7ff fb35 	bl	8005ef4 <sulp>
 800688a:	4602      	mov	r2, r0
 800688c:	460b      	mov	r3, r1
 800688e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006892:	f7f9 fc69 	bl	8000168 <__aeabi_dsub>
 8006896:	2200      	movs	r2, #0
 8006898:	2300      	movs	r3, #0
 800689a:	4681      	mov	r9, r0
 800689c:	468a      	mov	sl, r1
 800689e:	f7fa f883 	bl	80009a8 <__aeabi_dcmpeq>
 80068a2:	2800      	cmp	r0, #0
 80068a4:	f47f ae07 	bne.w	80064b6 <_strtod_l+0x57e>
 80068a8:	e73e      	b.n	8006728 <_strtod_l+0x7f0>
 80068aa:	9904      	ldr	r1, [sp, #16]
 80068ac:	4640      	mov	r0, r8
 80068ae:	f002 f922 	bl	8008af6 <__ratio>
 80068b2:	2200      	movs	r2, #0
 80068b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068b8:	4606      	mov	r6, r0
 80068ba:	460f      	mov	r7, r1
 80068bc:	f7fa f888 	bl	80009d0 <__aeabi_dcmple>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	d075      	beq.n	80069b0 <_strtod_l+0xa78>
 80068c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d047      	beq.n	800695a <_strtod_l+0xa22>
 80068ca:	2600      	movs	r6, #0
 80068cc:	4f68      	ldr	r7, [pc, #416]	; (8006a70 <_strtod_l+0xb38>)
 80068ce:	4d68      	ldr	r5, [pc, #416]	; (8006a70 <_strtod_l+0xb38>)
 80068d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068d2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068d6:	0d1b      	lsrs	r3, r3, #20
 80068d8:	051b      	lsls	r3, r3, #20
 80068da:	930f      	str	r3, [sp, #60]	; 0x3c
 80068dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068de:	4b65      	ldr	r3, [pc, #404]	; (8006a74 <_strtod_l+0xb3c>)
 80068e0:	429a      	cmp	r2, r3
 80068e2:	f040 80cf 	bne.w	8006a84 <_strtod_l+0xb4c>
 80068e6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80068ea:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80068ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068f0:	4648      	mov	r0, r9
 80068f2:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 80068f6:	4651      	mov	r1, sl
 80068f8:	f002 f838 	bl	800896c <__ulp>
 80068fc:	4602      	mov	r2, r0
 80068fe:	460b      	mov	r3, r1
 8006900:	4630      	mov	r0, r6
 8006902:	4639      	mov	r1, r7
 8006904:	f7f9 fde8 	bl	80004d8 <__aeabi_dmul>
 8006908:	464a      	mov	r2, r9
 800690a:	4653      	mov	r3, sl
 800690c:	f7f9 fc2e 	bl	800016c <__adddf3>
 8006910:	460b      	mov	r3, r1
 8006912:	4954      	ldr	r1, [pc, #336]	; (8006a64 <_strtod_l+0xb2c>)
 8006914:	4a58      	ldr	r2, [pc, #352]	; (8006a78 <_strtod_l+0xb40>)
 8006916:	4019      	ands	r1, r3
 8006918:	4291      	cmp	r1, r2
 800691a:	4681      	mov	r9, r0
 800691c:	d95e      	bls.n	80069dc <_strtod_l+0xaa4>
 800691e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006920:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006924:	4293      	cmp	r3, r2
 8006926:	d103      	bne.n	8006930 <_strtod_l+0x9f8>
 8006928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800692a:	3301      	adds	r3, #1
 800692c:	f43f ad26 	beq.w	800637c <_strtod_l+0x444>
 8006930:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8006934:	f8df a130 	ldr.w	sl, [pc, #304]	; 8006a68 <_strtod_l+0xb30>
 8006938:	991c      	ldr	r1, [sp, #112]	; 0x70
 800693a:	4658      	mov	r0, fp
 800693c:	f001 fd7f 	bl	800843e <_Bfree>
 8006940:	9906      	ldr	r1, [sp, #24]
 8006942:	4658      	mov	r0, fp
 8006944:	f001 fd7b 	bl	800843e <_Bfree>
 8006948:	9904      	ldr	r1, [sp, #16]
 800694a:	4658      	mov	r0, fp
 800694c:	f001 fd77 	bl	800843e <_Bfree>
 8006950:	4641      	mov	r1, r8
 8006952:	4658      	mov	r0, fp
 8006954:	f001 fd73 	bl	800843e <_Bfree>
 8006958:	e617      	b.n	800658a <_strtod_l+0x652>
 800695a:	f1b9 0f00 	cmp.w	r9, #0
 800695e:	d119      	bne.n	8006994 <_strtod_l+0xa5c>
 8006960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006962:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006966:	b9e3      	cbnz	r3, 80069a2 <_strtod_l+0xa6a>
 8006968:	2200      	movs	r2, #0
 800696a:	4b41      	ldr	r3, [pc, #260]	; (8006a70 <_strtod_l+0xb38>)
 800696c:	4630      	mov	r0, r6
 800696e:	4639      	mov	r1, r7
 8006970:	f7fa f824 	bl	80009bc <__aeabi_dcmplt>
 8006974:	b9c8      	cbnz	r0, 80069aa <_strtod_l+0xa72>
 8006976:	2200      	movs	r2, #0
 8006978:	4b40      	ldr	r3, [pc, #256]	; (8006a7c <_strtod_l+0xb44>)
 800697a:	4630      	mov	r0, r6
 800697c:	4639      	mov	r1, r7
 800697e:	f7f9 fdab 	bl	80004d8 <__aeabi_dmul>
 8006982:	4604      	mov	r4, r0
 8006984:	460d      	mov	r5, r1
 8006986:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800698a:	9418      	str	r4, [sp, #96]	; 0x60
 800698c:	9319      	str	r3, [sp, #100]	; 0x64
 800698e:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8006992:	e79d      	b.n	80068d0 <_strtod_l+0x998>
 8006994:	f1b9 0f01 	cmp.w	r9, #1
 8006998:	d103      	bne.n	80069a2 <_strtod_l+0xa6a>
 800699a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800699c:	2b00      	cmp	r3, #0
 800699e:	f43f ad8a 	beq.w	80064b6 <_strtod_l+0x57e>
 80069a2:	2600      	movs	r6, #0
 80069a4:	4f36      	ldr	r7, [pc, #216]	; (8006a80 <_strtod_l+0xb48>)
 80069a6:	2400      	movs	r4, #0
 80069a8:	e791      	b.n	80068ce <_strtod_l+0x996>
 80069aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80069ac:	4d33      	ldr	r5, [pc, #204]	; (8006a7c <_strtod_l+0xb44>)
 80069ae:	e7ea      	b.n	8006986 <_strtod_l+0xa4e>
 80069b0:	4b32      	ldr	r3, [pc, #200]	; (8006a7c <_strtod_l+0xb44>)
 80069b2:	2200      	movs	r2, #0
 80069b4:	4630      	mov	r0, r6
 80069b6:	4639      	mov	r1, r7
 80069b8:	f7f9 fd8e 	bl	80004d8 <__aeabi_dmul>
 80069bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069be:	4604      	mov	r4, r0
 80069c0:	460d      	mov	r5, r1
 80069c2:	b933      	cbnz	r3, 80069d2 <_strtod_l+0xa9a>
 80069c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80069c8:	9010      	str	r0, [sp, #64]	; 0x40
 80069ca:	9311      	str	r3, [sp, #68]	; 0x44
 80069cc:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80069d0:	e77e      	b.n	80068d0 <_strtod_l+0x998>
 80069d2:	4602      	mov	r2, r0
 80069d4:	460b      	mov	r3, r1
 80069d6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80069da:	e7f7      	b.n	80069cc <_strtod_l+0xa94>
 80069dc:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 80069e0:	9b05      	ldr	r3, [sp, #20]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d1a8      	bne.n	8006938 <_strtod_l+0xa00>
 80069e6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80069ea:	0d1b      	lsrs	r3, r3, #20
 80069ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80069ee:	051b      	lsls	r3, r3, #20
 80069f0:	429a      	cmp	r2, r3
 80069f2:	4656      	mov	r6, sl
 80069f4:	d1a0      	bne.n	8006938 <_strtod_l+0xa00>
 80069f6:	4629      	mov	r1, r5
 80069f8:	4620      	mov	r0, r4
 80069fa:	f7fa f81d 	bl	8000a38 <__aeabi_d2iz>
 80069fe:	f7f9 fd01 	bl	8000404 <__aeabi_i2d>
 8006a02:	460b      	mov	r3, r1
 8006a04:	4602      	mov	r2, r0
 8006a06:	4629      	mov	r1, r5
 8006a08:	4620      	mov	r0, r4
 8006a0a:	f7f9 fbad 	bl	8000168 <__aeabi_dsub>
 8006a0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a10:	4604      	mov	r4, r0
 8006a12:	460d      	mov	r5, r1
 8006a14:	b933      	cbnz	r3, 8006a24 <_strtod_l+0xaec>
 8006a16:	f1b9 0f00 	cmp.w	r9, #0
 8006a1a:	d103      	bne.n	8006a24 <_strtod_l+0xaec>
 8006a1c:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8006a20:	2e00      	cmp	r6, #0
 8006a22:	d06a      	beq.n	8006afa <_strtod_l+0xbc2>
 8006a24:	a30a      	add	r3, pc, #40	; (adr r3, 8006a50 <_strtod_l+0xb18>)
 8006a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	4629      	mov	r1, r5
 8006a2e:	f7f9 ffc5 	bl	80009bc <__aeabi_dcmplt>
 8006a32:	2800      	cmp	r0, #0
 8006a34:	f47f acad 	bne.w	8006392 <_strtod_l+0x45a>
 8006a38:	a307      	add	r3, pc, #28	; (adr r3, 8006a58 <_strtod_l+0xb20>)
 8006a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a3e:	4620      	mov	r0, r4
 8006a40:	4629      	mov	r1, r5
 8006a42:	f7f9 ffd9 	bl	80009f8 <__aeabi_dcmpgt>
 8006a46:	2800      	cmp	r0, #0
 8006a48:	f43f af76 	beq.w	8006938 <_strtod_l+0xa00>
 8006a4c:	e4a1      	b.n	8006392 <_strtod_l+0x45a>
 8006a4e:	bf00      	nop
 8006a50:	94a03595 	.word	0x94a03595
 8006a54:	3fdfffff 	.word	0x3fdfffff
 8006a58:	35afe535 	.word	0x35afe535
 8006a5c:	3fe00000 	.word	0x3fe00000
 8006a60:	000fffff 	.word	0x000fffff
 8006a64:	7ff00000 	.word	0x7ff00000
 8006a68:	7fefffff 	.word	0x7fefffff
 8006a6c:	39500000 	.word	0x39500000
 8006a70:	3ff00000 	.word	0x3ff00000
 8006a74:	7fe00000 	.word	0x7fe00000
 8006a78:	7c9fffff 	.word	0x7c9fffff
 8006a7c:	3fe00000 	.word	0x3fe00000
 8006a80:	bff00000 	.word	0xbff00000
 8006a84:	9b05      	ldr	r3, [sp, #20]
 8006a86:	b313      	cbz	r3, 8006ace <_strtod_l+0xb96>
 8006a88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a8a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006a8e:	d81e      	bhi.n	8006ace <_strtod_l+0xb96>
 8006a90:	a325      	add	r3, pc, #148	; (adr r3, 8006b28 <_strtod_l+0xbf0>)
 8006a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a96:	4620      	mov	r0, r4
 8006a98:	4629      	mov	r1, r5
 8006a9a:	f7f9 ff99 	bl	80009d0 <__aeabi_dcmple>
 8006a9e:	b190      	cbz	r0, 8006ac6 <_strtod_l+0xb8e>
 8006aa0:	4629      	mov	r1, r5
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	f7f9 fff0 	bl	8000a88 <__aeabi_d2uiz>
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	bf08      	it	eq
 8006aac:	2001      	moveq	r0, #1
 8006aae:	f7f9 fc99 	bl	80003e4 <__aeabi_ui2d>
 8006ab2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ab4:	4604      	mov	r4, r0
 8006ab6:	460d      	mov	r5, r1
 8006ab8:	b9d3      	cbnz	r3, 8006af0 <_strtod_l+0xbb8>
 8006aba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006abe:	9012      	str	r0, [sp, #72]	; 0x48
 8006ac0:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ac2:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8006ac6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ac8:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8006acc:	1a9f      	subs	r7, r3, r2
 8006ace:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006ad2:	f001 ff4b 	bl	800896c <__ulp>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4630      	mov	r0, r6
 8006adc:	4639      	mov	r1, r7
 8006ade:	f7f9 fcfb 	bl	80004d8 <__aeabi_dmul>
 8006ae2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ae6:	f7f9 fb41 	bl	800016c <__adddf3>
 8006aea:	4681      	mov	r9, r0
 8006aec:	468a      	mov	sl, r1
 8006aee:	e777      	b.n	80069e0 <_strtod_l+0xaa8>
 8006af0:	4602      	mov	r2, r0
 8006af2:	460b      	mov	r3, r1
 8006af4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8006af8:	e7e3      	b.n	8006ac2 <_strtod_l+0xb8a>
 8006afa:	a30d      	add	r3, pc, #52	; (adr r3, 8006b30 <_strtod_l+0xbf8>)
 8006afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b00:	f7f9 ff5c 	bl	80009bc <__aeabi_dcmplt>
 8006b04:	e79f      	b.n	8006a46 <_strtod_l+0xb0e>
 8006b06:	2300      	movs	r3, #0
 8006b08:	930d      	str	r3, [sp, #52]	; 0x34
 8006b0a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006b0c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006b0e:	6013      	str	r3, [r2, #0]
 8006b10:	f7ff ba55 	b.w	8005fbe <_strtod_l+0x86>
 8006b14:	2b65      	cmp	r3, #101	; 0x65
 8006b16:	f04f 0200 	mov.w	r2, #0
 8006b1a:	f43f ab42 	beq.w	80061a2 <_strtod_l+0x26a>
 8006b1e:	2101      	movs	r1, #1
 8006b20:	4614      	mov	r4, r2
 8006b22:	9105      	str	r1, [sp, #20]
 8006b24:	f7ff babf 	b.w	80060a6 <_strtod_l+0x16e>
 8006b28:	ffc00000 	.word	0xffc00000
 8006b2c:	41dfffff 	.word	0x41dfffff
 8006b30:	94a03595 	.word	0x94a03595
 8006b34:	3fcfffff 	.word	0x3fcfffff

08006b38 <strtod>:
 8006b38:	4b06      	ldr	r3, [pc, #24]	; (8006b54 <strtod+0x1c>)
 8006b3a:	b410      	push	{r4}
 8006b3c:	681c      	ldr	r4, [r3, #0]
 8006b3e:	4a06      	ldr	r2, [pc, #24]	; (8006b58 <strtod+0x20>)
 8006b40:	6a23      	ldr	r3, [r4, #32]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	bf08      	it	eq
 8006b46:	4613      	moveq	r3, r2
 8006b48:	460a      	mov	r2, r1
 8006b4a:	4601      	mov	r1, r0
 8006b4c:	4620      	mov	r0, r4
 8006b4e:	bc10      	pop	{r4}
 8006b50:	f7ff b9f2 	b.w	8005f38 <_strtod_l>
 8006b54:	20000038 	.word	0x20000038
 8006b58:	2000009c 	.word	0x2000009c

08006b5c <__swbuf_r>:
 8006b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5e:	460e      	mov	r6, r1
 8006b60:	4614      	mov	r4, r2
 8006b62:	4605      	mov	r5, r0
 8006b64:	b118      	cbz	r0, 8006b6e <__swbuf_r+0x12>
 8006b66:	6983      	ldr	r3, [r0, #24]
 8006b68:	b90b      	cbnz	r3, 8006b6e <__swbuf_r+0x12>
 8006b6a:	f000 ffe9 	bl	8007b40 <__sinit>
 8006b6e:	4b21      	ldr	r3, [pc, #132]	; (8006bf4 <__swbuf_r+0x98>)
 8006b70:	429c      	cmp	r4, r3
 8006b72:	d12a      	bne.n	8006bca <__swbuf_r+0x6e>
 8006b74:	686c      	ldr	r4, [r5, #4]
 8006b76:	69a3      	ldr	r3, [r4, #24]
 8006b78:	60a3      	str	r3, [r4, #8]
 8006b7a:	89a3      	ldrh	r3, [r4, #12]
 8006b7c:	071a      	lsls	r2, r3, #28
 8006b7e:	d52e      	bpl.n	8006bde <__swbuf_r+0x82>
 8006b80:	6923      	ldr	r3, [r4, #16]
 8006b82:	b363      	cbz	r3, 8006bde <__swbuf_r+0x82>
 8006b84:	6923      	ldr	r3, [r4, #16]
 8006b86:	6820      	ldr	r0, [r4, #0]
 8006b88:	b2f6      	uxtb	r6, r6
 8006b8a:	1ac0      	subs	r0, r0, r3
 8006b8c:	6963      	ldr	r3, [r4, #20]
 8006b8e:	4637      	mov	r7, r6
 8006b90:	4283      	cmp	r3, r0
 8006b92:	dc04      	bgt.n	8006b9e <__swbuf_r+0x42>
 8006b94:	4621      	mov	r1, r4
 8006b96:	4628      	mov	r0, r5
 8006b98:	f000 ff68 	bl	8007a6c <_fflush_r>
 8006b9c:	bb28      	cbnz	r0, 8006bea <__swbuf_r+0x8e>
 8006b9e:	68a3      	ldr	r3, [r4, #8]
 8006ba0:	3001      	adds	r0, #1
 8006ba2:	3b01      	subs	r3, #1
 8006ba4:	60a3      	str	r3, [r4, #8]
 8006ba6:	6823      	ldr	r3, [r4, #0]
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	6022      	str	r2, [r4, #0]
 8006bac:	701e      	strb	r6, [r3, #0]
 8006bae:	6963      	ldr	r3, [r4, #20]
 8006bb0:	4283      	cmp	r3, r0
 8006bb2:	d004      	beq.n	8006bbe <__swbuf_r+0x62>
 8006bb4:	89a3      	ldrh	r3, [r4, #12]
 8006bb6:	07db      	lsls	r3, r3, #31
 8006bb8:	d519      	bpl.n	8006bee <__swbuf_r+0x92>
 8006bba:	2e0a      	cmp	r6, #10
 8006bbc:	d117      	bne.n	8006bee <__swbuf_r+0x92>
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	4628      	mov	r0, r5
 8006bc2:	f000 ff53 	bl	8007a6c <_fflush_r>
 8006bc6:	b190      	cbz	r0, 8006bee <__swbuf_r+0x92>
 8006bc8:	e00f      	b.n	8006bea <__swbuf_r+0x8e>
 8006bca:	4b0b      	ldr	r3, [pc, #44]	; (8006bf8 <__swbuf_r+0x9c>)
 8006bcc:	429c      	cmp	r4, r3
 8006bce:	d101      	bne.n	8006bd4 <__swbuf_r+0x78>
 8006bd0:	68ac      	ldr	r4, [r5, #8]
 8006bd2:	e7d0      	b.n	8006b76 <__swbuf_r+0x1a>
 8006bd4:	4b09      	ldr	r3, [pc, #36]	; (8006bfc <__swbuf_r+0xa0>)
 8006bd6:	429c      	cmp	r4, r3
 8006bd8:	bf08      	it	eq
 8006bda:	68ec      	ldreq	r4, [r5, #12]
 8006bdc:	e7cb      	b.n	8006b76 <__swbuf_r+0x1a>
 8006bde:	4621      	mov	r1, r4
 8006be0:	4628      	mov	r0, r5
 8006be2:	f000 f80d 	bl	8006c00 <__swsetup_r>
 8006be6:	2800      	cmp	r0, #0
 8006be8:	d0cc      	beq.n	8006b84 <__swbuf_r+0x28>
 8006bea:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006bee:	4638      	mov	r0, r7
 8006bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	08009080 	.word	0x08009080
 8006bf8:	080090a0 	.word	0x080090a0
 8006bfc:	08009060 	.word	0x08009060

08006c00 <__swsetup_r>:
 8006c00:	4b32      	ldr	r3, [pc, #200]	; (8006ccc <__swsetup_r+0xcc>)
 8006c02:	b570      	push	{r4, r5, r6, lr}
 8006c04:	681d      	ldr	r5, [r3, #0]
 8006c06:	4606      	mov	r6, r0
 8006c08:	460c      	mov	r4, r1
 8006c0a:	b125      	cbz	r5, 8006c16 <__swsetup_r+0x16>
 8006c0c:	69ab      	ldr	r3, [r5, #24]
 8006c0e:	b913      	cbnz	r3, 8006c16 <__swsetup_r+0x16>
 8006c10:	4628      	mov	r0, r5
 8006c12:	f000 ff95 	bl	8007b40 <__sinit>
 8006c16:	4b2e      	ldr	r3, [pc, #184]	; (8006cd0 <__swsetup_r+0xd0>)
 8006c18:	429c      	cmp	r4, r3
 8006c1a:	d10f      	bne.n	8006c3c <__swsetup_r+0x3c>
 8006c1c:	686c      	ldr	r4, [r5, #4]
 8006c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c22:	b29a      	uxth	r2, r3
 8006c24:	0715      	lsls	r5, r2, #28
 8006c26:	d42c      	bmi.n	8006c82 <__swsetup_r+0x82>
 8006c28:	06d0      	lsls	r0, r2, #27
 8006c2a:	d411      	bmi.n	8006c50 <__swsetup_r+0x50>
 8006c2c:	2209      	movs	r2, #9
 8006c2e:	6032      	str	r2, [r6, #0]
 8006c30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c34:	81a3      	strh	r3, [r4, #12]
 8006c36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c3a:	e03e      	b.n	8006cba <__swsetup_r+0xba>
 8006c3c:	4b25      	ldr	r3, [pc, #148]	; (8006cd4 <__swsetup_r+0xd4>)
 8006c3e:	429c      	cmp	r4, r3
 8006c40:	d101      	bne.n	8006c46 <__swsetup_r+0x46>
 8006c42:	68ac      	ldr	r4, [r5, #8]
 8006c44:	e7eb      	b.n	8006c1e <__swsetup_r+0x1e>
 8006c46:	4b24      	ldr	r3, [pc, #144]	; (8006cd8 <__swsetup_r+0xd8>)
 8006c48:	429c      	cmp	r4, r3
 8006c4a:	bf08      	it	eq
 8006c4c:	68ec      	ldreq	r4, [r5, #12]
 8006c4e:	e7e6      	b.n	8006c1e <__swsetup_r+0x1e>
 8006c50:	0751      	lsls	r1, r2, #29
 8006c52:	d512      	bpl.n	8006c7a <__swsetup_r+0x7a>
 8006c54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c56:	b141      	cbz	r1, 8006c6a <__swsetup_r+0x6a>
 8006c58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c5c:	4299      	cmp	r1, r3
 8006c5e:	d002      	beq.n	8006c66 <__swsetup_r+0x66>
 8006c60:	4630      	mov	r0, r6
 8006c62:	f001 ffbf 	bl	8008be4 <_free_r>
 8006c66:	2300      	movs	r3, #0
 8006c68:	6363      	str	r3, [r4, #52]	; 0x34
 8006c6a:	89a3      	ldrh	r3, [r4, #12]
 8006c6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c70:	81a3      	strh	r3, [r4, #12]
 8006c72:	2300      	movs	r3, #0
 8006c74:	6063      	str	r3, [r4, #4]
 8006c76:	6923      	ldr	r3, [r4, #16]
 8006c78:	6023      	str	r3, [r4, #0]
 8006c7a:	89a3      	ldrh	r3, [r4, #12]
 8006c7c:	f043 0308 	orr.w	r3, r3, #8
 8006c80:	81a3      	strh	r3, [r4, #12]
 8006c82:	6923      	ldr	r3, [r4, #16]
 8006c84:	b94b      	cbnz	r3, 8006c9a <__swsetup_r+0x9a>
 8006c86:	89a3      	ldrh	r3, [r4, #12]
 8006c88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c90:	d003      	beq.n	8006c9a <__swsetup_r+0x9a>
 8006c92:	4621      	mov	r1, r4
 8006c94:	4630      	mov	r0, r6
 8006c96:	f001 fb39 	bl	800830c <__smakebuf_r>
 8006c9a:	89a2      	ldrh	r2, [r4, #12]
 8006c9c:	f012 0301 	ands.w	r3, r2, #1
 8006ca0:	d00c      	beq.n	8006cbc <__swsetup_r+0xbc>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	60a3      	str	r3, [r4, #8]
 8006ca6:	6963      	ldr	r3, [r4, #20]
 8006ca8:	425b      	negs	r3, r3
 8006caa:	61a3      	str	r3, [r4, #24]
 8006cac:	6923      	ldr	r3, [r4, #16]
 8006cae:	b953      	cbnz	r3, 8006cc6 <__swsetup_r+0xc6>
 8006cb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cb4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006cb8:	d1ba      	bne.n	8006c30 <__swsetup_r+0x30>
 8006cba:	bd70      	pop	{r4, r5, r6, pc}
 8006cbc:	0792      	lsls	r2, r2, #30
 8006cbe:	bf58      	it	pl
 8006cc0:	6963      	ldrpl	r3, [r4, #20]
 8006cc2:	60a3      	str	r3, [r4, #8]
 8006cc4:	e7f2      	b.n	8006cac <__swsetup_r+0xac>
 8006cc6:	2000      	movs	r0, #0
 8006cc8:	e7f7      	b.n	8006cba <__swsetup_r+0xba>
 8006cca:	bf00      	nop
 8006ccc:	20000038 	.word	0x20000038
 8006cd0:	08009080 	.word	0x08009080
 8006cd4:	080090a0 	.word	0x080090a0
 8006cd8:	08009060 	.word	0x08009060

08006cdc <quorem>:
 8006cdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ce0:	6903      	ldr	r3, [r0, #16]
 8006ce2:	690c      	ldr	r4, [r1, #16]
 8006ce4:	4680      	mov	r8, r0
 8006ce6:	42a3      	cmp	r3, r4
 8006ce8:	f2c0 8084 	blt.w	8006df4 <quorem+0x118>
 8006cec:	3c01      	subs	r4, #1
 8006cee:	f101 0714 	add.w	r7, r1, #20
 8006cf2:	f100 0614 	add.w	r6, r0, #20
 8006cf6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006cfa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006cfe:	3501      	adds	r5, #1
 8006d00:	fbb0 f5f5 	udiv	r5, r0, r5
 8006d04:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006d08:	eb06 030c 	add.w	r3, r6, ip
 8006d0c:	eb07 090c 	add.w	r9, r7, ip
 8006d10:	9301      	str	r3, [sp, #4]
 8006d12:	b39d      	cbz	r5, 8006d7c <quorem+0xa0>
 8006d14:	f04f 0a00 	mov.w	sl, #0
 8006d18:	4638      	mov	r0, r7
 8006d1a:	46b6      	mov	lr, r6
 8006d1c:	46d3      	mov	fp, sl
 8006d1e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006d22:	b293      	uxth	r3, r2
 8006d24:	fb05 a303 	mla	r3, r5, r3, sl
 8006d28:	0c12      	lsrs	r2, r2, #16
 8006d2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d2e:	fb05 a202 	mla	r2, r5, r2, sl
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	ebab 0303 	sub.w	r3, fp, r3
 8006d38:	f8de b000 	ldr.w	fp, [lr]
 8006d3c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006d40:	fa1f fb8b 	uxth.w	fp, fp
 8006d44:	445b      	add	r3, fp
 8006d46:	fa1f fb82 	uxth.w	fp, r2
 8006d4a:	f8de 2000 	ldr.w	r2, [lr]
 8006d4e:	4581      	cmp	r9, r0
 8006d50:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006d54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d5e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006d62:	f84e 3b04 	str.w	r3, [lr], #4
 8006d66:	d2da      	bcs.n	8006d1e <quorem+0x42>
 8006d68:	f856 300c 	ldr.w	r3, [r6, ip]
 8006d6c:	b933      	cbnz	r3, 8006d7c <quorem+0xa0>
 8006d6e:	9b01      	ldr	r3, [sp, #4]
 8006d70:	3b04      	subs	r3, #4
 8006d72:	429e      	cmp	r6, r3
 8006d74:	461a      	mov	r2, r3
 8006d76:	d331      	bcc.n	8006ddc <quorem+0x100>
 8006d78:	f8c8 4010 	str.w	r4, [r8, #16]
 8006d7c:	4640      	mov	r0, r8
 8006d7e:	f001 fd7d 	bl	800887c <__mcmp>
 8006d82:	2800      	cmp	r0, #0
 8006d84:	db26      	blt.n	8006dd4 <quorem+0xf8>
 8006d86:	4630      	mov	r0, r6
 8006d88:	f04f 0c00 	mov.w	ip, #0
 8006d8c:	3501      	adds	r5, #1
 8006d8e:	f857 1b04 	ldr.w	r1, [r7], #4
 8006d92:	f8d0 e000 	ldr.w	lr, [r0]
 8006d96:	b28b      	uxth	r3, r1
 8006d98:	ebac 0303 	sub.w	r3, ip, r3
 8006d9c:	fa1f f28e 	uxth.w	r2, lr
 8006da0:	4413      	add	r3, r2
 8006da2:	0c0a      	lsrs	r2, r1, #16
 8006da4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006da8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006db2:	45b9      	cmp	r9, r7
 8006db4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006db8:	f840 3b04 	str.w	r3, [r0], #4
 8006dbc:	d2e7      	bcs.n	8006d8e <quorem+0xb2>
 8006dbe:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006dc2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006dc6:	b92a      	cbnz	r2, 8006dd4 <quorem+0xf8>
 8006dc8:	3b04      	subs	r3, #4
 8006dca:	429e      	cmp	r6, r3
 8006dcc:	461a      	mov	r2, r3
 8006dce:	d30b      	bcc.n	8006de8 <quorem+0x10c>
 8006dd0:	f8c8 4010 	str.w	r4, [r8, #16]
 8006dd4:	4628      	mov	r0, r5
 8006dd6:	b003      	add	sp, #12
 8006dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ddc:	6812      	ldr	r2, [r2, #0]
 8006dde:	3b04      	subs	r3, #4
 8006de0:	2a00      	cmp	r2, #0
 8006de2:	d1c9      	bne.n	8006d78 <quorem+0x9c>
 8006de4:	3c01      	subs	r4, #1
 8006de6:	e7c4      	b.n	8006d72 <quorem+0x96>
 8006de8:	6812      	ldr	r2, [r2, #0]
 8006dea:	3b04      	subs	r3, #4
 8006dec:	2a00      	cmp	r2, #0
 8006dee:	d1ef      	bne.n	8006dd0 <quorem+0xf4>
 8006df0:	3c01      	subs	r4, #1
 8006df2:	e7ea      	b.n	8006dca <quorem+0xee>
 8006df4:	2000      	movs	r0, #0
 8006df6:	e7ee      	b.n	8006dd6 <quorem+0xfa>

08006df8 <_dtoa_r>:
 8006df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dfc:	4616      	mov	r6, r2
 8006dfe:	461f      	mov	r7, r3
 8006e00:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006e02:	b095      	sub	sp, #84	; 0x54
 8006e04:	4604      	mov	r4, r0
 8006e06:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8006e0a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006e0e:	b93d      	cbnz	r5, 8006e20 <_dtoa_r+0x28>
 8006e10:	2010      	movs	r0, #16
 8006e12:	f001 fabb 	bl	800838c <malloc>
 8006e16:	6260      	str	r0, [r4, #36]	; 0x24
 8006e18:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e1c:	6005      	str	r5, [r0, #0]
 8006e1e:	60c5      	str	r5, [r0, #12]
 8006e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e22:	6819      	ldr	r1, [r3, #0]
 8006e24:	b151      	cbz	r1, 8006e3c <_dtoa_r+0x44>
 8006e26:	685a      	ldr	r2, [r3, #4]
 8006e28:	2301      	movs	r3, #1
 8006e2a:	4093      	lsls	r3, r2
 8006e2c:	604a      	str	r2, [r1, #4]
 8006e2e:	608b      	str	r3, [r1, #8]
 8006e30:	4620      	mov	r0, r4
 8006e32:	f001 fb04 	bl	800843e <_Bfree>
 8006e36:	2200      	movs	r2, #0
 8006e38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e3a:	601a      	str	r2, [r3, #0]
 8006e3c:	1e3b      	subs	r3, r7, #0
 8006e3e:	bfaf      	iteee	ge
 8006e40:	2300      	movge	r3, #0
 8006e42:	2201      	movlt	r2, #1
 8006e44:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e48:	9303      	strlt	r3, [sp, #12]
 8006e4a:	bfac      	ite	ge
 8006e4c:	f8c8 3000 	strge.w	r3, [r8]
 8006e50:	f8c8 2000 	strlt.w	r2, [r8]
 8006e54:	4bae      	ldr	r3, [pc, #696]	; (8007110 <_dtoa_r+0x318>)
 8006e56:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006e5a:	ea33 0308 	bics.w	r3, r3, r8
 8006e5e:	d11b      	bne.n	8006e98 <_dtoa_r+0xa0>
 8006e60:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e64:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	9b02      	ldr	r3, [sp, #8]
 8006e6a:	b923      	cbnz	r3, 8006e76 <_dtoa_r+0x7e>
 8006e6c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006e70:	2800      	cmp	r0, #0
 8006e72:	f000 8545 	beq.w	8007900 <_dtoa_r+0xb08>
 8006e76:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e78:	b953      	cbnz	r3, 8006e90 <_dtoa_r+0x98>
 8006e7a:	4ba6      	ldr	r3, [pc, #664]	; (8007114 <_dtoa_r+0x31c>)
 8006e7c:	e021      	b.n	8006ec2 <_dtoa_r+0xca>
 8006e7e:	4ba6      	ldr	r3, [pc, #664]	; (8007118 <_dtoa_r+0x320>)
 8006e80:	9306      	str	r3, [sp, #24]
 8006e82:	3308      	adds	r3, #8
 8006e84:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006e86:	6013      	str	r3, [r2, #0]
 8006e88:	9806      	ldr	r0, [sp, #24]
 8006e8a:	b015      	add	sp, #84	; 0x54
 8006e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e90:	4ba0      	ldr	r3, [pc, #640]	; (8007114 <_dtoa_r+0x31c>)
 8006e92:	9306      	str	r3, [sp, #24]
 8006e94:	3303      	adds	r3, #3
 8006e96:	e7f5      	b.n	8006e84 <_dtoa_r+0x8c>
 8006e98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	4630      	mov	r0, r6
 8006ea2:	4639      	mov	r1, r7
 8006ea4:	f7f9 fd80 	bl	80009a8 <__aeabi_dcmpeq>
 8006ea8:	4682      	mov	sl, r0
 8006eaa:	b160      	cbz	r0, 8006ec6 <_dtoa_r+0xce>
 8006eac:	2301      	movs	r3, #1
 8006eae:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006eb0:	6013      	str	r3, [r2, #0]
 8006eb2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f000 8520 	beq.w	80078fa <_dtoa_r+0xb02>
 8006eba:	4b98      	ldr	r3, [pc, #608]	; (800711c <_dtoa_r+0x324>)
 8006ebc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006ebe:	6013      	str	r3, [r2, #0]
 8006ec0:	3b01      	subs	r3, #1
 8006ec2:	9306      	str	r3, [sp, #24]
 8006ec4:	e7e0      	b.n	8006e88 <_dtoa_r+0x90>
 8006ec6:	ab12      	add	r3, sp, #72	; 0x48
 8006ec8:	9301      	str	r3, [sp, #4]
 8006eca:	ab13      	add	r3, sp, #76	; 0x4c
 8006ecc:	9300      	str	r3, [sp, #0]
 8006ece:	4632      	mov	r2, r6
 8006ed0:	463b      	mov	r3, r7
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	f001 fdc0 	bl	8008a58 <__d2b>
 8006ed8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006edc:	4683      	mov	fp, r0
 8006ede:	2d00      	cmp	r5, #0
 8006ee0:	d07d      	beq.n	8006fde <_dtoa_r+0x1e6>
 8006ee2:	46b0      	mov	r8, r6
 8006ee4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ee8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8006eec:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8006ef0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006ef4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8006ef8:	2200      	movs	r2, #0
 8006efa:	4b89      	ldr	r3, [pc, #548]	; (8007120 <_dtoa_r+0x328>)
 8006efc:	4640      	mov	r0, r8
 8006efe:	4649      	mov	r1, r9
 8006f00:	f7f9 f932 	bl	8000168 <__aeabi_dsub>
 8006f04:	a37c      	add	r3, pc, #496	; (adr r3, 80070f8 <_dtoa_r+0x300>)
 8006f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0a:	f7f9 fae5 	bl	80004d8 <__aeabi_dmul>
 8006f0e:	a37c      	add	r3, pc, #496	; (adr r3, 8007100 <_dtoa_r+0x308>)
 8006f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f14:	f7f9 f92a 	bl	800016c <__adddf3>
 8006f18:	4606      	mov	r6, r0
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	460f      	mov	r7, r1
 8006f1e:	f7f9 fa71 	bl	8000404 <__aeabi_i2d>
 8006f22:	a379      	add	r3, pc, #484	; (adr r3, 8007108 <_dtoa_r+0x310>)
 8006f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f28:	f7f9 fad6 	bl	80004d8 <__aeabi_dmul>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	460b      	mov	r3, r1
 8006f30:	4630      	mov	r0, r6
 8006f32:	4639      	mov	r1, r7
 8006f34:	f7f9 f91a 	bl	800016c <__adddf3>
 8006f38:	4606      	mov	r6, r0
 8006f3a:	460f      	mov	r7, r1
 8006f3c:	f7f9 fd7c 	bl	8000a38 <__aeabi_d2iz>
 8006f40:	2200      	movs	r2, #0
 8006f42:	4682      	mov	sl, r0
 8006f44:	2300      	movs	r3, #0
 8006f46:	4630      	mov	r0, r6
 8006f48:	4639      	mov	r1, r7
 8006f4a:	f7f9 fd37 	bl	80009bc <__aeabi_dcmplt>
 8006f4e:	b148      	cbz	r0, 8006f64 <_dtoa_r+0x16c>
 8006f50:	4650      	mov	r0, sl
 8006f52:	f7f9 fa57 	bl	8000404 <__aeabi_i2d>
 8006f56:	4632      	mov	r2, r6
 8006f58:	463b      	mov	r3, r7
 8006f5a:	f7f9 fd25 	bl	80009a8 <__aeabi_dcmpeq>
 8006f5e:	b908      	cbnz	r0, 8006f64 <_dtoa_r+0x16c>
 8006f60:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006f64:	f1ba 0f16 	cmp.w	sl, #22
 8006f68:	d85a      	bhi.n	8007020 <_dtoa_r+0x228>
 8006f6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f6e:	496d      	ldr	r1, [pc, #436]	; (8007124 <_dtoa_r+0x32c>)
 8006f70:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006f74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f78:	f7f9 fd3e 	bl	80009f8 <__aeabi_dcmpgt>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	d051      	beq.n	8007024 <_dtoa_r+0x22c>
 8006f80:	2300      	movs	r3, #0
 8006f82:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006f86:	930d      	str	r3, [sp, #52]	; 0x34
 8006f88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f8a:	1b5d      	subs	r5, r3, r5
 8006f8c:	1e6b      	subs	r3, r5, #1
 8006f8e:	9307      	str	r3, [sp, #28]
 8006f90:	bf43      	ittte	mi
 8006f92:	2300      	movmi	r3, #0
 8006f94:	f1c5 0901 	rsbmi	r9, r5, #1
 8006f98:	9307      	strmi	r3, [sp, #28]
 8006f9a:	f04f 0900 	movpl.w	r9, #0
 8006f9e:	f1ba 0f00 	cmp.w	sl, #0
 8006fa2:	db41      	blt.n	8007028 <_dtoa_r+0x230>
 8006fa4:	9b07      	ldr	r3, [sp, #28]
 8006fa6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8006faa:	4453      	add	r3, sl
 8006fac:	9307      	str	r3, [sp, #28]
 8006fae:	2300      	movs	r3, #0
 8006fb0:	9308      	str	r3, [sp, #32]
 8006fb2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006fb4:	2b09      	cmp	r3, #9
 8006fb6:	f200 808f 	bhi.w	80070d8 <_dtoa_r+0x2e0>
 8006fba:	2b05      	cmp	r3, #5
 8006fbc:	bfc4      	itt	gt
 8006fbe:	3b04      	subgt	r3, #4
 8006fc0:	931e      	strgt	r3, [sp, #120]	; 0x78
 8006fc2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006fc4:	bfc8      	it	gt
 8006fc6:	2500      	movgt	r5, #0
 8006fc8:	f1a3 0302 	sub.w	r3, r3, #2
 8006fcc:	bfd8      	it	le
 8006fce:	2501      	movle	r5, #1
 8006fd0:	2b03      	cmp	r3, #3
 8006fd2:	f200 808d 	bhi.w	80070f0 <_dtoa_r+0x2f8>
 8006fd6:	e8df f003 	tbb	[pc, r3]
 8006fda:	7d7b      	.short	0x7d7b
 8006fdc:	6f2f      	.short	0x6f2f
 8006fde:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006fe2:	441d      	add	r5, r3
 8006fe4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006fe8:	2820      	cmp	r0, #32
 8006fea:	dd13      	ble.n	8007014 <_dtoa_r+0x21c>
 8006fec:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006ff0:	9b02      	ldr	r3, [sp, #8]
 8006ff2:	fa08 f800 	lsl.w	r8, r8, r0
 8006ff6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006ffa:	fa23 f000 	lsr.w	r0, r3, r0
 8006ffe:	ea48 0000 	orr.w	r0, r8, r0
 8007002:	f7f9 f9ef 	bl	80003e4 <__aeabi_ui2d>
 8007006:	2301      	movs	r3, #1
 8007008:	4680      	mov	r8, r0
 800700a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800700e:	3d01      	subs	r5, #1
 8007010:	9310      	str	r3, [sp, #64]	; 0x40
 8007012:	e771      	b.n	8006ef8 <_dtoa_r+0x100>
 8007014:	9b02      	ldr	r3, [sp, #8]
 8007016:	f1c0 0020 	rsb	r0, r0, #32
 800701a:	fa03 f000 	lsl.w	r0, r3, r0
 800701e:	e7f0      	b.n	8007002 <_dtoa_r+0x20a>
 8007020:	2301      	movs	r3, #1
 8007022:	e7b0      	b.n	8006f86 <_dtoa_r+0x18e>
 8007024:	900d      	str	r0, [sp, #52]	; 0x34
 8007026:	e7af      	b.n	8006f88 <_dtoa_r+0x190>
 8007028:	f1ca 0300 	rsb	r3, sl, #0
 800702c:	9308      	str	r3, [sp, #32]
 800702e:	2300      	movs	r3, #0
 8007030:	eba9 090a 	sub.w	r9, r9, sl
 8007034:	930c      	str	r3, [sp, #48]	; 0x30
 8007036:	e7bc      	b.n	8006fb2 <_dtoa_r+0x1ba>
 8007038:	2301      	movs	r3, #1
 800703a:	9309      	str	r3, [sp, #36]	; 0x24
 800703c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800703e:	2b00      	cmp	r3, #0
 8007040:	dd74      	ble.n	800712c <_dtoa_r+0x334>
 8007042:	4698      	mov	r8, r3
 8007044:	9304      	str	r3, [sp, #16]
 8007046:	2200      	movs	r2, #0
 8007048:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800704a:	6072      	str	r2, [r6, #4]
 800704c:	2204      	movs	r2, #4
 800704e:	f102 0014 	add.w	r0, r2, #20
 8007052:	4298      	cmp	r0, r3
 8007054:	6871      	ldr	r1, [r6, #4]
 8007056:	d96e      	bls.n	8007136 <_dtoa_r+0x33e>
 8007058:	4620      	mov	r0, r4
 800705a:	f001 f9bc 	bl	80083d6 <_Balloc>
 800705e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007060:	6030      	str	r0, [r6, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f1b8 0f0e 	cmp.w	r8, #14
 8007068:	9306      	str	r3, [sp, #24]
 800706a:	f200 80ed 	bhi.w	8007248 <_dtoa_r+0x450>
 800706e:	2d00      	cmp	r5, #0
 8007070:	f000 80ea 	beq.w	8007248 <_dtoa_r+0x450>
 8007074:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007078:	f1ba 0f00 	cmp.w	sl, #0
 800707c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007080:	dd77      	ble.n	8007172 <_dtoa_r+0x37a>
 8007082:	4a28      	ldr	r2, [pc, #160]	; (8007124 <_dtoa_r+0x32c>)
 8007084:	f00a 030f 	and.w	r3, sl, #15
 8007088:	ea4f 162a 	mov.w	r6, sl, asr #4
 800708c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007090:	06f0      	lsls	r0, r6, #27
 8007092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007096:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800709a:	d568      	bpl.n	800716e <_dtoa_r+0x376>
 800709c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80070a0:	4b21      	ldr	r3, [pc, #132]	; (8007128 <_dtoa_r+0x330>)
 80070a2:	2503      	movs	r5, #3
 80070a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070a8:	f7f9 fb40 	bl	800072c <__aeabi_ddiv>
 80070ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070b0:	f006 060f 	and.w	r6, r6, #15
 80070b4:	4f1c      	ldr	r7, [pc, #112]	; (8007128 <_dtoa_r+0x330>)
 80070b6:	e04f      	b.n	8007158 <_dtoa_r+0x360>
 80070b8:	2301      	movs	r3, #1
 80070ba:	9309      	str	r3, [sp, #36]	; 0x24
 80070bc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80070be:	4453      	add	r3, sl
 80070c0:	f103 0801 	add.w	r8, r3, #1
 80070c4:	9304      	str	r3, [sp, #16]
 80070c6:	4643      	mov	r3, r8
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	bfb8      	it	lt
 80070cc:	2301      	movlt	r3, #1
 80070ce:	e7ba      	b.n	8007046 <_dtoa_r+0x24e>
 80070d0:	2300      	movs	r3, #0
 80070d2:	e7b2      	b.n	800703a <_dtoa_r+0x242>
 80070d4:	2300      	movs	r3, #0
 80070d6:	e7f0      	b.n	80070ba <_dtoa_r+0x2c2>
 80070d8:	2501      	movs	r5, #1
 80070da:	2300      	movs	r3, #0
 80070dc:	9509      	str	r5, [sp, #36]	; 0x24
 80070de:	931e      	str	r3, [sp, #120]	; 0x78
 80070e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80070e4:	2200      	movs	r2, #0
 80070e6:	9304      	str	r3, [sp, #16]
 80070e8:	4698      	mov	r8, r3
 80070ea:	2312      	movs	r3, #18
 80070ec:	921f      	str	r2, [sp, #124]	; 0x7c
 80070ee:	e7aa      	b.n	8007046 <_dtoa_r+0x24e>
 80070f0:	2301      	movs	r3, #1
 80070f2:	9309      	str	r3, [sp, #36]	; 0x24
 80070f4:	e7f4      	b.n	80070e0 <_dtoa_r+0x2e8>
 80070f6:	bf00      	nop
 80070f8:	636f4361 	.word	0x636f4361
 80070fc:	3fd287a7 	.word	0x3fd287a7
 8007100:	8b60c8b3 	.word	0x8b60c8b3
 8007104:	3fc68a28 	.word	0x3fc68a28
 8007108:	509f79fb 	.word	0x509f79fb
 800710c:	3fd34413 	.word	0x3fd34413
 8007110:	7ff00000 	.word	0x7ff00000
 8007114:	08009059 	.word	0x08009059
 8007118:	08009050 	.word	0x08009050
 800711c:	08008ffd 	.word	0x08008ffd
 8007120:	3ff80000 	.word	0x3ff80000
 8007124:	080090f8 	.word	0x080090f8
 8007128:	080090d0 	.word	0x080090d0
 800712c:	2301      	movs	r3, #1
 800712e:	9304      	str	r3, [sp, #16]
 8007130:	4698      	mov	r8, r3
 8007132:	461a      	mov	r2, r3
 8007134:	e7da      	b.n	80070ec <_dtoa_r+0x2f4>
 8007136:	3101      	adds	r1, #1
 8007138:	6071      	str	r1, [r6, #4]
 800713a:	0052      	lsls	r2, r2, #1
 800713c:	e787      	b.n	800704e <_dtoa_r+0x256>
 800713e:	07f1      	lsls	r1, r6, #31
 8007140:	d508      	bpl.n	8007154 <_dtoa_r+0x35c>
 8007142:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007146:	e9d7 2300 	ldrd	r2, r3, [r7]
 800714a:	f7f9 f9c5 	bl	80004d8 <__aeabi_dmul>
 800714e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007152:	3501      	adds	r5, #1
 8007154:	1076      	asrs	r6, r6, #1
 8007156:	3708      	adds	r7, #8
 8007158:	2e00      	cmp	r6, #0
 800715a:	d1f0      	bne.n	800713e <_dtoa_r+0x346>
 800715c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007160:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007164:	f7f9 fae2 	bl	800072c <__aeabi_ddiv>
 8007168:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800716c:	e01b      	b.n	80071a6 <_dtoa_r+0x3ae>
 800716e:	2502      	movs	r5, #2
 8007170:	e7a0      	b.n	80070b4 <_dtoa_r+0x2bc>
 8007172:	f000 80a4 	beq.w	80072be <_dtoa_r+0x4c6>
 8007176:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800717a:	f1ca 0600 	rsb	r6, sl, #0
 800717e:	4ba0      	ldr	r3, [pc, #640]	; (8007400 <_dtoa_r+0x608>)
 8007180:	f006 020f 	and.w	r2, r6, #15
 8007184:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718c:	f7f9 f9a4 	bl	80004d8 <__aeabi_dmul>
 8007190:	2502      	movs	r5, #2
 8007192:	2300      	movs	r3, #0
 8007194:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007198:	4f9a      	ldr	r7, [pc, #616]	; (8007404 <_dtoa_r+0x60c>)
 800719a:	1136      	asrs	r6, r6, #4
 800719c:	2e00      	cmp	r6, #0
 800719e:	f040 8083 	bne.w	80072a8 <_dtoa_r+0x4b0>
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1e0      	bne.n	8007168 <_dtoa_r+0x370>
 80071a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	f000 808a 	beq.w	80072c2 <_dtoa_r+0x4ca>
 80071ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071b2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80071b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80071ba:	2200      	movs	r2, #0
 80071bc:	4b92      	ldr	r3, [pc, #584]	; (8007408 <_dtoa_r+0x610>)
 80071be:	f7f9 fbfd 	bl	80009bc <__aeabi_dcmplt>
 80071c2:	2800      	cmp	r0, #0
 80071c4:	d07d      	beq.n	80072c2 <_dtoa_r+0x4ca>
 80071c6:	f1b8 0f00 	cmp.w	r8, #0
 80071ca:	d07a      	beq.n	80072c2 <_dtoa_r+0x4ca>
 80071cc:	9b04      	ldr	r3, [sp, #16]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	dd36      	ble.n	8007240 <_dtoa_r+0x448>
 80071d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80071d6:	2200      	movs	r2, #0
 80071d8:	4b8c      	ldr	r3, [pc, #560]	; (800740c <_dtoa_r+0x614>)
 80071da:	f7f9 f97d 	bl	80004d8 <__aeabi_dmul>
 80071de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071e2:	9e04      	ldr	r6, [sp, #16]
 80071e4:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 80071e8:	3501      	adds	r5, #1
 80071ea:	4628      	mov	r0, r5
 80071ec:	f7f9 f90a 	bl	8000404 <__aeabi_i2d>
 80071f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071f4:	f7f9 f970 	bl	80004d8 <__aeabi_dmul>
 80071f8:	2200      	movs	r2, #0
 80071fa:	4b85      	ldr	r3, [pc, #532]	; (8007410 <_dtoa_r+0x618>)
 80071fc:	f7f8 ffb6 	bl	800016c <__adddf3>
 8007200:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8007204:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007208:	950b      	str	r5, [sp, #44]	; 0x2c
 800720a:	2e00      	cmp	r6, #0
 800720c:	d15c      	bne.n	80072c8 <_dtoa_r+0x4d0>
 800720e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007212:	2200      	movs	r2, #0
 8007214:	4b7f      	ldr	r3, [pc, #508]	; (8007414 <_dtoa_r+0x61c>)
 8007216:	f7f8 ffa7 	bl	8000168 <__aeabi_dsub>
 800721a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800721c:	462b      	mov	r3, r5
 800721e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007222:	f7f9 fbe9 	bl	80009f8 <__aeabi_dcmpgt>
 8007226:	2800      	cmp	r0, #0
 8007228:	f040 8281 	bne.w	800772e <_dtoa_r+0x936>
 800722c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007230:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007232:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007236:	f7f9 fbc1 	bl	80009bc <__aeabi_dcmplt>
 800723a:	2800      	cmp	r0, #0
 800723c:	f040 8275 	bne.w	800772a <_dtoa_r+0x932>
 8007240:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007244:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007248:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800724a:	2b00      	cmp	r3, #0
 800724c:	f2c0 814b 	blt.w	80074e6 <_dtoa_r+0x6ee>
 8007250:	f1ba 0f0e 	cmp.w	sl, #14
 8007254:	f300 8147 	bgt.w	80074e6 <_dtoa_r+0x6ee>
 8007258:	4b69      	ldr	r3, [pc, #420]	; (8007400 <_dtoa_r+0x608>)
 800725a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800725e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007262:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007266:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007268:	2b00      	cmp	r3, #0
 800726a:	f280 80d7 	bge.w	800741c <_dtoa_r+0x624>
 800726e:	f1b8 0f00 	cmp.w	r8, #0
 8007272:	f300 80d3 	bgt.w	800741c <_dtoa_r+0x624>
 8007276:	f040 8257 	bne.w	8007728 <_dtoa_r+0x930>
 800727a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800727e:	2200      	movs	r2, #0
 8007280:	4b64      	ldr	r3, [pc, #400]	; (8007414 <_dtoa_r+0x61c>)
 8007282:	f7f9 f929 	bl	80004d8 <__aeabi_dmul>
 8007286:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800728a:	f7f9 fbab 	bl	80009e4 <__aeabi_dcmpge>
 800728e:	4646      	mov	r6, r8
 8007290:	4647      	mov	r7, r8
 8007292:	2800      	cmp	r0, #0
 8007294:	f040 822d 	bne.w	80076f2 <_dtoa_r+0x8fa>
 8007298:	9b06      	ldr	r3, [sp, #24]
 800729a:	9a06      	ldr	r2, [sp, #24]
 800729c:	1c5d      	adds	r5, r3, #1
 800729e:	2331      	movs	r3, #49	; 0x31
 80072a0:	f10a 0a01 	add.w	sl, sl, #1
 80072a4:	7013      	strb	r3, [r2, #0]
 80072a6:	e228      	b.n	80076fa <_dtoa_r+0x902>
 80072a8:	07f2      	lsls	r2, r6, #31
 80072aa:	d505      	bpl.n	80072b8 <_dtoa_r+0x4c0>
 80072ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072b0:	f7f9 f912 	bl	80004d8 <__aeabi_dmul>
 80072b4:	2301      	movs	r3, #1
 80072b6:	3501      	adds	r5, #1
 80072b8:	1076      	asrs	r6, r6, #1
 80072ba:	3708      	adds	r7, #8
 80072bc:	e76e      	b.n	800719c <_dtoa_r+0x3a4>
 80072be:	2502      	movs	r5, #2
 80072c0:	e771      	b.n	80071a6 <_dtoa_r+0x3ae>
 80072c2:	4657      	mov	r7, sl
 80072c4:	4646      	mov	r6, r8
 80072c6:	e790      	b.n	80071ea <_dtoa_r+0x3f2>
 80072c8:	4b4d      	ldr	r3, [pc, #308]	; (8007400 <_dtoa_r+0x608>)
 80072ca:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80072ce:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80072d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d048      	beq.n	800736a <_dtoa_r+0x572>
 80072d8:	4602      	mov	r2, r0
 80072da:	460b      	mov	r3, r1
 80072dc:	2000      	movs	r0, #0
 80072de:	494e      	ldr	r1, [pc, #312]	; (8007418 <_dtoa_r+0x620>)
 80072e0:	f7f9 fa24 	bl	800072c <__aeabi_ddiv>
 80072e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80072e8:	f7f8 ff3e 	bl	8000168 <__aeabi_dsub>
 80072ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80072f0:	9d06      	ldr	r5, [sp, #24]
 80072f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072f6:	f7f9 fb9f 	bl	8000a38 <__aeabi_d2iz>
 80072fa:	9011      	str	r0, [sp, #68]	; 0x44
 80072fc:	f7f9 f882 	bl	8000404 <__aeabi_i2d>
 8007300:	4602      	mov	r2, r0
 8007302:	460b      	mov	r3, r1
 8007304:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007308:	f7f8 ff2e 	bl	8000168 <__aeabi_dsub>
 800730c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800730e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007312:	3330      	adds	r3, #48	; 0x30
 8007314:	f805 3b01 	strb.w	r3, [r5], #1
 8007318:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800731c:	f7f9 fb4e 	bl	80009bc <__aeabi_dcmplt>
 8007320:	2800      	cmp	r0, #0
 8007322:	d163      	bne.n	80073ec <_dtoa_r+0x5f4>
 8007324:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007328:	2000      	movs	r0, #0
 800732a:	4937      	ldr	r1, [pc, #220]	; (8007408 <_dtoa_r+0x610>)
 800732c:	f7f8 ff1c 	bl	8000168 <__aeabi_dsub>
 8007330:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007334:	f7f9 fb42 	bl	80009bc <__aeabi_dcmplt>
 8007338:	2800      	cmp	r0, #0
 800733a:	f040 80b5 	bne.w	80074a8 <_dtoa_r+0x6b0>
 800733e:	9b06      	ldr	r3, [sp, #24]
 8007340:	1aeb      	subs	r3, r5, r3
 8007342:	429e      	cmp	r6, r3
 8007344:	f77f af7c 	ble.w	8007240 <_dtoa_r+0x448>
 8007348:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800734c:	2200      	movs	r2, #0
 800734e:	4b2f      	ldr	r3, [pc, #188]	; (800740c <_dtoa_r+0x614>)
 8007350:	f7f9 f8c2 	bl	80004d8 <__aeabi_dmul>
 8007354:	2200      	movs	r2, #0
 8007356:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800735a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800735e:	4b2b      	ldr	r3, [pc, #172]	; (800740c <_dtoa_r+0x614>)
 8007360:	f7f9 f8ba 	bl	80004d8 <__aeabi_dmul>
 8007364:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007368:	e7c3      	b.n	80072f2 <_dtoa_r+0x4fa>
 800736a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800736e:	f7f9 f8b3 	bl	80004d8 <__aeabi_dmul>
 8007372:	9b06      	ldr	r3, [sp, #24]
 8007374:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007378:	199d      	adds	r5, r3, r6
 800737a:	461e      	mov	r6, r3
 800737c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007380:	f7f9 fb5a 	bl	8000a38 <__aeabi_d2iz>
 8007384:	9011      	str	r0, [sp, #68]	; 0x44
 8007386:	f7f9 f83d 	bl	8000404 <__aeabi_i2d>
 800738a:	4602      	mov	r2, r0
 800738c:	460b      	mov	r3, r1
 800738e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007392:	f7f8 fee9 	bl	8000168 <__aeabi_dsub>
 8007396:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007398:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800739c:	3330      	adds	r3, #48	; 0x30
 800739e:	f806 3b01 	strb.w	r3, [r6], #1
 80073a2:	42ae      	cmp	r6, r5
 80073a4:	f04f 0200 	mov.w	r2, #0
 80073a8:	d124      	bne.n	80073f4 <_dtoa_r+0x5fc>
 80073aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073ae:	4b1a      	ldr	r3, [pc, #104]	; (8007418 <_dtoa_r+0x620>)
 80073b0:	f7f8 fedc 	bl	800016c <__adddf3>
 80073b4:	4602      	mov	r2, r0
 80073b6:	460b      	mov	r3, r1
 80073b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073bc:	f7f9 fb1c 	bl	80009f8 <__aeabi_dcmpgt>
 80073c0:	2800      	cmp	r0, #0
 80073c2:	d171      	bne.n	80074a8 <_dtoa_r+0x6b0>
 80073c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80073c8:	2000      	movs	r0, #0
 80073ca:	4913      	ldr	r1, [pc, #76]	; (8007418 <_dtoa_r+0x620>)
 80073cc:	f7f8 fecc 	bl	8000168 <__aeabi_dsub>
 80073d0:	4602      	mov	r2, r0
 80073d2:	460b      	mov	r3, r1
 80073d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073d8:	f7f9 faf0 	bl	80009bc <__aeabi_dcmplt>
 80073dc:	2800      	cmp	r0, #0
 80073de:	f43f af2f 	beq.w	8007240 <_dtoa_r+0x448>
 80073e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80073e6:	1e6a      	subs	r2, r5, #1
 80073e8:	2b30      	cmp	r3, #48	; 0x30
 80073ea:	d001      	beq.n	80073f0 <_dtoa_r+0x5f8>
 80073ec:	46ba      	mov	sl, r7
 80073ee:	e04a      	b.n	8007486 <_dtoa_r+0x68e>
 80073f0:	4615      	mov	r5, r2
 80073f2:	e7f6      	b.n	80073e2 <_dtoa_r+0x5ea>
 80073f4:	4b05      	ldr	r3, [pc, #20]	; (800740c <_dtoa_r+0x614>)
 80073f6:	f7f9 f86f 	bl	80004d8 <__aeabi_dmul>
 80073fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073fe:	e7bd      	b.n	800737c <_dtoa_r+0x584>
 8007400:	080090f8 	.word	0x080090f8
 8007404:	080090d0 	.word	0x080090d0
 8007408:	3ff00000 	.word	0x3ff00000
 800740c:	40240000 	.word	0x40240000
 8007410:	401c0000 	.word	0x401c0000
 8007414:	40140000 	.word	0x40140000
 8007418:	3fe00000 	.word	0x3fe00000
 800741c:	9d06      	ldr	r5, [sp, #24]
 800741e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007422:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007426:	4630      	mov	r0, r6
 8007428:	4639      	mov	r1, r7
 800742a:	f7f9 f97f 	bl	800072c <__aeabi_ddiv>
 800742e:	f7f9 fb03 	bl	8000a38 <__aeabi_d2iz>
 8007432:	4681      	mov	r9, r0
 8007434:	f7f8 ffe6 	bl	8000404 <__aeabi_i2d>
 8007438:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800743c:	f7f9 f84c 	bl	80004d8 <__aeabi_dmul>
 8007440:	4602      	mov	r2, r0
 8007442:	460b      	mov	r3, r1
 8007444:	4630      	mov	r0, r6
 8007446:	4639      	mov	r1, r7
 8007448:	f7f8 fe8e 	bl	8000168 <__aeabi_dsub>
 800744c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8007450:	f805 6b01 	strb.w	r6, [r5], #1
 8007454:	9e06      	ldr	r6, [sp, #24]
 8007456:	4602      	mov	r2, r0
 8007458:	1bae      	subs	r6, r5, r6
 800745a:	45b0      	cmp	r8, r6
 800745c:	460b      	mov	r3, r1
 800745e:	d135      	bne.n	80074cc <_dtoa_r+0x6d4>
 8007460:	f7f8 fe84 	bl	800016c <__adddf3>
 8007464:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007468:	4606      	mov	r6, r0
 800746a:	460f      	mov	r7, r1
 800746c:	f7f9 fac4 	bl	80009f8 <__aeabi_dcmpgt>
 8007470:	b9c8      	cbnz	r0, 80074a6 <_dtoa_r+0x6ae>
 8007472:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007476:	4630      	mov	r0, r6
 8007478:	4639      	mov	r1, r7
 800747a:	f7f9 fa95 	bl	80009a8 <__aeabi_dcmpeq>
 800747e:	b110      	cbz	r0, 8007486 <_dtoa_r+0x68e>
 8007480:	f019 0f01 	tst.w	r9, #1
 8007484:	d10f      	bne.n	80074a6 <_dtoa_r+0x6ae>
 8007486:	4659      	mov	r1, fp
 8007488:	4620      	mov	r0, r4
 800748a:	f000 ffd8 	bl	800843e <_Bfree>
 800748e:	2300      	movs	r3, #0
 8007490:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007492:	702b      	strb	r3, [r5, #0]
 8007494:	f10a 0301 	add.w	r3, sl, #1
 8007498:	6013      	str	r3, [r2, #0]
 800749a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800749c:	2b00      	cmp	r3, #0
 800749e:	f43f acf3 	beq.w	8006e88 <_dtoa_r+0x90>
 80074a2:	601d      	str	r5, [r3, #0]
 80074a4:	e4f0      	b.n	8006e88 <_dtoa_r+0x90>
 80074a6:	4657      	mov	r7, sl
 80074a8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80074ac:	1e6b      	subs	r3, r5, #1
 80074ae:	2a39      	cmp	r2, #57	; 0x39
 80074b0:	d106      	bne.n	80074c0 <_dtoa_r+0x6c8>
 80074b2:	9a06      	ldr	r2, [sp, #24]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d107      	bne.n	80074c8 <_dtoa_r+0x6d0>
 80074b8:	2330      	movs	r3, #48	; 0x30
 80074ba:	7013      	strb	r3, [r2, #0]
 80074bc:	4613      	mov	r3, r2
 80074be:	3701      	adds	r7, #1
 80074c0:	781a      	ldrb	r2, [r3, #0]
 80074c2:	3201      	adds	r2, #1
 80074c4:	701a      	strb	r2, [r3, #0]
 80074c6:	e791      	b.n	80073ec <_dtoa_r+0x5f4>
 80074c8:	461d      	mov	r5, r3
 80074ca:	e7ed      	b.n	80074a8 <_dtoa_r+0x6b0>
 80074cc:	2200      	movs	r2, #0
 80074ce:	4b99      	ldr	r3, [pc, #612]	; (8007734 <_dtoa_r+0x93c>)
 80074d0:	f7f9 f802 	bl	80004d8 <__aeabi_dmul>
 80074d4:	2200      	movs	r2, #0
 80074d6:	2300      	movs	r3, #0
 80074d8:	4606      	mov	r6, r0
 80074da:	460f      	mov	r7, r1
 80074dc:	f7f9 fa64 	bl	80009a8 <__aeabi_dcmpeq>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	d09e      	beq.n	8007422 <_dtoa_r+0x62a>
 80074e4:	e7cf      	b.n	8007486 <_dtoa_r+0x68e>
 80074e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074e8:	2a00      	cmp	r2, #0
 80074ea:	f000 8088 	beq.w	80075fe <_dtoa_r+0x806>
 80074ee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80074f0:	2a01      	cmp	r2, #1
 80074f2:	dc6d      	bgt.n	80075d0 <_dtoa_r+0x7d8>
 80074f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80074f6:	2a00      	cmp	r2, #0
 80074f8:	d066      	beq.n	80075c8 <_dtoa_r+0x7d0>
 80074fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80074fe:	464d      	mov	r5, r9
 8007500:	9e08      	ldr	r6, [sp, #32]
 8007502:	9a07      	ldr	r2, [sp, #28]
 8007504:	2101      	movs	r1, #1
 8007506:	441a      	add	r2, r3
 8007508:	4620      	mov	r0, r4
 800750a:	4499      	add	r9, r3
 800750c:	9207      	str	r2, [sp, #28]
 800750e:	f001 f874 	bl	80085fa <__i2b>
 8007512:	4607      	mov	r7, r0
 8007514:	2d00      	cmp	r5, #0
 8007516:	dd0b      	ble.n	8007530 <_dtoa_r+0x738>
 8007518:	9b07      	ldr	r3, [sp, #28]
 800751a:	2b00      	cmp	r3, #0
 800751c:	dd08      	ble.n	8007530 <_dtoa_r+0x738>
 800751e:	42ab      	cmp	r3, r5
 8007520:	bfa8      	it	ge
 8007522:	462b      	movge	r3, r5
 8007524:	9a07      	ldr	r2, [sp, #28]
 8007526:	eba9 0903 	sub.w	r9, r9, r3
 800752a:	1aed      	subs	r5, r5, r3
 800752c:	1ad3      	subs	r3, r2, r3
 800752e:	9307      	str	r3, [sp, #28]
 8007530:	9b08      	ldr	r3, [sp, #32]
 8007532:	b1eb      	cbz	r3, 8007570 <_dtoa_r+0x778>
 8007534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007536:	2b00      	cmp	r3, #0
 8007538:	d065      	beq.n	8007606 <_dtoa_r+0x80e>
 800753a:	b18e      	cbz	r6, 8007560 <_dtoa_r+0x768>
 800753c:	4639      	mov	r1, r7
 800753e:	4632      	mov	r2, r6
 8007540:	4620      	mov	r0, r4
 8007542:	f001 f8f9 	bl	8008738 <__pow5mult>
 8007546:	465a      	mov	r2, fp
 8007548:	4601      	mov	r1, r0
 800754a:	4607      	mov	r7, r0
 800754c:	4620      	mov	r0, r4
 800754e:	f001 f85d 	bl	800860c <__multiply>
 8007552:	4659      	mov	r1, fp
 8007554:	900a      	str	r0, [sp, #40]	; 0x28
 8007556:	4620      	mov	r0, r4
 8007558:	f000 ff71 	bl	800843e <_Bfree>
 800755c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800755e:	469b      	mov	fp, r3
 8007560:	9b08      	ldr	r3, [sp, #32]
 8007562:	1b9a      	subs	r2, r3, r6
 8007564:	d004      	beq.n	8007570 <_dtoa_r+0x778>
 8007566:	4659      	mov	r1, fp
 8007568:	4620      	mov	r0, r4
 800756a:	f001 f8e5 	bl	8008738 <__pow5mult>
 800756e:	4683      	mov	fp, r0
 8007570:	2101      	movs	r1, #1
 8007572:	4620      	mov	r0, r4
 8007574:	f001 f841 	bl	80085fa <__i2b>
 8007578:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800757a:	4606      	mov	r6, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	f000 81c6 	beq.w	800790e <_dtoa_r+0xb16>
 8007582:	461a      	mov	r2, r3
 8007584:	4601      	mov	r1, r0
 8007586:	4620      	mov	r0, r4
 8007588:	f001 f8d6 	bl	8008738 <__pow5mult>
 800758c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800758e:	4606      	mov	r6, r0
 8007590:	2b01      	cmp	r3, #1
 8007592:	dc3e      	bgt.n	8007612 <_dtoa_r+0x81a>
 8007594:	9b02      	ldr	r3, [sp, #8]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d137      	bne.n	800760a <_dtoa_r+0x812>
 800759a:	9b03      	ldr	r3, [sp, #12]
 800759c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d134      	bne.n	800760e <_dtoa_r+0x816>
 80075a4:	9b03      	ldr	r3, [sp, #12]
 80075a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075aa:	0d1b      	lsrs	r3, r3, #20
 80075ac:	051b      	lsls	r3, r3, #20
 80075ae:	b12b      	cbz	r3, 80075bc <_dtoa_r+0x7c4>
 80075b0:	9b07      	ldr	r3, [sp, #28]
 80075b2:	f109 0901 	add.w	r9, r9, #1
 80075b6:	3301      	adds	r3, #1
 80075b8:	9307      	str	r3, [sp, #28]
 80075ba:	2301      	movs	r3, #1
 80075bc:	9308      	str	r3, [sp, #32]
 80075be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d128      	bne.n	8007616 <_dtoa_r+0x81e>
 80075c4:	2001      	movs	r0, #1
 80075c6:	e02e      	b.n	8007626 <_dtoa_r+0x82e>
 80075c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075ca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80075ce:	e796      	b.n	80074fe <_dtoa_r+0x706>
 80075d0:	9b08      	ldr	r3, [sp, #32]
 80075d2:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 80075d6:	42b3      	cmp	r3, r6
 80075d8:	bfb7      	itett	lt
 80075da:	9b08      	ldrlt	r3, [sp, #32]
 80075dc:	1b9e      	subge	r6, r3, r6
 80075de:	1af2      	sublt	r2, r6, r3
 80075e0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80075e2:	bfbf      	itttt	lt
 80075e4:	9608      	strlt	r6, [sp, #32]
 80075e6:	189b      	addlt	r3, r3, r2
 80075e8:	930c      	strlt	r3, [sp, #48]	; 0x30
 80075ea:	2600      	movlt	r6, #0
 80075ec:	f1b8 0f00 	cmp.w	r8, #0
 80075f0:	bfb9      	ittee	lt
 80075f2:	eba9 0508 	sublt.w	r5, r9, r8
 80075f6:	2300      	movlt	r3, #0
 80075f8:	464d      	movge	r5, r9
 80075fa:	4643      	movge	r3, r8
 80075fc:	e781      	b.n	8007502 <_dtoa_r+0x70a>
 80075fe:	9e08      	ldr	r6, [sp, #32]
 8007600:	464d      	mov	r5, r9
 8007602:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007604:	e786      	b.n	8007514 <_dtoa_r+0x71c>
 8007606:	9a08      	ldr	r2, [sp, #32]
 8007608:	e7ad      	b.n	8007566 <_dtoa_r+0x76e>
 800760a:	2300      	movs	r3, #0
 800760c:	e7d6      	b.n	80075bc <_dtoa_r+0x7c4>
 800760e:	9b02      	ldr	r3, [sp, #8]
 8007610:	e7d4      	b.n	80075bc <_dtoa_r+0x7c4>
 8007612:	2300      	movs	r3, #0
 8007614:	9308      	str	r3, [sp, #32]
 8007616:	6933      	ldr	r3, [r6, #16]
 8007618:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800761c:	6918      	ldr	r0, [r3, #16]
 800761e:	f000 ff9e 	bl	800855e <__hi0bits>
 8007622:	f1c0 0020 	rsb	r0, r0, #32
 8007626:	9b07      	ldr	r3, [sp, #28]
 8007628:	4418      	add	r0, r3
 800762a:	f010 001f 	ands.w	r0, r0, #31
 800762e:	d047      	beq.n	80076c0 <_dtoa_r+0x8c8>
 8007630:	f1c0 0320 	rsb	r3, r0, #32
 8007634:	2b04      	cmp	r3, #4
 8007636:	dd3b      	ble.n	80076b0 <_dtoa_r+0x8b8>
 8007638:	9b07      	ldr	r3, [sp, #28]
 800763a:	f1c0 001c 	rsb	r0, r0, #28
 800763e:	4481      	add	r9, r0
 8007640:	4405      	add	r5, r0
 8007642:	4403      	add	r3, r0
 8007644:	9307      	str	r3, [sp, #28]
 8007646:	f1b9 0f00 	cmp.w	r9, #0
 800764a:	dd05      	ble.n	8007658 <_dtoa_r+0x860>
 800764c:	4659      	mov	r1, fp
 800764e:	464a      	mov	r2, r9
 8007650:	4620      	mov	r0, r4
 8007652:	f001 f8bf 	bl	80087d4 <__lshift>
 8007656:	4683      	mov	fp, r0
 8007658:	9b07      	ldr	r3, [sp, #28]
 800765a:	2b00      	cmp	r3, #0
 800765c:	dd05      	ble.n	800766a <_dtoa_r+0x872>
 800765e:	4631      	mov	r1, r6
 8007660:	461a      	mov	r2, r3
 8007662:	4620      	mov	r0, r4
 8007664:	f001 f8b6 	bl	80087d4 <__lshift>
 8007668:	4606      	mov	r6, r0
 800766a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800766c:	b353      	cbz	r3, 80076c4 <_dtoa_r+0x8cc>
 800766e:	4631      	mov	r1, r6
 8007670:	4658      	mov	r0, fp
 8007672:	f001 f903 	bl	800887c <__mcmp>
 8007676:	2800      	cmp	r0, #0
 8007678:	da24      	bge.n	80076c4 <_dtoa_r+0x8cc>
 800767a:	2300      	movs	r3, #0
 800767c:	4659      	mov	r1, fp
 800767e:	220a      	movs	r2, #10
 8007680:	4620      	mov	r0, r4
 8007682:	f000 fef3 	bl	800846c <__multadd>
 8007686:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007688:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800768c:	4683      	mov	fp, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	f000 8144 	beq.w	800791c <_dtoa_r+0xb24>
 8007694:	2300      	movs	r3, #0
 8007696:	4639      	mov	r1, r7
 8007698:	220a      	movs	r2, #10
 800769a:	4620      	mov	r0, r4
 800769c:	f000 fee6 	bl	800846c <__multadd>
 80076a0:	9b04      	ldr	r3, [sp, #16]
 80076a2:	4607      	mov	r7, r0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	dc4d      	bgt.n	8007744 <_dtoa_r+0x94c>
 80076a8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80076aa:	2b02      	cmp	r3, #2
 80076ac:	dd4a      	ble.n	8007744 <_dtoa_r+0x94c>
 80076ae:	e011      	b.n	80076d4 <_dtoa_r+0x8dc>
 80076b0:	d0c9      	beq.n	8007646 <_dtoa_r+0x84e>
 80076b2:	9a07      	ldr	r2, [sp, #28]
 80076b4:	331c      	adds	r3, #28
 80076b6:	441a      	add	r2, r3
 80076b8:	4499      	add	r9, r3
 80076ba:	441d      	add	r5, r3
 80076bc:	4613      	mov	r3, r2
 80076be:	e7c1      	b.n	8007644 <_dtoa_r+0x84c>
 80076c0:	4603      	mov	r3, r0
 80076c2:	e7f6      	b.n	80076b2 <_dtoa_r+0x8ba>
 80076c4:	f1b8 0f00 	cmp.w	r8, #0
 80076c8:	dc36      	bgt.n	8007738 <_dtoa_r+0x940>
 80076ca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80076cc:	2b02      	cmp	r3, #2
 80076ce:	dd33      	ble.n	8007738 <_dtoa_r+0x940>
 80076d0:	f8cd 8010 	str.w	r8, [sp, #16]
 80076d4:	9b04      	ldr	r3, [sp, #16]
 80076d6:	b963      	cbnz	r3, 80076f2 <_dtoa_r+0x8fa>
 80076d8:	4631      	mov	r1, r6
 80076da:	2205      	movs	r2, #5
 80076dc:	4620      	mov	r0, r4
 80076de:	f000 fec5 	bl	800846c <__multadd>
 80076e2:	4601      	mov	r1, r0
 80076e4:	4606      	mov	r6, r0
 80076e6:	4658      	mov	r0, fp
 80076e8:	f001 f8c8 	bl	800887c <__mcmp>
 80076ec:	2800      	cmp	r0, #0
 80076ee:	f73f add3 	bgt.w	8007298 <_dtoa_r+0x4a0>
 80076f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80076f4:	9d06      	ldr	r5, [sp, #24]
 80076f6:	ea6f 0a03 	mvn.w	sl, r3
 80076fa:	f04f 0900 	mov.w	r9, #0
 80076fe:	4631      	mov	r1, r6
 8007700:	4620      	mov	r0, r4
 8007702:	f000 fe9c 	bl	800843e <_Bfree>
 8007706:	2f00      	cmp	r7, #0
 8007708:	f43f aebd 	beq.w	8007486 <_dtoa_r+0x68e>
 800770c:	f1b9 0f00 	cmp.w	r9, #0
 8007710:	d005      	beq.n	800771e <_dtoa_r+0x926>
 8007712:	45b9      	cmp	r9, r7
 8007714:	d003      	beq.n	800771e <_dtoa_r+0x926>
 8007716:	4649      	mov	r1, r9
 8007718:	4620      	mov	r0, r4
 800771a:	f000 fe90 	bl	800843e <_Bfree>
 800771e:	4639      	mov	r1, r7
 8007720:	4620      	mov	r0, r4
 8007722:	f000 fe8c 	bl	800843e <_Bfree>
 8007726:	e6ae      	b.n	8007486 <_dtoa_r+0x68e>
 8007728:	2600      	movs	r6, #0
 800772a:	4637      	mov	r7, r6
 800772c:	e7e1      	b.n	80076f2 <_dtoa_r+0x8fa>
 800772e:	46ba      	mov	sl, r7
 8007730:	4637      	mov	r7, r6
 8007732:	e5b1      	b.n	8007298 <_dtoa_r+0x4a0>
 8007734:	40240000 	.word	0x40240000
 8007738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800773a:	f8cd 8010 	str.w	r8, [sp, #16]
 800773e:	2b00      	cmp	r3, #0
 8007740:	f000 80f3 	beq.w	800792a <_dtoa_r+0xb32>
 8007744:	2d00      	cmp	r5, #0
 8007746:	dd05      	ble.n	8007754 <_dtoa_r+0x95c>
 8007748:	4639      	mov	r1, r7
 800774a:	462a      	mov	r2, r5
 800774c:	4620      	mov	r0, r4
 800774e:	f001 f841 	bl	80087d4 <__lshift>
 8007752:	4607      	mov	r7, r0
 8007754:	9b08      	ldr	r3, [sp, #32]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d04c      	beq.n	80077f4 <_dtoa_r+0x9fc>
 800775a:	6879      	ldr	r1, [r7, #4]
 800775c:	4620      	mov	r0, r4
 800775e:	f000 fe3a 	bl	80083d6 <_Balloc>
 8007762:	4605      	mov	r5, r0
 8007764:	693a      	ldr	r2, [r7, #16]
 8007766:	f107 010c 	add.w	r1, r7, #12
 800776a:	3202      	adds	r2, #2
 800776c:	0092      	lsls	r2, r2, #2
 800776e:	300c      	adds	r0, #12
 8007770:	f000 fe26 	bl	80083c0 <memcpy>
 8007774:	2201      	movs	r2, #1
 8007776:	4629      	mov	r1, r5
 8007778:	4620      	mov	r0, r4
 800777a:	f001 f82b 	bl	80087d4 <__lshift>
 800777e:	46b9      	mov	r9, r7
 8007780:	4607      	mov	r7, r0
 8007782:	9b06      	ldr	r3, [sp, #24]
 8007784:	9307      	str	r3, [sp, #28]
 8007786:	9b02      	ldr	r3, [sp, #8]
 8007788:	f003 0301 	and.w	r3, r3, #1
 800778c:	9308      	str	r3, [sp, #32]
 800778e:	4631      	mov	r1, r6
 8007790:	4658      	mov	r0, fp
 8007792:	f7ff faa3 	bl	8006cdc <quorem>
 8007796:	4649      	mov	r1, r9
 8007798:	4605      	mov	r5, r0
 800779a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800779e:	4658      	mov	r0, fp
 80077a0:	f001 f86c 	bl	800887c <__mcmp>
 80077a4:	463a      	mov	r2, r7
 80077a6:	9002      	str	r0, [sp, #8]
 80077a8:	4631      	mov	r1, r6
 80077aa:	4620      	mov	r0, r4
 80077ac:	f001 f880 	bl	80088b0 <__mdiff>
 80077b0:	68c3      	ldr	r3, [r0, #12]
 80077b2:	4602      	mov	r2, r0
 80077b4:	bb03      	cbnz	r3, 80077f8 <_dtoa_r+0xa00>
 80077b6:	4601      	mov	r1, r0
 80077b8:	9009      	str	r0, [sp, #36]	; 0x24
 80077ba:	4658      	mov	r0, fp
 80077bc:	f001 f85e 	bl	800887c <__mcmp>
 80077c0:	4603      	mov	r3, r0
 80077c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077c4:	4611      	mov	r1, r2
 80077c6:	4620      	mov	r0, r4
 80077c8:	9309      	str	r3, [sp, #36]	; 0x24
 80077ca:	f000 fe38 	bl	800843e <_Bfree>
 80077ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077d0:	b9a3      	cbnz	r3, 80077fc <_dtoa_r+0xa04>
 80077d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80077d4:	b992      	cbnz	r2, 80077fc <_dtoa_r+0xa04>
 80077d6:	9a08      	ldr	r2, [sp, #32]
 80077d8:	b982      	cbnz	r2, 80077fc <_dtoa_r+0xa04>
 80077da:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80077de:	d029      	beq.n	8007834 <_dtoa_r+0xa3c>
 80077e0:	9b02      	ldr	r3, [sp, #8]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	dd01      	ble.n	80077ea <_dtoa_r+0x9f2>
 80077e6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80077ea:	9b07      	ldr	r3, [sp, #28]
 80077ec:	1c5d      	adds	r5, r3, #1
 80077ee:	f883 8000 	strb.w	r8, [r3]
 80077f2:	e784      	b.n	80076fe <_dtoa_r+0x906>
 80077f4:	4638      	mov	r0, r7
 80077f6:	e7c2      	b.n	800777e <_dtoa_r+0x986>
 80077f8:	2301      	movs	r3, #1
 80077fa:	e7e3      	b.n	80077c4 <_dtoa_r+0x9cc>
 80077fc:	9a02      	ldr	r2, [sp, #8]
 80077fe:	2a00      	cmp	r2, #0
 8007800:	db04      	blt.n	800780c <_dtoa_r+0xa14>
 8007802:	d123      	bne.n	800784c <_dtoa_r+0xa54>
 8007804:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007806:	bb0a      	cbnz	r2, 800784c <_dtoa_r+0xa54>
 8007808:	9a08      	ldr	r2, [sp, #32]
 800780a:	b9fa      	cbnz	r2, 800784c <_dtoa_r+0xa54>
 800780c:	2b00      	cmp	r3, #0
 800780e:	ddec      	ble.n	80077ea <_dtoa_r+0x9f2>
 8007810:	4659      	mov	r1, fp
 8007812:	2201      	movs	r2, #1
 8007814:	4620      	mov	r0, r4
 8007816:	f000 ffdd 	bl	80087d4 <__lshift>
 800781a:	4631      	mov	r1, r6
 800781c:	4683      	mov	fp, r0
 800781e:	f001 f82d 	bl	800887c <__mcmp>
 8007822:	2800      	cmp	r0, #0
 8007824:	dc03      	bgt.n	800782e <_dtoa_r+0xa36>
 8007826:	d1e0      	bne.n	80077ea <_dtoa_r+0x9f2>
 8007828:	f018 0f01 	tst.w	r8, #1
 800782c:	d0dd      	beq.n	80077ea <_dtoa_r+0x9f2>
 800782e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007832:	d1d8      	bne.n	80077e6 <_dtoa_r+0x9ee>
 8007834:	9b07      	ldr	r3, [sp, #28]
 8007836:	9a07      	ldr	r2, [sp, #28]
 8007838:	1c5d      	adds	r5, r3, #1
 800783a:	2339      	movs	r3, #57	; 0x39
 800783c:	7013      	strb	r3, [r2, #0]
 800783e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007842:	1e6a      	subs	r2, r5, #1
 8007844:	2b39      	cmp	r3, #57	; 0x39
 8007846:	d04d      	beq.n	80078e4 <_dtoa_r+0xaec>
 8007848:	3301      	adds	r3, #1
 800784a:	e052      	b.n	80078f2 <_dtoa_r+0xafa>
 800784c:	9a07      	ldr	r2, [sp, #28]
 800784e:	2b00      	cmp	r3, #0
 8007850:	f102 0501 	add.w	r5, r2, #1
 8007854:	dd06      	ble.n	8007864 <_dtoa_r+0xa6c>
 8007856:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800785a:	d0eb      	beq.n	8007834 <_dtoa_r+0xa3c>
 800785c:	f108 0801 	add.w	r8, r8, #1
 8007860:	9b07      	ldr	r3, [sp, #28]
 8007862:	e7c4      	b.n	80077ee <_dtoa_r+0x9f6>
 8007864:	9b06      	ldr	r3, [sp, #24]
 8007866:	9a04      	ldr	r2, [sp, #16]
 8007868:	1aeb      	subs	r3, r5, r3
 800786a:	4293      	cmp	r3, r2
 800786c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007870:	d021      	beq.n	80078b6 <_dtoa_r+0xabe>
 8007872:	4659      	mov	r1, fp
 8007874:	2300      	movs	r3, #0
 8007876:	220a      	movs	r2, #10
 8007878:	4620      	mov	r0, r4
 800787a:	f000 fdf7 	bl	800846c <__multadd>
 800787e:	45b9      	cmp	r9, r7
 8007880:	4683      	mov	fp, r0
 8007882:	f04f 0300 	mov.w	r3, #0
 8007886:	f04f 020a 	mov.w	r2, #10
 800788a:	4649      	mov	r1, r9
 800788c:	4620      	mov	r0, r4
 800788e:	d105      	bne.n	800789c <_dtoa_r+0xaa4>
 8007890:	f000 fdec 	bl	800846c <__multadd>
 8007894:	4681      	mov	r9, r0
 8007896:	4607      	mov	r7, r0
 8007898:	9507      	str	r5, [sp, #28]
 800789a:	e778      	b.n	800778e <_dtoa_r+0x996>
 800789c:	f000 fde6 	bl	800846c <__multadd>
 80078a0:	4639      	mov	r1, r7
 80078a2:	4681      	mov	r9, r0
 80078a4:	2300      	movs	r3, #0
 80078a6:	220a      	movs	r2, #10
 80078a8:	4620      	mov	r0, r4
 80078aa:	f000 fddf 	bl	800846c <__multadd>
 80078ae:	4607      	mov	r7, r0
 80078b0:	e7f2      	b.n	8007898 <_dtoa_r+0xaa0>
 80078b2:	f04f 0900 	mov.w	r9, #0
 80078b6:	4659      	mov	r1, fp
 80078b8:	2201      	movs	r2, #1
 80078ba:	4620      	mov	r0, r4
 80078bc:	f000 ff8a 	bl	80087d4 <__lshift>
 80078c0:	4631      	mov	r1, r6
 80078c2:	4683      	mov	fp, r0
 80078c4:	f000 ffda 	bl	800887c <__mcmp>
 80078c8:	2800      	cmp	r0, #0
 80078ca:	dcb8      	bgt.n	800783e <_dtoa_r+0xa46>
 80078cc:	d102      	bne.n	80078d4 <_dtoa_r+0xadc>
 80078ce:	f018 0f01 	tst.w	r8, #1
 80078d2:	d1b4      	bne.n	800783e <_dtoa_r+0xa46>
 80078d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80078d8:	1e6a      	subs	r2, r5, #1
 80078da:	2b30      	cmp	r3, #48	; 0x30
 80078dc:	f47f af0f 	bne.w	80076fe <_dtoa_r+0x906>
 80078e0:	4615      	mov	r5, r2
 80078e2:	e7f7      	b.n	80078d4 <_dtoa_r+0xadc>
 80078e4:	9b06      	ldr	r3, [sp, #24]
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d105      	bne.n	80078f6 <_dtoa_r+0xafe>
 80078ea:	2331      	movs	r3, #49	; 0x31
 80078ec:	9a06      	ldr	r2, [sp, #24]
 80078ee:	f10a 0a01 	add.w	sl, sl, #1
 80078f2:	7013      	strb	r3, [r2, #0]
 80078f4:	e703      	b.n	80076fe <_dtoa_r+0x906>
 80078f6:	4615      	mov	r5, r2
 80078f8:	e7a1      	b.n	800783e <_dtoa_r+0xa46>
 80078fa:	4b17      	ldr	r3, [pc, #92]	; (8007958 <_dtoa_r+0xb60>)
 80078fc:	f7ff bae1 	b.w	8006ec2 <_dtoa_r+0xca>
 8007900:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007902:	2b00      	cmp	r3, #0
 8007904:	f47f aabb 	bne.w	8006e7e <_dtoa_r+0x86>
 8007908:	4b14      	ldr	r3, [pc, #80]	; (800795c <_dtoa_r+0xb64>)
 800790a:	f7ff bada 	b.w	8006ec2 <_dtoa_r+0xca>
 800790e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007910:	2b01      	cmp	r3, #1
 8007912:	f77f ae3f 	ble.w	8007594 <_dtoa_r+0x79c>
 8007916:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007918:	9308      	str	r3, [sp, #32]
 800791a:	e653      	b.n	80075c4 <_dtoa_r+0x7cc>
 800791c:	9b04      	ldr	r3, [sp, #16]
 800791e:	2b00      	cmp	r3, #0
 8007920:	dc03      	bgt.n	800792a <_dtoa_r+0xb32>
 8007922:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007924:	2b02      	cmp	r3, #2
 8007926:	f73f aed5 	bgt.w	80076d4 <_dtoa_r+0x8dc>
 800792a:	9d06      	ldr	r5, [sp, #24]
 800792c:	4631      	mov	r1, r6
 800792e:	4658      	mov	r0, fp
 8007930:	f7ff f9d4 	bl	8006cdc <quorem>
 8007934:	9b06      	ldr	r3, [sp, #24]
 8007936:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800793a:	f805 8b01 	strb.w	r8, [r5], #1
 800793e:	9a04      	ldr	r2, [sp, #16]
 8007940:	1aeb      	subs	r3, r5, r3
 8007942:	429a      	cmp	r2, r3
 8007944:	ddb5      	ble.n	80078b2 <_dtoa_r+0xaba>
 8007946:	4659      	mov	r1, fp
 8007948:	2300      	movs	r3, #0
 800794a:	220a      	movs	r2, #10
 800794c:	4620      	mov	r0, r4
 800794e:	f000 fd8d 	bl	800846c <__multadd>
 8007952:	4683      	mov	fp, r0
 8007954:	e7ea      	b.n	800792c <_dtoa_r+0xb34>
 8007956:	bf00      	nop
 8007958:	08008ffc 	.word	0x08008ffc
 800795c:	08009050 	.word	0x08009050

08007960 <__sflush_r>:
 8007960:	898a      	ldrh	r2, [r1, #12]
 8007962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007966:	4605      	mov	r5, r0
 8007968:	0710      	lsls	r0, r2, #28
 800796a:	460c      	mov	r4, r1
 800796c:	d458      	bmi.n	8007a20 <__sflush_r+0xc0>
 800796e:	684b      	ldr	r3, [r1, #4]
 8007970:	2b00      	cmp	r3, #0
 8007972:	dc05      	bgt.n	8007980 <__sflush_r+0x20>
 8007974:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007976:	2b00      	cmp	r3, #0
 8007978:	dc02      	bgt.n	8007980 <__sflush_r+0x20>
 800797a:	2000      	movs	r0, #0
 800797c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007980:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007982:	2e00      	cmp	r6, #0
 8007984:	d0f9      	beq.n	800797a <__sflush_r+0x1a>
 8007986:	2300      	movs	r3, #0
 8007988:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800798c:	682f      	ldr	r7, [r5, #0]
 800798e:	6a21      	ldr	r1, [r4, #32]
 8007990:	602b      	str	r3, [r5, #0]
 8007992:	d032      	beq.n	80079fa <__sflush_r+0x9a>
 8007994:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007996:	89a3      	ldrh	r3, [r4, #12]
 8007998:	075a      	lsls	r2, r3, #29
 800799a:	d505      	bpl.n	80079a8 <__sflush_r+0x48>
 800799c:	6863      	ldr	r3, [r4, #4]
 800799e:	1ac0      	subs	r0, r0, r3
 80079a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80079a2:	b10b      	cbz	r3, 80079a8 <__sflush_r+0x48>
 80079a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80079a6:	1ac0      	subs	r0, r0, r3
 80079a8:	2300      	movs	r3, #0
 80079aa:	4602      	mov	r2, r0
 80079ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079ae:	6a21      	ldr	r1, [r4, #32]
 80079b0:	4628      	mov	r0, r5
 80079b2:	47b0      	blx	r6
 80079b4:	1c43      	adds	r3, r0, #1
 80079b6:	89a3      	ldrh	r3, [r4, #12]
 80079b8:	d106      	bne.n	80079c8 <__sflush_r+0x68>
 80079ba:	6829      	ldr	r1, [r5, #0]
 80079bc:	291d      	cmp	r1, #29
 80079be:	d848      	bhi.n	8007a52 <__sflush_r+0xf2>
 80079c0:	4a29      	ldr	r2, [pc, #164]	; (8007a68 <__sflush_r+0x108>)
 80079c2:	40ca      	lsrs	r2, r1
 80079c4:	07d6      	lsls	r6, r2, #31
 80079c6:	d544      	bpl.n	8007a52 <__sflush_r+0xf2>
 80079c8:	2200      	movs	r2, #0
 80079ca:	6062      	str	r2, [r4, #4]
 80079cc:	6922      	ldr	r2, [r4, #16]
 80079ce:	04d9      	lsls	r1, r3, #19
 80079d0:	6022      	str	r2, [r4, #0]
 80079d2:	d504      	bpl.n	80079de <__sflush_r+0x7e>
 80079d4:	1c42      	adds	r2, r0, #1
 80079d6:	d101      	bne.n	80079dc <__sflush_r+0x7c>
 80079d8:	682b      	ldr	r3, [r5, #0]
 80079da:	b903      	cbnz	r3, 80079de <__sflush_r+0x7e>
 80079dc:	6560      	str	r0, [r4, #84]	; 0x54
 80079de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079e0:	602f      	str	r7, [r5, #0]
 80079e2:	2900      	cmp	r1, #0
 80079e4:	d0c9      	beq.n	800797a <__sflush_r+0x1a>
 80079e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079ea:	4299      	cmp	r1, r3
 80079ec:	d002      	beq.n	80079f4 <__sflush_r+0x94>
 80079ee:	4628      	mov	r0, r5
 80079f0:	f001 f8f8 	bl	8008be4 <_free_r>
 80079f4:	2000      	movs	r0, #0
 80079f6:	6360      	str	r0, [r4, #52]	; 0x34
 80079f8:	e7c0      	b.n	800797c <__sflush_r+0x1c>
 80079fa:	2301      	movs	r3, #1
 80079fc:	4628      	mov	r0, r5
 80079fe:	47b0      	blx	r6
 8007a00:	1c41      	adds	r1, r0, #1
 8007a02:	d1c8      	bne.n	8007996 <__sflush_r+0x36>
 8007a04:	682b      	ldr	r3, [r5, #0]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d0c5      	beq.n	8007996 <__sflush_r+0x36>
 8007a0a:	2b1d      	cmp	r3, #29
 8007a0c:	d001      	beq.n	8007a12 <__sflush_r+0xb2>
 8007a0e:	2b16      	cmp	r3, #22
 8007a10:	d101      	bne.n	8007a16 <__sflush_r+0xb6>
 8007a12:	602f      	str	r7, [r5, #0]
 8007a14:	e7b1      	b.n	800797a <__sflush_r+0x1a>
 8007a16:	89a3      	ldrh	r3, [r4, #12]
 8007a18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a1c:	81a3      	strh	r3, [r4, #12]
 8007a1e:	e7ad      	b.n	800797c <__sflush_r+0x1c>
 8007a20:	690f      	ldr	r7, [r1, #16]
 8007a22:	2f00      	cmp	r7, #0
 8007a24:	d0a9      	beq.n	800797a <__sflush_r+0x1a>
 8007a26:	0793      	lsls	r3, r2, #30
 8007a28:	bf18      	it	ne
 8007a2a:	2300      	movne	r3, #0
 8007a2c:	680e      	ldr	r6, [r1, #0]
 8007a2e:	bf08      	it	eq
 8007a30:	694b      	ldreq	r3, [r1, #20]
 8007a32:	eba6 0807 	sub.w	r8, r6, r7
 8007a36:	600f      	str	r7, [r1, #0]
 8007a38:	608b      	str	r3, [r1, #8]
 8007a3a:	f1b8 0f00 	cmp.w	r8, #0
 8007a3e:	dd9c      	ble.n	800797a <__sflush_r+0x1a>
 8007a40:	4643      	mov	r3, r8
 8007a42:	463a      	mov	r2, r7
 8007a44:	6a21      	ldr	r1, [r4, #32]
 8007a46:	4628      	mov	r0, r5
 8007a48:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a4a:	47b0      	blx	r6
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	dc06      	bgt.n	8007a5e <__sflush_r+0xfe>
 8007a50:	89a3      	ldrh	r3, [r4, #12]
 8007a52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a56:	81a3      	strh	r3, [r4, #12]
 8007a58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a5c:	e78e      	b.n	800797c <__sflush_r+0x1c>
 8007a5e:	4407      	add	r7, r0
 8007a60:	eba8 0800 	sub.w	r8, r8, r0
 8007a64:	e7e9      	b.n	8007a3a <__sflush_r+0xda>
 8007a66:	bf00      	nop
 8007a68:	20400001 	.word	0x20400001

08007a6c <_fflush_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	690b      	ldr	r3, [r1, #16]
 8007a70:	4605      	mov	r5, r0
 8007a72:	460c      	mov	r4, r1
 8007a74:	b1db      	cbz	r3, 8007aae <_fflush_r+0x42>
 8007a76:	b118      	cbz	r0, 8007a80 <_fflush_r+0x14>
 8007a78:	6983      	ldr	r3, [r0, #24]
 8007a7a:	b90b      	cbnz	r3, 8007a80 <_fflush_r+0x14>
 8007a7c:	f000 f860 	bl	8007b40 <__sinit>
 8007a80:	4b0c      	ldr	r3, [pc, #48]	; (8007ab4 <_fflush_r+0x48>)
 8007a82:	429c      	cmp	r4, r3
 8007a84:	d109      	bne.n	8007a9a <_fflush_r+0x2e>
 8007a86:	686c      	ldr	r4, [r5, #4]
 8007a88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a8c:	b17b      	cbz	r3, 8007aae <_fflush_r+0x42>
 8007a8e:	4621      	mov	r1, r4
 8007a90:	4628      	mov	r0, r5
 8007a92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a96:	f7ff bf63 	b.w	8007960 <__sflush_r>
 8007a9a:	4b07      	ldr	r3, [pc, #28]	; (8007ab8 <_fflush_r+0x4c>)
 8007a9c:	429c      	cmp	r4, r3
 8007a9e:	d101      	bne.n	8007aa4 <_fflush_r+0x38>
 8007aa0:	68ac      	ldr	r4, [r5, #8]
 8007aa2:	e7f1      	b.n	8007a88 <_fflush_r+0x1c>
 8007aa4:	4b05      	ldr	r3, [pc, #20]	; (8007abc <_fflush_r+0x50>)
 8007aa6:	429c      	cmp	r4, r3
 8007aa8:	bf08      	it	eq
 8007aaa:	68ec      	ldreq	r4, [r5, #12]
 8007aac:	e7ec      	b.n	8007a88 <_fflush_r+0x1c>
 8007aae:	2000      	movs	r0, #0
 8007ab0:	bd38      	pop	{r3, r4, r5, pc}
 8007ab2:	bf00      	nop
 8007ab4:	08009080 	.word	0x08009080
 8007ab8:	080090a0 	.word	0x080090a0
 8007abc:	08009060 	.word	0x08009060

08007ac0 <std>:
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	b510      	push	{r4, lr}
 8007ac4:	4604      	mov	r4, r0
 8007ac6:	e9c0 3300 	strd	r3, r3, [r0]
 8007aca:	6083      	str	r3, [r0, #8]
 8007acc:	8181      	strh	r1, [r0, #12]
 8007ace:	6643      	str	r3, [r0, #100]	; 0x64
 8007ad0:	81c2      	strh	r2, [r0, #14]
 8007ad2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ad6:	6183      	str	r3, [r0, #24]
 8007ad8:	4619      	mov	r1, r3
 8007ada:	2208      	movs	r2, #8
 8007adc:	305c      	adds	r0, #92	; 0x5c
 8007ade:	f7fd fe5f 	bl	80057a0 <memset>
 8007ae2:	4b05      	ldr	r3, [pc, #20]	; (8007af8 <std+0x38>)
 8007ae4:	6224      	str	r4, [r4, #32]
 8007ae6:	6263      	str	r3, [r4, #36]	; 0x24
 8007ae8:	4b04      	ldr	r3, [pc, #16]	; (8007afc <std+0x3c>)
 8007aea:	62a3      	str	r3, [r4, #40]	; 0x28
 8007aec:	4b04      	ldr	r3, [pc, #16]	; (8007b00 <std+0x40>)
 8007aee:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007af0:	4b04      	ldr	r3, [pc, #16]	; (8007b04 <std+0x44>)
 8007af2:	6323      	str	r3, [r4, #48]	; 0x30
 8007af4:	bd10      	pop	{r4, pc}
 8007af6:	bf00      	nop
 8007af8:	08008d51 	.word	0x08008d51
 8007afc:	08008d73 	.word	0x08008d73
 8007b00:	08008dab 	.word	0x08008dab
 8007b04:	08008dcf 	.word	0x08008dcf

08007b08 <_cleanup_r>:
 8007b08:	4901      	ldr	r1, [pc, #4]	; (8007b10 <_cleanup_r+0x8>)
 8007b0a:	f000 b885 	b.w	8007c18 <_fwalk_reent>
 8007b0e:	bf00      	nop
 8007b10:	08007a6d 	.word	0x08007a6d

08007b14 <__sfmoreglue>:
 8007b14:	b570      	push	{r4, r5, r6, lr}
 8007b16:	2568      	movs	r5, #104	; 0x68
 8007b18:	1e4a      	subs	r2, r1, #1
 8007b1a:	4355      	muls	r5, r2
 8007b1c:	460e      	mov	r6, r1
 8007b1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007b22:	f001 f8ab 	bl	8008c7c <_malloc_r>
 8007b26:	4604      	mov	r4, r0
 8007b28:	b140      	cbz	r0, 8007b3c <__sfmoreglue+0x28>
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	e9c0 1600 	strd	r1, r6, [r0]
 8007b30:	300c      	adds	r0, #12
 8007b32:	60a0      	str	r0, [r4, #8]
 8007b34:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007b38:	f7fd fe32 	bl	80057a0 <memset>
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	bd70      	pop	{r4, r5, r6, pc}

08007b40 <__sinit>:
 8007b40:	6983      	ldr	r3, [r0, #24]
 8007b42:	b510      	push	{r4, lr}
 8007b44:	4604      	mov	r4, r0
 8007b46:	bb33      	cbnz	r3, 8007b96 <__sinit+0x56>
 8007b48:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8007b4c:	6503      	str	r3, [r0, #80]	; 0x50
 8007b4e:	4b12      	ldr	r3, [pc, #72]	; (8007b98 <__sinit+0x58>)
 8007b50:	4a12      	ldr	r2, [pc, #72]	; (8007b9c <__sinit+0x5c>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	6282      	str	r2, [r0, #40]	; 0x28
 8007b56:	4298      	cmp	r0, r3
 8007b58:	bf04      	itt	eq
 8007b5a:	2301      	moveq	r3, #1
 8007b5c:	6183      	streq	r3, [r0, #24]
 8007b5e:	f000 f81f 	bl	8007ba0 <__sfp>
 8007b62:	6060      	str	r0, [r4, #4]
 8007b64:	4620      	mov	r0, r4
 8007b66:	f000 f81b 	bl	8007ba0 <__sfp>
 8007b6a:	60a0      	str	r0, [r4, #8]
 8007b6c:	4620      	mov	r0, r4
 8007b6e:	f000 f817 	bl	8007ba0 <__sfp>
 8007b72:	2200      	movs	r2, #0
 8007b74:	60e0      	str	r0, [r4, #12]
 8007b76:	2104      	movs	r1, #4
 8007b78:	6860      	ldr	r0, [r4, #4]
 8007b7a:	f7ff ffa1 	bl	8007ac0 <std>
 8007b7e:	2201      	movs	r2, #1
 8007b80:	2109      	movs	r1, #9
 8007b82:	68a0      	ldr	r0, [r4, #8]
 8007b84:	f7ff ff9c 	bl	8007ac0 <std>
 8007b88:	2202      	movs	r2, #2
 8007b8a:	2112      	movs	r1, #18
 8007b8c:	68e0      	ldr	r0, [r4, #12]
 8007b8e:	f7ff ff97 	bl	8007ac0 <std>
 8007b92:	2301      	movs	r3, #1
 8007b94:	61a3      	str	r3, [r4, #24]
 8007b96:	bd10      	pop	{r4, pc}
 8007b98:	08008fe8 	.word	0x08008fe8
 8007b9c:	08007b09 	.word	0x08007b09

08007ba0 <__sfp>:
 8007ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ba2:	4b1b      	ldr	r3, [pc, #108]	; (8007c10 <__sfp+0x70>)
 8007ba4:	4607      	mov	r7, r0
 8007ba6:	681e      	ldr	r6, [r3, #0]
 8007ba8:	69b3      	ldr	r3, [r6, #24]
 8007baa:	b913      	cbnz	r3, 8007bb2 <__sfp+0x12>
 8007bac:	4630      	mov	r0, r6
 8007bae:	f7ff ffc7 	bl	8007b40 <__sinit>
 8007bb2:	3648      	adds	r6, #72	; 0x48
 8007bb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	d503      	bpl.n	8007bc4 <__sfp+0x24>
 8007bbc:	6833      	ldr	r3, [r6, #0]
 8007bbe:	b133      	cbz	r3, 8007bce <__sfp+0x2e>
 8007bc0:	6836      	ldr	r6, [r6, #0]
 8007bc2:	e7f7      	b.n	8007bb4 <__sfp+0x14>
 8007bc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007bc8:	b16d      	cbz	r5, 8007be6 <__sfp+0x46>
 8007bca:	3468      	adds	r4, #104	; 0x68
 8007bcc:	e7f4      	b.n	8007bb8 <__sfp+0x18>
 8007bce:	2104      	movs	r1, #4
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	f7ff ff9f 	bl	8007b14 <__sfmoreglue>
 8007bd6:	6030      	str	r0, [r6, #0]
 8007bd8:	2800      	cmp	r0, #0
 8007bda:	d1f1      	bne.n	8007bc0 <__sfp+0x20>
 8007bdc:	230c      	movs	r3, #12
 8007bde:	4604      	mov	r4, r0
 8007be0:	603b      	str	r3, [r7, #0]
 8007be2:	4620      	mov	r0, r4
 8007be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007be6:	4b0b      	ldr	r3, [pc, #44]	; (8007c14 <__sfp+0x74>)
 8007be8:	6665      	str	r5, [r4, #100]	; 0x64
 8007bea:	e9c4 5500 	strd	r5, r5, [r4]
 8007bee:	60a5      	str	r5, [r4, #8]
 8007bf0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8007bf4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8007bf8:	2208      	movs	r2, #8
 8007bfa:	4629      	mov	r1, r5
 8007bfc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007c00:	f7fd fdce 	bl	80057a0 <memset>
 8007c04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007c08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007c0c:	e7e9      	b.n	8007be2 <__sfp+0x42>
 8007c0e:	bf00      	nop
 8007c10:	08008fe8 	.word	0x08008fe8
 8007c14:	ffff0001 	.word	0xffff0001

08007c18 <_fwalk_reent>:
 8007c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c1c:	4680      	mov	r8, r0
 8007c1e:	4689      	mov	r9, r1
 8007c20:	2600      	movs	r6, #0
 8007c22:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007c26:	b914      	cbnz	r4, 8007c2e <_fwalk_reent+0x16>
 8007c28:	4630      	mov	r0, r6
 8007c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c2e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8007c32:	3f01      	subs	r7, #1
 8007c34:	d501      	bpl.n	8007c3a <_fwalk_reent+0x22>
 8007c36:	6824      	ldr	r4, [r4, #0]
 8007c38:	e7f5      	b.n	8007c26 <_fwalk_reent+0xe>
 8007c3a:	89ab      	ldrh	r3, [r5, #12]
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d907      	bls.n	8007c50 <_fwalk_reent+0x38>
 8007c40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c44:	3301      	adds	r3, #1
 8007c46:	d003      	beq.n	8007c50 <_fwalk_reent+0x38>
 8007c48:	4629      	mov	r1, r5
 8007c4a:	4640      	mov	r0, r8
 8007c4c:	47c8      	blx	r9
 8007c4e:	4306      	orrs	r6, r0
 8007c50:	3568      	adds	r5, #104	; 0x68
 8007c52:	e7ee      	b.n	8007c32 <_fwalk_reent+0x1a>

08007c54 <rshift>:
 8007c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c56:	6906      	ldr	r6, [r0, #16]
 8007c58:	114b      	asrs	r3, r1, #5
 8007c5a:	429e      	cmp	r6, r3
 8007c5c:	f100 0414 	add.w	r4, r0, #20
 8007c60:	dd31      	ble.n	8007cc6 <rshift+0x72>
 8007c62:	f011 011f 	ands.w	r1, r1, #31
 8007c66:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007c6a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007c6e:	d108      	bne.n	8007c82 <rshift+0x2e>
 8007c70:	4621      	mov	r1, r4
 8007c72:	42b2      	cmp	r2, r6
 8007c74:	460b      	mov	r3, r1
 8007c76:	d211      	bcs.n	8007c9c <rshift+0x48>
 8007c78:	f852 3b04 	ldr.w	r3, [r2], #4
 8007c7c:	f841 3b04 	str.w	r3, [r1], #4
 8007c80:	e7f7      	b.n	8007c72 <rshift+0x1e>
 8007c82:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8007c86:	4623      	mov	r3, r4
 8007c88:	f1c1 0c20 	rsb	ip, r1, #32
 8007c8c:	40cd      	lsrs	r5, r1
 8007c8e:	3204      	adds	r2, #4
 8007c90:	42b2      	cmp	r2, r6
 8007c92:	4617      	mov	r7, r2
 8007c94:	d30d      	bcc.n	8007cb2 <rshift+0x5e>
 8007c96:	601d      	str	r5, [r3, #0]
 8007c98:	b105      	cbz	r5, 8007c9c <rshift+0x48>
 8007c9a:	3304      	adds	r3, #4
 8007c9c:	42a3      	cmp	r3, r4
 8007c9e:	eba3 0204 	sub.w	r2, r3, r4
 8007ca2:	bf08      	it	eq
 8007ca4:	2300      	moveq	r3, #0
 8007ca6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007caa:	6102      	str	r2, [r0, #16]
 8007cac:	bf08      	it	eq
 8007cae:	6143      	streq	r3, [r0, #20]
 8007cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cb2:	683f      	ldr	r7, [r7, #0]
 8007cb4:	fa07 f70c 	lsl.w	r7, r7, ip
 8007cb8:	433d      	orrs	r5, r7
 8007cba:	f843 5b04 	str.w	r5, [r3], #4
 8007cbe:	f852 5b04 	ldr.w	r5, [r2], #4
 8007cc2:	40cd      	lsrs	r5, r1
 8007cc4:	e7e4      	b.n	8007c90 <rshift+0x3c>
 8007cc6:	4623      	mov	r3, r4
 8007cc8:	e7e8      	b.n	8007c9c <rshift+0x48>

08007cca <__hexdig_fun>:
 8007cca:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007cce:	2b09      	cmp	r3, #9
 8007cd0:	d802      	bhi.n	8007cd8 <__hexdig_fun+0xe>
 8007cd2:	3820      	subs	r0, #32
 8007cd4:	b2c0      	uxtb	r0, r0
 8007cd6:	4770      	bx	lr
 8007cd8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007cdc:	2b05      	cmp	r3, #5
 8007cde:	d801      	bhi.n	8007ce4 <__hexdig_fun+0x1a>
 8007ce0:	3847      	subs	r0, #71	; 0x47
 8007ce2:	e7f7      	b.n	8007cd4 <__hexdig_fun+0xa>
 8007ce4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007ce8:	2b05      	cmp	r3, #5
 8007cea:	d801      	bhi.n	8007cf0 <__hexdig_fun+0x26>
 8007cec:	3827      	subs	r0, #39	; 0x27
 8007cee:	e7f1      	b.n	8007cd4 <__hexdig_fun+0xa>
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	4770      	bx	lr

08007cf4 <__gethex>:
 8007cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf8:	b08b      	sub	sp, #44	; 0x2c
 8007cfa:	9002      	str	r0, [sp, #8]
 8007cfc:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007cfe:	468a      	mov	sl, r1
 8007d00:	4690      	mov	r8, r2
 8007d02:	9306      	str	r3, [sp, #24]
 8007d04:	f000 face 	bl	80082a4 <__localeconv_l>
 8007d08:	6803      	ldr	r3, [r0, #0]
 8007d0a:	f04f 0b00 	mov.w	fp, #0
 8007d0e:	4618      	mov	r0, r3
 8007d10:	9303      	str	r3, [sp, #12]
 8007d12:	f7f8 fa1d 	bl	8000150 <strlen>
 8007d16:	9b03      	ldr	r3, [sp, #12]
 8007d18:	9001      	str	r0, [sp, #4]
 8007d1a:	4403      	add	r3, r0
 8007d1c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007d20:	9307      	str	r3, [sp, #28]
 8007d22:	f8da 3000 	ldr.w	r3, [sl]
 8007d26:	3302      	adds	r3, #2
 8007d28:	461f      	mov	r7, r3
 8007d2a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007d2e:	2830      	cmp	r0, #48	; 0x30
 8007d30:	d06c      	beq.n	8007e0c <__gethex+0x118>
 8007d32:	f7ff ffca 	bl	8007cca <__hexdig_fun>
 8007d36:	4604      	mov	r4, r0
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	d16a      	bne.n	8007e12 <__gethex+0x11e>
 8007d3c:	9a01      	ldr	r2, [sp, #4]
 8007d3e:	9903      	ldr	r1, [sp, #12]
 8007d40:	4638      	mov	r0, r7
 8007d42:	f001 f848 	bl	8008dd6 <strncmp>
 8007d46:	2800      	cmp	r0, #0
 8007d48:	d166      	bne.n	8007e18 <__gethex+0x124>
 8007d4a:	9b01      	ldr	r3, [sp, #4]
 8007d4c:	5cf8      	ldrb	r0, [r7, r3]
 8007d4e:	18fe      	adds	r6, r7, r3
 8007d50:	f7ff ffbb 	bl	8007cca <__hexdig_fun>
 8007d54:	2800      	cmp	r0, #0
 8007d56:	d062      	beq.n	8007e1e <__gethex+0x12a>
 8007d58:	4633      	mov	r3, r6
 8007d5a:	7818      	ldrb	r0, [r3, #0]
 8007d5c:	461f      	mov	r7, r3
 8007d5e:	2830      	cmp	r0, #48	; 0x30
 8007d60:	f103 0301 	add.w	r3, r3, #1
 8007d64:	d0f9      	beq.n	8007d5a <__gethex+0x66>
 8007d66:	f7ff ffb0 	bl	8007cca <__hexdig_fun>
 8007d6a:	fab0 f580 	clz	r5, r0
 8007d6e:	4634      	mov	r4, r6
 8007d70:	f04f 0b01 	mov.w	fp, #1
 8007d74:	096d      	lsrs	r5, r5, #5
 8007d76:	463a      	mov	r2, r7
 8007d78:	4616      	mov	r6, r2
 8007d7a:	7830      	ldrb	r0, [r6, #0]
 8007d7c:	3201      	adds	r2, #1
 8007d7e:	f7ff ffa4 	bl	8007cca <__hexdig_fun>
 8007d82:	2800      	cmp	r0, #0
 8007d84:	d1f8      	bne.n	8007d78 <__gethex+0x84>
 8007d86:	9a01      	ldr	r2, [sp, #4]
 8007d88:	9903      	ldr	r1, [sp, #12]
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f001 f823 	bl	8008dd6 <strncmp>
 8007d90:	b950      	cbnz	r0, 8007da8 <__gethex+0xb4>
 8007d92:	b954      	cbnz	r4, 8007daa <__gethex+0xb6>
 8007d94:	9b01      	ldr	r3, [sp, #4]
 8007d96:	18f4      	adds	r4, r6, r3
 8007d98:	4622      	mov	r2, r4
 8007d9a:	4616      	mov	r6, r2
 8007d9c:	7830      	ldrb	r0, [r6, #0]
 8007d9e:	3201      	adds	r2, #1
 8007da0:	f7ff ff93 	bl	8007cca <__hexdig_fun>
 8007da4:	2800      	cmp	r0, #0
 8007da6:	d1f8      	bne.n	8007d9a <__gethex+0xa6>
 8007da8:	b10c      	cbz	r4, 8007dae <__gethex+0xba>
 8007daa:	1ba4      	subs	r4, r4, r6
 8007dac:	00a4      	lsls	r4, r4, #2
 8007dae:	7833      	ldrb	r3, [r6, #0]
 8007db0:	2b50      	cmp	r3, #80	; 0x50
 8007db2:	d001      	beq.n	8007db8 <__gethex+0xc4>
 8007db4:	2b70      	cmp	r3, #112	; 0x70
 8007db6:	d140      	bne.n	8007e3a <__gethex+0x146>
 8007db8:	7873      	ldrb	r3, [r6, #1]
 8007dba:	2b2b      	cmp	r3, #43	; 0x2b
 8007dbc:	d031      	beq.n	8007e22 <__gethex+0x12e>
 8007dbe:	2b2d      	cmp	r3, #45	; 0x2d
 8007dc0:	d033      	beq.n	8007e2a <__gethex+0x136>
 8007dc2:	f04f 0900 	mov.w	r9, #0
 8007dc6:	1c71      	adds	r1, r6, #1
 8007dc8:	7808      	ldrb	r0, [r1, #0]
 8007dca:	f7ff ff7e 	bl	8007cca <__hexdig_fun>
 8007dce:	1e43      	subs	r3, r0, #1
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	2b18      	cmp	r3, #24
 8007dd4:	d831      	bhi.n	8007e3a <__gethex+0x146>
 8007dd6:	f1a0 0210 	sub.w	r2, r0, #16
 8007dda:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007dde:	f7ff ff74 	bl	8007cca <__hexdig_fun>
 8007de2:	1e43      	subs	r3, r0, #1
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	2b18      	cmp	r3, #24
 8007de8:	d922      	bls.n	8007e30 <__gethex+0x13c>
 8007dea:	f1b9 0f00 	cmp.w	r9, #0
 8007dee:	d000      	beq.n	8007df2 <__gethex+0xfe>
 8007df0:	4252      	negs	r2, r2
 8007df2:	4414      	add	r4, r2
 8007df4:	f8ca 1000 	str.w	r1, [sl]
 8007df8:	b30d      	cbz	r5, 8007e3e <__gethex+0x14a>
 8007dfa:	f1bb 0f00 	cmp.w	fp, #0
 8007dfe:	bf0c      	ite	eq
 8007e00:	2706      	moveq	r7, #6
 8007e02:	2700      	movne	r7, #0
 8007e04:	4638      	mov	r0, r7
 8007e06:	b00b      	add	sp, #44	; 0x2c
 8007e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e0c:	f10b 0b01 	add.w	fp, fp, #1
 8007e10:	e78a      	b.n	8007d28 <__gethex+0x34>
 8007e12:	2500      	movs	r5, #0
 8007e14:	462c      	mov	r4, r5
 8007e16:	e7ae      	b.n	8007d76 <__gethex+0x82>
 8007e18:	463e      	mov	r6, r7
 8007e1a:	2501      	movs	r5, #1
 8007e1c:	e7c7      	b.n	8007dae <__gethex+0xba>
 8007e1e:	4604      	mov	r4, r0
 8007e20:	e7fb      	b.n	8007e1a <__gethex+0x126>
 8007e22:	f04f 0900 	mov.w	r9, #0
 8007e26:	1cb1      	adds	r1, r6, #2
 8007e28:	e7ce      	b.n	8007dc8 <__gethex+0xd4>
 8007e2a:	f04f 0901 	mov.w	r9, #1
 8007e2e:	e7fa      	b.n	8007e26 <__gethex+0x132>
 8007e30:	230a      	movs	r3, #10
 8007e32:	fb03 0202 	mla	r2, r3, r2, r0
 8007e36:	3a10      	subs	r2, #16
 8007e38:	e7cf      	b.n	8007dda <__gethex+0xe6>
 8007e3a:	4631      	mov	r1, r6
 8007e3c:	e7da      	b.n	8007df4 <__gethex+0x100>
 8007e3e:	4629      	mov	r1, r5
 8007e40:	1bf3      	subs	r3, r6, r7
 8007e42:	3b01      	subs	r3, #1
 8007e44:	2b07      	cmp	r3, #7
 8007e46:	dc49      	bgt.n	8007edc <__gethex+0x1e8>
 8007e48:	9802      	ldr	r0, [sp, #8]
 8007e4a:	f000 fac4 	bl	80083d6 <_Balloc>
 8007e4e:	f04f 0b00 	mov.w	fp, #0
 8007e52:	4605      	mov	r5, r0
 8007e54:	46da      	mov	sl, fp
 8007e56:	9b01      	ldr	r3, [sp, #4]
 8007e58:	f100 0914 	add.w	r9, r0, #20
 8007e5c:	f1c3 0301 	rsb	r3, r3, #1
 8007e60:	f8cd 9010 	str.w	r9, [sp, #16]
 8007e64:	9308      	str	r3, [sp, #32]
 8007e66:	42b7      	cmp	r7, r6
 8007e68:	d33b      	bcc.n	8007ee2 <__gethex+0x1ee>
 8007e6a:	9804      	ldr	r0, [sp, #16]
 8007e6c:	f840 ab04 	str.w	sl, [r0], #4
 8007e70:	eba0 0009 	sub.w	r0, r0, r9
 8007e74:	1080      	asrs	r0, r0, #2
 8007e76:	6128      	str	r0, [r5, #16]
 8007e78:	0147      	lsls	r7, r0, #5
 8007e7a:	4650      	mov	r0, sl
 8007e7c:	f000 fb6f 	bl	800855e <__hi0bits>
 8007e80:	f8d8 6000 	ldr.w	r6, [r8]
 8007e84:	1a3f      	subs	r7, r7, r0
 8007e86:	42b7      	cmp	r7, r6
 8007e88:	dd64      	ble.n	8007f54 <__gethex+0x260>
 8007e8a:	1bbf      	subs	r7, r7, r6
 8007e8c:	4639      	mov	r1, r7
 8007e8e:	4628      	mov	r0, r5
 8007e90:	f000 fe79 	bl	8008b86 <__any_on>
 8007e94:	4682      	mov	sl, r0
 8007e96:	b178      	cbz	r0, 8007eb8 <__gethex+0x1c4>
 8007e98:	f04f 0a01 	mov.w	sl, #1
 8007e9c:	1e7b      	subs	r3, r7, #1
 8007e9e:	1159      	asrs	r1, r3, #5
 8007ea0:	f003 021f 	and.w	r2, r3, #31
 8007ea4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007ea8:	fa0a f202 	lsl.w	r2, sl, r2
 8007eac:	420a      	tst	r2, r1
 8007eae:	d003      	beq.n	8007eb8 <__gethex+0x1c4>
 8007eb0:	4553      	cmp	r3, sl
 8007eb2:	dc46      	bgt.n	8007f42 <__gethex+0x24e>
 8007eb4:	f04f 0a02 	mov.w	sl, #2
 8007eb8:	4639      	mov	r1, r7
 8007eba:	4628      	mov	r0, r5
 8007ebc:	f7ff feca 	bl	8007c54 <rshift>
 8007ec0:	443c      	add	r4, r7
 8007ec2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ec6:	42a3      	cmp	r3, r4
 8007ec8:	da52      	bge.n	8007f70 <__gethex+0x27c>
 8007eca:	4629      	mov	r1, r5
 8007ecc:	9802      	ldr	r0, [sp, #8]
 8007ece:	f000 fab6 	bl	800843e <_Bfree>
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007ed6:	27a3      	movs	r7, #163	; 0xa3
 8007ed8:	6013      	str	r3, [r2, #0]
 8007eda:	e793      	b.n	8007e04 <__gethex+0x110>
 8007edc:	3101      	adds	r1, #1
 8007ede:	105b      	asrs	r3, r3, #1
 8007ee0:	e7b0      	b.n	8007e44 <__gethex+0x150>
 8007ee2:	1e73      	subs	r3, r6, #1
 8007ee4:	9305      	str	r3, [sp, #20]
 8007ee6:	9a07      	ldr	r2, [sp, #28]
 8007ee8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d018      	beq.n	8007f22 <__gethex+0x22e>
 8007ef0:	f1bb 0f20 	cmp.w	fp, #32
 8007ef4:	d107      	bne.n	8007f06 <__gethex+0x212>
 8007ef6:	9b04      	ldr	r3, [sp, #16]
 8007ef8:	f8c3 a000 	str.w	sl, [r3]
 8007efc:	f04f 0a00 	mov.w	sl, #0
 8007f00:	46d3      	mov	fp, sl
 8007f02:	3304      	adds	r3, #4
 8007f04:	9304      	str	r3, [sp, #16]
 8007f06:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007f0a:	f7ff fede 	bl	8007cca <__hexdig_fun>
 8007f0e:	f000 000f 	and.w	r0, r0, #15
 8007f12:	fa00 f00b 	lsl.w	r0, r0, fp
 8007f16:	ea4a 0a00 	orr.w	sl, sl, r0
 8007f1a:	f10b 0b04 	add.w	fp, fp, #4
 8007f1e:	9b05      	ldr	r3, [sp, #20]
 8007f20:	e00d      	b.n	8007f3e <__gethex+0x24a>
 8007f22:	9b05      	ldr	r3, [sp, #20]
 8007f24:	9a08      	ldr	r2, [sp, #32]
 8007f26:	4413      	add	r3, r2
 8007f28:	42bb      	cmp	r3, r7
 8007f2a:	d3e1      	bcc.n	8007ef0 <__gethex+0x1fc>
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	9a01      	ldr	r2, [sp, #4]
 8007f30:	9903      	ldr	r1, [sp, #12]
 8007f32:	9309      	str	r3, [sp, #36]	; 0x24
 8007f34:	f000 ff4f 	bl	8008dd6 <strncmp>
 8007f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f3a:	2800      	cmp	r0, #0
 8007f3c:	d1d8      	bne.n	8007ef0 <__gethex+0x1fc>
 8007f3e:	461e      	mov	r6, r3
 8007f40:	e791      	b.n	8007e66 <__gethex+0x172>
 8007f42:	1eb9      	subs	r1, r7, #2
 8007f44:	4628      	mov	r0, r5
 8007f46:	f000 fe1e 	bl	8008b86 <__any_on>
 8007f4a:	2800      	cmp	r0, #0
 8007f4c:	d0b2      	beq.n	8007eb4 <__gethex+0x1c0>
 8007f4e:	f04f 0a03 	mov.w	sl, #3
 8007f52:	e7b1      	b.n	8007eb8 <__gethex+0x1c4>
 8007f54:	da09      	bge.n	8007f6a <__gethex+0x276>
 8007f56:	1bf7      	subs	r7, r6, r7
 8007f58:	4629      	mov	r1, r5
 8007f5a:	463a      	mov	r2, r7
 8007f5c:	9802      	ldr	r0, [sp, #8]
 8007f5e:	f000 fc39 	bl	80087d4 <__lshift>
 8007f62:	4605      	mov	r5, r0
 8007f64:	1be4      	subs	r4, r4, r7
 8007f66:	f100 0914 	add.w	r9, r0, #20
 8007f6a:	f04f 0a00 	mov.w	sl, #0
 8007f6e:	e7a8      	b.n	8007ec2 <__gethex+0x1ce>
 8007f70:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007f74:	42a0      	cmp	r0, r4
 8007f76:	dd6b      	ble.n	8008050 <__gethex+0x35c>
 8007f78:	1b04      	subs	r4, r0, r4
 8007f7a:	42a6      	cmp	r6, r4
 8007f7c:	dc2e      	bgt.n	8007fdc <__gethex+0x2e8>
 8007f7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f82:	2b02      	cmp	r3, #2
 8007f84:	d022      	beq.n	8007fcc <__gethex+0x2d8>
 8007f86:	2b03      	cmp	r3, #3
 8007f88:	d024      	beq.n	8007fd4 <__gethex+0x2e0>
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d115      	bne.n	8007fba <__gethex+0x2c6>
 8007f8e:	42a6      	cmp	r6, r4
 8007f90:	d113      	bne.n	8007fba <__gethex+0x2c6>
 8007f92:	2e01      	cmp	r6, #1
 8007f94:	dc0b      	bgt.n	8007fae <__gethex+0x2ba>
 8007f96:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007f9a:	9a06      	ldr	r2, [sp, #24]
 8007f9c:	2762      	movs	r7, #98	; 0x62
 8007f9e:	6013      	str	r3, [r2, #0]
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	612b      	str	r3, [r5, #16]
 8007fa4:	f8c9 3000 	str.w	r3, [r9]
 8007fa8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007faa:	601d      	str	r5, [r3, #0]
 8007fac:	e72a      	b.n	8007e04 <__gethex+0x110>
 8007fae:	1e71      	subs	r1, r6, #1
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	f000 fde8 	bl	8008b86 <__any_on>
 8007fb6:	2800      	cmp	r0, #0
 8007fb8:	d1ed      	bne.n	8007f96 <__gethex+0x2a2>
 8007fba:	4629      	mov	r1, r5
 8007fbc:	9802      	ldr	r0, [sp, #8]
 8007fbe:	f000 fa3e 	bl	800843e <_Bfree>
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007fc6:	2750      	movs	r7, #80	; 0x50
 8007fc8:	6013      	str	r3, [r2, #0]
 8007fca:	e71b      	b.n	8007e04 <__gethex+0x110>
 8007fcc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d0e1      	beq.n	8007f96 <__gethex+0x2a2>
 8007fd2:	e7f2      	b.n	8007fba <__gethex+0x2c6>
 8007fd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d1dd      	bne.n	8007f96 <__gethex+0x2a2>
 8007fda:	e7ee      	b.n	8007fba <__gethex+0x2c6>
 8007fdc:	1e67      	subs	r7, r4, #1
 8007fde:	f1ba 0f00 	cmp.w	sl, #0
 8007fe2:	d132      	bne.n	800804a <__gethex+0x356>
 8007fe4:	b127      	cbz	r7, 8007ff0 <__gethex+0x2fc>
 8007fe6:	4639      	mov	r1, r7
 8007fe8:	4628      	mov	r0, r5
 8007fea:	f000 fdcc 	bl	8008b86 <__any_on>
 8007fee:	4682      	mov	sl, r0
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	117a      	asrs	r2, r7, #5
 8007ff4:	f007 071f 	and.w	r7, r7, #31
 8007ff8:	fa03 f707 	lsl.w	r7, r3, r7
 8007ffc:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008000:	4621      	mov	r1, r4
 8008002:	421f      	tst	r7, r3
 8008004:	f04f 0702 	mov.w	r7, #2
 8008008:	4628      	mov	r0, r5
 800800a:	bf18      	it	ne
 800800c:	f04a 0a02 	orrne.w	sl, sl, #2
 8008010:	1b36      	subs	r6, r6, r4
 8008012:	f7ff fe1f 	bl	8007c54 <rshift>
 8008016:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800801a:	f1ba 0f00 	cmp.w	sl, #0
 800801e:	d048      	beq.n	80080b2 <__gethex+0x3be>
 8008020:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008024:	2b02      	cmp	r3, #2
 8008026:	d015      	beq.n	8008054 <__gethex+0x360>
 8008028:	2b03      	cmp	r3, #3
 800802a:	d017      	beq.n	800805c <__gethex+0x368>
 800802c:	2b01      	cmp	r3, #1
 800802e:	d109      	bne.n	8008044 <__gethex+0x350>
 8008030:	f01a 0f02 	tst.w	sl, #2
 8008034:	d006      	beq.n	8008044 <__gethex+0x350>
 8008036:	f8d9 3000 	ldr.w	r3, [r9]
 800803a:	ea4a 0a03 	orr.w	sl, sl, r3
 800803e:	f01a 0f01 	tst.w	sl, #1
 8008042:	d10e      	bne.n	8008062 <__gethex+0x36e>
 8008044:	f047 0710 	orr.w	r7, r7, #16
 8008048:	e033      	b.n	80080b2 <__gethex+0x3be>
 800804a:	f04f 0a01 	mov.w	sl, #1
 800804e:	e7cf      	b.n	8007ff0 <__gethex+0x2fc>
 8008050:	2701      	movs	r7, #1
 8008052:	e7e2      	b.n	800801a <__gethex+0x326>
 8008054:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008056:	f1c3 0301 	rsb	r3, r3, #1
 800805a:	9315      	str	r3, [sp, #84]	; 0x54
 800805c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800805e:	2b00      	cmp	r3, #0
 8008060:	d0f0      	beq.n	8008044 <__gethex+0x350>
 8008062:	f04f 0c00 	mov.w	ip, #0
 8008066:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800806a:	f105 0314 	add.w	r3, r5, #20
 800806e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008072:	eb03 010a 	add.w	r1, r3, sl
 8008076:	4618      	mov	r0, r3
 8008078:	f853 2b04 	ldr.w	r2, [r3], #4
 800807c:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8008080:	d01c      	beq.n	80080bc <__gethex+0x3c8>
 8008082:	3201      	adds	r2, #1
 8008084:	6002      	str	r2, [r0, #0]
 8008086:	2f02      	cmp	r7, #2
 8008088:	f105 0314 	add.w	r3, r5, #20
 800808c:	d138      	bne.n	8008100 <__gethex+0x40c>
 800808e:	f8d8 2000 	ldr.w	r2, [r8]
 8008092:	3a01      	subs	r2, #1
 8008094:	42b2      	cmp	r2, r6
 8008096:	d10a      	bne.n	80080ae <__gethex+0x3ba>
 8008098:	2201      	movs	r2, #1
 800809a:	1171      	asrs	r1, r6, #5
 800809c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80080a0:	f006 061f 	and.w	r6, r6, #31
 80080a4:	fa02 f606 	lsl.w	r6, r2, r6
 80080a8:	421e      	tst	r6, r3
 80080aa:	bf18      	it	ne
 80080ac:	4617      	movne	r7, r2
 80080ae:	f047 0720 	orr.w	r7, r7, #32
 80080b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080b4:	601d      	str	r5, [r3, #0]
 80080b6:	9b06      	ldr	r3, [sp, #24]
 80080b8:	601c      	str	r4, [r3, #0]
 80080ba:	e6a3      	b.n	8007e04 <__gethex+0x110>
 80080bc:	4299      	cmp	r1, r3
 80080be:	f843 cc04 	str.w	ip, [r3, #-4]
 80080c2:	d8d8      	bhi.n	8008076 <__gethex+0x382>
 80080c4:	68ab      	ldr	r3, [r5, #8]
 80080c6:	4599      	cmp	r9, r3
 80080c8:	db12      	blt.n	80080f0 <__gethex+0x3fc>
 80080ca:	6869      	ldr	r1, [r5, #4]
 80080cc:	9802      	ldr	r0, [sp, #8]
 80080ce:	3101      	adds	r1, #1
 80080d0:	f000 f981 	bl	80083d6 <_Balloc>
 80080d4:	4683      	mov	fp, r0
 80080d6:	692a      	ldr	r2, [r5, #16]
 80080d8:	f105 010c 	add.w	r1, r5, #12
 80080dc:	3202      	adds	r2, #2
 80080de:	0092      	lsls	r2, r2, #2
 80080e0:	300c      	adds	r0, #12
 80080e2:	f000 f96d 	bl	80083c0 <memcpy>
 80080e6:	4629      	mov	r1, r5
 80080e8:	9802      	ldr	r0, [sp, #8]
 80080ea:	f000 f9a8 	bl	800843e <_Bfree>
 80080ee:	465d      	mov	r5, fp
 80080f0:	692b      	ldr	r3, [r5, #16]
 80080f2:	1c5a      	adds	r2, r3, #1
 80080f4:	612a      	str	r2, [r5, #16]
 80080f6:	2201      	movs	r2, #1
 80080f8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80080fc:	615a      	str	r2, [r3, #20]
 80080fe:	e7c2      	b.n	8008086 <__gethex+0x392>
 8008100:	692a      	ldr	r2, [r5, #16]
 8008102:	454a      	cmp	r2, r9
 8008104:	dd0b      	ble.n	800811e <__gethex+0x42a>
 8008106:	2101      	movs	r1, #1
 8008108:	4628      	mov	r0, r5
 800810a:	f7ff fda3 	bl	8007c54 <rshift>
 800810e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008112:	3401      	adds	r4, #1
 8008114:	42a3      	cmp	r3, r4
 8008116:	f6ff aed8 	blt.w	8007eca <__gethex+0x1d6>
 800811a:	2701      	movs	r7, #1
 800811c:	e7c7      	b.n	80080ae <__gethex+0x3ba>
 800811e:	f016 061f 	ands.w	r6, r6, #31
 8008122:	d0fa      	beq.n	800811a <__gethex+0x426>
 8008124:	449a      	add	sl, r3
 8008126:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800812a:	f000 fa18 	bl	800855e <__hi0bits>
 800812e:	f1c6 0620 	rsb	r6, r6, #32
 8008132:	42b0      	cmp	r0, r6
 8008134:	dbe7      	blt.n	8008106 <__gethex+0x412>
 8008136:	e7f0      	b.n	800811a <__gethex+0x426>

08008138 <L_shift>:
 8008138:	f1c2 0208 	rsb	r2, r2, #8
 800813c:	0092      	lsls	r2, r2, #2
 800813e:	b570      	push	{r4, r5, r6, lr}
 8008140:	f1c2 0620 	rsb	r6, r2, #32
 8008144:	6843      	ldr	r3, [r0, #4]
 8008146:	6804      	ldr	r4, [r0, #0]
 8008148:	fa03 f506 	lsl.w	r5, r3, r6
 800814c:	432c      	orrs	r4, r5
 800814e:	40d3      	lsrs	r3, r2
 8008150:	6004      	str	r4, [r0, #0]
 8008152:	f840 3f04 	str.w	r3, [r0, #4]!
 8008156:	4288      	cmp	r0, r1
 8008158:	d3f4      	bcc.n	8008144 <L_shift+0xc>
 800815a:	bd70      	pop	{r4, r5, r6, pc}

0800815c <__match>:
 800815c:	b530      	push	{r4, r5, lr}
 800815e:	6803      	ldr	r3, [r0, #0]
 8008160:	3301      	adds	r3, #1
 8008162:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008166:	b914      	cbnz	r4, 800816e <__match+0x12>
 8008168:	6003      	str	r3, [r0, #0]
 800816a:	2001      	movs	r0, #1
 800816c:	bd30      	pop	{r4, r5, pc}
 800816e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008172:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008176:	2d19      	cmp	r5, #25
 8008178:	bf98      	it	ls
 800817a:	3220      	addls	r2, #32
 800817c:	42a2      	cmp	r2, r4
 800817e:	d0f0      	beq.n	8008162 <__match+0x6>
 8008180:	2000      	movs	r0, #0
 8008182:	e7f3      	b.n	800816c <__match+0x10>

08008184 <__hexnan>:
 8008184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008188:	2500      	movs	r5, #0
 800818a:	680b      	ldr	r3, [r1, #0]
 800818c:	4682      	mov	sl, r0
 800818e:	115f      	asrs	r7, r3, #5
 8008190:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008194:	f013 031f 	ands.w	r3, r3, #31
 8008198:	bf18      	it	ne
 800819a:	3704      	addne	r7, #4
 800819c:	1f3e      	subs	r6, r7, #4
 800819e:	4690      	mov	r8, r2
 80081a0:	46b1      	mov	r9, r6
 80081a2:	4634      	mov	r4, r6
 80081a4:	46ab      	mov	fp, r5
 80081a6:	b087      	sub	sp, #28
 80081a8:	6801      	ldr	r1, [r0, #0]
 80081aa:	9301      	str	r3, [sp, #4]
 80081ac:	f847 5c04 	str.w	r5, [r7, #-4]
 80081b0:	9502      	str	r5, [sp, #8]
 80081b2:	784a      	ldrb	r2, [r1, #1]
 80081b4:	1c4b      	adds	r3, r1, #1
 80081b6:	9303      	str	r3, [sp, #12]
 80081b8:	b342      	cbz	r2, 800820c <__hexnan+0x88>
 80081ba:	4610      	mov	r0, r2
 80081bc:	9105      	str	r1, [sp, #20]
 80081be:	9204      	str	r2, [sp, #16]
 80081c0:	f7ff fd83 	bl	8007cca <__hexdig_fun>
 80081c4:	2800      	cmp	r0, #0
 80081c6:	d143      	bne.n	8008250 <__hexnan+0xcc>
 80081c8:	9a04      	ldr	r2, [sp, #16]
 80081ca:	9905      	ldr	r1, [sp, #20]
 80081cc:	2a20      	cmp	r2, #32
 80081ce:	d818      	bhi.n	8008202 <__hexnan+0x7e>
 80081d0:	9b02      	ldr	r3, [sp, #8]
 80081d2:	459b      	cmp	fp, r3
 80081d4:	dd13      	ble.n	80081fe <__hexnan+0x7a>
 80081d6:	454c      	cmp	r4, r9
 80081d8:	d206      	bcs.n	80081e8 <__hexnan+0x64>
 80081da:	2d07      	cmp	r5, #7
 80081dc:	dc04      	bgt.n	80081e8 <__hexnan+0x64>
 80081de:	462a      	mov	r2, r5
 80081e0:	4649      	mov	r1, r9
 80081e2:	4620      	mov	r0, r4
 80081e4:	f7ff ffa8 	bl	8008138 <L_shift>
 80081e8:	4544      	cmp	r4, r8
 80081ea:	d944      	bls.n	8008276 <__hexnan+0xf2>
 80081ec:	2300      	movs	r3, #0
 80081ee:	f1a4 0904 	sub.w	r9, r4, #4
 80081f2:	f844 3c04 	str.w	r3, [r4, #-4]
 80081f6:	461d      	mov	r5, r3
 80081f8:	464c      	mov	r4, r9
 80081fa:	f8cd b008 	str.w	fp, [sp, #8]
 80081fe:	9903      	ldr	r1, [sp, #12]
 8008200:	e7d7      	b.n	80081b2 <__hexnan+0x2e>
 8008202:	2a29      	cmp	r2, #41	; 0x29
 8008204:	d14a      	bne.n	800829c <__hexnan+0x118>
 8008206:	3102      	adds	r1, #2
 8008208:	f8ca 1000 	str.w	r1, [sl]
 800820c:	f1bb 0f00 	cmp.w	fp, #0
 8008210:	d044      	beq.n	800829c <__hexnan+0x118>
 8008212:	454c      	cmp	r4, r9
 8008214:	d206      	bcs.n	8008224 <__hexnan+0xa0>
 8008216:	2d07      	cmp	r5, #7
 8008218:	dc04      	bgt.n	8008224 <__hexnan+0xa0>
 800821a:	462a      	mov	r2, r5
 800821c:	4649      	mov	r1, r9
 800821e:	4620      	mov	r0, r4
 8008220:	f7ff ff8a 	bl	8008138 <L_shift>
 8008224:	4544      	cmp	r4, r8
 8008226:	d928      	bls.n	800827a <__hexnan+0xf6>
 8008228:	4643      	mov	r3, r8
 800822a:	f854 2b04 	ldr.w	r2, [r4], #4
 800822e:	42a6      	cmp	r6, r4
 8008230:	f843 2b04 	str.w	r2, [r3], #4
 8008234:	d2f9      	bcs.n	800822a <__hexnan+0xa6>
 8008236:	2200      	movs	r2, #0
 8008238:	f843 2b04 	str.w	r2, [r3], #4
 800823c:	429e      	cmp	r6, r3
 800823e:	d2fb      	bcs.n	8008238 <__hexnan+0xb4>
 8008240:	6833      	ldr	r3, [r6, #0]
 8008242:	b91b      	cbnz	r3, 800824c <__hexnan+0xc8>
 8008244:	4546      	cmp	r6, r8
 8008246:	d127      	bne.n	8008298 <__hexnan+0x114>
 8008248:	2301      	movs	r3, #1
 800824a:	6033      	str	r3, [r6, #0]
 800824c:	2005      	movs	r0, #5
 800824e:	e026      	b.n	800829e <__hexnan+0x11a>
 8008250:	3501      	adds	r5, #1
 8008252:	2d08      	cmp	r5, #8
 8008254:	f10b 0b01 	add.w	fp, fp, #1
 8008258:	dd06      	ble.n	8008268 <__hexnan+0xe4>
 800825a:	4544      	cmp	r4, r8
 800825c:	d9cf      	bls.n	80081fe <__hexnan+0x7a>
 800825e:	2300      	movs	r3, #0
 8008260:	2501      	movs	r5, #1
 8008262:	f844 3c04 	str.w	r3, [r4, #-4]
 8008266:	3c04      	subs	r4, #4
 8008268:	6822      	ldr	r2, [r4, #0]
 800826a:	f000 000f 	and.w	r0, r0, #15
 800826e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008272:	6020      	str	r0, [r4, #0]
 8008274:	e7c3      	b.n	80081fe <__hexnan+0x7a>
 8008276:	2508      	movs	r5, #8
 8008278:	e7c1      	b.n	80081fe <__hexnan+0x7a>
 800827a:	9b01      	ldr	r3, [sp, #4]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d0df      	beq.n	8008240 <__hexnan+0xbc>
 8008280:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008284:	f1c3 0320 	rsb	r3, r3, #32
 8008288:	fa22 f303 	lsr.w	r3, r2, r3
 800828c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008290:	401a      	ands	r2, r3
 8008292:	f847 2c04 	str.w	r2, [r7, #-4]
 8008296:	e7d3      	b.n	8008240 <__hexnan+0xbc>
 8008298:	3e04      	subs	r6, #4
 800829a:	e7d1      	b.n	8008240 <__hexnan+0xbc>
 800829c:	2004      	movs	r0, #4
 800829e:	b007      	add	sp, #28
 80082a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080082a4 <__localeconv_l>:
 80082a4:	30f0      	adds	r0, #240	; 0xf0
 80082a6:	4770      	bx	lr

080082a8 <_localeconv_r>:
 80082a8:	4b04      	ldr	r3, [pc, #16]	; (80082bc <_localeconv_r+0x14>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	6a18      	ldr	r0, [r3, #32]
 80082ae:	4b04      	ldr	r3, [pc, #16]	; (80082c0 <_localeconv_r+0x18>)
 80082b0:	2800      	cmp	r0, #0
 80082b2:	bf08      	it	eq
 80082b4:	4618      	moveq	r0, r3
 80082b6:	30f0      	adds	r0, #240	; 0xf0
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop
 80082bc:	20000038 	.word	0x20000038
 80082c0:	2000009c 	.word	0x2000009c

080082c4 <__swhatbuf_r>:
 80082c4:	b570      	push	{r4, r5, r6, lr}
 80082c6:	460e      	mov	r6, r1
 80082c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082cc:	b096      	sub	sp, #88	; 0x58
 80082ce:	2900      	cmp	r1, #0
 80082d0:	4614      	mov	r4, r2
 80082d2:	461d      	mov	r5, r3
 80082d4:	da07      	bge.n	80082e6 <__swhatbuf_r+0x22>
 80082d6:	2300      	movs	r3, #0
 80082d8:	602b      	str	r3, [r5, #0]
 80082da:	89b3      	ldrh	r3, [r6, #12]
 80082dc:	061a      	lsls	r2, r3, #24
 80082de:	d410      	bmi.n	8008302 <__swhatbuf_r+0x3e>
 80082e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082e4:	e00e      	b.n	8008304 <__swhatbuf_r+0x40>
 80082e6:	466a      	mov	r2, sp
 80082e8:	f000 fdb6 	bl	8008e58 <_fstat_r>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	dbf2      	blt.n	80082d6 <__swhatbuf_r+0x12>
 80082f0:	9a01      	ldr	r2, [sp, #4]
 80082f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80082f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80082fa:	425a      	negs	r2, r3
 80082fc:	415a      	adcs	r2, r3
 80082fe:	602a      	str	r2, [r5, #0]
 8008300:	e7ee      	b.n	80082e0 <__swhatbuf_r+0x1c>
 8008302:	2340      	movs	r3, #64	; 0x40
 8008304:	2000      	movs	r0, #0
 8008306:	6023      	str	r3, [r4, #0]
 8008308:	b016      	add	sp, #88	; 0x58
 800830a:	bd70      	pop	{r4, r5, r6, pc}

0800830c <__smakebuf_r>:
 800830c:	898b      	ldrh	r3, [r1, #12]
 800830e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008310:	079d      	lsls	r5, r3, #30
 8008312:	4606      	mov	r6, r0
 8008314:	460c      	mov	r4, r1
 8008316:	d507      	bpl.n	8008328 <__smakebuf_r+0x1c>
 8008318:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800831c:	6023      	str	r3, [r4, #0]
 800831e:	6123      	str	r3, [r4, #16]
 8008320:	2301      	movs	r3, #1
 8008322:	6163      	str	r3, [r4, #20]
 8008324:	b002      	add	sp, #8
 8008326:	bd70      	pop	{r4, r5, r6, pc}
 8008328:	ab01      	add	r3, sp, #4
 800832a:	466a      	mov	r2, sp
 800832c:	f7ff ffca 	bl	80082c4 <__swhatbuf_r>
 8008330:	9900      	ldr	r1, [sp, #0]
 8008332:	4605      	mov	r5, r0
 8008334:	4630      	mov	r0, r6
 8008336:	f000 fca1 	bl	8008c7c <_malloc_r>
 800833a:	b948      	cbnz	r0, 8008350 <__smakebuf_r+0x44>
 800833c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008340:	059a      	lsls	r2, r3, #22
 8008342:	d4ef      	bmi.n	8008324 <__smakebuf_r+0x18>
 8008344:	f023 0303 	bic.w	r3, r3, #3
 8008348:	f043 0302 	orr.w	r3, r3, #2
 800834c:	81a3      	strh	r3, [r4, #12]
 800834e:	e7e3      	b.n	8008318 <__smakebuf_r+0xc>
 8008350:	4b0d      	ldr	r3, [pc, #52]	; (8008388 <__smakebuf_r+0x7c>)
 8008352:	62b3      	str	r3, [r6, #40]	; 0x28
 8008354:	89a3      	ldrh	r3, [r4, #12]
 8008356:	6020      	str	r0, [r4, #0]
 8008358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800835c:	81a3      	strh	r3, [r4, #12]
 800835e:	9b00      	ldr	r3, [sp, #0]
 8008360:	6120      	str	r0, [r4, #16]
 8008362:	6163      	str	r3, [r4, #20]
 8008364:	9b01      	ldr	r3, [sp, #4]
 8008366:	b15b      	cbz	r3, 8008380 <__smakebuf_r+0x74>
 8008368:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800836c:	4630      	mov	r0, r6
 800836e:	f000 fd85 	bl	8008e7c <_isatty_r>
 8008372:	b128      	cbz	r0, 8008380 <__smakebuf_r+0x74>
 8008374:	89a3      	ldrh	r3, [r4, #12]
 8008376:	f023 0303 	bic.w	r3, r3, #3
 800837a:	f043 0301 	orr.w	r3, r3, #1
 800837e:	81a3      	strh	r3, [r4, #12]
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	431d      	orrs	r5, r3
 8008384:	81a5      	strh	r5, [r4, #12]
 8008386:	e7cd      	b.n	8008324 <__smakebuf_r+0x18>
 8008388:	08007b09 	.word	0x08007b09

0800838c <malloc>:
 800838c:	4b02      	ldr	r3, [pc, #8]	; (8008398 <malloc+0xc>)
 800838e:	4601      	mov	r1, r0
 8008390:	6818      	ldr	r0, [r3, #0]
 8008392:	f000 bc73 	b.w	8008c7c <_malloc_r>
 8008396:	bf00      	nop
 8008398:	20000038 	.word	0x20000038

0800839c <__ascii_mbtowc>:
 800839c:	b082      	sub	sp, #8
 800839e:	b901      	cbnz	r1, 80083a2 <__ascii_mbtowc+0x6>
 80083a0:	a901      	add	r1, sp, #4
 80083a2:	b142      	cbz	r2, 80083b6 <__ascii_mbtowc+0x1a>
 80083a4:	b14b      	cbz	r3, 80083ba <__ascii_mbtowc+0x1e>
 80083a6:	7813      	ldrb	r3, [r2, #0]
 80083a8:	600b      	str	r3, [r1, #0]
 80083aa:	7812      	ldrb	r2, [r2, #0]
 80083ac:	1c10      	adds	r0, r2, #0
 80083ae:	bf18      	it	ne
 80083b0:	2001      	movne	r0, #1
 80083b2:	b002      	add	sp, #8
 80083b4:	4770      	bx	lr
 80083b6:	4610      	mov	r0, r2
 80083b8:	e7fb      	b.n	80083b2 <__ascii_mbtowc+0x16>
 80083ba:	f06f 0001 	mvn.w	r0, #1
 80083be:	e7f8      	b.n	80083b2 <__ascii_mbtowc+0x16>

080083c0 <memcpy>:
 80083c0:	b510      	push	{r4, lr}
 80083c2:	1e43      	subs	r3, r0, #1
 80083c4:	440a      	add	r2, r1
 80083c6:	4291      	cmp	r1, r2
 80083c8:	d100      	bne.n	80083cc <memcpy+0xc>
 80083ca:	bd10      	pop	{r4, pc}
 80083cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083d4:	e7f7      	b.n	80083c6 <memcpy+0x6>

080083d6 <_Balloc>:
 80083d6:	b570      	push	{r4, r5, r6, lr}
 80083d8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80083da:	4604      	mov	r4, r0
 80083dc:	460e      	mov	r6, r1
 80083de:	b93d      	cbnz	r5, 80083f0 <_Balloc+0x1a>
 80083e0:	2010      	movs	r0, #16
 80083e2:	f7ff ffd3 	bl	800838c <malloc>
 80083e6:	6260      	str	r0, [r4, #36]	; 0x24
 80083e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80083ec:	6005      	str	r5, [r0, #0]
 80083ee:	60c5      	str	r5, [r0, #12]
 80083f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80083f2:	68eb      	ldr	r3, [r5, #12]
 80083f4:	b183      	cbz	r3, 8008418 <_Balloc+0x42>
 80083f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80083fe:	b9b8      	cbnz	r0, 8008430 <_Balloc+0x5a>
 8008400:	2101      	movs	r1, #1
 8008402:	fa01 f506 	lsl.w	r5, r1, r6
 8008406:	1d6a      	adds	r2, r5, #5
 8008408:	0092      	lsls	r2, r2, #2
 800840a:	4620      	mov	r0, r4
 800840c:	f000 fbdc 	bl	8008bc8 <_calloc_r>
 8008410:	b160      	cbz	r0, 800842c <_Balloc+0x56>
 8008412:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008416:	e00e      	b.n	8008436 <_Balloc+0x60>
 8008418:	2221      	movs	r2, #33	; 0x21
 800841a:	2104      	movs	r1, #4
 800841c:	4620      	mov	r0, r4
 800841e:	f000 fbd3 	bl	8008bc8 <_calloc_r>
 8008422:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008424:	60e8      	str	r0, [r5, #12]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1e4      	bne.n	80083f6 <_Balloc+0x20>
 800842c:	2000      	movs	r0, #0
 800842e:	bd70      	pop	{r4, r5, r6, pc}
 8008430:	6802      	ldr	r2, [r0, #0]
 8008432:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008436:	2300      	movs	r3, #0
 8008438:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800843c:	e7f7      	b.n	800842e <_Balloc+0x58>

0800843e <_Bfree>:
 800843e:	b570      	push	{r4, r5, r6, lr}
 8008440:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008442:	4606      	mov	r6, r0
 8008444:	460d      	mov	r5, r1
 8008446:	b93c      	cbnz	r4, 8008458 <_Bfree+0x1a>
 8008448:	2010      	movs	r0, #16
 800844a:	f7ff ff9f 	bl	800838c <malloc>
 800844e:	6270      	str	r0, [r6, #36]	; 0x24
 8008450:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008454:	6004      	str	r4, [r0, #0]
 8008456:	60c4      	str	r4, [r0, #12]
 8008458:	b13d      	cbz	r5, 800846a <_Bfree+0x2c>
 800845a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800845c:	686a      	ldr	r2, [r5, #4]
 800845e:	68db      	ldr	r3, [r3, #12]
 8008460:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008464:	6029      	str	r1, [r5, #0]
 8008466:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800846a:	bd70      	pop	{r4, r5, r6, pc}

0800846c <__multadd>:
 800846c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008470:	461f      	mov	r7, r3
 8008472:	4606      	mov	r6, r0
 8008474:	460c      	mov	r4, r1
 8008476:	2300      	movs	r3, #0
 8008478:	690d      	ldr	r5, [r1, #16]
 800847a:	f101 0c14 	add.w	ip, r1, #20
 800847e:	f8dc 0000 	ldr.w	r0, [ip]
 8008482:	3301      	adds	r3, #1
 8008484:	b281      	uxth	r1, r0
 8008486:	fb02 7101 	mla	r1, r2, r1, r7
 800848a:	0c00      	lsrs	r0, r0, #16
 800848c:	0c0f      	lsrs	r7, r1, #16
 800848e:	fb02 7000 	mla	r0, r2, r0, r7
 8008492:	b289      	uxth	r1, r1
 8008494:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008498:	429d      	cmp	r5, r3
 800849a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800849e:	f84c 1b04 	str.w	r1, [ip], #4
 80084a2:	dcec      	bgt.n	800847e <__multadd+0x12>
 80084a4:	b1d7      	cbz	r7, 80084dc <__multadd+0x70>
 80084a6:	68a3      	ldr	r3, [r4, #8]
 80084a8:	42ab      	cmp	r3, r5
 80084aa:	dc12      	bgt.n	80084d2 <__multadd+0x66>
 80084ac:	6861      	ldr	r1, [r4, #4]
 80084ae:	4630      	mov	r0, r6
 80084b0:	3101      	adds	r1, #1
 80084b2:	f7ff ff90 	bl	80083d6 <_Balloc>
 80084b6:	4680      	mov	r8, r0
 80084b8:	6922      	ldr	r2, [r4, #16]
 80084ba:	f104 010c 	add.w	r1, r4, #12
 80084be:	3202      	adds	r2, #2
 80084c0:	0092      	lsls	r2, r2, #2
 80084c2:	300c      	adds	r0, #12
 80084c4:	f7ff ff7c 	bl	80083c0 <memcpy>
 80084c8:	4621      	mov	r1, r4
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff ffb7 	bl	800843e <_Bfree>
 80084d0:	4644      	mov	r4, r8
 80084d2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80084d6:	3501      	adds	r5, #1
 80084d8:	615f      	str	r7, [r3, #20]
 80084da:	6125      	str	r5, [r4, #16]
 80084dc:	4620      	mov	r0, r4
 80084de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080084e2 <__s2b>:
 80084e2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084e6:	4615      	mov	r5, r2
 80084e8:	2209      	movs	r2, #9
 80084ea:	461f      	mov	r7, r3
 80084ec:	3308      	adds	r3, #8
 80084ee:	460c      	mov	r4, r1
 80084f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80084f4:	4606      	mov	r6, r0
 80084f6:	2201      	movs	r2, #1
 80084f8:	2100      	movs	r1, #0
 80084fa:	429a      	cmp	r2, r3
 80084fc:	db20      	blt.n	8008540 <__s2b+0x5e>
 80084fe:	4630      	mov	r0, r6
 8008500:	f7ff ff69 	bl	80083d6 <_Balloc>
 8008504:	9b08      	ldr	r3, [sp, #32]
 8008506:	2d09      	cmp	r5, #9
 8008508:	6143      	str	r3, [r0, #20]
 800850a:	f04f 0301 	mov.w	r3, #1
 800850e:	6103      	str	r3, [r0, #16]
 8008510:	dd19      	ble.n	8008546 <__s2b+0x64>
 8008512:	f104 0809 	add.w	r8, r4, #9
 8008516:	46c1      	mov	r9, r8
 8008518:	442c      	add	r4, r5
 800851a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800851e:	4601      	mov	r1, r0
 8008520:	3b30      	subs	r3, #48	; 0x30
 8008522:	220a      	movs	r2, #10
 8008524:	4630      	mov	r0, r6
 8008526:	f7ff ffa1 	bl	800846c <__multadd>
 800852a:	45a1      	cmp	r9, r4
 800852c:	d1f5      	bne.n	800851a <__s2b+0x38>
 800852e:	eb08 0405 	add.w	r4, r8, r5
 8008532:	3c08      	subs	r4, #8
 8008534:	1b2d      	subs	r5, r5, r4
 8008536:	1963      	adds	r3, r4, r5
 8008538:	42bb      	cmp	r3, r7
 800853a:	db07      	blt.n	800854c <__s2b+0x6a>
 800853c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008540:	0052      	lsls	r2, r2, #1
 8008542:	3101      	adds	r1, #1
 8008544:	e7d9      	b.n	80084fa <__s2b+0x18>
 8008546:	340a      	adds	r4, #10
 8008548:	2509      	movs	r5, #9
 800854a:	e7f3      	b.n	8008534 <__s2b+0x52>
 800854c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008550:	4601      	mov	r1, r0
 8008552:	3b30      	subs	r3, #48	; 0x30
 8008554:	220a      	movs	r2, #10
 8008556:	4630      	mov	r0, r6
 8008558:	f7ff ff88 	bl	800846c <__multadd>
 800855c:	e7eb      	b.n	8008536 <__s2b+0x54>

0800855e <__hi0bits>:
 800855e:	0c02      	lsrs	r2, r0, #16
 8008560:	0412      	lsls	r2, r2, #16
 8008562:	4603      	mov	r3, r0
 8008564:	b9b2      	cbnz	r2, 8008594 <__hi0bits+0x36>
 8008566:	0403      	lsls	r3, r0, #16
 8008568:	2010      	movs	r0, #16
 800856a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800856e:	bf04      	itt	eq
 8008570:	021b      	lsleq	r3, r3, #8
 8008572:	3008      	addeq	r0, #8
 8008574:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008578:	bf04      	itt	eq
 800857a:	011b      	lsleq	r3, r3, #4
 800857c:	3004      	addeq	r0, #4
 800857e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008582:	bf04      	itt	eq
 8008584:	009b      	lsleq	r3, r3, #2
 8008586:	3002      	addeq	r0, #2
 8008588:	2b00      	cmp	r3, #0
 800858a:	db06      	blt.n	800859a <__hi0bits+0x3c>
 800858c:	005b      	lsls	r3, r3, #1
 800858e:	d503      	bpl.n	8008598 <__hi0bits+0x3a>
 8008590:	3001      	adds	r0, #1
 8008592:	4770      	bx	lr
 8008594:	2000      	movs	r0, #0
 8008596:	e7e8      	b.n	800856a <__hi0bits+0xc>
 8008598:	2020      	movs	r0, #32
 800859a:	4770      	bx	lr

0800859c <__lo0bits>:
 800859c:	6803      	ldr	r3, [r0, #0]
 800859e:	4601      	mov	r1, r0
 80085a0:	f013 0207 	ands.w	r2, r3, #7
 80085a4:	d00b      	beq.n	80085be <__lo0bits+0x22>
 80085a6:	07da      	lsls	r2, r3, #31
 80085a8:	d423      	bmi.n	80085f2 <__lo0bits+0x56>
 80085aa:	0798      	lsls	r0, r3, #30
 80085ac:	bf49      	itett	mi
 80085ae:	085b      	lsrmi	r3, r3, #1
 80085b0:	089b      	lsrpl	r3, r3, #2
 80085b2:	2001      	movmi	r0, #1
 80085b4:	600b      	strmi	r3, [r1, #0]
 80085b6:	bf5c      	itt	pl
 80085b8:	600b      	strpl	r3, [r1, #0]
 80085ba:	2002      	movpl	r0, #2
 80085bc:	4770      	bx	lr
 80085be:	b298      	uxth	r0, r3
 80085c0:	b9a8      	cbnz	r0, 80085ee <__lo0bits+0x52>
 80085c2:	2010      	movs	r0, #16
 80085c4:	0c1b      	lsrs	r3, r3, #16
 80085c6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80085ca:	bf04      	itt	eq
 80085cc:	0a1b      	lsreq	r3, r3, #8
 80085ce:	3008      	addeq	r0, #8
 80085d0:	071a      	lsls	r2, r3, #28
 80085d2:	bf04      	itt	eq
 80085d4:	091b      	lsreq	r3, r3, #4
 80085d6:	3004      	addeq	r0, #4
 80085d8:	079a      	lsls	r2, r3, #30
 80085da:	bf04      	itt	eq
 80085dc:	089b      	lsreq	r3, r3, #2
 80085de:	3002      	addeq	r0, #2
 80085e0:	07da      	lsls	r2, r3, #31
 80085e2:	d402      	bmi.n	80085ea <__lo0bits+0x4e>
 80085e4:	085b      	lsrs	r3, r3, #1
 80085e6:	d006      	beq.n	80085f6 <__lo0bits+0x5a>
 80085e8:	3001      	adds	r0, #1
 80085ea:	600b      	str	r3, [r1, #0]
 80085ec:	4770      	bx	lr
 80085ee:	4610      	mov	r0, r2
 80085f0:	e7e9      	b.n	80085c6 <__lo0bits+0x2a>
 80085f2:	2000      	movs	r0, #0
 80085f4:	4770      	bx	lr
 80085f6:	2020      	movs	r0, #32
 80085f8:	4770      	bx	lr

080085fa <__i2b>:
 80085fa:	b510      	push	{r4, lr}
 80085fc:	460c      	mov	r4, r1
 80085fe:	2101      	movs	r1, #1
 8008600:	f7ff fee9 	bl	80083d6 <_Balloc>
 8008604:	2201      	movs	r2, #1
 8008606:	6144      	str	r4, [r0, #20]
 8008608:	6102      	str	r2, [r0, #16]
 800860a:	bd10      	pop	{r4, pc}

0800860c <__multiply>:
 800860c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008610:	4614      	mov	r4, r2
 8008612:	690a      	ldr	r2, [r1, #16]
 8008614:	6923      	ldr	r3, [r4, #16]
 8008616:	4688      	mov	r8, r1
 8008618:	429a      	cmp	r2, r3
 800861a:	bfbe      	ittt	lt
 800861c:	460b      	movlt	r3, r1
 800861e:	46a0      	movlt	r8, r4
 8008620:	461c      	movlt	r4, r3
 8008622:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008626:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800862a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800862e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008632:	eb07 0609 	add.w	r6, r7, r9
 8008636:	42b3      	cmp	r3, r6
 8008638:	bfb8      	it	lt
 800863a:	3101      	addlt	r1, #1
 800863c:	f7ff fecb 	bl	80083d6 <_Balloc>
 8008640:	f100 0514 	add.w	r5, r0, #20
 8008644:	462b      	mov	r3, r5
 8008646:	2200      	movs	r2, #0
 8008648:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800864c:	4573      	cmp	r3, lr
 800864e:	d316      	bcc.n	800867e <__multiply+0x72>
 8008650:	f104 0214 	add.w	r2, r4, #20
 8008654:	f108 0114 	add.w	r1, r8, #20
 8008658:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800865c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008660:	9300      	str	r3, [sp, #0]
 8008662:	9b00      	ldr	r3, [sp, #0]
 8008664:	9201      	str	r2, [sp, #4]
 8008666:	4293      	cmp	r3, r2
 8008668:	d80c      	bhi.n	8008684 <__multiply+0x78>
 800866a:	2e00      	cmp	r6, #0
 800866c:	dd03      	ble.n	8008676 <__multiply+0x6a>
 800866e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008672:	2b00      	cmp	r3, #0
 8008674:	d05d      	beq.n	8008732 <__multiply+0x126>
 8008676:	6106      	str	r6, [r0, #16]
 8008678:	b003      	add	sp, #12
 800867a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800867e:	f843 2b04 	str.w	r2, [r3], #4
 8008682:	e7e3      	b.n	800864c <__multiply+0x40>
 8008684:	f8b2 b000 	ldrh.w	fp, [r2]
 8008688:	f1bb 0f00 	cmp.w	fp, #0
 800868c:	d023      	beq.n	80086d6 <__multiply+0xca>
 800868e:	4689      	mov	r9, r1
 8008690:	46ac      	mov	ip, r5
 8008692:	f04f 0800 	mov.w	r8, #0
 8008696:	f859 4b04 	ldr.w	r4, [r9], #4
 800869a:	f8dc a000 	ldr.w	sl, [ip]
 800869e:	b2a3      	uxth	r3, r4
 80086a0:	fa1f fa8a 	uxth.w	sl, sl
 80086a4:	fb0b a303 	mla	r3, fp, r3, sl
 80086a8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80086ac:	f8dc 4000 	ldr.w	r4, [ip]
 80086b0:	4443      	add	r3, r8
 80086b2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80086b6:	fb0b 840a 	mla	r4, fp, sl, r8
 80086ba:	46e2      	mov	sl, ip
 80086bc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80086c6:	454f      	cmp	r7, r9
 80086c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80086cc:	f84a 3b04 	str.w	r3, [sl], #4
 80086d0:	d82b      	bhi.n	800872a <__multiply+0x11e>
 80086d2:	f8cc 8004 	str.w	r8, [ip, #4]
 80086d6:	9b01      	ldr	r3, [sp, #4]
 80086d8:	3204      	adds	r2, #4
 80086da:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80086de:	f1ba 0f00 	cmp.w	sl, #0
 80086e2:	d020      	beq.n	8008726 <__multiply+0x11a>
 80086e4:	4689      	mov	r9, r1
 80086e6:	46a8      	mov	r8, r5
 80086e8:	f04f 0b00 	mov.w	fp, #0
 80086ec:	682b      	ldr	r3, [r5, #0]
 80086ee:	f8b9 c000 	ldrh.w	ip, [r9]
 80086f2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	fb0a 440c 	mla	r4, sl, ip, r4
 80086fc:	46c4      	mov	ip, r8
 80086fe:	445c      	add	r4, fp
 8008700:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008704:	f84c 3b04 	str.w	r3, [ip], #4
 8008708:	f859 3b04 	ldr.w	r3, [r9], #4
 800870c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008710:	0c1b      	lsrs	r3, r3, #16
 8008712:	fb0a b303 	mla	r3, sl, r3, fp
 8008716:	454f      	cmp	r7, r9
 8008718:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800871c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008720:	d805      	bhi.n	800872e <__multiply+0x122>
 8008722:	f8c8 3004 	str.w	r3, [r8, #4]
 8008726:	3504      	adds	r5, #4
 8008728:	e79b      	b.n	8008662 <__multiply+0x56>
 800872a:	46d4      	mov	ip, sl
 800872c:	e7b3      	b.n	8008696 <__multiply+0x8a>
 800872e:	46e0      	mov	r8, ip
 8008730:	e7dd      	b.n	80086ee <__multiply+0xe2>
 8008732:	3e01      	subs	r6, #1
 8008734:	e799      	b.n	800866a <__multiply+0x5e>
	...

08008738 <__pow5mult>:
 8008738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800873c:	4615      	mov	r5, r2
 800873e:	f012 0203 	ands.w	r2, r2, #3
 8008742:	4606      	mov	r6, r0
 8008744:	460f      	mov	r7, r1
 8008746:	d007      	beq.n	8008758 <__pow5mult+0x20>
 8008748:	4c21      	ldr	r4, [pc, #132]	; (80087d0 <__pow5mult+0x98>)
 800874a:	3a01      	subs	r2, #1
 800874c:	2300      	movs	r3, #0
 800874e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008752:	f7ff fe8b 	bl	800846c <__multadd>
 8008756:	4607      	mov	r7, r0
 8008758:	10ad      	asrs	r5, r5, #2
 800875a:	d035      	beq.n	80087c8 <__pow5mult+0x90>
 800875c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800875e:	b93c      	cbnz	r4, 8008770 <__pow5mult+0x38>
 8008760:	2010      	movs	r0, #16
 8008762:	f7ff fe13 	bl	800838c <malloc>
 8008766:	6270      	str	r0, [r6, #36]	; 0x24
 8008768:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800876c:	6004      	str	r4, [r0, #0]
 800876e:	60c4      	str	r4, [r0, #12]
 8008770:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008774:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008778:	b94c      	cbnz	r4, 800878e <__pow5mult+0x56>
 800877a:	f240 2171 	movw	r1, #625	; 0x271
 800877e:	4630      	mov	r0, r6
 8008780:	f7ff ff3b 	bl	80085fa <__i2b>
 8008784:	2300      	movs	r3, #0
 8008786:	4604      	mov	r4, r0
 8008788:	f8c8 0008 	str.w	r0, [r8, #8]
 800878c:	6003      	str	r3, [r0, #0]
 800878e:	f04f 0800 	mov.w	r8, #0
 8008792:	07eb      	lsls	r3, r5, #31
 8008794:	d50a      	bpl.n	80087ac <__pow5mult+0x74>
 8008796:	4639      	mov	r1, r7
 8008798:	4622      	mov	r2, r4
 800879a:	4630      	mov	r0, r6
 800879c:	f7ff ff36 	bl	800860c <__multiply>
 80087a0:	4681      	mov	r9, r0
 80087a2:	4639      	mov	r1, r7
 80087a4:	4630      	mov	r0, r6
 80087a6:	f7ff fe4a 	bl	800843e <_Bfree>
 80087aa:	464f      	mov	r7, r9
 80087ac:	106d      	asrs	r5, r5, #1
 80087ae:	d00b      	beq.n	80087c8 <__pow5mult+0x90>
 80087b0:	6820      	ldr	r0, [r4, #0]
 80087b2:	b938      	cbnz	r0, 80087c4 <__pow5mult+0x8c>
 80087b4:	4622      	mov	r2, r4
 80087b6:	4621      	mov	r1, r4
 80087b8:	4630      	mov	r0, r6
 80087ba:	f7ff ff27 	bl	800860c <__multiply>
 80087be:	6020      	str	r0, [r4, #0]
 80087c0:	f8c0 8000 	str.w	r8, [r0]
 80087c4:	4604      	mov	r4, r0
 80087c6:	e7e4      	b.n	8008792 <__pow5mult+0x5a>
 80087c8:	4638      	mov	r0, r7
 80087ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087ce:	bf00      	nop
 80087d0:	080091c0 	.word	0x080091c0

080087d4 <__lshift>:
 80087d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087d8:	460c      	mov	r4, r1
 80087da:	4607      	mov	r7, r0
 80087dc:	4616      	mov	r6, r2
 80087de:	6923      	ldr	r3, [r4, #16]
 80087e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087e4:	eb0a 0903 	add.w	r9, sl, r3
 80087e8:	6849      	ldr	r1, [r1, #4]
 80087ea:	68a3      	ldr	r3, [r4, #8]
 80087ec:	f109 0501 	add.w	r5, r9, #1
 80087f0:	42ab      	cmp	r3, r5
 80087f2:	db32      	blt.n	800885a <__lshift+0x86>
 80087f4:	4638      	mov	r0, r7
 80087f6:	f7ff fdee 	bl	80083d6 <_Balloc>
 80087fa:	2300      	movs	r3, #0
 80087fc:	4680      	mov	r8, r0
 80087fe:	461a      	mov	r2, r3
 8008800:	f100 0114 	add.w	r1, r0, #20
 8008804:	4553      	cmp	r3, sl
 8008806:	db2b      	blt.n	8008860 <__lshift+0x8c>
 8008808:	6920      	ldr	r0, [r4, #16]
 800880a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800880e:	f104 0314 	add.w	r3, r4, #20
 8008812:	f016 021f 	ands.w	r2, r6, #31
 8008816:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800881a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800881e:	d025      	beq.n	800886c <__lshift+0x98>
 8008820:	2000      	movs	r0, #0
 8008822:	f1c2 0e20 	rsb	lr, r2, #32
 8008826:	468a      	mov	sl, r1
 8008828:	681e      	ldr	r6, [r3, #0]
 800882a:	4096      	lsls	r6, r2
 800882c:	4330      	orrs	r0, r6
 800882e:	f84a 0b04 	str.w	r0, [sl], #4
 8008832:	f853 0b04 	ldr.w	r0, [r3], #4
 8008836:	459c      	cmp	ip, r3
 8008838:	fa20 f00e 	lsr.w	r0, r0, lr
 800883c:	d814      	bhi.n	8008868 <__lshift+0x94>
 800883e:	6048      	str	r0, [r1, #4]
 8008840:	b108      	cbz	r0, 8008846 <__lshift+0x72>
 8008842:	f109 0502 	add.w	r5, r9, #2
 8008846:	3d01      	subs	r5, #1
 8008848:	4638      	mov	r0, r7
 800884a:	f8c8 5010 	str.w	r5, [r8, #16]
 800884e:	4621      	mov	r1, r4
 8008850:	f7ff fdf5 	bl	800843e <_Bfree>
 8008854:	4640      	mov	r0, r8
 8008856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800885a:	3101      	adds	r1, #1
 800885c:	005b      	lsls	r3, r3, #1
 800885e:	e7c7      	b.n	80087f0 <__lshift+0x1c>
 8008860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008864:	3301      	adds	r3, #1
 8008866:	e7cd      	b.n	8008804 <__lshift+0x30>
 8008868:	4651      	mov	r1, sl
 800886a:	e7dc      	b.n	8008826 <__lshift+0x52>
 800886c:	3904      	subs	r1, #4
 800886e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008872:	459c      	cmp	ip, r3
 8008874:	f841 2f04 	str.w	r2, [r1, #4]!
 8008878:	d8f9      	bhi.n	800886e <__lshift+0x9a>
 800887a:	e7e4      	b.n	8008846 <__lshift+0x72>

0800887c <__mcmp>:
 800887c:	6903      	ldr	r3, [r0, #16]
 800887e:	690a      	ldr	r2, [r1, #16]
 8008880:	b530      	push	{r4, r5, lr}
 8008882:	1a9b      	subs	r3, r3, r2
 8008884:	d10c      	bne.n	80088a0 <__mcmp+0x24>
 8008886:	0092      	lsls	r2, r2, #2
 8008888:	3014      	adds	r0, #20
 800888a:	3114      	adds	r1, #20
 800888c:	1884      	adds	r4, r0, r2
 800888e:	4411      	add	r1, r2
 8008890:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008894:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008898:	4295      	cmp	r5, r2
 800889a:	d003      	beq.n	80088a4 <__mcmp+0x28>
 800889c:	d305      	bcc.n	80088aa <__mcmp+0x2e>
 800889e:	2301      	movs	r3, #1
 80088a0:	4618      	mov	r0, r3
 80088a2:	bd30      	pop	{r4, r5, pc}
 80088a4:	42a0      	cmp	r0, r4
 80088a6:	d3f3      	bcc.n	8008890 <__mcmp+0x14>
 80088a8:	e7fa      	b.n	80088a0 <__mcmp+0x24>
 80088aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80088ae:	e7f7      	b.n	80088a0 <__mcmp+0x24>

080088b0 <__mdiff>:
 80088b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088b4:	460d      	mov	r5, r1
 80088b6:	4607      	mov	r7, r0
 80088b8:	4611      	mov	r1, r2
 80088ba:	4628      	mov	r0, r5
 80088bc:	4614      	mov	r4, r2
 80088be:	f7ff ffdd 	bl	800887c <__mcmp>
 80088c2:	1e06      	subs	r6, r0, #0
 80088c4:	d108      	bne.n	80088d8 <__mdiff+0x28>
 80088c6:	4631      	mov	r1, r6
 80088c8:	4638      	mov	r0, r7
 80088ca:	f7ff fd84 	bl	80083d6 <_Balloc>
 80088ce:	2301      	movs	r3, #1
 80088d0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80088d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088d8:	bfa4      	itt	ge
 80088da:	4623      	movge	r3, r4
 80088dc:	462c      	movge	r4, r5
 80088de:	4638      	mov	r0, r7
 80088e0:	6861      	ldr	r1, [r4, #4]
 80088e2:	bfa6      	itte	ge
 80088e4:	461d      	movge	r5, r3
 80088e6:	2600      	movge	r6, #0
 80088e8:	2601      	movlt	r6, #1
 80088ea:	f7ff fd74 	bl	80083d6 <_Balloc>
 80088ee:	f04f 0e00 	mov.w	lr, #0
 80088f2:	60c6      	str	r6, [r0, #12]
 80088f4:	692b      	ldr	r3, [r5, #16]
 80088f6:	6926      	ldr	r6, [r4, #16]
 80088f8:	f104 0214 	add.w	r2, r4, #20
 80088fc:	f105 0914 	add.w	r9, r5, #20
 8008900:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008904:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008908:	f100 0114 	add.w	r1, r0, #20
 800890c:	f852 ab04 	ldr.w	sl, [r2], #4
 8008910:	f859 5b04 	ldr.w	r5, [r9], #4
 8008914:	fa1f f38a 	uxth.w	r3, sl
 8008918:	4473      	add	r3, lr
 800891a:	b2ac      	uxth	r4, r5
 800891c:	1b1b      	subs	r3, r3, r4
 800891e:	0c2c      	lsrs	r4, r5, #16
 8008920:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8008924:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8008928:	b29b      	uxth	r3, r3
 800892a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800892e:	45c8      	cmp	r8, r9
 8008930:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008934:	4694      	mov	ip, r2
 8008936:	f841 4b04 	str.w	r4, [r1], #4
 800893a:	d8e7      	bhi.n	800890c <__mdiff+0x5c>
 800893c:	45bc      	cmp	ip, r7
 800893e:	d304      	bcc.n	800894a <__mdiff+0x9a>
 8008940:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008944:	b183      	cbz	r3, 8008968 <__mdiff+0xb8>
 8008946:	6106      	str	r6, [r0, #16]
 8008948:	e7c4      	b.n	80088d4 <__mdiff+0x24>
 800894a:	f85c 4b04 	ldr.w	r4, [ip], #4
 800894e:	b2a2      	uxth	r2, r4
 8008950:	4472      	add	r2, lr
 8008952:	1413      	asrs	r3, r2, #16
 8008954:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008958:	b292      	uxth	r2, r2
 800895a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800895e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008962:	f841 2b04 	str.w	r2, [r1], #4
 8008966:	e7e9      	b.n	800893c <__mdiff+0x8c>
 8008968:	3e01      	subs	r6, #1
 800896a:	e7e9      	b.n	8008940 <__mdiff+0x90>

0800896c <__ulp>:
 800896c:	4b10      	ldr	r3, [pc, #64]	; (80089b0 <__ulp+0x44>)
 800896e:	400b      	ands	r3, r1
 8008970:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008974:	2b00      	cmp	r3, #0
 8008976:	dd02      	ble.n	800897e <__ulp+0x12>
 8008978:	2000      	movs	r0, #0
 800897a:	4619      	mov	r1, r3
 800897c:	4770      	bx	lr
 800897e:	425b      	negs	r3, r3
 8008980:	151b      	asrs	r3, r3, #20
 8008982:	2b13      	cmp	r3, #19
 8008984:	f04f 0000 	mov.w	r0, #0
 8008988:	f04f 0100 	mov.w	r1, #0
 800898c:	dc04      	bgt.n	8008998 <__ulp+0x2c>
 800898e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008992:	fa42 f103 	asr.w	r1, r2, r3
 8008996:	4770      	bx	lr
 8008998:	2201      	movs	r2, #1
 800899a:	3b14      	subs	r3, #20
 800899c:	2b1e      	cmp	r3, #30
 800899e:	bfce      	itee	gt
 80089a0:	4613      	movgt	r3, r2
 80089a2:	f1c3 031f 	rsble	r3, r3, #31
 80089a6:	fa02 f303 	lslle.w	r3, r2, r3
 80089aa:	4618      	mov	r0, r3
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	7ff00000 	.word	0x7ff00000

080089b4 <__b2d>:
 80089b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089b8:	6907      	ldr	r7, [r0, #16]
 80089ba:	f100 0914 	add.w	r9, r0, #20
 80089be:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80089c2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80089c6:	f1a7 0804 	sub.w	r8, r7, #4
 80089ca:	4630      	mov	r0, r6
 80089cc:	f7ff fdc7 	bl	800855e <__hi0bits>
 80089d0:	f1c0 0320 	rsb	r3, r0, #32
 80089d4:	280a      	cmp	r0, #10
 80089d6:	600b      	str	r3, [r1, #0]
 80089d8:	491e      	ldr	r1, [pc, #120]	; (8008a54 <__b2d+0xa0>)
 80089da:	dc17      	bgt.n	8008a0c <__b2d+0x58>
 80089dc:	45c1      	cmp	r9, r8
 80089de:	bf28      	it	cs
 80089e0:	2200      	movcs	r2, #0
 80089e2:	f1c0 0c0b 	rsb	ip, r0, #11
 80089e6:	fa26 f30c 	lsr.w	r3, r6, ip
 80089ea:	bf38      	it	cc
 80089ec:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80089f0:	ea43 0501 	orr.w	r5, r3, r1
 80089f4:	f100 0315 	add.w	r3, r0, #21
 80089f8:	fa06 f303 	lsl.w	r3, r6, r3
 80089fc:	fa22 f20c 	lsr.w	r2, r2, ip
 8008a00:	ea43 0402 	orr.w	r4, r3, r2
 8008a04:	4620      	mov	r0, r4
 8008a06:	4629      	mov	r1, r5
 8008a08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a0c:	45c1      	cmp	r9, r8
 8008a0e:	bf3a      	itte	cc
 8008a10:	f1a7 0808 	subcc.w	r8, r7, #8
 8008a14:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8008a18:	2200      	movcs	r2, #0
 8008a1a:	f1b0 030b 	subs.w	r3, r0, #11
 8008a1e:	d015      	beq.n	8008a4c <__b2d+0x98>
 8008a20:	409e      	lsls	r6, r3
 8008a22:	f1c3 0720 	rsb	r7, r3, #32
 8008a26:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8008a2a:	fa22 f107 	lsr.w	r1, r2, r7
 8008a2e:	45c8      	cmp	r8, r9
 8008a30:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8008a34:	ea46 0501 	orr.w	r5, r6, r1
 8008a38:	bf94      	ite	ls
 8008a3a:	2100      	movls	r1, #0
 8008a3c:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8008a40:	fa02 f003 	lsl.w	r0, r2, r3
 8008a44:	40f9      	lsrs	r1, r7
 8008a46:	ea40 0401 	orr.w	r4, r0, r1
 8008a4a:	e7db      	b.n	8008a04 <__b2d+0x50>
 8008a4c:	ea46 0501 	orr.w	r5, r6, r1
 8008a50:	4614      	mov	r4, r2
 8008a52:	e7d7      	b.n	8008a04 <__b2d+0x50>
 8008a54:	3ff00000 	.word	0x3ff00000

08008a58 <__d2b>:
 8008a58:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008a5c:	461c      	mov	r4, r3
 8008a5e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8008a62:	2101      	movs	r1, #1
 8008a64:	4690      	mov	r8, r2
 8008a66:	f7ff fcb6 	bl	80083d6 <_Balloc>
 8008a6a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8008a6e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008a72:	4607      	mov	r7, r0
 8008a74:	bb34      	cbnz	r4, 8008ac4 <__d2b+0x6c>
 8008a76:	9201      	str	r2, [sp, #4]
 8008a78:	f1b8 0200 	subs.w	r2, r8, #0
 8008a7c:	d027      	beq.n	8008ace <__d2b+0x76>
 8008a7e:	a802      	add	r0, sp, #8
 8008a80:	f840 2d08 	str.w	r2, [r0, #-8]!
 8008a84:	f7ff fd8a 	bl	800859c <__lo0bits>
 8008a88:	9900      	ldr	r1, [sp, #0]
 8008a8a:	b1f0      	cbz	r0, 8008aca <__d2b+0x72>
 8008a8c:	9a01      	ldr	r2, [sp, #4]
 8008a8e:	f1c0 0320 	rsb	r3, r0, #32
 8008a92:	fa02 f303 	lsl.w	r3, r2, r3
 8008a96:	430b      	orrs	r3, r1
 8008a98:	40c2      	lsrs	r2, r0
 8008a9a:	617b      	str	r3, [r7, #20]
 8008a9c:	9201      	str	r2, [sp, #4]
 8008a9e:	9b01      	ldr	r3, [sp, #4]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	bf14      	ite	ne
 8008aa4:	2102      	movne	r1, #2
 8008aa6:	2101      	moveq	r1, #1
 8008aa8:	61bb      	str	r3, [r7, #24]
 8008aaa:	6139      	str	r1, [r7, #16]
 8008aac:	b1c4      	cbz	r4, 8008ae0 <__d2b+0x88>
 8008aae:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008ab2:	4404      	add	r4, r0
 8008ab4:	6034      	str	r4, [r6, #0]
 8008ab6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008aba:	6028      	str	r0, [r5, #0]
 8008abc:	4638      	mov	r0, r7
 8008abe:	b002      	add	sp, #8
 8008ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ac4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008ac8:	e7d5      	b.n	8008a76 <__d2b+0x1e>
 8008aca:	6179      	str	r1, [r7, #20]
 8008acc:	e7e7      	b.n	8008a9e <__d2b+0x46>
 8008ace:	a801      	add	r0, sp, #4
 8008ad0:	f7ff fd64 	bl	800859c <__lo0bits>
 8008ad4:	2101      	movs	r1, #1
 8008ad6:	9b01      	ldr	r3, [sp, #4]
 8008ad8:	6139      	str	r1, [r7, #16]
 8008ada:	617b      	str	r3, [r7, #20]
 8008adc:	3020      	adds	r0, #32
 8008ade:	e7e5      	b.n	8008aac <__d2b+0x54>
 8008ae0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ae4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008ae8:	6030      	str	r0, [r6, #0]
 8008aea:	6918      	ldr	r0, [r3, #16]
 8008aec:	f7ff fd37 	bl	800855e <__hi0bits>
 8008af0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008af4:	e7e1      	b.n	8008aba <__d2b+0x62>

08008af6 <__ratio>:
 8008af6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008afa:	4688      	mov	r8, r1
 8008afc:	4669      	mov	r1, sp
 8008afe:	4681      	mov	r9, r0
 8008b00:	f7ff ff58 	bl	80089b4 <__b2d>
 8008b04:	468b      	mov	fp, r1
 8008b06:	4606      	mov	r6, r0
 8008b08:	460f      	mov	r7, r1
 8008b0a:	4640      	mov	r0, r8
 8008b0c:	a901      	add	r1, sp, #4
 8008b0e:	f7ff ff51 	bl	80089b4 <__b2d>
 8008b12:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008b16:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008b1a:	460d      	mov	r5, r1
 8008b1c:	eba3 0c02 	sub.w	ip, r3, r2
 8008b20:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008b24:	1a9b      	subs	r3, r3, r2
 8008b26:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	bfd5      	itete	le
 8008b2e:	460a      	movle	r2, r1
 8008b30:	463a      	movgt	r2, r7
 8008b32:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008b36:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008b3a:	bfd8      	it	le
 8008b3c:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8008b40:	462b      	mov	r3, r5
 8008b42:	4602      	mov	r2, r0
 8008b44:	4659      	mov	r1, fp
 8008b46:	4630      	mov	r0, r6
 8008b48:	f7f7 fdf0 	bl	800072c <__aeabi_ddiv>
 8008b4c:	b003      	add	sp, #12
 8008b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008b52 <__copybits>:
 8008b52:	3901      	subs	r1, #1
 8008b54:	b510      	push	{r4, lr}
 8008b56:	1149      	asrs	r1, r1, #5
 8008b58:	6914      	ldr	r4, [r2, #16]
 8008b5a:	3101      	adds	r1, #1
 8008b5c:	f102 0314 	add.w	r3, r2, #20
 8008b60:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008b64:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008b68:	42a3      	cmp	r3, r4
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	d303      	bcc.n	8008b76 <__copybits+0x24>
 8008b6e:	2300      	movs	r3, #0
 8008b70:	428a      	cmp	r2, r1
 8008b72:	d305      	bcc.n	8008b80 <__copybits+0x2e>
 8008b74:	bd10      	pop	{r4, pc}
 8008b76:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b7a:	f840 2b04 	str.w	r2, [r0], #4
 8008b7e:	e7f3      	b.n	8008b68 <__copybits+0x16>
 8008b80:	f842 3b04 	str.w	r3, [r2], #4
 8008b84:	e7f4      	b.n	8008b70 <__copybits+0x1e>

08008b86 <__any_on>:
 8008b86:	f100 0214 	add.w	r2, r0, #20
 8008b8a:	6900      	ldr	r0, [r0, #16]
 8008b8c:	114b      	asrs	r3, r1, #5
 8008b8e:	4298      	cmp	r0, r3
 8008b90:	b510      	push	{r4, lr}
 8008b92:	db11      	blt.n	8008bb8 <__any_on+0x32>
 8008b94:	dd0a      	ble.n	8008bac <__any_on+0x26>
 8008b96:	f011 011f 	ands.w	r1, r1, #31
 8008b9a:	d007      	beq.n	8008bac <__any_on+0x26>
 8008b9c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008ba0:	fa24 f001 	lsr.w	r0, r4, r1
 8008ba4:	fa00 f101 	lsl.w	r1, r0, r1
 8008ba8:	428c      	cmp	r4, r1
 8008baa:	d10b      	bne.n	8008bc4 <__any_on+0x3e>
 8008bac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d803      	bhi.n	8008bbc <__any_on+0x36>
 8008bb4:	2000      	movs	r0, #0
 8008bb6:	bd10      	pop	{r4, pc}
 8008bb8:	4603      	mov	r3, r0
 8008bba:	e7f7      	b.n	8008bac <__any_on+0x26>
 8008bbc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008bc0:	2900      	cmp	r1, #0
 8008bc2:	d0f5      	beq.n	8008bb0 <__any_on+0x2a>
 8008bc4:	2001      	movs	r0, #1
 8008bc6:	e7f6      	b.n	8008bb6 <__any_on+0x30>

08008bc8 <_calloc_r>:
 8008bc8:	b538      	push	{r3, r4, r5, lr}
 8008bca:	fb02 f401 	mul.w	r4, r2, r1
 8008bce:	4621      	mov	r1, r4
 8008bd0:	f000 f854 	bl	8008c7c <_malloc_r>
 8008bd4:	4605      	mov	r5, r0
 8008bd6:	b118      	cbz	r0, 8008be0 <_calloc_r+0x18>
 8008bd8:	4622      	mov	r2, r4
 8008bda:	2100      	movs	r1, #0
 8008bdc:	f7fc fde0 	bl	80057a0 <memset>
 8008be0:	4628      	mov	r0, r5
 8008be2:	bd38      	pop	{r3, r4, r5, pc}

08008be4 <_free_r>:
 8008be4:	b538      	push	{r3, r4, r5, lr}
 8008be6:	4605      	mov	r5, r0
 8008be8:	2900      	cmp	r1, #0
 8008bea:	d043      	beq.n	8008c74 <_free_r+0x90>
 8008bec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bf0:	1f0c      	subs	r4, r1, #4
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	bfb8      	it	lt
 8008bf6:	18e4      	addlt	r4, r4, r3
 8008bf8:	f000 f962 	bl	8008ec0 <__malloc_lock>
 8008bfc:	4a1e      	ldr	r2, [pc, #120]	; (8008c78 <_free_r+0x94>)
 8008bfe:	6813      	ldr	r3, [r2, #0]
 8008c00:	4610      	mov	r0, r2
 8008c02:	b933      	cbnz	r3, 8008c12 <_free_r+0x2e>
 8008c04:	6063      	str	r3, [r4, #4]
 8008c06:	6014      	str	r4, [r2, #0]
 8008c08:	4628      	mov	r0, r5
 8008c0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c0e:	f000 b958 	b.w	8008ec2 <__malloc_unlock>
 8008c12:	42a3      	cmp	r3, r4
 8008c14:	d90b      	bls.n	8008c2e <_free_r+0x4a>
 8008c16:	6821      	ldr	r1, [r4, #0]
 8008c18:	1862      	adds	r2, r4, r1
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	bf01      	itttt	eq
 8008c1e:	681a      	ldreq	r2, [r3, #0]
 8008c20:	685b      	ldreq	r3, [r3, #4]
 8008c22:	1852      	addeq	r2, r2, r1
 8008c24:	6022      	streq	r2, [r4, #0]
 8008c26:	6063      	str	r3, [r4, #4]
 8008c28:	6004      	str	r4, [r0, #0]
 8008c2a:	e7ed      	b.n	8008c08 <_free_r+0x24>
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	685a      	ldr	r2, [r3, #4]
 8008c30:	b10a      	cbz	r2, 8008c36 <_free_r+0x52>
 8008c32:	42a2      	cmp	r2, r4
 8008c34:	d9fa      	bls.n	8008c2c <_free_r+0x48>
 8008c36:	6819      	ldr	r1, [r3, #0]
 8008c38:	1858      	adds	r0, r3, r1
 8008c3a:	42a0      	cmp	r0, r4
 8008c3c:	d10b      	bne.n	8008c56 <_free_r+0x72>
 8008c3e:	6820      	ldr	r0, [r4, #0]
 8008c40:	4401      	add	r1, r0
 8008c42:	1858      	adds	r0, r3, r1
 8008c44:	4282      	cmp	r2, r0
 8008c46:	6019      	str	r1, [r3, #0]
 8008c48:	d1de      	bne.n	8008c08 <_free_r+0x24>
 8008c4a:	6810      	ldr	r0, [r2, #0]
 8008c4c:	6852      	ldr	r2, [r2, #4]
 8008c4e:	4401      	add	r1, r0
 8008c50:	6019      	str	r1, [r3, #0]
 8008c52:	605a      	str	r2, [r3, #4]
 8008c54:	e7d8      	b.n	8008c08 <_free_r+0x24>
 8008c56:	d902      	bls.n	8008c5e <_free_r+0x7a>
 8008c58:	230c      	movs	r3, #12
 8008c5a:	602b      	str	r3, [r5, #0]
 8008c5c:	e7d4      	b.n	8008c08 <_free_r+0x24>
 8008c5e:	6820      	ldr	r0, [r4, #0]
 8008c60:	1821      	adds	r1, r4, r0
 8008c62:	428a      	cmp	r2, r1
 8008c64:	bf01      	itttt	eq
 8008c66:	6811      	ldreq	r1, [r2, #0]
 8008c68:	6852      	ldreq	r2, [r2, #4]
 8008c6a:	1809      	addeq	r1, r1, r0
 8008c6c:	6021      	streq	r1, [r4, #0]
 8008c6e:	6062      	str	r2, [r4, #4]
 8008c70:	605c      	str	r4, [r3, #4]
 8008c72:	e7c9      	b.n	8008c08 <_free_r+0x24>
 8008c74:	bd38      	pop	{r3, r4, r5, pc}
 8008c76:	bf00      	nop
 8008c78:	200002e4 	.word	0x200002e4

08008c7c <_malloc_r>:
 8008c7c:	b570      	push	{r4, r5, r6, lr}
 8008c7e:	1ccd      	adds	r5, r1, #3
 8008c80:	f025 0503 	bic.w	r5, r5, #3
 8008c84:	3508      	adds	r5, #8
 8008c86:	2d0c      	cmp	r5, #12
 8008c88:	bf38      	it	cc
 8008c8a:	250c      	movcc	r5, #12
 8008c8c:	2d00      	cmp	r5, #0
 8008c8e:	4606      	mov	r6, r0
 8008c90:	db01      	blt.n	8008c96 <_malloc_r+0x1a>
 8008c92:	42a9      	cmp	r1, r5
 8008c94:	d903      	bls.n	8008c9e <_malloc_r+0x22>
 8008c96:	230c      	movs	r3, #12
 8008c98:	6033      	str	r3, [r6, #0]
 8008c9a:	2000      	movs	r0, #0
 8008c9c:	bd70      	pop	{r4, r5, r6, pc}
 8008c9e:	f000 f90f 	bl	8008ec0 <__malloc_lock>
 8008ca2:	4a21      	ldr	r2, [pc, #132]	; (8008d28 <_malloc_r+0xac>)
 8008ca4:	6814      	ldr	r4, [r2, #0]
 8008ca6:	4621      	mov	r1, r4
 8008ca8:	b991      	cbnz	r1, 8008cd0 <_malloc_r+0x54>
 8008caa:	4c20      	ldr	r4, [pc, #128]	; (8008d2c <_malloc_r+0xb0>)
 8008cac:	6823      	ldr	r3, [r4, #0]
 8008cae:	b91b      	cbnz	r3, 8008cb8 <_malloc_r+0x3c>
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	f000 f83d 	bl	8008d30 <_sbrk_r>
 8008cb6:	6020      	str	r0, [r4, #0]
 8008cb8:	4629      	mov	r1, r5
 8008cba:	4630      	mov	r0, r6
 8008cbc:	f000 f838 	bl	8008d30 <_sbrk_r>
 8008cc0:	1c43      	adds	r3, r0, #1
 8008cc2:	d124      	bne.n	8008d0e <_malloc_r+0x92>
 8008cc4:	230c      	movs	r3, #12
 8008cc6:	4630      	mov	r0, r6
 8008cc8:	6033      	str	r3, [r6, #0]
 8008cca:	f000 f8fa 	bl	8008ec2 <__malloc_unlock>
 8008cce:	e7e4      	b.n	8008c9a <_malloc_r+0x1e>
 8008cd0:	680b      	ldr	r3, [r1, #0]
 8008cd2:	1b5b      	subs	r3, r3, r5
 8008cd4:	d418      	bmi.n	8008d08 <_malloc_r+0x8c>
 8008cd6:	2b0b      	cmp	r3, #11
 8008cd8:	d90f      	bls.n	8008cfa <_malloc_r+0x7e>
 8008cda:	600b      	str	r3, [r1, #0]
 8008cdc:	18cc      	adds	r4, r1, r3
 8008cde:	50cd      	str	r5, [r1, r3]
 8008ce0:	4630      	mov	r0, r6
 8008ce2:	f000 f8ee 	bl	8008ec2 <__malloc_unlock>
 8008ce6:	f104 000b 	add.w	r0, r4, #11
 8008cea:	1d23      	adds	r3, r4, #4
 8008cec:	f020 0007 	bic.w	r0, r0, #7
 8008cf0:	1ac3      	subs	r3, r0, r3
 8008cf2:	d0d3      	beq.n	8008c9c <_malloc_r+0x20>
 8008cf4:	425a      	negs	r2, r3
 8008cf6:	50e2      	str	r2, [r4, r3]
 8008cf8:	e7d0      	b.n	8008c9c <_malloc_r+0x20>
 8008cfa:	684b      	ldr	r3, [r1, #4]
 8008cfc:	428c      	cmp	r4, r1
 8008cfe:	bf16      	itet	ne
 8008d00:	6063      	strne	r3, [r4, #4]
 8008d02:	6013      	streq	r3, [r2, #0]
 8008d04:	460c      	movne	r4, r1
 8008d06:	e7eb      	b.n	8008ce0 <_malloc_r+0x64>
 8008d08:	460c      	mov	r4, r1
 8008d0a:	6849      	ldr	r1, [r1, #4]
 8008d0c:	e7cc      	b.n	8008ca8 <_malloc_r+0x2c>
 8008d0e:	1cc4      	adds	r4, r0, #3
 8008d10:	f024 0403 	bic.w	r4, r4, #3
 8008d14:	42a0      	cmp	r0, r4
 8008d16:	d005      	beq.n	8008d24 <_malloc_r+0xa8>
 8008d18:	1a21      	subs	r1, r4, r0
 8008d1a:	4630      	mov	r0, r6
 8008d1c:	f000 f808 	bl	8008d30 <_sbrk_r>
 8008d20:	3001      	adds	r0, #1
 8008d22:	d0cf      	beq.n	8008cc4 <_malloc_r+0x48>
 8008d24:	6025      	str	r5, [r4, #0]
 8008d26:	e7db      	b.n	8008ce0 <_malloc_r+0x64>
 8008d28:	200002e4 	.word	0x200002e4
 8008d2c:	200002e8 	.word	0x200002e8

08008d30 <_sbrk_r>:
 8008d30:	b538      	push	{r3, r4, r5, lr}
 8008d32:	2300      	movs	r3, #0
 8008d34:	4c05      	ldr	r4, [pc, #20]	; (8008d4c <_sbrk_r+0x1c>)
 8008d36:	4605      	mov	r5, r0
 8008d38:	4608      	mov	r0, r1
 8008d3a:	6023      	str	r3, [r4, #0]
 8008d3c:	f7f9 fb8c 	bl	8002458 <_sbrk>
 8008d40:	1c43      	adds	r3, r0, #1
 8008d42:	d102      	bne.n	8008d4a <_sbrk_r+0x1a>
 8008d44:	6823      	ldr	r3, [r4, #0]
 8008d46:	b103      	cbz	r3, 8008d4a <_sbrk_r+0x1a>
 8008d48:	602b      	str	r3, [r5, #0]
 8008d4a:	bd38      	pop	{r3, r4, r5, pc}
 8008d4c:	20000480 	.word	0x20000480

08008d50 <__sread>:
 8008d50:	b510      	push	{r4, lr}
 8008d52:	460c      	mov	r4, r1
 8008d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d58:	f000 f8b4 	bl	8008ec4 <_read_r>
 8008d5c:	2800      	cmp	r0, #0
 8008d5e:	bfab      	itete	ge
 8008d60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d62:	89a3      	ldrhlt	r3, [r4, #12]
 8008d64:	181b      	addge	r3, r3, r0
 8008d66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d6a:	bfac      	ite	ge
 8008d6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d6e:	81a3      	strhlt	r3, [r4, #12]
 8008d70:	bd10      	pop	{r4, pc}

08008d72 <__swrite>:
 8008d72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d76:	461f      	mov	r7, r3
 8008d78:	898b      	ldrh	r3, [r1, #12]
 8008d7a:	4605      	mov	r5, r0
 8008d7c:	05db      	lsls	r3, r3, #23
 8008d7e:	460c      	mov	r4, r1
 8008d80:	4616      	mov	r6, r2
 8008d82:	d505      	bpl.n	8008d90 <__swrite+0x1e>
 8008d84:	2302      	movs	r3, #2
 8008d86:	2200      	movs	r2, #0
 8008d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d8c:	f000 f886 	bl	8008e9c <_lseek_r>
 8008d90:	89a3      	ldrh	r3, [r4, #12]
 8008d92:	4632      	mov	r2, r6
 8008d94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d98:	81a3      	strh	r3, [r4, #12]
 8008d9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d9e:	463b      	mov	r3, r7
 8008da0:	4628      	mov	r0, r5
 8008da2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008da6:	f000 b835 	b.w	8008e14 <_write_r>

08008daa <__sseek>:
 8008daa:	b510      	push	{r4, lr}
 8008dac:	460c      	mov	r4, r1
 8008dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008db2:	f000 f873 	bl	8008e9c <_lseek_r>
 8008db6:	1c43      	adds	r3, r0, #1
 8008db8:	89a3      	ldrh	r3, [r4, #12]
 8008dba:	bf15      	itete	ne
 8008dbc:	6560      	strne	r0, [r4, #84]	; 0x54
 8008dbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008dc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008dc6:	81a3      	strheq	r3, [r4, #12]
 8008dc8:	bf18      	it	ne
 8008dca:	81a3      	strhne	r3, [r4, #12]
 8008dcc:	bd10      	pop	{r4, pc}

08008dce <__sclose>:
 8008dce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dd2:	f000 b831 	b.w	8008e38 <_close_r>

08008dd6 <strncmp>:
 8008dd6:	b510      	push	{r4, lr}
 8008dd8:	b16a      	cbz	r2, 8008df6 <strncmp+0x20>
 8008dda:	3901      	subs	r1, #1
 8008ddc:	1884      	adds	r4, r0, r2
 8008dde:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008de2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d103      	bne.n	8008df2 <strncmp+0x1c>
 8008dea:	42a0      	cmp	r0, r4
 8008dec:	d001      	beq.n	8008df2 <strncmp+0x1c>
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d1f5      	bne.n	8008dde <strncmp+0x8>
 8008df2:	1a98      	subs	r0, r3, r2
 8008df4:	bd10      	pop	{r4, pc}
 8008df6:	4610      	mov	r0, r2
 8008df8:	e7fc      	b.n	8008df4 <strncmp+0x1e>

08008dfa <__ascii_wctomb>:
 8008dfa:	b149      	cbz	r1, 8008e10 <__ascii_wctomb+0x16>
 8008dfc:	2aff      	cmp	r2, #255	; 0xff
 8008dfe:	bf8b      	itete	hi
 8008e00:	238a      	movhi	r3, #138	; 0x8a
 8008e02:	700a      	strbls	r2, [r1, #0]
 8008e04:	6003      	strhi	r3, [r0, #0]
 8008e06:	2001      	movls	r0, #1
 8008e08:	bf88      	it	hi
 8008e0a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008e0e:	4770      	bx	lr
 8008e10:	4608      	mov	r0, r1
 8008e12:	4770      	bx	lr

08008e14 <_write_r>:
 8008e14:	b538      	push	{r3, r4, r5, lr}
 8008e16:	4605      	mov	r5, r0
 8008e18:	4608      	mov	r0, r1
 8008e1a:	4611      	mov	r1, r2
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	4c05      	ldr	r4, [pc, #20]	; (8008e34 <_write_r+0x20>)
 8008e20:	6022      	str	r2, [r4, #0]
 8008e22:	461a      	mov	r2, r3
 8008e24:	f000 f888 	bl	8008f38 <_write>
 8008e28:	1c43      	adds	r3, r0, #1
 8008e2a:	d102      	bne.n	8008e32 <_write_r+0x1e>
 8008e2c:	6823      	ldr	r3, [r4, #0]
 8008e2e:	b103      	cbz	r3, 8008e32 <_write_r+0x1e>
 8008e30:	602b      	str	r3, [r5, #0]
 8008e32:	bd38      	pop	{r3, r4, r5, pc}
 8008e34:	20000480 	.word	0x20000480

08008e38 <_close_r>:
 8008e38:	b538      	push	{r3, r4, r5, lr}
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	4c05      	ldr	r4, [pc, #20]	; (8008e54 <_close_r+0x1c>)
 8008e3e:	4605      	mov	r5, r0
 8008e40:	4608      	mov	r0, r1
 8008e42:	6023      	str	r3, [r4, #0]
 8008e44:	f000 f850 	bl	8008ee8 <_close>
 8008e48:	1c43      	adds	r3, r0, #1
 8008e4a:	d102      	bne.n	8008e52 <_close_r+0x1a>
 8008e4c:	6823      	ldr	r3, [r4, #0]
 8008e4e:	b103      	cbz	r3, 8008e52 <_close_r+0x1a>
 8008e50:	602b      	str	r3, [r5, #0]
 8008e52:	bd38      	pop	{r3, r4, r5, pc}
 8008e54:	20000480 	.word	0x20000480

08008e58 <_fstat_r>:
 8008e58:	b538      	push	{r3, r4, r5, lr}
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	4c06      	ldr	r4, [pc, #24]	; (8008e78 <_fstat_r+0x20>)
 8008e5e:	4605      	mov	r5, r0
 8008e60:	4608      	mov	r0, r1
 8008e62:	4611      	mov	r1, r2
 8008e64:	6023      	str	r3, [r4, #0]
 8008e66:	f000 f847 	bl	8008ef8 <_fstat>
 8008e6a:	1c43      	adds	r3, r0, #1
 8008e6c:	d102      	bne.n	8008e74 <_fstat_r+0x1c>
 8008e6e:	6823      	ldr	r3, [r4, #0]
 8008e70:	b103      	cbz	r3, 8008e74 <_fstat_r+0x1c>
 8008e72:	602b      	str	r3, [r5, #0]
 8008e74:	bd38      	pop	{r3, r4, r5, pc}
 8008e76:	bf00      	nop
 8008e78:	20000480 	.word	0x20000480

08008e7c <_isatty_r>:
 8008e7c:	b538      	push	{r3, r4, r5, lr}
 8008e7e:	2300      	movs	r3, #0
 8008e80:	4c05      	ldr	r4, [pc, #20]	; (8008e98 <_isatty_r+0x1c>)
 8008e82:	4605      	mov	r5, r0
 8008e84:	4608      	mov	r0, r1
 8008e86:	6023      	str	r3, [r4, #0]
 8008e88:	f000 f83e 	bl	8008f08 <_isatty>
 8008e8c:	1c43      	adds	r3, r0, #1
 8008e8e:	d102      	bne.n	8008e96 <_isatty_r+0x1a>
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	b103      	cbz	r3, 8008e96 <_isatty_r+0x1a>
 8008e94:	602b      	str	r3, [r5, #0]
 8008e96:	bd38      	pop	{r3, r4, r5, pc}
 8008e98:	20000480 	.word	0x20000480

08008e9c <_lseek_r>:
 8008e9c:	b538      	push	{r3, r4, r5, lr}
 8008e9e:	4605      	mov	r5, r0
 8008ea0:	4608      	mov	r0, r1
 8008ea2:	4611      	mov	r1, r2
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	4c05      	ldr	r4, [pc, #20]	; (8008ebc <_lseek_r+0x20>)
 8008ea8:	6022      	str	r2, [r4, #0]
 8008eaa:	461a      	mov	r2, r3
 8008eac:	f000 f834 	bl	8008f18 <_lseek>
 8008eb0:	1c43      	adds	r3, r0, #1
 8008eb2:	d102      	bne.n	8008eba <_lseek_r+0x1e>
 8008eb4:	6823      	ldr	r3, [r4, #0]
 8008eb6:	b103      	cbz	r3, 8008eba <_lseek_r+0x1e>
 8008eb8:	602b      	str	r3, [r5, #0]
 8008eba:	bd38      	pop	{r3, r4, r5, pc}
 8008ebc:	20000480 	.word	0x20000480

08008ec0 <__malloc_lock>:
 8008ec0:	4770      	bx	lr

08008ec2 <__malloc_unlock>:
 8008ec2:	4770      	bx	lr

08008ec4 <_read_r>:
 8008ec4:	b538      	push	{r3, r4, r5, lr}
 8008ec6:	4605      	mov	r5, r0
 8008ec8:	4608      	mov	r0, r1
 8008eca:	4611      	mov	r1, r2
 8008ecc:	2200      	movs	r2, #0
 8008ece:	4c05      	ldr	r4, [pc, #20]	; (8008ee4 <_read_r+0x20>)
 8008ed0:	6022      	str	r2, [r4, #0]
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	f000 f828 	bl	8008f28 <_read>
 8008ed8:	1c43      	adds	r3, r0, #1
 8008eda:	d102      	bne.n	8008ee2 <_read_r+0x1e>
 8008edc:	6823      	ldr	r3, [r4, #0]
 8008ede:	b103      	cbz	r3, 8008ee2 <_read_r+0x1e>
 8008ee0:	602b      	str	r3, [r5, #0]
 8008ee2:	bd38      	pop	{r3, r4, r5, pc}
 8008ee4:	20000480 	.word	0x20000480

08008ee8 <_close>:
 8008ee8:	2258      	movs	r2, #88	; 0x58
 8008eea:	4b02      	ldr	r3, [pc, #8]	; (8008ef4 <_close+0xc>)
 8008eec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ef0:	601a      	str	r2, [r3, #0]
 8008ef2:	4770      	bx	lr
 8008ef4:	20000480 	.word	0x20000480

08008ef8 <_fstat>:
 8008ef8:	2258      	movs	r2, #88	; 0x58
 8008efa:	4b02      	ldr	r3, [pc, #8]	; (8008f04 <_fstat+0xc>)
 8008efc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f00:	601a      	str	r2, [r3, #0]
 8008f02:	4770      	bx	lr
 8008f04:	20000480 	.word	0x20000480

08008f08 <_isatty>:
 8008f08:	2258      	movs	r2, #88	; 0x58
 8008f0a:	4b02      	ldr	r3, [pc, #8]	; (8008f14 <_isatty+0xc>)
 8008f0c:	2000      	movs	r0, #0
 8008f0e:	601a      	str	r2, [r3, #0]
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop
 8008f14:	20000480 	.word	0x20000480

08008f18 <_lseek>:
 8008f18:	2258      	movs	r2, #88	; 0x58
 8008f1a:	4b02      	ldr	r3, [pc, #8]	; (8008f24 <_lseek+0xc>)
 8008f1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f20:	601a      	str	r2, [r3, #0]
 8008f22:	4770      	bx	lr
 8008f24:	20000480 	.word	0x20000480

08008f28 <_read>:
 8008f28:	2258      	movs	r2, #88	; 0x58
 8008f2a:	4b02      	ldr	r3, [pc, #8]	; (8008f34 <_read+0xc>)
 8008f2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f30:	601a      	str	r2, [r3, #0]
 8008f32:	4770      	bx	lr
 8008f34:	20000480 	.word	0x20000480

08008f38 <_write>:
 8008f38:	2258      	movs	r2, #88	; 0x58
 8008f3a:	4b02      	ldr	r3, [pc, #8]	; (8008f44 <_write+0xc>)
 8008f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f40:	601a      	str	r2, [r3, #0]
 8008f42:	4770      	bx	lr
 8008f44:	20000480 	.word	0x20000480

08008f48 <_init>:
 8008f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f4a:	bf00      	nop
 8008f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f4e:	bc08      	pop	{r3}
 8008f50:	469e      	mov	lr, r3
 8008f52:	4770      	bx	lr

08008f54 <_fini>:
 8008f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f56:	bf00      	nop
 8008f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f5a:	bc08      	pop	{r3}
 8008f5c:	469e      	mov	lr, r3
 8008f5e:	4770      	bx	lr
