Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 16:28:04 2024
| Host         : Manue7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alien_top_st_timing_summary_routed.rpt -pb alien_top_st_timing_summary_routed.pb -rpx alien_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : alien_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.413        0.000                      0                  456        0.093        0.000                      0                  456        4.500        0.000                       0                   254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.413        0.000                      0                  456        0.093        0.000                      0                  456        4.500        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 2.017ns (24.313%)  route 6.279ns (75.687%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.898     5.501    vga_sync_unit/CLK
    SLICE_X4Y46          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=67, routed)          1.472     7.428    vga_sync_unit/out[2]
    SLICE_X14Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=2, routed)           0.436     7.988    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X14Y47         LUT3 (Prop_lut3_I2_O)        0.117     8.105 r  vga_sync_unit/g0_b0_i_3/O
                         net (fo=15, routed)          0.970     9.075    vga_sync_unit/g0_b0_i_3_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I2_O)        0.374     9.449 r  vga_sync_unit/g0_b12/O
                         net (fo=2, routed)           0.500     9.949    vga_sync_unit/g0_b12_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.326    10.275 r  vga_sync_unit/rgb_reg[2]_i_98/O
                         net (fo=1, routed)           0.433    10.708    vga_sync_unit/rgb_reg[2]_i_98_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.832 r  vga_sync_unit/rgb_reg[2]_i_42/O
                         net (fo=1, routed)           0.442    11.274    vga_sync_unit/rgb_reg[2]_i_42_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.398 r  vga_sync_unit/rgb_reg[2]_i_22/O
                         net (fo=2, routed)           0.881    12.280    alien_graph_st_unit/rgb_reg[1]_i_4
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.124    12.404 r  alien_graph_st_unit/rgb_reg[2]_i_11/O
                         net (fo=3, routed)           0.798    13.201    alien_graph_st_unit/rgb_reg_reg[2]_i_26_0
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.124    13.325 r  alien_graph_st_unit/rgb_reg[2]_i_5/O
                         net (fo=1, routed)           0.347    13.673    vga_sync_unit/rgb_reg_reg[2]_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I3_O)        0.124    13.797 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.797    rgb_next[2]
    SLICE_X4Y52          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.031    15.209    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 2.017ns (24.505%)  route 6.214ns (75.495%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.898     5.501    vga_sync_unit/CLK
    SLICE_X4Y46          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=67, routed)          1.472     7.428    vga_sync_unit/out[2]
    SLICE_X14Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=2, routed)           0.436     7.988    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X14Y47         LUT3 (Prop_lut3_I2_O)        0.117     8.105 r  vga_sync_unit/g0_b0_i_3/O
                         net (fo=15, routed)          0.970     9.075    vga_sync_unit/g0_b0_i_3_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I2_O)        0.374     9.449 f  vga_sync_unit/g0_b12/O
                         net (fo=2, routed)           0.500     9.949    vga_sync_unit/g0_b12_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.326    10.275 f  vga_sync_unit/rgb_reg[2]_i_98/O
                         net (fo=1, routed)           0.433    10.708    vga_sync_unit/rgb_reg[2]_i_98_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.832 f  vga_sync_unit/rgb_reg[2]_i_42/O
                         net (fo=1, routed)           0.442    11.274    vga_sync_unit/rgb_reg[2]_i_42_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.398 f  vga_sync_unit/rgb_reg[2]_i_22/O
                         net (fo=2, routed)           0.881    12.280    alien_graph_st_unit/rgb_reg[1]_i_4
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.124    12.404 f  alien_graph_st_unit/rgb_reg[2]_i_11/O
                         net (fo=3, routed)           0.636    13.040    vga_sync_unit/rgb_reg_reg[2]
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.124    13.164 f  vga_sync_unit/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.444    13.608    vga_sync_unit/rgb_reg[1]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.732    rgb_next[1]
    SLICE_X4Y52          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.029    15.207    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 2.017ns (26.209%)  route 5.679ns (73.791%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.898     5.501    vga_sync_unit/CLK
    SLICE_X4Y46          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=67, routed)          1.472     7.428    vga_sync_unit/out[2]
    SLICE_X14Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=2, routed)           0.436     7.988    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X14Y47         LUT3 (Prop_lut3_I2_O)        0.117     8.105 r  vga_sync_unit/g0_b0_i_3/O
                         net (fo=15, routed)          0.970     9.075    vga_sync_unit/g0_b0_i_3_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I2_O)        0.374     9.449 r  vga_sync_unit/g0_b12/O
                         net (fo=2, routed)           0.500     9.949    vga_sync_unit/g0_b12_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.326    10.275 r  vga_sync_unit/rgb_reg[2]_i_98/O
                         net (fo=1, routed)           0.433    10.708    vga_sync_unit/rgb_reg[2]_i_98_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.832 r  vga_sync_unit/rgb_reg[2]_i_42/O
                         net (fo=1, routed)           0.442    11.274    vga_sync_unit/rgb_reg[2]_i_42_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.398 r  vga_sync_unit/rgb_reg[2]_i_22/O
                         net (fo=2, routed)           0.766    12.164    alien_graph_st_unit/rgb_reg[1]_i_4
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.124    12.288 r  alien_graph_st_unit/rgb_reg[0]_i_4/O
                         net (fo=1, routed)           0.499    12.787    vga_sync_unit/rgb_reg_reg[0]_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.124    12.911 f  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.162    13.073    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124    13.197 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.197    rgb_next[0]
    SLICE_X4Y51          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)        0.029    15.207    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.733ns (25.704%)  route 5.009ns (74.296%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.821     5.424    alien_graph_st_unit/CLK
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  alien_graph_st_unit/ship_y_reg_reg[6]/Q
                         net (fo=40, routed)          3.246     9.126    alien_graph_st_unit/ship_y_reg_reg[9]_0[6]
    SLICE_X7Y55          LUT6 (Prop_lut6_I1_O)        0.124     9.250 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_24/O
                         net (fo=1, routed)           0.543     9.793    alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_24_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.178 r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.178    alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]_i_10_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.449 r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]_i_4/CO[0]
                         net (fo=4, routed)           0.722    11.170    alien_graph_st_unit/x_smallTwo_delta_next1
    SLICE_X2Y60          LUT6 (Prop_lut6_I2_O)        0.373    11.543 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.498    12.042    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.124    12.166 r  alien_graph_st_unit/x_smallTwo_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.166    alien_graph_st_unit/x_smallTwo_delta_reg[0]_i_1_n_0
    SLICE_X1Y60          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X1Y60          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.029    15.206    alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.733ns (25.716%)  route 5.006ns (74.284%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.821     5.424    alien_graph_st_unit/CLK
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  alien_graph_st_unit/ship_y_reg_reg[6]/Q
                         net (fo=40, routed)          3.246     9.126    alien_graph_st_unit/ship_y_reg_reg[9]_0[6]
    SLICE_X7Y55          LUT6 (Prop_lut6_I1_O)        0.124     9.250 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_24/O
                         net (fo=1, routed)           0.543     9.793    alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_24_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.178 r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.178    alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]_i_10_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.449 r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]_i_4/CO[0]
                         net (fo=4, routed)           0.722    11.170    alien_graph_st_unit/x_smallTwo_delta_next1
    SLICE_X2Y60          LUT6 (Prop_lut6_I2_O)        0.373    11.543 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.495    12.039    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.124    12.163 r  alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.163    alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1_n_0
    SLICE_X1Y60          FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X1Y60          FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X1Y60          FDPE (Setup_fdpe_C_D)        0.031    15.208    alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 1.885ns (28.696%)  route 4.684ns (71.304%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.820     5.423    alien_graph_st_unit/CLK
    SLICE_X13Y46         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  alien_graph_st_unit/ship_y_reg_reg[4]/Q
                         net (fo=27, routed)          1.201     7.080    alien_graph_st_unit/ship_y_reg_reg[9]_0[4]
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124     7.204 r  alien_graph_st_unit/ship_y_reg[9]_i_11/O
                         net (fo=18, routed)          0.901     8.105    alien_graph_st_unit/ship_y_reg[9]_i_11_n_0
    SLICE_X10Y52         LUT4 (Prop_lut4_I2_O)        0.116     8.221 r  alien_graph_st_unit/ship_y_reg[9]_i_7/O
                         net (fo=17, routed)          0.957     9.178    alien_graph_st_unit/ship_y_reg_reg[8]_0
    SLICE_X13Y54         LUT4 (Prop_lut4_I2_O)        0.328     9.506 r  alien_graph_st_unit/x_small_delta_reg[8]_i_12/O
                         net (fo=1, routed)           0.000     9.506    alien_graph_st_unit/x_small_delta_reg[8]_i_12_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.870 r  alien_graph_st_unit/x_small_delta_reg_reg[8]_i_4/CO[0]
                         net (fo=4, routed)           1.059    10.928    alien_graph_st_unit/x_small_delta_next1
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.373    11.301 r  alien_graph_st_unit/x_small_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.566    11.868    alien_graph_st_unit/x_small_delta_next
    SLICE_X10Y61         LUT5 (Prop_lut5_I3_O)        0.124    11.992 r  alien_graph_st_unit/x_small_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.992    alien_graph_st_unit/x_small_delta_reg[0]_i_1_n_0
    SLICE_X10Y61         FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.524    14.947    alien_graph_st_unit/CLK
    SLICE_X10Y61         FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[0]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X10Y61         FDCE (Setup_fdce_C_D)        0.077    15.175    alien_graph_st_unit/x_small_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.885ns (28.709%)  route 4.681ns (71.291%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.820     5.423    alien_graph_st_unit/CLK
    SLICE_X13Y46         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  alien_graph_st_unit/ship_y_reg_reg[4]/Q
                         net (fo=27, routed)          1.201     7.080    alien_graph_st_unit/ship_y_reg_reg[9]_0[4]
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124     7.204 r  alien_graph_st_unit/ship_y_reg[9]_i_11/O
                         net (fo=18, routed)          0.901     8.105    alien_graph_st_unit/ship_y_reg[9]_i_11_n_0
    SLICE_X10Y52         LUT4 (Prop_lut4_I2_O)        0.116     8.221 r  alien_graph_st_unit/ship_y_reg[9]_i_7/O
                         net (fo=17, routed)          0.957     9.178    alien_graph_st_unit/ship_y_reg_reg[8]_0
    SLICE_X13Y54         LUT4 (Prop_lut4_I2_O)        0.328     9.506 r  alien_graph_st_unit/x_small_delta_reg[8]_i_12/O
                         net (fo=1, routed)           0.000     9.506    alien_graph_st_unit/x_small_delta_reg[8]_i_12_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.870 r  alien_graph_st_unit/x_small_delta_reg_reg[8]_i_4/CO[0]
                         net (fo=4, routed)           1.059    10.928    alien_graph_st_unit/x_small_delta_next1
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.373    11.301 r  alien_graph_st_unit/x_small_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.563    11.865    alien_graph_st_unit/x_small_delta_next
    SLICE_X10Y61         LUT5 (Prop_lut5_I3_O)        0.124    11.989 r  alien_graph_st_unit/x_small_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.989    alien_graph_st_unit/x_small_delta_reg[2]_i_1_n_0
    SLICE_X10Y61         FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.524    14.947    alien_graph_st_unit/CLK
    SLICE_X10Y61         FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X10Y61         FDPE (Setup_fdpe_C_D)        0.081    15.179    alien_graph_st_unit/x_small_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.733ns (26.514%)  route 4.803ns (73.486%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.821     5.424    alien_graph_st_unit/CLK
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  alien_graph_st_unit/ship_y_reg_reg[6]/Q
                         net (fo=40, routed)          3.246     9.126    alien_graph_st_unit/ship_y_reg_reg[9]_0[6]
    SLICE_X7Y55          LUT6 (Prop_lut6_I1_O)        0.124     9.250 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_24/O
                         net (fo=1, routed)           0.543     9.793    alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_24_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.178 r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.178    alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]_i_10_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.449 r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]_i_4/CO[0]
                         net (fo=4, routed)           0.722    11.170    alien_graph_st_unit/x_smallTwo_delta_next1
    SLICE_X2Y60          LUT6 (Prop_lut6_I2_O)        0.373    11.543 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.292    11.836    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.124    11.960 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.960    alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_1_n_0
    SLICE_X1Y60          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X1Y60          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    15.208    alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallFour_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.929ns (29.105%)  route 4.699ns (70.895%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.715     5.318    alien_graph_st_unit/CLK
    SLICE_X4Y67          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alien_graph_st_unit/ship_x_reg_reg[0]/Q
                         net (fo=69, routed)          1.122     6.896    alien_graph_st_unit/ship_x_reg_reg[9]_0[0]
    SLICE_X2Y64          LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  alien_graph_st_unit/ship_x_reg[9]_i_11/O
                         net (fo=3, routed)           0.505     7.524    alien_graph_st_unit/ship_x_reg[9]_i_11_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I3_O)        0.117     7.641 r  alien_graph_st_unit/ship_x_reg[9]_i_10/O
                         net (fo=17, routed)          1.160     8.801    alien_graph_st_unit/ship_x_reg_reg[9]_1
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.348     9.149 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_36/O
                         net (fo=1, routed)           0.614     9.763    alien_graph_st_unit/x_smallFour_delta_reg[8]_i_36_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    10.156 r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14/CO[0]
                         net (fo=1, routed)           0.775    10.931    alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.367    11.298 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.523    11.821    alien_graph_st_unit/x_smallFour_delta_next
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.124    11.945 r  alien_graph_st_unit/x_smallFour_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.945    alien_graph_st_unit/x_smallFour_delta_reg[0]_i_1_n_0
    SLICE_X15Y61         FDCE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.521    14.944    alien_graph_st_unit/CLK
    SLICE_X15Y61         FDCE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[0]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X15Y61         FDCE (Setup_fdce_C_D)        0.029    15.196    alien_graph_st_unit/x_smallFour_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallFour_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 1.929ns (29.118%)  route 4.696ns (70.882%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.715     5.318    alien_graph_st_unit/CLK
    SLICE_X4Y67          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  alien_graph_st_unit/ship_x_reg_reg[0]/Q
                         net (fo=69, routed)          1.122     6.896    alien_graph_st_unit/ship_x_reg_reg[9]_0[0]
    SLICE_X2Y64          LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  alien_graph_st_unit/ship_x_reg[9]_i_11/O
                         net (fo=3, routed)           0.505     7.524    alien_graph_st_unit/ship_x_reg[9]_i_11_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I3_O)        0.117     7.641 r  alien_graph_st_unit/ship_x_reg[9]_i_10/O
                         net (fo=17, routed)          1.160     8.801    alien_graph_st_unit/ship_x_reg_reg[9]_1
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.348     9.149 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_36/O
                         net (fo=1, routed)           0.614     9.763    alien_graph_st_unit/x_smallFour_delta_reg[8]_i_36_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    10.156 r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14/CO[0]
                         net (fo=1, routed)           0.775    10.931    alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.367    11.298 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.520    11.818    alien_graph_st_unit/x_smallFour_delta_next
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.124    11.942 r  alien_graph_st_unit/x_smallFour_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.942    alien_graph_st_unit/x_smallFour_delta_reg[2]_i_1_n_0
    SLICE_X15Y61         FDPE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.521    14.944    alien_graph_st_unit/CLK
    SLICE_X15Y61         FDPE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X15Y61         FDPE (Setup_fdpe_C_D)        0.031    15.198    alien_graph_st_unit/x_smallFour_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                  3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockThree_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.334ns (78.410%)  route 0.092ns (21.590%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.670     1.590    alien_graph_st_unit/CLK
    SLICE_X6Y49          FDPE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.164     1.754 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.091     1.845    alien_graph_st_unit/bigRockThree_y_reg_reg[9]_0[3]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.962 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.016 r  alien_graph_st_unit/bigRockThree_y_reg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    alien_graph_st_unit/bigRockThree_y_reg0[4]
    SLICE_X6Y50          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.875     2.040    alien_graph_st_unit/CLK
    SLICE_X6Y50          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[4]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.134     1.923    alien_graph_st_unit/bigRockThree_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockThree_y_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.347ns (79.050%)  route 0.092ns (20.950%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.670     1.590    alien_graph_st_unit/CLK
    SLICE_X6Y49          FDPE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.164     1.754 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.091     1.845    alien_graph_st_unit/bigRockThree_y_reg_reg[9]_0[3]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.962 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.029 r  alien_graph_st_unit/bigRockThree_y_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.029    alien_graph_st_unit/bigRockThree_y_reg0[6]
    SLICE_X6Y50          FDPE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.875     2.040    alien_graph_st_unit/CLK
    SLICE_X6Y50          FDPE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[6]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDPE (Hold_fdpe_C_D)         0.134     1.923    alien_graph_st_unit/bigRockThree_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockFour_y_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockFour_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.312ns (75.157%)  route 0.103ns (24.843%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X15Y49         FDPE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockFour_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.102     1.805    alien_graph_st_unit/smallRockFour_y_reg_reg[9]_0[2]
    SLICE_X15Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.922 r  alien_graph_st_unit/smallRockFour_y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    alien_graph_st_unit/smallRockFour_y_reg_reg[3]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  alien_graph_st_unit/smallRockFour_y_reg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    alien_graph_st_unit/smallRockFour_y_reg0[4]
    SLICE_X15Y50         FDCE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X15Y50         FDCE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[4]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockFour_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockFour_y_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockFour_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.323ns (75.798%)  route 0.103ns (24.202%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X15Y49         FDPE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockFour_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.102     1.805    alien_graph_st_unit/smallRockFour_y_reg_reg[9]_0[2]
    SLICE_X15Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.922 r  alien_graph_st_unit/smallRockFour_y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    alien_graph_st_unit/smallRockFour_y_reg_reg[3]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  alien_graph_st_unit/smallRockFour_y_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    alien_graph_st_unit/smallRockFour_y_reg0[6]
    SLICE_X15Y50         FDCE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X15Y50         FDCE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[6]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockFour_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockThree_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.370ns (80.093%)  route 0.092ns (19.907%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.670     1.590    alien_graph_st_unit/CLK
    SLICE_X6Y49          FDPE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.164     1.754 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.091     1.845    alien_graph_st_unit/bigRockThree_y_reg_reg[9]_0[3]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.962 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.052 r  alien_graph_st_unit/bigRockThree_y_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.052    alien_graph_st_unit/bigRockThree_y_reg0[5]
    SLICE_X6Y50          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.875     2.040    alien_graph_st_unit/CLK
    SLICE_X6Y50          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[5]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.134     1.923    alien_graph_st_unit/bigRockThree_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.443%)  route 0.186ns (42.557%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/Q
                         net (fo=8, routed)           0.186     1.918    alien_graph_st_unit/x_bigTwo_delta_reg[8]
    SLICE_X1Y51          LUT2 (Prop_lut2_I1_O)        0.045     1.963 r  alien_graph_st_unit/bigRockTwo_x_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     1.963    alien_graph_st_unit/bigRockTwo_x_reg[3]_i_4_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.028 r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.028    alien_graph_st_unit/bigRockTwo_x_reg0[1]
    SLICE_X1Y51          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X1Y51          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bigRockTwo_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockThree_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.372ns (80.178%)  route 0.092ns (19.821%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.670     1.590    alien_graph_st_unit/CLK
    SLICE_X6Y49          FDPE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.164     1.754 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.091     1.845    alien_graph_st_unit/bigRockThree_y_reg_reg[9]_0[3]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.962 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.054 r  alien_graph_st_unit/bigRockThree_y_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.054    alien_graph_st_unit/bigRockThree_y_reg0[7]
    SLICE_X6Y50          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.875     2.040    alien_graph_st_unit/CLK
    SLICE_X6Y50          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[7]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.134     1.923    alien_graph_st_unit/bigRockThree_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockThree_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.374ns (80.264%)  route 0.092ns (19.736%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.670     1.590    alien_graph_st_unit/CLK
    SLICE_X6Y49          FDPE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDPE (Prop_fdpe_C_Q)         0.164     1.754 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.091     1.845    alien_graph_st_unit/bigRockThree_y_reg_reg[9]_0[3]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.962 r  alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    alien_graph_st_unit/bigRockThree_y_reg_reg[3]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.003 r  alien_graph_st_unit/bigRockThree_y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    alien_graph_st_unit/bigRockThree_y_reg_reg[7]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.056 r  alien_graph_st_unit/bigRockThree_y_reg_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    alien_graph_st_unit/bigRockThree_y_reg0[8]
    SLICE_X6Y51          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.875     2.040    alien_graph_st_unit/CLK
    SLICE_X6Y51          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[8]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y51          FDCE (Hold_fdce_C_D)         0.134     1.923    alien_graph_st_unit/bigRockThree_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockFour_y_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockFour_y_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.348ns (77.139%)  route 0.103ns (22.861%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X15Y49         FDPE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockFour_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.102     1.805    alien_graph_st_unit/smallRockFour_y_reg_reg[9]_0[2]
    SLICE_X15Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.922 r  alien_graph_st_unit/smallRockFour_y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    alien_graph_st_unit/smallRockFour_y_reg_reg[3]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  alien_graph_st_unit/smallRockFour_y_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    alien_graph_st_unit/smallRockFour_y_reg0[5]
    SLICE_X15Y50         FDPE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X15Y50         FDPE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[5]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y50         FDPE (Hold_fdpe_C_D)         0.105     1.866    alien_graph_st_unit/smallRockFour_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockFour_y_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockFour_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.348ns (77.139%)  route 0.103ns (22.861%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X15Y49         FDPE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/smallRockFour_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.102     1.805    alien_graph_st_unit/smallRockFour_y_reg_reg[9]_0[2]
    SLICE_X15Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.922 r  alien_graph_st_unit/smallRockFour_y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    alien_graph_st_unit/smallRockFour_y_reg_reg[3]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  alien_graph_st_unit/smallRockFour_y_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    alien_graph_st_unit/smallRockFour_y_reg0[7]
    SLICE_X15Y50         FDCE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X15Y50         FDCE                                         r  alien_graph_st_unit/smallRockFour_y_reg_reg[7]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y50         FDCE (Hold_fdce_C_D)         0.105     1.866    alien_graph_st_unit/smallRockFour_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y51     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y52     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y52     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y60    alien_graph_st_unit/bigRockOne_x_reg_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y60    alien_graph_st_unit/bigRockOne_x_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.737ns  (logic 4.008ns (37.323%)  route 6.730ns (62.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.730    12.514    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    16.065 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.065    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.615ns  (logic 4.002ns (37.704%)  route 6.613ns (62.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.613    12.397    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.943 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.943    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 4.008ns (38.632%)  route 6.366ns (61.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           6.366    12.150    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.552    15.701 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.701    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.890ns  (logic 4.021ns (45.232%)  route 4.869ns (54.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.723     5.326    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.869    10.651    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.216 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.216    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.372ns  (logic 4.134ns (49.379%)  route 4.238ns (50.621%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.717     5.320    vga_sync_unit/CLK
    SLICE_X4Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=46, routed)          2.345     8.121    vga_sync_unit/O42[8]
    SLICE_X3Y51          LUT5 (Prop_lut5_I1_O)        0.124     8.245 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.893    10.138    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.692 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    13.692    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.021ns (48.477%)  route 4.273ns (51.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.716     5.319    vga_sync_unit/CLK
    SLICE_X0Y67          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.273    10.048    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    13.612 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.612    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.150ns (61.551%)  route 2.593ns (38.449%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X1Y58          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.856     6.639    vga_sync_unit/clk_div_reg[0]
    SLICE_X1Y58          LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          1.736     8.499    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.070 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.070    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 4.149ns (64.258%)  route 2.308ns (35.742%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.723     5.326    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.636     6.418    vga_sync_unit/v_sync_reg
    SLICE_X0Y59          LUT2 (Prop_lut2_I0_O)        0.124     6.542 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     8.213    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.782 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    11.782    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.455ns (74.679%)  route 0.493ns (25.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.603     1.522    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.176     1.839    vga_sync_unit/h_sync_reg
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.317     2.202    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.471 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.471    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.498ns (73.586%)  route 0.538ns (26.414%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.603     1.522    vga_sync_unit/CLK
    SLICE_X1Y58          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.154     1.804    vga_sync_unit/clk_div_reg[1]
    SLICE_X1Y58          LUT2 (Prop_lut2_I1_O)        0.099     1.903 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.384     2.287    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.558 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.558    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.509ns (62.670%)  route 0.899ns (37.330%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.670     1.590    vga_sync_unit/CLK
    SLICE_X2Y46          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.754 f  vga_sync_unit/v_cnt_reg_reg[6]/Q
                         net (fo=42, routed)          0.169     1.923    vga_sync_unit/out[6]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.045     1.968 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.286     2.253    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X3Y51          LUT5 (Prop_lut5_I3_O)        0.045     2.298 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.444     2.743    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.997 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.997    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.406ns (48.716%)  route 1.480ns (51.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.598     1.517    vga_sync_unit/CLK
    SLICE_X0Y67          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.480     3.139    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.404 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.404    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.229ns  (logic 1.407ns (43.570%)  route 1.822ns (56.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.603     1.522    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.822     3.485    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.751 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.751    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.035ns  (logic 1.393ns (34.526%)  route 2.642ns (65.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.642     4.306    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.252     5.559 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.559    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.134ns  (logic 1.388ns (33.578%)  route 2.746ns (66.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.746     4.410    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.657 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.657    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.177ns  (logic 1.393ns (33.353%)  route 2.784ns (66.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.784     4.448    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.700 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.700    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           318 Endpoints
Min Delay           318 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/ship_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.089ns  (logic 2.597ns (42.653%)  route 3.492ns (57.347%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.692     4.172    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.296 r  alien_graph_st_unit/ship_y_reg[9]_i_3/O
                         net (fo=2, routed)           0.799     5.096    alien_graph_st_unit/ship_y_next118_out
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  alien_graph_st_unit/ship_y_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.220    alien_graph_st_unit/ship_y_reg[4]_i_6_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.752 r  alien_graph_st_unit/ship_y_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    alien_graph_st_unit/ship_y_reg_reg[4]_i_1_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.866 r  alien_graph_st_unit/ship_y_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.866    alien_graph_st_unit/ship_y_reg_reg[8]_i_1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.089 r  alien_graph_st_unit/ship_y_reg_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.089    alien_graph_st_unit/ship_y_reg_reg[9]_i_2_n_7
    SLICE_X13Y48         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.693     5.115    alien_graph_st_unit/CLK
    SLICE_X13Y48         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/ship_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.086ns  (logic 2.594ns (42.625%)  route 3.492ns (57.375%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.692     4.172    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.296 r  alien_graph_st_unit/ship_y_reg[9]_i_3/O
                         net (fo=2, routed)           0.799     5.096    alien_graph_st_unit/ship_y_next118_out
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  alien_graph_st_unit/ship_y_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.220    alien_graph_st_unit/ship_y_reg[4]_i_6_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.752 r  alien_graph_st_unit/ship_y_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    alien_graph_st_unit/ship_y_reg_reg[4]_i_1_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.086 r  alien_graph_st_unit/ship_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.086    alien_graph_st_unit/ship_y_reg_reg[8]_i_1_n_6
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.693     5.115    alien_graph_st_unit/CLK
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/ship_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.065ns  (logic 2.573ns (42.427%)  route 3.492ns (57.573%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.692     4.172    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.296 r  alien_graph_st_unit/ship_y_reg[9]_i_3/O
                         net (fo=2, routed)           0.799     5.096    alien_graph_st_unit/ship_y_next118_out
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  alien_graph_st_unit/ship_y_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.220    alien_graph_st_unit/ship_y_reg[4]_i_6_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.752 r  alien_graph_st_unit/ship_y_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    alien_graph_st_unit/ship_y_reg_reg[4]_i_1_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.065 r  alien_graph_st_unit/ship_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.065    alien_graph_st_unit/ship_y_reg_reg[8]_i_1_n_4
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.693     5.115    alien_graph_st_unit/CLK
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.008ns  (logic 1.524ns (25.369%)  route 4.484ns (74.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=250, routed)         4.484     6.008    alien_graph_st_unit/AR[0]
    SLICE_X14Y54         FDCE                                         f  alien_graph_st_unit/smallRockOne_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X14Y54         FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.008ns  (logic 1.524ns (25.369%)  route 4.484ns (74.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=250, routed)         4.484     6.008    alien_graph_st_unit/AR[0]
    SLICE_X14Y54         FDCE                                         f  alien_graph_st_unit/smallRockOne_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X14Y54         FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.008ns  (logic 1.524ns (25.369%)  route 4.484ns (74.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=250, routed)         4.484     6.008    alien_graph_st_unit/AR[0]
    SLICE_X14Y54         FDCE                                         f  alien_graph_st_unit/smallRockOne_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X14Y54         FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_y_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.008ns  (logic 1.524ns (25.369%)  route 4.484ns (74.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=250, routed)         4.484     6.008    alien_graph_st_unit/AR[0]
    SLICE_X14Y54         FDCE                                         f  alien_graph_st_unit/smallRockOne_y_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X14Y54         FDCE                                         r  alien_graph_st_unit/smallRockOne_y_reg_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/ship_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.991ns  (logic 2.499ns (41.715%)  route 3.492ns (58.285%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.692     4.172    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.296 r  alien_graph_st_unit/ship_y_reg[9]_i_3/O
                         net (fo=2, routed)           0.799     5.096    alien_graph_st_unit/ship_y_next118_out
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  alien_graph_st_unit/ship_y_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.220    alien_graph_st_unit/ship_y_reg[4]_i_6_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.752 r  alien_graph_st_unit/ship_y_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    alien_graph_st_unit/ship_y_reg_reg[4]_i_1_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.991 r  alien_graph_st_unit/ship_y_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.991    alien_graph_st_unit/ship_y_reg_reg[8]_i_1_n_5
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.693     5.115    alien_graph_st_unit/CLK
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/ship_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 2.483ns (41.559%)  route 3.492ns (58.441%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.692     4.172    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.296 r  alien_graph_st_unit/ship_y_reg[9]_i_3/O
                         net (fo=2, routed)           0.799     5.096    alien_graph_st_unit/ship_y_next118_out
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  alien_graph_st_unit/ship_y_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.220    alien_graph_st_unit/ship_y_reg[4]_i_6_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.752 r  alien_graph_st_unit/ship_y_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.752    alien_graph_st_unit/ship_y_reg_reg[4]_i_1_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.975 r  alien_graph_st_unit/ship_y_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.975    alien_graph_st_unit/ship_y_reg_reg[8]_i_1_n_7
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.693     5.115    alien_graph_st_unit/CLK
    SLICE_X13Y47         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/ship_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 2.334ns (40.065%)  route 3.492ns (59.935%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.692     4.172    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.296 r  alien_graph_st_unit/ship_y_reg[9]_i_3/O
                         net (fo=2, routed)           0.799     5.096    alien_graph_st_unit/ship_y_next118_out
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.220 r  alien_graph_st_unit/ship_y_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     5.220    alien_graph_st_unit/ship_y_reg[4]_i_6_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.826 r  alien_graph_st_unit/ship_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.826    alien_graph_st_unit/ship_y_reg_reg[4]_i_1_n_4
    SLICE_X13Y46         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X13Y46         FDCE                                         r  alien_graph_st_unit/ship_y_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/clk_div_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.292ns (42.893%)  route 0.388ns (57.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.388     0.680    vga_sync_unit/AR[0]
    SLICE_X1Y58          FDCE                                         f  vga_sync_unit/clk_div_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X1Y58          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/clk_div_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.292ns (42.893%)  route 0.388ns (57.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.388     0.680    vga_sync_unit/AR[0]
    SLICE_X1Y58          FDCE                                         f  vga_sync_unit/clk_div_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X1Y58          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.292ns (38.501%)  route 0.466ns (61.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.466     0.757    vga_sync_unit/AR[0]
    SLICE_X0Y59          FDCE                                         f  vga_sync_unit/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_sync_delay1_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.292ns (38.501%)  route 0.466ns (61.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.466     0.757    vga_sync_unit/AR[0]
    SLICE_X0Y59          FDCE                                         f  vga_sync_unit/v_sync_delay1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_sync_delay2_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.292ns (38.501%)  route 0.466ns (61.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.466     0.757    vga_sync_unit/AR[0]
    SLICE_X0Y59          FDCE                                         f  vga_sync_unit/v_sync_delay2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.292ns (38.501%)  route 0.466ns (61.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.466     0.757    vga_sync_unit/AR[0]
    SLICE_X0Y59          FDCE                                         f  vga_sync_unit/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.836%)  route 0.500ns (63.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.500     0.791    alien_graph_st_unit/AR[0]
    SLICE_X5Y58          FDCE                                         f  alien_graph_st_unit/smallRockTwo_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.873     2.038    alien_graph_st_unit/CLK
    SLICE_X5Y58          FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.836%)  route 0.500ns (63.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.500     0.791    alien_graph_st_unit/AR[0]
    SLICE_X5Y58          FDPE                                         f  alien_graph_st_unit/smallRockTwo_y_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.873     2.038    alien_graph_st_unit/CLK
    SLICE_X5Y58          FDPE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.836%)  route 0.500ns (63.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.500     0.791    alien_graph_st_unit/AR[0]
    SLICE_X5Y58          FDCE                                         f  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.873     2.038    alien_graph_st_unit/CLK
    SLICE_X5Y58          FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.836%)  route 0.500ns (63.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=250, routed)         0.500     0.791    alien_graph_st_unit/AR[0]
    SLICE_X5Y58          FDCE                                         f  alien_graph_st_unit/smallRockTwo_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.873     2.038    alien_graph_st_unit/CLK
    SLICE_X5Y58          FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[3]/C





