Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 705416086e474affb6bb262bfe90511d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CNN_T_behav xil_defaultlib.CNN_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15000 differs from formal bit length 1 for port 'start' [C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sim_1/new/CNN_T.v:31]
WARNING: [VRFC 10-3091] actual bit length 15000 differs from formal bit length 7500 for port 'in' [C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CNN.v:18]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'in' [C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CAM_Preprocess.v:21]
WARNING: [VRFC 10-3091] actual bit length 16000 differs from formal bit length 19360 for port 'result' [C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/Convolution_Layer.v:65]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CNN.v" Line 1. Module CNN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CAM_Preprocess.v" Line 1. Module CAM_Preprocess doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CNN.v" Line 1. Module CNN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/home/github/LogicDesign/Final/CNN/CNN.srcs/sources_1/new/CAM_Preprocess.v" Line 1. Module CAM_Preprocess doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FLOAT_TO_INT
Compiling module xil_defaultlib.ENCODER_2
Compiling module xil_defaultlib.ENCODER_4
Compiling module xil_defaultlib.ENCODER_8
Compiling module xil_defaultlib.ENCODER_16
Compiling module xil_defaultlib.ENCODER_32
Compiling module xil_defaultlib.ENCODER_64
Compiling module xil_defaultlib.FLOAT32_MUL
Compiling module xil_defaultlib.CAM_Preprocess
Compiling module xil_defaultlib.conv1_params
Compiling module xil_defaultlib.conv2_params
Compiling module xil_defaultlib.dense1_params
Compiling module xil_defaultlib.dense2_params
Compiling module xil_defaultlib.FLOAT32_ADD
Compiling module xil_defaultlib.ConvKernel(LATENCY_MAX=10)
Compiling module xil_defaultlib.Conv2d(DATACHANNEL=3,FILTERBATCH...
Compiling module xil_defaultlib.Relu(BITWIDTH=32,THRESHOLD=32'b0...
Compiling module xil_defaultlib.Relu_activation(BITWIDTH=32,DATA...
Compiling module xil_defaultlib.Max(BITWIDTH=32)
Compiling module xil_defaultlib.Max_pool(BITWIDTH=32,DATAWIDTH=2...
Compiling module xil_defaultlib.Convolution_Layer
Compiling module xil_defaultlib.ConvKernel(DATACHANNEL=8,LATENCY...
Compiling module xil_defaultlib.Conv2d(DATAWIDTH=12,DATAHEIGHT=1...
Compiling module xil_defaultlib.Relu_activation(BITWIDTH=32,DATA...
Compiling module xil_defaultlib.Max_pool(BITWIDTH=32,DATAWIDTH=1...
Compiling module xil_defaultlib.Convolution_Layer(DATAWIDTH=12,D...
Compiling module xil_defaultlib.FullConnect(LENGTH=500,FILTERBAT...
Compiling module xil_defaultlib.Relu_activation(BITWIDTH=32,DATA...
Compiling module xil_defaultlib.Dense_Layer
Compiling module xil_defaultlib.FullConnect(LENGTH=8,FILTERBATCH...
Compiling module xil_defaultlib.Relu_activation(BITWIDTH=32,DATA...
Compiling module xil_defaultlib.Dense_Layer(LENGTH=8,UNITS=3)
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.CNN_T
Compiling module xil_defaultlib.glbl
