$date
	Sun Feb 14 23:46:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module alu_tb $end
$var reg 1 " reset $end
$upscope $end
$scope module alu_tb $end
$var reg 3 # control [2:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 32 $ in_1 [31:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 32 % in_2 [31:0] $end
$upscope $end
$scope module alu_tb $end
$var wire 32 & out [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
1"
0!
$end
#50
b0 &
b1011 %
b1001 $
b0 #
0"
1!
#100
0!
#150
b1 #
b10100 &
1!
#200
0!
#250
b11111111111111111111111111111110 &
b1001 %
b1011 $
1!
#300
0!
#350
b0 %
b11111111111111111111111111111111 $
b10 #
b10 &
1!
#400
0!
#450
b0 &
b11 #
1!
#500
0!
#550
b11111111111111111111111111111111 %
b100 #
b11111111111111111111111111111111 &
1!
#600
0!
#650
b0 &
b101 %
b11110 $
b101 #
1!
#700
0!
#750
b110 #
b1111000000 &
1!
#800
0!
#850
b0 &
b111 #
1!
#900
0!
#950
1!
