5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd cond1.vcd -o cond1.cdd -v cond1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" cond1.v 1 30 1
2 1 7 130013 3 1 100c 0 0 1 5 d
2 2 7 f000f 3 1 100c 0 0 1 1 c
2 3 7 b000f 5 1a 118c 1 2 1 18 1102
2 4 7 b000b 3 1 100c 0 0 1 5 b
2 5 7 b0013 5 19 100c 3 4 1 18 1102
2 6 7 70007 0 1 1400 0 0 1 1 a
2 7 7 70013 5 35 e 5 6
1 a 3 30008 1 0 0 0 1 17 1102
1 b 4 30008 1 0 0 0 1 21 1102
1 c 5 30008 1 0 0 0 1 17 1102
1 d 5 3000b 1 0 0 0 1 21 1102
4 7 f 7 7
3 1 main.$u0 "main.$u0" cond1.v 0 28 1
