m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/simulation/modelsim
vAM2302_master
Z1 !s110 1651508771
!i10b 1
!s100 HJ?Z8PbDPAF>i7CScEOaZ3
IzP2i5FK[?[U5Jcb@A5<dE0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1651508750
8D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302_master.v
FD:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302_master.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1651508771.000000
!s107 D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302_master.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3|D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/AM2302_master.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3}
Z7 tCvgOpt 0
n@a@m2302_master
vedge_detect
R1
!i10b 1
!s100 ^>d5QN^RLP>Vgig<=>Bmh2
I>QZ[OWzXOzNVS=lnhkYo@2
R2
R0
w1651137976
8D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/edge_detect.v
FD:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/edge_detect.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/edge_detect.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3|D:/Digital_Logic_Design/Normal/Homework 3/Normal_HW3/edge_detect.v|
!i113 1
R5
R6
R7
