<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv</a>
time_elapsed: 0.096s
ram usage: 11532 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:2</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker check_in_context (logic test_sig,
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:2</a>: syntax error, unexpected IDENTIFIER
checker check_in_context (logic test_sig,
        ^~~~~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:3</a>: syntax error, unexpected event, expecting IDENTIFIER or do or final
                          event clock = $inferred_clock,
                          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:3</a>: Unsupported: event data types
                          event clock = $inferred_clock,
                          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:3</a>: Unsupported or unknown PLI call: $inferred_clock
                          event clock = $inferred_clock,
                                        ^~~~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:4</a>: syntax error, unexpected logic, expecting IDENTIFIER or do or final
                          logic reset = $inferred_disable);
                          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:4</a>: Unsupported or unknown PLI call: $inferred_disable
                          logic reset = $inferred_disable);
                                        ^~~~~~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:4</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
                          logic reset = $inferred_disable);
                                                         ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;throughout&#39;
  c1: cover property (@clock !reset throughout !test_sig ##1 test_sig);
                                    ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:9</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker : check_in_context
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:11</a>: Unsupported: Ranges ignored in port-lists
module m(logic rst);
               ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:20</a>: syntax error, unexpected IDENTIFIER
      check_in_context my_check2(a);
                       ^~~~~~~~~
%Error: Exiting due to 12 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>