# Delay-tolerant-oritatami-binary-counter-code
This site contains the code for Delay-tolerant oritatami binary counter and Half Adder.

---
## /Delay-tolerant binary counter
### A block automaton of the proposed counter
→ Annotated Delay-tolerant binary counter simulation.pdf

### The binary counter for delay 3  
→ Delay-tolerant binary counter-delay3.os

### The binary counter for delay 4  
→ Delay-tolerant binary counter-delay4.os

### The figure that the simulation of Delay-tolerant binary counter
→ Delay-tolerant binary counter.pdf

---
## /F-free fixed bit-width shift-driven counter
### The binary counter using the reintegrated module H_F for delay 3  
→ F-free fixed bit-width shift-driven counter-delay3.os

### The binary counter using the reintegrated module H_F for delay 4  
→ F-free fixed bit-width shift-driven counter-delay4.os

---
## /Half Adder
### Half Adder 8 pattern
- Elastic Glider vs Glider
- start from Top vs Bottom
- delay 3 vs delay 4

## /Half Adder/Cutting
The figures, if you cut or mv the bond.

---
## /
### File Directory　for the counter
→ README.md

---
These systems run on [Simple OS simulator](http://perso.ens-lyon.fr/nicolas.schabanel/OSsimulator/).