// Seed: 1518261874
`timescale 1 ps / 1ps
module module_0;
  reg id_0;
  always @(posedge 1) id_0 <= id_0;
  uwire id_1;
  assign id_1[1] = "";
endmodule
