<?xml version="1.0"?>
<architecture>
	<models>
		<model name="ota">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="ota_buffer">
			<input_ports>
				<port name="in"/>
				<port name="clk" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
                <model name="c4_blk">
			<input_ports>
				<port name="in"/>
				<!--port name="fb" is_clock="1"/>-->
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="TIA_blk">
			<input_ports>
				<port name="in"/>
				<!--port name="fb" is_clock="1"/>-->
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="Nagating_blk">
			<input_ports>
				<port name="in"/>
				<!--port name="fb" is_clock="1"/>-->
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="speech">
			<input_ports>
				<port name="in"/>
				<!--port name="fb" is_clock="1"/>-->
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="meas_volt_mite">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>	
		</model>
		<model name="lpf_2"> <!-- second order lpf-->
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="hhneuron"> 
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="cap_sense">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="peak_detector">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="ota_buf">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="fgota">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="cap">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="nfet">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="pfet">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="tgate">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="mux4_1">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="tgate2">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="nmirror">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="volswc">
			<input_ports>
				<port name="in"/>
				<port name="ci"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
				<port name="co"/>
			</output_ports>
		</model>
		<model name="mite">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="mite2">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="cap2">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="ota2">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="mult">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="lpf">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="nfet_i2v">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="pfet_i2v">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="h_rect">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>	
		<model name="latch_custom">
			<input_ports>
				<port name="D"/>
				<port name="clk"/>
				<port name="reset"/>
			</input_ports>
			<output_ports>
				<port name="Q"/>
			</output_ports>
		</model>
		<model name="counter8">
			<input_ports>
				<port name="clk"/>
				<port name="reset"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="ramp_fe">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="sigma_delta_fe">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="HOP_bif">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="ladder_filter">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="hh_neuron_b_debug">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="volt_div">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="common_source1">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
        </model>
		<model name="gnd_out">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="vdd_out">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="common_drain">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="in2in_x1">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="in2in_x6">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="dendiff">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="switch_cap">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
                <model name="integrator">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
                </model>
                <model name="integrator_nmirror">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
                </model>
        	<model name="sftreg">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
        	<model name="vco">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		
	</models>
	<layout width="7" height="14"/>
	<device>
		<sizing R_minW_nmos="5726.870117" R_minW_pmos="15491.700195" ipin_mux_trans_size="1.000000"/>
		<timing C_ipin_cblock="1.191000e-14" T_ipin_cblock="1.482000e-10"/>
		<area grid_logic_tile_area="30000.000000"/>
		<chan_width_distr>
			<io width="1.000000"/>
			<x distr="uniform" peak="1.000000"/>
			<y distr="uniform" peak="1.000000"/>
		</chan_width_distr>
		<switch_block type="subset" fs="3"/>
	</device>
	<switchlist>
		<switch type="mux" name="0" R="94.841003" Cin="1.537000e-14" Cout="2.194000e-13" Tdel="6.562000e-11" mux_trans_size="10.000000" buf_size="1"/>
	</switchlist>
	<segmentlist>
		<!-- wire_switch, opin_switch by richie - needed for type='bidir' -->
		<segment freq="1.000000" length="1" type="bidir" Rmetal="11.064550" Cmetal="4.727860e-14">
			<!-- <mux name="0"/> -->
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
			<wire_switch name="0"/>
			<opin_switch name="0"/>
		</segment>
	</segmentlist>
	<complexblocklist>
		<pb_type name="io" capacity="6">
			<input name="outpad" num_pins="1"/>
			<output name="inpad" num_pins="1"/>
			<clock name="clock" num_pins="1"/>
			<!-- IOs can operate as either inputs or outputs -->
			<mode name="inpad">
				<pb_type name="inpad" blif_model=".input" num_pb="1">
					<output name="inpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="inpad" input="inpad.inpad" output="io.inpad">
						<delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
					</direct>
				</interconnect>
			</mode>
			<mode name="outpad">
				<pb_type name="outpad" blif_model=".output" num_pb="1">
					<input name="outpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="outpad" input="io.outpad" output="outpad.outpad">
						<delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
					</direct>
				</interconnect>
			</mode>
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">io.outpad io.inpad io.clock</loc>
				<loc side="top">io.outpad io.inpad io.clock</loc>
				<loc side="right">io.outpad io.inpad io.clock</loc>
				<loc side="bottom">io.outpad io.inpad io.clock</loc>
			</pinlocations>
			<gridlocations>
				<loc type="perimeter" priority="10"/>
			</gridlocations>
		</pb_type>
		<pb_type name="clb">
			<input name="I" num_pins="16" equivalent="false"/>
			<output name="O" num_pins="8" equivalent="false"/>
			<clock name="clk" num_pins="1" equivalent="false"/>
			<!-- Describe basic logic element ifar delay numbers -->
			<pb_type name="ble" num_pb="8">
				<input name="in" num_pins="4"/>
				<input name="CLK" num_pins="1"/>
				<input name="reset" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<clock name="clk" num_pins="1"/>
				<pb_type name="soft_logic" num_pb="1">
					<input name="in" num_pins="4"/>
					<output name="out" num_pins="1"/>
					<mode name="n1_lut4">
						<pb_type name="lut4" blif_model=".names" num_pb="1" class="lut">
							<input name="in" num_pins="4" port_class="lut_in"/>
							<output name="out" num_pins="1" port_class="lut_out"/>
							<!-- LUT timing using delay matrix -->
							<delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">2.690e-10 2.690e-10 2.690e-10 2.690e-10 </delay_matrix>
						</pb_type>
						<interconnect>
							<direct name="direct1" input="soft_logic.in[3:0]" output="lut4[0:0].in[3:0]"/>
							<direct name="direct2" input="lut4[0:0].out" output="soft_logic.out[0:0]"/>
						</interconnect>
					</mode>
				</pb_type>
				<pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
					<input name="D" num_pins="1" port_class="D"/>
					<output name="Q" num_pins="1" port_class="Q"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="ff.D" clock="clk"/>
					<T_clock_to_Q max="7.732e-11" port="ff.Q" clock="clk"/>
				</pb_type>
				<pb_type name="ff_custom" blif_model=".latch_custom" num_pb="1" >
					<input name="D" num_pins="1" />
					<input name="clk" num_pins="1"/>
					<input name="reset" num_pins="1"/>
					<output name="Q" num_pins="1"/>
					<!--delay_matrix type="max" in_port="counter.D counter.clk counter.reset" out_port="counter.Q">2.69e-10 2.69e-10 2.69e-10 </delay_matrix-->
					<delay_matrix type="max" in_port="ff_custom.D" out_port="ff_custom.Q">2.69e-10 </delay_matrix>
					<delay_matrix type="max" in_port="ff_custom.clk" out_port="ff_custom.Q">2.69e-10 </delay_matrix>
					<delay_matrix type="max" in_port="ff_custom.reset" out_port="ff_custom.Q">2.69e-10 </delay_matrix>
					<!--clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="counter.D" clock="clk"/>
					<T_clock_to_Q max="7.732e-11" port="counter.Q" clock="clk"/-->
				</pb_type>
				<interconnect>
					<!-- Two ff, make ff available to only corresponding luts -->
					<direct name="direct1" input="ble.in" output="soft_logic.in"/>
					<direct name="direct2" input="soft_logic.out" output="ff.D"/>
					<direct name="direct4" input="ble.clk" output="ff.clk"/>
					<direct name="direct5" input="ble.CLK" output="ff_custom.clk"/>
					<direct name="direct6" input="ble.reset" output="ff_custom.reset"/>
					<direct name="direct7" input="soft_logic.out" output="ff_custom.D"/>
					<mux name="mux3" input="ff.Q ff_custom.Q soft_logic.out" output="ble.out"/>
				</interconnect>
			</pb_type>
			<pb_type name="counter8" blif_model=".counter8" num_pb="1" >
					<input name="clk" num_pins="1"/>
					<input name="reset" num_pins="1"/>
					<output name="out" num_pins="8"/>
					<delay_matrix type="max" in_port="counter8.clk" out_port="counter8.out">2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
					<delay_matrix type="max" in_port="counter8.reset" out_port="counter8.out">2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>			
			<interconnect>
				<complete name="crossbar" input="clb.I[13:0] ble[7:0].out" output="ble[7:0].in"/>
				<complete name="clks" input="clb.clk" output="ble[7:0].clk"/>
				<complete name="clks1" input="clb.I[14]" output="ble[7:0].CLK counter8.clk"/>
				<complete name="clks2" input="clb.I[15]" output="ble[7:0].reset counter8.reset"/>
				<direct name="clbouts" input="ble[7:0].out" output="clb.O"/>
				<direct name="clbouts2" input="counter8.out[7:0]" output="clb.O"/>
			</interconnect>
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">clb.I[0] clb.I[4] clb.I[8] clb.I[12] clb.O[0] clb.O[4]</loc>
				<loc side="top">clb.I[3] clb.I[7] clb.I[11] clb.I[15] clb.O[3] clb.O[7]</loc>
				<loc side="right">clb.I[2] clb.I[6] clb.I[10] clb.I[14] clb.O[2] clb.O[6]</loc>
				<loc side="bottom">clb.I[1] clb.I[5] clb.I[9] clb.I[13] clb.O[1] clb.O[5]</loc>
			</pinlocations>
			<gridlocations>
				<loc type="fill" priority="1"/>
			</gridlocations>
		</pb_type>
<!-->
CAB
-->
		<pb_type name="cab">
			<input name="I" num_pins="16" equivalent="false"/>
			<output name="O" num_pins="8" equivalent="false"/>
			<output name="so" num_pins="16"/>
			<clock name="gnd" num_pins="1"/>
			<clock name="vdd" num_pins="1"/>
			<pb_type name="fgota" num_pb="2" blif_model=".fgota">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--<address name="in" val="1 2"/> -->
				<delay_matrix type="max" in_port="fgota.in" out_port="fgota.out">2.69e-12 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="ota_buf" num_pb="1" blif_model=".ota_buf">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="ota_buf.in" out_port="ota_buf.out">2.69e-10 </delay_matrix>
			</pb_type>		
			<pb_type name="ota" num_pb="1" blif_model=".ota">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="ota.in" out_port="ota.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="cap" num_pb="4" blif_model=".cap">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="cap.in" out_port="cap.out">2.69e-10 </delay_matrix>
			</pb_type>
                        <pb_type name="c4_blk" num_pb="1" blif_model=".c4_blk">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="c4_blk.in" out_port="c4_blk.out"> 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="TIA_blk" num_pb="1" blif_model=".TIA_blk">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="TIA_blk.in" out_port="TIA_blk.out"> 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="Nagating_blk" num_pb="1" blif_model=".Nagating_blk">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="Nagating_blk.in" out_port="Nagating_blk.out"> 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>	
			<pb_type name="speech" num_pb="1" blif_model=".speech">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="2"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_constant max="1.667e-9" in_port="speech.in" out_port="speech.out"/>
			</pb_type>
			<pb_type name="cap_sense" num_pb="1" blif_model=".cap_sense">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="cap_sense.in" out_port="cap_sense.out"> 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>	
			<pb_type name="lpf_2" num_pb="1" blif_model=".lpf_2">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="lpf_2.in" out_port="lpf_2.out"> 2.69e-10 </delay_matrix>
			</pb_type>	
			<pb_type name="dendiff" num_pb="1" blif_model=".dendiff">
				<input name="in" num_pins="6"/>
				<output name="out" num_pins="6"/>
				<delay_constant max="2.69e-10" in_port="dendiff.in" out_port="dendiff.out"/>
			</pb_type>
			<pb_type name="common_source1" blif_model=".common_source1" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="common_source1.in" out_port="common_source1.out"/>
            </pb_type>
			<pb_type name="common_drain" blif_model=".common_drain" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="common_drain.in" out_port="common_drain.out"/>
            </pb_type>
			<pb_type name="switch_cap" num_pb="1" blif_model=".switch_cap">
				<input name="in" num_pins="5"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="2.69e-10" in_port="switch_cap.in" out_port="switch_cap.out"/>
			</pb_type>
			<pb_type name="hhneuron" num_pb="1" blif_model=".hhneuron">
				<input name="in" num_pins="4"/>
				<output name="out" num_pins="3"/>
				<delay_matrix type="max" in_port="hhneuron.in" out_port="hhneuron.out"> 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10</delay_matrix>
			</pb_type>
			<pb_type name="peak_detector" num_pb="1" blif_model=".peak_detector"> 
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="peak_detector.in" out_port="peak_detector.out"> 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>	
			<pb_type name="nfet" num_pb="2" blif_model=".nfet">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="nfet.in" out_port="nfet.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="pfet" num_pb="2" blif_model=".pfet">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="pfet.in" out_port="pfet.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="tgate" num_pb="4" blif_model=".tgate">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="tgate.in" out_port="tgate.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="mux4_1" num_pb="1" blif_model=".mux4_1">
				<input name="in" num_pins="8"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="mux4_1.in" out_port="mux4_1.out"/>
			</pb_type>
			<pb_type name="nmirror" num_pb="2" blif_model=".nmirror">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="nmirror.in" out_port="nmirror.out">2.69e-10 </delay_matrix>
			</pb_type>	
			<pb_type name="volt_div" blif_model=".volt_div" num_pb="2">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="volt_div.in" out_port="volt_div.out"/>
			</pb_type>   
        		<pb_type name="volswc" num_pb="2" blif_model=".volswc">
				<input name="in" num_pins="8"/>
				<input name="ci" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<output name="co" num_pins="3"/>					
			</pb_type>	
			<pb_type name="lpf" num_pb="1" blif_model=".lpf">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="lpf.in" out_port="lpf.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="nfet_i2v" num_pb="1" blif_model=".nfet_i2v">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="nfet_i2v.in" out_port="nfet_i2v.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="pfet_i2v" num_pb="1" blif_model=".pfet_i2v">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="pfet_i2v.in" out_port="pfet_i2v.out">2.69e-10 </delay_matrix>
			</pb_type>
        		<pb_type name="h_rect" num_pb="1" blif_model=".h_rect">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="h_rect.in" out_port="h_rect.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type> 
			<pb_type name="ramp_fe" num_pb="1" blif_model=".ramp_fe">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="ramp_fe.in" out_port="ramp_fe.out ">2.69e-10 </delay_matrix>
				<!--delay_matrix type="max" in_port="ramp_fe.Vbias_p ramp_fe.ota_n" out_port="ramp_fe.ramp_out">2.69e-10 2.69e-10 </delay_matrix-->
			</pb_type>
			<pb_type name="sigma_delta_fe" num_pb="1" blif_model=".sigma_delta_fe">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="sigma_delta_fe.in" out_port="sigma_delta_fe.out ">2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
				<!--delay_matrix type="max" in_port="ramp_fe.Vbias_p ramp_fe.ota_n" out_port="ramp_fe.ramp_out">2.69e-10 2.69e-10 </delay_matrix-->
			</pb_type>
			<pb_type name="HOP_bif" num_pb="1" blif_model=".HOP_bif">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="HOP_bif.in" out_port="HOP_bif.out ">2.69e-10 </delay_matrix>
				</pb_type>
			<pb_type name="ladder_filter" num_pb="1" blif_model=".ladder_filter">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="3"/>
				<delay_constant max="1.667e-9" in_port="ladder_filter.in" out_port="ladder_filter.out"/>
				</pb_type>
			<pb_type name="hh_neuron_b_debug" num_pb="1" blif_model=".hh_neuron_b_debug">
				<input name="in" num_pins="4"/>
				<output name="out" num_pins="3"/>
				<delay_constant max="1.667e-9" in_port="hh_neuron_b_debug.in" out_port="hh_neuron_b_debug.out"/>
				</pb_type>
			<pb_type name="gnd_out" blif_model=".gnd_out" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="gnd_out.in" out_port="gnd_out.out"/>
			</pb_type>   
			<pb_type name="vdd_out" blif_model=".vdd_out" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="vdd_out.in" out_port="vdd_out.out"/>
			</pb_type>   
			<pb_type name="in2in_x1" blif_model=".in2in_x1" num_pb="1">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="in2in_x1.in" out_port="in2in_x1.out"/>
			</pb_type>   
   			<pb_type name="in2in_x6" blif_model=".in2in_x6" num_pb="1">
				<input name="in" num_pins="13"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="in2in_x6.in" out_port="in2in_x6.out"/>
			</pb_type>   
		        <pb_type name="integrator" blif_model=".integrator" num_pb="1">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
                                <delay_constant max="1.667e-9" in_port="integrator.in" out_port="integrator.out"/>
			</pb_type>   
		        <pb_type name="integrator_nmirror" blif_model=".integrator_nmirror" num_pb="1">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
                                <delay_constant max="1.667e-9" in_port="integrator_nmirror.in" out_port="integrator_nmirror.out"/>
			</pb_type>   
		        <pb_type name="vco" blif_model=".vco" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
                                <delay_constant max="1.667e-9" in_port="vco.in" out_port="vco.out"/>
			</pb_type>   
        		<interconnect>		
			  <!-- volswc interconnect. not as straightforward as other devices -->
				<direct name="volswc1" input="cab.I[5:0]" output="volswc[0].in[5:0]"/>
				<!--<direct name="volswc2" input="cab.O[1:0]" output="volswc[0].in[7:6]"/>	-->
				<complete name="crossbar" input="fgota[1:0].out ota_buf.out ota.out cap[3:0].out nfet[1:0].out pfet[1:0].out tgate[3:0].out nmirror[1:0].out mux4_1.out volswc[1:0].out" output="volswc[0].in[7:6]"/>
				<direct name="volswc3" input="cab.I[11:6]" output="volswc[1].in[5:0]"/>
				<!--<direct name="volswc4" input="cab.O[3:2]" output="volswc[1].in[7:6]"/>	-->	
                                <complete name="crossbar" input="fgota[1:0].out ota_buf.out ota.out cap[3:0].out nfet[1:0].out pfet[1:0].out tgate[3:0].out nmirror[1:0].out mux4_1.out volswc[1:0].out" output="volswc[1].in[7:6]"/>
				<direct name="volswc5" input="cab.I[15:13]" output="volswc[0].ci"/>
				<direct name="volswc6" input="volswc[0].co" output="volswc[1].ci"/>
				<direct name="volswc7" input="volswc[1].co" output="cab.O[7:5]"/>	
				
				<!-- input crossbar with device feedback-->
				<complete name="crossbar" input="cab.I[12:8] fgota[1:0].out HOP_bif[0].out cap[3:1].out nfet[1:0].out pfet[1:0].out h_rect[0].out tgate[3:0].out mux4_1.out nmirror[1:0].out volswc[1:0].out switch_cap.out" output="fgota[1:0].in[1:0] common_source1.in common_drain.in[1:0] TIA_blk.in[0] h_rect[0].in[1:0] cap[3:1].in nfet[1:0].in[1:0] speech.in[2:0] HOP_bif[0].in ladder_filter[0].in[1:0] hh_neuron_b_debug[0].in[3:0] pfet[1:0].in[1:0] tgate[3:0].in[1:0] nmirror[1:0].in switch_cap.in[4:0]"></complete>
				<!-- output crossbar -->
				<complete name="crossbar" input="fgota[1:0].out cap[3:0].out nfet[1:0].out pfet[1:0].out nmirror[1:0].out volswc[1:0].out volt_div[1:0].out ota_buf.out lpf.out nfet_i2v.out pfet_i2v.out volt_div[1:0].out gnd_out.out vdd_out.out h_rect[0].out in2in_x1.out in2in_x6.out integrator.out integrator_nmirror.out tgate[3:0].out switch_cap.out mux4_1[0].out[0]" output="cab.O[4]"/>
				<complete name="crossbar" input="cab.I[8]" output="ota_buf.in lpf.in"/>				
                                <!-- <complete name="crossbar" input="ota_buf.out lpf.out volt_div[1:0].out gnd_out.out vdd_out.out in2in_x1.out in2in_x6.out integrator.out tgate[3:0].out" output="cab.O[4] "/> -->
                                <complete name="crossbar" input="cab.I[12:0]" output="gnd_out.in[1:0] vdd_out.in[1:0] in2in_x1.in[2:0] in2in_x6.in[12:0] volt_div[1:0].in integrator.in[2:0] integrator_nmirror.in[2:0] nfet_i2v.in[0] pfet_i2v.in[0]"/>
				<complete name="crossbar" input="cab.I[11]" output="tgate[0].in[0] sigma_delta_fe.in[2]"/>	
				<complete name="crossbar" input="speech[0].out[1:0] fgota[0].out pfet[0].out common_drain[0].out common_source1[0].out" output="cab.O[4:3] "/>	
				<complete name="crossbar" input="hh_neuron_b_debug[0].out[2:0]" output="cab.O[4:2] "/>
				<complete name="crossbar" input="ladder_filter[0].out[2:0]" output="cab.O[4:0] "/>
				<complete name="direct" input="hhneuron[0].out[2:0]" output="cab.O[3:1] "/>
				<complete name="crossbar" input="cab.I[11:8]" output="hhneuron.in[3:0] c4_blk.in[1:0] Nagating_blk.in[1:0] fgota[0].in[1:0] peak_detector.in[1] sigma_delta_fe.in[1:0] cap_sense[0].in[1] lpf_2.in[0]"/>	
				<direct name="crossbar" input="cab.I[1:0]" output="dendiff.in[1:0]"/>
				<direct name="crossbar" input="cab.I[7:0]" output="mux4_1.in[7:0]"/>
				<direct name="crossbar" input="cab.I[3]" output="dendiff.in[2]"/>
				<direct name="crossbar" input="cab.I[5]" output="dendiff.in[3]"/>
				<direct name="crossbar" input="cab.I[7]" output="dendiff.in[4]"/>
				<direct name="crossbar" input="cab.I[9]" output="dendiff.in[5]"/>
				<direct name="crossbar" input="dendiff.out[0]" output="cab.so[2] "/>
				<direct name="crossbar" input="dendiff.out[1]" output="cab.so[4] "/>
				<direct name="crossbar" input="dendiff.out[2]" output="cab.so[6] "/>
				<direct name="crossbar" input="dendiff.out[3]" output="cab.so[8] "/>
				<direct name="crossbar" input="dendiff.out[4]" output="cab.so[10] "/>
				<direct name="crossbar" input="dendiff.out[5]" output="cab.so[12] "/>
				<complete name="crossbar" input="cab.I[11:9] cab.I[8]" output="ota.in ramp_fe.in ota_buf.in"/>	
				<complete name="crossbar" input="cab.I[6] cab.I[12]" output="c4_blk.in[1:0] Nagating_blk.in[1:0] fgota[1:0].in[1:0] peak_detector.in[1]"/>
				<complete name="crossbar" input="cab.I[8]" output="c4_blk[0].in[1] Nagating_blk.in[1] cap[0].in[0] cap_sense[0].in[0]"/>
				<complete name="crossbar" input="cab.I[6] cab.I[12]" output="c4_blk.in[1:0] Nagating_blk.in[1:0] fgota[0].in[1:0] peak_detector.in[1] sigma_delta_fe.in[1:0] cap_sense[0].in[1] lpf_2.in[0]"/>
				<complete name="crossbar" input="cab.I[7:6]" output="peak_detector.in[0] fgota[1:0].in[0] "/>		
				<complete name="crossbar" input="c4_blk.out[0] lpf_2.out[0] peak_detector.out cap_sense[0].out[0] cap[0].out[0] HOP_bif[0].out" output="cab.O[4]"/>
				<complete name="crossbar" input="TIA_blk.out[0]" output="cab.O[4]"/>
				<complete name="crossbar" input="ota.out ota_buf.out ramp_fe.out" output="cab.O[4] "/>
				<complete name="crossbar" input="Nagating_blk.out[0]" output="cab.O[3] "/>
				<!--direct name="crossbar" input="ladder_blk.out[2:1]" output="cab.O[3:2] "/-->
				<complete name="crossbar" input="ota.out fgota.out vco.out sigma_delta_fe.out" output="cab.O[4]"/>
			</interconnect>
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">cab.I[3:0] cab.O[1:0] cab.so[3:0] </loc>
				<loc side="top">cab.I[15:13] cab.I[9:8] cab.O[4] cab.so[15:13] cab.so[9:8] </loc>
				<loc side="right">cab.I[7:4] cab.O[3:2] cab.so[7:4] </loc>
				<loc side="bottom">cab.I[12:10] cab.O[7:5] cab.so[12:10]</loc>
			</pinlocations>
			<gridlocations>
				<loc type="col" start="1"  priority="6"/>
				<loc type="col" start="3"  priority="6"/>
				<loc type="col" start="5"  priority="6"/>
			</gridlocations>
		</pb_type>
<!-->
CAB2
-->
		<pb_type name="cab2">
			<input name="I" num_pins="16" equivalent="false"/>
			<input name="si" num_pins="8" equivalent="false"/>
			<output name="O" num_pins="8" equivalent="false"/>
			<clock name="gnd" num_pins="1"/>
			<clock name="clk" num_pins="1"/>
			<pb_type name="ota_buffer" num_pb="1" blif_model=".ota_buffer">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<clock name="clk" num_pins="1" port_class="clock"/>
				<delay_matrix type="max" in_port="ota_buffer.in" out_port="ota_buffer.out">10.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="tgate" num_pb="3" blif_model=".tgate">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="tgate.in" out_port="tgate.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="cap2" num_pb="3" blif_model=".cap2">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="cap2.in" out_port="cap2.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="ota2" num_pb="1" blif_model=".ota2">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="ota2.in" out_port="ota2.out"/>
			</pb_type>
			<pb_type name="meas_volt_mite" num_pb="2" blif_model=".meas_volt_mite">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="meas_volt_mite.in" out_port="meas_volt_mite.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="tgate2" num_pb="3" blif_model=".tgate2">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="tgate2.in" out_port="tgate2.out">2.69e-10 2.69e-10  </delay_matrix>
			</pb_type>
			<pb_type name="mite" num_pb="3" blif_model=".mite">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="mite.in" out_port="mite.out">2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="mite2" num_pb="2" blif_model=".mite2">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="2"/>
				<delay_matrix type="max" in_port="mite2.in" out_port="mite2.out">2.69e-10 2.69e-10 2.69e-10 2.69e-10</delay_matrix>
			</pb_type>
			<pb_type name="mult" num_pb="2" blif_model=".mult">
				<input name="in" num_pins="4"/>
				<output name="out" num_pins="2"/>
				<delay_matrix type="max" in_port="mult.in" out_port="mult.out">2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<!--
			<pb_type name="nmirror" num_pb="2" blif_model=".nmirror">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="nmirror.in" out_port="nmirror.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>	
			-->
			<pb_type name="volswc" num_pb="2" blif_model=".volswc">
				<input name="in" num_pins="8"/>
				<input name="ci" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<output name="co" num_pins="3"/>
				<delay_constant max="1.667e-9" in_port="volswc.in" out_port="volswc.out"/>					
			</pb_type>
			<pb_type name="sftreg" num_pb="2" blif_model=".sftreg">
				<input name="in" num_pins="11"/>
				<output name="out" num_pins="4"/>
				<delay_constant max="1.667e-9" in_port="sftreg.in" out_port="sftreg.out"/>					
			</pb_type>		
			
			<interconnect>		
				<direct name="volswc1" input="cab2.I[5:0]" output="volswc[0].in[5:0]"/> 				
				<complete name="crossbar" input="ota_buffer.out tgate[2:0].out cap2[2:0].out ota2.out tgate2[2:0].out  meas_volt_mite[1:0].out mite[2:0].out mite2.out[1:0] mult[1:0].out[1:0] volswc[1:0].out " output="volswc[0].in[7:6]"/>
				<direct name="volswc3" input="cab2.I[11:6]" output="volswc[1].in[5:0]"/> 
				<complete name="crossbar" input="ota_buffer.out tgate[2:0].out cap2[2:0].out ota2.out tgate2[2:0].out mite[2:0].out meas_volt_mite[1:0].out mite2.out[1:0] mult[1:0].out[1:0] volswc[1:0].out" output="volswc[1].in[7:6]"/>
				<direct name="volswc5" input="cab2.I[15:13]" output="volswc[0].ci"/>
				<direct name="volswc6" input="volswc[0].co" output="volswc[1].ci"/>
				<direct name="volswc7" input="volswc[1].co" output="cab2.O[7:5]"/>				
				<complete name="crossbar" input="cab2.I[12:0] ota_buffer.out tgate[2:0].out cap2[2:0].out ota2.out tgate2[2:0].out mite[2:0].out mite2.out[1:0] mult[1:0].out[1:0] volswc[1:0].out" output="ota_buffer.in  tgate[2:0].in cap2[2:0].in ota2.in[1:0] tgate2[2:0].in mite[2:0].in[2:0] mite2.in[1:0] mult[1:0].in[3:0] "></complete>
				<complete name="crossbar" input="ota_buffer.out tgate[2:0].out cap2[2:0].out tgate2[2:0].out mite2.out[1:0] mult[1:0].out[1:0] volswc[1:0].out ota2.out" output="cab2.O[4:0]"/>
				<complete name="crossbar" input="meas_volt_mite[1:0].out mite[2:0].out" output="cab2.O[0]"/>
				<direct name="crossbar" input="cab2.I[1:0]" output="meas_volt_mite[1:0].in" />
				<direct name="crossbar" input="cab2.si[7:0]" output="sftreg[0].in[7:0]"/>
				<direct name="crossbar" input="cab2.I[15:13]" output="sftreg[0].in[10:8]"/>
				<!--direct name="crossbar" input="sftreg.in[7:6]" output="cab2.out[1:0]" /-->
				<direct name="crossbar" input="sftreg[0].out[3:0]" output="cab2.O[7:4]" />
			</interconnect>
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">cab2.I[3:0] cab2.O[1:0] cab2.si[3:0] cab2.si[7:6] </loc>
				<loc side="top">cab2.I[15:13] cab2.I[9:8] cab2.O[4] </loc>
				<loc side="right">cab2.I[7:4] cab2.O[3:2] cab2.si[5:4] </loc>
				<loc side="bottom">cab2.I[12:10] cab2.O[7:5] </loc>
			</pinlocations>
			<gridlocations>
				<!--loc type="rel" pos="1" priority="5"/-->
				<loc type="col" start="7" priority="6"/>
				<!--loc type="col" start="11" priority="8"/-->
			</gridlocations>
		</pb_type>
	</complexblocklist>
</architecture>
