Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  1 21:14:28 2018
| Host         : DESKTOP-CV3V2L5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file StreamCopIPCore_v1_0_control_sets_placed.rpt
| Design       : StreamCopIPCore_v1_0
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+
|       Clock Signal       |                 Enable Signal                 |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+
|  s00_axis_aclk_IBUF_BUFG |                                               |                                           |                1 |              1 |
|  s00_axis_aclk_IBUF_BUFG | StreamCopIPCore_v1_0_S00_AXIS_inst/s_validOut | StreamCopIPCore_v1_0_S00_AXIS_inst/p_0_in |                7 |             32 |
+--------------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


