

================================================================
== Vitis HLS Report for 'compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4'
================================================================
* Date:           Mon Dec 20 19:04:58 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.692 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_183_4  |       20|       20|         6|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       95|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       95|      104|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------------------+---------------------------------------+---------------------+
    |                   Instance                  |                 Module                |      Expression     |
    +---------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1934  |ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1  |  (i0 + i1) * i2 + i3|
    +---------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln183_fu_115_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln185_fu_121_p2   |         +|   0|  0|  12|           5|           5|
    |icmp_ln183_fu_109_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  36|          16|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_nd_1    |   9|          2|    5|         10|
    |nd_fu_48                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln185_reg_178                 |   5|   0|    5|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |nd_1_reg_169                      |   5|   0|    5|          0|
    |nd_fu_48                          |   5|   0|    5|          0|
    |zext_ln181_cast_reg_164           |   5|   0|   16|         11|
    |nd_1_reg_169                      |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  95|  32|   47|         11|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4|  return value|
|tmp_110                                |   in|    5|     ap_none|                                               tmp_110|        scalar|
|mul_ln185                              |   in|   10|     ap_none|                                             mul_ln185|        scalar|
|zext_ln181                             |   in|    5|     ap_none|                                            zext_ln181|        scalar|
|all_attention_coefficients_V_address0  |  out|   16|   ap_memory|                          all_attention_coefficients_V|         array|
|all_attention_coefficients_V_ce0       |  out|    1|   ap_memory|                          all_attention_coefficients_V|         array|
|all_attention_coefficients_V_q0        |   in|   28|   ap_memory|                          all_attention_coefficients_V|         array|
|a_buffer_V_address0                    |  out|    4|   ap_memory|                                            a_buffer_V|         array|
|a_buffer_V_ce0                         |  out|    1|   ap_memory|                                            a_buffer_V|         array|
|a_buffer_V_we0                         |  out|    1|   ap_memory|                                            a_buffer_V|         array|
|a_buffer_V_d0                          |  out|   28|   ap_memory|                                            a_buffer_V|         array|
+---------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

