// Seed: 3276533271
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input supply1 id_2
    , id_6,
    input wire id_3,
    input wor id_4
);
  logic id_7;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd5,
    parameter id_2  = 32'd14
) (
    output wor id_0,
    input wire id_1,
    input tri0 _id_2,
    output tri id_3,
    input tri id_4,
    input supply0 id_5,
    output uwire id_6,
    output supply0 id_7,
    output tri0 id_8
    , id_13,
    input tri0 id_9[id_10 : id_2],
    input tri1 _id_10,
    output tri1 id_11
);
  logic id_14;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_9,
      id_5,
      id_1
  );
endmodule
