Information: Updating design information... (UID-85)
Warning: Design 'RISCV_pipeline_abs' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RISCV_pipeline_abs
Version: O-2018.06-SP4
Date   : Sat Feb 13 16:17:36 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ALUsrc1_1_reg
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: ALU_RESULT_1_reg[63]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RISCV_pipeline_abs 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALUsrc1_1_reg/CK (SDFFR_X1)                             0.00 #     0.00 r
  ALUsrc1_1_reg/Q (SDFFR_X1)                              0.09       0.09 r
  EX_STAGE/ALUsrc1_1 (EXECUTE_abs)                        0.00       0.09 r
  EX_STAGE/U32/Z (CLKBUF_X3)                              0.07       0.16 r
  EX_STAGE/U121/Z (MUX2_X1)                               0.11       0.28 f
  EX_STAGE/ALU_DP/A[29] (ALU_abs)                         0.00       0.28 f
  EX_STAGE/ALU_DP/U358/Z (XOR2_X1)                        0.09       0.37 f
  EX_STAGE/ALU_DP/SUB_ABS/A[29] (SUBTRACTOR_N64_0)        0.00       0.37 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/A[29] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       0.37 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U874/ZN (NAND2_X1)       0.04       0.41 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U938/ZN (OAI21_X1)       0.04       0.45 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U962/ZN (AOI21_X1)       0.05       0.49 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U975/ZN (OAI21_X1)       0.03       0.53 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U954/ZN (AOI21_X1)       0.05       0.58 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U994/ZN (OAI21_X1)       0.04       0.62 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U659/ZN (AOI21_X1)       0.04       0.66 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1035/ZN (OAI21_X1)      0.03       0.69 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U653/ZN (AOI21_X1)       0.04       0.73 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U898/ZN (OAI21_X1)       0.03       0.77 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U689/ZN (AOI21_X1)       0.04       0.81 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1012/ZN (OAI21_X1)      0.03       0.84 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U551/ZN (AOI21_X1)       0.04       0.88 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1034/ZN (OAI21_X1)      0.03       0.92 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U694/ZN (AOI21_X1)       0.04       0.96 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1017/ZN (OAI21_X1)      0.03       0.99 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U911/ZN (AOI21_X1)       0.04       1.03 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1005/ZN (OAI21_X1)      0.03       1.06 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U909/ZN (AOI21_X1)       0.04       1.11 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1002/ZN (OAI21_X1)      0.03       1.14 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U649/ZN (AOI21_X1)       0.04       1.18 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1013/ZN (OAI21_X1)      0.03       1.21 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U647/ZN (AOI21_X1)       0.04       1.26 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1033/ZN (OAI21_X1)      0.03       1.29 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U654/ZN (AOI21_X1)       0.04       1.33 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1032/ZN (OAI21_X1)      0.03       1.36 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U658/ZN (AOI21_X1)       0.04       1.40 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1031/ZN (OAI21_X1)      0.03       1.44 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U10/CO (FA_X1)           0.10       1.53 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U618/ZN (NAND2_X1)       0.04       1.57 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U566/ZN (NAND3_X1)       0.04       1.61 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U576/ZN (NAND2_X1)       0.04       1.65 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U571/ZN (NAND3_X1)       0.04       1.69 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U624/ZN (NAND2_X1)       0.03       1.72 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U583/ZN (NAND3_X1)       0.05       1.76 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U542/ZN (NAND2_X1)       0.04       1.80 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U543/ZN (NAND3_X1)       0.03       1.84 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U638/ZN (NAND2_X1)       0.04       1.87 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U544/ZN (NAND3_X1)       0.04       1.91 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U531/ZN (NAND2_X1)       0.04       1.95 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U569/ZN (NAND3_X1)       0.03       1.98 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U602/ZN (NAND2_X1)       0.03       2.01 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U605/ZN (NAND3_X1)       0.03       2.05 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U549/ZN (XNOR2_X1)       0.05       2.10 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/DIFF[63] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       2.10 f
  EX_STAGE/ALU_DP/SUB_ABS/S[63] (SUBTRACTOR_N64_0)        0.00       2.10 f
  EX_STAGE/ALU_DP/U693/ZN (AOI22_X1)                      0.05       2.15 r
  EX_STAGE/ALU_DP/U700/ZN (NAND2_X1)                      0.03       2.18 f
  EX_STAGE/ALU_DP/ALU_RESULT[63] (ALU_abs)                0.00       2.18 f
  EX_STAGE/ALU_RESULT[63] (EXECUTE_abs)                   0.00       2.18 f
  ALU_RESULT_1_reg[63]/D (DFFR_X1)                        0.01       2.19 f
  data arrival time                                                  2.19

  clock MY_CLK (rise edge)                                2.29       2.29
  clock network delay (ideal)                             0.00       2.29
  clock uncertainty                                      -0.07       2.22
  ALU_RESULT_1_reg[63]/CK (DFFR_X1)                       0.00       2.22 r
  library setup time                                     -0.04       2.18
  data required time                                                 2.18
  --------------------------------------------------------------------------
  data required time                                                 2.18
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
