{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363908386258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363908386258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 08:26:26 2013 " "Processing started: Fri Mar 22 08:26:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363908386258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363908386258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_ex3 -c fpga_ex3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_ex3 -c fpga_ex3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363908386258 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1363908387389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hashimoto/documents/ta/ex3_2013/rtl/fpga_ex3.v 2 2 " "Found 2 design units, including 2 entities, in source file /hashimoto/documents/ta/ex3_2013/rtl/fpga_ex3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ex3 " "Found entity 1: fpga_ex3" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387640 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ex3_fsm " "Found entity 2: fpga_ex3_fsm" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363908387640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hashimoto/documents/ta/ex3_2013/rtl/def_ex3.v 0 0 " "Found 0 design units, including 0 entities, in source file /hashimoto/documents/ta/ex3_2013/rtl/def_ex3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363908387656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_en TX_EN cpu_module.v(414) " "Verilog HDL Declaration information at cpu_module.v(414): object \"tx_en\" differs only in case from object \"TX_EN\" in the same scope" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 414 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hashimoto/documents/ta/ex3_2013/rtl/cpu_module.v 16 16 " "Found 16 design units, including 16 entities, in source file /hashimoto/documents/ta/ex3_2013/rtl/cpu_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_sync_4kx32 " "Found entity 1: rom_sync_4kx32" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_sync_4kx16 " "Found entity 2: ram_sync_4kx16" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_lci " "Found entity 3: reg_lci" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg_lci_nxt " "Found entity 4: reg_lci_nxt" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg_dff " "Found entity 5: reg_dff" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "6 edge_to_pulse " "Found entity 6: edge_to_pulse" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "7 bus " "Found entity 7: bus" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Found entity 8: alu" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "10 dec_3to8 " "Found entity 10: dec_3to8" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "11 dec_4to16 " "Found entity 11: dec_4to16" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "12 seg7_enc " "Found entity 12: seg7_enc" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "13 seg7_dec " "Found entity 13: seg7_dec" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_parity " "Found entity 14: uart_parity" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_rx " "Found entity 15: uart_rx" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_tx " "Found entity 16: uart_tx" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363908387656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR cpu_ex3.v(29) " "Verilog HDL Declaration information at cpu_ex3.v(29): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC cpu_ex3.v(29) " "Verilog HDL Declaration information at cpu_ex3.v(29): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dr DR cpu_ex3.v(28) " "Verilog HDL Declaration information at cpu_ex3.v(28): object \"dr\" differs only in case from object \"DR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC cpu_ex3.v(28) " "Verilog HDL Declaration information at cpu_ex3.v(28): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR cpu_ex3.v(28) " "Verilog HDL Declaration information at cpu_ex3.v(28): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "outr OUTR cpu_ex3.v(21) " "Verilog HDL Declaration information at cpu_ex3.v(21): object \"outr\" differs only in case from object \"OUTR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inpr INPR cpu_ex3.v(43) " "Verilog HDL Declaration information at cpu_ex3.v(43): object \"inpr\" differs only in case from object \"INPR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sc SC cpu_ex3.v(30) " "Verilog HDL Declaration information at cpu_ex3.v(30): object \"sc\" differs only in case from object \"SC\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E cpu_ex3.v(26) " "Verilog HDL Declaration information at cpu_ex3.v(26): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R cpu_ex3.v(26) " "Verilog HDL Declaration information at cpu_ex3.v(26): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S cpu_ex3.v(26) " "Verilog HDL Declaration information at cpu_ex3.v(26): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ien IEN cpu_ex3.v(23) " "Verilog HDL Declaration information at cpu_ex3.v(23): object \"ien\" differs only in case from object \"IEN\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fgi FGI cpu_ex3.v(16) " "Verilog HDL Declaration information at cpu_ex3.v(16): object \"fgi\" differs only in case from object \"FGI\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fgo FGO cpu_ex3.v(20) " "Verilog HDL Declaration information at cpu_ex3.v(20): object \"fgo\" differs only in case from object \"FGO\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "iot IOT cpu_ex3.v(23) " "Verilog HDL Declaration information at cpu_ex3.v(23): object \"iot\" differs only in case from object \"IOT\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imsk IMSK cpu_ex3.v(24) " "Verilog HDL Declaration information at cpu_ex3.v(24): object \"imsk\" differs only in case from object \"IMSK\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1363908387671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hashimoto/documents/ta/ex3_2013/rtl/cpu_ex3.v 1 1 " "Found 1 design units, including 1 entities, in source file /hashimoto/documents/ta/ex3_2013/rtl/cpu_ex3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ex3 " "Found entity 1: cpu_ex3" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908387671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363908387671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_error fpga_ex3.v(151) " "Verilog HDL Implicit Net warning at fpga_ex3.v(151): created implicit net for \"rx_error\"" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1363908387671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_ex3 " "Elaborating entity \"fpga_ex3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1363908387970 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GP_OUT\[17..10\] 0 fpga_ex3.v(57) " "Net \"GP_OUT\[17..10\]\" at fpga_ex3.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1363908387970 "|fpga_ex3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_2to4 dec_2to4:DEC_G " "Elaborating entity \"dec_2to4\" for hierarchy \"dec_2to4:DEC_G\"" {  } { { "../rtl/fpga_ex3.v" "DEC_G" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_4to16 dec_4to16:DEC_P " "Elaborating entity \"dec_4to16\" for hierarchy \"dec_4to16:DEC_P\"" {  } { { "../rtl/fpga_ex3.v" "DEC_P" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_3to8 dec_4to16:DEC_P\|dec_3to8:D0 " "Elaborating entity \"dec_3to8\" for hierarchy \"dec_4to16:DEC_P\|dec_3to8:D0\"" {  } { { "../rtl/cpu_module.v" "D0" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sync_4kx32 rom_sync_4kx32:ROM " "Elaborating entity \"rom_sync_4kx32\" for hierarchy \"rom_sync_4kx32:ROM\"" {  } { { "../rtl/fpga_ex3.v" "ROM" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388080 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 4095 cpu_module.v(19) " "Verilog HDL warning at cpu_module.v(19): number of words (21) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1363908388127 "|fpga_ex3|rom_sync_4kx32:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 cpu_module.v(17) " "Net \"mem.data_a\" at cpu_module.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1363908388598 "|fpga_ex3|rom_sync_4kx32:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 cpu_module.v(17) " "Net \"mem.waddr_a\" at cpu_module.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1363908388598 "|fpga_ex3|rom_sync_4kx32:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 cpu_module.v(17) " "Net \"mem.we_a\" at cpu_module.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1363908388598 "|fpga_ex3|rom_sync_4kx32:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ex3_fsm fpga_ex3_fsm:FSM " "Elaborating entity \"fpga_ex3_fsm\" for hierarchy \"fpga_ex3_fsm:FSM\"" {  } { { "../rtl/fpga_ex3.v" "FSM" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fpga_ex3.v(205) " "Verilog HDL assignment warning at fpga_ex3.v(205): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388629 "|fpga_ex3|fpga_ex3_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fpga_ex3.v(210) " "Verilog HDL assignment warning at fpga_ex3.v(210): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388629 "|fpga_ex3|fpga_ex3_fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_enc seg7_enc:SEG7_E0 " "Elaborating entity \"seg7_enc\" for hierarchy \"seg7_enc:SEG7_E0\"" {  } { { "../rtl/fpga_ex3.v" "SEG7_E0" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ex3 cpu_ex3:CPU_EX3 " "Elaborating entity \"cpu_ex3\" for hierarchy \"cpu_ex3:CPU_EX3\"" {  } { { "../rtl/fpga_ex3.v" "CPU_EX3" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "com_start cpu_ex3.v(34) " "Verilog HDL or VHDL warning at cpu_ex3.v(34): object \"com_start\" assigned a value but never read" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1363908388661 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(240) " "Verilog HDL assignment warning at cpu_ex3.v(240): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388661 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(244) " "Verilog HDL assignment warning at cpu_ex3.v(244): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388661 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(248) " "Verilog HDL assignment warning at cpu_ex3.v(248): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388661 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(251) " "Verilog HDL assignment warning at cpu_ex3.v(251): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388661 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(255) " "Verilog HDL assignment warning at cpu_ex3.v(255): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388661 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(258) " "Verilog HDL assignment warning at cpu_ex3.v(258): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388661 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(262) " "Verilog HDL assignment warning at cpu_ex3.v(262): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388661 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(268) " "Verilog HDL assignment warning at cpu_ex3.v(268): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388661 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_sync_4kx16 cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM " "Elaborating entity \"ram_sync_4kx16\" for hierarchy \"cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\"" {  } { { "../rtl/cpu_ex3.v" "MEM" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388676 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "97 0 4095 cpu_module.v(42) " "Verilog HDL warning at cpu_module.v(42): number of words (97) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1363908388739 "|fpga_ex3|cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci_nxt cpu_ex3:CPU_EX3\|reg_lci_nxt:AR " "Elaborating entity \"reg_lci_nxt\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci_nxt:AR\"" {  } { { "../rtl/cpu_ex3.v" "AR" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu_module.v(86) " "Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388928 "|fpga_ex3|cpu_ex3:CPU_EX3|reg_lci_nxt:AR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_lci_nxt:AR\|reg_dff:R0 " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci_nxt:AR\|reg_dff:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci cpu_ex3:CPU_EX3\|reg_lci:PC " "Elaborating entity \"reg_lci\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:PC\"" {  } { { "../rtl/cpu_ex3.v" "PC" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci cpu_ex3:CPU_EX3\|reg_lci:DR " "Elaborating entity \"reg_lci\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:DR\"" {  } { { "../rtl/cpu_ex3.v" "DR" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci_nxt cpu_ex3:CPU_EX3\|reg_lci:DR\|reg_lci_nxt:R0 " "Elaborating entity \"reg_lci_nxt\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:DR\|reg_lci_nxt:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_module.v(86) " "Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908388975 "|fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_lci:DR\|reg_lci_nxt:R0\|reg_dff:R0 " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:DR\|reg_lci_nxt:R0\|reg_dff:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci cpu_ex3:CPU_EX3\|reg_lci:OUTR " "Elaborating entity \"reg_lci\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:OUTR\"" {  } { { "../rtl/cpu_ex3.v" "OUTR" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908388990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci_nxt cpu_ex3:CPU_EX3\|reg_lci:OUTR\|reg_lci_nxt:R0 " "Elaborating entity \"reg_lci_nxt\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:OUTR\|reg_lci_nxt:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu_module.v(86) " "Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908389006 "|fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_lci:OUTR\|reg_lci_nxt:R0\|reg_dff:R0 " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:OUTR\|reg_lci_nxt:R0\|reg_dff:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci cpu_ex3:CPU_EX3\|reg_lci:SC " "Elaborating entity \"reg_lci\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:SC\"" {  } { { "../rtl/cpu_ex3.v" "SC" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci_nxt cpu_ex3:CPU_EX3\|reg_lci:SC\|reg_lci_nxt:R0 " "Elaborating entity \"reg_lci_nxt\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:SC\|reg_lci_nxt:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu_module.v(86) " "Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908389038 "|fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_lci:SC\|reg_lci_nxt:R0\|reg_dff:R0 " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:SC\|reg_lci_nxt:R0\|reg_dff:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_dff:I " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_dff:I\"" {  } { { "../rtl/cpu_ex3.v" "I" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_dff:FGI " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_dff:FGI\"" {  } { { "../rtl/cpu_ex3.v" "FGI" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_dff:IMSK " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_dff:IMSK\"" {  } { { "../rtl/cpu_ex3.v" "IMSK" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_to_pulse cpu_ex3:CPU_EX3\|edge_to_pulse:FGP " "Elaborating entity \"edge_to_pulse\" for hierarchy \"cpu_ex3:CPU_EX3\|edge_to_pulse:FGP\"" {  } { { "../rtl/cpu_ex3.v" "FGP" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_ex3:CPU_EX3\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu_ex3:CPU_EX3\|alu:ALU\"" {  } { { "../rtl/cpu_ex3.v" "ALU" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus cpu_ex3:CPU_EX3\|bus:BUS " "Elaborating entity \"bus\" for hierarchy \"cpu_ex3:CPU_EX3\|bus:BUS\"" {  } { { "../rtl/cpu_ex3.v" "BUS" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_ex3.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:S_IN " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:S_IN\"" {  } { { "../rtl/fpga_ex3.v" "S_IN" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cpu_module.v(356) " "Verilog HDL assignment warning at cpu_module.v(356): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908389132 "|fpga_ex3|uart_rx:S_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cpu_module.v(363) " "Verilog HDL assignment warning at cpu_module.v(363): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908389132 "|fpga_ex3|uart_rx:S_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu_module.v(368) " "Verilog HDL assignment warning at cpu_module.v(368): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908389132 "|fpga_ex3|uart_rx:S_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_parity uart_rx:S_IN\|uart_parity:UP " "Elaborating entity \"uart_parity\" for hierarchy \"uart_rx:S_IN\|uart_parity:UP\"" {  } { { "../rtl/cpu_module.v" "UP" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_module.v(290) " "Verilog HDL assignment warning at cpu_module.v(290): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908389147 "|fpga_ex3|uart_rx:S_IN|uart_parity:UP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:S_OUT " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:S_OUT\"" {  } { { "../rtl/fpga_ex3.v" "S_OUT" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu_module.v(438) " "Verilog HDL assignment warning at cpu_module.v(438): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908389163 "|fpga_ex3|uart_tx:S_OUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu_module.v(444) " "Verilog HDL assignment warning at cpu_module.v(444): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363908389163 "|fpga_ex3|uart_tx:S_OUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_to_pulse uart_tx:S_OUT\|edge_to_pulse:TX_EN " "Elaborating entity \"edge_to_pulse\" for hierarchy \"uart_tx:S_OUT\|edge_to_pulse:TX_EN\"" {  } { { "../rtl/cpu_module.v" "TX_EN" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/cpu_module.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363908389179 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif " "Parameter INIT_FILE set to db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1363908390514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_sync_4kx32:ROM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_sync_4kx32:ROM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif " "Parameter INIT_FILE set to db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1363908390514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1363908390514 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1363908390514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363908390891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908390891 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363908390891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7m1 " "Found entity 1: altsyncram_d7m1" {  } { { "db/altsyncram_d7m1.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_d7m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908391111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363908391111 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1363908391221 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1363908391252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363908391425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363908391425 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363908391425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0k71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0k71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0k71 " "Found entity 1: altsyncram_0k71" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363908391519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363908391519 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1363908391597 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1363908391613 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a0 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a1 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a2 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a3 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a4 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a5 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a6 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a7 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a8 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a9 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a10 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a11 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a12 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a13 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a14 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a15 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/project_setting/db/altsyncram_0k71.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363908392179 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1363908392179 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1363908392179 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1363908392932 "|fpga_ex3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1363908392932 "|fpga_ex3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1363908392932 "|fpga_ex3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1363908392932 "|fpga_ex3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1363908392932 "|fpga_ex3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1363908392932 "|fpga_ex3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1363908392932 "|fpga_ex3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1363908392932 "|fpga_ex3|GPIO_1[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1363908392932 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/hashimoto/Documents/TA/ex3_2013/project_setting/fpga_ex3.map.smsg " "Generated suppressed messages file D:/hashimoto/Documents/TA/ex3_2013/project_setting/fpga_ex3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1363908394440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1363908394880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1363908394880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "910 " "Implemented 910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1363908395021 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1363908395021 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1363908395021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "743 " "Implemented 743 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1363908395021 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1363908395021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1363908395021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363908395068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 08:26:35 2013 " "Processing ended: Fri Mar 22 08:26:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363908395068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363908395068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363908395068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363908395068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363908396387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363908396387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 08:26:36 2013 " "Processing started: Fri Mar 22 08:26:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363908396387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363908396387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_ex3 -c fpga_ex3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_ex3 -c fpga_ex3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363908396387 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1363908396811 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_ex3 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"fpga_ex3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1363908396890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363908396937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363908396937 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1363908398351 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1363908398382 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1363908399324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1363908399324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1363908399324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1363908399324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/hashimoto/Documents/TA/ex3_2013/project_setting/" { { 0 { 0 ""} 0 2135 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363908399324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/hashimoto/Documents/TA/ex3_2013/project_setting/" { { 0 { 0 ""} 0 2136 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363908399324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/hashimoto/Documents/TA/ex3_2013/project_setting/" { { 0 { 0 ""} 0 2137 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363908399324 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1363908399324 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1363908399340 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_ex3.sdc " "Synopsys Design Constraints File file not found: 'fpga_ex3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1363908399795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1363908399795 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1363908399827 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_27 (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node CLOCK_27 (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1363908399921 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { CLOCK_27 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013/rtl/fpga_ex3.v" 28 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/hashimoto/Documents/TA/ex3_2013/project_setting/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1363908399921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1363908400188 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1363908400188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1363908400188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1363908400188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1363908400188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1363908400188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1363908400188 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1363908400204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1363908400251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1363908400266 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1363908400266 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363908400345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1363908401994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363908402371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1363908402402 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1363908405810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363908405810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1363908406360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "D:/hashimoto/Documents/TA/ex3_2013/project_setting/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1363908407883 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1363908407883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363908409218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1363908409218 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1363908409218 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1363908409265 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "119 " "Found 119 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363908409297 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1363908409297 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1363908409956 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1363908410051 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1363908410679 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363908411040 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1363908411056 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1363908411150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/hashimoto/Documents/TA/ex3_2013/project_setting/fpga_ex3.fit.smsg " "Generated suppressed messages file D:/hashimoto/Documents/TA/ex3_2013/project_setting/fpga_ex3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1363908411370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363908411825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 08:26:51 2013 " "Processing ended: Fri Mar 22 08:26:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363908411825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363908411825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363908411825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363908411825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363908414008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363908414008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 08:26:53 2013 " "Processing started: Fri Mar 22 08:26:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363908414008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363908414008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_ex3 -c fpga_ex3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_ex3 -c fpga_ex3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363908414008 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1363908415657 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1363908415704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363908416581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 08:26:56 2013 " "Processing ended: Fri Mar 22 08:26:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363908416581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363908416581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363908416581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363908416581 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1363908417504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363908418489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363908418489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 08:26:57 2013 " "Processing started: Fri Mar 22 08:26:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363908418489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363908418489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_ex3 -c fpga_ex3 " "Command: quartus_sta fpga_ex3 -c fpga_ex3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363908418489 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1363908418677 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1363908418958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363908419005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363908419005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_ex3.sdc " "Synopsys Design Constraints File file not found: 'fpga_ex3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1363908419224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1363908419224 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_27 CLOCK_27 " "create_clock -period 1.000 -name CLOCK_27 CLOCK_27" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1363908419224 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1363908419224 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1363908419240 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1363908419255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1363908419286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.885 " "Worst-case setup slack is -8.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.885     -4659.671 CLOCK_27  " "   -8.885     -4659.671 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1363908419286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 CLOCK_27  " "    0.445         0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1363908419286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363908419302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363908419302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -2732.013 CLOCK_27  " "   -2.064     -2732.013 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1363908419302 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1363908419458 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1363908419458 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1363908419537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.446 " "Worst-case setup slack is -3.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.446     -1610.767 CLOCK_27  " "   -3.446     -1610.767 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1363908419552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_27  " "    0.215         0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1363908419552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363908419568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363908419568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -2158.540 CLOCK_27  " "   -1.627     -2158.540 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1363908419568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1363908419568 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1363908419724 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1363908419787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1363908419787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363908419912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 08:26:59 2013 " "Processing ended: Fri Mar 22 08:26:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363908419912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363908419912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363908419912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363908419912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus II Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363908420616 ""}
