/////////////////////////////////////////////////////////////////////////////
//
//
/////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /
// \   \   \/    Core:          sem_ultra
//  \   \        Module:        sem_ultra_0_support_wrapper
//  /   /        Filename:      sem_ultra_0_support_wrapper.v
// /___/   /\    Purpose:       Wrapper file for the support module.
// \   \  /  \
//  \___\/\___\
//
/////////////////////////////////////////////////////////////////////////////
//
// (c) Copyright 2014-2020 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
//
/////////////////////////////////////////////////////////////////////////////
//
// Module Description:
//
// This module is the system level solution, the top level of what is
// intended for instantiation in the user design.  This module includes the
// instantiation of the SEM IP, a BUFGCE to distribute the system clock,
// and any relevant helper blocks and configuration system primitives that
// are not structurally included in the IP.  Xilinx recommends that users
// instantiate this module to integrate the full solution into their design,
// and tie off any unused ports.
//
// Refer to PG187 Chapter 5 for more information.
//
/////////////////////////////////////////////////////////////////////////////
//
// Port Definition:
//
// Name                          Type   Description
// ============================= ====== ====================================
// clk                           input  Input system clock
//
// fetch_tbladdr[31:0]           input  Input address to PicoBlaze, indicates
//                                      the start address of the classification
//                                      data table in external memory.  Synchronous
//                                      to icap_clk.
//
// icap_clk_out                  output Globally routed system clock.  Used
//                                      to drive ICAP, controller and all
//                                      other modules.
//
// status_heartbeat              output Heartbeat signal for external watch
//                                      dog timer implementation; pulses
//                                      when readback runs.  Synchronous to
//                                      icap_clk.
//
// status_initialization         output Indicates initialization is taking
//                                      place.  Synchronous to icap_clk.
//
// status_observation            output Indicates observation is taking
//                                      place.  Synchronous to icap_clk.
//
// status_correction             output Indicates correction is taking
//                                      place.  Synchronous to icap_clk.
//
// status_classification         output Indicates classification is taking
//                                      place.  Synchronous to icap_clk.
//
// status_injection              output Indicates injection is taking
//                                      place.  Synchronous to icap_clk.
//
// status_diagnostic_scan        output Indicates diagnostic scan
//                                      command is taking place.
//                                      Synhronous to icap_clk.
//
// status_detect_only            output Indicates detect-only
//                                      command is taking place.
//                                      Synhronous to icap_clk.
//
// status_essential              output Indicates essential error condition.
//                                      Qualified by de-assertion of the
//                                      status_classification signal, and
//                                      is synchronous to icap_clk.
//
// status_uncorrectable          output Indicates uncorrectable error
//                                      condition. Qualified by de-assertion
//                                      of the status_correction signal, and
//                                      is synchronous to icap_clk.
//
// uart_tx                       output UART status output.  Synchronous
//                                      to icap_clk, but received externally
//                                      by another device as an asynchronous
//                                      signal, perceived as lower bitrate.
//                                      Uses 8N1 protocol.
//
// uart_rx                       input  UART command input.  Asynchronous
//                                      signal provided by another device at
//                                      a lower bitrate, synchronized to the
//                                      icap_clk and oversampled.  Uses 8N1
//                                      protocol.
//
// spi_c                         output SPI bus clock.  When running, this
//                                      clock is locked in frequency to one
//                                      half the icap_clk frequency.  This
//                                      signal is synchronous to icap_clk.
//
// spi_d                         output SPI bus data, master to slave.
//                                      Synchronous to icap_clk.
//
// spi_s_n                       output SPI bus slave select.  Synchronous
//                                      to icap_clk.
//
// spi_q                         input  SPI bus data, slave to master.
//                                      Synchronous to icap_clk.
//
// command_strobe                input  Command strobe signal, used to
//                                      capture command_code.  Pulse for
//                                      one cycle.  Synchronous to icap_clk.
//
// command_busy                  output Command busy signal, used to
//                                      indicate the command port is
//                                      unavailable.  Synchronous to icap_clk.
//
// command_code[39:0]            input  Command input bus.  Synchronous to
//                                      icap_clk.
//
// cap_gnt                       input  ICAP arbitration input for the
//                                      controller to receive permission
//                                      to access the external ICAP.
//                                      Synchronous to icap_clk.
//
// cap_req                      output  ICAP arbitration output for the
//                                      controller to request access to the
//                                      external ICAP. Synchronous to icap_clk.
//
// cap_rel                      input   ICAP arbitration input for the
//                                      controller to receive request
//                                      for access of the external ICAP.
//                                      Synchronous to icap_clk.
//
// aux_error_cr_ne              input   Auxiliary correctable non-essential error
//                                      indication.
//
//
// aux_error_cr_es              input   Auxiliary correctable essential error
//                                      indication.
//
//
// aux_error_cr_uc              input   Auxiliary uncorrectable error
//                                      indication.
//
/////////////////////////////////////////////////////////////////////////////
//
// Module Dependencies:
//
// sem_ultra_0_support_wrapper
// |
// +- sem_ultra_0            (SEM Controller)
// |
// +- sem_ultra_0_uart
// |
// +- sem_ultra_0_spi
// |
// \- BUFGCE (unisim)
//
/////////////////////////////////////////////////////////////////////////////

`timescale 1 ps / 1 ps

/////////////////////////////////////////////////////////////////////////////
// Module
/////////////////////////////////////////////////////////////////////////////

module sem_ultra_0_support_wrapper (
  input  wire        clk,
  input  wire [31:0] fetch_tbladdr,

// Status interface
  output wire        status_heartbeat,
  output wire        status_initialization,
  output wire        status_observation,
  output wire        status_correction,
  output wire        status_classification,
  output wire        status_injection,
  output wire        status_diagnostic_scan,
  output wire        status_detect_only,
  output wire        status_essential,
  output wire        status_uncorrectable,

// UART interface
  output wire        uart_tx,
  input  wire        uart_rx,

// SPI bus interface
  output wire        spi_c,
  output wire        spi_d,
  output wire        spi_s_n,
  input  wire        spi_q,

// Command interface
  input  wire        command_strobe,
  output wire        command_busy,
  input  wire [39:0] command_code,

// Routed system clock
  output wire        icap_clk_out,

// ICAP arbitration interface
  input  wire        cap_rel,
  input  wire        cap_gnt,
  output wire        cap_req,

// Auxiliary interface
  input  wire        aux_error_cr_ne,
  input  wire        aux_error_cr_es,
  input  wire        aux_error_uc
  );

  ///////////////////////////////////////////////////////////////////////////
  // Define local constants.
  ///////////////////////////////////////////////////////////////////////////

  localparam TCQ = 1;

  ///////////////////////////////////////////////////////////////////////////
  // Internal signals.
  ///////////////////////////////////////////////////////////////////////////
  wire  [7:0] monitor_txdata;
  wire        monitor_txwrite;
  wire        monitor_txfull;
  wire  [7:0] monitor_rxdata;
  wire        monitor_rxread;
  wire        monitor_rxempty;

  wire  [7:0] fetch_txdata;
  wire        fetch_txwrite;
  wire        fetch_txfull;
  wire  [7:0] fetch_rxdata;
  wire        fetch_rxread;
  wire        fetch_rxempty;

  wire        icap_clk_i;

  ///////////////////////////////////////////////////////////////////////////
  // Instantiate the clocking primitives.
  ///////////////////////////////////////////////////////////////////////////

  BUFGCE example_bufg (
    .I(clk),
    .O(icap_clk_i),
    .CE(1'b1)
    );

  assign icap_clk_out = icap_clk_i;

  ///////////////////////////////////////////////////////////////////////////
  // Instantiate the support module. Xilinx recommends that the support
  // module be instantiated in the user design. Unused ports may be tied
  // off. Refer to the SEM IP PG187 for more information
  //
  // The port list is dynamic based on the IP core options and where
  // the helper blocks and configuration primitives are located.
  ///////////////////////////////////////////////////////////////////////////
  sem_ultra_0 example_support (
    .icap_clk(icap_clk_i),
    .status_heartbeat(status_heartbeat),
    .status_initialization(status_initialization),
    .status_observation(status_observation),
    .status_correction(status_correction),
    .status_classification(status_classification),
    .status_injection(status_injection),
    .status_diagnostic_scan(status_diagnostic_scan),
    .status_detect_only(status_detect_only),
    .status_essential(status_essential),
    .status_uncorrectable(status_uncorrectable),
    .monitor_txdata(monitor_txdata),
    .monitor_txwrite(monitor_txwrite),
    .monitor_txfull(monitor_txfull),
    .monitor_rxdata(monitor_rxdata),
    .monitor_rxread(monitor_rxread),
    .monitor_rxempty(monitor_rxempty),
    .fetch_txdata(fetch_txdata),
    .fetch_txwrite(fetch_txwrite),
    .fetch_txfull(fetch_txfull),
    .fetch_rxdata(fetch_rxdata),
    .fetch_rxread(fetch_rxread),
    .fetch_rxempty(fetch_rxempty),
    .fetch_tbladdr(fetch_tbladdr),


    .command_strobe(command_strobe),
    .command_busy(command_busy),
    .command_code(command_code),
    .cap_rel(cap_rel),
    .cap_gnt(cap_gnt),
    .cap_req(cap_req),
    .aux_error_cr_ne(aux_error_cr_ne),
    .aux_error_cr_es(aux_error_cr_es),
    .aux_error_uc(aux_error_uc)
  );

  ///////////////////////////////////////////////////////////////////////////
  // Instantiate the uart module.
  ///////////////////////////////////////////////////////////////////////////
  sem_ultra_0_uart example_uart (
    .icap_clk(icap_clk_i),
    .uart_tx(uart_tx),
    .uart_rx(uart_rx),
    .monitor_txdata(monitor_txdata),
    .monitor_txwrite(monitor_txwrite),
    .monitor_txfull(monitor_txfull),
    .monitor_rxdata(monitor_rxdata),
    .monitor_rxread(monitor_rxread),
    .monitor_rxempty(monitor_rxempty));

  ///////////////////////////////////////////////////////////////////////////
  // Instantiate the spi module.
  ///////////////////////////////////////////////////////////////////////////
  sem_ultra_0_spi example_spi (
    .icap_clk(icap_clk_i),
    .spi_c(spi_c),
    .spi_d(spi_d),
    .spi_s_n(spi_s_n),
    .spi_q(spi_q),
    .fetch_txdata(fetch_txdata),
    .fetch_txwrite(fetch_txwrite),
    .fetch_txfull(fetch_txfull),
    .fetch_rxdata(fetch_rxdata),
    .fetch_rxread(fetch_rxread),
    .fetch_rxempty(fetch_rxempty));


endmodule

/////////////////////////////////////////////////////////////////////////////
//
/////////////////////////////////////////////////////////////////////////////
