Reading file:  /home/saik/worklib_sky/reram/sai/Bit_8/veriloga/veriloga.va
Reading file: 
        /opt/Cadence_Installs/SPECTRE211/tools.lnx86/spectre/etc/ahdl/constants.vams
Reading file: 
        /opt/Cadence_Installs/SPECTRE211/tools.lnx86/spectre/etc/ahdl/disciplines.vams

Error found by spectre during AHDL compile.
    ERROR (VACOMP-2259): "module<<--?  pwl(in, VDDI, Vwr, Vwl, Vs , Vwl1, Vwg,
        Vwg1, Vsl, Vsl1);"
        "/home/saik/worklib_sky/reram/sai/Bit_8/veriloga/veriloga.va", line 55:
        syntax error.
    ERROR (VACOMP-2418): "input in<<--? ,VDDI;               // Declare input
        signal"
        "/home/saik/worklib_sky/reram/sai/Bit_8/veriloga/veriloga.va", line 56:
        Compilation failed because an invalid port direction declaration was
        found. Either the port specified in the declaration is not in the port
        list or the declaration is not in the correct format. Declare the port
        in the module definition or modify the declaration statement, then
        rerun the simulation.
    ERROR (VACOMP-2418):
        "/home/saik/worklib_sky/reram/sai/Bit_8/veriloga/veriloga.va", line 56:
        Compilation failed because an invalid port direction declaration was
        found. Either the port specified in the declaration is not in the port
        list or the declaration is not in the correct format. Declare the port
        in the module definition or modify the declaration statement, then
        rerun the simulation.
    ERROR (VACOMP-2418):
        "/home/saik/worklib_sky/reram/sai/Bit_8/veriloga/veriloga.va", line 56:
        Compilation failed because an invalid port direction declaration was
        found. Either the port specified in the declaration is not in the port
        list or the declaration is not in the correct format. Declare the port
        in the module definition or modify the declaration statement, then
        rerun the simulation.
    ERROR (VACOMP-2418):
        "/home/saik/worklib_sky/reram/sai/Bit_8/veriloga/veriloga.va", line 56:
        Compilation failed because an invalid port direction declaration was
        found. Either the port specified in the declaration is not in the port
        list or the declaration is not in the correct format. Declare the port
        in the module definition or modify the declaration statement, then
        rerun the simulation.
    ERROR (VACOMP-2418): "output Vwr<<--? , Vwl, Vs , Vwl1, Vwg, Vwg1, Vsl,
        Vsl1;             // Declare output signal"
        "/home/saik/worklib_sky/reram/sai/Bit_8/veriloga/veriloga.va", line 57:
        Compilation failed because an invalid port direction declaration was
        found. Either the port specified in the declaration is not in the port
        list or the declaration is not in the correct format. Declare the port
        in the module definition or modify the declaration statement, then
        rerun the simulation.
    ERROR (VACOMP-2418):
        "/home/saik/worklib_sky/reram/sai/Bit_8/veriloga/veriloga.va", line 57:
        Compilation failed because an invalid port direction declaration was
        found. Either the port specified in the declaration is not in the port
        list or the declaration is not in the correct format. Declare the port
        in the module definition or modify the declaration statement, then
        rerun the simulation.
    ERROR (VACOMP-1814): Maximum allowable errors exceeded. Exiting AHDL
        compilation....
