--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml locker.twx locker.ncd -o locker.twr locker.pcf -ucf
Nexys3.ucf

Design file:              locker.ncd
Physical constraint file: locker.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Row<0>      |    3.260(R)|      SLOW  |   -0.807(R)|      FAST  |clk_BUFGP         |   0.000|
Row<1>      |    3.344(R)|      SLOW  |   -0.639(R)|      SLOW  |clk_BUFGP         |   0.000|
Row<2>      |    3.792(R)|      SLOW  |   -0.829(R)|      FAST  |clk_BUFGP         |   0.000|
Row<3>      |    3.413(R)|      SLOW  |   -0.955(R)|      FAST  |clk_BUFGP         |   0.000|
enter       |    1.750(R)|      SLOW  |   -0.943(R)|      FAST  |clk_BUFGP         |   0.000|
master_key  |    2.477(R)|      SLOW  |   -1.518(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
Col<0>       |         8.547(R)|      SLOW  |         4.815(R)|      FAST  |clk_BUFGP         |   0.000|
Col<1>       |         8.386(R)|      SLOW  |         4.718(R)|      FAST  |clk_BUFGP         |   0.000|
Col<2>       |         8.293(R)|      SLOW  |         4.650(R)|      FAST  |clk_BUFGP         |   0.000|
Col<3>       |         8.263(R)|      SLOW  |         4.632(R)|      FAST  |clk_BUFGP         |   0.000|
anode_t      |         8.084(R)|      SLOW  |         4.522(R)|      FAST  |clk_BUFGP         |   0.000|
anodes_f<0>  |         7.378(R)|      SLOW  |         4.079(R)|      FAST  |clk_BUFGP         |   0.000|
anodes_f<1>  |         7.519(R)|      SLOW  |         4.179(R)|      FAST  |clk_BUFGP         |   0.000|
anodes_f<2>  |         7.704(R)|      SLOW  |         4.262(R)|      FAST  |clk_BUFGP         |   0.000|
anodes_f<3>  |         7.788(R)|      SLOW  |         4.307(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<0>|         7.877(R)|      SLOW  |         4.374(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<1>|         7.742(R)|      SLOW  |         4.303(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<2>|         7.575(R)|      SLOW  |         4.174(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<3>|         7.824(R)|      SLOW  |         4.334(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<4>|         7.797(R)|      SLOW  |         4.307(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<5>|         7.427(R)|      SLOW  |         4.077(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_f<6>|         7.393(R)|      SLOW  |         4.070(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<0>|         8.206(R)|      SLOW  |         4.575(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<1>|         9.515(R)|      SLOW  |         5.453(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<2>|         9.455(R)|      SLOW  |         5.377(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<3>|         9.312(R)|      SLOW  |         5.293(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<4>|         8.307(R)|      SLOW  |         4.687(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<5>|         8.366(R)|      SLOW  |         4.702(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes_t<6>|         9.494(R)|      SLOW  |         5.421(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.582|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 07 10:09:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



