;redcode
;assert 1
	SPL 0, <300
	CMP -207, <-120
	MOV -1, <-29
	MOV -11, <-20
	CMP -1, 2
	CMP -1, 2
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, #-105
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMN 0, <-54
	DJN -11, @0
	SUB @127, 106
	SUB @121, 103
	DAT <-187, <900
	MOV -7, <-20
	MOV @-127, 100
	SLT 290, 90
	ADD 270, 69
	SLT 290, 96
	SUB 0, @11
	SLT 290, 96
	ADD #-129, 109
	ADD #129, 109
	ADD #129, 109
	JMZ 0, -2
	JMZ 0, -2
	JMN -9, @-10
	SLT #270, 0
	ADD 0, -2
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	JMZ 210, 60
	SPL 0, <-54
	CMP @-127, 100
	SUB -7, <-126
	SUB -9, <-10
	CMP -207, <-120
	SPL 1, <390
	SPL 1, <390
	CMP -207, <-120
	SLT 290, 96
	SLT 290, 96
	SPL 310, -90
	SPL 310, -90
	MOV -1, <-29
	SPL 0, <300
	MOV -1, <-29
