[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM20333MHX/NOPB production of TEXAS INSTRUMENTS from the text:CINVIN SW\nAGNDFB\nPGOODVOUT\nRFB1\nRFB2COUTEN\nSS/TRK VCC\nCVCCCC1COMP\nRC1VINLM20333\nBOOT\nGNDLCBOOT\nD1\n(Optional)\nSYNC\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nLM2033336V,3ASynchronous BuckRegulatorwithFrequencySynchronization\nCheckforSamples: LM20333\n1FEATURES DESCRIPTION\nTheLM20333 isafullfeatured synchronous buck\n2•4.5Vto36VInputVoltageRange\nregulator capable ofdelivering upto3Aofload•3AOutputCurrent, 5.2APeakCurrentcurrent.Thecurrentmodecontrolloopisexternally\n•130mΩ/110mΩIntegrated PowerMOSFETs compensated withonlytwocomponents, offeringboth\nhighperformance andeaseofuse.Thedeviceis •94%PeakEfficiency withSynchronous\noptimized toworkovertheinputvoltagerangeofRectification4.5Vto36Vmakingitwellsuitedforhighvoltage•1.5%Feedback VoltageAccuracysystems.\n•CurrentModeControl,SelectableThedevicefeaturesinternalOverVoltageProtectionCompensation(OVP)andOverCurrentProtection (OCP)circuitsfor\n•Oscillator Synchronization from250kHzto increased systemreliability. Aprecision Enablepin\n1.5MHz andintegrated UVLOallowstheturnonofthedevice\ntobetightlycontrolled andsequenced. Startupinrush •Adjustable OutputVoltageDownto0.8V\ncurrentsarelimitedbybothaninternally fixedand•Compatible withPre-biased Loadsexternally adjustable soft-start circuit.Faultdetection\n•Programmable Soft-start withExternal andsupplysequencing arepossible withthe\nCapacitor integrated powergood(PGOOD) circuit.\n•Precision EnablePinwithHysteresisTheLM20333 isdesigned toworkwellinmulti-rail\n•OVP,UVLOInputsandPGOODOutput powersupplyarchitectures. Theoutputvoltageofthe\ndevicecanbeconfigured totrackahighervoltagerail •Internally Protected withPeakCurrentLimit,\nusingtheSS/TRKpin.IftheoutputoftheLM20333 isThermal Shutdown andRestartpre-biased atstartupitwillnotsinkcurrenttopullthe•Accurate CurrentLimitMinimizes Inductoroutputlowuntiltheinternalsoft-start rampexceedsSizethevoltageatthefeedback pin.\n•Non-linear CurrentModeSlopeCompensationTheswitching frequency oftheLM20333 canbe\n•20-PinHTSSOP Exposed PadPackage synchronized toanexternal clockbyuseofthe\nSYNCpin.TheSYNCpiniscapableofsynchronizing\nAPPLICATIONS toinputsignalsrangingfrom250kHzto1.5MHz.\n•SimpletoDesign,HighEfficiency Pointof TheLM20333 isofferedinanexposed pad20-pin\nLoadRegulation froma4.5Vto36VBus HTSSOP package thatcanbesoldered tothePCB,\neliminating theneedforbulkyheatsinks.•HighPerformance DSPs,FPGAs,ASICsand\nMicroprocessors\n•Communications Infrastructure, Automotive\nSimplified Application Circuit\n1\nPleasebeawarethatanimportant noticeconcerning availability, standard warranty, anduseincriticalapplications of\nTexasInstruments semiconductor productsanddisclaimers theretoappearsattheendofthisdatasheet.\n2Alltrademarks arethepropertyoftheirrespective owners.\nPRODUCTION DATAinformation iscurrentasofpublication date. Copyright ©2008–2013,TexasInstruments IncorporatedProducts conform tospecifications perthetermsoftheTexas\nInstruments standard warranty. Production processing doesnot\nnecessarily includetestingofallparameters.\nVIN1\nFBSS/TRK\nSWVIN\nGND AGNDSWEN\nVINPGOOD\nCOMP\nEPVCC2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11SW\nGND GNDSWVINSYNC\nBOOT\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nConnection Diagram\nFigure1.20-PinHTSSOP, TopView\nSeePWP0020A Package\nPINDESCRIPTIONS\nPin(s) Name Description Application Information\n1SS/TRK Soft-Start orTrackingcontrolinput Aninternal4.5µAcurrentsourcechargesanexternalcapacitor toset\nthesoft-start rate.ThePWMcantracktoanexternalvoltagerampwith\nalowimpedance source.Ifleftopen,aninternal1msSSrampis\nactivated.\n2 FBFeedback inputtotheerroramplifier Thispinisconnected totheinvertinginputoftheinternal\nfromtheregulated output transconductance erroramplifier. An800mVreference isinternally\nconnected tothenon-inverting inputoftheerroramplifier.\n3PGOOD Powergoodoutputsignal Opendrainoutputindicating theoutputvoltageisregulating within\ntolerance. Apull-upresistorof10kΩto100kΩisrecommended ifthis\nfunctionisused.\n4 COMP OutputoftheinternalerroramplifierandTheloopcompensation networkshouldbeconnected betweenthe\ninputtothePulseWidthModulator COMPpinandtheAGNDpin.\n5,6,15,16 VINInputsupplyvoltage Nominaloperating range:4.5Vto36V.\n7,8,13,14 SWSwitchpin ThedrainterminaloftheinternalSynchronous Rectifierpower\nNMOSFET andthesourceterminaloftheinternalControlpower\nNMOSFET.\n9,10,11 GND Ground Internalreference forthepowerMOSFETs.\n12 AGND Analogground Internalreference fortheregulator controlfunctions.\n17 BOOT Boostinputforbootstrap capacitor AninternaldiodefromVCCtoBOOTchargesanexternalcapacitor\nrequiredfromSWtoBOOTtopowertheControlMOSFET gatedriver.\n18 VCC Outputofthehighvoltagelinear VCCtracksVINuptoabout7.2V.AboveVIN=7.2V,VCCisregulated\nregulator. TheVCCvoltageisregulated toapproximately 5.5Volts.A0.1µFto1µFceramicdecoupling\ntoapproximately 5.5V. capacitor isrequired. TheVCCpinisanoutputonly.\n19 ENEnableorUVLOinput Anexternalvoltagedividercanbeusedtosetthelineundervoltage\nlockoutthreshold. IftheENpinisleftunconnected, a2µApull-up\ncurrentsourcepullstheENpinhightoenabletheregulator.\n20 SYNC Frequency synchronization input Anexternalclockconnected tothispinwillsettheswitching frequency.\nIfleftopenthedevicewilloperateatapproximately 200kHz.\nEP Exposed Exposed pad Exposed metalpadontheunderside ofthepackagewithaweak\nPad electrical connection toGND.ConnectthispadtothePCboardground\nplaneinordertoimproveheatdissipation.\nThesedeviceshavelimitedbuilt-inESDprotection. Theleadsshouldbeshortedtogetherorthedeviceplacedinconductive foam\nduringstorageorhandlingtopreventelectrostatic damagetotheMOSgates.\n2SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nAbsolute Maximum Ratings(1)(2)\nVINtoGND -0.3Vto+38V\nBOOTtoGND -0.3Vto+43V\nBOOTtoSW -0.3Vto+7V\nSWtoGND -0.5Vto+38V\nSWtoGND(Transient) -1.5V(<20ns)\nFB,EN,SS/TRK, COMP,SYNC,PGOODtoGND -0.3Vto+6V\nVCCtoGND -0.3Vto+8V\nStorageTemperature -65°Cto150°C\nESDRating\nHumanBodyModel(3)2kV\n(1)Absolute Maximum Ratingsindicatelimitsbeyondwitchdamagetothedevicemayoccur.Operating Ratingsindicateconditions for\nwhichthedeviceisintendedtobefunctional, butdonotensurespecificperformance limits.Forensuredspecifications andtest\nconditions, seetheElectrical Characteristics.\n(2)IfMilitary/Aerospace specified devicesarerequired, pleasecontacttheTexasInstruments SalesOffice/Distributors foravailability and\nspecifications.\n(3)Thehumanbodymodelisa100pFcapacitor discharged througha1.5kΩresistortoeachpin.\nOperating Ratings\nVINtoGND +4.5Vto+36V\nJunctionTemperature −40°Cto+125°C\nElectrical Characteristics\nUnlessotherwise stated,thefollowing conditions apply:VVIN=12V.Limitsinstandard typeareforTJ=25°Conly,limitsin\nboldfacetypeapplyoverthejunctiontemperature (TJ)rangeof-40°Cto+125°C.Minimum andmaximum limitsare\nspecified throughtest,design,orstatistical correlation. Typicalvaluesrepresent themostlikelyparametric normat\nTJ=25°C,andareprovidedforreference purposes only.\nSymbol Parameter Conditions MinTypMaxUnits\nVFB Feedback PinVoltage VVIN=4.5Vto36V 0.788 0.80.812 V\nRHSW-DS(ON) High-Side MOSFET On-Resistance ISW=3A 130225mΩ\nRLSW-DS(ON) Low-Side MOSFET On-Resistance ISW=3A 110190mΩ\nIQ Operating Quiescent Current VVIN=4.5Vto36V 2.3 3mA\nISD Shutdown Quiescent Current VEN=0V 150180µA\nVUVLO VINUnderVoltageLockout RisingVVIN 44.254.5V\nVUVLO(HYS) VINUnderVoltageLockoutHysteresis 350450mV\nVVCC VCCVoltage IVCC=-5mA,VEN=5V 5.5 V\nISS Soft-Start PinSourceCurrent VSS=0V 24.5 7µA\nVTRKACC Soft-Start/Track PinAccuracy VSS=0.4V -10 515mV\nIBOOT BOOTDiodeLeakage VBOOT=4V 10 nA\nVF-BOOT BOOTDiodeForwardVoltage IBOOT=-100mA 0.91.1V\nPowergood\nVFB(OVP) OverVoltageProtection RisingThreshold VFB(OVP)/VFB 107110112%\nVFB(OVP-HYS) OverVoltageProtection Hysteresis ΔVFB(OVP)/VFB 23%\nVFB(PG) PGOODThreshold, VOUTRising VFB(PG)/VFB 939597%\nVFB(PG-HYS) PGOODHysteresis ΔVFB(PG)/VFB 23%\nTPGOOD PGOODDelay 20 µs\nIPGOOD(SNK) PGOODLowSinkCurrent VPGOOD=0.5V 0.6 1 mA\nIPGOOD(SRC) PGOODHighLeakageCurrent VPGOOD=5V 5200nA\nOscillator\nFOSC Oscillator Frequency VSYNC=0V 160200240kHz\nFOSCH Maximum SYNCFrequency 1500 kHz\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 3\nProductFolderLinks:LM20333\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nElectrical Characteristics (continued)\nUnlessotherwise stated,thefollowing conditions apply:VVIN=12V.Limitsinstandard typeareforTJ=25°Conly,limitsin\nboldfacetypeapplyoverthejunctiontemperature (TJ)rangeof-40°Cto+125°C.Minimum andmaximum limitsare\nspecified throughtest,design,orstatistical correlation. Typicalvaluesrepresent themostlikelyparametric normat\nTJ=25°C,andareprovidedforreference purposes only.\nSymbol Parameter Conditions MinTypMaxUnits\nFOSCL Minimum SYNCFrequency 250 kHz\nVIH_SYNC SYNCpinLogicHigh 2 V\nVIL_SYNC SYNCpinLogicLow 0.8V\nISYNC SYNCpininputleakage VSYNC=5V 10 nA\nTMIN Minimum OffTime ILOAD=3A 170 ns\nErrorAmplifier\nIFB Feedback PinBiasCurrent VFB=1V 50 nA\nICOMP(SRC) COMPOutputSourceCurrent VFB=0V 200400 µA\nVCOMP=0V\nICOMP(SNK) COMPOutputSinkCurrent VFB=1.6V 200350 µA\nVCOMP=1.6V\ngm ErrorAmplifier DCTransconductance ICOMP=-50µAto+50µA 450515600µmho\nAVOL ErrorAmplifier VoltageGain COMPpinopen 2000 V/V\nGBW ErrorAmplifier Gain-Bandwidth Product COMPpinopen 7 MHz\nCurrentLimit\nILIM CycleByCyclePositiveCurrentLimit 4.35.26.0A\nILIMNEG CycleByCycleNegative CurrentLimit 2.8 A\nTILIM CycleByCycleCurrentLimitDelay 150 ns\nEnable\nVEN(RISING) ENPinRisingThreshold 1.21.251.3V\nVEN(HYS) ENPinHysteresis 50 mV\nIEN ENSourceCurrent VEN=0V,VVIN=12V 2 µA\nThermal Shutdown\nTSD ThermalShutdown 170 °C\nTSD(HYS) ThermalShutdown Hysteresis 20 °C\nThermal Resistance\nθJC JunctiontoCase 5.6 °C/W\nθJA JunctiontoAmbient(1)0LFMairflow 27 °C/W\n(1)Measured ona4layer2"x2"PCBwith1oz.copperweightinnerlayersand2oz.outerlayers.\n4SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nTypicalPerformance Characteristics\nUnlessotherwise specified: VVIN=12V,VOUT=3.3V,L=4.7µH,fSW=750kHz, CSS=100nF,TA=25°Cforefficiency curves,\nloopgainplotsandwaveforms, andTJ=25°Cforallothers.\nEfficiency Efficiency\nvs. vs.\nLoadCurrent LoadCurrent\nfSW=350kHz fSW=500kHz\nFigure2. Figure3.\nEfficiency\nvs.\nLoadCurrent\nfSW=750kHz ErrorAmplifier Gain\nFigure4. Figure5.\nErrorAmplifier Phase LineRegulation\nFigure6. Figure7.\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 5\nProductFolderLinks:LM20333\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nTypicalPerformance Characteristics (continued)\nUnlessotherwise specified: VVIN=12V,VOUT=3.3V,L=4.7µH,fSW=750kHz, CSS=100nF,TA=25°Cforefficiency curves,\nloopgainplotsandwaveforms, andTJ=25°Cforallothers.\nVCCvs.\nLoadRegulation VIN\nFigure8. Figure9.\nNon-Switching IQ Shutdown IQvs. vs.\nVIN VIN\nFigure10. Figure11.\nPGOODOutputLowLevelVoltage EnableThreshold andHysteresis\nvs. vs.\nIPGOOD Temperature\nFigure12. Figure13.\n6SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nTypicalPerformance Characteristics (continued)\nUnlessotherwise specified: VVIN=12V,VOUT=3.3V,L=4.7µH,fSW=750kHz, CSS=100nF,TA=25°Cforefficiency curves,\nloopgainplotsandwaveforms, andTJ=25°Cforallothers.\nUVLOThreshold andHysteresis EnableCurrent\nvs. vs.\nTemperature Temperature\nFigure14. Figure15.\nHigh-Side FETResistance\nvs.\nClockSynchronization Temperature\nFigure16. Figure17.\nLow-Side FETResistance\nvs.\nTemperature LoadTransient Response\nFigure18. Figure19.\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 7\nProductFolderLinks:LM20333\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nTypicalPerformance Characteristics (continued)\nUnlessotherwise specified: VVIN=12V,VOUT=3.3V,L=4.7µH,fSW=750kHz, CSS=100nF,TA=25°Cforefficiency curves,\nloopgainplotsandwaveforms, andTJ=25°Cforallothers.\nPeakCurrentLimit\nvs.\nTemperature Startupwithprebiased output\nFigure20. Figure21.\nStartupwithCSS=0 StartupwithCSS=100nF\nFigure22. Figure23.\nStartupwithappliedTrackSignal\nFigure24.\n8SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\n5.2A\n+\n-FBCOMP\nCONTROL \nLOGIC\nENCURRENT LIMIT\nOVERVOLTAGE\nUNDERVOLTAGEERROR AMP\nPWM COMPARATORSS/TRK\nPGOOD+\n-+5.5V \nREGULATORVCC\nBOOT\nVCC\nTHERMAL \nPROTECTION\nGNDSWVIN\nCURRENT SENSEVCC\n1.25VBOOTBOOT\nUVLO\n4.25V\nAGND+\n740 mV880 mVPG-L\nPG-L2.7V\ngm = 515 Pmho\nVREF+\n-800 mV+\n-\n+\n2 PA DISCHARGE\nDISCHARGESLOPE COMP\n4.5 PA\n+\n--2.8ANEGATIVE \nCURRENT LIMIT+2.7V \nREGULATOR2.7V +\n-\n+\n-\n+\n-\n+\n-\nPHASE LOCK \nLOOP\nSYNCINTERNAL\n+5.5V \nREGULATORVCC_INT\nVCC_INT\nENABLE_INTENABLE_INT\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nBlockDiagram\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 9\nProductFolderLinks:LM20333\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nOPERATION DESCRIPTION\nGENERAL\nTheLM20333 switching regulator featuresallofthefunctions necessary toimplement anefficientbuckregulator\nusingaminimum numberofexternalcomponents. Thiseasytouseregulator featurestwointegrated switches\nandiscapableofsupplying upto3Aofcontinuous outputcurrent.Theregulator utilizespeakcurrentmode\ncontrolwithnonlinear slopecompensation tooptimize stabilityandtransient response overtheentireoutput\nvoltagerange.Peakcurrentmodecontrolalsoprovidesinherentlinefeed-forward, cycle-by-cycle currentlimiting\nandeasyloopcompensation. Theswitching frequency canbesynchronized toanexternaloscillator overthe\nrangeof250kHzto1.5MHz.TheSYNCfunctionallowsthedevicetooperateathighswitching frequencies\nminimizing thesizeoftheinductorwhilestillachieving efficiencies ashighas94%.Theprecision internalvoltage\nreference allowstheoutputtobesetaslowas0.8V.Faultprotection featuresinclude:currentlimiting,thermal\nshutdown, overvoltageprotection, andshutdown capability. Thedeviceisavailable intheHTSSOP package\nfeaturing anexposedpadtoaidthermaldissipation. Thetypicalapplication circuitfortheLM20333 isshownin\nFigure25inthedesignguide.\nPRECISION ENABLE\nTheenable(EN)pinallowstheoutputofthedevicetobeenabledordisabledwithanexternalcontrolsignal.\nThispinisaprecision analoginputthatenablesthedevicewhenthevoltageexceeds1.25V(typical).TheENpin\nhas50mVofhysteresis andwilldisabletheoutputwhentheenablevoltagefallsbelow1.2V(typical).IftheEN\npinisnotused,itshouldbedisconnected sotheinternal2µApull-upwilldefaultthisfunctiontotheenabled\ncondition. Sincetheenablepinhasapreciseturn-onthreshold itcanbeusedalongwithanexternalresistor\ndividernetworkfromVINtoconfigure thedevicetoturn-onatapreciseinputvoltage.Theprecision enable\ncircuitrywillremainactiveevenwhenthedeviceisdisabled.\nFREQUENCY SYNCHRONIZATION\nThefrequency sychronization pin(SYNC) allowstheswitching frequency ofthedevicetobecontrolled withan\nexternalclocksignal.Thisfeatureallowstheusertosychronize multipleconverters, avoiding undesirable\nfrequency bandsofoperation.\nTheswitching frequency ofthedevicewillsynchronize totherisingedgeoftheclocksourcethatisdrivingthe\nSYNCpin.Thelogiclowlevelfortheinputclockmustbebelow0.8Vandthelogichighlevelmustexceed2.0V\ntoensureproperoperation. Thedevicewillsynchronize tofrequencies from250kHzto1.5MHz.Ifthe\nsynchronization clockisremoved ornotpresentduringstartup,theoscillator ofthedevicewillrunat\napproximately 200kHz.IftheSYNCpinisnotuseditshouldbeconnected toground.\nPEAKCURRENT MODECONTROL\nInmostcases,thepeakcurrentmodecontrolarchitecture usedintheLM20333 onlyrequirestwoexternal\ncomponents toachieveastabledesign.Thecompensation canbeselectedtoaccommodate anycapacitor type\norvalue.Theexternalcompensation alsoallowstheusertosetthecrossover frequency andoptimize the\ntransientperformance ofthedevice.\nFordutycyclesabove50%allpeakcurrentmodecontrolbuckconverters requiretheadditionofanartificial\nramptoavoidsub-harmonic oscillation. Thisartificiallinearrampiscommonly referredtoasslopecompensation.\nWhatmakestheLM20333 uniqueistheamountofslopecompensation willchangedepending ontheoutput\nvoltage.Whenoperating athighoutputvoltages thedevicewillhavemoreslopecompensation thanwhen\noperating atloweroutputvoltages. Thisisaccomplished intheLM20333 byusinganon-linear parabolic rampfor\ntheslopecompensation. Theparabolic slopecompensation oftheLM20333 isanimprovement overthe\ntraditional linearslopecompensation becauseitoptimizes thestabilityofthedeviceovertheentireoutputvoltage\nrange.\n10SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nCURRENT LIMIT\nTheprecisecurrentlimitenablesthedevicetooperatewithsmallerinductors thathavelowersaturation currents.\nWhenthepeakinductorcurrentreachesthecurrentlimitthreshold, anovercurrenteventistriggered andthe\ninternalhigh-side FETturnsoffandthelow-sideFETturnson,allowingtheinductorcurrenttorampdownuntil\nthenextswitching cycle.Foreachsequential over-current event,thereference voltageisdecremented andPWM\npulsesareskippedresultinginacurrentlimitthatdoesnotaggressively foldbackforbriefover-current events,\nwhileatthesametimeproviding frequency andvoltagefoldbackprotection duringhardshortcircuitconditions.\nSOFT-START ANDVOLTAGE TRACKING\nTheSS/TRKpinisadualfunctionpinthatcanbeusedtosetthestartuptimeortrackanexternalvoltage\nsource.Thestartuporsoft-start timecanbeadjustedbyconnecting acapacitor fromtheSS/TRKpintoground.\nThesoft-start featureallowstheregulator outputtogradually reachthesteadystateoperating point,thus\nreducing stressesontheinputsupplyandcontrolling startupcurrent.Ifnosoft-start capacitor isusedthedevice\ndefaultstotheinternalsoft-start circuitryresultinginastartuptimeofapproximately 1ms.Forapplications that\nrequireamonotonic startuporutilizethePGOOD pin,anexternalsoft-start capacitor isrecommended. The\nSS/TRKpincanalsobesettotrackanexternalvoltagesource.Thetrackingbehavior canbeadjustedbytwo\nexternalresistorsconnected totheSS/TRKpinasshowninFigure30inthedesignguide.\nPRE-BIAS STARTUP CAPABILITY\nTheLM20333 isinapre-biased statewhenitstartsupwithanoutputvoltagegreaterthanzero.Thisoften\noccursinmanymulti-railapplications suchaswhenpowering anFPGA,ASIC,orDSP.Intheseapplications the\noutputcanbepre-biased throughparasiticconduction pathsfromonesupplyrailtoanother.Eventhoughthe\nLM20333 isasynchronous converter, itwillnotpulltheoutputlowwhenapre-biascondition exists.Duringstart\nuptheLM20333 willnotsinkcurrentuntilthesoft-start voltageexceedsthevoltageontheFBpin.Sincethe\ndevicecannotsinkcurrent,itprotectstheloadfromdamagethatmightotherwise occurifcurrentisconducted\nthroughtheparasiticpathsoftheload.\nPOWERGOODANDOVERVOLTAGE FAULTHANDLING\nTheLM20333 hasbuiltinunderandovervoltagecomparators thatcontrolthepowerswitches. Whenever there\nisanexcursion inoutputvoltageabovethesetOVPthreshold, thepartwillterminate thepresenton-pulse, turn-\nonthelow-sideFET,andpullthePGOODpinlow.Thelow-sideFETwillremainonuntileithertheFBvoltage\nfallsbackintoregulation orthenegativecurrentlimitistriggered whichinturntri-states theFETs.Iftheoutput\nreachestheUVPthreshold thepartwillcontinueswitching andthePGOODpinwillbedeasserted andgolow.\nTypicalvaluesforthePGOODresistorareontheorderof100kΩorless.Toavoidfalsetrippingduringtransient\nglitchesthePGOODpinhas20µsofbuiltindeglitchtimetobothrisingandfallingedges.\nUVLO\nTheLM20333 hasaninternalunder-voltage lockoutprotection circuitthatkeepsthedevicefromswitching until\ntheinputvoltagereaches4.25V(typical).TheUVLOthreshold has350mVofhysteresis thatkeepsthedevice\nfromresponding topower-on glitchesduringstartup.Ifdesiredtheturn-onpointofthesupplycanbechanged\nbyusingtheprecision enablepinandaresistordividernetworkconnected toVINasshowninFigure29inthe\ndesignguide.\nTHERMAL PROTECTION\nInternalthermalshutdown circuitryisprovided toprotecttheintegrated circuitintheeventthatthemaximum\njunctiontemperature isexceeded. Whenactivated, typicallyat170°C,theLM20333 tri-states thepowerFETs\nandresetssoft-start. Afterthejunctioncoolstoapproximately 150°C,thepartstartsupusingthenormalstartup\nroutine.Thisfeatureisprovidedtopreventcatastrophic failuresfromaccidental deviceoverheating.\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 11\nProductFolderLinks:LM20333\nLMIN =(VIN - VOUT) x D\n\'iL x fSW\nD =VOUT\nVIN\nCIN1VIN SW\nAGNDFB\nPGOODVOUT\nRFB1\nRFB2COUTEN\nSS/TRKVCC\nCVCC CC1SYNC\nRC1VINLM20333\nBOOT\nGNDLCBOOT\nD1\n(Optional)\nCSSRPGVPULLUPCIN2\nCOMP\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nDesignGuide\nThissectionwalksthedesigner throughthestepsnecessary toselecttheexternalcomponents tobuildafully\nfunctional powersupply.AswithanyDC-DCconverter numerous trade-offs arepossibletooptimizethedesign\nforefficiency, size,orperformance. Thesewillbetakenintoaccountandhighlighted throughout thisdiscussion.\nTofacilitatecomponent selection discussions thecircuitshowninFigure25belowmaybeusedasareference.\nUnlessotherwise indicated allformulasassumeunitsofamps(A)forcurrent,farads(F)forcapacitance, henries\n(H)forinductance andvolts(V)forvoltages.\nFigure25.TypicalApplication Circuit\nThefirstequation tocalculate foranybuckconverter isduty-cycle. Ignoringconduction lossesassociated with\ntheFETsandparasiticresistances itcanbeapproximated by:\n(1)\nINDUCTOR SELECTION (L)\nTheinductorvalueisdetermined basedontheoperating frequency, loadcurrent,ripplecurrentanddutycycle.\nTheinductorselectedshouldhaveasaturation currentratinggreaterthanthepeakcurrentlimitofthedevice.\nKeepinmindthespecified currentlimitdoesnotaccountfordelayofthecurrentlimitcomparator, therefore the\ncurrentlimitintheapplication maybehigherthanthespecified value.Tooptimizetheperformance andprevent\nthedevicefromenteringcurrentlimitatmaximum load,theinductance istypicallyselectedsuchthattheripple\ncurrent, ΔiL,isnotgreaterthan30%oftheratedoutputcurrent.Figure26illustrates theswitchandinductor\nripplecurrentwaveforms. Oncetheinputvoltage,outputvoltage,operating frequency anddesiredripplecurrent\nareknown,theminimum valuefortheinductorcanbecalculated bytheformulashownbelow:\n(2)\n12SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\n\'VOUT = \'iL x1\n8 x fSW x COUTRESR +\nVIN\nIL AVG = IOUT \'iLTime\nTimeILVSW\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nFigure26.SwitchandInductor CurrentWaveforms\nIfneeded,slightlysmallervalueinductors canbeused,however, thepeakinductorcurrent,IOUT+ΔiL/2,should\nbekeptbelowthepeakcurrentlimitofthedevice.Ingeneral,theinductorripplecurrent, ΔiL,shouldbemore\nthan10%oftheratedoutputcurrenttoprovideadequate currentsenseinformation forthecurrentmodecontrol\nloop.Iftheripplecurrentintheinductoristoolow,thecontrolloopwillnothavesufficient currentsense\ninformation andcanbepronetoinstability.\nOUTPUT CAPACITOR SELECTION (COUT)\nTheoutputcapacitor, COUT,filterstheinductorripplecurrentandprovidesasourceofchargefortransient load\nconditions. Awiderangeofoutputcapacitors maybeusedwiththeLM20333 thatprovideexcellent performance.\nThebestperformance istypicallyobtainedusingceramic,SPorOSCONtypechemistries. Typicaltrade-offs are\nthattheceramiccapacitor provides extremely lowESRtoreducetheoutputripplevoltageandnoisespikes,\nwhiletheSPandOSCONcapacitors providealargebulkcapacitance inasmallvolumefortransient loading\nconditions.\nWhenselecting thevaluefortheoutputcapacitor, thetwoperformance characteristics toconsideraretheoutput\nvoltagerippleandtransient response. Theoutputvoltageripplecanbeapproximated byusingthefollowing\nformula:\nwhere\n•ΔVOUT(V)istheamountofpeaktopeakvoltagerippleatthepowersupplyoutput\n•RESR(Ω)istheseriesresistance oftheoutputcapacitor\n•fSW(Hz)istheswitching frequency\n•COUT(F)istheoutputcapacitance usedinthedesign (3)\nTheamountofoutputripplethatcanbetolerated isapplication specific;howeverageneralrecommendation isto\nkeeptheoutputripplelessthan1%oftheratedoutputvoltage.Keepinmindceramiccapacitors aresometimes\npreferred becausetheyhaveverylowESR;however, depending onpackageandvoltageratingofthecapacitor\nthevalueofthecapacitance candropsignificantly withappliedvoltage.Theoutputcapacitor selection willalso\naffecttheoutputvoltagedroopduringaloadtransient. Thepeakdroopontheoutputvoltageduringaload\ntransient isdependent onmanyfactors;however, anapproximation ofthetransient droopignoring loop\nbandwidth canbeobtainedusingthefollowing equation:\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 13\nProductFolderLinks:LM20333\nRFB1 = - 1VOUT\n0.8x RFB2\nIIN-RMS = IOUT D(1 - D)\nVDROOP = \'IOUTSTEP x RESR +L x \'IOUTSTEP2\nCOUT x (VIN - VOUT)\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nwhere\n•COUT(F)istheminimum requiredoutputcapacitance\n•L(H)isthevalueoftheinductor\n•VDROOP(V)istheoutputvoltagedropignoringloopbandwidth considerations\n•ΔIOUTSTEP(A)istheloadstepchange\n•RESR(Ω)istheoutputcapacitor ESR\n•VIN(V)istheinputvoltage\n•VOUT(V)isthesetregulator outputvoltage (4)\nBoththetolerance andvoltagecoefficient ofthecapacitor shouldbeexamined whendesigning foraspecific\noutputrippleortransientdrooptarget.\nINPUTCAPACITOR SELECTION\nGoodqualityinputcapacitors arenecessary tolimittheripplevoltageattheVINpinwhilesupplying mostofthe\nswitchcurrentduringtheon-time.Ingeneralitisrecommended touseaceramiccapacitor fortheinputasthey\nprovidebothalowimpedance andsmallfootprint. Oneimportant noteistouseagooddielectric fortheceramic\ncapacitor suchasX5RorX7R.Theseprovidebetterovertemperature performance andalsominimize theDC\nvoltagederatingthatoccursonY5Vcapacitors. Theinputcapacitors CIN1andCIN2shouldbeplacedascloseas\npossibletotheVINandGNDpinsonbothsidesofthedevice.\nNon-ceramic inputcapacitors shouldbeselectedforRMScurrentratingandminimum ripplevoltage.Agood\napproximation fortherequiredripplecurrentratingisgivenbytherelationship:\n(5)\nAsindicated bytheRMSripplecurrentequation, highestrequirement forRMScurrentratingoccursat50%duty\ncycle.Forthiscase,theRMSripplecurrentratingoftheinputcapacitor shouldbegreaterthanhalftheoutput\ncurrent.Forbestperformance, lowESRceramiccapacitors shouldbeplacedinparallelwithhighercapacitance\ncapacitors toprovidethebestinputfilteringforthedevice.\nSETTING THEOUTPUT VOLTAGE (RFB1,RFB2)\nTheresistorsRFB1andRFB2areselectedtosettheoutputvoltageforthedevice.Table1providessuggestions\nforRFB1andRFB2forcommonoutputvoltages.\nTable1.Suggested ValuesforRFB1andRFB2\nRFB1(kΩ) RFB2(kΩ) VOUT\nshort open 0.8\n4.99 10 1.2\n8.87 10.2 1.5\n12.7 10.2 1.8\n21.5 10.2 2.5\n31.6 10.2 3.3\n52.3 10 5.0\nIfdifferentoutputvoltagesarerequired, RFB2shouldbeselectedtobebetween4.99kΩto49.9kΩandRFB1can\nbecalculated usingtheequationbelow.\n(6)\n14SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nAM\nfSW/20 dB\nFREQUENCY (Hz)GAIN (dB)\nError Amp Zero, f Z(EA)\nComplex Double Pole, f P(MOD)Optional Error Amp \nPole, fP2(EA)\n0 dB\n0 dBAEA + AM\nError Amplifier \nTransfer FunctionModulator and Output Filter \nTransfer FunctionCompensated Open \nLoop Transfer FunctionAEAError Amp Pole, f P1(EA)Complex Double Pole, f P(MOD)Output Filter Zero, f Z(FIL)Output Filter Pole, f P(FIL)\nfCError Amp Pole, f P(EA)\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nLOOPCOMPENSATION (RC1,CC1)\nThepurposeofloopcompensation istomeetstaticanddynamicperformance requirements whilemaintaining\nadequate stability.Optimalloopcompensation depends ontheoutputcapacitor, inductor, loadandthedevice\nitself.Table2belowgivesvaluesforthecompensation networkthatwillresultinastablesystemwhenusinga\n150µF,6.3VPOSCAP outputcapacitor (6TPB150MAZB).\nTable2.Recommended Compensation for\nCOUT=150µF,IOUT=3A,fSW=500kHz\nVIN VOUT L(µH) RC(kΩ) CC1(nF)\n12 5 6.8 30.9 4.7\n12 3.3 5.6 33.2 3.3\n12 2.5 4.7 40.2 2.2\n12 1.5 3.3 22.1 2.2\n12 1.2 2.2 18.2 2.2\n12 0.8 1.5 8.45 3.3\n5 3.3 2.2 38.3 2.2\n5 2.5 3.3 38.3 2.2\n5 1.5 2.2 30.1 2.2\n5 1.2 2 18.2 2.2\n5 0.8 1.5 13 2.2\nIfthedesiredsolutiondiffersfromthetableabovethelooptransferfunctionshouldbeanalyzed tooptimizethe\nloopcompensation. Theoveralllooptransferfunctionistheproductofthepowerstageandthefeedback network\ntransferfunctions. Forstabilitypurposes, theobjective istohavealoopgainslopethatis-20dB/decade froma\nverylowfrequency tobeyondthecrossover frequency. Figure27showsthetransferfunctions forpowerstage,\nfeedback/compensation network,andtheresultingcompensated loopfortheLM20333.\nFigure27.LM20333 LoopCompensation\nThepowerstagetransferfunctionisdictatedbythemodulator, outputLCfilter,andload;whilethefeedback\ntransferfunctionissetbythefeedback resistorratio,errorampgainandexternalcompensation network.\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 15\nProductFolderLinks:LM20333\nRC1 =xCC1\nCOUTIOUT\nVOUT+-1\n2 x D\nfSW x L\nCOMP\nCC1RC1\nCC2LM20333\n(optional)\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nToachievea-20dB/decade slope,theerroramplifierzero,locatedatfZ(EA),shouldbepositioned tocancelthe\noutputfilterpole(fP(FIL)).\nCompensation oftheLM20333 isachieved byaddinganRCnetworkasshowninFigure28below.\nFigure28.Compensation Network forLM20333\nAgoodstartingvalueforCC1formostapplications is2.2nF.OncethevalueofCC1ischosenthevalueofRC\nshouldbeapproximated usingtheequationbelowtocanceltheoutputfilterpole(fP(FIL))asshowninFigure27.\n(7)\nAhighercrossover frequency canbeobtained, usuallyattheexpenseofphasemargin,byloweringthevalueof\nCC1andrecalculating thevalueofRC1.Likewise, increasing CC1andrecalculating RC1willprovideadditional\nphasemarginatalowercrossover frequency. Aswithanyattempttocompensate theLM20333 thestabilityof\nthesystemshouldbeverifiedfordesiredtransientdroopandsettlingtime.\nForlowdutycycleoperation, whentheontimeoftheswitchnodeislessthan200ns,anadditional capacitor\n(CC2)shouldbeaddedfromtheCOMPpintoAGND.Therecommended valueofthiscapacitor is20pF.Iflow\ndutycyclejitterontheswitchnodeisobserved, thevalueofthiscapacitor canbeincreased toimprovenoise\nimmunity; however, valuesmuchlargerthan100pFwillcausethepolefP2(EA)tomovetoalowerfrequency\ndegrading loopstability.\nBOOTCAPACITOR (CBOOT)\nTheLM20333 integrates anN-channel buckswitchandassociated floatinghighvoltagelevelshift/gatedriver.\nThisgatedrivercircuitworksinconjunction withaninternaldiodeandanexternalbootstrap capacitor. A0.1µF\nceramiccapacitor, connected withshorttracesbetweentheBOOTpinandSWpin,isrecommended. Duringthe\noff-timeofthebuckswitch,theSWpinvoltageisapproximately 0Vandthebootstrap capacitor ischargedfrom\nVCCthroughtheinternalbootstrap diode.\nSUB-REGULATOR BYPASS CAPACITOR (CVCC)\nThecapacitor attheVCCpinprovidesnoisefilteringfortheinternalsub-regulator. Therecommended valueof\nCVCCshouldbenosmallerthan0.1µFandnogreaterthan1µF.Thecapacitor shouldbeagoodqualityceramic\nX5RorX7Rcapacitor. Ingeneral,a1µFceramiccapacitor isrecommended formostapplications. TheVCC\nregulator shouldnotbeusedforotherfunctions sinceitisn\'tprotected againstshortcircuit.\nSETTING THESTARTUPTIME(CSS)\nTheadditionofacapacitor connected fromtheSSpintogroundsetsthetimeatwhichtheoutputvoltagewill\nreachthefinalregulated value.LargervaluesforCSSwillresultinlongerstartuptimes.Table3,shownbelow\nprovidesalistofsoftstartcapacitors andthecorresponding typicalstartuptimes.\nTable3.StartUpTimesforDifferent Soft-Start Capacitors\nStartUpTime(ms) CSS(nF)\n1 none\n5 33\n10 68\n15 100\n20 120\n16SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nSS/TRKVOUT1\nR1\nR2EN LM20333External \nPower Supply\nVOUT2\nRA = - 1VTO\nVIH_ENx RB\nENVOUT1\nRA\nRBLM20333External \nPower Supply\nVOUT2\n22222 tSS =0.8V x C SS \nISS\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nIfdifferentstartuptimesareneededtheequationshownbelowcanbeusedtocalculate thestartuptime.\n(8)\nAsshownabove,thestartuptimeisinfluenced bythevalueofthesoft-start capacitor CSSandthe4.5µAsoft-\nstartpincurrentISS.\nWhilethesoft-start capacitor canbesizedtomeetmanystartuprequirements, therearelimitations toitssize.\nThesoft-start timecanneverbefasterthan1msduetotheinternaldefault1msstartuptime.Whenthedevice\nisenabledthereisanapproximate timeintervalof50µswhenthesoft-start capacitor willbedischarged just\npriortothesoft-start ramp.Iftheenablepinisrapidlypulsedorthesoft-start capacitor islargetheremaynotbe\nenoughtimeforCSStocompletely discharge resultinginstartuptimeslessthanpredicted. Toaidindischarging\nofsoft-start capacitor duringlongdisableperiodsanexternal1MΩresistorfromSS/TRKtogroundcanbeused\nwithoutgreatlyaffectingthestartuptime.\nUSINGPRECISION ENABLE ANDPOWERGOOD\nTheprecision enable(EN)andpowergood(PGOOD) pinsoftheLM20333 canbeusedtoaddressmany\nsequencing requirements. Theturn-onoftheLM20333 canbecontrolled withtheprecision enablepinbyusing\ntwoexternalresistorsasshowninFigure29.\nFigure29.Sequencing LM20333 withPrecision Enable\nThevalueforresistorRBcanbeselectedbytheusertocontrolthecurrentthroughthedivider.Typically this\nresistorwillbeselectedtobebetween10kΩand49.9kΩ.OncethevalueforRBischosentheresistorRAcan\nbesolvedusingtheequationbelowtosetthedesiredturn-onvoltage.\n(9)\nWhendesigning foraspecificturn-onthreshold (VTO)thetolerance ontheinputsupply,enablethreshold\n(VIH_EN),andexternalresistorsneedtobeconsidered toensureproperturn-onofthedevice.\nTheLM20333 featuresanopendrainpowergood(PGOOD) pintosequence externalsuppliesorloadsandto\nprovidefaultdetection. Thispinrequiresanexternalresistor(RPG)topullPGOODhighwhentheoutputiswithin\nthePGOODtolerance window.Typicalvaluesforthisresistorrangefrom10kΩto100kΩ.\nTRACKING ANEXTERNAL SUPPLY\nByusingaproperlychosenresistordividernetworkconnected totheSS/TRKpin,asshowninFigure30,the\noutputoftheLM20333 canbeconfigured totrackanexternalvoltagesourcetoobtainasimultaneous or\nratiometric startup.\nFigure30.Tracking anExternal Supply\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 17\nProductFolderLinks:LM20333\nVOUT1\nVOUT2\nVENVOLTAGE\nTIMEVOLTAGE\nTIMESIMULTANEOUS START UP\nRATIOMETRIC START UP= 1 R\nVOUT1\nVOUT2\nVENOUT1 2OUTV x 8 . 0 < V\n( ) x-1 = 1 R 2 R V1OUT2 Rx-1V2OUT\nV 8 . 0¸\n¹·¨\n©§\n¸¨\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nSincethesoft-start chargingcurrentISSisalwayspresentontheSS/TRKpin,thesizeofR2shouldbelessthan\n10kΩtominimize theerrorsinthetrackingoutput.OnceavalueforR2isselectedthevalueforR1canbe\ncalculated usingappropriate equation inFigure31,togivethedesiredstartup.Figure30showstwocommon\nstartupsequences; thetopwaveform showsasimultaneous startupwhilethewaveform atthebottomillustrates\naratiometric startup.\nFigure31.Common StartUpSequences\nAsimultaneous startupispreferred whenpowering mostFPGAs,DSPs,orothermicroprocessors. Inthese\nsystemsthehighervoltage,VOUT1,usuallypowerstheI/O,andthelowervoltage,VOUT2,powersthecore.A\nsimultaneous startupprovides amorerobustpowerupfortheseapplications sinceitavoidsturningonany\nparasiticconduction pathsthatmayexistbetweenthecoreandtheI/Opinsoftheprocessor.\nThesecondmostcommon poweronbehavior isknownasaratiometric startup.Thisstartupispreferred in\napplications wherebothsuppliesneedtobeatthefinalvalueatthesametime.\nSimilartothesoft-start function, thefasteststartuppossibleis1msregardless oftherisetimeofthetracking\nvoltage.WhenusingthetrackfeaturethefinalvoltageseenbytheSS/TRACK pinshouldexceed1Vtoprovide\nsufficient overdrive andtransientimmunity.\nBENEFIT OFANEXTERNAL SCHOTTKY\nTheLM20333 employsa40nsdeadtimebetweenconduction ofthecontrolandsynchronous FETsinorderto\navoidthesituation wherebothFETssimultaneously conduct, causingshoot-through current.Duringthedead\ntime,thebodydiodeofthesynchronous FETactsasafree-wheeling diodeandconducts theinductorcurrent.\nThestructure ofthehighvoltageDMOSisoptimized forhighbreakdown voltage,butthistypicallyleadsto\ninefficient bodydiodeconduction duetothereverserecovery charge.Thelossassociated withthereverse\nrecovery ofthebodydiodeofthesynchronous FETmanifests itselfasalossproportional toloadcurrentand\nswitching frequency. Theadditional efficiency lossbecomes apparent athigherinputvoltages andswitching\nfrequencies. Onesimplesolutionistouseasmall1AexternalSchottky diodebetweenSWandGNDasshown\ninFigure38.TheexternalSchottky diodeeffectively conducts allinductorcurrentduringthedeadtime,\nminimizing thecurrentpassingthroughthesynchronous MOSFET bodydiodeandeliminating reverserecovery\nlosses.\n18SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nTheexternalSchottky conducts currentsforaverysmallportionoftheswitching cycle,therefore theaverage\ncurrentislow.AnexternalSchottky ratedfor1Awillimproveefficiency byseveralpercentinsomeapplications.\nASchottky ratedatahighercurrentwillnotsignificantly improveefficiency andmaybeworseduetothe\nincreased reversecapacitance. Theforwardvoltageofthesynchronous MOSFET bodydiodeisapproximately\n700mV,therefore anexternalSchottky withaforwardvoltagelessthanorequalto700mVshouldbeselected\ntoensurethemajorityofthedeadtimecurrentiscarriedbytheSchottky.\nTHERMAL CONSIDERATIONS\nThethermalcharacteristics oftheLM20333 arespecified usingtheparameter θJA,whichrelatesthejunction\ntemperature totheambienttemperature. Although thevalueofθJAisdependant onmanyvariables, itstillcanbe\nusedtoapproximate theoperating junctiontemperature ofthedevice.\nToobtainanestimateofthedevicejunctiontemperature, onemayusethefollowing relationship:\nTJ=PDxθJA+TA (10)\nand\nPD=PINx(1-Efficiency) -1.1x(IOUT)2xDCR\nwhere\n•TJisthejunctiontemperature in°C\n•PINistheinputpowerinWatts(PIN=VINxIIN)\n•θJAisthejunctiontoambientthermalresistance fortheLM20333\n•TAistheambienttemperature in°C\n•IOUTistheoutputloadcurrent\n•DCRistheinductorseriesresistance (11)\nItisimportant toalwayskeeptheoperating junctiontemperature (TJ)below125°Cforreliableoperation. Ifthe\njunctiontemperature exceeds170°Cthedevicewillcycleinandoutofthermalshutdown. Ifthermalshutdown\noccursitisasignofinadequate heatsinking orexcessive powerdissipation inthedevice.\nFigure32,Figure33,Figure34andFigure35canbeusedasaguidetoavoidexceeding themaximum junction\ntemperature of125°Cprovided anexternal1ASchottky diode,suchasCentralSemiconductor\'s CMMSH1-40-\nNST,isusedtoimprovereverserecoverylosses.\nFigure32.SafeThermal Operating Areas(IOUT=3A,fSW=350kHz)\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 19\nProductFolderLinks:LM20333\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nFigure33.SafeThermal Operating Areas(IOUT=3A,fSW=500kHz)\nFigure34.SafeThermal Operating Areas(IOUT=3A,fSW=750kHz)\nFigure35.SafeThermal Operating Areas(IOUT=2.5A,fSW=500kHz)\nThedashedlinesinthefiguresaboveshowanapproximation oftheminimum andmaximum dutycycle\nlimitations; while,thesolidlinesdefineareasofoperation foragivenambienttemperature. Thisdataforthe\nfigurewasderivedassuming thedeviceisoperating at3Acontinuous outputcurrentona4layerPCBwitha\ncopperareagreaterthan4squareinchesexhibiting athermalcharacteristic lessthan27°C/W.Sincethe\ninternallossesaredominated bytheFETsaslightreduction incurrentby500mAallowsformuchlargerregions\nofoperation, asshowninFigure35.\n20SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nFigure36,shownbelow,providesabetterapproximation oftheθJAforagivenPCBcopperarea.ThePCBused\ninthistestconsisted of4layers:1oz.copperwasusedfortheinternallayerswhiletheexternallayerswere\nplatedto2oz.copperweight.Toprovideanoptimalthermalconnection, a5x4arrayof12milthermalvias\nlocatedunderthethermalpadwasusedtoconnectthe4layers.\nFigure36.Thermal Resistance vsPCBArea(4LayerBoard)\nPCBLAYOUT CONSIDERATIONS\nPCboardlayoutisanimportant partofDC-DCconverter design.Poorboardlayoutcandisrupttheperformance\nofaDC-DCconverter andsurrounding circuitrybycontributing toEMI,groundbounce,andresistivevoltageloss\ninthetraces.Thesecansenderroneous signalstotheDC-DCconverter resultinginpoorregulation orinstability.\nGoodlayoutcanbeimplemented byfollowing afewsimpledesignrules.\n1.Minimize areaofswitched currentloops.Inabuckregulator therearetwoloopswherecurrentsareswitched\nathighslewrates.Thefirstloopstartsfromtheinputcapacitor, totheregulator VINpin,totheregulator SWpin,\ntotheinductorthenouttotheoutputcapacitor andload.Thesecondloopstartsfromtheoutputcapacitor\nground,totheregulator GNDpins,totheinductorandthenouttotheload(seeFigure37).Tominimize both\nloopareastheinputcapacitor shouldbeplacedascloseaspossibletotheVINpin.Grounding forboththeinput\nandoutputcapacitor shouldconsistofasmalllocalized topsideplanethatconnects toGNDandtheexposed\npad(EP).TheinductorshouldbeplacedascloseaspossibletotheSWpinandoutputcapacitor.\n2.Minimize thecopperareaoftheswitchnode.SincetheLM20333 hastheSWpinsonoppositesidesofthe\npackageitisrecommended thattheSWpinsshouldbeconnected withatracethatrunsaroundthepackage.\nTheinductorshouldbeplacedatanequaldistancefromtheSWpinsusing100milwidetracestominimize\ncapacitive andconductive losses.\n3.HaveasinglepointgroundforalldevicegroundslocatedundertheEP.Thegroundconnections forthe\ncompensation, feedback, andsoft-start components shouldbeconnected togetherthenroutedtotheEPpinof\nthedevice.TheAGNDpinshouldconnecttoGNDundertheEP.Ifnotproperlyhandledpoorgrounding can\nresultindegraded loadregulation orerraticswitching behavior.\n4.Minimize tracelengthtotheFBpin.Sincethefeedback nodecanbehighimpedance thetracefromtheoutput\nresistordividertoFBpinshouldbeasshortaspossible. Thisismostimportant whenhighvalueresistorsare\nusedtosettheoutputvoltage.Thefeedback traceshouldberoutedawayfromtheSWpinandinductortoavoid\ncontaminating thefeedback signalwithswitchnoise.\n5.Makeinputandoutputbusconnections aswideaspossible. Thisreducesanyvoltagedropsontheinputor\noutputoftheconverter andcanimproveefficiency. Voltageaccuracy attheloadisimportant somakesure\nfeedback voltagesenseismadeattheload.Doingsowillcorrectforvoltagedropsattheloadandprovidethe\nbestoutputaccuracy.\n6.Provideadequate deviceheatsinking. Formost3Adesignsafourlayerboardisrecommended. Useasmany\nviasasispossibletoconnecttheEPtothepowerplaneheatsink. Forbestresultsusea5x4viaarraywitha\nminimum viadiameter of12mils."Viatenting"withthesoldermaskmaybenecessary topreventwickingofthe\nsolderpasteappliedtotheEP.SeetheTHERMAL CONSIDERATIONS sectiontoensureenoughcopper\nheatsinking areaisusedtokeepthejunctiontemperature below125°C.\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 21\nProductFolderLinks:LM20333\nVIN\nVOUTC1\nC9\nR4R3R1\nC8C2\nC4\nD1\nR2C5C3\nLM20333\nFB\nAGNDSW\nGNDGND\nGNDU1\n14\n11 122\n109SW13SW8SW7BOOT17VIN16VIN15VIN6VIN5\nEPCOMP4SS1SYNC20PGOOD3\nEN19VCC18\nC7L1\nC6VOUT\nPGOOD\nENABLE\nSYNCGNDGNDC2, C3 should be placed at VIN \npins 5,6 and 15,16 respectively.\n(OPTIONAL \nfor improved \nEfficiency) \nPVIN SW\nPGNDL\nVOUTLM20333\nCINCOUT\nLOOP1LOOP2\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nFigure37.Schematic ofLM20333 Highlighting LayoutSensitive Nodes\nFigure38.TypicalApplication Schematic\n22SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nLM20333\nwww.ti.com SNVS558D –MAY2008–REVISED APRIL2013\nTable4.BillofMaterials (VIN=12V,VOUT=3.3V,IOUT=3A,fSW=500kHz)\nID Qty PartNumber Size Description Vendor\nU1 1 LM20333MH HTSSOP IC,Switching Regulator TI\nC1 1 C3225X5R1E226M 1210 22µF,X5R,25V,20% TDK\nC2,C3 2 GRM21BR61E475KA12L 0805 4.7µF,X5R,25V,10% MuRata\nC5,C6 1 C1608X7R1H104K 0603 100nF,X7R,50V,10% TDK\nC4 1 C1608X5R1A105K 0603 1µF,X7R,10V,10% TDK\nC7 1 C1608C0G1H100J 0603 10pF,C0G,50V,5% TDK\nC8 1 C1608C0G1H152J 0603 1.5nF,C0G,50V,5% TDK\nC9 1 6TPB150MAZB B 150µF,POSCAP, 6.3V,20% Sanyo\nD1 1 CMMSH1-40-NST SOD123 Vr=40V,Io=1A,Vf=0.55V Central\nSemiconductor\nL1 1 IHLP4040DZER5R6M01 IHLP4040 5.6µH,0.018Ohms,16A Vishay\nR1,R4 2 CRCW06031002F 0603 10kΩ,1% Vishay\nR2 1 CRCW06031502F 0603 15kΩ,1% Vishay\nR3 1 CRCW06033092F 0603 30.9kΩ,1% Vishay\nCopyright ©2008–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 23\nProductFolderLinks:LM20333\nLM20333\nSNVS558D –MAY2008–REVISED APRIL2013 www.ti.com\nREVISION HISTORY\nChanges fromRevision C(April2013)toRevision D Page\n•Changed layoutofNationalDataSheettoTIformat.......................................................................................................... 23\n24SubmitDocumentation Feedback Copyright ©2008–2013,TexasInstruments Incorporated\nProductFolderLinks:LM20333\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM20333MH/NOPB ACTIVE HTSSOP PWP 2073RoHS & Green SN Level-1-260C-UNLIM -40 to 125 20333MH\nLM20333MHE/NOPB ACTIVE HTSSOP PWP 20250RoHS & Green SN Level-1-260C-UNLIM -40 to 125 20333MH\nLM20333MHX/NOPB ACTIVE HTSSOP PWP 202500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 20333MH\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM20333MHE/NOPB HTSSOP PWP 20250 178.0 16.46.957.11.68.016.0 Q1\nLM20333MHX/NOPB HTSSOP PWP 202500 330.0 16.46.957.11.68.016.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM20333MHE/NOPB HTSSOP PWP 20250 210.0 185.0 35.0\nLM20333MHX/NOPB HTSSOP PWP 202500 367.0 367.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLM20333MH/NOPB PWP HTSSOP 20 73 495 82514.6 4.06PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nMECHANICAL  DATA\nPWP0020A\nwww .ti.comMXA20A (Rev C)\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM20333MHX/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.5V to 36V
  - Output Voltage: Adjustable down to 0.8V
- **Current Ratings:**
  - Continuous Output Current: 3A
  - Peak Output Current: 5.2A
- **Power Consumption:**
  - Operating Quiescent Current: 3mA (typical)
  - Shutdown Quiescent Current: 180µA (max)
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to +125°C
- **Package Type:**
  - 20-Pin HTSSOP with Exposed Pad
- **Special Features:**
  - Integrated Over Voltage Protection (OVP)
  - Integrated Under Voltage Lockout (UVLO)
  - Programmable Soft-start with External Capacitor
  - Frequency Synchronization from 250kHz to 1.5MHz
  - Compatible with Pre-biased Loads
  - Power Good (PGOOD) Output
  - Non-linear Current Mode Slope Compensation
- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The LM20333 is a synchronous buck regulator designed to efficiently convert a higher input voltage to a lower output voltage while delivering up to 3A of load current. It features integrated power MOSFETs, which help achieve high efficiency (up to 94%) and minimize the number of external components required for operation. The device employs current mode control for improved transient response and stability, making it suitable for a variety of applications.

#### Typical Applications:
- **Power Management:** Ideal for powering high-performance DSPs, FPGAs, ASICs, and microprocessors.
- **Communications Infrastructure:** Used in devices requiring efficient power conversion.
- **Automotive Applications:** Suitable for automotive power supply systems due to its wide input voltage range and robust protection features.
- **Point of Load Regulation:** Effective in multi-rail power supply architectures where precise voltage regulation is necessary.

The LM20333 is particularly advantageous in applications where space is limited, and efficiency is critical, such as in portable devices and compact electronic systems. Its ability to handle pre-biased loads and provide fault protection enhances its reliability in demanding environments.