0.6
2018.2
Jun 14 2018
20:41:02
C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.sim/sim_1/synth/timing/xsim/filter_sim_time_synth.v,1683883539,verilog,,,,RAM32X1S_HD1;RAM32X1S_HD2;RAM32X1S_HD3;RAM32X1S_HD4;RAM32X1S_HD5;RAM32X1S_HD6;RAM32X1S_HD7;RAM32X1S_UNIQ_BASE_;control_unit;fir_filter;glbl;mac;mlab_ram;mlab_rom,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.srcs/sim_1/new/sim_fir_filter.vhd,1683708786,vhdl,,,,filter_sim,,,,,,,,
