Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 923851cd1a074b5cafc24919b58d003e --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L blk_mem_gen_v8_4_2 -L dist_mem_gen_v8_0_12 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kyber_top_tb_behav xil_defaultlib.Kyber_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'd' [C:/Users/lenovo/Desktop/2022FPGA-SOC/kyber_final/design_files/NTT_core_Server.v:662]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'd' [C:/Users/lenovo/Desktop/2022FPGA-SOC/kyber_final/design_files/NTT_core_Client.v:497]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'd' [C:/Users/lenovo/Desktop/2022FPGA-SOC/kyber_final/design_files/NTT_core_Client.v:499]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 34 for port 'din' [C:/Users/lenovo/Desktop/2022FPGA-SOC/kyber_final/design_files/Kyber_Client.v:505]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
