#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep  3 20:07:55 2025
# Process ID         : 4811
# Current directory  : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/synth_1
# Command line       : vivado -log fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl
# Log file           : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/synth_1/fpga.vds
# Journal file       : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/synth_1/vivado.jou
# Running On         : lampranthus
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics
# CPU Frequency      : 4038.115 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16052 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20347 MB
# Available Virtual  : 15438 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: synth_design -top fpga -part xcku035-fbva676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Device 21-403] Loading part xcku035-fbva676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4865
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.254 ; gain = 379.773 ; free physical = 5904 ; free virtual = 13159
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'VALID_ADDR_WIDTH' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/axi_ram.v:88]
WARNING: [Synth 8-11065] parameter 'WORD_WIDTH' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/axi_ram.v:89]
WARNING: [Synth 8-11065] parameter 'WORD_SIZE' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/axi_ram.v:90]
WARNING: [Synth 8-11065] parameter 'RAM_DATA_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:179]
WARNING: [Synth 8-11065] parameter 'RAM_WORD_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:180]
WARNING: [Synth 8-11065] parameter 'RAM_WORD_SIZE' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:181]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_BYTES' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:183]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_DWORDS' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:184]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:186]
WARNING: [Synth 8-11065] parameter 'RAM_OFFSET_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:187]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:189]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_COUNT_1' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:190]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_WIDTH_1' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:191]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_COUNT_2' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:192]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_WIDTH_2' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:193]
WARNING: [Synth 8-11065] parameter 'OP_TAG_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:195]
WARNING: [Synth 8-11065] parameter 'OP_TABLE_READ_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:196]
WARNING: [Synth 8-11065] parameter 'TX_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:198]
WARNING: [Synth 8-11065] parameter 'CL_CPLH_FC_LIMIT' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:200]
WARNING: [Synth 8-11065] parameter 'CL_CPLD_FC_LIMIT' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:201]
WARNING: [Synth 8-11065] parameter 'STATUS_FIFO_ADDR_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:203]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:204]
WARNING: [Synth 8-11065] parameter 'INIT_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:206]
WARNING: [Synth 8-11065] parameter 'RAM_DATA_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:164]
WARNING: [Synth 8-11065] parameter 'RAM_WORD_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:165]
WARNING: [Synth 8-11065] parameter 'RAM_WORD_SIZE' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:166]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_BYTES' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:168]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_DWORDS' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:169]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:171]
WARNING: [Synth 8-11065] parameter 'RAM_OFFSET_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:172]
WARNING: [Synth 8-11065] parameter 'WORD_LEN_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:173]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:174]
WARNING: [Synth 8-11065] parameter 'MASK_FIFO_ADDR_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:176]
WARNING: [Synth 8-11065] parameter 'OP_TAG_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:178]
WARNING: [Synth 8-11065] parameter 'TX_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:180]
WARNING: [Synth 8-11065] parameter 'INT_ADDR_WIDTH' becomes localparam in 'dma_psdpram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_psdpram.v:74]
WARNING: [Synth 8-11065] parameter 'AXIL_CTRL_DATA_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:183]
WARNING: [Synth 8-11065] parameter 'AXIL_CTRL_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:184]
WARNING: [Synth 8-11065] parameter 'AXIL_CTRL_STRB_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:185]
WARNING: [Synth 8-11065] parameter 'AXI_DATA_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:187]
WARNING: [Synth 8-11065] parameter 'AXI_STRB_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:188]
WARNING: [Synth 8-11065] parameter 'AXI_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:189]
WARNING: [Synth 8-11065] parameter 'AXI_ID_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:190]
WARNING: [Synth 8-11065] parameter 'AXIL_MSIX_DATA_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:192]
WARNING: [Synth 8-11065] parameter 'AXIL_MSIX_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:193]
WARNING: [Synth 8-11065] parameter 'AXIL_MSIX_STRB_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:194]
WARNING: [Synth 8-11065] parameter 'RAM_SEL_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:196]
WARNING: [Synth 8-11065] parameter 'RAM_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:197]
WARNING: [Synth 8-11065] parameter 'RAM_SEG_COUNT' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:198]
WARNING: [Synth 8-11065] parameter 'RAM_SEG_DATA_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:199]
WARNING: [Synth 8-11065] parameter 'RAM_SEG_BE_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:200]
WARNING: [Synth 8-11065] parameter 'RAM_SEG_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:201]
WARNING: [Synth 8-11065] parameter 'PCIE_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:203]
WARNING: [Synth 8-11065] parameter 'DMA_LEN_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:204]
WARNING: [Synth 8-11065] parameter 'DMA_TAG_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:205]
WARNING: [Synth 8-11065] parameter 'IRQ_INDEX_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:207]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:190]
WARNING: [Synth 8-11065] parameter 'TLP_STRB_WIDTH' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:191]
WARNING: [Synth 8-11065] parameter 'TLP_HDR_WIDTH' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:192]
WARNING: [Synth 8-11065] parameter 'TLP_SEG_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:193]
WARNING: [Synth 8-11065] parameter 'TX_SEQ_NUM_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:194]
WARNING: [Synth 8-11065] parameter 'TX_SEQ_NUM_WIDTH' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:195]
WARNING: [Synth 8-11065] parameter 'TX_SEQ_NUM_ENABLE' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:196]
WARNING: [Synth 8-11065] parameter 'PF_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:197]
WARNING: [Synth 8-11065] parameter 'VF_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:198]
WARNING: [Synth 8-11065] parameter 'F_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:199]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_WIDTH' becomes localparam in 'pcie_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:114]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_SIZE' becomes localparam in 'pcie_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:115]
WARNING: [Synth 8-11065] parameter 'AXI_BURST_SIZE' becomes localparam in 'pcie_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:116]
WARNING: [Synth 8-11065] parameter 'AXI_MAX_BURST_SIZE' becomes localparam in 'pcie_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:117]
WARNING: [Synth 8-11065] parameter 'PAYLOAD_MAX' becomes localparam in 'pcie_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:119]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_BYTES' becomes localparam in 'pcie_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:121]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_DWORDS' becomes localparam in 'pcie_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:122]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'pcie_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:124]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_WIDTH' becomes localparam in 'pcie_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:98]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_SIZE' becomes localparam in 'pcie_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:99]
WARNING: [Synth 8-11065] parameter 'AXI_BURST_SIZE' becomes localparam in 'pcie_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:100]
WARNING: [Synth 8-11065] parameter 'AXI_MAX_BURST_SIZE' becomes localparam in 'pcie_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:101]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_BYTES' becomes localparam in 'pcie_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:103]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_DWORDS' becomes localparam in 'pcie_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:104]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'pcie_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:106]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'pcie_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:108]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_BYTES' becomes localparam in 'pcie_axil_master' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:113]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_DWORDS' becomes localparam in 'pcie_axil_master' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:114]
WARNING: [Synth 8-11065] parameter 'CHUNK_WIDTH' becomes localparam in 'pcie_axil_master' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:116]
WARNING: [Synth 8-11065] parameter 'RESP_FIFO_ADDR_WIDTH' becomes localparam in 'pcie_axil_master' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:118]
WARNING: [Synth 8-11065] parameter 'TBL_ADDR_WIDTH' becomes localparam in 'pcie_msix' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:101]
WARNING: [Synth 8-11065] parameter 'PBA_ADDR_WIDTH' becomes localparam in 'pcie_msix' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:102]
WARNING: [Synth 8-11065] parameter 'PBA_ADDR_WIDTH_INT' becomes localparam in 'pcie_msix' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:103]
WARNING: [Synth 8-11065] parameter 'INDEX_SHIFT' becomes localparam in 'pcie_msix' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:105]
WARNING: [Synth 8-11065] parameter 'WORD_SELECT_SHIFT' becomes localparam in 'pcie_msix' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:106]
WARNING: [Synth 8-11065] parameter 'WORD_SELECT_WIDTH' becomes localparam in 'pcie_msix' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:107]
WARNING: [Synth 8-11065] parameter 'CL_PORTS' becomes localparam in 'pcie_tlp_demux' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux.v:112]
WARNING: [Synth 8-11065] parameter 'TLP_SEG_DATA_WIDTH' becomes localparam in 'pcie_tlp_demux' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux.v:114]
WARNING: [Synth 8-11065] parameter 'TLP_SEG_STRB_WIDTH' becomes localparam in 'pcie_tlp_demux' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux.v:115]
WARNING: [Synth 8-11065] parameter 'SEG_SEL_WIDTH' becomes localparam in 'pcie_tlp_demux' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux.v:117]
WARNING: [Synth 8-11065] parameter 'BAR_IDS_INT' becomes localparam in 'pcie_tlp_demux_bar' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux_bar.v:123]
WARNING: [Synth 8-11065] parameter 'INT_TLP_SEG_COUNT' becomes localparam in 'pcie_tlp_fifo' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo.v:94]
WARNING: [Synth 8-11065] parameter 'IN_TLP_SEG_DATA_WIDTH' becomes localparam in 'pcie_tlp_fifo' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo.v:96]
WARNING: [Synth 8-11065] parameter 'IN_TLP_SEG_STRB_WIDTH' becomes localparam in 'pcie_tlp_fifo' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo.v:97]
INFO: [Common 17-14] Message 'Synth 8-11065' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga.v:34]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75998]
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75998]
INFO: [Synth 8-6157] synthesizing module 'pcie3_ultrascale_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/synth_1/.Xil/Vivado-4811-lampranthus/realtime/pcie3_ultrascale_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_ultrascale_0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/synth_1/.Xil/Vivado-4811-lampranthus/realtime/pcie3_ultrascale_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga.v:189]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga.v:210]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_msix_enable' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga.v:301]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_msix_mask' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga.v:302]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga_core.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b0 
	Parameter CQ_STRADDLE bound to: 1'b0 
	Parameter CC_STRADDLE bound to: 1'b0 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter BAR0_APERTURE bound to: 24 - type: integer 
	Parameter BAR2_APERTURE bound to: 24 - type: integer 
	Parameter BAR4_APERTURE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'example_core_pcie_us' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b0 
	Parameter CQ_STRADDLE bound to: 1'b0 
	Parameter CC_STRADDLE bound to: 1'b0 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter READ_TX_LIMIT bound to: 8 - type: integer 
	Parameter READ_CPLH_FC_LIMIT bound to: 64 - type: integer 
	Parameter READ_CPLD_FC_LIMIT bound to: 960 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter WRITE_TX_LIMIT bound to: 8 - type: integer 
	Parameter BAR0_APERTURE bound to: 24 - type: integer 
	Parameter BAR2_APERTURE bound to: 24 - type: integer 
	Parameter BAR4_APERTURE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b0 
	Parameter CQ_STRADDLE bound to: 1'b0 
	Parameter CC_STRADDLE bound to: 1'b0 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter READ_EXT_TAG_ENABLE bound to: 1 - type: integer 
	Parameter READ_MAX_READ_REQ_SIZE bound to: 1 - type: integer 
	Parameter READ_MAX_PAYLOAD_SIZE bound to: 1 - type: integer 
	Parameter MSIX_ENABLE bound to: 1 - type: integer 
	Parameter MSI_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_cfg' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_cfg.v:34]
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter VF_OFFSET bound to: 64 - type: integer 
	Parameter PCIE_CAP_OFFSET bound to: 12'b000011000000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_cfg' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_cfg.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_rc' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_rc.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_rc' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_rc.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_rq' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_rq.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter RQ_STRADDLE bound to: 1'b0 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter CTRL_OUT_EN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_rq' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_rq.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_cq' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_cq.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter CQ_STRADDLE bound to: 1'b0 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized1' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 0 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized1' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_cq' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_cq.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_cc' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_cc.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter CC_STRADDLE bound to: 1'b0 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized2' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter CTRL_OUT_EN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized2' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_cc' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_cc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'example_core_pcie' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter IMM_ENABLE bound to: 1 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter READ_TX_LIMIT bound to: 8 - type: integer 
	Parameter READ_CPLH_FC_LIMIT bound to: 64 - type: integer 
	Parameter READ_CPLD_FC_LIMIT bound to: 960 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter WRITE_TX_LIMIT bound to: 8 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
	Parameter BAR0_APERTURE bound to: 24 - type: integer 
	Parameter BAR2_APERTURE bound to: 24 - type: integer 
	Parameter BAR4_APERTURE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_demux_bar' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux_bar.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter FIFO_ENABLE bound to: 0 - type: integer 
	Parameter BAR_BASE bound to: 0 - type: integer 
	Parameter BAR_STRIDE bound to: 2 - type: integer 
	Parameter BAR_IDS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_demux' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_WATERMARK bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_demux' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_demux_bar' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux_bar.v:34]
WARNING: [Synth 8-7071] port 'in_tlp_seq' of module 'pcie_tlp_demux_bar' is unconnected for instance 'pcie_tlp_demux_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:370]
WARNING: [Synth 8-7071] port 'out_tlp_seq' of module 'pcie_tlp_demux_bar' is unconnected for instance 'pcie_tlp_demux_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:370]
WARNING: [Synth 8-7023] instance 'pcie_tlp_demux_inst' of module 'pcie_tlp_demux_bar' has 27 connections declared, but only 25 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:370]
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_mux' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_mux.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_mux' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_axil_master' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:428]
INFO: [Synth 8-6155] done synthesizing module 'pcie_axil_master' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_axi_master' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_demux__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter FIFO_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_demux__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_demux.v:34]
WARNING: [Synth 8-7071] port 'in_tlp_seq' of module 'pcie_tlp_demux' is unconnected for instance 'pcie_tlp_demux_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master.v:175]
WARNING: [Synth 8-7071] port 'out_tlp_seq' of module 'pcie_tlp_demux' is unconnected for instance 'pcie_tlp_demux_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master.v:175]
WARNING: [Synth 8-7023] instance 'pcie_tlp_demux_inst' of module 'pcie_tlp_demux' has 32 connections declared, but only 30 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master.v:175]
INFO: [Synth 8-6157] synthesizing module 'pcie_axi_master_rd' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:400]
INFO: [Synth 8-6155] done synthesizing module 'pcie_axi_master_rd' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_axi_master_wr' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:281]
INFO: [Synth 8-6155] done synthesizing module 'pcie_axi_master_wr' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:34]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pulse_merge.v:34]
	Parameter INPUT_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pulse_merge.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_axi_master' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/axi_ram.v:34]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/axi_ram.v:194]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/axi_ram.v:34]
WARNING: [Synth 8-689] width (24) of port connection 's_axi_awaddr' does not match port width (16) of module 'axi_ram' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:674]
WARNING: [Synth 8-689] width (24) of port connection 's_axi_araddr' does not match port width (16) of module 'axi_ram' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:693]
INFO: [Synth 8-6157] synthesizing module 'pcie_axil_master__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:428]
INFO: [Synth 8-6155] done synthesizing module 'pcie_axil_master__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 1 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter READ_TX_LIMIT bound to: 8 - type: integer 
	Parameter READ_CPLH_FC_LIMIT bound to: 64 - type: integer 
	Parameter READ_CPLD_FC_LIMIT bound to: 960 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter WRITE_TX_LIMIT bound to: 8 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_rd' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter TX_LIMIT bound to: 8 - type: integer 
	Parameter CPLH_FC_LIMIT bound to: 64 - type: integer 
	Parameter CPLD_FC_LIMIT bound to: 960 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:995]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_rd' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_wr' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 1 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter TX_LIMIT bound to: 8 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_wr' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie.v:34]
WARNING: [Synth 8-7071] port 'stat_rd_op_start_tag' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_op_start_len' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_op_start_valid' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_op_finish_tag' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_op_finish_status' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_op_finish_valid' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_req_start_tag' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_req_start_len' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_req_start_valid' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_req_finish_tag' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_req_finish_status' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_req_finish_valid' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_req_timeout' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_op_table_full' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_no_tags' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_tx_limit' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_rd_tx_stall' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_op_start_tag' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_op_start_len' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_op_start_valid' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_op_finish_tag' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_op_finish_status' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_op_finish_valid' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_req_start_tag' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_req_start_len' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_req_start_valid' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_req_finish_tag' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_req_finish_status' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_req_finish_valid' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_op_table_full' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_tx_limit' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7071] port 'stat_wr_tx_stall' of module 'dma_if_pcie' is unconnected for instance 'dma_if_pcie_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
WARNING: [Synth 8-7023] instance 'dma_if_pcie_inst' of module 'dma_if_pcie' has 106 connections declared, but only 74 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:809]
INFO: [Synth 8-6157] synthesizing module 'pcie_msix' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:34]
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_msix' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:34]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pulse_merge.v:34]
	Parameter INPUT_WIDTH bound to: 4 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pulse_merge.v:34]
INFO: [Synth 8-6157] synthesizing module 'example_core' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core.v:34]
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 1 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 8 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_psdpram' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_psdpram.v:34]
	Parameter SIZE bound to: 16384 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_psdpram' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_psdpram.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core.v:465]
INFO: [Synth 8-6155] done synthesizing module 'example_core' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core.v:34]
INFO: [Synth 8-6155] done synthesizing module 'example_core_pcie' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie.v:34]
INFO: [Synth 8-6155] done synthesizing module 'example_core_pcie_us' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core_pcie_us.v:34]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_msix_enable' does not match port width (4) of module 'example_core_pcie_us' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga_core.v:243]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_msix_mask' does not match port width (4) of module 'example_core_pcie_us' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga_core.v:244]
WARNING: [Synth 8-689] width (8) of port connection 'cfg_interrupt_msix_vf_enable' does not match port width (252) of module 'example_core_pcie_us' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga_core.v:245]
WARNING: [Synth 8-689] width (8) of port connection 'cfg_interrupt_msix_vf_mask' does not match port width (252) of module 'example_core_pcie_us' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga_core.v:246]
WARNING: [Synth 8-689] width (4) of port connection 'cfg_interrupt_msi_function_number' does not match port width (8) of module 'example_core_pcie_us' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga_core.v:254]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga_core.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/fpga.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'cfg_mgmt_read_data_reg_reg' and it is trimmed from '32' to '15' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_cfg.v:154]
WARNING: [Synth 8-6014] Unused sequential element watermark_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:258]
WARNING: [Synth 8-6014] Unused sequential element watermark_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:258]
WARNING: [Synth 8-6014] Unused sequential element out_fifo_out_tlp_valid_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tlp_frame_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_rc.v:472]
WARNING: [Synth 8-6014] Unused sequential element full_cur_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:381]
WARNING: [Synth 8-6014] Unused sequential element half_full_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:382]
WARNING: [Synth 8-6014] Unused sequential element watermark_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:383]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:767]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:768]
WARNING: [Synth 8-6014] Unused sequential element count_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:769]
WARNING: [Synth 8-6014] Unused sequential element seg_ctrl_mem_rd_addr_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:772]
WARNING: [Synth 8-6014] Unused sequential element ctrl_mem_rd_data_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:775]
WARNING: [Synth 8-6014] Unused sequential element out_ctrl_tlp_ready_int_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:797]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_strb_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:799]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:800]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:801]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_sop_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:802]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_eop_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:803]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_strb_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:805]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:806]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:807]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_sop_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:808]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_eop_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:809]
WARNING: [Synth 8-6014] Unused sequential element watermark_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:258]
WARNING: [Synth 8-6014] Unused sequential element tlp_hdr2_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_rq.v:877]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_tlp_be_reg' and it is trimmed from '8' to '4' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_rq.v:645]
WARNING: [Synth 8-6014] Unused sequential element full_cur_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:381]
WARNING: [Synth 8-6014] Unused sequential element half_full_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:382]
WARNING: [Synth 8-6014] Unused sequential element watermark_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:383]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:767]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:768]
WARNING: [Synth 8-6014] Unused sequential element count_ctrl_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:769]
WARNING: [Synth 8-6014] Unused sequential element seg_ctrl_mem_rd_addr_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:772]
WARNING: [Synth 8-6014] Unused sequential element ctrl_mem_rd_data_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:775]
WARNING: [Synth 8-6014] Unused sequential element out_ctrl_tlp_ready_int_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:797]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_strb_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:799]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:800]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:801]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_sop_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:802]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_eop_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:803]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_strb_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:805]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:806]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:807]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_sop_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:808]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_eop_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:809]
WARNING: [Synth 8-6014] Unused sequential element watermark_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:258]
WARNING: [Synth 8-6014] Unused sequential element tlp_frame_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_cq.v:500]
WARNING: [Synth 8-3936] Found unconnected internal register 'cq_strb_sop_reg' and it is trimmed from '8' to '1' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_cq.v:311]
WARNING: [Synth 8-6014] Unused sequential element tlp_hdr2_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_cc.v:540]
WARNING: [Synth 8-3936] Found unconnected internal register 'seg_tlp_hdr_reg' and it is trimmed from '128' to '119' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_us_if_cc.v:389]
WARNING: [Synth 8-6014] Unused sequential element req_first_be_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:953]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_req_tlp_hdr_fmt_reg' and it is trimmed from '3' to '2' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:351]
WARNING: [Synth 8-6014] Unused sequential element tlp_dword_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:820]
WARNING: [Synth 8-6014] Unused sequential element first_be_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:821]
WARNING: [Synth 8-6014] Unused sequential element last_be_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:822]
WARNING: [Synth 8-6014] Unused sequential element last_tlp_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:833]
WARNING: [Synth 8-6014] Unused sequential element tlp_cmd_last_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:852]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_req_tlp_hdr_fmt_reg' and it is trimmed from '3' to '2' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:336]
WARNING: [Synth 8-6014] Unused sequential element tr_dword_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:451]
WARNING: [Synth 8-6014] Unused sequential element type_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:458]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_req_tlp_hdr_fmt_reg' and it is trimmed from '3' to '2' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_req_tlp_hdr_addr_reg' and it is trimmed from '64' to '24' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:272]
WARNING: [Synth 8-6014] Unused sequential element req_first_be_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:953]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_req_tlp_hdr_fmt_reg' and it is trimmed from '3' to '2' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:351]
WARNING: [Synth 8-6014] Unused sequential element error_code_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:1413]
WARNING: [Synth 8-6014] Unused sequential element zero_len_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:1418]
WARNING: [Synth 8-6014] Unused sequential element ram_mask_0_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:1420]
WARNING: [Synth 8-6014] Unused sequential element cycle_byte_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:1423]
WARNING: [Synth 8-6014] Unused sequential element op_dword_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:1426]
WARNING: [Synth 8-6014] Unused sequential element active_tag_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:1507]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_cpl_tlp_hdr_tag_reg' and it is trimmed from '10' to '6' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:973]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_cpl_tlp_hdr_requester_id_reg' and it is trimmed from '16' to '8' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:990]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_cpl_tlp_hdr_lower_addr_reg' and it is trimmed from '7' to '2' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:992]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_desc_status_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:491]
WARNING: [Synth 8-6014] Unused sequential element stat_rd_req_start_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:505]
WARNING: [Synth 8-6014] Unused sequential element stat_rd_req_finish_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:508]
WARNING: [Synth 8-6014] Unused sequential element tr_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:1034]
WARNING: [Synth 8-6014] Unused sequential element read_pcie_addr_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:1039]
WARNING: [Synth 8-6014] Unused sequential element read_ram_mask_0_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:1045]
WARNING: [Synth 8-6014] Unused sequential element ram_wrap_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:1047]
WARNING: [Synth 8-6014] Unused sequential element start_offset_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:1051]
WARNING: [Synth 8-6014] Unused sequential element end_offset_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:1052]
WARNING: [Synth 8-6014] Unused sequential element m_axis_write_desc_status_valid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:385]
WARNING: [Synth 8-6014] Unused sequential element vec_mask_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:404]
WARNING: [Synth 8-6014] Unused sequential element s_axil_wready_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_msix.v:213]
WARNING: [Synth 8-4767] Trying to implement RAM 'pba_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "pba_mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element axil_ctrl_wready_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/rtl/common/example_core.v:277]
WARNING: [Synth 8-7129] Port wr_cmd_addr[19] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[18] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[9] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_cmd_addr[8] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[19] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[18] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[9] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_cmd_addr[8] in module dma_psdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[23] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[22] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[21] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[20] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[19] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[18] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[17] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[16] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[1] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awaddr[0] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awprot[2] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awprot[1] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_awprot[0] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_wstrb[3] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_wstrb[2] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_wstrb[1] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_wstrb[0] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[23] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[22] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[21] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[20] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[19] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[18] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[17] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[16] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[1] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_araddr[0] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_arprot[2] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_arprot[1] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_ctrl_arprot[0] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_cmd_sel[3] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_cmd_sel[2] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_cmd_sel[1] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_cmd_sel[0] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_wr_cmd_sel[3] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_wr_cmd_sel[2] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_wr_cmd_sel[1] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_wr_cmd_sel[0] in module example_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_awprot[2] in module pcie_msix is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_awprot[1] in module pcie_msix is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_awprot[0] in module pcie_msix is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_arprot[2] in module pcie_msix is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_arprot[1] in module pcie_msix is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axil_arprot[0] in module pcie_msix is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[124] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[123] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[122] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[121] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[120] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[119] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[115] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[113] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[112] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[111] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[107] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[106] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[95] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[94] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[93] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[92] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[91] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[90] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[89] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[88] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[87] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[86] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[85] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[84] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[83] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[82] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[81] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[80] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[76] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[63] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[62] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[61] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[60] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[59] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[58] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[57] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[56] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[47] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[46] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[39] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[38] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[37] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[36] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[35] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[34] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[31] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[30] in module dma_if_pcie_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_cpl_tlp_hdr[29] in module dma_if_pcie_rd is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.191 ; gain = 592.711 ; free physical = 5496 ; free virtual = 12938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2460.160 ; gain = 595.680 ; free physical = 5496 ; free virtual = 12938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2460.160 ; gain = 595.680 ; free physical = 5496 ; free virtual = 12938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2463.129 ; gain = 0.000 ; free physical = 5517 ; free virtual = 12955
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc] for cell 'pcie3_ultrascale_inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc] for cell 'pcie3_ultrascale_inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:132]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.605 ; gain = 0.000 ; free physical = 5308 ; free virtual = 12763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2650.527 ; gain = 0.000 ; free physical = 5304 ; free virtual = 12761
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2650.527 ; gain = 786.047 ; free physical = 4262 ; free virtual = 11745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-fbva676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2658.531 ; gain = 794.051 ; free physical = 4262 ; free virtual = 11745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 69).
Applied set_property KEEP_HIERARCHY = SOFT for pcie3_ultrascale_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2658.531 ; gain = 794.051 ; free physical = 4246 ; free virtual = 11730
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_len_reg_reg' and it is trimmed from '13' to '12' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_rd.v:825]
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg_reg' in module 'pcie_axi_master_rd'
INFO: [Synth 8-802] inferred FSM for state register 'tlp_state_reg_reg' in module 'pcie_axi_master_rd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pcie_axi_master_wr'
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg_reg' in module 'axi_ram'
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_len_reg_reg' and it is trimmed from '12' to '2' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:1057]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_cmd_pcie_addr_reg_reg' and it is trimmed from '64' to '2' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:1067]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pcie_msix'
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_data_reg" of size (depth=32 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_seq_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_bar_id_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_func_num_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          TLP_STATE_IDLE |                               00 |                               00
           TLP_STATE_CPL |                               01 |                               11
        TLP_STATE_HEADER |                               10 |                               01
      TLP_STATE_TRANSFER |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlp_state_reg_reg' using encoding 'sequential' in module 'pcie_axi_master_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          AXI_STATE_IDLE |                               00 |                               00
         AXI_STATE_START |                               01 |                               01
      AXI_STATE_WAIT_END |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg_reg' using encoding 'sequential' in module 'pcie_axi_master_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
          STATE_TRANSFER |                              010 |                               01
          STATE_WAIT_END |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'pcie_axi_master_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WRITE_STATE_IDLE |                               00 |                               00
       WRITE_STATE_BURST |                               01 |                               01
        WRITE_STATE_RESP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg_reg' using encoding 'sequential' in module 'axi_ram'
INFO: [Synth 8-3971] The signal "pcie_msix:/tbl_mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
        STATE_READ_TBL_1 |                               01 |                               01
        STATE_READ_TBL_2 |                               10 |                               10
          STATE_SEND_TLP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'pcie_msix'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2658.531 ; gain = 794.051 ; free physical = 555 ; free virtual = 8038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 13    
	   2 Input   52 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 7     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   22 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 11    
	   3 Input   16 Bit       Adders := 5     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 9     
	   3 Input   13 Bit       Adders := 7     
	   4 Input   13 Bit       Adders := 2     
	   4 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 5     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 11    
	   3 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 23    
	   3 Input    7 Bit       Adders := 11    
	   4 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 36    
	   3 Input    6 Bit       Adders := 5     
	   4 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 7     
	   3 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 9     
	   4 Input    4 Bit       Adders := 2     
	   6 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 10    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 47    
	              128 Bit    Registers := 35    
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 20    
	               60 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               24 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 37    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 88    
	                7 Bit    Registers := 20    
	                6 Bit    Registers := 45    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 47    
	                3 Bit    Registers := 61    
	                2 Bit    Registers := 61    
	                1 Bit    Registers := 310   
+---RAMs : 
	             512K Bit	(2048 X 256 bit)          RAMs := 1     
	              64K Bit	(256 X 256 bit)          RAMs := 2     
	               8K Bit	(32 X 256 bit)          RAMs := 1     
	               4K Bit	(32 X 128 bit)          RAMs := 1     
	               4K Bit	(64 X 64 bit)          RAMs := 1     
	              256 Bit	(32 X 8 bit)          RAMs := 2     
	              128 Bit	(32 X 4 bit)          RAMs := 1     
	               96 Bit	(32 X 3 bit)          RAMs := 1     
	               32 Bit	(32 X 1 bit)          RAMs := 3     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 1     
	   3 Input  512 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 207   
	   3 Input  256 Bit        Muxes := 2     
	   4 Input  256 Bit        Muxes := 4     
	   2 Input  160 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 28    
	   4 Input  128 Bit        Muxes := 3     
	  12 Input  128 Bit        Muxes := 1     
	   3 Input  125 Bit        Muxes := 1     
	   4 Input  120 Bit        Muxes := 1     
	   2 Input  119 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 57    
	  48 Input   64 Bit        Muxes := 6     
	   3 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 16    
	   7 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   7 Input   24 Bit        Muxes := 2     
	   3 Input   24 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 27    
	   3 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 1     
	   7 Input   13 Bit        Muxes := 2     
	   3 Input   13 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 16    
	   4 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 8     
	   3 Input   12 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 2     
	   7 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 6     
	   4 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 3     
	   3 Input   10 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 13    
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 60    
	   4 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 5     
	   7 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 34    
	   3 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 46    
	   7 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 61    
	   7 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 112   
	   3 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 9     
	  15 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 494   
	   3 Input    1 Bit        Muxes := 47    
	   7 Input    1 Bit        Muxes := 28    
	   4 Input    1 Bit        Muxes := 62    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design fpga has port sfp_1_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sfp_1_led[0] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sfp_2_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sfp_2_led[0] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sma_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sma_led[0] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB2 has port P[7] driven by constant 1
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB2 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB2 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB2 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB2 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB2 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB2 has port P[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlp_hdr1_reg_reg)
INFO: [Synth 8-3886] merging instance 'wr_req_fifo_inst/out_seg_offset_reg_reg[0]' (FDRE) to 'wr_req_fifo_inst/out_seg_offset_reg_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wr_req_fifo_inst/\out_seg_offset_reg_reg[-1] )
INFO: [Synth 8-4471] merging register 'rd_ptr_ctrl_reg_reg[7:0]' into 'rd_ptr_ctrl_reg_reg[7:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:767]
INFO: [Synth 8-4471] merging register 'rd_ptr_reg_reg[7:0]' into 'rd_ptr_reg_reg[7:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo_raw.v:766]
INFO: [Synth 8-4471] merging register 'pcie_tlp_fifo_inst/out_sel_seg_reg_reg[0][0:0]' into 'pcie_tlp_fifo_inst/out_sel_seg_reg_reg[0][0:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo.v:374]
INFO: [Synth 8-4471] merging register 'pcie_tlp_fifo_inst/out_sel_seg_reg_reg[0][0:0]' into 'pcie_tlp_fifo_inst/out_sel_seg_reg_reg[0][0:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_tlp_fifo.v:374]
WARNING: [Synth 8-6014] Unused sequential element pcie_tlp_fifo_inst/out_fifo_out_tlp_seq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element pcie_tlp_fifo_inst/out_fifo_out_tlp_bar_id_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element pcie_tlp_fifo_inst/out_fifo_out_tlp_func_num_reg was removed. 
INFO: [Synth 8-5544] ROM "tlp_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg" of size (depth=32 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_seq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_error_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cpl_fifo_inst/seg_ram[0].seg_mem_seq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cpl_fifo_inst/seg_ram[0].seg_mem_bar_id_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cpl_fifo_inst/seg_ram[0].seg_mem_func_num_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cpl_fifo_inst/seg_ram[0].seg_mem_error_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cpl_fifo_inst/seg_ram[0].seg_mem_sop_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg" of size (depth=32 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[141]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[140]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[13]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[140]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[139]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[12]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[139]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[138]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[11]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[138]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[137]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[10]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[137]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[136]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[9]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[136]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[135]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[8]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[135]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[134]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[7]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[134]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[133]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[6]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[133]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[132]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[5]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[132]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[131]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[4]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[131]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[130]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[3]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[130]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[129]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[2]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[129]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[128]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[1]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[128]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[155]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[0]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[155]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[154]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[27]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[154]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[153]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[26]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[153]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[152]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[25]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[152]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[151]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[24]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[151]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[150]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[23]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[150]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[149]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[22]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[149]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[148]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[21]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[148]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[147]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[20]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[147]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[146]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[19]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[146]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[145]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[18]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[145]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[144]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[17]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[144]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[143]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[16]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[143]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[142]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[15]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[142]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[167]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[14]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[39]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[167]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[159]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[39]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[159]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[158]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[31]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[158]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[157]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[30]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[157]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[156]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[29]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[156]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[204]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[28]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[76]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[204]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[239]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[76]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[111]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[239]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[235]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[111]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[107]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[235]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[234]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[107]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[106]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[234]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[252]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[106]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[125]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[253]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[255]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[125]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[124]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[252]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[250]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[124]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[122]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[251]' (FDSE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[249]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[123]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[121]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[250]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[247]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[122]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[119]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[247]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[243]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[119]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[115]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[243]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[241]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[115]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[113]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[241]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[240]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[113]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\rx_cpl_tlp_hdr_reg_reg[240] )
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[112]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\rx_cpl_tlp_hdr_reg_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\rx_cpl_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_wr_addr_reg_reg[6]' (FDRE) to 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/wr_ptr_cur_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_wr_addr_reg_reg[7]' (FDRE) to 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/wr_ptr_cur_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_wr_addr_reg_reg[8]' (FDRE) to 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/wr_ptr_cur_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_wr_addr_reg_reg[9]' (FDRE) to 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/wr_ptr_cur_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_wr_addr_reg_reg[10]' (FDRE) to 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/wr_ptr_cur_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_wr_addr_reg_reg[11]' (FDRE) to 'pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/wr_ptr_cur_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[1]' (FDRE) to 'pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[0]' (FDRE) to 'pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[111]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[111]' (FDRE) to 'pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[110]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[110]' (FDRE) to 'pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[115]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cc_inst/tlp_hdr1_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cc_inst/cpl_fifo_inst/out_seg_offset_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cc_inst/m_axis_cc_tuser_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_cfg_inst/cfg_mgmt_addr_reg_reg[9] )
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_5/i_0/seg_ram[0].seg_mem_hdr_reg_r2_0_63_14_20 from module partition__10 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_7/i_0/seg_ram[1].seg_mem_hdr_reg_r2_0_63_14_20 from module partition__11 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_5/i_0/seg_ram[0].seg_mem_hdr_reg_r2_0_63_21_27 from module partition__10 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_7/i_0/seg_ram[1].seg_mem_hdr_reg_r2_0_63_21_27 from module partition__11 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_5/i_0/seg_ram[0].seg_mem_hdr_reg_r2_0_63_0_6 from module partition__10 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_7/i_0/seg_ram[1].seg_mem_hdr_reg_r2_0_63_0_6 from module partition__11 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_5/i_0/seg_ram[0].seg_mem_hdr_reg_r2_0_63_7_13 from module partition__10 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_7/i_0/seg_ram[1].seg_mem_hdr_reg_r2_0_63_7_13 from module partition__11 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst /i_7/\seg_ram[1].rd_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst /i_5/\seg_ram[0].rd_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/\pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].rd_hdr_reg_reg[127] )
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_7/i_0/seg_ram[1].seg_mem_hdr_reg_r2_0_63_14_20 from module partition__11 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst /\out_tlp_hdr_reg_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst /\out_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/out_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/i_3/i_0/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg_0_31_14_27 from module extram__11 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/i_3/i_0/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg_0_31_0_13 from module extram__11 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/i_3/\pcie_tlp_fifo_inst/out_tlp_hdr_reg_reg[125] )
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/i_3/i_0/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg_0_31_0_13 from module extram__11 due to constant propagation
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[1] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram has port wr_cmd_ready[0] driven by constant 1
INFO: [Synth 8-5546] ROM "dma_enable_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_rd_int_en_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_run_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_run_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_dma_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_dma_offset_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_ram_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_ram_offset_mask_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_ram_offset_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_ram_stride_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_ram_base_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_len_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_len_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_tag_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_status_valid_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_dma_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_dma_offset_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_ram_addr_imm_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_ram_offset_mask_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_ram_offset_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_ram_stride_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_ram_base_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_len_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_len_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_imm_en_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_status_valid_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_enable_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_rd_int_en_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_run_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_run_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_dma_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_dma_offset_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_ram_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_ram_offset_mask_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_ram_offset_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_ram_stride_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_ram_base_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_len_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_block_len_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_tag_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_read_desc_status_valid_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_dma_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_dma_offset_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_ram_addr_imm_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_ram_offset_mask_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_ram_offset_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_ram_stride_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_ram_base_addr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_len_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_block_len_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_imm_en_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_write_desc_status_valid_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_ctrl_bresp_reg_reg[1] )
INFO: [Synth 8-4471] merging register 'resp_chunk_reg_reg[2:0]' into 'resp_chunk_reg_reg[2:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:961]
INFO: [Synth 8-4471] merging register 'offset_reg_reg[2:0]' into 'offset_reg_reg[2:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:461]
INFO: [Synth 8-4471] merging register 'last_cycle_offset_reg_reg[2:0]' into 'last_cycle_offset_reg_reg[2:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axi_master_wr.v:462]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_axil_master_inst/i_13/\resp_fifo_rd_cpl_status_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_axi_master_isnt/pcie_axi_master_rd_inst/temp_tx_cpl_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_axi_master_isnt/pcie_axi_master_rd_inst/max_payload_size_dw_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_axil_master_inst/\req_addr_reg_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_axil_master_inst/\tx_cpl_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_axil_master_inst/status_error_uncor_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_tlp_mux_inst/\port_seg_offset_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_tlp_mux_inst/\port_seg_offset_reg_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_tlp_mux_inst/\port_seg_offset_reg_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_axil_master_inst/\tx_cpl_tlp_hdr_reg_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_axi_master_isnt/pcie_axi_master_rd_inst/tx_cpl_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_tlp_mux_inst/\in_tlp_hdr_reg_reg[0][127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_tlp_mux_inst/\in_tlp_hdr_reg_reg[0][79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_tlp_mux_inst/\in_tlp_hdr_reg_reg[1][127] )
INFO: [Synth 8-4471] merging register 'resp_chunk_reg_reg[2:0]' into 'resp_chunk_reg_reg[2:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/pcie_axil_master.v:961]
WARNING: [Synth 8-3917] design example_core_pcie__GCB1 has port tx_msix_wr_req_tlp_strb driven by constant 1
WARNING: [Synth 8-3917] design example_core_pcie__GCB1 has port tx_msix_wr_req_tlp_sop driven by constant 1
WARNING: [Synth 8-3917] design example_core_pcie__GCB1 has port tx_msix_wr_req_tlp_eop driven by constant 1
INFO: [Synth 8-3971] The signal "example_core_pcie__GCB1/pcie_msix_inst/tbl_mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (msix_pcie_axil_master_inst/\req_addr_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (msix_pcie_axil_master_inst/status_error_uncor_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (msix_pcie_axil_master_inst/i_13/\resp_fifo_rd_cpl_status_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_msix_inst/tx_wr_req_tlp_hdr_reg_reg[127] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (msix_pcie_axil_master_inst/\tx_cpl_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (msix_pcie_axil_master_inst/\tx_cpl_tlp_hdr_reg_reg[79] )
INFO: [Synth 8-4471] merging register 'offset_reg_reg[5:0]' into 'offset_reg_reg[5:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:1060]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_if_pcie_inst/dma_if_pcie_wr_inst /\max_payload_size_dw_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_if_pcie_inst/dma_if_pcie_rd_inst /\max_read_request_size_dw_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_if_pcie_inst/dma_if_pcie_wr_inst /\tx_wr_req_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_if_pcie_inst/dma_if_pcie_rd_inst /\tx_rd_req_tlp_hdr_reg_reg[127] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:07 . Memory (MB): peak = 2674.543 ; gain = 810.062 ; free physical = 238 ; free virtual = 7052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name  | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|dma_psdpram  | genblk1[0].mem_reg_reg | 256 x 256(READ_FIRST)  | W |   | 256 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|dma_psdpram  | genblk1[1].mem_reg_reg | 256 x 256(READ_FIRST)  | W |   | 256 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|axi_ram_inst | mem_reg                | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
+-------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                               | RTL Object                                                                                   | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst  | seg_ram[0].seg_mem_hdr_reg                                                                   | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|\core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst  | seg_ram[0].seg_mem_seq_reg                                                                   | User Attribute | 64 x 3               | RAM64M8 x 1    | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_data_reg                                                                  | User Attribute | 64 x 256             | RAM64M8 x 37   | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_strb_reg                                                                  | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_hdr_reg                                                                   | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_seq_reg                                                                   | User Attribute | 64 x 3               | RAM64M8 x 1    | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_eop_reg                                                                   | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_data_reg                                                                  | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_data_reg                                                                  | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_strb_reg                                                                  | User Attribute | 64 x 4               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_strb_reg                                                                  | User Attribute | 64 x 4               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_hdr_reg                                                                   | User Attribute | 64 x 128             | RAM64M8 x 38   | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_hdr_reg                                                                   | User Attribute | 64 x 128             | RAM64M8 x 38   | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_error_reg                                                                 | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_error_reg                                                                 | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_sop_reg                                                                   | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_sop_reg                                                                   | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_eop_reg                                                                   | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_eop_reg                                                                   | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg                                                 | Implied        | 32 x 256             | RAM32M16 x 19  | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_strb_reg                                                 | Implied        | 32 x 8               | RAM32M16 x 1   | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg                                                  | Implied        | 32 x 128             | RAM32M16 x 10  | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_error_reg                                                | Implied        | 32 x 4               | RAM32M16 x 1   | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_sop_reg                                                  | Implied        | 32 x 1               | RAM32X1D x 1   | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_eop_reg                                                  | Implied        | 32 x 1               | RAM32X1D x 1   | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_data_reg     | User Attribute | 64 x 256             | RAM64M8 x 37   | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_strb_reg     | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_hdr_reg      | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_bar_id_reg   | User Attribute | 64 x 3               | RAM64M8 x 1    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_func_num_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_sop_reg      | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_eop_reg      | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_eop_reg                                  | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_strb_reg                                 | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_hdr_reg                                  | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_data_reg                                 | User Attribute | 64 x 256             | RAM64M8 x 37   | 
|pcie_axil_master_inst                                                                     | resp_fifo_op_read_reg                                                                        | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_first_reg                                                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_last_reg                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_op_write_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_lower_addr_reg                                                                     | User Attribute | 32 x 7               | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_tag_reg                                                                            | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_requester_id_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|pcie_axil_master_inst                                                                     | resp_fifo_byte_count_reg                                                                     | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_cpl_status_reg                                                                     | User Attribute | 32 x 1               | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_dword_count_reg                                                                    | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_attr_reg                                                                           | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_tc_reg                                                                             | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|\pcie_axi_master_isnt/pcie_axi_master_wr_inst                                             | out_fifo_wdata_reg                                                                           | User Attribute | 32 x 256             | RAM32M16 x 19  | 
|\pcie_axi_master_isnt/pcie_axi_master_wr_inst                                             | out_fifo_wstrb_reg                                                                           | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|\pcie_axi_master_isnt/pcie_axi_master_wr_inst                                             | out_fifo_wlast_reg                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_op_read_reg                                                                        | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_first_reg                                                                          | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_last_reg                                                                           | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_op_write_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_lower_addr_reg                                                                     | User Attribute | 32 x 7               | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_tag_reg                                                                            | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_requester_id_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_byte_count_reg                                                                     | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_cpl_status_reg                                                                     | User Attribute | 32 x 1               | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_dword_count_reg                                                                    | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_attr_reg                                                                           | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_tc_reg                                                                             | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_count_finish_reg                                                               | User Attribute | 64 x 7               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_commit_reg                                                                     | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_init_b_reg                                                                     | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_init_a_reg                                                                     | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_count_start_reg                                                                | User Attribute | 64 x 7               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_cpld_fc_reg                                                                   | User Attribute | 64 x 9               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_cplh_fc_reg                                                                   | User Attribute | 64 x 7               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_fifo_2_mem_reg                                                                      | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_fifo_1_mem_reg                                                                      | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_active_b_reg                                                                  | User Attribute | 64 x 1               | RAM64M8 x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_active_a_reg                                                                  | User Attribute | 64 x 1               | RAM64M8 x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_ram_addr_reg                                                                  | User Attribute | 64 x 16              | RAM64M8 x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_zero_len_reg                                                                  | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_error_a_reg                                                                         | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_error_b_reg                                                                         | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_error_code_reg                                                                      | User Attribute | 64 x 4               | RAM64X1S x 4   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | status_fifo_finish_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_op_tag_reg                                                                    | User Attribute | 64 x 6               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | status_fifo_op_tag_reg                                                                       | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_tag_fifo_mem_reg                                                                          | User Attribute | 64 x 6               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | status_fifo_mask_reg                                                                         | User Attribute | 32 x 2               | RAM32X1D x 2   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_tag_reg                                                                             | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | status_fifo_error_reg                                                                        | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[0].out_fifo_wr_cmd_sel_reg                                                           | User Attribute | 32 x 2               | RAM32X1D x 2   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[1].out_fifo_wr_cmd_sel_reg                                                           | User Attribute | 32 x 2               | RAM32X1D x 2   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[0].out_fifo_wr_cmd_be_reg                                                            | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[1].out_fifo_wr_cmd_be_reg                                                            | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[0].out_fifo_wr_cmd_addr_reg                                                          | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[1].out_fifo_wr_cmd_addr_reg                                                          | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[0].out_fifo_wr_cmd_data_reg                                                          | User Attribute | 32 x 256             | RAM32M16 x 19  | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[1].out_fifo_wr_cmd_data_reg                                                          | User Attribute | 32 x 256             | RAM32M16 x 19  | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_ram_sel_reg                                                                   | User Attribute | 64 x 2               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_cycle_count_reg                                                                     | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_offset_reg                                                                          | User Attribute | 8 x 6                | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_dword_len_reg                                                                       | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_last_reg                                                                            | User Attribute | 8 x 1                | RAM16X1D x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | mask_fifo_mask_reg                                                                           | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_imm_en_reg                                                                          | User Attribute | 8 x 1                | RAM16X1D x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_imm_reg                                                                             | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_len_reg                                                                             | User Attribute | 8 x 2                | RAM16X1D x 2   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_pcie_addr_reg                                                                       | User Attribute | 8 x 64               | RAM32M16 x 5   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_zero_len_reg                                                                        | User Attribute | 8 x 1                | RAM16X1D x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_tag_reg                                                                             | User Attribute | 8 x 8                | RAM32M16 x 1   | 
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:01:15 . Memory (MB): peak = 2748.000 ; gain = 883.520 ; free physical = 931 ; free virtual = 7857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_write_state_reg_reg[1]) is unused and will be removed from module axi_ram.
INFO: [Synth 8-5556] The block RAM "core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:01:37 . Memory (MB): peak = 2876.164 ; gain = 1011.684 ; free physical = 412 ; free virtual = 7324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                         | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|dma_psdpram                                                                         | genblk1[0].mem_reg_reg | 256 x 256(READ_FIRST)  | W |   | 256 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|dma_psdpram                                                                         | genblk1[1].mem_reg_reg | 256 x 256(READ_FIRST)  | W |   | 256 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst  | mem_reg                | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
+------------------------------------------------------------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                               | RTL Object                                                                                 | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst  | seg_ram[0].seg_mem_hdr_reg                                                                 | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|\core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst  | seg_ram[0].seg_mem_seq_reg                                                                 | User Attribute | 64 x 3               | RAM64M8 x 1    | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_data_reg                                                                | User Attribute | 64 x 256             | RAM64M8 x 37   | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_strb_reg                                                                | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_hdr_reg                                                                 | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_seq_reg                                                                 | User Attribute | 64 x 3               | RAM64M8 x 1    | 
|wr_req_fifo_inst                                                                          | seg_ram[0].seg_mem_eop_reg                                                                 | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_data_reg                                                                | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_data_reg                                                                | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_hdr_reg                                                                 | User Attribute | 64 x 128             | RAM64M8 x 38   | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_hdr_reg                                                                 | User Attribute | 64 x 128             | RAM64M8 x 38   | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_error_reg                                                               | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_error_reg                                                               | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_sop_reg                                                                 | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_sop_reg                                                                 | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[0].seg_mem_eop_reg                                                                 | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst/\pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst                             | seg_ram[1].seg_mem_eop_reg                                                                 | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg                                               | Implied        | 32 x 256             | RAM32M16 x 19  | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg                                                | Implied        | 32 x 128             | RAM32M16 x 10  | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_error_reg                                              | Implied        | 32 x 4               | RAM32M16 x 1   | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_sop_reg                                                | Implied        | 32 x 1               | RAM32X1D x 1   | 
|pcie_us_if_rc_inst                                                                        | pcie_tlp_fifo_inst/out_fifo_out_tlp_eop_reg                                                | Implied        | 32 x 1               | RAM32X1D x 1   | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_data_reg   | User Attribute | 64 x 256             | RAM64M8 x 37   | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_hdr_reg    | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_bar_id_reg | User Attribute | 64 x 3               | RAM64M8 x 1    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_sop_reg    | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_eop_reg    | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_eop_reg                                | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_strb_reg                               | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_hdr_reg                                | User Attribute | 64 x 128             | RAM64M8 x 19   | 
|pcie_us_if__GC0                                                                           | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_data_reg                               | User Attribute | 64 x 256             | RAM64M8 x 37   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_count_finish_reg                                                             | User Attribute | 64 x 7               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_commit_reg                                                                   | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_init_b_reg                                                                   | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_init_a_reg                                                                   | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_read_count_start_reg                                                              | User Attribute | 64 x 7               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_cpld_fc_reg                                                                 | User Attribute | 64 x 9               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_cplh_fc_reg                                                                 | User Attribute | 64 x 7               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_fifo_2_mem_reg                                                                    | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_fifo_1_mem_reg                                                                    | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_active_b_reg                                                                | User Attribute | 64 x 1               | RAM64M8 x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_active_a_reg                                                                | User Attribute | 64 x 1               | RAM64M8 x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_ram_addr_reg                                                                | User Attribute | 64 x 16              | RAM64M8 x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_zero_len_reg                                                                | User Attribute | 64 x 1               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_error_a_reg                                                                       | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_error_b_reg                                                                       | User Attribute | 64 x 1               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_error_code_reg                                                                    | User Attribute | 64 x 4               | RAM64X1S x 4   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | status_fifo_finish_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | pcie_tag_table_op_tag_reg                                                                  | User Attribute | 64 x 6               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | status_fifo_op_tag_reg                                                                     | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_tag_fifo_mem_reg                                                                        | User Attribute | 64 x 6               | RAM64M8 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | status_fifo_mask_reg                                                                       | User Attribute | 32 x 2               | RAM32X1D x 2   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | op_table_tag_reg                                                                           | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | status_fifo_error_reg                                                                      | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[0].out_fifo_wr_cmd_be_reg                                                          | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[1].out_fifo_wr_cmd_be_reg                                                          | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[0].out_fifo_wr_cmd_addr_reg                                                        | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[1].out_fifo_wr_cmd_addr_reg                                                        | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[0].out_fifo_wr_cmd_data_reg                                                        | User Attribute | 32 x 256             | RAM32M16 x 19  | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst                                                     | genblk1[1].out_fifo_wr_cmd_data_reg                                                        | User Attribute | 32 x 256             | RAM32M16 x 19  | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_cycle_count_reg                                                                   | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_offset_reg                                                                        | User Attribute | 8 x 6                | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_dword_len_reg                                                                     | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_last_reg                                                                          | User Attribute | 8 x 1                | RAM16X1D x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | mask_fifo_mask_reg                                                                         | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_imm_en_reg                                                                        | User Attribute | 8 x 1                | RAM16X1D x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_imm_reg                                                                           | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_len_reg                                                                           | User Attribute | 8 x 2                | RAM16X1D x 2   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_pcie_addr_reg                                                                     | User Attribute | 8 x 64               | RAM32M16 x 5   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_zero_len_reg                                                                      | User Attribute | 8 x 1                | RAM16X1D x 1   | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst                                                     | op_table_tag_reg                                                                           | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_op_read_reg                                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_first_reg                                                                        | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_last_reg                                                                         | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_op_write_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_lower_addr_reg                                                                   | User Attribute | 32 x 7               | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_tag_reg                                                                          | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_requester_id_reg                                                                 | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_byte_count_reg                                                                   | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_cpl_status_reg                                                                   | User Attribute | 32 x 1               | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_dword_count_reg                                                                  | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_attr_reg                                                                         | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|msix_pcie_axil_master_inst                                                                | resp_fifo_tc_reg                                                                           | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_op_read_reg                                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_first_reg                                                                        | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_last_reg                                                                         | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_op_write_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_lower_addr_reg                                                                   | User Attribute | 32 x 7               | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_tag_reg                                                                          | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_requester_id_reg                                                                 | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|pcie_axil_master_inst                                                                     | resp_fifo_byte_count_reg                                                                   | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_cpl_status_reg                                                                   | User Attribute | 32 x 1               | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_dword_count_reg                                                                  | User Attribute | 32 x 6               | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_attr_reg                                                                         | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|pcie_axil_master_inst                                                                     | resp_fifo_tc_reg                                                                           | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|\pcie_axi_master_isnt/pcie_axi_master_wr_inst                                             | out_fifo_wdata_reg                                                                         | User Attribute | 32 x 256             | RAM32M16 x 19  | 
|\pcie_axi_master_isnt/pcie_axi_master_wr_inst                                             | out_fifo_wstrb_reg                                                                         | User Attribute | 32 x 32              | RAM32M16 x 3   | 
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_tag_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_rd_tag_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_hdr_reg_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_hdr_reg_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/in_tlp_hdr_reg_reg[0][115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/in_tlp_hdr_reg_reg[2][115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/temp_out_tlp_hdr_reg_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_pcie_insti_2/\core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_hdr_reg_reg[115] )
INFO: [Synth 8-7052] The timing for the instance core_pcie_insti_2/core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_pcie_insti_2/core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:01:46 . Memory (MB): peak = 2889.090 ; gain = 1024.609 ; free physical = 184 ; free virtual = 6797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:06 ; elapsed = 00:01:53 . Memory (MB): peak = 2952.613 ; gain = 1088.133 ; free physical = 220 ; free virtual = 6810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:06 ; elapsed = 00:01:53 . Memory (MB): peak = 2952.613 ; gain = 1088.133 ; free physical = 220 ; free virtual = 6810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:10 ; elapsed = 00:01:57 . Memory (MB): peak = 2975.895 ; gain = 1111.414 ; free physical = 171 ; free virtual = 6710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:10 ; elapsed = 00:01:57 . Memory (MB): peak = 2975.895 ; gain = 1111.414 ; free physical = 173 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:11 ; elapsed = 00:01:59 . Memory (MB): peak = 2977.465 ; gain = 1112.984 ; free physical = 165 ; free virtual = 6696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:11 ; elapsed = 00:01:59 . Memory (MB): peak = 2977.465 ; gain = 1112.984 ; free physical = 165 ; free virtual = 6696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |pcie3_ultrascale_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |pcie3_ultrascale |     1|
|2     |CARRY8           |   194|
|3     |IBUFDS_GTE3      |     1|
|4     |LUT1             |   185|
|5     |LUT2             |  1117|
|6     |LUT3             |  3187|
|7     |LUT4             |  1522|
|8     |LUT5             |  2839|
|9     |LUT6             |  5076|
|10    |MUXF7            |   290|
|11    |MUXF8            |    21|
|12    |RAM16X1D         |     7|
|13    |RAM32M           |     6|
|14    |RAM32M16         |   107|
|15    |RAM32X1D         |    13|
|16    |RAM64M           |     6|
|17    |RAM64M8          |   233|
|18    |RAM64X1D         |    11|
|19    |RAM64X1S         |     4|
|20    |RAMB36E2         |    26|
|23    |FDRE             | 15890|
|24    |FDSE             |    35|
|25    |IBUF             |     1|
|26    |OBUF             |     6|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:11 ; elapsed = 00:01:59 . Memory (MB): peak = 2977.465 ; gain = 1112.984 ; free physical = 165 ; free virtual = 6696
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 251 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:03 ; elapsed = 00:01:54 . Memory (MB): peak = 2977.465 ; gain = 922.617 ; free physical = 6119 ; free virtual = 12650
Synthesis Optimization Complete : Time (s): cpu = 00:03:11 ; elapsed = 00:02:00 . Memory (MB): peak = 2977.465 ; gain = 1112.984 ; free physical = 6119 ; free virtual = 12641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2977.465 ; gain = 0.000 ; free physical = 6198 ; free virtual = 12717
INFO: [Netlist 29-17] Analyzing 893 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.836 ; gain = 0.000 ; free physical = 6310 ; free virtual = 12823
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 388 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 107 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 13 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 233 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 11 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

Synth Design complete | Checksum: b9bb39f2
INFO: [Common 17-83] Releasing license: Synthesis
373 Infos, 371 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:22 ; elapsed = 00:02:10 . Memory (MB): peak = 3014.836 ; gain = 1579.828 ; free physical = 6341 ; free virtual = 12848
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8136.826; main = 2169.370; forked = 6510.626
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16516.090; main = 3014.840; forked = 13845.461
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3038.848 ; gain = 0.000 ; free physical = 6341 ; free virtual = 12851
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/synth_1/fpga.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 20:10:16 2025...
