module or_nand_3(
    input enable,x1,x2,x3,x4,
    output y
    );
reg y;
always@(enable or x1 or x2 or x3 or x4)
    if (enable)
        y = !((x1|x2)&(x3|x4));
    else
        y = 1; // operand is a constant
endmodule
