OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 785390 785390 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25143
Number of terminals:      771
Number of snets:          2
Number of nets:           17901

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 385.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 770935.
[INFO DRT-0033] mcon shape region query size = 492430.
[INFO DRT-0033] met1 shape region query size = 145876.
[INFO DRT-0033] via shape region query size = 41040.
[INFO DRT-0033] met2 shape region query size = 25050.
[INFO DRT-0033] via2 shape region query size = 32832.
[INFO DRT-0033] met3 shape region query size = 24969.
[INFO DRT-0033] via3 shape region query size = 32832.
[INFO DRT-0033] met4 shape region query size = 9890.
[INFO DRT-0033] via4 shape region query size = 1625.
[INFO DRT-0033] met5 shape region query size = 1682.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3136 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 385 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11237 groups.
#scanned instances     = 25143
#unique  instances     = 385
#stdCellGenAp          = 14324
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9383
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67948
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:22, elapsed time = 00:01:31, memory = 441.48 (MB), peak = 453.56 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     184528

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56263.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43459.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23280.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6432.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1686.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 202.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 497.83 (MB), peak = 497.83 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 81229 vertical wires in 3 frboxes and 50093 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10801 vertical wires in 3 frboxes and 15574 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 878.59 (MB), peak = 931.52 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.59 (MB), peak = 931.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:11, memory = 1267.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:21, memory = 1627.82 (MB).
    Completing 30% with 2647 violations.
    elapsed time = 00:00:30, memory = 1616.89 (MB).
    Completing 40% with 2647 violations.
    elapsed time = 00:00:50, memory = 1784.26 (MB).
    Completing 50% with 2647 violations.
    elapsed time = 00:00:55, memory = 1872.57 (MB).
    Completing 60% with 5403 violations.
    elapsed time = 00:01:17, memory = 1841.62 (MB).
    Completing 70% with 5403 violations.
    elapsed time = 00:01:33, memory = 1955.46 (MB).
    Completing 80% with 8484 violations.
    elapsed time = 00:01:58, memory = 2028.58 (MB).
    Completing 90% with 8484 violations.
    elapsed time = 00:02:17, memory = 2058.55 (MB).
    Completing 100% with 11256 violations.
    elapsed time = 00:02:31, memory = 1995.59 (MB).
[INFO DRT-0199]   Number of violations = 13493.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     16      0      0      0      0      0      0      1      0
Metal Spacing       13      0   2035      0    854    177      0     35      0     28
Min Hole             0      0     12      0      1      0      0      0      0      0
Recheck             86      0   1169      0    716    159      0     69      0     38
Short               20     16   5517     12   2178    268      1     19      2     51
[INFO DRT-0267] cpu time = 00:22:40, elapsed time = 00:02:32, memory = 2259.76 (MB), peak = 2259.76 (MB)
Total wire length = 1029872 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287791 um.
Total wire length on LAYER met2 = 439842 um.
Total wire length on LAYER met3 = 198334 um.
Total wire length on LAYER met4 = 93669 um.
Total wire length on LAYER met5 = 10234 um.
Total number of vias = 169154.
Up-via summary (total 169154):

-------------------------
 FR_MASTERSLICE         0
            li1     67745
           met1     83271
           met2     14346
           met3      3465
           met4       327
-------------------------
                   169154


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13493 violations.
    elapsed time = 00:00:07, memory = 2292.78 (MB).
    Completing 20% with 13493 violations.
    elapsed time = 00:00:21, memory = 2327.35 (MB).
    Completing 30% with 11997 violations.
    elapsed time = 00:00:31, memory = 2272.46 (MB).
    Completing 40% with 11997 violations.
    elapsed time = 00:00:47, memory = 2309.02 (MB).
    Completing 50% with 11997 violations.
    elapsed time = 00:00:55, memory = 2309.02 (MB).
    Completing 60% with 10667 violations.
    elapsed time = 00:01:08, memory = 2280.50 (MB).
    Completing 70% with 10667 violations.
    elapsed time = 00:01:23, memory = 2354.37 (MB).
    Completing 80% with 8774 violations.
    elapsed time = 00:01:40, memory = 2311.14 (MB).
    Completing 90% with 8774 violations.
    elapsed time = 00:02:00, memory = 2382.73 (MB).
    Completing 100% with 7212 violations.
    elapsed time = 00:02:16, memory = 2313.75 (MB).
[INFO DRT-0199]   Number of violations = 7212.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         13      0      0      0      0      0
Metal Spacing        0   1468    450     69      5     10
Short                0   4299    866     20      3      9
[INFO DRT-0267] cpu time = 00:22:27, elapsed time = 00:02:17, memory = 2316.59 (MB), peak = 2453.25 (MB)
Total wire length = 1021609 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285426 um.
Total wire length on LAYER met2 = 435577 um.
Total wire length on LAYER met3 = 198085 um.
Total wire length on LAYER met4 = 93047 um.
Total wire length on LAYER met5 = 9473 um.
Total number of vias = 167409.
Up-via summary (total 167409):

-------------------------
 FR_MASTERSLICE         0
            li1     67789
           met1     81615
           met2     14361
           met3      3371
           met4       273
-------------------------
                   167409


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7212 violations.
    elapsed time = 00:00:06, memory = 2316.59 (MB).
    Completing 20% with 7212 violations.
    elapsed time = 00:00:20, memory = 2316.59 (MB).
    Completing 30% with 7175 violations.
    elapsed time = 00:00:26, memory = 2316.59 (MB).
    Completing 40% with 7175 violations.
    elapsed time = 00:00:41, memory = 2319.10 (MB).
    Completing 50% with 7175 violations.
    elapsed time = 00:00:53, memory = 2355.35 (MB).
    Completing 60% with 7165 violations.
    elapsed time = 00:01:04, memory = 2342.18 (MB).
    Completing 70% with 7165 violations.
    elapsed time = 00:01:15, memory = 2376.18 (MB).
    Completing 80% with 6817 violations.
    elapsed time = 00:01:34, memory = 2356.28 (MB).
    Completing 90% with 6817 violations.
    elapsed time = 00:01:53, memory = 2440.51 (MB).
    Completing 100% with 6341 violations.
    elapsed time = 00:02:23, memory = 2376.36 (MB).
[INFO DRT-0199]   Number of violations = 6341.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         11      0      0      0      0
Metal Spacing        0   1322    413     66      6
Min Hole             0      0      1      0      0
Short                0   3741    761     17      3
[INFO DRT-0267] cpu time = 00:21:59, elapsed time = 00:02:24, memory = 2363.64 (MB), peak = 2524.09 (MB)
Total wire length = 1018860 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 284979 um.
Total wire length on LAYER met2 = 434673 um.
Total wire length on LAYER met3 = 197084 um.
Total wire length on LAYER met4 = 93251 um.
Total wire length on LAYER met5 = 8871 um.
Total number of vias = 166780.
Up-via summary (total 166780):

-------------------------
 FR_MASTERSLICE         0
            li1     67811
           met1     81169
           met2     14189
           met3      3373
           met4       238
-------------------------
                   166780


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6341 violations.
    elapsed time = 00:00:07, memory = 2363.64 (MB).
    Completing 20% with 6341 violations.
    elapsed time = 00:00:18, memory = 2441.11 (MB).
    Completing 30% with 5025 violations.
    elapsed time = 00:00:30, memory = 2395.16 (MB).
    Completing 40% with 5025 violations.
    elapsed time = 00:00:50, memory = 2440.27 (MB).
    Completing 50% with 5025 violations.
    elapsed time = 00:00:56, memory = 2483.45 (MB).
    Completing 60% with 3637 violations.
    elapsed time = 00:01:11, memory = 2486.54 (MB).
    Completing 70% with 3637 violations.
    elapsed time = 00:01:24, memory = 2500.51 (MB).
    Completing 80% with 2076 violations.
    elapsed time = 00:01:49, memory = 2488.77 (MB).
    Completing 90% with 2076 violations.
    elapsed time = 00:02:02, memory = 2488.77 (MB).
    Completing 100% with 816 violations.
    elapsed time = 00:02:13, memory = 2492.80 (MB).
[INFO DRT-0199]   Number of violations = 818.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      4      0      0
Metal Spacing      241      0    105      3
Recheck              2      0      0      0
Short              336      1    121      5
[INFO DRT-0267] cpu time = 00:18:45, elapsed time = 00:02:14, memory = 2492.80 (MB), peak = 2544.55 (MB)
Total wire length = 1019013 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279039 um.
Total wire length on LAYER met2 = 430895 um.
Total wire length on LAYER met3 = 202674 um.
Total wire length on LAYER met4 = 97572 um.
Total wire length on LAYER met5 = 8832 um.
Total number of vias = 169932.
Up-via summary (total 169932):

-------------------------
 FR_MASTERSLICE         0
            li1     67832
           met1     82159
           met2     15886
           met3      3821
           met4       234
-------------------------
                   169932


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 818 violations.
    elapsed time = 00:00:00, memory = 2493.30 (MB).
    Completing 20% with 818 violations.
    elapsed time = 00:00:02, memory = 2525.30 (MB).
    Completing 30% with 619 violations.
    elapsed time = 00:00:07, memory = 2493.45 (MB).
    Completing 40% with 619 violations.
    elapsed time = 00:00:09, memory = 2493.45 (MB).
    Completing 50% with 619 violations.
    elapsed time = 00:00:11, memory = 2493.45 (MB).
    Completing 60% with 411 violations.
    elapsed time = 00:00:15, memory = 2493.45 (MB).
    Completing 70% with 411 violations.
    elapsed time = 00:00:16, memory = 2493.45 (MB).
    Completing 80% with 276 violations.
    elapsed time = 00:00:20, memory = 2493.45 (MB).
    Completing 90% with 276 violations.
    elapsed time = 00:00:23, memory = 2526.21 (MB).
    Completing 100% with 80 violations.
    elapsed time = 00:00:26, memory = 2494.43 (MB).
[INFO DRT-0199]   Number of violations = 80.
Viol/Layer        met1   met2
Metal Spacing       27      8
Short               45      0
[INFO DRT-0267] cpu time = 00:03:19, elapsed time = 00:00:27, memory = 2450.43 (MB), peak = 2559.73 (MB)
Total wire length = 1018940 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278718 um.
Total wire length on LAYER met2 = 430475 um.
Total wire length on LAYER met3 = 203035 um.
Total wire length on LAYER met4 = 97879 um.
Total wire length on LAYER met5 = 8832 um.
Total number of vias = 169977.
Up-via summary (total 169977):

-------------------------
 FR_MASTERSLICE         0
            li1     67836
           met1     82119
           met2     15941
           met3      3847
           met4       234
-------------------------
                   169977


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 80 violations.
    elapsed time = 00:00:00, memory = 2450.43 (MB).
    Completing 20% with 80 violations.
    elapsed time = 00:00:00, memory = 2450.43 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:02, memory = 2450.59 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:02, memory = 2450.59 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:02, memory = 2450.59 (MB).
    Completing 60% with 52 violations.
    elapsed time = 00:00:05, memory = 2450.59 (MB).
    Completing 70% with 52 violations.
    elapsed time = 00:00:05, memory = 2450.59 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:07, memory = 2450.59 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:07, memory = 2450.59 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:08, memory = 2450.59 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Metal Spacing        3
Short               15
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:08, memory = 2450.59 (MB), peak = 2559.73 (MB)
Total wire length = 1018906 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278624 um.
Total wire length on LAYER met2 = 430410 um.
Total wire length on LAYER met3 = 203096 um.
Total wire length on LAYER met4 = 97943 um.
Total wire length on LAYER met5 = 8832 um.
Total number of vias = 169986.
Up-via summary (total 169986):

-------------------------
 FR_MASTERSLICE         0
            li1     67836
           met1     82106
           met2     15959
           met3      3851
           met4       234
-------------------------
                   169986


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 2450.59 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 2450.59 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 2450.59 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 2450.59 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 2450.59 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 2450.59 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 2450.59 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:02, memory = 2450.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:02, memory = 2450.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2450.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2450.59 (MB), peak = 2559.73 (MB)
Total wire length = 1018911 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278613 um.
Total wire length on LAYER met2 = 430412 um.
Total wire length on LAYER met3 = 203100 um.
Total wire length on LAYER met4 = 97952 um.
Total wire length on LAYER met5 = 8832 um.
Total number of vias = 169996.
Up-via summary (total 169996):

-------------------------
 FR_MASTERSLICE         0
            li1     67837
           met1     82109
           met2     15963
           met3      3853
           met4       234
-------------------------
                   169996


[INFO DRT-0198] Complete detail routing.
Total wire length = 1018911 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278613 um.
Total wire length on LAYER met2 = 430412 um.
Total wire length on LAYER met3 = 203100 um.
Total wire length on LAYER met4 = 97952 um.
Total wire length on LAYER met5 = 8832 um.
Total number of vias = 169996.
Up-via summary (total 169996):

-------------------------
 FR_MASTERSLICE         0
            li1     67837
           met1     82109
           met2     15963
           met3      3853
           met4       234
-------------------------
                   169996


[INFO DRT-0267] cpu time = 01:29:34, elapsed time = 00:10:08, memory = 2450.59 (MB), peak = 2559.73 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 17 antenna violations.
[INFO GRT-0015] Inserted 24 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3136 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 385 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11238 groups.
#scanned instances     = 25167
#unique  instances     = 385
#stdCellGenAp          = 14324
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9383
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67948
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:14, elapsed time = 00:14:05, memory = 2396.55 (MB), peak = 2559.73 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193031

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56269.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43450.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23266.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6414.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1657.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 194.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2396.55 (MB), peak = 2559.73 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 81192 vertical wires in 3 frboxes and 50058 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10744 vertical wires in 3 frboxes and 15513 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:06, memory = 2291.16 (MB), peak = 2559.73 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2291.16 (MB), peak = 2559.73 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2291.16 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 2389.93 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:06, memory = 2343.76 (MB).
    Completing 40% with 91 violations.
    elapsed time = 00:00:09, memory = 2390.70 (MB).
    Completing 50% with 91 violations.
    elapsed time = 00:00:10, memory = 2390.43 (MB).
    Completing 60% with 174 violations.
    elapsed time = 00:00:13, memory = 2381.96 (MB).
    Completing 70% with 174 violations.
    elapsed time = 00:00:15, memory = 2377.57 (MB).
    Completing 80% with 242 violations.
    elapsed time = 00:00:17, memory = 2371.07 (MB).
    Completing 90% with 242 violations.
    elapsed time = 00:00:21, memory = 2436.36 (MB).
    Completing 100% with 291 violations.
    elapsed time = 00:00:23, memory = 2371.62 (MB).
[INFO DRT-0199]   Number of violations = 365.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        8     18     26      1      9
Recheck              6     19     33     11      5
Short               23    118     73     13      2
[INFO DRT-0267] cpu time = 00:04:04, elapsed time = 00:00:24, memory = 2476.66 (MB), peak = 2559.73 (MB)
Total wire length = 1018842 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278607 um.
Total wire length on LAYER met2 = 430880 um.
Total wire length on LAYER met3 = 202547 um.
Total wire length on LAYER met4 = 97593 um.
Total wire length on LAYER met5 = 9212 um.
Total number of vias = 170088.
Up-via summary (total 170088):

-------------------------
 FR_MASTERSLICE         0
            li1     67867
           met1     82167
           met2     15989
           met3      3832
           met4       233
-------------------------
                   170088


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 365 violations.
    elapsed time = 00:00:01, memory = 2476.66 (MB).
    Completing 20% with 365 violations.
    elapsed time = 00:00:04, memory = 2509.18 (MB).
    Completing 30% with 284 violations.
    elapsed time = 00:00:05, memory = 2478.73 (MB).
    Completing 40% with 284 violations.
    elapsed time = 00:00:08, memory = 2510.73 (MB).
    Completing 50% with 284 violations.
    elapsed time = 00:00:10, memory = 2478.73 (MB).
    Completing 60% with 185 violations.
    elapsed time = 00:00:12, memory = 2478.73 (MB).
    Completing 70% with 185 violations.
    elapsed time = 00:00:14, memory = 2478.73 (MB).
    Completing 80% with 120 violations.
    elapsed time = 00:00:16, memory = 2478.73 (MB).
    Completing 90% with 120 violations.
    elapsed time = 00:00:20, memory = 2478.78 (MB).
    Completing 100% with 72 violations.
    elapsed time = 00:00:22, memory = 2479.29 (MB).
[INFO DRT-0199]   Number of violations = 72.
Viol/Layer        met1   met2   met3   met5
Metal Spacing        5      5      5     21
Short                5     21      8      2
[INFO DRT-0267] cpu time = 00:03:47, elapsed time = 00:00:22, memory = 2479.29 (MB), peak = 2559.73 (MB)
Total wire length = 1018752 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278585 um.
Total wire length on LAYER met2 = 430854 um.
Total wire length on LAYER met3 = 202482 um.
Total wire length on LAYER met4 = 97609 um.
Total wire length on LAYER met5 = 9220 um.
Total number of vias = 170074.
Up-via summary (total 170074):

-------------------------
 FR_MASTERSLICE         0
            li1     67867
           met1     82159
           met2     15985
           met3      3828
           met4       235
-------------------------
                   170074


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 72 violations.
    elapsed time = 00:00:00, memory = 2479.29 (MB).
    Completing 20% with 72 violations.
    elapsed time = 00:00:00, memory = 2479.29 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:01, memory = 2479.29 (MB).
    Completing 40% with 54 violations.
    elapsed time = 00:00:01, memory = 2479.29 (MB).
    Completing 50% with 54 violations.
    elapsed time = 00:00:01, memory = 2479.29 (MB).
    Completing 60% with 61 violations.
    elapsed time = 00:00:03, memory = 2502.31 (MB).
    Completing 70% with 61 violations.
    elapsed time = 00:00:03, memory = 2502.31 (MB).
    Completing 80% with 57 violations.
    elapsed time = 00:00:04, memory = 2502.31 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:04, memory = 2502.31 (MB).
    Completing 100% with 54 violations.
    elapsed time = 00:00:06, memory = 2502.31 (MB).
[INFO DRT-0199]   Number of violations = 54.
Viol/Layer        met1   met2   met3   met5
Metal Spacing        5      7      6      5
Short                3     17     10      1
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:06, memory = 2502.31 (MB), peak = 2559.73 (MB)
Total wire length = 1018727 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278590 um.
Total wire length on LAYER met2 = 430841 um.
Total wire length on LAYER met3 = 202477 um.
Total wire length on LAYER met4 = 97611 um.
Total wire length on LAYER met5 = 9206 um.
Total number of vias = 170073.
Up-via summary (total 170073):

-------------------------
 FR_MASTERSLICE         0
            li1     67867
           met1     82161
           met2     15986
           met3      3824
           met4       235
-------------------------
                   170073


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 2502.31 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 2502.31 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:01, memory = 2502.48 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:01, memory = 2502.48 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:01, memory = 2502.48 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:04, memory = 2502.48 (MB).
    Completing 70% with 44 violations.
    elapsed time = 00:00:04, memory = 2502.48 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:12, memory = 2502.59 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:12, memory = 2502.59 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:13, memory = 2502.59 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met2   met3   met5
Metal Spacing        1      0      4
Short                4      1      0
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:13, memory = 2502.59 (MB), peak = 2559.73 (MB)
Total wire length = 1018734 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278707 um.
Total wire length on LAYER met2 = 430591 um.
Total wire length on LAYER met3 = 202417 um.
Total wire length on LAYER met4 = 97880 um.
Total wire length on LAYER met5 = 9137 um.
Total number of vias = 170123.
Up-via summary (total 170123):

-------------------------
 FR_MASTERSLICE         0
            li1     67867
           met1     82173
           met2     16003
           met3      3845
           met4       235
-------------------------
                   170123


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:01, memory = 2502.59 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:02, memory = 2502.59 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:02, memory = 2502.59 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:03, memory = 2502.59 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:04, memory = 2502.59 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:05, memory = 2502.59 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:07, memory = 2502.59 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:08, memory = 2502.59 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:08, memory = 2502.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:10, memory = 2502.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:48, elapsed time = 00:00:10, memory = 2502.59 (MB), peak = 2559.73 (MB)
Total wire length = 1018759 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278712 um.
Total wire length on LAYER met2 = 430590 um.
Total wire length on LAYER met3 = 202457 um.
Total wire length on LAYER met4 = 97906 um.
Total wire length on LAYER met5 = 9092 um.
Total number of vias = 170133.
Up-via summary (total 170133):

-------------------------
 FR_MASTERSLICE         0
            li1     67867
           met1     82173
           met2     16009
           met3      3847
           met4       237
-------------------------
                   170133


[INFO DRT-0198] Complete detail routing.
Total wire length = 1018759 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278712 um.
Total wire length on LAYER met2 = 430590 um.
Total wire length on LAYER met3 = 202457 um.
Total wire length on LAYER met4 = 97906 um.
Total wire length on LAYER met5 = 9092 um.
Total number of vias = 170133.
Up-via summary (total 170133):

-------------------------
 FR_MASTERSLICE         0
            li1     67867
           met1     82173
           met2     16009
           met3      3847
           met4       237
-------------------------
                   170133


[INFO DRT-0267] cpu time = 00:10:47, elapsed time = 00:01:17, memory = 2502.59 (MB), peak = 2559.73 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 3 net violations.
[INFO ANT-0001] Found 3 pin violations.
[INFO GRT-0012] Found 3 antenna violations.
[INFO GRT-0015] Inserted 13 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3136 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 385 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11238 groups.
#scanned instances     = 25180
#unique  instances     = 385
#stdCellGenAp          = 14324
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9383
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67948
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:03, elapsed time = 00:01:30, memory = 2458.84 (MB), peak = 2559.73 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193051

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56275.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43452.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23270.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6417.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1658.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 194.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2458.84 (MB), peak = 2559.73 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 81203 vertical wires in 3 frboxes and 50063 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10780 vertical wires in 3 frboxes and 15564 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:06, memory = 2458.95 (MB), peak = 2559.73 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2458.95 (MB), peak = 2559.73 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2458.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 2528.37 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:06, memory = 2459.16 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:08, memory = 2482.93 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:10, memory = 2493.70 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:12, memory = 2460.67 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:14, memory = 2498.20 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:16, memory = 2500.93 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:19, memory = 2533.79 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:21, memory = 2493.34 (MB).
[INFO DRT-0199]   Number of violations = 25.
Viol/Layer        met1   met3
Metal Spacing        1      1
Recheck              3      1
Short               17      2
[INFO DRT-0267] cpu time = 00:03:40, elapsed time = 00:00:21, memory = 2493.34 (MB), peak = 2560.58 (MB)
Total wire length = 1018803 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278823 um.
Total wire length on LAYER met2 = 430612 um.
Total wire length on LAYER met3 = 202347 um.
Total wire length on LAYER met4 = 97903 um.
Total wire length on LAYER met5 = 9118 um.
Total number of vias = 170149.
Up-via summary (total 170149):

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     82184
           met2     16003
           met3      3847
           met4       233
-------------------------
                   170149


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:01, memory = 2527.40 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:03, memory = 2558.94 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:05, memory = 2494.32 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:07, memory = 2579.82 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:08, memory = 2515.32 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:11, memory = 2517.10 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:13, memory = 2555.87 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:15, memory = 2518.64 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:18, memory = 2587.97 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:20, memory = 2519.71 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:20, memory = 2519.71 (MB), peak = 2668.66 (MB)
Total wire length = 1018783 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278809 um.
Total wire length on LAYER met2 = 430600 um.
Total wire length on LAYER met3 = 202352 um.
Total wire length on LAYER met4 = 97903 um.
Total wire length on LAYER met5 = 9118 um.
Total number of vias = 170155.
Up-via summary (total 170155):

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     82184
           met2     16009
           met3      3847
           met4       233
-------------------------
                   170155


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 2519.71 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Short                4
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2519.71 (MB), peak = 2668.66 (MB)
Total wire length = 1018771 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278804 um.
Total wire length on LAYER met2 = 430592 um.
Total wire length on LAYER met3 = 202352 um.
Total wire length on LAYER met4 = 97903 um.
Total wire length on LAYER met5 = 9118 um.
Total number of vias = 170149.
Up-via summary (total 170149):

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     82178
           met2     16009
           met3      3847
           met4       233
-------------------------
                   170149


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:01, memory = 2519.71 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:01, memory = 2546.48 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:02, memory = 2572.23 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:02, memory = 2572.23 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:02, memory = 2488.28 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:03, memory = 2488.28 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:03, memory = 2488.28 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:03, memory = 2488.28 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:04, memory = 2488.28 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 2488.28 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:05, memory = 2488.28 (MB), peak = 2668.66 (MB)
Total wire length = 1018771 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278798 um.
Total wire length on LAYER met2 = 430593 um.
Total wire length on LAYER met3 = 202358 um.
Total wire length on LAYER met4 = 97903 um.
Total wire length on LAYER met5 = 9118 um.
Total number of vias = 170153.
Up-via summary (total 170153):

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     82180
           met2     16011
           met3      3847
           met4       233
-------------------------
                   170153


[INFO DRT-0198] Complete detail routing.
Total wire length = 1018771 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278798 um.
Total wire length on LAYER met2 = 430593 um.
Total wire length on LAYER met3 = 202358 um.
Total wire length on LAYER met4 = 97903 um.
Total wire length on LAYER met5 = 9118 um.
Total number of vias = 170153.
Up-via summary (total 170153):

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     82180
           met2     16011
           met3      3847
           met4       233
-------------------------
                   170153


[INFO DRT-0267] cpu time = 00:08:05, elapsed time = 00:00:49, memory = 2488.28 (MB), peak = 2668.66 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 5 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3136 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 385 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11238 groups.
#scanned instances     = 25185
#unique  instances     = 385
#stdCellGenAp          = 14324
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9383
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67948
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:06, elapsed time = 00:01:25, memory = 2488.29 (MB), peak = 2668.66 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193050

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56275.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43452.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23270.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6417.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1658.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 194.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2488.29 (MB), peak = 2668.66 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 81203 vertical wires in 3 frboxes and 50063 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10825 vertical wires in 3 frboxes and 15438 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:06, memory = 2488.29 (MB), peak = 2668.66 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2488.29 (MB), peak = 2668.66 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2488.29 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2525.05 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:05, memory = 2489.54 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:07, memory = 2549.29 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:08, memory = 2582.57 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:10, memory = 2581.34 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:13, memory = 2586.76 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:15, memory = 2581.61 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:18, memory = 2614.09 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:20, memory = 2550.31 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met4   met5
Metal Spacing        1      1      2
Recheck              1      0      0
Short               10      2      0
[INFO DRT-0267] cpu time = 00:03:28, elapsed time = 00:00:20, memory = 2550.31 (MB), peak = 2668.66 (MB)
Total wire length = 1018812 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278832 um.
Total wire length on LAYER met2 = 430617 um.
Total wire length on LAYER met3 = 202314 um.
Total wire length on LAYER met4 = 97902 um.
Total wire length on LAYER met5 = 9145 um.
Total number of vias = 170162.
Up-via summary (total 170162):

-------------------------
 FR_MASTERSLICE         0
            li1     67886
           met1     82189
           met2     16007
           met3      3847
           met4       233
-------------------------
                   170162


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:01, memory = 2550.31 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:03, memory = 2638.37 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:04, memory = 2512.27 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:07, memory = 2577.21 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:09, memory = 2512.51 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:11, memory = 2512.51 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:13, memory = 2584.56 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:15, memory = 2512.52 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:18, memory = 2580.50 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:20, memory = 2574.95 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met5
Metal Spacing        0     22
Short                1      0
[INFO DRT-0267] cpu time = 00:03:32, elapsed time = 00:00:21, memory = 2489.74 (MB), peak = 2670.50 (MB)
Total wire length = 1018827 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278819 um.
Total wire length on LAYER met2 = 430601 um.
Total wire length on LAYER met3 = 202325 um.
Total wire length on LAYER met4 = 97902 um.
Total wire length on LAYER met5 = 9178 um.
Total number of vias = 170160.
Up-via summary (total 170160):

-------------------------
 FR_MASTERSLICE         0
            li1     67887
           met1     82184
           met2     16009
           met3      3847
           met4       233
-------------------------
                   170160


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 2489.74 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 2489.74 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 2489.74 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 2489.74 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 2489.74 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:02, memory = 2489.74 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:02, memory = 2489.74 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:02, memory = 2489.74 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:02, memory = 2489.74 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:04, memory = 2489.74 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met5
Metal Spacing        0      7
Short                4      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:04, memory = 2512.35 (MB), peak = 2670.50 (MB)
Total wire length = 1018795 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278814 um.
Total wire length on LAYER met2 = 430593 um.
Total wire length on LAYER met3 = 202325 um.
Total wire length on LAYER met4 = 97901 um.
Total wire length on LAYER met5 = 9160 um.
Total number of vias = 170156.
Up-via summary (total 170156):

-------------------------
 FR_MASTERSLICE         0
            li1     67887
           met1     82178
           met2     16009
           met3      3847
           met4       235
-------------------------
                   170156


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 2512.35 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:01, memory = 2512.35 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:03, memory = 2565.01 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:04, memory = 2620.76 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:06, memory = 2615.62 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:07, memory = 2719.02 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:11, memory = 2933.48 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:12, memory = 2926.30 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:14, memory = 2963.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:17, memory = 2888.71 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:15, elapsed time = 00:00:17, memory = 2888.71 (MB), peak = 2983.93 (MB)
Total wire length = 1018826 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278841 um.
Total wire length on LAYER met2 = 430600 um.
Total wire length on LAYER met3 = 202347 um.
Total wire length on LAYER met4 = 97914 um.
Total wire length on LAYER met5 = 9122 um.
Total number of vias = 170170.
Up-via summary (total 170170):

-------------------------
 FR_MASTERSLICE         0
            li1     67887
           met1     82184
           met2     16013
           met3      3849
           met4       237
-------------------------
                   170170


[INFO DRT-0198] Complete detail routing.
Total wire length = 1018826 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278841 um.
Total wire length on LAYER met2 = 430600 um.
Total wire length on LAYER met3 = 202347 um.
Total wire length on LAYER met4 = 97914 um.
Total wire length on LAYER met5 = 9122 um.
Total number of vias = 170170.
Up-via summary (total 170170):

-------------------------
 FR_MASTERSLICE         0
            li1     67887
           met1     82184
           met2     16013
           met3      3849
           met4       237
-------------------------
                   170170


[INFO DRT-0267] cpu time = 00:09:31, elapsed time = 00:01:04, memory = 2888.71 (MB), peak = 2983.93 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3136 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 385 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11238 groups.
#scanned instances     = 25186
#unique  instances     = 385
#stdCellGenAp          = 14324
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9383
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67948
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:26, elapsed time = 00:01:21, memory = 2899.66 (MB), peak = 2983.93 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193050

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56275.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43452.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23270.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6417.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1658.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 194.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2899.66 (MB), peak = 2983.93 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 81203 vertical wires in 3 frboxes and 50063 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10791 vertical wires in 3 frboxes and 15439 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 2855.38 (MB), peak = 2983.93 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2855.38 (MB), peak = 2983.93 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2896.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2937.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:05, memory = 2901.34 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:07, memory = 2938.93 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:08, memory = 2938.76 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:11, memory = 2892.35 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:13, memory = 2899.56 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:14, memory = 2894.79 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:17, memory = 2896.53 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:19, memory = 2844.93 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1   met5
Metal Spacing        1      1
Recheck              1      0
Short               10      0
[INFO DRT-0267] cpu time = 00:03:20, elapsed time = 00:00:19, memory = 2844.93 (MB), peak = 2983.93 (MB)
Total wire length = 1018857 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278865 um.
Total wire length on LAYER met2 = 430624 um.
Total wire length on LAYER met3 = 202330 um.
Total wire length on LAYER met4 = 97914 um.
Total wire length on LAYER met5 = 9122 um.
Total number of vias = 170175.
Up-via summary (total 170175):

-------------------------
 FR_MASTERSLICE         0
            li1     67887
           met1     82193
           met2     16009
           met3      3849
           met4       237
-------------------------
                   170175


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:01, memory = 2878.22 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:03, memory = 2937.04 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:05, memory = 2872.32 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:07, memory = 2937.08 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:08, memory = 2872.57 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:11, memory = 2873.83 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:13, memory = 2945.83 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:14, memory = 2873.87 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:18, memory = 2912.69 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:19, memory = 2876.21 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1   met5
Metal Spacing        0      1
Short                1      0
[INFO DRT-0267] cpu time = 00:03:24, elapsed time = 00:00:20, memory = 2876.21 (MB), peak = 2997.57 (MB)
Total wire length = 1018836 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278848 um.
Total wire length on LAYER met2 = 430608 um.
Total wire length on LAYER met3 = 202341 um.
Total wire length on LAYER met4 = 97914 um.
Total wire length on LAYER met5 = 9122 um.
Total number of vias = 170174.
Up-via summary (total 170174):

-------------------------
 FR_MASTERSLICE         0
            li1     67887
           met1     82190
           met2     16011
           met3      3849
           met4       237
-------------------------
                   170174


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 2876.21 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met5
Metal Spacing        0      1
Short                4      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2876.21 (MB), peak = 2997.57 (MB)
Total wire length = 1018823 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278843 um.
Total wire length on LAYER met2 = 430601 um.
Total wire length on LAYER met3 = 202341 um.
Total wire length on LAYER met4 = 97914 um.
Total wire length on LAYER met5 = 9122 um.
Total number of vias = 170168.
Up-via summary (total 170168):

-------------------------
 FR_MASTERSLICE         0
            li1     67887
           met1     82184
           met2     16011
           met3      3849
           met4       237
-------------------------
                   170168


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:01, memory = 2876.21 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:02, memory = 2876.21 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:03, memory = 2876.21 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:04, memory = 2893.18 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:05, memory = 2924.46 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:06, memory = 2976.91 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:07, memory = 3003.30 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:08, memory = 3025.51 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:09, memory = 3046.75 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:11, memory = 2923.57 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:52, elapsed time = 00:00:11, memory = 2923.57 (MB), peak = 3079.75 (MB)
Total wire length = 1018812 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278837 um.
Total wire length on LAYER met2 = 430602 um.
Total wire length on LAYER met3 = 202372 um.
Total wire length on LAYER met4 = 97915 um.
Total wire length on LAYER met5 = 9086 um.
Total number of vias = 170170.
Up-via summary (total 170170):

-------------------------
 FR_MASTERSLICE         0
            li1     67887
           met1     82186
           met2     16013
           met3      3849
           met4       235
-------------------------
                   170170


[INFO DRT-0198] Complete detail routing.
Total wire length = 1018812 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278837 um.
Total wire length on LAYER met2 = 430602 um.
Total wire length on LAYER met3 = 202372 um.
Total wire length on LAYER met4 = 97915 um.
Total wire length on LAYER met5 = 9086 um.
Total number of vias = 170170.
Up-via summary (total 170170):

-------------------------
 FR_MASTERSLICE         0
            li1     67887
           met1     82186
           met2     16013
           met3      3849
           met4       235
-------------------------
                   170170


[INFO DRT-0267] cpu time = 00:08:41, elapsed time = 00:00:53, memory = 2923.57 (MB), peak = 3079.75 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3136 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 385 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11238 groups.
#scanned instances     = 25187
#unique  instances     = 385
#stdCellGenAp          = 14324
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9383
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67948
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:32, elapsed time = 00:01:22, memory = 2923.57 (MB), peak = 3079.75 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193050

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56275.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43452.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23270.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6417.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1658.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 194.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2923.57 (MB), peak = 3079.75 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 81203 vertical wires in 3 frboxes and 50063 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10825 vertical wires in 3 frboxes and 15466 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2924.02 (MB), peak = 3079.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2924.02 (MB), peak = 3079.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2979.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 3057.69 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:05, memory = 3021.07 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:08, memory = 3054.87 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:09, memory = 3055.25 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:11, memory = 2980.74 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:13, memory = 3018.53 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:15, memory = 2971.99 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:18, memory = 3003.93 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:20, memory = 2965.84 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        1
Short                5
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:20, memory = 2965.84 (MB), peak = 3090.15 (MB)
Total wire length = 1018814 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278856 um.
Total wire length on LAYER met2 = 430601 um.
Total wire length on LAYER met3 = 202355 um.
Total wire length on LAYER met4 = 97915 um.
Total wire length on LAYER met5 = 9086 um.
Total number of vias = 170164.
Up-via summary (total 170164):

-------------------------
 FR_MASTERSLICE         0
            li1     67889
           met1     82182
           met2     16009
           met3      3849
           met4       235
-------------------------
                   170164


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:01, memory = 2965.84 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:03, memory = 2998.61 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:04, memory = 2965.84 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:07, memory = 2966.09 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:08, memory = 2966.09 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:10, memory = 2967.37 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:12, memory = 3039.75 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:14, memory = 2994.22 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:18, memory = 3031.75 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:20, memory = 2995.30 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2
Metal Spacing        4      0
Short                6      1
[INFO DRT-0267] cpu time = 00:03:21, elapsed time = 00:00:20, memory = 2914.91 (MB), peak = 3091.14 (MB)
Total wire length = 1018813 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278842 um.
Total wire length on LAYER met2 = 430603 um.
Total wire length on LAYER met3 = 202366 um.
Total wire length on LAYER met4 = 97915 um.
Total wire length on LAYER met5 = 9086 um.
Total number of vias = 170170.
Up-via summary (total 170170):

-------------------------
 FR_MASTERSLICE         0
            li1     67889
           met1     82186
           met2     16011
           met3      3849
           met4       235
-------------------------
                   170170


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 2914.91 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 2914.91 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 2914.91 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 2914.91 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 2914.91 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2914.91 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2914.91 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2914.91 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 2914.91 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2914.91 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2936.75 (MB), peak = 3091.14 (MB)
Total wire length = 1018815 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278840 um.
Total wire length on LAYER met2 = 430601 um.
Total wire length on LAYER met3 = 202372 um.
Total wire length on LAYER met4 = 97915 um.
Total wire length on LAYER met5 = 9086 um.
Total number of vias = 170172.
Up-via summary (total 170172):

-------------------------
 FR_MASTERSLICE         0
            li1     67889
           met1     82186
           met2     16013
           met3      3849
           met4       235
-------------------------
                   170172


[INFO DRT-0198] Complete detail routing.
Total wire length = 1018815 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 278840 um.
Total wire length on LAYER met2 = 430601 um.
Total wire length on LAYER met3 = 202372 um.
Total wire length on LAYER met4 = 97915 um.
Total wire length on LAYER met5 = 9086 um.
Total number of vias = 170172.
Up-via summary (total 170172):

-------------------------
 FR_MASTERSLICE         0
            li1     67889
           met1     82186
           met2     16013
           met3      3849
           met4       235
-------------------------
                   170172


[INFO DRT-0267] cpu time = 00:06:53, elapsed time = 00:00:42, memory = 2936.75 (MB), peak = 3091.14 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
Elapsed time: 38:13.08[h:]min:sec. CPU time: user 14686.15 sys 31.55 (641%). Peak memory: 3165328KB.
