v 20140308 2
B 45600 20300 33100 46800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 73100 66800 9 90 1 0 180 0 5
libreChainEDA     
A design for reuse environment
FOSS  EDA tool flow scripting project


T 78400 60900 9 50 1 0 180 0 12
Free opensourced toolkit  for creating IP-Xact based Soc Designs
Correct by construction design methodology

Supported Opensource EDA Tools

FUSESOC             package manager           KACTUS2        Design Entry
ICARUS                 verilog Simulation           VERILATOR     verilog Simulation 
COVERED             Code coverage               SOCGEN         IP-Xact utilities
VERILOG-PERL    utilities                             YOSYS            Synthesys
ARACHE-PNR       Place and Route             ICESTORM      Fpga creation
FIZZIM                   State Machine Design                   
  
L 45700 65500 78800 65500 3 0 0 0 -1 -1
L 45700 61700 78800 61700 3 0 0 0 -1 -1
T 64500 48800 9 50 1 0 180 0 9
System Admistration Support

    One stop shopping for all supported tools

   Tested and working install scripts

    App notes and videos (Real Soon Now)


T 65600 39600 9 50 1 0 180 0 9
Design for Reuse Methodologies

    D Edward Demming inspired process control

   Coding and Packaging Standards

    Industry wide best of class 


T 60500 30100 9 50 1 0 180 0 7
FPGA Demo Board Support

   Nexys2 Digilent
   Ice Board Lattice Semiconductor
   DE0 nano Board 


T 70500 22900 9 50 1 0 180 0 3
Alpha Code                            github.com /ouabache/fossi
Discussion                             discussion@lists.librecores.org

