{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363821190569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363821190570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 07:12:52 2013 " "Processing started: Thu Mar 21 07:12:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363821190570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363821190570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlarmClock -c AlarmClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off AlarmClock -c AlarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363821190570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1363821196028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.v(18) " "Verilog HDL warning at seg7.v(18): extended using \"x\" or \"z\"" {  } { { "seg7.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/seg7.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1363821196148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363821196151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363821196151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363821196157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363821196157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363821196198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363821196198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclock.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClock " "Found entity 1: AlarmClock" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363821196207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363821196207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unitdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file unitdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnitDisplay " "Found entity 1: UnitDisplay" {  } { { "UnitDisplay.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/UnitDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363821196211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363821196211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 Blinker " "Found entity 1: Blinker" {  } { { "Blinker.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/Blinker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363821196216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363821196216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlarmClock " "Elaborating entity \"AlarmClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1363821196265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AlarmClock.v(157) " "Verilog HDL assignment warning at AlarmClock.v(157): truncated value with size 32 to match size of target (3)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196324 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AlarmClock.v(267) " "Verilog HDL assignment warning at AlarmClock.v(267): truncated value with size 32 to match size of target (3)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196339 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(284) " "Verilog HDL assignment warning at AlarmClock.v(284): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196340 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(285) " "Verilog HDL assignment warning at AlarmClock.v(285): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196340 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(287) " "Verilog HDL assignment warning at AlarmClock.v(287): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196340 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(288) " "Verilog HDL assignment warning at AlarmClock.v(288): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196340 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(294) " "Verilog HDL assignment warning at AlarmClock.v(294): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196341 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(295) " "Verilog HDL assignment warning at AlarmClock.v(295): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196341 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(299) " "Verilog HDL assignment warning at AlarmClock.v(299): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196342 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(300) " "Verilog HDL assignment warning at AlarmClock.v(300): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196342 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(304) " "Verilog HDL assignment warning at AlarmClock.v(304): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196342 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(305) " "Verilog HDL assignment warning at AlarmClock.v(305): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196342 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(309) " "Verilog HDL assignment warning at AlarmClock.v(309): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196343 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(310) " "Verilog HDL assignment warning at AlarmClock.v(310): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196343 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(320) " "Verilog HDL assignment warning at AlarmClock.v(320): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196344 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(321) " "Verilog HDL assignment warning at AlarmClock.v(321): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196344 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(323) " "Verilog HDL assignment warning at AlarmClock.v(323): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196345 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(324) " "Verilog HDL assignment warning at AlarmClock.v(324): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196345 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(330) " "Verilog HDL assignment warning at AlarmClock.v(330): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196346 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(331) " "Verilog HDL assignment warning at AlarmClock.v(331): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196346 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(335) " "Verilog HDL assignment warning at AlarmClock.v(335): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196347 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(336) " "Verilog HDL assignment warning at AlarmClock.v(336): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196347 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(340) " "Verilog HDL assignment warning at AlarmClock.v(340): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196347 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(341) " "Verilog HDL assignment warning at AlarmClock.v(341): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196348 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(345) " "Verilog HDL assignment warning at AlarmClock.v(345): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196348 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmClock.v(346) " "Verilog HDL assignment warning at AlarmClock.v(346): truncated value with size 32 to match size of target (8)" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1363821196348 "|AlarmClock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alarm_out AlarmClock.v(33) " "Output port \"alarm_out\" at AlarmClock.v(33) has no driver" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1363821196370 "|AlarmClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnitDisplay UnitDisplay:UnitDisplay_A " "Elaborating entity \"UnitDisplay\" for hierarchy \"UnitDisplay:UnitDisplay_A\"" {  } { { "AlarmClock.v" "UnitDisplay_A" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363821196897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_BCD UnitDisplay:UnitDisplay_A\|binary_to_BCD:binary_to_BCD " "Elaborating entity \"binary_to_BCD\" for hierarchy \"UnitDisplay:UnitDisplay_A\|binary_to_BCD:binary_to_BCD\"" {  } { { "UnitDisplay.v" "binary_to_BCD" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/UnitDisplay.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363821196900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 UnitDisplay:UnitDisplay_A\|binary_to_BCD:binary_to_BCD\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"UnitDisplay:UnitDisplay_A\|binary_to_BCD:binary_to_BCD\|add3:m1\"" {  } { { "binary_to_BCD.v" "m1" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/binary_to_BCD.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363821196903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 UnitDisplay:UnitDisplay_A\|seg7:seg7_ones " "Elaborating entity \"seg7\" for hierarchy \"UnitDisplay:UnitDisplay_A\|seg7:seg7_ones\"" {  } { { "UnitDisplay.v" "seg7_ones" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/UnitDisplay.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363821196911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blinker Blinker:Blinker_DispA " "Elaborating entity \"Blinker\" for hierarchy \"Blinker:Blinker_DispA\"" {  } { { "AlarmClock.v" "Blinker_DispA" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363821196926 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 binary_to_BCD 4 2 " "Port \"ordered port 3\" on the entity instantiation of \"binary_to_BCD\" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "UnitDisplay.v" "binary_to_BCD" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/UnitDisplay.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1363821197067 "|AlarmClock|UnitDisplay:UnitDisplay_A|binary_to_BCD:binary_to_BCD"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1363821202752 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alarm_out GND " "Pin \"alarm_out\" is stuck at GND" {  } { { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1363821204130 "|AlarmClock|alarm_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1363821204130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/output_files/AlarmClock.map.smsg " "Generated suppressed messages file C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/output_files/AlarmClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1363821205264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1363821205957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1363821205957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1168 " "Implemented 1168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1363821206366 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1363821206366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1130 " "Implemented 1130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1363821206366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1363821206366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363821206424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 07:13:26 2013 " "Processing ended: Thu Mar 21 07:13:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363821206424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363821206424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363821206424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363821206424 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 31 s " "Quartus II Flow was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363821207109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363821228548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363821228549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 07:13:27 2013 " "Processing started: Thu Mar 21 07:13:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363821228549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363821228549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AlarmClock -c AlarmClock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AlarmClock -c AlarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363821228550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1363821233959 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AlarmClock EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"AlarmClock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1363821233990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363821234104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363821234104 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1363821234380 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1363821234462 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1363821235065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1363821235065 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1363821235065 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1363821235065 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/" { { 0 { 0 ""} 0 2345 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363821235073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/" { { 0 { 0 ""} 0 2346 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363821235073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/" { { 0 { 0 ""} 0 2347 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363821235073 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1363821235073 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 38 " "No exact pin location assignment(s) for 1 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alarm_out " "Pin alarm_out not assigned to an exact location on the device" {  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { alarm_out } } } { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 33 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363821235384 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1363821235384 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AlarmClock.sdc " "Synopsys Design Constraints File file not found: 'AlarmClock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1363821235648 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1363821235648 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1363821235677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1363821235888 ""}  } { { "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files (x86)/altera/12.1/quartus/bin64/pin_planner.ppl" { clock } } } { "e:/program files (x86)/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files (x86)/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "AlarmClock.v" "" { Text "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/AlarmClock.v" 15 0 0 } } { "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files (x86)/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1363821235888 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1363821236196 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1363821236199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1363821236200 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1363821236204 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1363821236208 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1363821236212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1363821236212 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1363821236215 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1363821236344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1363821236347 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1363821236347 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1363821236383 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1363821236383 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1363821236383 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363821236385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363821236385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363821236385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363821236385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363821236385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 29 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363821236385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363821236385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363821236385 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1363821236385 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1363821236385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363821236452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1363821238247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363821239255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1363821239274 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1363821246398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363821246399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1363821247215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1363821249500 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1363821249500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363821251766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1363821251770 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1363821251770 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1363821251829 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_a_leds\[7\] 0 " "Pin \"disp_a_leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_a_leds\[6\] 0 " "Pin \"disp_a_leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_a_leds\[5\] 0 " "Pin \"disp_a_leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_a_leds\[4\] 0 " "Pin \"disp_a_leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_a_leds\[3\] 0 " "Pin \"disp_a_leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_a_leds\[2\] 0 " "Pin \"disp_a_leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_a_leds\[1\] 0 " "Pin \"disp_a_leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_b_leds\[7\] 0 " "Pin \"disp_b_leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_b_leds\[6\] 0 " "Pin \"disp_b_leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_b_leds\[5\] 0 " "Pin \"disp_b_leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_b_leds\[4\] 0 " "Pin \"disp_b_leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_b_leds\[3\] 0 " "Pin \"disp_b_leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_b_leds\[2\] 0 " "Pin \"disp_b_leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_b_leds\[1\] 0 " "Pin \"disp_b_leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_c_leds\[7\] 0 " "Pin \"disp_c_leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_c_leds\[6\] 0 " "Pin \"disp_c_leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_c_leds\[5\] 0 " "Pin \"disp_c_leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_c_leds\[4\] 0 " "Pin \"disp_c_leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_c_leds\[3\] 0 " "Pin \"disp_c_leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_c_leds\[2\] 0 " "Pin \"disp_c_leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_c_leds\[1\] 0 " "Pin \"disp_c_leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_d_leds\[7\] 0 " "Pin \"disp_d_leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_d_leds\[6\] 0 " "Pin \"disp_d_leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_d_leds\[5\] 0 " "Pin \"disp_d_leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_d_leds\[4\] 0 " "Pin \"disp_d_leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_d_leds\[3\] 0 " "Pin \"disp_d_leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_d_leds\[2\] 0 " "Pin \"disp_d_leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_d_leds\[1\] 0 " "Pin \"disp_d_leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mode_edit 0 " "Pin \"mode_edit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mode_data 0 " "Pin \"mode_data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alarm_out 0 " "Pin \"alarm_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363821251890 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1363821251890 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1363821252554 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1363821252875 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1363821253445 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363821253978 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1363821254224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/output_files/AlarmClock.fit.smsg " "Generated suppressed messages file C:/Users/Bangonkali/Desktop/Projects/ALARMCLOCK/output_files/AlarmClock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1363821254502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363821255167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 07:14:15 2013 " "Processing ended: Thu Mar 21 07:14:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363821255167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363821255167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363821255167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363821255167 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 36 s " "Quartus II Flow was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363821256218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363821277011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363821277012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 07:14:17 2013 " "Processing started: Thu Mar 21 07:14:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363821277012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363821277012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AlarmClock -c AlarmClock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AlarmClock -c AlarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363821277012 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1363821283837 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1363821283922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363821284777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 07:14:44 2013 " "Processing ended: Thu Mar 21 07:14:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363821284777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363821284777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363821284777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363821284777 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 36 s " "Quartus II Flow was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363821285655 ""}
