// Seed: 404298671
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  assign id_6 = -1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4
) (
    input  wand  _id_0,
    output wand  id_1,
    output uwire id_2
);
  assign id_1 = -1'd0;
  final $clog2(83);
  ;
  wire [1 : id_0  & ""] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic id_5 = id_0;
  wire  id_6;
endmodule
