mini specs ===

memory:
  cell size:     2 bytes
  address space: 64k bytes
  endianness:    little

language:
  case-insensitive

bytecode list:
  0b00...... 64 core       ( see zig/src/bytecodes.zig )
  0b010..... 32 optimizing ( see zig/src/bytecodes.zig )
  0b0110.... 16 currently unimplemented
  0b0111aaaa aaaaaaaa data (push address+2 and length of data (a) (max len is 4096 bytes))
  0b1aaaaaaa aaaaaaaa abs jump to (a)

states:
  0x0 interpret
  0x1 compile
  0x2 asm
  0x3

bases:
  0x0 2  binary
  0x1 10 decimal
  0x2 16 hex
  0x3
