--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml SP601_BRD.twx SP601_BRD.ncd -o SP601_BRD.twr SP601_BRD.pcf
-ucf SP601_BRD.ucf

Design file:              SP601_BRD.ncd
Physical constraint file: SP601_BRD.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK_P = PERIOD TIMEGRP "SYSCLK_P" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK_P = PERIOD TIMEGRP "SYSCLK_P" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clocks/u_pll_adv/CLKOUT0
  Logical resource: clocks/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: mcbclk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clocks/u_pll_adv/CLKOUT1
  Logical resource: clocks/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: mcbclk_2x_180
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clocks/u_pll_adv/CLKIN1
  Logical resource: clocks/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clocks/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 125 MHz HIGH 50%;

 345 paths analyzed, 174 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.785ns.
--------------------------------------------------------------------------------

Paths for end point mac/receive/fe_rxd_byte_en (SLICE_X33Y10.A3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/rx_en_inff (FF)
  Destination:          mac/receive/fe_rxd_byte_en (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.112ns (1.907 - 2.019)
  Source Clock:         clk125_rx_bufio rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/rx_en_inff to mac/receive/fe_rxd_byte_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X18Y18.Q4     Tickq                 1.778   mac/receive/rx_en_inff
                                                       mac/receive/rx_en_inff
    SLICE_X31Y10.A4      net (fanout=4)        2.164   mac/receive/rx_en_inff
    SLICE_X31Y10.AMUX    Tilo                  0.455   mac/receive/cke
                                                       mac/receive/rx_en_inff_fe_rxd_byte[7]_AND_697_o1_SW0
    SLICE_X33Y10.A3      net (fanout=1)        0.736   N357
    SLICE_X33Y10.CLK     Tas                   0.505   mac/receive/fe_rxd_byte_en
                                                       mac/receive/fe_rxd_byte_en_glue_set
                                                       mac/receive/fe_rxd_byte_en
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (2.738ns logic, 2.900ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/ge_rxd_byte_1 (FF)
  Destination:          mac/receive/fe_rxd_byte_en (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.167ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.334 - 0.353)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/ge_rxd_byte_1 to mac/receive/fe_rxd_byte_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y7.BQ       Tcko                  0.633   mac/receive/ge_rxd_byte<3>
                                                       mac/receive/ge_rxd_byte_1
    SLICE_X31Y10.A1      net (fanout=4)        1.838   mac/receive/ge_rxd_byte<1>
    SLICE_X31Y10.AMUX    Tilo                  0.455   mac/receive/cke
                                                       mac/receive/rx_en_inff_fe_rxd_byte[7]_AND_697_o1_SW0
    SLICE_X33Y10.A3      net (fanout=1)        0.736   N357
    SLICE_X33Y10.CLK     Tas                   0.505   mac/receive/fe_rxd_byte_en
                                                       mac/receive/fe_rxd_byte_en_glue_set
                                                       mac/receive/fe_rxd_byte_en
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.593ns logic, 2.574ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/fe_rxd_byte_1 (FF)
  Destination:          mac/receive/fe_rxd_byte_en (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.334 - 0.342)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/fe_rxd_byte_1 to mac/receive/fe_rxd_byte_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y8.BQ       Tcko                  0.633   mac/receive/fe_rxd_byte<3>
                                                       mac/receive/fe_rxd_byte_1
    SLICE_X31Y10.A2      net (fanout=2)        1.215   mac/receive/fe_rxd_byte<1>
    SLICE_X31Y10.AMUX    Tilo                  0.455   mac/receive/cke
                                                       mac/receive/rx_en_inff_fe_rxd_byte[7]_AND_697_o1_SW0
    SLICE_X33Y10.A3      net (fanout=1)        0.736   N357
    SLICE_X33Y10.CLK     Tas                   0.505   mac/receive/fe_rxd_byte_en
                                                       mac/receive/fe_rxd_byte_en_glue_set
                                                       mac/receive/fe_rxd_byte_en
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.593ns logic, 1.951ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/fe_rxd_byte_en (SLICE_X33Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/rx_en_inff (FF)
  Destination:          mac/receive/fe_rxd_byte_en (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.975ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (1.907 - 2.019)
  Source Clock:         clk125_rx_bufio rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/rx_en_inff to mac/receive/fe_rxd_byte_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X18Y18.Q4     Tickq                 1.778   mac/receive/rx_en_inff
                                                       mac/receive/rx_en_inff
    SLICE_X35Y12.A4      net (fanout=4)        1.185   mac/receive/rx_en_inff
    SLICE_X35Y12.A       Tilo                  0.341   mac/eth_ctrl/cpu/reset_delay
                                                       mac/receive/_n00691_INV_0
    SLICE_X33Y10.SR      net (fanout=2)        1.128   mac/receive/_n0069
    SLICE_X33Y10.CLK     Tsrck                 0.543   mac/receive/fe_rxd_byte_en
                                                       mac/receive/fe_rxd_byte_en
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (2.662ns logic, 2.313ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X22Y8.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/ge_rxd_byte_en (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.296 - 0.360)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/ge_rxd_byte_en to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y11.AQ      Tcko                  0.548   mac/receive/ge_rxd_byte_en
                                                       mac/receive/ge_rxd_byte_en
    SLICE_X31Y11.A4      net (fanout=3)        1.184   mac/receive/ge_rxd_byte_en
    SLICE_X31Y11.A       Tilo                  0.341   mac/receive/fe_frame_low
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X29Y11.C4      net (fanout=2)        0.691   mac/receive/wr_stb
    SLICE_X29Y11.C       Tilo                  0.341   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X22Y8.CE       net (fanout=5)        0.959   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X22Y8.CLK      Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<5>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.820ns logic, 2.834ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/ge_frame_low (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.296 - 0.349)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/ge_frame_low to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y11.DMUX    Tshcko                0.659   mac/receive/fe_frame_low
                                                       mac/receive/ge_frame_low
    SLICE_X31Y11.A3      net (fanout=2)        1.069   mac/receive/ge_frame_low
    SLICE_X31Y11.A       Tilo                  0.341   mac/receive/fe_frame_low
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X29Y11.C4      net (fanout=2)        0.691   mac/receive/wr_stb
    SLICE_X29Y11.C       Tilo                  0.341   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X22Y8.CE       net (fanout=5)        0.959   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X22Y8.CLK      Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<5>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (1.931ns logic, 2.719ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/receive/fe_frame_low (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.296 - 0.349)
  Source Clock:         clk125_rx rising at 0.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/receive/fe_frame_low to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y11.DQ      Tcko                  0.548   mac/receive/fe_frame_low
                                                       mac/receive/fe_frame_low
    SLICE_X31Y11.A2      net (fanout=2)        1.070   mac/receive/fe_frame_low
    SLICE_X31Y11.A       Tilo                  0.341   mac/receive/fe_frame_low
                                                       mac/receive/Mmux_wr_stb11
    SLICE_X29Y11.C4      net (fanout=2)        0.691   mac/receive/wr_stb
    SLICE_X29Y11.C       Tilo                  0.341   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    SLICE_X22Y8.CE       net (fanout=5)        0.959   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X22Y8.CLK      Tceck                 0.590   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<5>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.540ns (1.820ns logic, 2.720ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP (SLICE_X26Y11.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         clk125_rx rising at 8.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1 to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.BQ       Tcko                  0.198   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X26Y11.D3      net (fanout=4)        0.383   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X26Y11.CLK     Tah         (-Th)     0.172   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.026ns logic, 0.383ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP (SLICE_X26Y11.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         clk125_rx rising at 8.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1 to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.BQ       Tcko                  0.198   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X26Y11.D3      net (fanout=4)        0.383   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X26Y11.CLK     Tah         (-Th)     0.172   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.026ns logic, 0.383ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP (SLICE_X26Y11.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         clk125_rx rising at 8.000ns
  Destination Clock:    clk125_rx rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1 to mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.BQ       Tcko                  0.198   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X26Y11.D3      net (fanout=4)        0.383   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X26Y11.CLK     Tah         (-Th)     0.172   mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<7>
                                                       mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.026ns logic, 0.383ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clocks/bufg_gmii_rx_clk/I0
  Logical resource: clocks/bufg_gmii_rx_clk/I0
  Location pin: BUFGMUX_X3Y6.I0
  Clock network: clocks/CLK125_RX_int
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.000ns (500.000MHz) (Tbufper_I)
  Physical resource: clocks/bufio_gmii_rx_clk/I
  Logical resource: clocks/bufio_gmii_rx_clk/I
  Location pin: BUFIO2_X3Y13.I
  Clock network: clocks/CLK125_RX_int
--------------------------------------------------------------------------------
Slack: 6.236ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.764ns (566.893MHz) (Tcp)
  Physical resource: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/_n0016<5>/CLK
  Logical resource: mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X22Y8.CLK
  Clock network: clk125_rx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP 
"clocks_calib_clk_bufg_in"         TS_SYSCLK_P / 0.25 HIGH 50%;

 4356 paths analyzed, 662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.719ns.
--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/zero_flag_flop (SLICE_X36Y5.A4), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.611ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.342 - 0.351)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X34Y6.B2       net (fanout=6)        1.813   mac/eth_ctrl/instruction<4>
    SLICE_X34Y6.BMUX     Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X35Y8.C1       net (fanout=1)        1.219   mac/eth_ctrl/cpu/sy<6>
    SLICE_X35Y8.CMUX     Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X37Y10.B6      net (fanout=3)        0.767   mac/eth_ctrl/adr<6>
    SLICE_X37Y10.B       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X37Y10.A5      net (fanout=1)        0.277   N351
    SLICE_X37Y10.A       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X37Y6.A2       net (fanout=3)        1.621   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X37Y6.A        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X37Y6.B6       net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X37Y6.B        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X36Y5.A4       net (fanout=3)        0.575   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X36Y5.CLK      Tas                   1.015   mac/eth_ctrl/cpu/zero_flag
                                                       mac/eth_ctrl/cpu/low_zero_lut
                                                       mac/eth_ctrl/cpu/zero_xor
                                                       mac/eth_ctrl/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     12.611ns (6.192ns logic, 6.419ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.380ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.342 - 0.351)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X34Y6.B2       net (fanout=6)        1.813   mac/eth_ctrl/instruction<4>
    SLICE_X34Y6.B        Tilo                  0.373   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_7/DP
    SLICE_X35Y8.C4       net (fanout=1)        0.617   mac/eth_ctrl/cpu/sy<7>
    SLICE_X35Y8.C        Tilo                  0.341   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_7
    SLICE_X37Y10.B2      net (fanout=3)        1.337   mac/eth_ctrl/adr<7>
    SLICE_X37Y10.B       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X37Y10.A5      net (fanout=1)        0.277   N351
    SLICE_X37Y10.A       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X37Y6.A2       net (fanout=3)        1.621   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X37Y6.A        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X37Y6.B6       net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X37Y6.B        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X36Y5.A4       net (fanout=3)        0.575   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X36Y5.CLK      Tas                   1.015   mac/eth_ctrl/cpu/zero_flag
                                                       mac/eth_ctrl/cpu/low_zero_lut
                                                       mac/eth_ctrl/cpu/zero_xor
                                                       mac/eth_ctrl/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     12.380ns (5.993ns logic, 6.387ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/zero_flag_flop (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.304ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.342 - 0.351)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA7     Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X34Y6.B5       net (fanout=6)        1.506   mac/eth_ctrl/instruction<7>
    SLICE_X34Y6.BMUX     Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X35Y8.C1       net (fanout=1)        1.219   mac/eth_ctrl/cpu/sy<6>
    SLICE_X35Y8.CMUX     Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X37Y10.B6      net (fanout=3)        0.767   mac/eth_ctrl/adr<6>
    SLICE_X37Y10.B       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X37Y10.A5      net (fanout=1)        0.277   N351
    SLICE_X37Y10.A       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X37Y6.A2       net (fanout=3)        1.621   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X37Y6.A        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X37Y6.B6       net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X37Y6.B        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X36Y5.A4       net (fanout=3)        0.575   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X36Y5.CLK      Tas                   1.015   mac/eth_ctrl/cpu/zero_flag
                                                       mac/eth_ctrl/cpu/low_zero_lut
                                                       mac/eth_ctrl/cpu/zero_xor
                                                       mac/eth_ctrl/cpu/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     12.304ns (6.192ns logic, 6.112ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP (SLICE_X34Y9.CX), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.302ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.339 - 0.351)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X34Y6.B2       net (fanout=6)        1.813   mac/eth_ctrl/instruction<4>
    SLICE_X34Y6.BMUX     Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X35Y8.C1       net (fanout=1)        1.219   mac/eth_ctrl/cpu/sy<6>
    SLICE_X35Y8.CMUX     Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X37Y10.B6      net (fanout=3)        0.767   mac/eth_ctrl/adr<6>
    SLICE_X37Y10.B       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X37Y10.A5      net (fanout=1)        0.277   N351
    SLICE_X37Y10.A       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X37Y6.A2       net (fanout=3)        1.621   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X37Y6.A        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X37Y6.B6       net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X37Y6.B        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X34Y9.CX       net (fanout=3)        1.284   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X34Y9.CLK      Tds                  -0.003   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP
    -------------------------------------------------  ---------------------------
    Total                                     12.302ns (5.174ns logic, 7.128ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.071ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.339 - 0.351)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X34Y6.B2       net (fanout=6)        1.813   mac/eth_ctrl/instruction<4>
    SLICE_X34Y6.B        Tilo                  0.373   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_7/DP
    SLICE_X35Y8.C4       net (fanout=1)        0.617   mac/eth_ctrl/cpu/sy<7>
    SLICE_X35Y8.C        Tilo                  0.341   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_7
    SLICE_X37Y10.B2      net (fanout=3)        1.337   mac/eth_ctrl/adr<7>
    SLICE_X37Y10.B       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X37Y10.A5      net (fanout=1)        0.277   N351
    SLICE_X37Y10.A       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X37Y6.A2       net (fanout=3)        1.621   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X37Y6.A        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X37Y6.B6       net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X37Y6.B        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X34Y9.CX       net (fanout=3)        1.284   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X34Y9.CLK      Tds                  -0.003   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP
    -------------------------------------------------  ---------------------------
    Total                                     12.071ns (4.975ns logic, 7.096ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.995ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.339 - 0.351)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA7     Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X34Y6.B5       net (fanout=6)        1.506   mac/eth_ctrl/instruction<7>
    SLICE_X34Y6.BMUX     Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X35Y8.C1       net (fanout=1)        1.219   mac/eth_ctrl/cpu/sy<6>
    SLICE_X35Y8.CMUX     Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X37Y10.B6      net (fanout=3)        0.767   mac/eth_ctrl/adr<6>
    SLICE_X37Y10.B       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X37Y10.A5      net (fanout=1)        0.277   N351
    SLICE_X37Y10.A       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X37Y6.A2       net (fanout=3)        1.621   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X37Y6.A        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X37Y6.B6       net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X37Y6.B        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X34Y9.CX       net (fanout=3)        1.284   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X34Y9.CLK      Tds                  -0.003   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_0/SP
    -------------------------------------------------  ---------------------------
    Total                                     11.995ns (5.174ns logic, 6.821ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP (SLICE_X34Y9.AX), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.935ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.339 - 0.351)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X34Y6.B2       net (fanout=6)        1.813   mac/eth_ctrl/instruction<4>
    SLICE_X34Y6.BMUX     Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X35Y8.C1       net (fanout=1)        1.219   mac/eth_ctrl/cpu/sy<6>
    SLICE_X35Y8.CMUX     Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X37Y10.B6      net (fanout=3)        0.767   mac/eth_ctrl/adr<6>
    SLICE_X37Y10.B       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X37Y10.A5      net (fanout=1)        0.277   N351
    SLICE_X37Y10.A       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X37Y6.A2       net (fanout=3)        1.621   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X37Y6.A        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X37Y6.B6       net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X37Y6.B        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X34Y9.AX       net (fanout=3)        0.975   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X34Y9.CLK      Tds                  -0.061   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP
    -------------------------------------------------  ---------------------------
    Total                                     11.935ns (5.116ns logic, 6.819ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.704ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.339 - 0.351)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X34Y6.B2       net (fanout=6)        1.813   mac/eth_ctrl/instruction<4>
    SLICE_X34Y6.B        Tilo                  0.373   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_7/DP
    SLICE_X35Y8.C4       net (fanout=1)        0.617   mac/eth_ctrl/cpu/sy<7>
    SLICE_X35Y8.C        Tilo                  0.341   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_7
    SLICE_X37Y10.B2      net (fanout=3)        1.337   mac/eth_ctrl/adr<7>
    SLICE_X37Y10.B       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X37Y10.A5      net (fanout=1)        0.277   N351
    SLICE_X37Y10.A       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X37Y6.A2       net (fanout=3)        1.621   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X37Y6.A        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X37Y6.B6       net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X37Y6.B        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X34Y9.AX       net (fanout=3)        0.975   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X34Y9.CLK      Tds                  -0.061   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP
    -------------------------------------------------  ---------------------------
    Total                                     11.704ns (4.917ns logic, 6.787ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mac/eth_ctrl/prog/rom (RAM)
  Destination:          mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.628ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.339 - 0.351)
  Source Clock:         calib_clk rising at 0.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.185ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mac/eth_ctrl/prog/rom to mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA7     Trcko_DOA             2.900   mac/eth_ctrl/prog/rom
                                                       mac/eth_ctrl/prog/rom
    SLICE_X34Y6.B5       net (fanout=6)        1.506   mac/eth_ctrl/instruction<7>
    SLICE_X34Y6.BMUX     Tilo                  0.458   mac/eth_ctrl/mdio_out
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_6/DP
    SLICE_X35Y8.C1       net (fanout=1)        1.219   mac/eth_ctrl/cpu/sy<6>
    SLICE_X35Y8.CMUX     Tilo                  0.455   mac/eth_ctrl/cpu/logical_result<7>
                                                       mac/eth_ctrl/cpu/operand_select_mux_6
    SLICE_X37Y10.B6      net (fanout=3)        0.767   mac/eth_ctrl/adr<6>
    SLICE_X37Y10.B       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>_SW0
    SLICE_X37Y10.A5      net (fanout=1)        0.277   N351
    SLICE_X37Y10.A       Tilo                  0.341   N351
                                                       mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o<7>
    SLICE_X37Y6.A2       net (fanout=3)        1.621   mac/eth_ctrl/adr[7]_GND_60_o_equal_5_o
    SLICE_X37Y6.A        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/mux_lut_0
    SLICE_X37Y6.B6       net (fanout=1)        0.147   mac/eth_ctrl/cpu/input_group<0>
    SLICE_X37Y6.B        Tilo                  0.341   mac/eth_ctrl/cpu/alu_result<6>
                                                       mac/eth_ctrl/cpu/shift_in_muxf5_0
    SLICE_X34Y9.AX       net (fanout=3)        0.975   mac/eth_ctrl/cpu/alu_result<0>
    SLICE_X34Y9.CLK      Tds                  -0.061   mac/eth_ctrl/E_LINK_SPEED<1>
                                                       mac/eth_ctrl/cpu/reg_loop_register_bit_0/DP
    -------------------------------------------------  ---------------------------
    Total                                     11.628ns (5.116ns logic, 6.512ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP "clocks_calib_clk_bufg_in"
        TS_SYSCLK_P / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/stack_bit_0 (SLICE_X34Y10.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/eth_ctrl/cpu/stack_count_loop_register_bit_3 (FF)
  Destination:          mac/eth_ctrl/cpu/stack_bit_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         calib_clk rising at 20.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/eth_ctrl/cpu/stack_count_loop_register_bit_3 to mac/eth_ctrl/cpu/stack_bit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y11.DQ      Tcko                  0.234   mac/eth_ctrl/cpu/stack_address<3>
                                                       mac/eth_ctrl/cpu/stack_count_loop_register_bit_3
    SLICE_X34Y10.D4      net (fanout=8)        0.236   mac/eth_ctrl/cpu/stack_address<3>
    SLICE_X34Y10.CLK     Tah         (-Th)     0.128   mac/eth_ctrl/cpu/stack_pop_data<7>
                                                       mac/eth_ctrl/cpu/stack_bit_0
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.106ns logic, 0.236ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/stack_bit_4 (SLICE_X34Y10.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/eth_ctrl/cpu/stack_count_loop_register_bit_3 (FF)
  Destination:          mac/eth_ctrl/cpu/stack_bit_4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         calib_clk rising at 20.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/eth_ctrl/cpu/stack_count_loop_register_bit_3 to mac/eth_ctrl/cpu/stack_bit_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y11.DQ      Tcko                  0.234   mac/eth_ctrl/cpu/stack_address<3>
                                                       mac/eth_ctrl/cpu/stack_count_loop_register_bit_3
    SLICE_X34Y10.D4      net (fanout=8)        0.236   mac/eth_ctrl/cpu/stack_address<3>
    SLICE_X34Y10.CLK     Tah         (-Th)     0.128   mac/eth_ctrl/cpu/stack_pop_data<7>
                                                       mac/eth_ctrl/cpu/stack_bit_4
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.106ns logic, 0.236ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point mac/eth_ctrl/cpu/stack_bit_1 (SLICE_X34Y10.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/eth_ctrl/cpu/stack_count_loop_register_bit_3 (FF)
  Destination:          mac/eth_ctrl/cpu/stack_bit_1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         calib_clk rising at 20.000ns
  Destination Clock:    calib_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/eth_ctrl/cpu/stack_count_loop_register_bit_3 to mac/eth_ctrl/cpu/stack_bit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y11.DQ      Tcko                  0.234   mac/eth_ctrl/cpu/stack_address<3>
                                                       mac/eth_ctrl/cpu/stack_count_loop_register_bit_3
    SLICE_X34Y10.D4      net (fanout=8)        0.236   mac/eth_ctrl/cpu/stack_address<3>
    SLICE_X34Y10.CLK     Tah         (-Th)     0.128   mac/eth_ctrl/cpu/stack_pop_data<7>
                                                       mac/eth_ctrl/cpu/stack_bit_1
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.106ns logic, 0.236ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_calib_clk_bufg_in = PERIOD TIMEGRP "clocks_calib_clk_bufg_in"
        TS_SYSCLK_P / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.155ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: mac/eth_ctrl/prog/rom/CLKA
  Logical resource: mac/eth_ctrl/prog/rom/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: calib_clk
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clocks/calib_clk_bufg/I0
  Logical resource: clocks/calib_clk_bufg/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clocks/calib_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 18.236ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.764ns (566.893MHz) (Tcp)
  Physical resource: mac/eth_ctrl/cpu/stack_pop_data<9>/CLK
  Logical resource: mac/eth_ctrl/cpu/stack_bit_8/CLK
  Location pin: SLICE_X30Y9.CLK
  Clock network: calib_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_xclk125_tx = PERIOD TIMEGRP "clocks_xclk125_tx" 
TS_SYSCLK_P / 0.625         HIGH 50%;

 27935 paths analyzed, 7389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.738ns.
--------------------------------------------------------------------------------

Paths for end point eth_pkt_engine/tx_shift_506 (SLICE_X13Y8.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/snd_status_ack (FF)
  Destination:          eth_pkt_engine/tx_shift_506 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.418 - 0.442)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/snd_status_ack to eth_pkt_engine/tx_shift_506
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AMUX    Tshcko                0.711   eth_pkt_engine/_n3845_inv
                                                       eth_pkt_engine/snd_status_ack
    SLICE_X25Y25.A3      net (fanout=544)      2.349   eth_pkt_engine/snd_status_ack
    SLICE_X25Y25.A       Tilo                  0.341   eth_pkt_engine/_n3857_inv
                                                       eth_pkt_engine/_n3857_inv1
    SLICE_X13Y8.CE       net (fanout=153)      3.680   eth_pkt_engine/_n3857_inv
    SLICE_X13Y8.CLK      Tceck                 0.548   eth_pkt_engine/tx_shift<507>
                                                       eth_pkt_engine/tx_shift_506
    -------------------------------------------------  ---------------------------
    Total                                      7.629ns (1.600ns logic, 6.029ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/snd_wr_ack (FF)
  Destination:          eth_pkt_engine/tx_shift_506 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.406ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.418 - 0.448)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/snd_wr_ack to eth_pkt_engine/tx_shift_506
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.633   eth_pkt_engine/snd_wr_ack
                                                       eth_pkt_engine/snd_wr_ack
    SLICE_X25Y25.A5      net (fanout=195)      2.204   eth_pkt_engine/snd_wr_ack
    SLICE_X25Y25.A       Tilo                  0.341   eth_pkt_engine/_n3857_inv
                                                       eth_pkt_engine/_n3857_inv1
    SLICE_X13Y8.CE       net (fanout=153)      3.680   eth_pkt_engine/_n3857_inv
    SLICE_X13Y8.CLK      Tceck                 0.548   eth_pkt_engine/tx_shift<507>
                                                       eth_pkt_engine/tx_shift_506
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (1.522ns logic, 5.884ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/snd_user_ctrl_ack (FF)
  Destination:          eth_pkt_engine/tx_shift_506 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.244ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.418 - 0.437)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/snd_user_ctrl_ack to eth_pkt_engine/tx_shift_506
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.AQ      Tcko                  0.633   eth_pkt_engine/snd_user_ctrl_ack
                                                       eth_pkt_engine/snd_user_ctrl_ack
    SLICE_X25Y25.A6      net (fanout=172)      2.042   eth_pkt_engine/snd_user_ctrl_ack
    SLICE_X25Y25.A       Tilo                  0.341   eth_pkt_engine/_n3857_inv
                                                       eth_pkt_engine/_n3857_inv1
    SLICE_X13Y8.CE       net (fanout=153)      3.680   eth_pkt_engine/_n3857_inv
    SLICE_X13Y8.CLK      Tceck                 0.548   eth_pkt_engine/tx_shift<507>
                                                       eth_pkt_engine/tx_shift_506
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (1.522ns logic, 5.722ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point eth_pkt_engine/tx_shift_505 (SLICE_X13Y8.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/snd_status_ack (FF)
  Destination:          eth_pkt_engine/tx_shift_505 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.626ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.418 - 0.442)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/snd_status_ack to eth_pkt_engine/tx_shift_505
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AMUX    Tshcko                0.711   eth_pkt_engine/_n3845_inv
                                                       eth_pkt_engine/snd_status_ack
    SLICE_X25Y25.A3      net (fanout=544)      2.349   eth_pkt_engine/snd_status_ack
    SLICE_X25Y25.A       Tilo                  0.341   eth_pkt_engine/_n3857_inv
                                                       eth_pkt_engine/_n3857_inv1
    SLICE_X13Y8.CE       net (fanout=153)      3.680   eth_pkt_engine/_n3857_inv
    SLICE_X13Y8.CLK      Tceck                 0.545   eth_pkt_engine/tx_shift<507>
                                                       eth_pkt_engine/tx_shift_505
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (1.597ns logic, 6.029ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/snd_wr_ack (FF)
  Destination:          eth_pkt_engine/tx_shift_505 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.403ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.418 - 0.448)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/snd_wr_ack to eth_pkt_engine/tx_shift_505
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.633   eth_pkt_engine/snd_wr_ack
                                                       eth_pkt_engine/snd_wr_ack
    SLICE_X25Y25.A5      net (fanout=195)      2.204   eth_pkt_engine/snd_wr_ack
    SLICE_X25Y25.A       Tilo                  0.341   eth_pkt_engine/_n3857_inv
                                                       eth_pkt_engine/_n3857_inv1
    SLICE_X13Y8.CE       net (fanout=153)      3.680   eth_pkt_engine/_n3857_inv
    SLICE_X13Y8.CLK      Tceck                 0.545   eth_pkt_engine/tx_shift<507>
                                                       eth_pkt_engine/tx_shift_505
    -------------------------------------------------  ---------------------------
    Total                                      7.403ns (1.519ns logic, 5.884ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/snd_user_ctrl_ack (FF)
  Destination:          eth_pkt_engine/tx_shift_505 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.418 - 0.437)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/snd_user_ctrl_ack to eth_pkt_engine/tx_shift_505
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.AQ      Tcko                  0.633   eth_pkt_engine/snd_user_ctrl_ack
                                                       eth_pkt_engine/snd_user_ctrl_ack
    SLICE_X25Y25.A6      net (fanout=172)      2.042   eth_pkt_engine/snd_user_ctrl_ack
    SLICE_X25Y25.A       Tilo                  0.341   eth_pkt_engine/_n3857_inv
                                                       eth_pkt_engine/_n3857_inv1
    SLICE_X13Y8.CE       net (fanout=153)      3.680   eth_pkt_engine/_n3857_inv
    SLICE_X13Y8.CLK      Tceck                 0.545   eth_pkt_engine/tx_shift<507>
                                                       eth_pkt_engine/tx_shift_505
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (1.519ns logic, 5.722ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point eth_pkt_engine/tx_shift_507 (SLICE_X13Y8.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/snd_status_ack (FF)
  Destination:          eth_pkt_engine/tx_shift_507 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.418 - 0.442)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/snd_status_ack to eth_pkt_engine/tx_shift_507
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AMUX    Tshcko                0.711   eth_pkt_engine/_n3845_inv
                                                       eth_pkt_engine/snd_status_ack
    SLICE_X25Y25.A3      net (fanout=544)      2.349   eth_pkt_engine/snd_status_ack
    SLICE_X25Y25.A       Tilo                  0.341   eth_pkt_engine/_n3857_inv
                                                       eth_pkt_engine/_n3857_inv1
    SLICE_X13Y8.CE       net (fanout=153)      3.680   eth_pkt_engine/_n3857_inv
    SLICE_X13Y8.CLK      Tceck                 0.534   eth_pkt_engine/tx_shift<507>
                                                       eth_pkt_engine/tx_shift_507
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (1.586ns logic, 6.029ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/snd_wr_ack (FF)
  Destination:          eth_pkt_engine/tx_shift_507 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.392ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.418 - 0.448)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/snd_wr_ack to eth_pkt_engine/tx_shift_507
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.633   eth_pkt_engine/snd_wr_ack
                                                       eth_pkt_engine/snd_wr_ack
    SLICE_X25Y25.A5      net (fanout=195)      2.204   eth_pkt_engine/snd_wr_ack
    SLICE_X25Y25.A       Tilo                  0.341   eth_pkt_engine/_n3857_inv
                                                       eth_pkt_engine/_n3857_inv1
    SLICE_X13Y8.CE       net (fanout=153)      3.680   eth_pkt_engine/_n3857_inv
    SLICE_X13Y8.CLK      Tceck                 0.534   eth_pkt_engine/tx_shift<507>
                                                       eth_pkt_engine/tx_shift_507
    -------------------------------------------------  ---------------------------
    Total                                      7.392ns (1.508ns logic, 5.884ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth_pkt_engine/snd_user_ctrl_ack (FF)
  Destination:          eth_pkt_engine/tx_shift_507 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.230ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.418 - 0.437)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth_pkt_engine/snd_user_ctrl_ack to eth_pkt_engine/tx_shift_507
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.AQ      Tcko                  0.633   eth_pkt_engine/snd_user_ctrl_ack
                                                       eth_pkt_engine/snd_user_ctrl_ack
    SLICE_X25Y25.A6      net (fanout=172)      2.042   eth_pkt_engine/snd_user_ctrl_ack
    SLICE_X25Y25.A       Tilo                  0.341   eth_pkt_engine/_n3857_inv
                                                       eth_pkt_engine/_n3857_inv1
    SLICE_X13Y8.CE       net (fanout=153)      3.680   eth_pkt_engine/_n3857_inv
    SLICE_X13Y8.CLK      Tceck                 0.534   eth_pkt_engine/tx_shift<507>
                                                       eth_pkt_engine/tx_shift_507
    -------------------------------------------------  ---------------------------
    Total                                      7.230ns (1.508ns logic, 5.722ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_xclk125_tx = PERIOD TIMEGRP "clocks_xclk125_tx" TS_SYSCLK_P / 0.625
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mac_filter/Mshreg_dat_dly_1_89 (SLICE_X22Y3.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mac/receive/out_dat_1 (FF)
  Destination:          mac_filter/Mshreg_dat_dly_1_89 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mac/receive/out_dat_1 to mac_filter/Mshreg_dat_dly_1_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y4.BQ       Tcko                  0.198   mac/receive/out_dat<3>
                                                       mac/receive/out_dat_1
    SLICE_X22Y3.DX       net (fanout=4)        0.242   mac/receive/out_dat<1>
    SLICE_X22Y3.CLK      Tdh         (-Th)     0.100   mac_filter/OUT_ETH_STREAM_FILT<5>
                                                       mac_filter/Mshreg_dat_dly_1_89
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.098ns logic, 0.242ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point mac/trans/frm_dly_8 (SLICE_X22Y60.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth_pkt_engine/txcrc/out_cke (FF)
  Destination:          mac/trans/frm_dly_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.087 - 0.075)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth_pkt_engine/txcrc/out_cke to mac/trans/frm_dly_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y59.AQ      Tcko                  0.198   eth_pkt_engine/txcrc/out_cke
                                                       eth_pkt_engine/txcrc/out_cke
    SLICE_X22Y60.CE      net (fanout=14)       0.264   eth_pkt_engine/txcrc/out_cke
    SLICE_X22Y60.CLK     Tckce       (-Th)     0.102   mac/trans/frm_dly<8>
                                                       mac/trans/frm_dly_8
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.096ns logic, 0.264ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point mac/trans/Mshreg_frm_dly_7 (SLICE_X22Y60.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth_pkt_engine/txcrc/out_frm (FF)
  Destination:          mac/trans/Mshreg_frm_dly_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth_pkt_engine/txcrc/out_frm to mac/trans/Mshreg_frm_dly_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y59.AQ      Tcko                  0.198   eth_pkt_engine/txcrc/out_frm
                                                       eth_pkt_engine/txcrc/out_frm
    SLICE_X22Y60.AI      net (fanout=2)        0.127   eth_pkt_engine/txcrc/out_frm
    SLICE_X22Y60.CLK     Tdh         (-Th)    -0.030   mac/trans/frm_dly<8>
                                                       mac/trans/Mshreg_frm_dly_7
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.228ns logic, 0.127ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_xclk125_tx = PERIOD TIMEGRP "clocks_xclk125_tx" TS_SYSCLK_P / 0.625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.155ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: rx_pkt_fifo/ram/CLKA
  Logical resource: rx_pkt_fifo/ram/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.155ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: rx_pkt_fifo/ram/CLKB
  Logical resource: rx_pkt_fifo/ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.155ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: fb/Mram_eth_rd_fifo_ram/CLKA
  Logical resource: fb/Mram_eth_rd_fifo_ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP 
"clocks_proc_clk_bufg_in"         TS_SYSCLK_P / 0.3125 HIGH 50%;

 1045832 paths analyzed, 7844 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.963ns.
--------------------------------------------------------------------------------

Paths for end point proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP48_X0Y10.PCIN0), 768 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_8 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_8 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AMUX    Tshcko                0.659   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_8
    DSP48_X0Y8.A8        net (fanout=2)        1.273   proc/fir2d_size_x<8>
    DSP48_X0Y8.PCOUT0    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y9.PCIN0     net (fanout=1)        0.002   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_0
    DSP48_X0Y9.PCOUT0    Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.078   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_0
    DSP48_X0Y10.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (11.514ns logic, 1.353ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_8 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_8 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AMUX    Tshcko                0.659   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_8
    DSP48_X0Y8.A8        net (fanout=2)        1.273   proc/fir2d_size_x<8>
    DSP48_X0Y8.PCOUT9    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9
    DSP48_X0Y9.PCOUT0    Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.078   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_0
    DSP48_X0Y10.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (11.514ns logic, 1.353ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_8 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_8 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AMUX    Tshcko                0.659   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_8
    DSP48_X0Y8.A8        net (fanout=2)        1.273   proc/fir2d_size_x<8>
    DSP48_X0Y8.PCOUT1    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y9.PCIN1     net (fanout=1)        0.002   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_1
    DSP48_X0Y9.PCOUT0    Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.078   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_0
    DSP48_X0Y10.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (11.514ns logic, 1.353ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------

Paths for end point proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP48_X0Y10.PCIN1), 768 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_8 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_8 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AMUX    Tshcko                0.659   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_8
    DSP48_X0Y8.A8        net (fanout=2)        1.273   proc/fir2d_size_x<8>
    DSP48_X0Y8.PCOUT0    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y9.PCIN0     net (fanout=1)        0.002   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_0
    DSP48_X0Y9.PCOUT1    Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y10.PCIN1    net (fanout=1)        0.078   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_1
    DSP48_X0Y10.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (11.514ns logic, 1.353ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_8 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_8 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AMUX    Tshcko                0.659   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_8
    DSP48_X0Y8.A8        net (fanout=2)        1.273   proc/fir2d_size_x<8>
    DSP48_X0Y8.PCOUT9    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9
    DSP48_X0Y9.PCOUT1    Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y10.PCIN1    net (fanout=1)        0.078   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_1
    DSP48_X0Y10.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (11.514ns logic, 1.353ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_8 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_8 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AMUX    Tshcko                0.659   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_8
    DSP48_X0Y8.A8        net (fanout=2)        1.273   proc/fir2d_size_x<8>
    DSP48_X0Y8.PCOUT1    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y9.PCIN1     net (fanout=1)        0.002   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_1
    DSP48_X0Y9.PCOUT1    Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y10.PCIN1    net (fanout=1)        0.078   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_1
    DSP48_X0Y10.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (11.514ns logic, 1.353ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------

Paths for end point proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP48_X0Y10.PCIN10), 768 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_8 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_8 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AMUX    Tshcko                0.659   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_8
    DSP48_X0Y8.A8        net (fanout=2)        1.273   proc/fir2d_size_x<8>
    DSP48_X0Y8.PCOUT0    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y9.PCIN0     net (fanout=1)        0.002   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_0
    DSP48_X0Y9.PCOUT10   Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y10.PCIN10   net (fanout=1)        0.078   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_10
    DSP48_X0Y10.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (11.514ns logic, 1.353ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_8 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_8 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AMUX    Tshcko                0.659   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_8
    DSP48_X0Y8.A8        net (fanout=2)        1.273   proc/fir2d_size_x<8>
    DSP48_X0Y8.PCOUT9    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y9.PCIN9     net (fanout=1)        0.002   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_9
    DSP48_X0Y9.PCOUT10   Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y10.PCIN10   net (fanout=1)        0.078   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_10
    DSP48_X0Y10.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (11.514ns logic, 1.353ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc/fir2d_size_x_8 (FF)
  Destination:          proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1 (DSP)
  Requirement:          16.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_clk rising at 0.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.096ns

  Clock Uncertainty:          0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc/fir2d_size_x_8 to proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AMUX    Tshcko                0.659   proc/fir2d_size_x<15>
                                                       proc/fir2d_size_x_8
    DSP48_X0Y8.A8        net (fanout=2)        1.273   proc/fir2d_size_x<8>
    DSP48_X0Y8.PCOUT1    Tdspdo_A_PCOUT        6.306   proc/fir2d/Maddsub_n0166
                                                       proc/fir2d/Maddsub_n0166
    DSP48_X0Y9.PCIN1     net (fanout=1)        0.002   proc/fir2d/Maddsub_n0166_PCOUT_to_Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCIN_1
    DSP48_X0Y9.PCOUT10   Tdspdo_PCIN_PCOUT     2.703   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
                                                       proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1
    DSP48_X0Y10.PCIN10   net (fanout=1)        0.078   proc/fir2d/Madd_ADJ_DELAY[15]_GND_50_o_add_27_OUT1_PCOUT_to_b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1_PCIN_10
    DSP48_X0Y10.CLK      Tdspdck_PCIN_CARRYOUTREG  1.846   proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
                                                       proc/fir2d/b_adj_d2/Msub_GND_55_o_GND_55_o_sub_2_OUT<15:0>1
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (11.514ns logic, 1.353ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP "clocks_proc_clk_bufg_in"
        TS_SYSCLK_P / 0.3125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point proc/fir2d/b_adj_d4/Mram_ram3 (RAMB16_X1Y16.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               proc/fir2d/b_adj_d4/adr_1 (FF)
  Destination:          proc/fir2d/b_adj_d4/Mram_ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.125 - 0.115)
  Source Clock:         proc_clk rising at 16.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: proc/fir2d/b_adj_d4/adr_1 to proc/fir2d/b_adj_d4/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.DMUX    Tshcko                0.244   proc/fir2d/b_adj_d4/adr<15>
                                                       proc/fir2d/b_adj_d4/adr_1
    RAMB16_X1Y16.ADDRA2  net (fanout=6)        0.183   proc/fir2d/b_adj_d4/adr<1>
    RAMB16_X1Y16.CLKA    Trckc_ADDRA (-Th)     0.066   proc/fir2d/b_adj_d4/Mram_ram3
                                                       proc/fir2d/b_adj_d4/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.178ns logic, 0.183ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb/proc_wr_cmd_addr_25 (FF)
  Destination:          fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.124 - 0.120)
  Source Clock:         proc_clk rising at 16.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb/proc_wr_cmd_addr_25 to fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.CQ       Tcko                  0.198   fb/proc_wr_cmd_addr<26>
                                                       fb/proc_wr_cmd_addr_25
    MCB_X0Y1.P4CMDRA11   net (fanout=1)        0.130   fb/proc_wr_cmd_addr<25>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.227ns logic, 0.130ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb/proc_wr_cmd_addr_23 (FF)
  Destination:          fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.124 - 0.120)
  Source Clock:         proc_clk rising at 16.000ns
  Destination Clock:    proc_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb/proc_wr_cmd_addr_23 to fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.AQ       Tcko                  0.198   fb/proc_wr_cmd_addr<26>
                                                       fb/proc_wr_cmd_addr_23
    MCB_X0Y1.P4CMDRA9    net (fanout=1)        0.130   fb/proc_wr_cmd_addr<23>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.227ns logic, 0.130ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_proc_clk_bufg_in = PERIOD TIMEGRP "clocks_proc_clk_bufg_in"
        TS_SYSCLK_P / 0.3125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.155ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: proc/fir2d/b_adj_d4/Mram_ram3/CLKA
  Logical resource: proc/fir2d/b_adj_d4/Mram_ram3/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: proc_clk
--------------------------------------------------------------------------------
Slack: 12.155ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: proc/fir2d/b_adj_d4/Mram_ram4/CLKA
  Logical resource: proc/fir2d/b_adj_d4/Mram_ram4/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: proc_clk
--------------------------------------------------------------------------------
Slack: 12.155ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: proc/fir2d/b_adj_d4/Mram_ram5/CLKA
  Logical resource: proc/fir2d/b_adj_d4/Mram_ram5/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: proc_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk20_bufg_in = PERIOD TIMEGRP 
"clocks_clk20_bufg_in" TS_SYSCLK_P /         0.05 HIGH 50%;

 138 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  98.350ns.
--------------------------------------------------------------------------------

Paths for end point s6multiboot/cnt_2 (SLICE_X33Y2.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reboot_go (FF)
  Destination:          s6multiboot/cnt_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.348ns (Levels of Logic = 1)
  Clock Path Skew:      -0.334ns (1.634 - 1.968)
  Source Clock:         clk125 rising at 96.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reboot_go to s6multiboot/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.AQ      Tcko                  0.548   reboot_go
                                                       reboot_go
    SLICE_X33Y2.C5       net (fanout=6)        2.295   reboot_go
    SLICE_X33Y2.CLK      Tas                   0.505   s6multiboot/cnt<3>
                                                       s6multiboot/cnt_2_glue_rst
                                                       s6multiboot/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (1.053ns logic, 2.295ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point s6multiboot/cnt_3 (SLICE_X33Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reboot_go (FF)
  Destination:          s6multiboot/cnt_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 1)
  Clock Path Skew:      -0.334ns (1.634 - 1.968)
  Source Clock:         clk125 rising at 96.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reboot_go to s6multiboot/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.AQ      Tcko                  0.548   reboot_go
                                                       reboot_go
    SLICE_X33Y2.D6       net (fanout=6)        2.084   reboot_go
    SLICE_X33Y2.CLK      Tas                   0.505   s6multiboot/cnt<3>
                                                       s6multiboot/cnt_3_glue_rst
                                                       s6multiboot/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.053ns logic, 2.084ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point s6multiboot/cnt_4 (SLICE_X33Y3.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reboot_go (FF)
  Destination:          s6multiboot/cnt_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 1)
  Clock Path Skew:      -0.336ns (1.632 - 1.968)
  Source Clock:         clk125 rising at 96.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reboot_go to s6multiboot/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.AQ      Tcko                  0.548   reboot_go
                                                       reboot_go
    SLICE_X33Y3.D5       net (fanout=6)        1.946   reboot_go
    SLICE_X33Y3.CLK      Tas                   0.505   s6multiboot/cnt<4>
                                                       s6multiboot/cnt_4_glue_rst
                                                       s6multiboot/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (1.053ns logic, 1.946ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk20_bufg_in = PERIOD TIMEGRP "clocks_clk20_bufg_in" TS_SYSCLK_P /
        0.05 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point s6multiboot/cnt_4 (SLICE_X33Y3.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s6multiboot/cnt_4 (FF)
  Destination:          s6multiboot/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk20 rising at 100.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s6multiboot/cnt_4 to s6multiboot/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y3.DQ       Tcko                  0.198   s6multiboot/cnt<4>
                                                       s6multiboot/cnt_4
    SLICE_X33Y3.D6       net (fanout=13)       0.036   s6multiboot/cnt<4>
    SLICE_X33Y3.CLK      Tah         (-Th)    -0.215   s6multiboot/cnt<4>
                                                       s6multiboot/cnt_4_glue_rst
                                                       s6multiboot/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point fb/rst0_sync_r_3 (SLICE_X22Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb/rst0_sync_r_2 (FF)
  Destination:          fb/rst0_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk20 rising at 100.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb/rst0_sync_r_2 to fb/rst0_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.CQ      Tcko                  0.234   fb/rst0_sync_r<3>
                                                       fb/rst0_sync_r_2
    SLICE_X22Y36.DX      net (fanout=1)        0.194   fb/rst0_sync_r<2>
    SLICE_X22Y36.CLK     Tckdi       (-Th)    -0.041   fb/rst0_sync_r<3>
                                                       fb/rst0_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.275ns logic, 0.194ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point fb/rst0_sync_r_21 (SLICE_X20Y37.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb/rst0_sync_r_20 (FF)
  Destination:          fb/rst0_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk20 rising at 100.000ns
  Destination Clock:    clk20 rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb/rst0_sync_r_20 to fb/rst0_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.AMUX    Tshcko                0.238   fb/rst0_sync_r<19>
                                                       fb/rst0_sync_r_20
    SLICE_X20Y37.B4      net (fanout=1)        0.128   fb/rst0_sync_r<20>
    SLICE_X20Y37.CLK     Tah         (-Th)    -0.121   fb/rst0_sync_r<19>
                                                       fb/rst0_sync_r<20>_rt
                                                       fb/rst0_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.359ns logic, 0.128ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk20_bufg_in = PERIOD TIMEGRP "clocks_clk20_bufg_in" TS_SYSCLK_P /
        0.05 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 50.000ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 50.000ns (20.000MHz) (Tcapper)
  Physical resource: s6multiboot/icaps6/CLK
  Logical resource: s6multiboot/icaps6/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: clk20
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clocks/clk20_bufg/I0
  Logical resource: clocks/clk20_bufg/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clocks/clk20_bufg_in
--------------------------------------------------------------------------------
Slack: 99.352ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.648ns (1543.210MHz) (Tcp)
  Physical resource: fb/rst0_sync_r<19>/CLK
  Logical resource: fb/rst0_sync_r_20/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk20
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mcbclk_2x_180 = PERIOD TIMEGRP "mcbclk_2x_180" 
TS_SYSCLK_P / 3.125 PHASE         0.8 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mcbclk_2x_180 = PERIOD TIMEGRP "mcbclk_2x_180" TS_SYSCLK_P / 3.125 PHASE
        0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: fb/mcb3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mcbclk_2x_0 = PERIOD TIMEGRP "mcbclk_2x_0" TS_SYSCLK_P / 
3.125 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mcbclk_2x_0 = PERIOD TIMEGRP "mcbclk_2x_0" TS_SYSCLK_P / 3.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: fb/memc_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: fb/mcb3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_rx_bufio = PERIOD TIMEGRP "clk125_rx_bufio" 
TS_PHY_RXCLK HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.866ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_rx_bufio = PERIOD TIMEGRP "clk125_rx_bufio" TS_PHY_RXCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.134ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mac/receive/rxdat_inff<0>/CLK0
  Logical resource: mac/receive/rxdat_inff_0/CLK0
  Location pin: ILOGIC_X18Y9.CLK0
  Clock network: clk125_rx_bufio
--------------------------------------------------------------------------------
Slack: 6.134ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mac/receive/rxdat_inff<1>/CLK0
  Logical resource: mac/receive/rxdat_inff_1/CLK0
  Location pin: ILOGIC_X18Y10.CLK0
  Clock network: clk125_rx_bufio
--------------------------------------------------------------------------------
Slack: 6.134ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mac/receive/rxdat_inff<2>/CLK0
  Logical resource: mac/receive/rxdat_inff_2/CLK0
  Location pin: ILOGIC_X18Y11.CLK0
  Clock network: clk125_rx_bufio
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PHY_RX_SIGS" OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE 
COMP "PHY_RXCLK"         "RISING";

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.973ns.
--------------------------------------------------------------------------------

Paths for end point mac/receive/rx_en_inff (ILOGIC_X18Y18.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.427ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RXCTRL_RXDV (PAD)
  Destination:          mac/receive/rx_en_inff (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          2.400ns
  Data Path Delay:      4.420ns (Levels of Logic = 3)
  Clock Path Delay:     2.472ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PHY_RXCTRL_RXDV to mac/receive/rx_en_inff
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    N18.I                  Tiopi                 1.037   PHY_RXCTRL_RXDV
                                                         PHY_RXCTRL_RXDV
                                                         PHY_RXCTRL_RXDV_IBUF
                                                         ProtoComp394.IMUX.15
    IODELAY_X18Y18.IDATAIN net (fanout=1)        0.092   PHY_RXCTRL_RXDV_IBUF
    IODELAY_X18Y18.DATAOUT Tioddo_IDATAIN        2.752   mac/IODELAY2_GE_RXDV
                                                         mac/IODELAY2_GE_RXDV
    ILOGIC_X18Y18.DDLY     net (fanout=1)        0.007   mac/ge_rxdv_dly
    ILOGIC_X18Y18.CLK0     Tidockd               0.532   mac/receive/rx_en_inff
                                                         ProtoComp403.D2OFFBYP_SRC.8
                                                         mac/receive/rx_en_inff
    ---------------------------------------------------  ---------------------------
    Total                                        4.420ns (4.321ns logic, 0.099ns route)
                                                         (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: PHY_RXCLK to mac/receive/rx_en_inff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.902   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp394.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.350   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.243   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y18.CLK0   net (fanout=9)        0.977   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (1.145ns logic, 1.327ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_0 (ILOGIC_X18Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RXD<0> (PAD)
  Destination:          mac/receive/rxdat_inff_0 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          2.400ns
  Data Path Delay:      4.420ns (Levels of Logic = 3)
  Clock Path Delay:     2.477ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PHY_RXD<0> to mac/receive/rxdat_inff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M14.I                Tiopi                 1.037   PHY_RXD<0>
                                                       PHY_RXD<0>
                                                       PHY_RXD_0_IBUF
                                                       ProtoComp394.IMUX.7
    IODELAY_X18Y9.IDATAINnet (fanout=1)        0.092   PHY_RXD_0_IBUF
    IODELAY_X18Y9.DATAOUTTioddo_IDATAIN        2.752   mac/rxd_dly[0].IODELAY2_GE_RXD
                                                       mac/rxd_dly[0].IODELAY2_GE_RXD
    ILOGIC_X18Y9.DDLY    net (fanout=1)        0.007   mac/ge_rxd_dly<0>
    ILOGIC_X18Y9.CLK0    Tidockd               0.532   mac/receive/rxdat_inff<0>
                                                       ProtoComp403.D2OFFBYP_SRC
                                                       mac/receive/rxdat_inff_0
    -------------------------------------------------  ---------------------------
    Total                                      4.420ns (4.321ns logic, 0.099ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.902   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp394.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.350   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.243   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y9.CLK0    net (fanout=9)        0.982   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (1.145ns logic, 1.332ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_1 (ILOGIC_X18Y10.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PHY_RXD<1> (PAD)
  Destination:          mac/receive/rxdat_inff_1 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          2.400ns
  Data Path Delay:      4.420ns (Levels of Logic = 3)
  Clock Path Delay:     2.477ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PHY_RXD<1> to mac/receive/rxdat_inff_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    U18.I                  Tiopi                 1.037   PHY_RXD<1>
                                                         PHY_RXD<1>
                                                         PHY_RXD_1_IBUF
                                                         ProtoComp394.IMUX.8
    IODELAY_X18Y10.IDATAIN net (fanout=1)        0.092   PHY_RXD_1_IBUF
    IODELAY_X18Y10.DATAOUT Tioddo_IDATAIN        2.752   mac/rxd_dly[1].IODELAY2_GE_RXD
                                                         mac/rxd_dly[1].IODELAY2_GE_RXD
    ILOGIC_X18Y10.DDLY     net (fanout=1)        0.007   mac/ge_rxd_dly<1>
    ILOGIC_X18Y10.CLK0     Tidockd               0.532   mac/receive/rxdat_inff<1>
                                                         ProtoComp403.D2OFFBYP_SRC.1
                                                         mac/receive/rxdat_inff_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.420ns (4.321ns logic, 0.099ns route)
                                                         (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.902   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp394.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.350   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.243   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y10.CLK0   net (fanout=9)        0.982   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (1.145ns logic, 1.332ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "PHY_RX_SIGS" OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE COMP "PHY_RXCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_3 (ILOGIC_X18Y12.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RXD<3> (PAD)
  Destination:          mac/receive/rxdat_inff_3 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.265ns (Levels of Logic = 3)
  Clock Path Delay:     1.296ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PHY_RXD<3> to mac/receive/rxdat_inff_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    T18.I                  Tiopi                 0.321   PHY_RXD<3>
                                                         PHY_RXD<3>
                                                         PHY_RXD_3_IBUF
                                                         ProtoComp394.IMUX.10
    IODELAY_X18Y12.IDATAIN net (fanout=1)        0.090   PHY_RXD_3_IBUF
    IODELAY_X18Y12.DATAOUT Tioddo_IDATAIN        0.713   mac/rxd_dly[3].IODELAY2_GE_RXD
                                                         mac/rxd_dly[3].IODELAY2_GE_RXD
    ILOGIC_X18Y12.DDLY     net (fanout=1)        0.005   mac/ge_rxd_dly<3>
    ILOGIC_X18Y12.CLK0     Tiockdd     (-Th)    -0.136   mac/receive/rxdat_inff<3>
                                                         ProtoComp403.D2OFFBYP_SRC.3
                                                         mac/receive/rxdat_inff_3
    ---------------------------------------------------  ---------------------------
    Total                                        1.265ns (1.170ns logic, 0.095ns route)
                                                         (92.5% logic, 7.5% route)

  Maximum Clock Path at Fast Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.367   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp394.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.212   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.109   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y12.CLK0   net (fanout=9)        0.608   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.476ns logic, 0.820ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_4 (ILOGIC_X18Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RXD<4> (PAD)
  Destination:          mac/receive/rxdat_inff_4 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.265ns (Levels of Logic = 3)
  Clock Path Delay:     1.296ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PHY_RXD<4> to mac/receive/rxdat_inff_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    T17.I                  Tiopi                 0.321   PHY_RXD<4>
                                                         PHY_RXD<4>
                                                         PHY_RXD_4_IBUF
                                                         ProtoComp394.IMUX.11
    IODELAY_X18Y13.IDATAIN net (fanout=1)        0.090   PHY_RXD_4_IBUF
    IODELAY_X18Y13.DATAOUT Tioddo_IDATAIN        0.713   mac/rxd_dly[4].IODELAY2_GE_RXD
                                                         mac/rxd_dly[4].IODELAY2_GE_RXD
    ILOGIC_X18Y13.DDLY     net (fanout=1)        0.005   mac/ge_rxd_dly<4>
    ILOGIC_X18Y13.CLK0     Tiockdd     (-Th)    -0.136   mac/receive/rxdat_inff<4>
                                                         ProtoComp403.D2OFFBYP_SRC.4
                                                         mac/receive/rxdat_inff_4
    ---------------------------------------------------  ---------------------------
    Total                                        1.265ns (1.170ns logic, 0.095ns route)
                                                         (92.5% logic, 7.5% route)

  Maximum Clock Path at Fast Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.367   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp394.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.212   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.109   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y13.CLK0   net (fanout=9)        0.608   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.476ns logic, 0.820ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mac/receive/rxdat_inff_5 (ILOGIC_X18Y14.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               PHY_RXD<5> (PAD)
  Destination:          mac/receive/rxdat_inff_5 (FF)
  Destination Clock:    clk125_rx_bufio rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.265ns (Levels of Logic = 3)
  Clock Path Delay:     1.296ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PHY_RXD<5> to mac/receive/rxdat_inff_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    N16.I                  Tiopi                 0.321   PHY_RXD<5>
                                                         PHY_RXD<5>
                                                         PHY_RXD_5_IBUF
                                                         ProtoComp394.IMUX.12
    IODELAY_X18Y14.IDATAIN net (fanout=1)        0.090   PHY_RXD_5_IBUF
    IODELAY_X18Y14.DATAOUT Tioddo_IDATAIN        0.713   mac/rxd_dly[5].IODELAY2_GE_RXD
                                                         mac/rxd_dly[5].IODELAY2_GE_RXD
    ILOGIC_X18Y14.DDLY     net (fanout=1)        0.005   mac/ge_rxd_dly<5>
    ILOGIC_X18Y14.CLK0     Tiockdd     (-Th)    -0.136   mac/receive/rxdat_inff<5>
                                                         ProtoComp403.D2OFFBYP_SRC.5
                                                         mac/receive/rxdat_inff_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.265ns (1.170ns logic, 0.095ns route)
                                                         (92.5% logic, 7.5% route)

  Maximum Clock Path at Fast Process Corner: PHY_RXCLK to mac/receive/rxdat_inff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.367   PHY_RXCLK
                                                       PHY_RXCLK
                                                       clocks/ibufg125rx
                                                       ProtoComp394.IMUX.3
    BUFIO2_X3Y13.I       net (fanout=2)        0.212   clocks/CLK125_RX_int
    BUFIO2_X3Y13.IOCLK   Tbufcko_IOCLK         0.109   clocks/bufio_gmii_rx_clk
                                                       clocks/bufio_gmii_rx_clk
    ILOGIC_X18Y14.CLK0   net (fanout=9)        0.608   clk125_rx_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.476ns logic, 0.820ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK_P                    |      5.000ns|      2.800ns|      4.997ns|            0|            0|            0|      1078261|
| TS_clocks_calib_clk_bufg_in   |     20.000ns|     12.719ns|          N/A|            0|            0|         4356|            0|
| TS_clocks_xclk125_tx          |      8.000ns|      7.738ns|          N/A|            0|            0|        27935|            0|
| TS_clocks_proc_clk_bufg_in    |     16.000ns|     12.963ns|          N/A|            0|            0|      1045832|            0|
| TS_clocks_clk20_bufg_in       |    100.000ns|     98.350ns|          N/A|            0|            0|          138|            0|
| TS_mcbclk_2x_180              |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_mcbclk_2x_0                |      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY_RXCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY_RXCLK                   |      8.000ns|      5.785ns|      1.866ns|            0|            0|          345|            0|
| TS_clk125_rx_bufio            |      8.000ns|      1.866ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY_RXCLK
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
PHY_RXCTRL_RXDV|    1.973(R)|      SLOW  |    0.047(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<0>     |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<1>     |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<2>     |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<3>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<4>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<5>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<6>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
PHY_RXD<7>     |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |clk125_rx_bufio   |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock PHY_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY_RXCLK      |    5.785|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |   13.977|         |         |         |
SYSCLK_P       |   13.977|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |   13.977|         |         |         |
SYSCLK_P       |   13.977|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "PHY_RX_SIGS" OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE COMP "PHY_RXCLK"         "RISING";
Worst Case Data Window 2.029; Ideal Clock Offset To Actual Clock -0.042; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
PHY_RXCTRL_RXDV   |    1.973(R)|      SLOW  |    0.047(R)|      FAST  |    0.427|    0.353|        0.037|
PHY_RXD<0>        |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |    0.432|    0.348|        0.042|
PHY_RXD<1>        |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |    0.432|    0.348|        0.042|
PHY_RXD<2>        |    1.968(R)|      SLOW  |    0.052(R)|      FAST  |    0.432|    0.348|        0.042|
PHY_RXD<3>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
PHY_RXD<4>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
PHY_RXD<5>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
PHY_RXD<6>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
PHY_RXD<7>        |    1.964(R)|      SLOW  |    0.056(R)|      FAST  |    0.436|    0.344|        0.046|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.973|         -  |       0.056|         -  |    0.427|    0.344|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1078615 paths, 0 nets, and 20318 connections

Design statistics:
   Minimum period:  98.350ns{1}   (Maximum frequency:  10.168MHz)
   Minimum input required time before clock:   1.973ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 15 15:10:09 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 187 MB



