FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Hoozemans, J
   van Straten, J
   Wong, S
AF Hoozemans, Joost
   van Straten, Jeroen
   Wong, Stephan
TI Increasing resource utilization in mixed-criticality systems using a
   polymorphic VLIW processor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB Mixed-criticality systems need to provide strict guarantees to hard real-time tasks and simultaneously, deliver high throughput for non-critical tasks. However, techniques to enhance performance more often than not affect the analyzability, e.g., caches, branch prediction, out-of-order (OoO) execution superscalar processing, and simultaneous multithreading (SMT).
   In this paper, we propose the use of a polymorphic VLIW processor to increase performance for non-critical tasks while maintaining analyzability. The processor achieves these goals by dynamically distributing computing resources (in the form of datapaths) to one or multiple threads. A static schedule guarantees the minimum amount of cycles to meet the deadlines for critical tasks. Datapaths that are not used by critical tasks can be assigned to non-critical tasks in a highly flexible way, thereby increasing resource utilization resulting in higher throughput. Our experiments show that our approach can exploit its dynamic properties to improve schedul-ability and assign up to 50% and on average 25% more resources to lower-priority threads during the execution of a static real-time schedule.
C1 [Hoozemans, Joost; van Straten, Jeroen; Wong, Stephan] Delft Univ Technol, Comp Engn Lab, Delft, Netherlands.
C3 Delft University of Technology
RP Hoozemans, J (corresponding author), Delft Univ Technol, Comp Engn Lab, Delft, Netherlands.
EM j.j.hoozemans@tudelft.nl; j.vanstraten-1@tudelft.nl;
   j.s.s.m.wong@tudelft.nl
FU ALMARVI European Artemis project [621439]
FX This work has been supported by the ALMARVI European Artemis project nr.
   621439.
CR [Anonymous], 2011, HARD REAL TIME COMPU
   [Anonymous], P 17 INT C ADV COMP
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], 2010, P EMBEDDED REAL TIME
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Brandon A., EXPLORING ILP TLP PO, P177
   Brinkschulte U., 1999, RTSS WIP SESS PHOEN, P11
   Codrescu L, 2014, IEEE MICRO, V34, P34, DOI 10.1109/MM.2014.12
   El-Haj-Mahmoud A., 2005, P 2005 INT C COMPILE, P213, DOI DOI 10.1145/1086297.1086326
   Faraboschi P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P203, DOI [10.1145/342001.339682, 10.1109/ISCA.2000.854391]
   Fisher J.A., 2005, Embedded Computing: A VLIW Approach to Architecture, Compilers, and Tools
   Giannopoulou G, 2013, 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Gustafsson Jan., 2010, The Malardalen WCET benchmarks - past, present and future, P137
   Hansson A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455231
   Hoozemans Joost, 2015, 2015 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P1, DOI 10.1109/ReConFig.2015.7393329
   Hoozemans J., 2017, P 23 IEEE I IN PRESS
   Lehoczky J. P., 1987, TASK SCHEDULING DIST, DOI [10.1117/12.943278, DOI 10.1117/12.943278]
   Liu I, 2012, PR IEEE COMP DESIGN, P87, DOI 10.1109/ICCD.2012.6378622
   Mollison Malcolm S., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1864, DOI 10.1109/CIT.2010.320
   Oliveira ASR, 2011, IEEE T IND ELECTRON, V58, P890, DOI 10.1109/TIE.2009.2028359
   Riedlinger R. J., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P84, DOI 10.1109/ISSCC.2011.5746230
   Schoeberl Martin, 2011, Bringing Theory to Practice: Predictability and Performance in Embedded Systems, V18, P11, DOI DOI 10.4230/OASICS.PPES.2011.11
   Sherwood T, 2003, IEEE MICRO, V23, P84, DOI 10.1109/MM.2003.1261391
   STANKOVIC JA, 1990, REAL-TIME SYST, V2, P247, DOI 10.1007/BF01995673
   THEKKATH R, 1994, SIGPLAN NOTICES, V29, P328, DOI 10.1145/195470.195583
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Yan J, 2008, REAL-TIME SYST, V38, P67, DOI 10.1007/s11241-007-9030-5
   Yip E, 2014, IEEE REAL TIME, P89, DOI 10.1109/RTAS.2014.6925993
   Zimmer M, 2014, IEEE REAL TIME, P101, DOI 10.1109/RTAS.2014.6925994
NR 31
TC 1
Z9 1
U1 3
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2018
VL 84
BP 2
EP 11
DI 10.1016/j.sysarc.2018.01.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD5DM
UT WOS:000430525200002
DA 2024-07-18
ER

PT J
AU Zhang, YW
   Wang, C
   Liu, J
AF Zhang, Yi-wen
   Wang, Cheng
   Liu, Jin
TI Energy aware fixed priority scheduling for real time sporadic task with
   task synchronization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Sporadic task; Fixed priority; Shared resource; Energy management
ID SHARED RESOURCES; SYSTEMS; POWER; CONSTRAINTS
AB Energy management is one of the key issues in the real-time embedded systems. The slowdown method based on the dynamic voltage scaling (DVS) and the shutdown method based on the dynamic power management (DPM) can effectively reduce energy consumption. The previous algorithm which uses the static speed to deal with the blocking situation is too conservative. We present a static task synchronization for sporadic tasks scheduling (STSST) algorithm. The dynamic speed is computed to minimize energy consumption while satisfying the time constraints in the STSST algorithm. But, the STSST algorithm assumes that each task executes with its worst case execution time. As the actual execution time of the task is often lower than its worst case execution time. A dynamic task synchronization for sporadic task (DTSST) algorithm which can reclaim the slack time generated from the early completion task is proposed. It combines the DVS technique and the DPM technique to reduce energy consumption. Furthermore, the feasibility conditions are given and proved. The experimental results show that the DTSST algorithm can reduce energy consumption up to 20.57%similar to 67.66% over the STSST algorithm and it consumes 43.79%similar to 67.66% less energy than that of the DS algorithm.
C1 [Zhang, Yi-wen; Wang, Cheng; Liu, Jin] Huaqiao Univ, Coll Comp Sci & Technol, Xiamen 361021, Peoples R China.
C3 Huaqiao University
RP Zhang, YW (corresponding author), Huaqiao Univ, Coll Comp Sci & Technol, Xiamen 361021, Peoples R China.
EM zyw@hqu.edu.cn; wangcheng@hqu.edu.cn; geneleo@hqu.edu.cn
FU Introduction of Talents Huaqiao University Scientific Research Projects
   [16BS104]; Project of science and technology plan of Fujian Province of
   China [2017H01010065]; Project of Young Teacher Education Research of
   Education Department of Fujian Province of China [JAT170038]
FX This work has been supported by the Introduction of Talents Huaqiao
   University Scientific Research Projects (Contact 16BS104) and Project of
   science and technology plan of Fujian Province of China (Contact
   2017H01010065) and the Project of Young Teacher Education Research of
   Education Department of Fujian Province of China (Contact JAT170038).
CR [Anonymous], 2002, Scheduling in real-time systems
   Aydin H., 2001, P 22 REAL TIM SYST S, P192
   Aydin H, 2006, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2006.48
   Baker T.-P., REAL TIME SYST, V3
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   Chen JJ, 2007, IEEE IC CAD, P289, DOI 10.1109/ICCAD.2007.4397279
   Ejlali A, 2012, IEEE T COMPUT AID D, V31, P329, DOI 10.1109/TCAD.2011.2173488
   Huang C., 2008, P 3 INT C INN COMP I, P84
   Jejurikar R, 2005, DES AUT CON, P111
   Jejurikar R, 2005, EUROMICRO, P21, DOI 10.1109/ECRTS.2005.13
   Jejurikar R., 2003, P WORKSH COMP OP SYS, P1
   Jejurikar R, 2006, IEEE T COMPUT AID D, V25, P1024, DOI 10.1109/TCAD.2005.855964
   Lee JC, 2007, AGILE 2007, PROCEEDINGS, P59, DOI 10.1109/AGILE.2007.63
   Li JJ, 2013, IEEE T SYST MAN CY-S, V43, P332, DOI 10.1109/TSMCA.2012.2199305
   Linwei Niu, 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P159
   Liu C.-L., J ACM, V20
   Mudge T, 2001, COMPUTER, V34, P52, DOI 10.1109/2.917539
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Silberschatz A., 2001, OPERATING SYSTEM CON
   Wu J, 2016, FUTURE GENER COMP SY, V56, P179, DOI 10.1016/j.future.2015.05.012
   Zhang F., ACM T EMBEDDED COMPU, V3
   Zhang Y.-W., J SYST STWARE, V86
   Zhang YW, 2015, COMPUT J, V58, P1585, DOI 10.1093/comjnl/bxu103
   Zhang YW, 2014, J SYST SOFTWARE, V90, P128, DOI 10.1016/j.jss.2013.12.032
   Zhang Yiwen, 2014, Journal of Xi'an Jiaotong University, V48, P90, DOI 10.7652/xjtuxb201407016
   Zhao BX, 2012, IEEE REAL TIME, P285, DOI 10.1109/RTAS.2012.30
   Zhu YF, 2007, LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P31
NR 28
TC 25
Z9 25
U1 0
U2 8
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2018
VL 83
BP 12
EP 22
DI 10.1016/j.sysarc.2017.11.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW8GU
UT WOS:000425570100002
DA 2024-07-18
ER

PT J
AU Fathabadi, AS
   Butler, MJ
   Yang, S
   Maeda-Nunez, LA
   Bantock, J
   Al-Hashimi, BM
   Merrett, GV
AF Fathabadi, Asieh Salehi
   Butler, Michael J.
   Yang, Sheng
   Maeda-Nunez, Luis Alfonso
   Bantock, James
   Al-Hashimi, Bashir M.
   Merrett, Geoff V.
TI A model-based framework for software portability and verification in
   embedded power management systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Run-Time Management; Code generation; Formal methods; Verification
AB Run-Time Management (RTM) systems are used in embedded systems to dynamically adapt hardware performance to minimise energy consumption. A significant challenge is that RTM software can require laborious manual adjustment across different hardware platforms due to the diversity of architecture characteristics. Model-driven development offers the potential to simplify the management of platform diversity by shifting the focus away from hand-written platform-specific code to platform-independent models from which platform specific implementations are automatically generated. Furthermore, the use of formal verification provides the means to ensure that implementations are correct-by-construction. In this paper, we present a framework for automatic generation of RTM implementations from platform-independent formal models. The methodology in designing the RTM systems uses a high-level mathematical language, Event-B, which can describe systems at different abstraction levels. A code generation tool is used to translate platform-independent Event-B RTM models to platform-specific implementations in C. Formal verification is used to ensure correctness of the Event-B models. The portability offered by our methodology is validated by modelling a Reinforcement Learning (RL) based RTM for two embedded applications and generating implementations for three different platforms (ARM Cortex-A8, A7 and A15) that all achieve energy savings on the respective platforms.
C1 [Fathabadi, Asieh Salehi; Butler, Michael J.; Yang, Sheng; Maeda-Nunez, Luis Alfonso; Bantock, James; Al-Hashimi, Bashir M.; Merrett, Geoff V.] Univ Southampton, Elect & Comp Sci, Southampton, Hants, England.
C3 University of Southampton
RP Fathabadi, AS (corresponding author), Univ Southampton, Elect & Comp Sci, Southampton, Hants, England.
EM asf08r@ecs.soton.ac.uk; mjb@ecs.soton.ac.uk; sy2u12@ecs.soton.ac.uk;
   lm15g10@ecs.soton.ac.uk; jrbb1g11@ecs.soton.ac.uk; bmah@ecs.soton.ac.uk;
   gvm@ecs.soton.ac.uk
OI Bantock, James/0000-0002-0766-7532; Salehi Fathabadi,
   Asieh/0000-0002-0508-3066
FU Engineering and Physical Sciences Research Council Programme
   [EP/K034448/1]; EPSRC [EP/K034448/1] Funding Source: UKRI
FX This work was supported by an Engineering and Physical Sciences Research
   Council Programme grant, EP/K034448/1 (See www.prime-project.org for
   more information).
CR Abrial Jean-Raymond, 2010, International Journal on Software Tools for Technology Transfer, V12, P447, DOI 10.1007/s10009-010-0145-y
   Abrial J R, 2010, Modeling in Event-B: system and softeng
   Abrial JR, 2007, J UNIVERS COMPUT SCI, V13, P619
   [Anonymous], 1998, Reinforcement learning: An introduction
   ARM, 2010, ARM CORT A8 REF MAN
   Bang S.-y., 2009, IEEE TCAD, V28
   Bhatti MK, 2011, REAL-TIME SYST, V47, P143, DOI 10.1007/s11241-011-9116-y
   Box G., 1990, QUAL ENG, V3/1
   Choi K, 2005, J LOW POWER ELECTRON, V1, P27, DOI 10.1166/jolpe.2005.005
   Edmunds A, 2008, ELECTRON NOTES THEOR, V214, P159, DOI 10.1016/j.entcs.2008.06.008
   Fathabadi A. Salehi, 2015, AUTOMATIC CODE GENER, P104, DOI [10.1109/MCSoC.2015.28, DOI 10.1109/MCSOC.2015.28]
   Fathabadi A. Salehi, 2014, LANGUAGE TOOL SUPPOR, P1
   Gu Y., DAC, P740, DOI [10.1145/1391469.1391659, DOI 10.1145/1391469.1391659]
   Hallerstede S., 2008, PURPOSE EVENT B PROO, P125
   Leuschel Michael, 2008, International Journal on Software Tools for Technology Transfer, V10, P185, DOI 10.1007/s10009-007-0063-9
   Maeda-Nunez L. A., 2015, HIPEAC WORKSH EN EFF
   Moeng M, 2010, PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), P277, DOI 10.1145/1787275.1787336
   Pallipadi V., 2006, P LINUX S
   Sinha A., 2001, IEEE COMPUT SOC, P221
   Sinha S, 2011, IEEE J EM SEL TOP C, V1, P381, DOI 10.1109/JETCAS.2011.2165233
   Yoo S., 2003, 2003 DES AUT TEST EU, P10336
NR 21
TC 11
Z9 11
U1 0
U2 10
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2018
VL 82
BP 12
EP 23
DI 10.1016/j.sysarc.2017.12.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW8GZ
UT WOS:000425571000002
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Wagner, P
   Wild, T
   Herkersdorf, A
AF Wagner, Philipp
   Wild, Thomas
   Herkersdorf, Andreas
TI DiaSys: Improving SoC insight through on-chip diagnosis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS 2016 Conference - Architecture of Computing Systems
CY APR 04-07, 2016
CL Nuremberg, GERMANY
SP GI, VDE, ITG, ifip, NVIDIA
DE Debugging; Tracing; MPSoC; Diagnosis; Dataflow; SoC architectures
AB To find the cause of a functional or non-functional defect (bug) in software running on a multi-processor System-on-Chip (MPSoC), developers need insight into the chip. Tracing systems provide this insight non intrusively, at the cost of high off-chip bandwidth requirements. This I/O bottleneck limits the observability, a problem becoming more severe as more functionality is integrated on-chip. In this paper, we present DiaSys, an MPSoC diagnosis system with the potential to replace today's tracing systems. Its main idea is to partially execute the analysis of observation data on the chip; in consequence, more information and less data is sent to the attached host PC. With DiaSys, the data analysis is performed by the diagnosis application. Its input are events, which are generated by observation hardware at interesting points in the program execution (like a function call). Its outputs are events with higher information density. The event transformation is modeled as dataflow application. For execution, it is mapped in part to dedicated and distributed on-chip components, and in part to the host PC; the off-chip boundary is transparent to the developer of the diagnosis application. We implement DiaSys as extension to an existing SoC with four tiles and a mesh network running on an FPGA platform. Two usage examples confirm that DiaSys is flexible enough to replace a tracing system, while significantly lowering the off-chip bandwidth requirements. In our examples, the debugging of a race-condition bug, and the creation of a lock contention profile, we see a reduction of trace bandwidth of more than three orders of magnitude, compared to a full trace created by a common tracing system. (C)2017 Elsevier B.V. All rights reserved.
C1 [Wagner, Philipp; Wild, Thomas; Herkersdorf, Andreas] Tech Univ Munich, Inst Integrated Syst, Arcisstr 21, D-80333 Munich, Germany.
C3 Technical University of Munich
RP Wagner, P (corresponding author), Tech Univ Munich, Inst Integrated Syst, Arcisstr 21, D-80333 Munich, Germany.
EM philipp.wagner@tum.de; thomas.wild@tum.de; herkersdorf@tum.de
FU Bayerisches Staatsministerium fur Wirtschaft und Medien, Energie und
   Technologie (StMWi) as part of the project "SoC Doctor"; German Research
   Foundation (DFG) as part of the Transregional Collaborative Research
   Centre "Invasive Computing" [SFB/TR 89]
FX This work was funded by the Bayerisches Staatsministerium fur Wirtschaft
   und Medien, Energie und Technologie (StMWi) as part of the project "SoC
   Doctor," and by the German Research Foundation (DFG) as part of the
   Transregional Collaborative Research Centre "Invasive Computing" (SFB/TR
   89). The responsibility for the content remains with the authors. We
   would like to thank Ignacio Alonso and Markus Gohrle for their
   contributions to the implementation of the evaluation platform. We
   especially thank Stefan Wallentowitz for the creation and ongoing
   support of OpTiMSoC.
CR [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], P 19 INT WORKSH SOFT
   [Anonymous], ARXIV13045081CS
   [Anonymous], INF MULT DEB SOL PRO
   [Anonymous], 2014, DEBUGGING SYSTEMS ON
   [Anonymous], ICSE 99
   [Anonymous], S REL DISTR SOFTW DA
   [Anonymous], ATEC 04
   [Anonymous], INTEL TRACE HUB DEV
   [Anonymous], CASES 10
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], 2003, Tech. rep.
   Eigler Frank C, 2005, ARCHITECTURE SYSTEMT
   Fidge C, 1996, IEEE SOFTWARE, V13, P77, DOI 10.1109/52.542297
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Harris D., 2012, Digital design and computer architecture, Vsecond
   Herlihy M., 2008, ART MULTIPROCESSOR P
   Hopkins ABT, 2006, IEEE T COMPUT, V55, P174, DOI 10.1109/TC.2006.22
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Lumpp J. E.  Jr., 1990, Proceedings. The 10th International Conference on Distributed Computing Systems (Cat. No.90CH2878-7), P476, DOI 10.1109/ICDCS.1990.89317
   Marceau G, 2004, 19TH INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, P218, DOI 10.1109/ASE.2004.1342739
   OLSSON RA, 1991, SOFTWARE PRACT EXPER, V21, P209, DOI 10.1002/spe.4380210207
   Orme W., 2008, DEBUG TRACE MULTICOR
NR 23
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 120
EP 132
DI 10.1016/j.sysarc.2017.01.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lopes, L
   Martins, F
AF Lopes, Luis
   Martins, Francisco
TI A safe-by-design programming language for wireless sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Programming language; Compiler; Virtual machine; Type safety; Wireless
   sensor network
ID OPERATING SYSTEM; CALCULUS
AB Wireless sensor networks are notoriously difficult to program and debug. This fact not only stems from the nature of the hardware, but also from the current approaches for developing programming languages and runtime systems for these platforms. In particular, current systems do not place enough stress on providing formal descriptions of the language and its runtime system, and on proving static properties, like type-safety and soundness. In this paper, we present the design, specification, and implementation of a programming language and a runtime system for wireless sensor networks that are safe by design. We say this in the sense that we can statically detect a large set of would-be runtime errors, and that the runtime system will not incorrectly execute an application, once the latter is deployed. We have a full prototype implementation of the system that supports SunSPOT devices, the simulation tool VisualSense, and local computer networks for fast deployment and testing of applications. Development is supported by an IDE implemented on top of the Eclipse tool that embeds both the compiler and the virtual machine seamlessly, and is used to produce software releases. (c) 2016 Elsevier B.V. All rights reserved.
C1 [Lopes, Luis] Univ Porto, CRACS INESC TEC, Rua Campo Alegre 1021, P-4169007 Oporto, Portugal.
   [Lopes, Luis] Univ Porto, Fac Ciencias, Rua Campo Alegre 1021, P-4169007 Oporto, Portugal.
   [Martins, Francisco] Univ Lisbon, LASIGE, P-1749016 Lisbon, Portugal.
   [Martins, Francisco] Univ Lisbon, Fac Ciencias, P-1749016 Lisbon, Portugal.
C3 INESC TEC; Universidade do Porto; Universidade do Porto; Universidade de
   Lisboa; Universidade de Lisboa
RP Lopes, L (corresponding author), Univ Porto, CRACS INESC TEC, Rua Campo Alegre 1021, P-4169007 Oporto, Portugal.; Lopes, L (corresponding author), Univ Porto, Fac Ciencias, Rua Campo Alegre 1021, P-4169007 Oporto, Portugal.
EM lblopes@dcc.fc.up.pt; fmartins@di.fc.ul.pt
RI Martins, Francisco/JOK-2764-2023; Martins, Francisco/GQY-8135-2022;
   Martins, Francisco/JOK-9378-2023; Francisco, Martins C/M-1767-2015;
   Lopes, Luis/H-2044-2014
OI Francisco, Martins C/0000-0002-2379-7257; Lopes,
   Luis/0000-0001-8273-1357
FU MACAW (Fundacao para a Ciencia e Tecnologia [PTDC/EIA-EIA/115730/2009];
   North Portugal Regional Operational Programme (ON.2-O Novo Norte), under
   the National Strategic Reference Framework (NSRF)
   [NORTE-07-0124-FEDER-000058]; European Regional Development Fund (ERDF);
   Fundacao para a Ciencia e a Tecnologia; Fundação para a Ciência e a
   Tecnologia [PTDC/EIA-EIA/115730/2009] Funding Source: FCT
FX This work was sponsored by project MACAW (Fundacao para a Ciencia e
   Tecnologia contract PTDC/EIA-EIA/115730/2009) and by project
   "NORTE-07-0124-FEDER-000058" (SENSING) financed by the North Portugal
   Regional Operational Programme (ON.2-O Novo Norte), under the National
   Strategic Reference Framework (NSRF), through the European Regional
   Development Fund (ERDF), and by national funds, through the Portuguese
   funding agency, Fundacao para a Ciencia e a Tecnologia.
CR Akyildiz IF, 2002, IEEE COMMUN MAG, V40, P102, DOI 10.1109/MCOM.2002.1024422
   [Anonymous], 2004, WORKSHOP DATA MANAGE, DOI DOI 10.1145/1052199.1052213
   [Anonymous], 2001, ECLIPSE IDE
   [Anonymous], 2004, PROJECT SUN SPOT
   [Anonymous], 2008, THE CALLAS PROJECT
   [Anonymous], 2004, TINYOS DOCUMENTATION
   Bai LS, 2009, 2009 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN 2009), P85
   Baldwin P, 2004, IPSN '04: THIRD INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P359
   Bhatti S, 2005, MOBILE NETW APPL, V10, P563, DOI 10.1007/s11036-005-1567-8
   Boulis A, 2003, PROCEEDINGS OF MOBISYS 2003, P187, DOI 10.1145/1066116.1066121
   Choochaisri S., 2012, INT J DISTRIB SENS N, V2012, P12
   Cogumbreiro T., 2011, DCC201109 U PORT FS
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Elsts Atis, 2013, 2013 39th Euromicro Conference on Software Engineering and Advanced Applications (SEAA), P220, DOI 10.1109/SEAA.2013.16
   Eswaran A, 2005, REAL TIM SYST SYMP P, P256
   Ferro G., 2015, P 18 IEEE INT C COMP
   Fok CL, 2005, INT CON DISTR COMP S, P653, DOI 10.1109/ICDCS.2005.63
   FUNG WAIFU., 2002, SIGMOD 02, P621
   GAY D., 2003, Proceedings of the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation (PLDI '03), P1, DOI DOI 10.1145/781131.781133
   GIBBONS PB, 2003, IEEE PERVASIVE COMPU, V2
   Han CC, 2005, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES (MOBISYS 2005), P163, DOI 10.1145/1067170.1067188
   Harper Robert, 1991, C RECORD 18 ANN ACM, P131, DOI [10.1145/99583.99603, DOI 10.1145/99583.99603]
   HONDA K, 1991, LECT NOTES COMPUT SC, V512, P133
   Levis P, 2002, ACM SIGPLAN NOTICES, V37, P85, DOI 10.1145/605432.605407
   LEVIS P, 2004, UCBCSD041343
   Lifton J., 2002, Pervasive Computing. First International Conference, Pervasive 2002. Proceedings (Lecture Notes in Computer Science Vol.2414), P139
   Lopes Luis, 2007, 2007 International Conference on Sensor Technologies and Applications - SensorComm 2007, P451, DOI 10.1109/SENSORCOMM.2007.4394962
   Lopes L., MIDDLEWARE NETWORK E, P25
   Madden SR, 2005, ACM T DATABASE SYST, V30, P122, DOI 10.1145/1061318.1061322
   Martins F, 2010, ELECTRON P THEOR COM, P49, DOI 10.4204/EPTCS.17.5
   Mezzetti N, 2006, ELECTRON NOTES THEOR, V158, P331, DOI 10.1016/j.entcs.2006.04.017
   MILNER R, 1992, INFORM COMPUT, V100, P1, DOI [10.1016/0890-5401(92)90008-4, 10.1016/0890-5401(92)90009-5]
   Newton R., 2005, P ACM IEEE INT C INF, P37
   Ostrovsky Karol., 2002, PPDP, P2
   PRASAD KVS, 1991, LECT NOTES COMPUT SC, V493, P338
   Simon D., 2006, P 2 INT C VIRT EX EN, P78
   Torres J., 2011, THESIS U PORTO
   Vieira D, 2008, 2010 FOURTH INTERNATIONAL CONFERENCE ON SENSOR TECHNOLOGIES AND APPLICATIONS (SENSORCOMM), P336, DOI 10.1109/SENSORCOMM.2010.57
   Welsh M., 2004, P 1 USENIX ACM S NET, P3
NR 39
TC 9
Z9 10
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2016
VL 63
BP 16
EP 32
DI 10.1016/j.sysarc.2016.01.004
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK0LG
UT WOS:000374603700002
OA Green Published
DA 2024-07-18
ER

PT J
AU Posadas, H
   Peñil, P
   Nicolás, A
   Villar, E
AF Posadas, Hector
   Penil, Pablo
   Nicolas, Alejandro
   Villar, Eugenio
TI Automatic synthesis of communication and concurrency for exploring
   component-based system implementations considering UML channel semantics
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE UML; Embedded systems; Automatic synthesis; Communication semantics
AB Nowadays, multi-processor systems play a critical role in embedded system engineering. As a result, the generation of optimal concurrent implementations is an unavoidable but difficult task. Correct concurrent codes achieving maximum performance on the target platform are hard to obtain. On the one hand, dependencies on concurrent computations, such as shared variables or synchronizations, are extremely difficult to analyze from source code. On the other hand, it is completely unfeasible for designers to manually generate multiple implementations in order to evaluate and compare all the possible design alternatives. To overcome these limitations, this paper presents an automatic code generation approach focusing on communication channel semantics. The approach proposes the use of UML/MARTE models to enable designers to graphically handle dependencies and concurrency of the models. As a result, the automatic generation process enables multiple design alternatives to be easily obtained and evaluated without adding manual effort to the design process. To demonstrate these capabilities, the methodology is tested with two large examples. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Posadas, Hector; Penil, Pablo; Nicolas, Alejandro; Villar, Eugenio] Univ Cantabria, Microelect Engn Grp, E-39005 Santander, Spain.
C3 Universidad de Cantabria
RP Posadas, H (corresponding author), Univ Cantabria, Microelect Engn Grp, E-39005 Santander, Spain.
EM posadash@teisa.unican.es; pablop@teisa.unican.es;
   nicolasa@teisa.unican.es; villar@teisa.unican.es
RI Villar, Eugenio/C-4603-2012
OI Villar, Eugenio/0000-0002-6541-6176; Penil, Pablo/0000-0003-3741-9764
FU PHARAON project [FP7-288307]; Spanish MINECO project
   [TEC2014-58036-C4-3-R]
FX This work has been funded by the PHARAON FP7-288307 and the Spanish
   MINECO TEC2014-58036-C4-3-R projects.
CR Abdi S., 2010, FRAMEWORK TLM BASED
   Atwood J., THREADING CONCURRANE
   Barba J., 2012, MICROPROCESSORS MICR
   Chindris G, 2006, INT SPR SEM ELECT TE, P77
   de Niz D., 2006, REAL AMBDDED TECHNOL
   Harel David., 2005, FORMAL METHODS SOFTW
   Hartmann P.A., 2011, FRAMEWORK GENERIC HW
   Herrera F., 2003, SYSTEMATIC EMBEDDEDS
   Herrera F, 2014, J SYST ARCHITECT, V60, P55, DOI 10.1016/j.sysarc.2013.10.003
   Jo S, 2012, J SYST ARCHITECT, V58, P339, DOI 10.1016/j.sysarc.2012.06.005
   Kang S., 2010, COMPSAC
   Lavagno L., UML REAL DESIGN EMBE
   Lee E. A., PROBLEM THREAD
   Lopez P., 2012, J SYST ARCHITECT ISS, V58
   Mraidha C., 2008, ICECCS
   Mura M., 2008, P FOR SPEC DES LANG
   OMG, 2008, MOF MOD TEXT LANG
   Papailiopoulou V., 2011, ELCT SYSTEM LEVEL SY
   Penil P., 2013, CODE SYNTHESIS ULM
   Penil P., 2010, INNOVATIONS SYSTEM S
   Penil P., 2010, ICECCS
   Piel E., 2008, P DATE 08 WORKSH
   Quadri IR, 2012, J SYST ARCHITECT, V58, P178, DOI 10.1016/j.sysarc.2012.01.001
   Radermacher A., 2012, MECOES
   Radermacher A., 2013, OMG TECHNN M BERL
   Schlimbach F., PAIN PARALLEL PROGRA
   Schmidt DC, 2006, COMPUTER, V39, P25, DOI 10.1109/MC.2006.58
   Sutter H., 2005, USERS J, V23
   Szyperski C., 2002, Component Software: Beyond Object-Oriented Programming
   Vanderperren Y., 2008, DESIGN AUTOMATION EM
   Zhenxin S., 2009, ASP DAC
NR 31
TC 7
Z9 7
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2015
VL 61
IS 8
BP 341
EP 360
DI 10.1016/j.sysarc.2015.07.002
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CR5WI
UT WOS:000361414700002
DA 2024-07-18
ER

PT J
AU Wahler, M
   Gamer, T
   Kumar, A
   Oriol, M
AF Wahler, Michael
   Gamer, Thomas
   Kumar, Atul
   Oriol, Manuel
TI FASA: A software architecture and runtime framework for flexible
   distributed automation systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA Welsh
DT Article
DE Real-time systems; Component-based architecture; Flexibility;
   Distributed systems; Automation systems
ID REAL-TIME; MODEL
AB Modern automation systems have to cope with large amounts of sensor data to be processed, stricter security requirements, heterogeneous hardware, and an increasing need for flexibility. The challenges for tomorrow's automation systems need software architectures of today's real-time controllers to evolve.
   This article presents FASA, a modern software architecture for next-generation automation systems. FASA provides concepts for scalable, flexible, and platform-independent real-time execution frameworks, which also provide advanced features such as software-based fault tolerance and high degrees of isolation and security. We show that FASA caters for robust execution of time-critical applications even in parallel execution environments such as multi-core processors.
   We present a reference implementation of FASA that controls a magnetic levitation device. This device is sensitive to any disturbance in its real-time control and thus, provides a suitable validation scenario. Our results show that FASA can sustain its advanced features even in high-speed control scenarios at 1 kHz. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Wahler, Michael; Oriol, Manuel] ABB Corp Res, Baden, Switzerland.
   [Gamer, Thomas] ABB Corp Res, Ladenburg, Germany.
   [Kumar, Atul] ABB Corp Res, Bangalore, Karnataka, India.
C3 ABB; ABB; ABB
RP Wahler, M (corresponding author), ABB Corp Res, Baden, Switzerland.
EM michael.wahler@ch.abb.com
OI Wahler, Michael/0009-0006-5301-6315; Gamer, Thomas/0000-0002-1874-1988
CR Ahlström K, 2001, IEEE INT C ENG COMP, P133, DOI 10.1109/ICECCS.2001.930172
   [Anonymous], 2008, Power and Energy Society General Meeting-Conversion and Delivery of Electrical Energy in the 21st Century
   [Anonymous], 2002, 1588 IEEE
   Arora A, 1998, IEEE T SOFTWARE ENG, V24, P63, DOI 10.1109/32.663998
   AutomationWorld, 2009, AUT SERV RED DOWNT M
   Barros Fernando J., 2008, P 2008 RISE EFTS JOI, P79
   Camacho E. F, 2004, ADV TK CONT SIGN PRO, DOI 10.1007/978-0-85729-398-5
   Chandra T, 2007, PODC'07: PROCEEDINGS OF THE 26TH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, P398
   Chihhsiong Shih, 2009, 2009 33rd Annual IEEE International Computer Software and Applications Conference (COMPSAC 2009), P261, DOI 10.1109/COMPSAC.2009.148
   Corbett JC, 1996, IEEE T SOFTWARE ENG, V22, P161, DOI 10.1109/32.489078
   Costa P, 2007, INT J WIREL INF NETW, V14, P149, DOI 10.1007/s10776-007-0057-2
   Crnkovic I, 2011, IEEE T SOFTWARE ENG, V37, P593, DOI 10.1109/TSE.2010.83
   Dashofy Eric M, 2002, P 1 WORKSH SELF HEAL, P21
   Gamer Thorrias, 2014, EFFICIENT DIST UNPUB
   Gracioli G., 2008, 1 WORKSH HOT TOP SOF
   Grover WD, 1998, ICC 98 - 1998 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS VOLS 1-3, P537, DOI 10.1109/ICC.1998.682929
   Guerraoui R, 1997, COMPUTER, V30, P68, DOI 10.1109/2.585156
   HANSSON H, 2004, EUR C SPEC SESS COMP
   Ke X, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P199, DOI 10.1109/RTCSA.2007.29
   Kopetz, 2011, REAL-TIME SYST, DOI [10.1007/978-1-4419-8237-7_13, DOI 10.1007/978-1-4419-8237-7, DOI 10.1007/978-1-4419-8237-7_13]
   Kopetz H., 1989, IEEE MICRO, V9
   Lala J. H., 1988, Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers. FTCS-18 (Cat. No.88CH2543-7), P240, DOI 10.1109/FTCS.1988.5326
   LECLERCQ M, 2005, IEEE DISTRIB SYS, V6, P1
   Liu J., 2000, Real-Time Systems
   Lombardi M, 2012, CONSTRAINTS, V17, P51, DOI 10.1007/s10601-011-9115-6
   McDaniel P, 2009, IEEE SECUR PRIV, V7, P75, DOI 10.1109/MSP.2009.76
   Mohammed Sinan, 2013, THESIS ETH ZURICH SW
   Mollison MS, 2013, IEEE REAL TIME, P283, DOI 10.1109/RTAS.2013.6531100
   Monot Aurelien, 2014, P 19 IEEE INT C EMB
   Montgomery J, 2004, REAL-TIME SYST, V27, P169, DOI 10.1023/B:TIME.0000027932.11280.3c
   Nenninger Philipp, 2005, IAR
   Nenninger Philipp, 2004, AUTOMATIC MODEL BASE
   Noubissi A. C., 2011, Proceedings 2011 27th IEEE International Conference on Data Engineering Workshops (ICDEW 2011), P168, DOI 10.1109/ICDEW.2011.5767630
   Olderog Ernst-Rudiger., 2008, REAL TIME SYSTEMS FO
   Oriol Manuel, 2013, P 4 INT ACM SIGSOFT
   Oriol Manuel, 2012, P 3 INT ACM SIGS S A
   Otte WR, 2013, INFORM SOFTWARE TECH, V55, P475, DOI 10.1016/j.infsof.2012.08.007
   Palatin P, 2006, INT SYMP MICROARCH, P247
   Pine BJoseph., 1999, MASS CUSTOMIZATION N
   Rastofer U., 2001, IEE Proceedings-Software, V148, P99, DOI 10.1049/ip-sen:20010536
   Rho S., 2004, P IEEE INT REAL TIM, P5
   RICHTER S, 2011, 13 REAL TIM LIN WORK
   SCHLICHTING RD, 1983, ACM T COMPUT SYST, V1, P222, DOI 10.1145/357369.357371
   SCHNEIDER SA, 1995, IEEE INT CONF ROBOT, P2381, DOI 10.1109/ROBOT.1995.525616
   Seifzadeh H, 2009, PROCEEDINGS OF THE 8TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE, P34, DOI 10.1109/ICIS.2009.206
   Seifzadeh Habib, 2012, J SOFTW EVOL PROCESS
   Sentilles S, 2008, LECT NOTES COMPUT SC, V5282, P310, DOI 10.1007/978-3-540-87891-9_21
   Sethi A. K., 1990, International Journal of Flexible Manufacturing Systems, V2, P289, DOI 10.1007/BF00186471
   Solutions Vision, 2008, ASS FIN IMP DOWNT
   Steiger Robin, 2012, THESIS ECOLE POLYTEC
   Strunk EA, 2006, IEEE T DEPEND SECURE, V3, P172, DOI 10.1109/TDSC.2006.33
   Sutter H, 2005, DR DOBBS J, V30, P16
   Thomm I., 2011, JTRES'11: Proceedings of the 9th International Workshop on Java Technologies for Real-Time and Embedded Systems. (York, P87, DOI DOI 10.1145/2043910.2043925
   Vulgarakis Aneta, 2014, 11 INT C INF TECHN N
   Wahler M., 2011, Proceedings 2011 27th IEEE International Conference on Data Engineering Workshops (ICDEW 2011), P174, DOI 10.1109/ICDEW.2011.5767631
   Wahler Michael, 2013, P 18 IEEE INT C EM T
   Yan J, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P80, DOI 10.1109/RTAS.2008.6
   Yau SS, 1998, FIRST INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING (ISORC '98), P275, DOI 10.1109/ISORC.1998.666798
   Yeh YC, 1996, 1996 IEEE AEROSPACE APPLICATIONS CONFERENCE, PROCEEDINGS, VOL 1, P293, DOI 10.1109/AERO.1996.495891
   Yoong LH, 2009, IEEE T COMPUT, V58, P1599, DOI 10.1109/TC.2009.128
   Zoitl A., 2008, Real-time Execution for IEC 61499
NR 61
TC 13
Z9 14
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2015
VL 61
IS 2
BP 82
EP 111
DI 10.1016/j.sysarc.2015.01.002
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CE6RT
UT WOS:000351966500002
DA 2024-07-18
ER

PT J
AU Janakiraman, N
   Kumar, PN
AF Janakiraman, Nithiyanantham
   Kumar, Palanisamy Nirmal
TI Multi-objective module partitioning design for dynamic and partial
   reconfigurable system-on-chip using genetic algorithm
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-objective problem; Module partitioning solution; Genetic
   algorithm; SoC; FPGA; Dynamic and partial reconfiguration
ID HARDWARE/SOFTWARE CO-DESIGN; OPTIMIZATION
AB This paper proposes a novel architecture for module partitioning problems in the process of dynamic and partial reconfigurable computing in VLSI design automation. This partitioning issue is deemed as Hypergraph replica. This can be treated by a probabilistic algorithm like the Markov chain through the transition probability matrices due to non-deterministic polynomial complete problems. This proposed technique has two levels of implementation methodology. In the first level, the combination of parallel processing of design elements and efficient pipelining techniques are used. The second level is based on the genetic algorithm optimization system architecture. This proposed methodology uses the hardware/software co-design and co-verification techniques. This architecture was verified by implementation within the MOLEN reconfigurable processor and tested on a Xilinx Virtex-5 based development board. This proposed multi-objective module partitioning design was experimentally evaluated using an ISPD'98 circuit partitioning benchmark suite. The efficiency and throughput were compared with that of the hMETIS recursive bisection partitioning approach. The results indicate that the proposed method can improve throughput and efficiency up to 39 times with only a small amount of increased design space. The proposed architecture style is sketched out and concisely discussed in this manuscript, and the existing results are compared and analyzed. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Janakiraman, Nithiyanantham; Kumar, Palanisamy Nirmal] Anna Univ, Coll Engn Guindy, Dept Elect & Commun Engn, Madras 600025, Tamil Nadu, India.
C3 Anna University; Anna University Chennai; College of Engineering Guindy
RP Janakiraman, N (corresponding author), Anna Univ, Coll Engn Guindy, Dept Elect & Commun Engn, Madras 600025, Tamil Nadu, India.
RI Nithiyanantham, Janakiraman/C-7452-2015
OI Nithiyanantham, Janakiraman/0000-0001-6616-5340; P,
   NirmalKumar/0000-0002-1741-7529
FU All India Council for Technical Education Quality Improvement Programme
   scheme
FX This work was supported in part by All India Council for Technical
   Education Quality Improvement Programme scheme 2010. Research and
   computing facilities was provided by the Anna University and K.L.N.
   College of Engineering.
CR Ababei C, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P181, DOI 10.1109/ICCAD.2002.1167532
   Abdallah F.B., 2006, 2 INT C INF COMM TEC, V2, P2567
   Abuhamdah A, 2010, INT J COMPUT SCI NET, V10, P192
   Alpert C. J., 1998, ISPD-98. 1998 International Symposium on Physical Design, P80, DOI 10.1145/274535.274546
   [Anonymous], 2007, Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
   [Anonymous], 2002, ALGORITHMS VLSI PHYS
   [Anonymous], 2009, Logistik Management: Systeme, Methoden, Integration
   Areibi S., 2001, TECHNICAL REPORT
   Chevalier R., 2006, BALANCING EFFECTS PA
   Coe S, 2004, 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, P253
   Dumedah G, 2012, J HYDROL ENG, V17, P150, DOI 10.1061/(ASCE)HE.1943-5584.0000389
   Figuli P., 2011, Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), P96, DOI 10.1109/AHS.2011.5963922
   Gates GH, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, P620, DOI 10.1109/ICEC.1995.487455
   Gómez-Pulido JA, 2012, J SIGNAL PROCESS SYS, V66, P147, DOI 10.1007/s11265-011-0626-6
   Gomez-Pulido JA, 2011, GENET PROGRAM EVOL M, V12, P403, DOI 10.1007/s10710-011-9137-2
   Grierson DE, 2008, ADV ENG INFORM, V22, P371, DOI 10.1016/j.aei.2008.03.001
   Harkin J, 2001, MICROPROCESS MICROSY, V25, P263, DOI 10.1016/S0141-9331(01)00119-3
   Iftikhar K, 2009, SNPD 2009: 10TH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCES, NETWORKING AND PARALLEL DISTRIBUTED COMPUTING, PROCEEDINGS, P3, DOI 10.1109/SNPD.2009.71
   Jigang W, 2006, INFORM PROCESS LETT, V98, P41, DOI 10.1016/j.ipl.2005.12.008
   Karypis G, 2000, VLSI DES, V11, P285, DOI 10.1155/2000/19436
   Karypis G., 1998, HMETIS 1 5 3 A HYPER
   Koch D, 2010, ANN IEEE SYM FIELD P, P69, DOI 10.1109/FCCM.2010.19
   Li L, 2010, J COMPUT, V5, P1105, DOI 10.4304/jcp.5.7.1105-1111
   Li Luo, 2012, Proceedings of the 2012 Second International Conference on Intelligent System Design and Engineering Application (ISDEA), P1267, DOI 10.1109/ISdea.2012.501
   Li SA, 2011, INFORM SCIENCES, V181, P4582, DOI 10.1016/j.ins.2010.07.017
   Liu A, 2009, INT C COMP AID IND D, P2105, DOI 10.1109/CAIDCD.2009.5374948
   Pappa GL, 2002, LECT NOTES ARTIF INT, V2507, P280
   Purnaprajna M, 2007, J SYST ARCHITECT, V53, P339, DOI 10.1016/j.sysarc.2006.10.012
   Rajaram S., 2006, ICGST DSP J, V6, P15
   Sarmady S., 2007, INVESTIGATION GENETI
   Sun X., 2009, P INT WORKSH INT SYS, P1, DOI DOI 10.1145/1731740.1731772
   Tamaki H, 1996, IEEE C EVOL COMPUTAT, P517, DOI 10.1109/ICEC.1996.542653
   TANAKA M, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS, VOLS 1-5, P1556, DOI 10.1109/ICSMC.1995.537993
   Thierens D., 1996, DIMENSIONAL ANAL ALL, P255
   Todman TJ, 2005, IEE P-COMPUT DIG T, V152, P193, DOI 10.1049/ip-cdt:20045086
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
   Wang W, 2007, INT C COMP SUPP COOP, P275
   Wu CC, 2008, 2008 IEEE ASIA-PACIFIC SERVICES COMPUTING CONFERENCE, VOLS 1-3, PROCEEDINGS, P27, DOI 10.1109/APSCC.2008.165
   Wu JG, 2010, MATH COMPUT MODEL, V51, P974, DOI 10.1016/j.mcm.2009.08.029
   Young Min Kim, 2008, 2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops (CVPR Workshops), P1, DOI 10.1109/CVPRW.2008.4563160
   Yu PL, 1985, Multiple-Criteria Decision Making. Concepts, Techniques and Extensions
   Yuan MX, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1698759.1698763
   Zarkesh-Ha P, 2000, IEEE T VLSI SYST, V8, P649, DOI 10.1109/92.902259
   Zhu Z., 2007, ENG TECHNOLOGY, V12, P374
NR 44
TC 18
Z9 20
U1 0
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 119
EP 139
DI 10.1016/j.sysarc.2013.10.001
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600011
DA 2024-07-18
ER

PT J
AU Murovec, B
   Pers, J
   Mandeljc, R
   Kenk, VS
   Kovacic, S
AF Murovec, Bostjan
   Pers, Janez
   Mandeljc, Rok
   Kenk, Vildana Sulic
   Kovacic, Stanislav
TI Towards commoditized smart-camera design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Commoditized smart camera; General-purpose smart camera; Design
   principles; Reference design; Visual-sensor networks
ID SYSTEM
AB We propose a set of design principles for a cost-effective embedded smart camera. Our aim is to alleviate the shortcomings of the existing designs, such as excessive reliance on battery power and wireless networking, over-emphasized focus on specific use cases, and use of specialized technologies. In our opinion, these shortcomings prevent widespread commercialization and adoption of embedded smart cameras, especially in the context of visual-sensor networks. The proposed principles lead to a distinctively different design, which relies on commoditized, standardized and widely-available components, tools and knowledge. As an example of using these principles in practice, we present a smart camera, which is inexpensive, easy to build and support, capable of high-speed communication and enables rapid transfer of computer-vision algorithms to the embedded world. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Murovec, Bostjan; Pers, Janez; Mandeljc, Rok; Kenk, Vildana Sulic; Kovacic, Stanislav] Univ Ljubljana, Fac Elect Engn, SI-1000 Ljubljana, Slovenia.
C3 University of Ljubljana
RP Murovec, B (corresponding author), Univ Ljubljana, Fac Elect Engn, Trzaska Cesta 25, SI-1000 Ljubljana, Slovenia.
EM bostjan.murovec@fe.uni-lj.si; janez.pers@fe.uni-lj.si;
   rok.mandeljc@fe.uni-lj.si; vildana.sulic@fe.uni-lj.si;
   stanislav.kovacic@fe.uni-lj.si
CR Almalkawi IT, 2010, SENSORS-BASEL, V10, P6662, DOI 10.3390/s100706662
   [Anonymous], 1 ACM IEEE INT C DIS
   [Anonymous], ACM SENSYS WORKSH DI
   [Anonymous], DOBBS J SOFTWARE TOO
   [Anonymous], IEEE RSJ INT C INT R
   [Anonymous], 11 EUROMICRO C DIG S
   [Anonymous], P 23 INT C IM VIS CO
   [Anonymous], EURASIP J ADV SIGNAL
   [Anonymous], P 4 INT C INN COMP I
   [Anonymous], P IEEE ASME INT C ME
   [Anonymous], IEEE COMP SOC C COMP
   [Anonymous], P COMP VIS PATT REC
   [Anonymous], SENSYS
   [Anonymous], PROGRESS 2002
   [Anonymous], INT C INF PROC SENS
   [Anonymous], EUR C COMP VIS ECCV
   [Anonymous], P 1 WORKSH INT SOL E
   [Anonymous], P 4 INT C EMB NETW S
   [Anonymous], 5 ACM IEEE INT C DIS
   [Anonymous], P APPL MACH VIS C
   [Anonymous], P COGNITIVE SYST INT
   [Anonymous], 2007, CMUCAM3 OPEN PROGRAM
   [Anonymous], MULTIMEDIA TOOLS APP
   Celik T, 2010, IEEE T IND ELECTRON, V57, P3216, DOI 10.1109/TIE.2009.2038395
   Charfi Y, 2009, IEEE WIREL COMMUN, V16, P44, DOI 10.1109/MWC.2009.4907559
   Chen P., 2 ACMIEEE INT C DIST, P1
   Chiu MY, 2004, INT C PATT RECOG, P338, DOI 10.1109/ICPR.2004.1334536
   Feng W.-C., 2003, Proceedings of the eleventh ACM international conference on Multimedia, P562
   Kerhet A, 2007, J REAL-TIME IMAGE PR, V2, P331, DOI 10.1007/s11554-007-0048-7
   Kuhn HW, 2005, NAV RES LOG, V52, P7, DOI 10.1002/nav.20053
   Rana V, 2008, EMB SYST REAL TIME M, P27, DOI 10.1109/ESTMED.2008.4696990
   Rinner B, 2008, P IEEE, V96, P1565, DOI 10.1109/JPROC.2008.928742
   Rinner B, 2008, 2008 SECOND ACM/IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS, P1, DOI 10.1109/ICDSC.2008.4635674
   Soro S, 2009, ADV MULTIMED, V2009, DOI 10.1155/2009/640386
   Zivkovic Z, 2009, MULTI-CAMERA NETWORKS: PRINCIPLES AND APPLICATIONS, P497, DOI 10.1016/B978-0-12-374633-7.00021-5
NR 35
TC 5
Z9 5
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 847
EP 858
DI 10.1016/j.sysarc.2013.05.010
PN A
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000005
DA 2024-07-18
ER

PT J
AU Lim, SH
   Lee, S
   Ahn, WH
AF Lim, Seung-Ho
   Lee, Seongwoo
   Ahn, Woo Hyun
TI Applications IO profiling and analysis for smart devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Android; Storage traffic analysis; Storage component; IO profiling
ID FLASH FILE SYSTEM
AB Nowadays, Android has been widely installed in mobile devices, including smart-phones, tablet PCs, and PMPs, that are equipped with a wealth of standard capabilities, such as touchpad display, wireless communications, GPS, and memory-based storage. In Android systems, most users perform many activities not only phone calls, but also internet browsing, emailing, playing games, taking and sharing pictures, downloading and reading mobile e-books, and using multimedia applications. These activities and user responsiveness are mainly affected by Android IO subsystems since the Android framework uses many IO operations with framework components. In Android-based systems, IO subsystems are organized with both internal system storage and external data storage. We analyze storage traffic of three android killer applications, Gallery, Web browsing, and SNS services, by profiling storage IO for various user activities. Based on this analysis, we summarize the statistical pattern of various Android applications, and show the effect of the proposed IO write buffering scheme which reduces the number of writes for the storage system and increases latency. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Lim, Seung-Ho] Hankuk Univ Foreign Studies, Dept Digital Informat Engn, Seoul, South Korea.
   [Lee, Seongwoo] EF Technol Co Ltd, Seoul, South Korea.
   [Ahn, Woo Hyun] Kwangwoon Univ, Dept Comp Sci, Seoul, South Korea.
C3 Hankuk University Foreign Studies; Kwangwoon University
RP Ahn, WH (corresponding author), Kwangwoon Univ, Dept Comp Sci, Seoul, South Korea.
EM slim@hufs.ac.kr; andrew@elixirflash.com; whahn@kw.ac.kr
FU Hankuk University of Foreign Studies
FX This work was supported by Hankuk University of Foreign Studies Research
   Fund of 2013.
CR [Anonymous], 2006, Technical report
   [Anonymous], 2011, IND LEAD ANN OP PLAT
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   BPIE, 2011, Europe's Buildings under the Microscope: A Country-By-Country Review of the Energy Performance of Buildings
   Cooke J., 2007, E MMC EMBEDDED MEMOR
   Gandhewar N., 2011, INT J COMPUTER SCI E, V1, P12
   Google, 2011, ANDR OP SOURC PLATF
   Intel Corporation, 1998, UND FLASH TRANSL LAY
   Jung D, 2008, ACM T MULTIM COMPUT, V5, DOI 10.1145/1404880.1404889
   Kim H, 2009, IEEE T CONSUM ELECTR, V55, P545, DOI 10.1109/TCE.2009.5174420
   Lawton G, 2006, COMPUTER, V39, P16, DOI 10.1109/MC.2006.22
   Lin Xavier, 2011, INAND TECHNICAL OVER
   Mathur A., 2007, SYMPOSIUM
   Meier Reto., 2008, Professional Android Application Development
   Park SO, 2009, IEEE T CONSUM ELECTR, V55, P139, DOI 10.1109/TCE.2009.4814426
   Samsung Electronics, 2005, ONENAND5121GDPP SAMS
   Samsung Electronics, 2009, PERF OPT GUID APPL N
   Sharma K., 2011, INT J COMPUTER SCI E, V3, P1965
   Speckmann B., 2008, THESIS E MICHIGAN U
   Wookey Yaffs, 2007, CELF EMB LIN C
NR 20
TC 1
Z9 1
U1 0
U2 13
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 740
EP 747
DI 10.1016/j.sysarc.2013.02.005
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500008
DA 2024-07-18
ER

PT J
AU Wang, XH
   Yang, M
   Jiang, YT
   Palesi, M
   Liu, P
   Mak, T
   Bagherzadeh, N
AF Wang, Xiaohang
   Yang, Mei
   Jiang, Yingtao
   Palesi, Maurizio
   Liu, Peng
   Mak, Terrence
   Bagherzadeh, Nader
TI Efficient multicast schemes for 3-D Networks-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Networks-on-Chip (NoCs); Multicast; Routing algorithms
ID SUPPORT; AWARE
AB 3-D Networks-on-Chip (NoCs) have been proposed as a potent solution to address both the interconnection and design complexity problems facing future System-on-Chip (SoC) designs. In this paper, two topology-aware multicast routing algorithms, Multicasting XYZ (MXYZ) and Alternative XYZ (AL + XYZ) algorithms in supporting of 3-D NoC are proposed. In essence, MXYZ is a simple dimension order multicast routing algorithm that targets 3-D NoC systems built upon regular topologies. To support multicast routing in irregular regions, AL + XYZ can be applied, where an alternative output channel is sought to forward/replicate the packets whenever the output channel determined by MXYZ is not available. To evaluate the performance of MXYZ and AL + XYZ, extensive experiments have been conducted by comparing MXYZ and AL + XYZ against a path-based multicast routing algorithm and an irregular region oriented multiple unicast routing algorithm, respectively. The experimental results confirm that the proposed MXYZ and AL + XYZ schemes, respectively, have lower latency and power consumption than the other two routing algorithms, meriting the two proposed algorithms to be more suitable for supporting multicasting in 3-D NoC systems. In addition, the hardware implementation cost of AL + XYZ is shown to be quite modest. (C) 2013 Elsevier B.V. All rights reserved,
C1 [Wang, Xiaohang] Chinese Acad Sci, Intelligent Chips & Syst Res Ctr, Guangzhou Inst Adv Technol, Guangzhou 511458, Guangdong, Peoples R China.
   [Wang, Xiaohang; Liu, Peng] Zhejiang Univ, Dept Informat Sci & Elect Engn, Hangzhou 310003, Zhejiang, Peoples R China.
   [Yang, Mei; Jiang, Yingtao] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA.
   [Palesi, Maurizio] Univ Enna, Kore, Italy.
   [Mak, Terrence] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
   [Bagherzadeh, Nader] Univ Calif Irvine, Irvine, CA USA.
C3 Chinese Academy of Sciences; Zhejiang University; Nevada System of
   Higher Education (NSHE); University of Nevada Las Vegas; Universita Kore
   di ENNA; Chinese University of Hong Kong; University of California
   System; University of California Irvine
RP Wang, XH (corresponding author), Chinese Acad Sci, Intelligent Chips & Syst Res Ctr, Guangzhou Inst Adv Technol, Guangzhou 511458, Guangdong, Peoples R China.
EM xh.wang@giat.ac.cn
RI Palesi, Maurizio/ISB-0068-2023
OI Bagherzadeh, Nader/0000-0001-7216-0546
FU NSFC [60873112, 61028004]; NSF [CNS-1126688]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1126688]
   Funding Source: National Science Foundation
FX This work is supported in part by NSFC Grants 60873112 and 61028004, and
   NSF Grant CNS-1126688.
CR Abad P, 2009, INT S HIGH PERF COMP, P355, DOI 10.1109/HPCA.2009.4798273
   [Anonymous], P INT C PAR PROC
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Cain H., 2002, Proceedings of the Fifth Workshop on Computer Architecture Evaluation Using Commercial Workloads, P13
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   Duato J., 2002, INTERCONNECTION NETW
   Ebrahimi M., 2011, Networks-on-Chip (NOCS), 2011 Fifth ACM/IEEE International Symposium on, P73
   Ebrahimi M, 2010, IEEE INT SYMP DESIGN, P127, DOI 10.1109/DDECS.2010.5491800
   Eisley N, 2006, INT SYMP MICROARCH, P321
   Fazzino F., NOXIM
   Jerger NE, 2008, CONF PROC INT SYMP C, P229, DOI 10.1109/ISCA.2008.12
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Lu ZH, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P205
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Mejia A, 2009, IEEE T VLSI SYST, V17, P356, DOI 10.1109/TVLSI.2008.2012010
   Murali S, 2009, LECT NOTES ELECTR EN, V34, P1, DOI 10.1007/978-1-4020-9757-7
   Pal Singh J., 1992, Computer Architecture News, V20, P5, DOI 10.1145/130823.130824
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Rodrigo S, 2008, INT SYMP MICROARCH, P364, DOI 10.1109/MICRO.2008.4771805
   Samman F. A., 2008, P INT WORKSH NETW CH, P6
   Senin I.V., 2009, P IEEE GLOB TEL C, P1
   SRINIVASAN J., P INT C DEP SYST NET, P177
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Triviño F, 2011, MICROPROCESS MICROSY, V35, P230, DOI 10.1016/j.micpro.2010.10.001
   Varavithya V, 1999, IEEE T PARALL DISTR, V10, P1159, DOI 10.1109/71.809574
   Wang L, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P64, DOI 10.1109/NOCS.2009.5071446
   Wang XH, 2011, LECT NOTES COMPUT SC, V6985, P232, DOI 10.1007/978-3-642-24403-2_19
   Wang XH, 2011, MICROPROCESS MICROSY, V35, P119, DOI 10.1016/j.micpro.2010.08.003
   Xiang C., 2008, DESIGN VERIFICATION
   Xiaohang Wang, 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P337, DOI 10.1109/VLSISoC.2011.6081604
   Xiaohang Wang, 2010, Proceedings 2010 IEEE International SOC Conference (SOCC 2010), P384, DOI 10.1109/SOCC.2010.5784701
   Xue J, 2010, CONF PROC INT SYMP C, P94, DOI 10.1145/1816038.1815975
NR 34
TC 3
Z9 4
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 693
EP 708
DI 10.1016/j.sysarc.2013.06.002
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500004
OA Green Published
DA 2024-07-18
ER

PT J
AU Woo, Y
   Park, SY
   Seo, E
AF Woo, Youngjoo
   Park, Seon Yeong
   Seo, Euiseong
TI Virtual Battery: A testing tool for power-aware software
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Battery management; Emulation; Software testing; Virtualization; Virtual
   machines
AB Virtualization is an inexpensive and convenient method for setting up software test environments. Thus it is being widely used as a test tool for software products requiring high reliability such as mission critical cyber-physical systems. However, existing virtualization platforms do not fully virtualize the battery subsystem. Therefore, it is difficult to test battery-related features of guest systems. In this paper, we propose Virtual Battery, a battery virtualization scheme for type II full virtualization platforms. Virtual Battery takes the form of an ACPI-compatible battery device driver dedicated to each virtual machine, which virtualizes a target system. Through Virtual Battery, developers can easily manipulate the charging and battery status of each virtual machine (VM), regardless of the existence or current status of the host system's battery. In addition, Virtual Battery emulates the behavior of batteries by discharging the virtual batteries according to the resource usages of their VMs. This feature enables VMs to act as battery resource containers. Three case studies demonstrate the effectiveness of the proposed scheme. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Woo, Youngjoo; Seo, Euiseong] Sungkyunkwan Univ, Suwon 440746, South Korea.
   [Park, Seon Yeong] Korea Adv Inst Sci & Technol, Taejon 305701, South Korea.
C3 Sungkyunkwan University (SKKU); Korea Advanced Institute of Science &
   Technology (KAIST)
RP Seo, E (corresponding author), Sungkyunkwan Univ, Suwon 440746, South Korea.
EM mongmio@csl.skku.edu; parksy@calab.kaist.ac.kr; euiseong@skku.edu
RI Seo, Euiseong/F-6212-2010
FU Next-Generation Information Computing Development Program through the
   National Research Foundation of Korea (NRF) [2012-0006423]; Basic
   Science Research Program through the National Research Foundation of
   Korea (NRF) [2012R1A1A2A1A10038823]; Ministry of Education, Science and
   Technology
FX This research was supported by Next-Generation Information Computing
   Development Program (2012-0006423) and Basic Science Research Program
   (2012R1A1A2A1A10038823) through the National Research Foundation of
   Korea (NRF) funded by the Ministry of Education, Science and Technology.
CR [Anonymous], P 4 ACM EUR C COMP S
   [Anonymous], 2010, P 1 ACM S CLOUD COMP, DOI DOI 10.1145/1807128.1807136
   Barham P., SOSP 2003
   Bellard Qemu F., 2005, P US 2005 ANN TECHN, V2005, P41
   Bellosa Frank, 2000, ACM SIGOPS EUR WORKS
   Bellosa Frank, 2007, 2007 USENIX ANN TECH, P1
   Cao Q, 2008, REAL TIM SYST SYMP P, P123, DOI 10.1109/RTSS.2008.41
   FLINN J, 1999, P 17 ACM S OP SYST P
   Goldberg R, 1973, P WORKSH VIRT COMP S
   Hewlett-Packard Intel, 2006, TECHN TOSH ADV CONF
   Kim N., 2011, P 2011 IEEE ACM INT
   Li M., 2011, J CONVERGENCE, V2, P9
   Nathuji Ripal, 2007, Operating Systems Review, V41, P265, DOI 10.1145/1323293.1294287
   Roy A, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P139
   Rumble SM, 2010, ACM SIGCOMM COMP COM, V40, P106, DOI 10.1145/1592606.1592618
   Singh B, 2012, HUM-CENT COMPUT INFO, V2, DOI 10.1186/2192-1962-2-13
   Tiwari V., 1996, P 9 INT C VLSI DES V
   W3C, 2012, BATT STAT API
   Wang Xiaolin., 2011, JoC, V2, P19
   Xie X, 2012, HUM-CENTRIC COMPUT I, V2, DOI 10.1186/2192-1962-2-8
NR 20
TC 0
Z9 0
U1 1
U2 20
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 794
EP 800
DI 10.1016/j.sysarc.2013.06.006
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500014
DA 2024-07-18
ER

PT J
AU Um, JH
   Kim, YK
   Lee, HJ
   Jang, M
   Chang, JW
AF Um, Jung-Ho
   Kim, Yong-Ki
   Lee, Hyun-Jo
   Jang, Miyoung
   Chang, Jae-Woo
TI <i>k</i>-Nearest neighbor query processing algorithm for cloaking
   regions towards user privacy protection in location-based services
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Privacy; k-NN query processing algorithm; Voronoi diagram
AB Due to the advancement of wireless internet and mobile positioning technology, the application of location-based services (LBSs) has become popular for mobile users. Since users have to send their exact locations to obtain the service, it may lead to several privacy threats. To solve this problem, a cloaking method has been proposed to blur users' exact locations into a cloaked spatial region with a required privacy threshold (k). With the cloaked region, an LBS server can carry out a k-nearest neighbor (k-NN) search algorithm. Some recent studies have proposed methods to search k-nearest POIs while protecting a user's privacy. However, they have at least one major problem, such as inefficiency on query processing or low precision of retrieved result. To resolve these problems, in this paper, we propose a novel k-NN query processing algorithm for a cloaking region to satisfy both requirements of fast query processing time and high precision of the retrieved result. To achieve fast query processing time, we propose a new pruning technique based on a 2D-coodinate scheme. In addition, we make use of a Voronoi diagram for retrieving the nearest POls efficiently. To satisfy the requirement of high precision of the retrieved result, we guarantee that our k-NN query processing algorithm always contains the exact set of k nearest neighbors. Our performance analysis shows that our algorithm achieves better performance in terms of query processing time and the number of candidate POls compared with other algorithms. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Lee, Hyun-Jo; Jang, Miyoung; Chang, Jae-Woo] Chonbuk Natl Univ, Dept Comp Engn, Jeonju 561756, Chonbuk, South Korea.
   [Um, Jung-Ho; Kim, Yong-Ki] Korea Inst Sci & Technol Informat, Taejon 305806, South Korea.
C3 Jeonbuk National University; Korea Institute of Science & Technology
   Information (KISTI); Korea Institute of Science & Technology (KIST)
RP Chang, JW (corresponding author), Chonbuk Natl Univ, Dept Comp Engn, Jeonju 561756, Chonbuk, South Korea.
EM jhum@kisti.re.kr; ykkim@kisti.re.kr; o2near@jbnu.ac.kr;
   brilliant@jbnu.ac.kr; jwchang@jbnu.ac.kr
RI Um, Jung-Ho/W-4112-2019; Kim, YongKi/D-1981-2013
OI Um, Jung-Ho/0000-0002-8301-8753; Lee, Hyunjo/0000-0002-1316-6822; Kim,
   Yong-Ki/0000-0003-3828-5980
FU Basic Science Research program through the National Research Foundation
   of Korea(NRF); Ministry of Education, Science and Technology
   [2010-0023800]
FX This research was also supported by Basic Science Research program
   through the National Research Foundation of Korea(NRF) funded by the
   Ministry of Education, Science and Technology(grant number
   2010-0023800).
CR [Anonymous], 2003, P 1 INT C MOB SYST A
   Ardagna C.A., 2011, IEEE T DEP SEC COMP
   Bettini C., 2005, LNCS, V3674
   Chow C., 2009, P INT S SPAT TEMP DA
   Cormen T.H., 2002, INTRO ALGORITHM
   Duckham M., 2005, P PERVASIVE 2005 MAY
   Gedik B, 2005, INT CON DISTR COMP S, P620, DOI 10.1109/ICDCS.2005.48
   Ghinita G., 2007, P INT S SPAT TEMP DA, V4605
   Hu H., 2006, P IEEE T KNOWL DAT E, V18
   Kalnis P., 2007, P IEEE T KNOWL DAT E
   KHOSHGOZARAN A, 2007, P INT S SPAT TEMP DA
   Kido H, 2005, INTERNATIONAL CONFERENCE ON PERVASIVE SERVICES 2005, PROCEEDINGS, P88
   Lu Hua., 2008, Proceedings of the Seventh ACM International Workshop on Data Engineering for Wireless and Mobile Access, P16, DOI DOI 10.1145/1626536.1626540
   Mohapatra D, 2005, 2005 IEEE INTERNATIONAL CONFERENCE ON PERSONAL WIRELESS COMMUNICATIONS, P358, DOI 10.1109/ICPWC.2005.1431366
   Mokbel M.F., 2006, P VER LARG DAT BAS
   Okabe A., 2000, Spatial tessellations: concepts and applications of Voronoi diagrams, V43
   Theodoridis Y, 1999, LECT NOTES COMPUT SC, V1651, P147
   Um J., 2009, IEEE INT S PAR DISTR
   Um J.H., 2009, P IEEE INT C HIGH PE
   Xu J., 2010, P IEEE T PAR DISTR S
NR 20
TC 4
Z9 7
U1 0
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2012
VL 58
IS 9
BP 354
EP 371
DI 10.1016/j.sysarc.2012.05.003
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018GF
UT WOS:000309647500002
DA 2024-07-18
ER

PT J
AU Bygde, S
   Ermedahl, A
   Lisper, B
AF Bygde, Stefan
   Ermedahl, Andreas
   Lisper, Bjorn
TI An efficient algorithm for parametric WCET calculation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WCET analysis; Static analysis
AB Static WCET analysis is a process dedicated to derive a safe upper bound of the worst-case execution time of a program. In many real-time systems, however, a constant global WCET estimate is not always so useful since a program may behave very differently depending on its configuration or mode. A parametric WCET analysis derives the upper bound as a formula rather than a constant. This paper presents a new algorithm that can obtain a safe parametric estimate of the WCET of a program. This algorithm is evaluated on a large set of benchmarks and compared to a previous approach to parametric WCET calculation. The evaluation shows that the new algorithm, to the cost of some imprecision, scales much better and can handle more realistic programs than the previous approach. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Bygde, Stefan; Ermedahl, Andreas; Lisper, Bjorn] Malardalen Univ, Sch Innovat Design & Engn, S-72123 Vasteras, Sweden.
C3 Malardalen University
RP Bygde, S (corresponding author), Malardalen Univ, Sch Innovat Design & Engn, Box 883, S-72123 Vasteras, Sweden.
EM stefan.bygde@mdh.se; andreas.ermedahl@mdh.se; bjorn.lisper@mdh.se
FU Swedish Foundation for Strategic Research via the strategic research
   centre PROGRESS
FX This work is supported by the Swedish Foundation for Strategic Research
   via the strategic research centre PROGRESS.
CR Altmeyer S, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P367, DOI 10.1109/RTCSA.2008.7
   BYGDE S, 2008, P 8 INT WORKSH WORST, P9
   Bygde S., 2010, Static WCET analysis based on abstract interpretation and counting of elements
   Byhlin S, 2005, EUROMICRO, P249, DOI 10.1109/ECRTS.2005.7
   CARLSSON M, 2002, P 2 INT WORKSH REAL
   Coffman J, 2007, LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P152
   Colin A, 2002, EUROMICRO, P50, DOI 10.1109/EMRTS.2002.1019185
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   Cousot Patrick, 1978, P 5 ACM SIGACT SIGPL, p84S96, DOI DOI 10.1145/512760.512770
   Crnkovic I, 2005, PROC INT CONF SOFTW, P712, DOI 10.1145/1062455.1062631
   ERMEDAHL A, 1997, LECT NOTES COMPUTER, V1300, P1298
   FEAUTRIER P, 1988, RAIRO-RECH OPER, V22, P243
   GRANGER P, 1989, INT J COMPUT MATH, V30, P165, DOI 10.1080/00207168908803778
   Gulwani S, 2009, ACM SIGPLAN NOTICES, V44, P127, DOI 10.1145/1594834.1480898
   Hansson H, 2004, EUROMICRO CONF PROC, P627, DOI 10.1109/EURMIC.2004.1333431
   Heineman GeorgeT., 2001, COMPONENT BASED SOFT
   LI YTS, 1995, DES AUT CON, P456
   Lisper B., 2003, WORKSHOP WORST CASE, P77
   Lisper B., 2003, FULLY AUTOMATIC PARA
   Mine A., 2006, Higher-Order and Symbolic Computation, V19, P31, DOI 10.1007/s10990-006-8609-1
   PUGH W, 1994, SIGPLAN C PROGR LANG, P121
   SANDELL D, 2004, P 1 INT S LEV APPL F, P126
   Vivancos E, 2001, P ACM SIGPLAN WORKSH, P88
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   2009, MALARDALEN WCET BENC
   2009, ARCTICUS SYSTEMS HOM
NR 26
TC 12
Z9 14
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2011
VL 57
IS 6
SI SI
BP 614
EP 624
DI 10.1016/j.sysarc.2010.06.009
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 780FU
UT WOS:000291840700005
DA 2024-07-18
ER

PT J
AU Flores, A
   Acacio, ME
   Aragón, JL
AF Flores, Antonio
   Acacio, Manuel E.
   Aragon, Juan L.
TI Exploiting address compression and heterogeneous interconnects for
   efficient message management in tiled CMPs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Tiled chip multiprocessor; Energy-efficient architecture;
   Cache-coherence protocol; Heterogeneous on-chip interconnection network
ID ENERGY-CONSUMPTION; MULTIPROCESSORS
AB High performance processor designs have evolved toward architectures that integrate multiple processing cores on the same chip. As the number of cores inside a Chip Multiprocessor (CMP) increases, the interconnection network will have significant impact on both overall performance and energy consumption as previous studies have shown. Moreover, wires used in such interconnect can be designed with varying latency, bandwidth and power characteristics. In this work, we show how messages can be efficiently managed in tiled CMP, from the point of view of both performance and energy, by combining both address compression with a heterogeneous interconnect. In particular, our proposal is based on applying an address compression scheme that dynamically compresses the addresses within coherence messages allowing for a significant area slack. The arising area is exploited for wire latency improvement by using a heterogeneous interconnection network comprised of a small set of very-low-latency wires for critical short-messages in addition to baseline wires. Detailed simulations of a 16-core CMP show that our proposal obtains average improvements of 10% in execution time and 38% in the energy-delay(2) product of the interconnect. Additionally, the sensitivity analysis shows that our proposal performs well when either OoO cores or caches with higher latencies are considered. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Flores, Antonio; Acacio, Manuel E.; Aragon, Juan L.] Univ Murcia, Dept Ingn & Tecnol Computadors, E-30100 Murcia, Spain.
C3 University of Murcia
RP Flores, A (corresponding author), Univ Murcia, Dept Ingn & Tecnol Computadors, E-30100 Murcia, Spain.
EM aflores@ditec.um.es; meacacio@ditec.um.es; jlaragon@ditec.um.es
RI Aragón, Juan Luis/E-1340-2015; Aragón, Juan L./ABB-5489-2020; Acacio,
   Manuel E./L-1942-2014
OI Aragón, Juan Luis/0000-0002-4955-7235; Aragón, Juan
   L./0000-0002-4955-7235; Acacio, Manuel E./0000-0003-0935-4078
FU Spanish MEC; European Commission [CSD2006-00046, TIN2006-15516-C4-03];
   Fundacion Seneca (Agencia Regional de Ciencia y Tecnologia, Region de
   Murcia) [05831/PI/07]
FX This work has been jointly supported by the Spanish MEC and European
   Commission FEDER funds under grants "Consolider Ingenio-2010
   CSD2006-00046" and "TIN2006-15516-C4-03", and also by the Fundacion
   Seneca (Agencia Regional de Ciencia y Tecnologia, Region de Murcia)
   under grant 05831/PI/07.
CR Balasubramonian R, 2005, INT S HIGH PERF COMP, P28, DOI 10.1109/HPCA.2005.21
   Banerjee K, 2002, IEEE T ELECTRON DEV, V49, P2001, DOI 10.1109/TED.2002.804706
   Basu K, 2002, INT SYMP MICROARCH, P345, DOI 10.1109/MICRO.2002.1176262
   Beckmann BM, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P43
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Cheng LQ, 2006, CONF PROC INT SYMP C, P339, DOI 10.1145/1150019.1136515
   CITRON D, 2004, COMPUTER ARCHITECTUR, V3, P1
   DAS R, 2008, P 14 INT C HIGH PERF
   FARRENS M, 1991, ACM COMP AR, V19, P128, DOI 10.1145/115953.115966
   FLORES A, 2008, INT C PAR PROC IEEE, P295
   Flores A, 2008, J SUPERCOMPUT, V45, P341, DOI 10.1007/s11227-008-0178-0
   Flores A, 2007, LECT NOTES COMPUT SC, V4873, P133
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Hughes CJ, 2002, COMPUTER, V35, P40, DOI 10.1109/2.982915
   Jin Y, 2008, INT SYMP MICROARCH, P354, DOI 10.1109/MICRO.2008.4771804
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Kumar R, 2005, CONF PROC INT SYMP C, P408, DOI 10.1109/ISCA.2005.34
   Liu C, 2006, J SYST ARCHITECT, V52, P129, DOI 10.1016/j.sysarc.2004.10.009
   LIU J, 2006, 24 INT C COMP DES IC, P17
   MURALIMANOHAR N, 2006, 3 IBM WATS C INT ARC
   PARCERISA JM, 2000, MICRO 33, P317
   SAZEIDES Y, 1997, MICRO 30, P248
   TARJAN D, 2006, CACTI 4 0
   Taylor MB, 2004, CONF PROC INT SYMP C, P2
   VANGAL S, 2007, SOL STAT CIRC C 2007, P98, DOI DOI 10.1109/ISSCC.2007.373606
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Weiser U., 2004, Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP'04), P7, DOI [10.1145/966747.966750, DOI 10.1145/966747.966750]
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zhang M, 2005, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2005.53
   ZHANG Y, 2003, TEMP AW MOD SUBTHR G
   Zhao XJ, 2007, MACROMOL BIOSCI, V7, P13, DOI 10.1002/mabi.200600230
   Zhou P, 2009, ASIA S PACIF DES AUT, P13, DOI 10.1109/ASPDAC.2009.4796434
NR 34
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2010
VL 56
IS 9
BP 429
EP 441
DI 10.1016/j.sysarc.2010.05.006
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 651JG
UT WOS:000281923400003
DA 2024-07-18
ER

PT J
AU Park, H
   Shin, D
AF Park, Hyunchul
   Shin, Dongkun
TI Buffer flush and address mapping scheme for flash memory solid-state
   disk
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; Solid state disk; Buffer management; flash translation
   layer; Address mapping
ID POLICY
AB The flash memory solid-state disk (SSD) is emerging as a killer application for NAND flash memory due to its high performance and low power consumption. To attain high write performance, recent SSDs use an internal SDRAM write buffer and parallel architecture that uses interleaving techniques. In such architecture, coarse-grained address mapping called superblock mapping is inevitably used to exploit the parallel architecture. However, superblock mapping shows poor performance for random write requests. In this paper, we propose a novel victim block selection policy for the write buffer considering the parallel architecture of SSD. We also propose a multi-level address mapping scheme that supports small-sized write requests while utilizing the parallel architecture. Experimental results show that the proposed scheme improves the I/O performance of SSD by up to 64% compared to the existing technique. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Park, Hyunchul; Shin, Dongkun] Sungkyunkwan Univ, Sch ICE, Suwon 440746, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Shin, D (corresponding author), Sungkyunkwan Univ, Sch ICE, Suwon 440746, South Korea.
EM dongkun@skku.edu
FU Korean Government [KRF-2008-314-D00351]
FX This work was supported by the Korea Research Foundation Grant funded by
   the Korean Government (KRF-2008-314-D00351).
CR Agrawal Nitin., 2008, Proc. Annual Technical Conference (ATC), P57
   Chang L. P., 2008, P AS S PAC DES AUT C, P428
   CHANG LP, 2005, ACM T STORAGE, V13, P381
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Kang JU, 2007, J SYST ARCHITECT, V53, P644, DOI 10.1016/j.sysarc.2007.01.010
   Kim H, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P239, DOI 10.1145/1378600.1378627
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee Yong-Goo., 2008, EMSOFT '08, P21
   Park C., 2006, P 2006 SPRING C KOR, P17
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   *SAMS EL CO LTD, 2007, FLASH MEM K9XXG08XXM
   Seo D, 2008, IEEE T CONSUM ELECTR, V54, P1228, DOI 10.1109/TCE.2008.4637611
   WU CH, 2006, P IEEE ACM INT C COM, P601
NR 17
TC 7
Z9 10
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-JUN
PY 2010
VL 56
IS 4-6
BP 208
EP 220
DI 10.1016/j.sysarc.2010.03.006
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 605XT
UT WOS:000278382500005
DA 2024-07-18
ER

PT J
AU Hwang, YS
   Li, JJ
AF Hwang, Yuan-Shin
   Li, Jia-Jhe
TI On reducing load/store latencies of cache accesses
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cache latencies; Fast address generation; Hit time reduction
AB Effective address calculations for load and store instructions need to compete for ALU with other instructions and hence extra latencies might be incurred to data cache accesses. Fast address generation is an approach proposed to reduce cache access latencies. This paper presents a fast address generator that can eliminate most of the effective address computations by storing computed effective addresses of previous load/store instructions in a dummy register file. Experimental results show that this fast address generator can reduce effective address computations of load and store instructions by about 74% on average for SPECint2000 benchmarks and cut the execution times by 8.5%. Furthermore, when multiple dummy register files are deployed, this fast address generator eliminates over 90% of effective address computations of load and store instructions and improves the average execution times by 9.3%. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Hwang, Yuan-Shin] Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
   [Li, Jia-Jhe] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Taiwan University of Science & Technology; National Tsing Hua
   University
RP Hwang, YS (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
EM shin@csie.ntust.edu.tw; jjli@pllab.cs.nthu.e-du.tw
CR AGGARWAL A, 2005, P 19 ANN INT C SUP, P2
   [Anonymous], 2006, HPL200686
   [Anonymous], 2007, Computer Architecture: A Quantitative Approach
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Austin T. M., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P82, DOI 10.1109/MICRO.1995.476815
   AUSTIN TM, 1995, ACM COMP AR, P369, DOI 10.1109/ISCA.1995.524576
   Baugh L, 2006, IBM J RES DEV, V50, P287, DOI 10.1147/rd.502.0287
   Bekerman M, 1999, CONF PROC INT SYMP C, P54, DOI [10.1109/ISCA.1999.765939, 10.1145/307338.300984]
   Bekerman M, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P306, DOI [10.1109/ISCA.2000.854400, 10.1145/342001.339705]
   Calder B, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P244, DOI 10.1109/HPCA.1996.501190
   Chan S. K., 2008, P 19 IEEE INT C PATT, P1, DOI DOI 10.1016/S0165-1684(02)00499-1
   Cheng JT, 2002, OTOLARYNG CLIN N AM, V35, P73, DOI 10.1016/S0030-6665(03)00095-1
   Hwang YS, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1216544.1216549
   KANE G, 1987, MIPS R2000 RISC ARCH
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Kim D, 2004, ACM T COMPUT SYST, V22, P326, DOI 10.1145/1012268.1012270
   Kim S, 2005, IEE P-COMPUT DIG T, V152, P457, DOI 10.1049/ip-cdt:20045124
   Kim S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P258
   Kim S, 2007, MICROPROCESS MICROSY, V31, P293, DOI 10.1016/j.micpro.2006.10.002
   Li J., 2005, International Symposium on Low Power Electronics and Design, P345
   Luk CK, 2001, ACM T COMPUT SYST, V19, P71, DOI 10.1145/367742.367786
   MORANCHO E, 1998, P 2 INT C PAR DISTR
   Mowry TC, 1998, ACM T COMPUT SYST, V16, P55, DOI 10.1145/273011.273021
   Natarajan K, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P282
   Nicolaescu D, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P252
   Olukotun K, 1997, IEEE T COMPUT, V46, P1093, DOI 10.1109/12.628394
   ORTEGA D, 2003, P 17 ANN INT C SUP, P316
   Park I, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P411
   Patterson D.A., 2008, COMPUTER ORG DESIGN, V4th
   Peng L, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P164
   Sha TT, 2005, INT SYMP MICROARCH, P159
   *STAND PERF EV COR, 2000, SPEC CPU2000 V1 1
   WEAVER C, SPEC 2000 BINARIES
   Zhang CJ, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1328195.1328200
NR 34
TC 0
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2010
VL 56
IS 1
BP 1
EP 15
DI 10.1016/j.sysarc.2009.10.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 558YF
UT WOS:000274784100001
DA 2024-07-18
ER

PT J
AU van Tol, MW
   Jesshope, CR
   Lankamp, M
   Polstra, S
AF van Tol, M. W.
   Jesshope, C. R.
   Lankamp, M.
   Polstra, S.
TI An implementation of the SANE Virtual Processor using POSIX threads
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Aether-Morpheus Workshop 2007
CY OCT 08-09, 2007
CL Paris, FRANCE
DE POSIX threads; Concurrent programming model; Microthreading; SVP
   implementation
ID CHIP MULTIPROCESSORS; MU-TC
AB The SANE Virtual Processor (SVP) is an abstract concurrent programming model that is both deadlock free and supports efficient implementation. It is captured by the mu TC programming language. The work presented in this paper covers a portable implementation of this model as a C++ library on top of POSIX threads. Programs in mu TC can be translated to the standard C++ syntax and linked with this library to run on conventional systems. The motivation for this work was to provide an early implementation on conventional processors as well as supporting work from programming FPGA chips to Grids. (C) 2008 Elsevier B.V. All rights reserved.
C1 [van Tol, M. W.; Jesshope, C. R.; Lankamp, M.; Polstra, S.] Univ Amsterdam, Inst Informat, NL-1098 SJ Amsterdam, Netherlands.
C3 University of Amsterdam
RP van Tol, MW (corresponding author), Univ Amsterdam, Inst Informat, Kruislaan 403,Room F2-47, NL-1098 SJ Amsterdam, Netherlands.
EM mwvantol@science.uva.nl; jesshope@scien-ce.uva.nl;
   mlankamp@science.uva.nl; spolstra@scien-ce.uva.nl
CR *ACE, COSY COMP DEV SYST
   *AETH, AETH PROJ
   Bernard TAM, 2007, LECT NOTES COMPUT SC, V4599, P127, DOI 10.1007/978-3-540-73625-7_15
   BOUSIAS K, 2005, LNCS, V3740, P24
   *CERN, CINT C C INT PROJ
   Grell Chantal., 2006, Parallele des Anciens et des Modernes. Rhetorique, P81
   HAGERSTEN E, 1992, IEEE COMPUT, V25, P44
   International Organization for Standardization, 1999, 9899 ISOIEC
   Jesshope C, 2006, PARALLEL PROCESS LET, V16, DOI 10.1142/S0129626406002587
   Jesshope C, 2006, LECT NOTES COMPUT SC, V4186, P147
   JESSHOPE CR, SVP MUTC DYNAMIC MOD
   KADLEC J, 2007, P 2007 INT C FIELD P, P621
   LANKAMP M, 2007, THESIS U AMSTERDAM
   Scholz SB, 2003, J FUNCT PROGRAM, V13, P1005, DOI 10.1017/S0956796802004458
   *XIL, 2006, XILK MAN
   *XIL, 2007, MICROBLAZE PROC REF
   ZHANG L, 2007, P WORKSH HIGHL UNPUB
NR 17
TC 9
Z9 9
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2009
VL 55
IS 3
SI SI
BP 162
EP 169
DI 10.1016/j.sysarc.2008.09.006
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 433AS
UT WOS:000265176400003
DA 2024-07-18
ER

PT J
AU Jääskeläinen, P
   Guzma, V
   Korhonen, V
AF Jaaskelainen, Pekka
   Guzma, Vladimir
   Korhonen, Viljami
TI Resource conflict detection in simulation of function unit pipelines
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Processor simulation; Resource conflict detection; Finite state
   automata; Co-design
ID PROCESSORS
AB Processor simulators are important parts of processor design toolsets in which they are used to verify and evaluate the properties of the designed processors. While simulating architectures with independent function unit pipelines using simulation techniques that avoid the overhead of instruction bit-string interpretation, such as compiled simulation, the simulation of function unit pipelines can become one of the new bottlenecks for simulation speed. This paper evaluates several resource conflict detection models, commonly used in compiler instruction scheduling, in the context of function unit pipeline simulation. The evaluated models include the conventional reservation table based-model, the dynamic collision matrix model, and an finite state automata (FSA) based model. In addition, an improvement to the simulation initialization time by means of lazy initialization of states in the FSA-based approach is proposed. The resulting model is faster to initialize and provides comparable simulation speed to the actively initialized FSA. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Jaaskelainen, Pekka; Guzma, Vladimir; Korhonen, Viljami] Tampere Univ Technol, Dept Comp Syst, FIN-33101 Tampere, Finland.
C3 Tampere University
RP Jääskeläinen, P (corresponding author), Tampere Univ Technol, Dept Comp Syst, POB 553, FIN-33101 Tampere, Finland.
EM pekka.jaaskelainen@tut.fi; vladimir.guzma@tut.fi;
   viljami.korhonen@tut.fi
OI Jaaskelainen, Pekka/0000-0001-5707-8544
FU Academy of Finland [205743]; Finnish Funding Agency for Technology and
   Innovation [40441/05]; Academy of Finland (AKA) [205743] Funding Source:
   Academy of Finland (AKA)
FX This work has been supported in part by the Academy of Finland under
   project 205743 and the Finnish Funding Agency for Technology and
   Innovation under research funding decision 40441/05.
CR [Anonymous], P INT C MEAS MOD COM
   [Anonymous], 1997, Microprocessor Architectures: from VLIW to TTA
   [Anonymous], 2003, Computer Architecture
   Bala V, 1997, INT J PARALLEL PROG, V25, P53, DOI 10.1007/BF02700047
   Cormen TH, 1999, INTRO ALGORITHMS
   DAVIDSON ES, 1975, COMPCON 75, P181
   *EEMBC, DENB 1 0 SOFTW BENCH
   Faraboschi P, 2001, P IEEE, V89, P1638, DOI 10.1109/5.964443
   GAO L, 2007, CASES 07, P3
   JAASKELAINEN P, 2007, P MULT MOB DEV 2007
   JAASKELAINEN P, 2005, INSTRUCTION SET SIMU
   KIM HY, 2005, P DAC 05 SAN DIEG CA, P341
   KIM JK, 2003, P AS S PAC DES AUT C, P129
   Nohl A, 2002, DES AUT CON, P22, DOI 10.1109/DAC.2002.1012588
   Pees S., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P669, DOI 10.1109/DATE.2000.840858
   Pees S, 2000, ACM T DES AUTOMAT EL, V5, P815, DOI 10.1145/362652.362662
   PONCINO M, 2004, P ICCAD 04 SAN JOS C, P131
   PROEBSTING TA, 1994, POPL 94 21 ACM SIGPL, P280
   QIN W, 2006, CODES ISSS 06, P193
   RAMANAN VJ, 1999, ICS 99, P417
   Schnarr E., 1998, SIGPLAN Notices, V33, P283, DOI 10.1145/291006.291063
   SCHNARR E, 2001, P ACM SIGPLAN C PROG, P321
   *TEX INSTR, 2007, TMS320C64XC64X DPS C
   *XIPH OP SOURC COM, TREM REF OGG VORB DE
NR 24
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 11
SI SI
BP 1058
EP 1064
DI 10.1016/j.sysarc.2008.04.002
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 369QE
UT WOS:000260708200006
DA 2024-07-18
ER

PT J
AU Molahosseini, AS
   Navi, K
   Hashemipour, O
   Jalali, A
AF Molahosseini, Amir Sabbagh
   Navi, Keivan
   Hashemipour, Omid
   Jalali, Ali
TI An efficient architecture for designing reverse converters based on a
   general three-moduli set
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reverse converter; Residue to binary converter; Residue number system
   (RNS); Computer arithmetic; New chinese remainder theorem 1 (New CRT-1)
ID TO-BINARY CONVERTERS; VLSI IMPLEMENTATION; RESIDUE; 2(N)-1; 2(K)-1;
   ADDER
AB In this paper, a high-speed, low-cost and efficient design of reverse converter for the general three-moduli set (2(alpha), 2(beta) - 1, 2(beta) + 1) where alpha < beta is presented. The simple proposed architecture consists of a carry save adder (CSA) and a modulo adder. As a result it can be efficiently implemented in VLSI circuits. The values of alpha and beta are set in order to provide the desired dynamic range and also to obtain a balanced moduli set. Based on the above, two new moduli sets {2(n+k), 2(2n) - 1, 2(2n) + 1} and {2(2n-1), 2(2n+1) - 1, 2(2n+1) + 1}, which are the special cases of the moduli set (2(alpha), 2(beta) - 1, 2(beta) + 1) are proposed. The reverse converters for these new moduli sets are derived from the proposed general architecture with better performance compared to the other reverse converters for moduli sets with similar dynamic range. (C) 2008 Published by Elsevier B.V.
C1 [Molahosseini, Amir Sabbagh; Navi, Keivan] Shahid Beheshti Univ, Fac Elect & Comp Engn, Microelect Lab, Tehran, Iran.
   [Molahosseini, Amir Sabbagh] IAU, Tehran, Iran.
C3 Shahid Beheshti University
RP Navi, K (corresponding author), Shahid Beheshti Univ, Fac Elect & Comp Engn, Microelect Lab, Tehran, Iran.
EM navi@sbu.ac.ir
RI Jalali, Amir/V-2562-2018; Jalali, Amir/JTT-7337-2023; Jalali, Ali
   Akbar/T-5628-2018; Molahosseini, Amir Sabbagh/O-5150-2019
OI Molahosseini, Amir Sabbagh/0000-0003-3603-9401
CR BI G, 1988, ELECTRON LETT, V24, P1195, DOI 10.1049/el:19880812
   Cao B, 2003, IEEE T CIRCUITS-I, V50, P1296, DOI 10.1109/TCSI.2003.817789
   HARIRI A, 2008, INT ELSEVIER J COMPU, V55, P660
   Hiasat A, 2003, J SYST ARCHITECT, V49, P53, DOI 10.1016/S1383-7621(03)00062-6
   Hiasat AA, 2005, IEEE T VLSI SYST, V13, P153, DOI 10.1109/TVLSI.2004.840400
   Hiasat AA, 1998, IEEE T CIRCUITS-II, V45, P204, DOI 10.1109/82.661651
   Hossain M. Shahriar, 2007, 2007 10th International Conference on Computer and Information Technology (ICCIT 2007), P1, DOI 10.1109/ICCITECHN.2007.4579387
   HOSSEINZADEH M, 2007, J APPL SCI, V7, P3729
   HOSSEINZADEH M, 2007, INT J ELECT COMPUTER, V1, P183
   JENKINS WK, 1977, IEEE T CIRCUITS SYST, V24, P191, DOI 10.1109/TCS.1977.1084321
   Kalampoukas L, 2000, IEEE T COMPUT, V49, P673, DOI 10.1109/12.863036
   Parhami B., 2000, Computer Arithmetic: Algorithms and Hardware Designs
   Patel RA, 2007, IEEE T COMPUT, V56, P572, DOI 10.1109/tc.2007.1001
   PIESTRAK SJ, 1994, IEEE T COMPUT, V43, P68, DOI 10.1109/12.250610
   STOURATITIS T, 2001, IEEE CIRCUITS DE JUL, P23
   Wang HB, 2003, CURR DRUG METAB, V4, P515, DOI 10.2174/1389200033489262
   Wang W, 2003, IEEE T CIRCUITS-I, V50, P235, DOI 10.1109/TCSI.2002.808191
   Wang W, 2000, IEEE T CIRCUITS-II, V47, P1576, DOI 10.1109/82.899659
   Wang Y, 2002, IEEE T SIGNAL PROCES, V50, P1772, DOI 10.1109/TSP.2002.1011216
   Wang Y, 2000, IEEE T CIRCUITS-II, V47, P197, DOI 10.1109/82.826745
   Zhang W, 2008, INFORM SCIENCES, V178, P264, DOI 10.1016/j.ins.2007.05.040
   Zimmermann R, 1999, P S COMP ARITHM, P158, DOI 10.1109/ARITH.1999.762841
NR 22
TC 18
Z9 18
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 929
EP 934
DI 10.1016/j.sysarc.2008.03.006
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400005
DA 2024-07-18
ER

PT J
AU Samavi, S
   Sadrabadi, A
   Fanian, A
AF Samavi, S.
   Sadrabadi, A.
   Fanian, A.
TI Modular array structure for non-restoring square root circuit
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Square root; Non-restoring algorithm; CMOs; Expandability; Standard
   cell; VLSI
AB Square root is an operation performed by the hardware in recent generations of processors. The hardware implementation of the square root operation is achieved by different means. One of the popular methods is the non-restoring algorithm. In this paper, the classical non-restoring array structure is improved in order to simplify the circuit. This reduction is done by eliminating a number of circuit elements without any loss in the precision of the square root or the remainder. For a 64-bit non-restoring circuit the area of the suggested circuit is about 44% smaller than that of a conventional non-restoring array circuit. Furthermore, in order to create an environment for modular design of the non-restoring square root circuit, a number of modules are suggested. Using these modules it is possible to construct any square root circuit with an arbitrary number of input bits. The suggested methodology results in an expandable design with reduced-area. Analytical and simulation results show that the delay of the proposed circuit, for a 64-bit radicand, is 80% less than that of a conventional non-restoring array circuit. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Samavi, S.; Sadrabadi, A.; Fanian, A.] Isfahan Univ Technol, Dept Elect & Comp Engn, Esfahan, Iran.
C3 Isfahan University of Technology
RP Samavi, S (corresponding author), Isfahan Univ Technol, Dept Elect & Comp Engn, Esfahan, Iran.
EM samavi96@cc.iut.ac.ir
CR Cappuccino G, 1999, IEE P-CIRC DEV SYST, V146, P16, DOI 10.1049/ip-cds:19990271
   ITO M, 1995, PROCEEDINGS OF THE 12TH SYMPOSIUM ON COMPUTER ARITHMETIC, P2, DOI 10.1109/ARITH.1995.465383
   JAIN VK, 1998, P IEEE INT S CIRC SY, V2, P264
   Kornerup P, 2005, IEEE T COMPUT, V54, P294, DOI 10.1109/TC.2005.47
   KORNERUP P, 2005, IEEE T COMPUTERS, V54
   KUNON I, 2006, P 1J INT S FIELD PRO, P21
   Li YM, 1996, PR IEEE COMP DESIGN, P538, DOI 10.1109/ICCD.1996.563604
   Li YM, 1997, PR IEEE COMP DESIGN, P690, DOI 10.1109/ICCD.1997.628940
   MICHAEL M, 2000, VLSI DESIGN
   Parhami B., 2000, Computer Arithmetic: Algorithms and Hardware Designs
   THAKKAR A, 2006, P 44 ANN SE REG C AC
   Wang LK, 2007, J VLSI SIG PROC SYST, V49, P3, DOI 10.1007/s11265-007-0058-5
   Wanming Chu, 1999, Proceedings 5th Australasian Computer Architecture Conference. ACAC 2000 (Cat. No.PR00512), P9, DOI 10.1109/ACAC.2000.824317
   WIRES K, 2006, J VLSI SIGNAL PROCES, V42
   Zimmermann R, 1999, P S COMP ARITHM, P158, DOI 10.1109/ARITH.1999.762841
NR 15
TC 21
Z9 21
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 957
EP 966
DI 10.1016/j.sysarc.2008.04.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400008
DA 2024-07-18
ER

PT J
AU Banerjee, S
   Surendra, G
   Nandy, SK
AF Banerjee, Subhasis
   Surendra, G.
   Nandy, S. K.
TI On the effectiveness of phase based regression models to trade power and
   performance using dynamic processor adaptation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE processor microarchitecture; program phases; regression model
AB Microarchitecture optimizations, in general, exploit the gross program behavior for performance improvement. Programs may be viewed as consisting of different "phases" which are characterized by variation in a number of processor performance metrics. Previous studies have shown that many of the performance metrics remain nearly constant within a "phase". Thus, the change in program "phases" may be identified by observing the change in the values of these metrics. This paper aims to exploit the time varying behavior of programs for processor adaptation. Since the resource usage is not uniform across all program "phases", the processor operates at varying levels of underutilization. During phases of low available Instruction Level Parallelism (ILP), resources may not be fully utilized while in other phases, more resources may be required to exploit all the available ILP. Thus, dynamically scaling the resources based on program behavior is an attractive mechanism for power-performance trade-off. In this paper we develop per-phase regression models to exploit the phase behavior of programs and adequately allocate resources for a target power-performance trade-off. Modeling processor performance-power using such a regression model is an efficient method to evaluate an architectural optimization quickly and accurately. We also show that the per-phase regression model is better suited than an "unified" regression model that does not use phase information. Further, we describe a methodology to allocate processor resources dynamically by using regression models which are developed at runtime. Our simulation results indicate that average energy savings of 20% can be achieved with respect to a maximally configured system with negligible impact on performance for most of the SPEC-CPU and MEDIA benchmarks. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Banerjee, Subhasis; Surendra, G.; Nandy, S. K.] Indian Inst Sci, Supercomp Educ & Res Ctr, CAD Lab, Bangalore 560012, Karnataka, India.
C3 Indian Institute of Science (IISC) - Bangalore
RP Banerjee, S (corresponding author), Indian Inst Sci, Supercomp Educ & Res Ctr, CAD Lab, Bangalore 560012, Karnataka, India.
EM subhasis@gmail.com
CR Albonesi David., 2000, J INSTRUCTION LEVEL, V2
   ALBONESI DH, 2003, IEEE COMPUTER    DEC, P49
   [Anonymous], 1991, The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling
   BAI Y, 2004, ACM T ARCHIT CODE OP, V1, P152
   Balasubramonian R, 2000, INT SYMP MICROARCH, P245, DOI 10.1109/MICRO.2000.898075
   Banerjee S, 2007, ASIA S PACIF DES AUT, P884
   Borkar S, 1999, IEEE MICRO, V19, P23, DOI 10.1109/40.782564
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   BURGER D, 1998, CSTR961308
   Buyuktosunoglu A, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P184, DOI 10.1109/LPE.2002.1029597
   DENNING PJ, 1972, COMMUN ACM, V15, P191, DOI 10.1145/361268.361281
   DENNING PJ, 1968, COMMUN ACM, V11, P323, DOI 10.1145/363095.363141
   DHODAPKAR A, 2004, 18 INT PAR DISTR PRO
   Dhodapkar AS, 2002, CONF PROC INT SYMP C, P233, DOI 10.1109/ISCA.2002.1003581
   Duesterwald E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P220
   Folegnani D, 2001, CONF PROC INT SYMP C, P230, DOI 10.1109/ISCA.2001.937452
   Gowan MK, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P726, DOI 10.1109/DAC.1998.724567
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Huang MC, 2003, CONF PROC INT SYMP C, P157, DOI 10.1109/ISCA.2003.1206997
   Iyer A, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P190, DOI 10.1109/DATE.2001.915023
   Joseph PJ, 2006, INT SYMP MICROARCH, P161
   Joseph PJ, 2006, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA.2006.1598116
   Karkhanis TS, 2004, CONF PROC INT SYMP C, P338
   KleinOsowski D Lilja A., 2002, IEEE Computer Architecture Letters (CAL), V1, P7
   Lau J, 2005, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2005.39
   LEE BC, 2006, INT C ARCH SUPP PROG
   MAJUMDAR S, 1986, P 1986 ACM SIGMETRIC, P180
   Montgomery D., 2010, Design and Analysis of Experiments
   Noonburg D. B., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P52
   Ponomarev DV, 2003, IEEE T VLSI SYST, V11, P789, DOI 10.1109/TVLSI.2003.814321
   Ranganathan P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P214, DOI [10.1145/342001.339685, 10.1109/ISCA.2000.854392]
   Seng JohnS., 2005, J INSTRUCTION LEVEL, V7
   Sherwood T, 2003, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2003.1207012
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   Tiwari V, 1995, NINTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P326, DOI 10.1109/ICVD.1996.489624
   Vandeputte F, 2005, LECT NOTES COMPUT SC, V3648, P571
   Yi JJ, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P281, DOI 10.1109/HPCA.2003.1183546
   ZANG Y, 2003, CS20032005 U VIRG DE
NR 38
TC 9
Z9 9
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2008
VL 54
IS 8
BP 797
EP 815
DI 10.1016/j.sysarc.2008.02.003
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 346EZ
UT WOS:000259052700006
DA 2024-07-18
ER

PT J
AU Sideris, I
   Pekmestzi, K
   Economakos, G
AF Sideris, Isidoros
   Pekmestzi, Kiamal
   Economakos, George
TI A predecoding technique for ILP exploitation in Java processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Java processor; stack folding; predecoded cache; ILP
ID MICROPROCESSOR ARCHITECTURAL REQUIREMENTS
AB Java processors have been introduced to offer hardware acceleration for Java applications. They execute Java bytecodes directly in hardware. However, the stack nature of the Java virtual machine instruction set imposes a limitation on the achievable execution performance. In order to exploit instruction level parallelism and allow out of order execution, we must remove the stack completely. This can be achieved by recursive stack folding algorithms, such as OPEX, which dynamically transform groups of Java bytecodes to RISC like instructions. However, the decoding throughputs that are obtained are limited. In this paper, we explore microarchitectural techniques to improve the decoding throughput of Java processors. Our techniques are based on the use of a predecoded cache to store the folding results, so that it could be reused. The ultimate goal is to exploit every possible instruction level parallelism in Java programs by having a superscalar out of order core in the backend being fed at a sustainable rate. With the use of a predecoded cache of 2 x 2048 entries and a 4-way superscalar core we have from 4.8 to 18.3 times better performance than an architecture employing pattern based folding. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Sideris, Isidoros; Pekmestzi, Kiamal; Economakos, George] Natl Tech Univ Athens, Sch Elect & Comp Engn, Athens 15780, Greece.
C3 National Technical University of Athens
RP Sideris, I (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, 9 Heroon Polytech, Athens 15780, Greece.
EM isidoros@microlab.ntua.gr
FU Greek Ministry of Development-GSRT; E.U.-European Social Fund;  [PENED
   03ED-908]
FX This work is part of the PENED 03ED-908 project, co-funded by National
   and Community Funds (25% from the Greek Ministry of Development-GSRT and
   75% from E.U.-European Social Fund).
CR ACHUTHARAMAN R, 2003, INT PAR DISTR PROC S
   Cramer T, 1997, IEEE MICRO, V17, P36, DOI 10.1109/40.591653
   El-Kharashi MW, 2000, MICROPROCESS MICROSY, V24, P225, DOI 10.1016/S0141-9331(00)00079-X
   El-Kharashi MW, 2000, MICROPROCESS MICROSY, V24, P237, DOI 10.1016/S0141-9331(00)00078-8
   El-Kharashi MW, 2001, J SYST ARCHITECT, V47, P697, DOI 10.1016/S1383-7621(01)00026-1
   ELKHARASHI MW, 2001, ACM SIGARCH COMPUTER, V29, P1
   KAELI D, 2005, SPECULATIVE EXECUTIO
   *KAFF, KAFF JAV VIRT MACH
   KHARASHI M, 2002, IEEE T CONSUM ELECTR, V48, P1004
   Lindholm Tim., 1999, JAVA VIRTUAL MACHINE, V2nd
   Lipasti Mikko H., 2005, MODERN PROCESSOR
   McGhan H, 1998, COMPUTER, V31, P22, DOI 10.1109/2.722273
   NARAYANAN V, 2002, JAVA MICROARCHITECTU
   PATEL SJ, 1997, CSETR33597
   RADHAKRISHNAN R, 2000, ISCA 00
   SCHOEBERL M, J SYSTEMS ARCHITECTU
   SIDERIS I, 2006, JTRES 06
   *SPEC, SPEC JVM98 BENCHM
   BYTECODE ENG LIB BCE
   1999, PICOJAVA 2 PROCESSOR
NR 20
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2008
VL 54
IS 7
BP 707
EP 728
DI 10.1016/j.sysarc.2008.01.008
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347SE
UT WOS:000259160500007
DA 2024-07-18
ER

PT J
AU Oyamada, MS
   Zschornack, F
   Wagner, FR
AF Oyamada, Marcio Seiji
   Zschornack, Felipe
   Wagner, Flavio Rech
TI Applying neural networks to performance estimation of embedded software
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE performance estimation; embedded software; neural networks
ID SYSTEM-LEVEL DESIGN
AB High-level performance estimation of embedded software implemented in a particular processor is essential for a fast design space exploration, when the designer needs to evaluate different processor architectures (and their different versions) and also different task allocations in a multiprocessor system. The development of fast and adequate performance estimators is required to achieve the necessary speed in this design phase. However, advanced architectures present many features, such as pipelines, branch prediction mechanisms, and caches, which have a non-linear impact oil the execution time, which thus becomes hard to evaluate using simple linear methods. In order to cope with this problem, this paper presents a high-level performance estimator based on a neural network, which easily adapts to the non-linear behaviour of the execution time in advanced architectures and presents a speed-up up to 190 times in comparison with cycle-accurate simulators, using the PowerPC 750 as target architecture. A method for automatic domain classification is proposed to group applications with similar characteristics, resulting in an increase of the estimation precision. For the PowerPC 750, the mean estimation error has been reduced from 7.90% to 6.41% thanks to domain-specific estimators. This precision level and the fast estimation time are suitable for high-level design space exploration, when different architectures or processor versions and different task allocations need to be evaluated in a fast way. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Oyamada, Marcio Seiji; Zschornack, Felipe; Wagner, Flavio Rech] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil.
   [Oyamada, Marcio Seiji] Univ Estadual Oeste Parana, Colegiado Informat, Cascavel, PR, Brazil.
C3 Universidade Federal do Rio Grande do Sul; Universidade Estadual do
   Oeste do Parana
RP Oyamada, MS (corresponding author), Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil.
EM marcio@inf.ufrgs.br; fzschornack@inf.ufrgs.br; flavio@inf.ufrgs.br
RI Oyamada, Marcio/AAR-5789-2021; Wagner, Flavio Rech/Z-2433-2019
OI Wagner, Flavio Rech/0000-0003-2199-2785
CR BAMMI JR, 2000, CODES 00 P 8 INT WOR, P82
   Beck ACS, 2003, 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, P349, DOI 10.1109/SBCCI.2003.1232852
   Bjuréus P, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P45, DOI 10.1109/ISSS.2001.957911
   Bontempi G, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P971, DOI 10.1109/DATE.2002.998417
   Cai L, 2004, DES AUT CON, P281, DOI 10.1145/996566.996651
   DEVICES A, VISUALDSP 3 5 16 BIT
   ENGBLOM J, 2001, RTTOOLS 2001 WORKSH
   Freeman J., 1992, NEURAL NETWORKS ALGO
   Giusto P, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P580, DOI 10.1109/DATE.2001.915082
   HERGENHAN A, 2000, DATE 00, P552
   IPEK E, 2006, ASPLOS 2006, P195
   Ito SA, 2001, IEEE DES TEST COMPUT, V18, P100, DOI 10.1109/54.953277
   Kempf T, 2006, DES AUT TEST EUROPE, P466
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   LAJOLO M, 1999, CODES 99, P85
   Li XF, 2003, DES AUT CON, P466, DOI 10.1109/DAC.2003.1219046
   Li Y.-T. S., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P257, DOI 10.1145/315773.315778
   LI YTS, 1995, DES AUT CON, P456
   MOSER E, 1999, DATE 1999
   OYAMADA M, 2000, SBCCI 2004, P175
   STAPPERT F, WCET BENCHMARKS
   Wolf F, 2000, PROC INT SYMP SYST, P130, DOI 10.1109/ISSS.2000.874039
NR 22
TC 15
Z9 16
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 224
EP 240
DI 10.1016/j.sysarc.2007.06.005
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400015
DA 2024-07-18
ER

PT J
AU Vassiliadis, S
   Sourdis, I
AF Vassiliadis, Stamatis
   Sourdis, Ioannis
TI FLUX interconnection networks on demand
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Computer Systems - Architectures,
   Modeling and Simulation
CY JUL 16-19, 2007
CL Samos, GREECE
SP IEEE Circuits & Syst Soc, IEEE Germany Chap Solid State Circuits Soc, IEEE
DE interconnection networks; multiprocessor parallel systems
ID TREES
AB In this paper, we introduce the FLUX interconnection networks, a scheme where the interconnections of a parallel system are established on demand before or during program execution. We present a programming paradigm which can be utilized to make the proposed solution feasible. We perform several experiments to show the viability of our approach and the potential performance gain of using the most suitable network configuration for a given parallel program. We experiment on several case studies, evaluate different algorithms, developed for meshes or trees, and map them on "grid"-like or reconfigurable physical interconnection networks. Our results clearly show that, based on the underlying network, different mappings are suitable for different algorithms. Even for a single algorithm different mappings are more appropriate, when the processing data size, the number of utilized nodes or the hardware cost of the processing elements changes. The implication of the above is that changing interconnection topologies/mappings (dynamically) on demand depending on the program needs can be beneficial. (C) 2007 Elsevier B.V. All rights reserved.
C1 Delft Univ Technol, NL-2600 AA Delft, Netherlands.
C3 Delft University of Technology
RP Sourdis, I (corresponding author), Delft Univ Technol, NL-2600 AA Delft, Netherlands.
EM stamatis@ce.et.tudelft.nl; sourdis@ce.et.tudelft.nl
CR [Anonymous], COMP SUPPL
   DELGADOFRIAS JG, 1994, J MEXICAN SOC INSTRU, V3, P33
   Lee SK, 1996, IEEE T PARALL DISTR, V7, P493, DOI 10.1109/71.503774
   LEISERSON CE, 1985, IEEE T COMPUT, V34, P892, DOI 10.1109/TC.1985.6312192
   THOMPSON CD, 1977, COMMUN ACM, V20, P263, DOI 10.1145/359461.359481
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 11
TC 5
Z9 5
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2007
VL 53
IS 10
SI SI
BP 777
EP 793
DI 10.1016/j.sysarc.2007.01.006
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 198DT
UT WOS:000248607900009
DA 2024-07-18
ER

PT J
AU Kapela, R
   Rybarczyk, A
AF Kapela, Rafal
   Rybarczyk, Andrzej
TI Real-time shape description system based on MPEG-7 descriptors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE shape recognition; dedicated hardware systems; real-time systems;
   MPEG-7; CSD; RSD
AB The paper presents a real-time shape description system based on MPEG-7 standard descriptors. The proposed system architecture is used for description in real-time image object's shape basing on features such as contour and occupied region. The proposed hardware architecture splits the computational burden into several processes where calculations of mentioned object's features are made simultaneously in order to improve system's speed. A novel approximation method for estimation of peak's height in the curvature scale space (CSS) representation of the shape as well as the artificial neural network (ANN) used in system development process for generalization of the data samples received from the approximation module. These methods make hardware realizations of main computational-consuming modules of the system more time efficient. (c) 2007 Elsevier B.V. All rights reserved.
C1 Poznan Univ Tech, Fac Comp Sci & Management, PL-60965 Poznan, Poland.
C3 Poznan University of Technology
RP Kapela, R (corresponding author), Poznan Univ Tech, Fac Comp Sci & Management, Piotrowo 3A St, PL-60965 Poznan, Poland.
EM Rafal.Kapela@put.poznan.pl; Andrzej.Rybarczyk@put.poznan.pl
RI Kapela, Rafal/M-8202-2014; Rybarczyk, Andrzej/M-1041-2014
OI Kapela, Rafal/0000-0002-0624-7608; 
CR Bebis G, 1999, PATTERN RECOGN, V32, P1175, DOI 10.1016/S0031-3203(98)00159-9
   Celoxica Ltd, 2001, RC1000 HARDW REF MAN
   Chang SF, 2001, IEEE T CIRC SYST VID, V11, P688, DOI 10.1109/76.927421
   Chien SY, 2006, J VLSI SIG PROC SYST, V42, P241, DOI 10.1007/s11265-006-4185-1
   DAVID AV, 1998, NEUROCOMPUTING, V20, P111
   Ebrahimi T, 2001, 2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, P600, DOI 10.1109/ICIP.2001.958190
   FISHER WA, 1991, IEEE T NEURAL NETWOR, V2, P222, DOI 10.1109/72.80332
   FRANTI P, 1995, J VIS COMMUN IMAGE R, V6, P366, DOI 10.1006/jvci.1995.1030
   Galindo Hemdndez M., 1999, Proceedings of the Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications (Cat. No.99EX303), P126, DOI 10.1109/MMICA.1999.833615
   GONZAKEZ RC, 2002, DIGITAL IMAGE PROCES
   GUCCIONE SA, 1993, ABINGDON EE CS BOOKS
   *ISO IEC, 2001, MULT CONT DESCR IN 3, P44
   Kapela R, 2006, PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, P396
   Kim HK, 2000, SIGNAL PROCESS-IMAGE, V16, P87, DOI 10.1016/S0923-5965(00)00018-7
   Koenen R, 2000, SIGNAL PROCESS-IMAGE, V16, P5, DOI 10.1016/S0923-5965(00)00014-X
   MANJUNATH BS, 2002, INTRO MPEG7
   MOKHTARIAN F, 1992, IEEE T PATTERN ANAL, V14, P789, DOI 10.1109/34.149591
   Rybarczyk A, 2002, ROMOCO'02: PROCEEDINGS OF THE THIRD INTERNATIONAL WORKSHOP ON ROBOT MOTION AND CONTROL, P123, DOI 10.1109/ROMOCO.2002.1177096
   RYBARCZYK A, 2003, J FDN COMPUT DECISIO, V28, P35
   SAVAKIS A, 2004, P MIX DES INT CIRC S, V1, P199
   SAVAKIS A, 2003, P MIX DES INT CIRC S, V1, P625
   Syeda-Mahmood T, 2000, SIGNAL PROCESS-IMAGE, V16, P15, DOI 10.1016/S0923-5965(00)00015-1
   *XIL PROD SPEC, 2004, SYNCHR FIFO 5 0
   *XIL PROD SPEC, 2005, DUAL PORT BLOCK MEM
NR 24
TC 8
Z9 8
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2007
VL 53
IS 9
BP 602
EP 618
DI 10.1016/j.sysarc.2006.12.004
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 183PQ
UT WOS:000247585100005
DA 2024-07-18
ER

PT J
AU Wang, DJ
AF Wang, Dajin
TI A heuristic fault-tolerant routing algorithm in mesh using
   rectilinear-monotone polygonal fault blocks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE adaptive routing; fault block model; fault tolerance; interconnection
   network; mesh
AB A new, rectilinear-monotone polygonally shaped fault block model, called Minimal-Connected-Component (MCC), was proposed in [D. Wang, A rectilinear-monotone polygonal fault block model for fault-tolerant minimal routing in mesh, IEEE Trans. Comput. 52 (3) (2003) 310-320] for minimal adaptive routing in mesh-connected multiprocessor systems. This model refines the widely used rectangular model by including fewer non-faulty nodes in fault blocks. The positions of source/destination nodes relative to faulty nodes are taken into consideration when constructing fault blocks. Adaptive routing algorithm was given in Wang (2003), that constructs a minimal "Manhattan" route avoiding all fault blocks, should such routes exist. However, if there are no minimal routes, we still need to find a route, preferably as short as possible. In this paper, we propose a heuristic algorithm that takes a greedy approach, and can compute a nearly shortest route without much overhead. The significance of this algorithm lies in the fact that routing is a frequently performed task, and messages need to get to their destinations as soon as possible. Therefore one would prefer to have a fast answer about which route to take (and then take it), rather than spend too much time working out an absolutely shortest route. (c) 2007 Elsevier B.V. All rights reserved.
C1 Montclair State Univ, Dept Comp Sci, Montclair, NJ 07043 USA.
C3 Montclair State University
RP Wang, DJ (corresponding author), Montclair State Univ, Dept Comp Sci, Montclair, NJ 07043 USA.
EM wang@pegasus.montclair.edu
CR BOPPANA RV, 1995, IEEE T COMPUT, V44, P848, DOI 10.1109/12.392844
   Boura Y. M., 1995, Proceedings of the 1995 International Conference on Parallel Processing, pI/106
   CHEN Z, 2003, P 20 INT C ADV INF N, P825
   Chien A.A., 1992, P 19 ANN INT S COMPU, P268
   Chiu GM, 1996, IEEE T COMPUT, V45, P143, DOI 10.1109/12.485379
   Dally W.J., 1989, Actors: Knowledge-Based Concurrent Computing
   Gaughan PT, 1996, IEEE T COMPUT, V45, P651, DOI 10.1109/12.506422
   Glass CJ, 1996, IEEE T PARALL DISTR, V7, P620
   Gu HX, 2005, LECT NOTES COMPUT SC, V3740, P520
   Lee S, 2002, LECT NOTES COMPUT SC, V2402, P39
   LEE TC, 1992, IEEE T COMPUT, V41, P1242, DOI 10.1109/12.166602
   LIANG AC, 1994, J PARALLEL DISTR COM, V23, P418, DOI 10.1006/jpdc.1994.1151
   Libeskind-Hadas R., 1995, Proceedings. First IEEE Symposium on High-Performance Computer Architecture, P102, DOI 10.1109/HPCA.1995.386551
   LILLEVIK SL, 1996, P 6 DISTR MEM COMP C, P671
   Rajesh RS, 2004, CIC '04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMMUNICATIONS IN COMPUTING, P21
   SEITZ CL, 1998, P 3 C HYP CONC COMP, pI33
   Su CC, 1996, IEEE T COMPUT, V45, P666, DOI 10.1109/12.506423
   Suh Y. J., 1995, P 1995 INT C PAR PRO, pI101
   Wang DJ, 2003, IEEE T COMPUT, V52, P310, DOI 10.1109/TC.2003.1183946
   Wu J, 1997, IEEE T COMPUT, V46, P241, DOI 10.1109/12.565613
   Wu J, 2000, IEEE T PARALL DISTR, V11, P149, DOI 10.1109/71.841751
NR 21
TC 5
Z9 6
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2007
VL 53
IS 9
BP 619
EP 628
DI 10.1016/j.sysarc.2006.12.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 183PQ
UT WOS:000247585100006
DA 2024-07-18
ER

PT J
AU Akkas, A
   Schulte, MJ
AF Akkas, Ahmet
   Schulte, Michael J.
TI Dual-mode floating-point multiplier architectures with parallel
   operations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE quadruple precision; double precision; single precision; multiplier;
   floating-point; computer arithmetic; rounding; normalization
ID ALGORITHMS; UNIT
AB Although most modern processors have hardware support for double precision or double-extended precision floating-point multiplication, this support is inadequate for many scientific computations. This paper presents the architecture of a quadruple precision floating-point multiplier that also supports two parallel double precision multiplications. Since hardware support for quadruple precision arithmetic is expensive, a new technique is presented that requires much less hardware than a fully parallel quadruple precision multiplier. With this architecture, quadruple precision multiplication has a latency of three cycles and two parallel double precision multiplications have latencies of only two cycles. The multiplier is pipelined so that two double precision multiplications can begin every cycle or a quadruple precision multiplication can begin every other cycle. The technique used for the dual-mode quadruple precision multiplier is also applied to the design of a dual-mode double precision floating-point multiplier that performs a double precision multiplication or two single precision multiplications in parallel. Synthesis results show that the dual-mode double precision multiplier requires 43% less area than a conventional double precision multiplier. The correctness of all the multipliers presented in this paper is tested and verified through extensive simulation. (c) 2006 Elsevier B.V. All rights reserved.
C1 Koc Univ, Dept Comp Engn, TR-34450 Istanbul, Turkey.
   Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 Koc University; University of Wisconsin System; University of Wisconsin
   Madison
RP Akkas, A (corresponding author), Koc Univ, Dept Comp Engn, TR-34450 Istanbul, Turkey.
EM ahakkas@ku.edu.tr; schulte@engr.wisc.edu
CR Akkas A, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P76, DOI 10.1109/DSD.2003.1231903
   AKKAS A, 2001, THESIS LEHIGH U
   [Anonymous], 1985, 7541985 ANSIIEEE
   BEUCHAT JL, 2002, P 12 INT C FIELD PRO, P512
   BICKERSTAFF KC, 1995, J VLSI SIGNAL PROC, V9, P181, DOI 10.1007/BF02407084
   Bohlender G., 1990, Computer Arithmetic and Self-Validating Numerical Methods, P1
   Bossen DC, 2002, IEEE MICRO, V22, P16, DOI 10.1109/MM.2002.997876
   BURGER D., 1997, TR1342 U WISC
   Even G, 1997, SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, P282, DOI 10.1109/ICISS.1997.630271
   Even G, 2000, IEEE T COMPUT, V49, P638, DOI 10.1109/12.863033
   He Y, 2001, J SUPERCOMPUT, V18, P259, DOI 10.1023/A:1008153532043
   Hida Y, 2001, P S COMP ARITHM, P155, DOI 10.1109/ARITH.2001.930115
   *IEEE, 2005, DRAFT IEEE STAND FLO
   McNairy C, 2003, IEEE MICRO, V23, P44, DOI 10.1109/MM.2003.1196114
   Naini A, 2001, P S COMP ARITHM, P173, DOI 10.1109/ARITH.2001.930117
   Santoro M. R., 1989, Proceedings of 9th Symposium on Computer Arithmetic (Cat. No.89CH2757-3), P176, DOI 10.1109/ARITH.1989.72824
   Schwarz EM, 1999, P S COMP ARITHM, P258, DOI 10.1109/ARITH.1999.762852
   SEIDEL PM, 1999, THESIS U SAARLAND
   Stine JE, 1998, PR GR LAK SYMP VLSI, P208, DOI 10.1109/GLSV.1998.665227
   Suzuoki M, 1999, IEEE J SOLID-ST CIRC, V34, P1608, DOI 10.1109/4.799870
   Tyler J, 1999, IEEE IPCCC, P437, DOI 10.1109/PCCC.1999.749469
NR 21
TC 21
Z9 27
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2006
VL 52
IS 10
BP 549
EP 562
DI 10.1016/j.sysarc.2006.03.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 091IZ
UT WOS:000241021900002
DA 2024-07-18
ER

PT J
AU Sbeyti, H
   Niar, S
   Eeckhout, L
AF Sbeyti, H
   Niar, S
   Eeckhout, L
TI Pattern-driven prefetching for multimedia applications on embedded
   processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE embedded processors; MPEG; multimedia applications; prefetching
ID CACHE
AB Multimedia applications in general and video processing, such as the MPEG4 Visual stream decoders, in particular are increasingly popular and important workloads for future embedded systems. Due to the high computational requirements, the need for low power, high performance embedded processors for multimedia applications is growing very fast. This paper proposes a new data prefetch mechanism called pattern-driven prefetching. PDP inspects the sequence of data cache misses and detects recurring patterns within that sequence. The patterns that are observed are based on the notions of the inter-miss stride (memory address stride between two misses) and the inter-miss interval (number of cycles between two misses). According to the patterns being detected, PDP initiates prefetch actions to anticipate future accesses and hide memory access latencies. PDP includes a simple yet effective stop criterion to avoid cache pollution and to reduce the number of additional memory accesses. The additional hardware needed for PDP is very limited making it an effective prefetch mechanism for embedded systems. In our experimental setup, we use cycle-level power/performance simulations of the MPEG4 Visual stream decoders from the MoMuSys reference software with various video streams. Our results show that PDP increases performance by as much as 45%, 24% and 10% for 2KB, 4KB and 8KB data caches, respectively, while the increase in external memory accesses remains under 0.6%. In conjunction with these performance increases, system-level (on-chip plus off-chip) energy reductions of 20%, 11.5% and 8% are obtained for 2KB, 4KB and 8KB data caches, respectively. In addition, we report significant speedups (up to 160%) for various other multimedia applications. Finally, we also show that PDP outperforms stream buffers. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Ghent, ELIS, B-9000 Ghent, Belgium.
   Univ Valenciennes, LAMIH, ROI, F-59313 Valenciennes 9, France.
C3 Ghent University; Centre National de la Recherche Scientifique (CNRS);
   Universite Polytechnique Hauts-de-France
RP Eeckhout, L (corresponding author), Univ Ghent, ELIS, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM hassan.steyti@univ-valenciennes.fr
CR [Anonymous], P 36 ACM IEEE C DES
   [Anonymous], P INT S MICR MICRO
   BURGER C, 1997, HLTH CARE INFORMATIO, V2, P13
   CALLAHAN D, 1991, P ASPLOS, V4, P40
   *INT CORP, INT XSCAL MICR TECHN
   *ISO IEC, 2001, 144962 ISO IEC
   *ISO IEC, 2001, 144965 ISO IEC
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   MCKEE S, 2003, P 2003 IEEE INT S PE
   Palacharla S., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P24, DOI 10.1109/ISCA.1994.288164
   Reungsang P, 2001, PR IEEE COMP DESIGN, P530, DOI 10.1109/ICCD.2001.955085
   SBEYTI H, 2004, P 2004 DES AUT TEST, V1, P1350
   TANG W, 2001, 3 WORKSH MED STREAM
   Zucker DF, 2000, IEEE T CIRC SYST VID, V10, P782, DOI 10.1109/76.856455
   [No title captured]
NR 15
TC 2
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2006
VL 52
IS 4
BP 199
EP 212
DI 10.1016/j.sysarc.2005.05.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 032PA
UT WOS:000236785400001
DA 2024-07-18
ER

PT J
AU Giersch, A
   Robert, Y
   Vivien, F
AF Giersch, A
   Robert, Y
   Vivien, F
TI Scheduling tasks sharing files on heterogeneous master-slave platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 12th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 11-13, 2004
CL Coruna, SPAIN
DE scheduling; heterogeneous clusters; independent tasks; file-sharing;
   heuristics
ID INDEPENDENT TASKS
AB This paper is devoted to scheduling a large collection of independent tasks onto heterogeneous clusters. The tasks depend upon (input) files which initially reside on a master processor. A given file may well be shared by several tasks. The role of the master is to distribute the files to the processors, so that they can execute the tasks. The objective for the master is to select which file to send to which slave, and in which order, so as to minimize the total execution time. The contribution of this paper is twofold. On the theoretical side, we establish complexity results that assess the difficulty of the problem. On the practical side, we design several new heuristics, which are shown to perform as efficiently as the best heuristics in [H. Casanova, A. Legrand, D. Zagorodnov, F. Berman, Heuristics for scheduling parameter sweep applications in Grid environments, in: Ninth Heterogeneous Computing Workshop, IEEE Computer Society Press, Silver Spring, MD, 2000, pp. 349-363; H. Casanova, A. Lcgrand, D. Zagorodnov, F. Berman, Using simulation to evaluate scheduling heuristics for a class of applications in Grid environments, Research Report RR-1999-46, LIP, ENS Lyon, France, 1999] although their cost is an order of magnitude lower. (c) 2005 Elsevier B.V. All rights reserved.
C1 ULP, CNRS, UMR 7005, SIIT,ICPS, F-67412 Illkirch Graffenstaden, France.
   Ecole Normale Super Lyon, UCBL, INRIA, CNRS,UMR 5668,LIP, F-69364 Lyon 07, France.
C3 Universites de Strasbourg Etablissements Associes; Universite de
   Strasbourg; Centre National de la Recherche Scientifique (CNRS); Ecole
   Normale Superieure de Lyon (ENS de LYON); Universite Claude Bernard Lyon
   1; Centre National de la Recherche Scientifique (CNRS); Inria
RP ULP, CNRS, UMR 7005, SIIT,ICPS, Parc Innovat,Bd Sebastien Brant,BP 10413, F-67412 Illkirch Graffenstaden, France.
EM arnaud.giersch@icps.u-strasbg.fr; yves.robert@ens-lyon.fr;
   frederic.vivien@ens-lyon.fr
OI Robert, Yves/0000-0003-2361-055X; Vivien, Frederic/0000-0002-0663-6152;
   Giersch, Arnaud/0000-0002-4443-1166
CR BEAUMONT O, 2002, ISCIS 17 17 INT S CO, P115
   Berman F, 1999, GRID: BLUEPRINT FOR A NEW COMPUTING INFRASTRUCTURE, P279
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Casanova H., 2000, Proceedings 9th Heterogeneous Computing Workshop (HCW 2000) (Cat. No.PR00556), P349, DOI 10.1109/HCW.2000.843757
   CASANOVA H, 1999, RR199946 LIP ENS
   Chretienne P., 1995, SCHEDULING THEORY IT
   Garey M.R., 1979, COMPUTERS INTRACTABI
   GIERSCH A, 2004, EURO PAR 04 PARALLEL, P148
   GIERSCH A, 2003, RR200328 LIP ENS
   Johnson S. M., 1954, NAVAL RES LOGIST Q, V1, P61, DOI [10.1002/nav.3800010110, DOI 10.1002/NAV.3800010110]
   Macambira EM, 2000, EUR J OPER RES, V123, P346, DOI 10.1016/S0377-2217(99)00262-3
   Maheswaran M, 1999, PROC HETER COMP WORK, P30, DOI 10.1109/HCW.1999.765094
   Shirazi B.A., 1995, Scheduling and Load Balancing in Parallel and Distributed Systems
NR 13
TC 17
Z9 18
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2006
VL 52
IS 2
BP 88
EP 104
DI 10.1016/j.sysarc.2004.10.008
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 011IL
UT WOS:000235261700003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zeng, ZH
   Talupuru, KR
   Clesielski, M
AF Zeng, ZH
   Talupuru, KR
   Clesielski, M
TI Functional test generation based on word-level SAT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID ALGORITHMS; VERIFICATION
AB Functional test generation coupled with symbolic simulation offers a good compromise between formal verification and numerical simulation for design validation. The generation of functional test vectors guided by miscellaneous coverage metrics can be posed as a satisfiability problem (SAT). While a number of efficient Boolean SAT engines have been developed for gate level designs, they are not directly applicable to behavioral and RTL designs containing significant arithmetic components. This paper presents two approaches that enhance the capability of functional test generation by preserving arithmetic operators in the design. They are based on word-level SAT techniques: (1) LPSAT, based on integer linear programming, and (2) CLP-SAT, based on constraint logic programming. The proposed SAT solvers allow to efficiently handle the designs with mixed word-level arithmetic operators and bit-level logic gates. The experimental results are quite encouraging compared to traditional CNF-based and BDD-based SAT solvers. The paper also suggests a method to build an integrated SAT solving framework where different SAT solvers work together to provide a more complete solution to functional test generation and other verification applications. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
C3 University of Massachusetts System; University of Massachusetts Amherst
RP Clesielski, M (corresponding author), Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
EM zzeng@avery-design.com; kesava@logic-mill.com; ciesiel@ecs.umass.edu
CR Alizadeh B, 2004, FOURTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P26
   Alizadeh B, 2003, 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P69, DOI 10.1109/ISQED.2003.1194711
   ALOUL F, 2001, P INT C COMP AID DES
   Aloul FA, 2002, DES AUT CON, P737, DOI 10.1109/DAC.2002.1012720
   Aloul FA, 2002, DES AUT CON, P731, DOI 10.1109/DAC.2002.1012719
   BAYARDO R, 1997, P 14 NAT C AI JUL, P202
   Bertacco V., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P391, DOI 10.1109/DAC.1999.781347
   Brayton R., 1996, PROC INT C COMPUTER, P428
   Brayton RK, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P196, DOI 10.1109/ICVD.1999.745148
   BRINKMANN R, 2002, P VER LARG SCAL INT
   Bryant R. E., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P517, DOI 10.1109/DAC.1990.114910
   Bryant R. E., 1995, DES AUT C
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Burch J. R., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P46, DOI 10.1109/DAC.1990.114827
   CHANDRA AK, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P245, DOI 10.1109/ICCD.1992.276260
   Chen YA, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P2, DOI 10.1109/ICCAD.1997.643251
   CHENG KT, 1996, ACM T DES AUTOMAT EL, P57
   Ciesielski MJ, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P285, DOI 10.1109/DATE.2002.998286
   CLARKE E, 2000, MODEL CHECING
   DARRINGER JA, 1978, COMPUTER, V11, P51, DOI 10.1109/C-M.1978.218139
   DAVIS M, 1960, J ACM, V7, P201, DOI 10.1145/321033.321034
   DAVIS M, 1962, COMMUN ACM, V5, P394, DOI 10.1145/368273.368557
   Drechsler R, 1997, IEEE DES TEST COMPUT, V14, P51, DOI 10.1109/54.587742
   Fallah F, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P528, DOI 10.1109/DAC.1998.724528
   FALLAH F, 1999, THESIS MIT
   FREEMAN JW, 1995, THESIS U PENN
   Ganai M. K., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P385, DOI 10.1109/DAC.1999.781346
   Ganai MK, 2002, DES AUT CON, P747, DOI 10.1109/DAC.2002.1012722
   GOURAUD H, 1971, IEEE T COMPUT, VC 20, P623, DOI 10.1109/T-C.1971.223313
   GUPTA A, 2001, INT C COMP AID DES I
   Hassoun S., 2002, Logic synthesis and verification
   Ho PH, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P120, DOI 10.1109/ICCAD.2000.896461
   Huang CY, 2001, IEEE T COMPUT AID D, V20, P381, DOI 10.1109/43.913756
   *ILOG INC, SOLV REF MAN
   JEONG S, 1992, ICCAD
   KALLA P, 2000, P DES AUT TEST EUR D
   KOBL A, 2001, P DAC, P47
   KUMAR V, 1992, AI MAG, V13, P32
   KUNZ W, 1994, IEEE T COMPUT AID D, V13, P1143, DOI 10.1109/43.310903
   Lee R, 2001, DES AUT CON, P822, DOI 10.1109/DAC.2001.935619
   LUSTIG IJ, 2000, PROGRAM PROGRAM CONT
   Marques-Silva JP, 1999, IEEE T COMPUT, V48, P506, DOI 10.1109/12.769433
   Mishchenko A, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P557, DOI 10.1109/ICCAD.2002.1167587
   Moskewicz MW, 2001, DES AUT CON, P530, DOI 10.1109/DAC.2001.935565
   RAMANATHAN A, 2001, COMMUNICATION
   SENTOVICH E, 1992, M9241 UCB ERL
   Silva JPM, 1996, IEEE IC CAD, P220, DOI 10.1109/ICCAD.1996.569607
   Silva LGE, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P526, DOI 10.1109/DATE.1999.761177
   TALUPURU K, 2004, THESIS U MASSACHUSET
   VEMURI R, 1995, IEEE T VLSI SYST, V3, P201, DOI 10.1109/92.386221
   Villa T, 1997, IEEE T COMPUT AID D, V16, P677, DOI 10.1109/43.644030
   Wilson C, 2000, DES AUT CON, P124, DOI 10.1145/337292.337336
   YUAN Y, P ICCAD 1999, P584
   ZENG Z, 2003, THESIS U MASSACHUSET
   Zeng ZH, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P398, DOI 10.1109/DATE.2001.915055
   Zhang H., 1997, P INT C AUTOMATED DE, P272
   ZHANG L, 2002, INT C COMP AID DES I
   ZHANG L, 2003, P DES AUT TEST EUR D
   ZHANG L, 2002, P 8 INT C PRINC PRAC
   ZHANG L, 2002, P 14 C COMP AID VER
   [No title captured]
   1999, CPLEX REFERENCE MANA
NR 62
TC 7
Z9 9
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2005
VL 51
IS 8
BP 488
EP 511
DI 10.1016/j.sysarc.2004.10.006
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 951TA
UT WOS:000230952700003
DA 2024-07-18
ER

PT J
AU Grahn, H
   Stenström, P
AF Grahn, H
   Stenström, P
TI A comparative evaluation of hardware-only and software-only directory
   protocols in shared-memory multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE shared-memory multiprocessors; cache coherence; hardware-only directory
   protocols; software-only directory protocols; performance evaluation
AB The hardware complexity of hardware-only directory protocols in shared-memory multiprocessors has motivated many researchers to emulate directory management by software handlers executed on the compute processors, called software-only directory protocols.
   In this paper, we evaluate the performance and design trade-offs between these two approaches in the same architectural simulation framework driven by eight applications from the SPLASH-2 suite. Our evaluation reveals some common case operations that can be supported by simple hardware mechanisms and can make the performance of software-only directory protocols competitive with that of hardware-only protocols. These mechanisms aim at either reducing the software handler latency or hiding it by overlapping it with the message latencies associated with internode memory transactions. Further, we evaluate the effects of cache block sizes between 16 and 256 bytes as well as two different page placement policies. Overall, we find that a software-only directory protocol enhanced with these mechanisms can reach between 63% and 97% of the baseline hardware-only protocol performance at a lower design complexity. (C) 2003 Elsevier B.V. All rights reserved.
C1 Blekinge Inst Technol, Dept Software Engn & Comp Sci, SE-37225 Ronneby, Sweden.
   Chalmers, Dept Comp Engn, SE-41296 Gothenburg, Sweden.
C3 Blekinge Institute Technology; Chalmers University of Technology
RP Grahn, H (corresponding author), Blekinge Inst Technol, Dept Software Engn & Comp Sci, POB 520, SE-37225 Ronneby, Sweden.
EM hakan.grahn@bth.se; pers@ce.chalmers.se
RI Grahn, Håkan/G-9720-2011
OI Grahn, Håkan/0000-0001-9947-1088
CR AGARWAL A, 1993, IEEE MICRO, V13, P48, DOI 10.1109/40.216748
   AGARWAL A, 1995, ACM COMP AR, P2, DOI 10.1109/ISCA.1995.524544
   ANG BS, 1998, P SUP 98 NOV
   BRORSSON M, 1993, PROC ANNU SIMUL SYMP, P41
   CENSIER LM, 1978, IEEE T COMPUT, V27, P1112
   Chaiken D., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P314, DOI 10.1109/ISCA.1994.288139
   CHAIKEN D, 1991, P 4 INT C ARCH SUPP, P224
   CHIOU D, 1995, LECT NOTES COMPUTER, V966, P101
   DIEFENDORFF K, 1999, MICROPROCESSOR REPOR, V13, P5
   DUBOIS M, 1995, J PARALLEL DISTR COM, V29, P108, DOI 10.1006/jpdc.1995.1112
   Gharachorloo K., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P15, DOI 10.1109/ISCA.1990.134503
   GRAHN H, 1995, ACM COMP AR, P38, DOI 10.1109/ISCA.1995.524547
   Grahn H, 2000, J PARALLEL DISTR COM, V60, P807, DOI 10.1006/jpdc.1999.1606
   Heinlein J., 1994, P 6 INT C ARCH SUPP, P38
   HEINRICH M, 1994, P 6 INT C ARCH SUPP, P274
   HENRY DS, 1992, P 5 INT C ARCH SUPP, P111
   HILL MD, 1993, ACM T COMPUT SYST, V11, P300, DOI 10.1145/161541.161544
   Karlsson M, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P4, DOI 10.1109/HPCA.1996.501169
   KUBIATOWICZ J, 1993, P INT C SUP, P195
   KUBIATOWICZ J, 1992, P 5 INT C ARCH SUPP, P274
   Laudon J., 1997, P 24 INT S COMP ARCH, P241, DOI DOI 10.1145/384286.264206
   LENOSKI D, 1993, IEEE T PARALL DISTR, V4, P41, DOI 10.1109/71.205652
   Marr D.T., 2002, INTEL TECHNOL J, V6, P1
   MOGA A, 1997, P 26 INT C PAR PROC
   PISCITELLO J, 1993, THESIS MIT
   QIN X, 1998, P SUP 98 NOV
   RADOVIC Z, 2001, P SUP 2001 NOV
   Reinhardt S. K., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P325, DOI 10.1109/ISCA.1994.288138
   REINHARDT SK, 1996, P 23 INT S COMP ARCH
   SCALES DJ, 1996, P 7 INT C ARCH SUPP, P174
   SCHOINAS I, 1994, P 6 INT C ARCH SUPP, P297
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   VONEICKEN T, 1992, P 19 INT S COMP ARCH, P256
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   WOOD D, 1993, P INT S COMP ARCH MA, P156
   [No title captured]
NR 36
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2004
VL 50
IS 9
BP 537
EP 561
DI 10.1016/j.sysarc.2003.08.014
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 846CX
UT WOS:000223293700002
DA 2024-07-18
ER

PT J
AU Benitez, D
AF Benitez, D
TI Performance of reconfigurable architectures for image-processing
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE configurable computing; performance evaluation; FPGA; computer
   architecture
ID MULTIMEDIA; CHALLENGES; SYSTEMS
AB Reconfigurable architectures combine a programmable-visible interface and the high-level aspects of a computer's design. The goal of this work is to explore the architectural behaviour of remote reconfigurable systems that are part of general-purpose computers. Our approach analyses various issues arising from the connection of processors with FPGA-based microarchitecture to an existing commodity microprocessor via a standard bus. The quantitative evaluation considers image-processing applications and shows that the maximum performance depends on the amount of data processed by the reconfigurable hardware. Taking images with 256 x 256 pixels, a moderate FPGA capacity of IE+5 logic blocks provides two orders of magnitude of performance improvement over a Pentium. III processor for most of our benchmarks. However, the performance benefits exhibited by reconfigurable architectures may be deeply influenced by some design parameters. This paper studies the impact of hardware capacity, reconfiguration time, memory organisation, and bus bandwidth on the performance achieved by FPGA-based systems. Those image-processing benchmarks that can exhibit high-performance improvement would require about 150 memory banks of 256 bytes each and a bus bandwidth as high as 30 GB/s. This quantitative approach can be applied to the design of high-performance reconfigurable coprocessors for multimedia applications. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Las Palmas GC, Edificio Informat & Matemat, Las Palmas Gran Canaria 35017, Spain.
C3 Universidad de Las Palmas de Gran Canaria
RP Benitez, D (corresponding author), Univ Las Palmas GC, Edificio Informat & Matemat, Campus Tafira, Las Palmas Gran Canaria 35017, Spain.
EM dbenitez@dis.ulpgc.es
RI Benitez, Domingo/D-1949-2009
OI Benitez, Domingo/0000-0003-2952-2972
CR BENITEZ D, 1999, LECT NOTES COMPUTER, V1542, P348
   BenitezDiaz D, 1997, J SYST ARCHITECT, V42, P709, DOI 10.1016/S1383-7621(96)00072-0
   Bolsens I, 2002, LECT NOTES COMPUT SC, V2438, P391
   Buell D.A., 1996, SPLASH2
   Callahan TJ, 2000, COMPUTER, V33, P62, DOI 10.1109/2.839323
   *CEL, 1998, RC1000 PP HARDW REF
   *CEL, 1998, HAND C LANG REF MAN
   Chou Y, 2000, INT SYMP MICROARCH, P147, DOI 10.1109/MICRO.2000.898066
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Conte TM, 1997, COMPUTER, V30, P33, DOI 10.1109/2.642799
   Diefendorff K, 1997, COMPUTER, V30, P43, DOI 10.1109/2.612247
   Gent G. J., 1994, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.94TH0611-4), P172, DOI 10.1109/FPGA.1994.315610
   Goldstein SC, 2000, COMPUTER, V33, P70, DOI 10.1109/2.839324
   Green P, 2002, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P299, DOI 10.1109/DSD.2002.1115382
   HARTENSTEIN R, 2001, INT S DIG SYST DES W
   HAUSER JR, 2000, THESIS U CALIFORNIA
   ISELI C, 1995, J SUPERCOMPUT, V9, P231, DOI 10.1007/BF01212870
   KOMAREK T, 1989, IEEE T CIRCUITS SYST, V36, P1301, DOI 10.1109/31.44346
   LAUFER R, 1999, P 7 ANN IEEE S FIELD, P200
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Miyamori T, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P2, DOI 10.1109/FPGA.1998.707876
   PITAS I, 1993, PARALLEL ALGORITHMS, P1
   PRATT W.K., 1991, DIGITAL IMAGE PROCES, V2
   RANGANATHAN P, 1999, ACM COMPUTER ARCHITE, V27, P124
   Ranganathan P., 2000, ACM SIGARCH COMPUTER, V28, P214, DOI DOI 10.1145/342001.339685
   Sima M, 2002, LECT NOTES COMPUT SC, V2438, P79
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Slingerland NathanT., 2001, P 15 INT C SUPERCOMP, P204, DOI [10.1145/377792.377833, DOI 10.1145/377792.377833]
   Tanigawa K, 2002, LECT NOTES COMPUT SC, V2438, P434
   TETRICK RS, 2001, INTEL TECHNOLOGY J
   Torkelsson K, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P2, DOI 10.1109/DSD.2001.952110
   Vassiliadis S., 2001, LNCS, V2147, P275
   Villasenor J, 1998, IEEE SIGNAL PROC MAG, V15, P67, DOI 10.1109/79.708541
   *XIL, 2000, XAPP241 XIL
   *XIL, 2002, VIRT 2 5 V FIELD PRO
   YE ZA, 2000, P ISCA 27 ACM SIGARC, V28, P225
NR 36
TC 11
Z9 11
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 193
EP 210
DI 10.1016/S1383-7621(03)00065-1
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 738MH
UT WOS:000186292100006
DA 2024-07-18
ER

PT J
AU Kim, J
   Gu, RH
   Shao, Z
AF Kim, Jieung
   Gu, Ronghui
   Shao, Zhong
TI SimplMM: A simplified and abstract multicore hardware model for large
   scale system software formal verification
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware architecture; Multicore hardware; System software; Operating
   system; Software formal verification; Formal semantics; Software
   correctness; Bug-free software; Concurrency; Sequential consistency;
   Shared memory concurrency; Linearizability
ID CONCURRENT; LOGIC; REFINEMENT; FRAMEWORK; STATE
AB This paper introduces SimplMM, a novel subsystem within the Certified Concurrent Abstraction Layers (CCAL) modular software verification framework, designed specifically for fine-grained concurrent software. SimplMM aims to provide a generic, practical, and realistic multicore machine model for verifying software within the CCAL framework.While formal multicore hardware semantics have seen extensive development, their integration with largescale software verification has received limited attention. To address this gap, we propose a novel approach: a toolkit comprising a generic sequentially consistent multicore semantics, contextual refinement templates, and libraries. These components establish crucial connections between the machine model and verified program modules (layers) using CCAL. We demonstrate the practicality of our framework by successfully integrating it with existing large-scale proofs, specifically for CertiKOS running on top of the x86 hardware architecture.This research significantly advances the field of accurate and efficient concurrent software verification and development tools for multicore systems. Our provision of a practical and formal multicore machine model, seamlessly integrated within the CCAL framework, equips developers with a powerful toolkit for large-scale concurrent software verification. The effectiveness of our approach, validated through successful integration with existing large-scale proofs such as CertiKOS, establishes a robust foundation for the design and verification of concurrent software in multicore systems.
C1 [Kim, Jieung] Inha Univ, 1411,HiTech Ctr,100,Inha ro, Incheon 22212, South Korea.
   [Gu, Ronghui] Columbia Univ, Mudd Bldg,500 W 120th St, New York, NY 10027 USA.
   [Shao, Zhong] Yale Univ, 51 Prospect St, New Haven, CT 06511 USA.
C3 Inha University; Columbia University; Yale University
RP Kim, J (corresponding author), Inha Univ, 1411,HiTech Ctr,100,Inha ro, Incheon 22212, South Korea.
EM jieungkim@inha.ac.kr; ronghui.gu@columbia.edu; zhong.shao@yale.edu
OI Kim, Jieung/0000-0001-7581-041X
FU National Science Foundation (NSF, USA) [1521523, 1715154]; DARPA, USA
   [FA8750-12-2-0293, FA8750-16-2-0274, FA8750-15-C-0082]; INHA UNIVERSITY
   Research Grant
FX This research is based on work supported in part by National Science
   Foundation (NSF, USA) grants 1521523 and 1715154 and DARPA, USA grants
   FA8750-12-2-0293, FA8750-16-2-0274, and FA8750-15-C-0082. The U.S.
   Government is authorized to reproduce and distribute reprints for
   Governmental purposes notwithstanding any copyright notation thereon.
   The views and conclusions contained herein are those of the authors and
   should not be interpreted as necessarily representing the official
   policies or endorsements, either expressed or implied, of DARPA or the
   U.S. Government. This work was also supported by INHA UNIVERSITY
   Research Grant.
CR [Anonymous], 1999, COQ PROOF ASSISTANT
   Appel AW, 2011, LECT NOTES COMPUT SC, V6602, P1, DOI 10.1007/978-3-642-19718-5_1
   Barnett M, 2006, LECT NOTES COMPUT SC, V4111, P364
   Beringer L, 2014, LECT NOTES COMPUT SC, V8410, P107
   Brookes S, 2004, LECT NOTES COMPUT SC, V3170, P16
   Chen H, 2016, ACM SIGPLAN NOTICES, V51, P431, DOI [10.1145/2908080.2908101, 10.1145/2980983.2908101]
   Chen HG, 2015, SOSP'15: PROCEEDINGS OF THE TWENTY-FIFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P18, DOI 10.1145/2815400.2815402
   Chlipala A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P234
   Dinsdale-Young T, 2013, ACM SIGPLAN NOTICES, V48, P287, DOI 10.1145/2480359.2429104
   Dinsdale-Young T, 2010, LECT NOTES COMPUT SC, V6183, P504, DOI 10.1007/978-3-642-14107-2_24
   Erata F, 2023, ACM J EMERG TECH COM, V19, DOI 10.1145/3564785
   Feng XY, 2007, LECT NOTES COMPUT SC, V4421, P173
   Feng XY, 2009, ACM SIGPLAN NOTICES, V44, P315, DOI 10.1145/1594834.1480922
   Feng XY, 2008, PLDI'08: PROCEEDINGS OF THE 2008 SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN & IMPLEMENTATION, P170, DOI 10.1145/1375581.1375603
   Gotsman A, 2013, LECT NOTES COMPUT SC, V7792, P249, DOI 10.1007/978-3-642-37036-6_15
   Gu R., CertiKOS artifact: SimplMM and CertiKOS linking
   Gu RH, 2018, PROCEEDINGS OF THE 39TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, PLDI 2018, P646, DOI 10.1145/3192366.3192381
   Gu RH, 2015, ACM SIGPLAN NOTICES, V50, P595, DOI [10.1145/2676726.2676975, 10.1145/2775051.2676975]
   Gu RH, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P653
   Hawblitzel C., 2014, 11 USENIX S OPERATIN
   Hawblitzel C, 2015, LECT NOTES COMPUT SC, V9207, P449, DOI 10.1007/978-3-319-21668-3_26
   Hawblitzel C, 2015, SOSP'15: PROCEEDINGS OF THE TWENTY-FIFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P1, DOI 10.1145/2815400.2815428
   HOARE CAR, 1969, COMMUN ACM, V12, P576, DOI 10.1145/363235.363259
   Jacobs B., 2011, PROC 38 ACM S PRINCI, P133
   Jung R, 2015, ACM SIGPLAN NOTICES, V50, P637, DOI [10.1145/2676726.2676980, 10.1145/2775051.2676980]
   Kang J, 2018, PROCEEDINGS OF THE 39TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, PLDI 2018, P631, DOI 10.1145/3192366.3192377
   Kang J, 2016, ACM SIGPLAN NOTICES, V51, P178, DOI 10.1145/2914770.2837642
   Kim J., 2017, Lecture Notes in Computer Science.
   Klein G, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2560537
   Klein G, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P207
   Koenig J, 2021, PROCEEDINGS OF THE 42ND ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '21), P1095, DOI 10.1145/3453483.3454097
   Leinenbach D, 2009, LECT NOTES COMPUT SC, V5850, P806, DOI 10.1007/978-3-642-05089-3_51
   Leroy X, 2006, ACM SIGPLAN NOTICES, V41, P42, DOI 10.1145/1111320.1111042
   Leroy X., 2005, Module smallstep, the CompCert verified compiler
   Leroy X., 2005, COMPCERT VERIFIED CO
   Leroy X., 2005, The CompCert C compiler
   Ley-Wild R, 2013, ACM SIGPLAN NOTICES, V48, P561, DOI 10.1145/2480359.2429134
   Liang HJ, 2014, IEEE S LOG, DOI 10.1145/2603088.2603123
   Liang HJ, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3158108
   Liang HJ, 2016, ACM SIGPLAN NOTICES, V51, P385, DOI 10.1145/2914770.2837635
   Liang HJ, 2012, POPL 12: PROCEEDINGS OF THE 39TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P455
   Lochbihler A, 2010, LECT NOTES COMPUT SC, V6012, P427, DOI 10.1007/978-3-642-11957-6_23
   LYNCH N, 1995, INFORM COMPUT, V121, P214, DOI 10.1006/inco.1995.1134
   Nanevski A, 2006, ACM SIGPLAN NOTICES, V41, P62, DOI 10.1145/1160074.1159812
   Nanevski A, 2014, LECT NOTES COMPUT SC, V8410, P290
   Nelson L, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P252, DOI 10.1145/3132747.3132748
   O'Hearn PW, 2004, LECT NOTES COMPUT SC, V3170, P49
   Pinto PD, 2016, LECT NOTES COMPUT SC, V9632, P176, DOI 10.1007/978-3-662-49498-1_8
   Pinto PD, 2014, LECT NOTES COMPUT SC, V8586, P207
   Ramananandro T, 2015, CPP'15: PROCEEDINGS OF THE 2015 ACM CONFERENCE ON CERTIFIED PROGRAMS AND PROOFS, P3, DOI 10.1145/2676724.2693167
   Reynolds JC, 2002, IEEE S LOG, P55, DOI 10.1109/LICS.2002.1029817
   Sergey I, 2015, LECT NOTES COMPUT SC, V9032, P333, DOI 10.1007/978-3-662-46669-8_14
   Sergey I, 2015, ACM SIGPLAN NOTICES, V50, P77, DOI [10.1145/2813885.2737964, 10.1145/2737924.2737964]
   Sevcik J, 2013, J ACM, V60, DOI 10.1145/2487241.2487248
   Sevcik J, 2011, ACM SIGPLAN NOTICES, V46, P43, DOI 10.1145/1925844.1926393
   Shih-Wei Li, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P1782, DOI 10.1109/SP40001.2021.00049
   Shin JY, 2019, PROCEEDINGS OF THE 2019 TENTH ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '19), P299, DOI 10.1145/3357223.3362739
   Song Y, 2023, P ACM PROGRAM LANG, V7, DOI 10.1145/3571232
   Song Y, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3371091
   Stewart G, 2015, ACM SIGPLAN NOTICES, V50, P275, DOI [10.1145/2676726.2676985, 10.1145/2775051.2676985]
   Turon A, 2013, ACM SIGPLAN NOTICES, V48, P377, DOI [10.1145/2500365.2500600, 10.1145/2544174.2500600]
   Turon A, 2013, ACM SIGPLAN NOTICES, V48, P343, DOI 10.1145/2480359.2429111
   Vafeiadis V, 2007, LECT NOTES COMPUT SC, V4703, P256
   Wilcox JR, 2015, ACM SIGPLAN NOTICES, V50, P357, DOI [10.1145/2737924.2737958, 10.1145/2813885.2737958]
   Woos D, 2016, PROCEEDINGS OF THE 5TH ACM SIGPLAN CONFERENCE ON CERTIFIED PROGRAMS AND PROOFS (CPP'16), P154, DOI 10.1145/2854065.2854081
   Xu FW, 2016, LECT NOTES COMPUT SC, V9780, P59, DOI 10.1007/978-3-319-41540-6_4
   Yang J, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P99, DOI 10.1145/1806596.1806610
   Zhao JZ, 2013, ACM SIGPLAN NOTICES, V48, P175, DOI 10.1145/2499370.2462164
NR 68
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2024
VL 147
AR 103049
DI 10.1016/j.sysarc.2023.103049
EA DEC 2023
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ED8S4
UT WOS:001137077700001
DA 2024-07-18
ER

PT J
AU Zhan, YH
   Yi, BX
   Yang, Y
   Shi, R
   Dong, C
   Huang, MM
AF Zhan, Yonghua
   Yi, Bixia
   Yang, Yang
   Shi, Rui
   Dong, Chen
   Huang, Minming
TI A privilege-constrained sanitizable signature scheme for e-health
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Electronic health; Sanitizable signature; Privacy-preserving;
   Accountability
ID AUTHENTICATION
AB Electronic health record (EHR) sharing schemes are widely used in healthcare, medical, and research. However, privacy may be a concern for patients with EHRs. In this paper, a secure EHR sharing scheme with sanitizable signature is proposed to protect patients' privacy and enhance accountability. Our proposed scheme makes the following contributions: (1) doctors can specify patients to modify some fields before the expiration time; (2) patients can convert the original signature into a new and unlinkable signature for the modified record without interacting with the doctor; (3) the scheme satisfies traceability and can distinguish the generator of a given signature. In contrast to existing approaches, we introduce a new limited sanitizable signature scheme as the main ingredient, which allows the signer not only to decide which message blocks can be modified, but also to determine the maximum number of modifiable blocks and the expiration time for sanitization. Finally, the security analysis and experimental results show that the security and efficiency of our scheme can be approved.
C1 [Zhan, Yonghua; Yi, Bixia; Yang, Yang; Dong, Chen] Fuzhou Univ, Coll Comp & Data Sci, Fuzhou 350108, Fujian, Peoples R China.
   [Yang, Yang; Huang, Minming] Singapore Management Univ, Sch Comp & Informat Syst, Singapore 188065, Singapore.
   [Shi, Rui] Beijing Univ Posts & Telecommun, Sch Cyberspace Secur, Beijing 100876, Peoples R China.
C3 Fuzhou University; Singapore Management University; Beijing University
   of Posts & Telecommunications
RP Yang, Y (corresponding author), Fuzhou Univ, Coll Comp & Data Sci, Fuzhou 350108, Fujian, Peoples R China.
EM yang.yang.research@gmail.com
FU National Natural Science Foundation of China [61872091]
FX This research is supported by National Natural Science Foundation of
   China (61872091).
CR Ateniese G, 2005, LECT NOTES COMPUT SC, V3679, P159
   Beck MT, 2017, LECT NOTES COMPUT SC, V10342, P437, DOI 10.1007/978-3-319-60055-0_23
   Bossuat A, 2021, LECT NOTES COMPUT SC, V12726, P251, DOI 10.1007/978-3-030-78372-3_10
   Brzuska Christina, 2014, Public Key Infrastructures, Services and Applications. 10th European Workshop, EuroPKI 2013, Revised Selected Papers: LNCS 8341, P12, DOI 10.1007/978-3-642-53997-8_2
   Brzuska Christina, 2013, Public Key Infrastructures, Services and Applications. 9th European Workshop, EuroPKI 2012. Revised Selected Papers: LNCS 7868, P178, DOI 10.1007/978-3-642-40012-4_12
   Brzuska C, 2010, LECT NOTES COMPUT SC, V6056, P444
   Brzuska C, 2009, LECT NOTES COMPUT SC, V5443, P317
   Bultel Xavier, 2019, Public-Key Cryptography - PKC 2019. 22nd IACR International Conference on Practice and Theory of Public-Key Cryptography. Proceedings: Lecture Notes in Computer Science (LNCS 11442), P159, DOI 10.1007/978-3-030-17253-4_6
   Bultel X, 2018, LECT NOTES COMPUT SC, V11261, P203, DOI 10.1007/978-3-030-02641-7_10
   Camenisch J, 2017, LECT NOTES COMPUT SC, V10175, P152, DOI 10.1007/978-3-662-54388-7_6
   Camenisch J, 2016, LECT NOTES COMPUT SC, V9824, P1, DOI 10.1007/978-3-319-45572-3_1
   Canard S, 2010, LECT NOTES COMPUT SC, V5985, P179, DOI 10.1007/978-3-642-11925-5_13
   Changlun Z., 2006, 2006 8 INT C SIGNAL, V4
   Chu CK, 2012, 7TH ACM SYMPOSIUM ON INFORMATION, COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS 2012)
   Cramer R., 1994, Advances in Cryptology - CRYPTO '94. 14th Annual International Cryptology Conference. Proceedings, P174
   Derler D, 2015, LECT NOTES COMPUT SC, V9451, P455, DOI 10.1007/978-3-319-26059-4_25
   DESANTIS A, 1988, LECT NOTES COMPUT SC, V293, P52
   Emura K, 2020, IEEE T DEPEND SECURE, V17, P292, DOI 10.1109/TDSC.2017.2754247
   FIAT A, 1987, LECT NOTES COMPUT SC, V263, P186, DOI 10.1007/3-540-47721-7_12
   Fischlin Marc, 2018, Applied Cryptography and Network Security. 16th International Conference, ACNS 2018. Proceedings: LNCS 10892, P202, DOI 10.1007/978-3-319-93387-0_11
   Fleischhacker N, 2016, LECT NOTES COMPUT SC, V9614, P301, DOI 10.1007/978-3-662-49384-7_12
   Fuchsbauer G, 2019, J CRYPTOL, V32, P498, DOI 10.1007/s00145-018-9281-4
   Gong JQ, 2011, LECT NOTES COMPUT SC, V6584, P300, DOI 10.1007/978-3-642-21518-6_21
   Hirose S, 2013, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY (SECRYPT 2013), P313
   Huang QL, 2022, IEEE T PARALL DISTR, V33, P4638, DOI 10.1109/TPDS.2022.3200959
   Johnson R., 2002, Topics in Cryptology - CT-RSA 2002. Cryptographers' Track at the RSA Conference 2002. Proceedings (Lecture Notes in Computer Science Vol.2271), P244
   Klonowski M, 2006, LECT NOTES COMPUT SC, V4296, P343
   Krenn S, 2016, LECT NOTES COMPUT SC, V9481, P100, DOI 10.1007/978-3-319-29883-2_7
   Kundu A, 2013, INT J INF SECUR, V12, P467, DOI 10.1007/s10207-013-0198-5
   Lai RWF, 2016, LECT NOTES COMPUT SC, V9878, P363, DOI 10.1007/978-3-319-45744-4_18
   Lin HY, 2005, LECT NOTES COMPUT SC, V3531, P456
   Liu JK, 2015, IEEE T INF FOREN SEC, V10, P178, DOI 10.1109/TIFS.2014.2366300
   Lv J., 2003, PROC DMS 2003 THE9TH, P663
   Miyazaki Kunihiko., 2006, Proceedings of the 2006 ACM Symposium on Information, Computer and Communications Security, ASIACCS '06, P343, DOI DOI 10.1145/1128817.1128868
   Samelin Kai, 2012, Information Security Practice and Experience. Proceedings of the 8th International Conference, ISPEC 2012, P17, DOI 10.1007/978-3-642-29101-2_2
   SHAMIR A, 1979, COMMUN ACM, V22, P612, DOI 10.1145/359168.359176
   Shen WT, 2019, IEEE T INF FOREN SEC, V14, P331, DOI 10.1109/TIFS.2018.2850312
   Steinfled R., 2002, Information Security and Cryptology - ICISC 2001. 4th International Conference. Proceedings (Lecture Notes in Computer Science Vol.2288), P285
   Sun JF, 2022, IEEE T IND INFORM, V18, P6483, DOI 10.1109/TII.2021.3133345
   Sun JF, 2020, IEEE INTERNET THINGS, V7, P6566, DOI 10.1109/JIOT.2020.2974257
   Thornton D, 2015, PROCEDIA COMPUT SCI, V64, P713, DOI 10.1016/j.procs.2015.08.594
   Wang SP, 2011, COMPUT MATH APPL, V62, P3973, DOI 10.1016/j.camwa.2011.09.052
   Xu Y, 2021, IEEE SYST J, V15, P3730, DOI 10.1109/JSYST.2020.3018692
   Xu Z., 2020, Wirel. Commun. Mob. Comput., V2020
   Zhang GP, 2022, COMPUT NETW, V203, DOI 10.1016/j.comnet.2021.108586
NR 45
TC 2
Z9 2
U1 3
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102939
DI 10.1016/j.sysarc.2023.102939
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MU3N4
UT WOS:001196110500001
DA 2024-07-18
ER

PT J
AU Deng, XH
   Wang, LL
   Gui, JS
   Jiang, P
   Chen, XC
   Zeng, F
   Wan, SH
AF Deng, Xiaoheng
   Wang, Leilei
   Gui, Jinsong
   Jiang, Ping
   Chen, Xuechen
   Zeng, Feng
   Wan, Shaohua
TI A review of 6G autonomous intelligent transportation systems:
   Mechanisms, applications and challenges
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Intelligent transportation systems; 6G; Human-centric
ID VEHICLE SYSTEM; TERRESTRIAL NETWORKS; FUEL; ALLOCATION; BLOCKCHAIN;
   SCHEME; TRUST
AB Thanks to the explosive evolution of 6G, Artificial intelligence, Blockchain, Cloud computing, Data, and Edge computing (6G+ABCDE), it is possible to make Intelligent Transportation Systems (ITS) more autonomous, intelligent, and efficient. Conventional ITS technologies have been applied and deployed worldwide, and autonomous vehicles have also made a qualitative leap. The revolution of ITS magnitude is on the horizon, and the singularity may happen in the 6G Autonomous Intelligent Transportation Systems (6G-AITS). We indicate that the human-centric transportation system will still be the key to 6G-AITS. The 6G-AITS is a threedimensional intelligent system, which is driven by data and intelligence, and characterized by sharing and collaboration, thereby achieving the service-oriented demand response. To support this vision, we explore the 6G-AITS changes in terms of system architecture, communication, and resource allocation, as well as its key features. We elaborate on the mechanism and three applications of 6G-AITS. Furthermore, we explore the challenges of 6G-AITS and consider some issues that go beyond technologies that could affect the development of 6G-AITS. Key objective of this work is to provide an exploration of the imperative requirements to develop 6G-AITS and guidance for the research and development of 6G-AITS.
C1 [Deng, Xiaoheng; Wang, Leilei; Gui, Jinsong; Jiang, Ping; Chen, Xuechen; Zeng, Feng] Cent South Univ, Sch Comp Sci & Engn, Changsha 410075, Peoples R China.
   [Deng, Xiaoheng] Cent South Univ, Shenzhen Res Inst, Shenzhen, Peoples R China.
   [Wan, Shaohua] Univ Elect Sci & Technol China, Shenzhen Inst Adv Study, Shenzhen, Peoples R China.
C3 Central South University; Shenzhen Institute for Advanced Study, UESTC;
   University of Electronic Science & Technology of China
RP Wang, LL (corresponding author), Cent South Univ, Sch Comp Sci & Engn, Changsha 410075, Peoples R China.
EM dxh@csu.edu.cn; llwang@csu.edu.cn; jsgui2010@csu.edu.cn;
   patrickpjiang@hotmail.com; chenxuec@csu.edu.cn; fengzeng@csu.edu.cn;
   shaohua.wan@uestc.edu.cn
RI feng, yue/KHV-4687-2024; Yan, Lu/KHW-7015-2024; yu, hui/KDO-3946-2024;
   Liu, Zhiyuan/KDP-2606-2024; li, xinyi/KEI-6391-2024; Ma,
   Wei/JXY-5019-2024; Liu, Chang/KGL-6678-2024; Wang, Yibin/KEZ-9645-2024
OI Ma, Wei/0000-0002-7344-998X; deng, xiaoheng/0000-0003-2740-8025
FU National Natural Science Foundation of China [62172441, 62172449]; Local
   Science and Technology Developing Foundation Guided by the Central
   Government through the Free Exploration Project [2021Szvup166];
   Postgraduate Research and Innovation Project of Hunan Province
   [CX20200211]; Fundamental Research Funds for the Central Universities of
   Central South University [2020zzts138]; Opening Project of State Key
   Laboratory of Nickel and Cobalt Resources Comprehensive Utilization
   [GZSYS-KY-2022-018, GZSYS-KY-2022-024]; Key Project of Shenzhen City
   Special Fund for Fundamental Research [202208183000751]; National
   Natural Science Foundation of Hunan Province [2023JJ30696]
FX This work is supported by the National Natural Science Foundation of
   China projects under Grant 62172441 and Grant 62172449, in part by the
   Local Science and Technology Developing Foundation Guided by the Central
   Government through the Free Exploration Project 2021Szvup166; in part by
   the Postgraduate Research and Innovation Project of Hunan Province under
   Grant CX20200211; in part by the Fundamental Research Funds for the
   Central Universities of Central South University under Grant
   2020zzts138; in part by the Opening Project of State Key Laboratory of
   Nickel and Cobalt Resources Comprehensive Utilization under Grant
   GZSYS-KY-2022-018 and Grant GZSYS-KY-2022-024; in part by the Key
   Project of Shenzhen City Special Fund for Fundamental Research under
   Grant 202208183000751, and in part by the National Natural Science
   Foundation of Hunan Province under Grant 2023JJ30696.
CR 3GPP, 2020, 3GPP TS 22.261
   Ahmed T., 2019, on-demand network slicing using sdn/nfvenabled satellite ground segment systems
   Airbus, Voom: An On-demand Helicopter Booking Service, 2020b
   Anderson M, 2020, IEEE SPECTRUM, V57, P8, DOI 10.1109/MSPEC.2020.9078402
   [Anonymous], EHang 216F, (Firefighting Model): Best Solution for Urban High-rise Firefighting
   [Anonymous], Urban air mobility is poised to take off as a premium service option in the world's largest, most congested cities
   [Anonymous], Honeywell Forms Business Unit Dedicated To Unmanned Aerial Systems And Urban Air Mobility
   [Anonymous], 2017, J. Commun. Inf. Netw.
   [Anonymous], Looking Forward (And Upward) To Urban Aero Mobility
   [Anonymous], 2022, ACM Trans. Multimed. Comput. Commun. Appl.
   [Anonymous], Global Urban Air Traffic Industry market status and development prospect analysis
   [Anonymous], Nexus 6HX Bell
   [Anonymous], The Future of Advanced Air Mobility
   [Anonymous], 5G communications for automation in vertical domains
   [Anonymous], Future Transportation
   Awad E, 2018, NATURE, V563, P59, DOI 10.1038/s41586-018-0637-6
   Balac M, 2019, IEEE INTEL TRANSP SY, V11, P105, DOI 10.1109/MITS.2019.2919500
   Barrado C, 2020, AEROSPACE-BASEL, V7, DOI 10.3390/aerospace7030024
   Bautista RED, 2006, EPILEPSY BEHAV, V9, P625, DOI 10.1016/j.yebeh.2006.08.020
   Bigman Y.E., 2020, Nature, DOI 10.1038/s41586-020-1987-4
   Bosson C., 2018, P AV TECHN INT OP C
   Brelje BJ, 2019, PROG AEROSP SCI, V104, P1, DOI 10.1016/j.paerosci.2018.06.004
   Bulan O, 2017, IEEE T INTELL TRANSP, V18, P2351, DOI 10.1109/TITS.2016.2639020
   Cao HT, 2022, IEEE T INTELL TRANSP, V23, P24662, DOI 10.1109/TITS.2022.3209899
   Cepolina EM, 2012, TRANSPORT RES C-EMER, V21, P230, DOI 10.1016/j.trc.2011.10.005
   Chabria A., Meet George Jetson
   Chen H., 2022, IEEE Trans. Ind. Electron., V69
   Chen QL, 2023, CHINESE J ELECTRON, V32, P603, DOI 10.23919/cje.2021.00.411
   Chen S., 2018, Telecommun. Sci.
   Cheng N, 2020, IEEE WIREL COMMUN, V27, P178, DOI 10.1109/MWC.001.1900072
   Cheng N, 2018, IEEE NETWORK, V32, P160, DOI 10.1109/MNET.2018.1700460
   Chuan Xiao, 2022, Int. J. Model. Simul. Sci. Comput.
   Costa A.T., 2022, Transp. Res. Part F.
   Cotton W.B., 2018, 2018 Aviation Technology, Integration, and Operations Conference, P3674
   Dang SP, 2020, NAT ELECTRON, V3, P20, DOI 10.1038/s41928-019-0355-6
   Deng X., 2020, Urban Air Mobility
   Deng XH, 2022, IEEE INTERNET THINGS, V9, P2207, DOI 10.1109/JIOT.2021.3091216
   Deng XH, 2021, IEEE T NETW SCI ENG, V8, P1900, DOI 10.1109/TNSE.2021.3076485
   Deng XH, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101778
   Dewangan DK, 2021, IEEE SENS J, V21, P6367, DOI 10.1109/JSEN.2020.3037340
   Diao M, 2021, NAT SUSTAIN, V4, P494, DOI 10.1038/s41893-020-00678-z
   Dietrich A., 2020, INTR URB AIR MOB STA
   Fagnant DJ, 2015, TRANSPORT RES A-POL, V77, P167, DOI 10.1016/j.tra.2015.04.003
   Fei Z., 2010, 2010 INT C MECH AUT
   Feng S, 2021, NAT COMMUN, V12, DOI 10.1038/s41467-021-21007-8
   Fernández PJ, 2016, IEEE T DEPEND SECURE, V13, P46, DOI 10.1109/TDSC.2015.2399300
   Garcia MHC, 2021, IEEE COMMUN SURV TUT, V23, P1972, DOI 10.1109/COMST.2021.3057017
   Garrett-Glaser B., 2019, Aviation Today
   Guo C., 2021, IEEE Trans. Wirel. Commun.
   Hao W., 2016, IEEE GLOB COMM C
   Hardman S, 2018, TRANSPORT RES D-TR E, V62, P508, DOI 10.1016/j.trd.2018.04.002
   Harris R., 2013, Road Trans. Inf. Control IET
   Harrison S., From the Archives: Los Angeles Airways Helicopter Overturns
   Hassanien A, 2016, IEEE AERO EL SYS MAG, V31, P36, DOI 10.1109/MAES.2016.150225
   He Y., 2016, 2016 IEEE INT C VEH
   Henry R, 2018, IEEE SECUR PRIV, V16, P38, DOI 10.1109/MSP.2018.3111245
   Hoffer NV, 2014, J INTELL ROBOT SYST, V74, P129, DOI 10.1007/s10846-013-9931-6
   Hou XW, 2022, IEEE NETWORK, V36, P181, DOI 10.1109/MNET.121.2100324
   Hu N, 2021, IEEE NETWORK, V35, P57, DOI 10.1109/MNET.011.2000176
   Huang SB, 2021, IEEE T NETW SCI ENG, V8, P2087, DOI 10.1109/TNSE.2020.3014455
   Jiang Y, 2019, IEEE ACCESS, V7, P118310, DOI 10.1109/ACCESS.2019.2936454
   Jin DY, 2017, FUEL, V209, P702, DOI 10.1016/j.fuel.2017.08.063
   Johnson J., 2012, 91 ANN M TRANSP RES
   Kim H. D., 2018, P AIAA IEEE EL AIRCR, P1
   Kolekar S, 2020, NAT COMMUN, V11, DOI 10.1038/s41467-020-18353-4
   Kwon G.I., 2017, Int. J. Appl. Eng. Res.
   Lähde T, 2011, ENVIRON SCI TECHNOL, V45, P2504, DOI 10.1021/es103431p
   Lai C., 2020, IEEE Netw
   Letaief KB, 2019, IEEE COMMUN MAG, V57, P84, DOI 10.1109/MCOM.2019.1900271
   Li B, 2022, IEEE T VEH TECHNOL, V71, P10044, DOI 10.1109/TVT.2022.3182048
   Li HH, 2018, IEEE ACCESS, V6, P58939, DOI 10.1109/ACCESS.2018.2866364
   Li J, 2020, IEEE NETWORK, V34, P188, DOI 10.1109/MNET.2019.1900138
   Li R., 2021, J. Tsinghua Univ., V03, P1
   Li X, 2013, IEEE T COMMUN, V61, P658, DOI 10.1109/TCOMM.2012.122112.110214
   Lin X., 2022, Comput. Animat. Virtual Worlds, V3, P33
   Liu JH, 2021, IEEE T NETW SCI ENG, V8, P2872, DOI 10.1109/TNSE.2020.3039499
   Liu JJ, 2018, IEEE COMMUN SURV TUT, V20, P2714, DOI 10.1109/COMST.2018.2841996
   Liu R, 2023, IEEE T INTELL TRANSP, V24, P2045, DOI 10.1109/TITS.2021.3122567
   Liu Y., 2020, Comput. Commun., V166
   Liu YJ, 2017, IEEE COMMUN LETT, V21, P2174, DOI 10.1109/LCOMM.2017.2723890
   Mandava S, 2009, 2009 12TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC 2009), P160
   Mayor T., KPMG Insight
   Memedi A., 2020, IEEE Commun. Surv. Tutor., P99
   Meng W., 2020, Inf. Fusion, V70, P1
   Narayanan S, 2020, TRANSPORT RES C-EMER, V111, P255, DOI 10.1016/j.trc.2019.12.008
   Needell ZA, 2016, NAT ENERGY, V1, DOI [10.1038/nenergy.2016.112, 10.1038/NENERGY.2016.112]
   Obeed M, 2019, IEEE COMMUN SURV TUT, V21, P2947, DOI 10.1109/COMST.2019.2906225
   Olaverri-Monreal C, 2020, NAT ELECTRON, V3, P292, DOI 10.1038/s41928-020-0434-8
   Osorio DPM, 2022, IEEE OPEN J COMM SOC, V3, P82, DOI 10.1109/OJCOMS.2022.3143098
   Panwar G., 2021, S ACC CONTR MOD TECH
   Papa A, 2018, IEEE GLOB COMM CONF
   Patches M., 2015, Popular Mechanics
   Patole S, 2017, IEEE SIGNAL PROC MAG, V34, P22, DOI 10.1109/MSP.2016.2628914
   Patterson MD., 2018, AHS Ann. Forum Technol. Disp.
   Pätzold M, 2019, IEEE VEH TECHNOL MAG, V14, P4, DOI 10.1109/MVT.2018.2884042
   Peng Q, 2022, MATH PROBL ENG, V2022, DOI 10.1155/2022/5590514
   Perumal V, 2018, RENEW ENERG, V121, P623, DOI 10.1016/j.renene.2018.01.060
   PeterFerdinand Drucker, 1992, The Age of Discontinuity: Guidelines to Our Changing Society
   Ping Jiang, 2022, IEEE Trans. Knowl. Data Eng.
   Pons-Prats J, 2022, TRANSPORT RES E-LOG, V166, DOI 10.1016/j.tre.2022.102868
   Prathiba SB, 2023, IEEE T NETW SCI ENG, V10, P1246, DOI 10.1109/TNSE.2022.3188304
   Rastogi E., 2021, Trans. Emerg. Telecommun. Technol.
   Ray PP, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102180
   Rommel S, 2018, INT C PHOTONIC SWIT
   Saad W, 2020, IEEE NETWORK, V34, P134, DOI 10.1109/MNET.001.1900287
   Saxena N, 2017, IEEE WIREL COMMUN, V24, P88, DOI 10.1109/MWC.2016.1600039WC
   Schmitt D., 2016, Historical Development of Air Transport
   Sengupta K, 2020, IEEE INT CONF COMM, DOI 10.1109/iccworkshops49005.2020.9145177
   Shamiyeh M, 2018, 31 C INT COUNC AER S, P1
   Shao X., 2019, 2019 INT C ART INT A
   Shi J., 2023, IEEE Transactions on Mobile Computing
   Shindell D., 2011, Nature Clim. Change
   Bagi SSG, 2021, INT J INTELL TRANSP, V19, P389, DOI 10.1007/s13177-021-00254-5
   Strinati EC, 2019, IEEE VEH TECHNOL MAG, V14, P42, DOI 10.1109/MVT.2019.2921162
   Sultan Mustafa Thomas, 2020, J Neurol Neurosurg Psychiatry
   Sun W, 2020, IEEE WIREL COMMUN, V27, P82, DOI 10.1109/MWC.001.2000134
   Thipphavong D. P., 2018, P AV TECHN INT OP C, DOI [10.2514/6.2018-3676, DOI 10.2514/6.2018-3676]
   Trex E., Henry Ford's Attempt to Make Us All Pilots
   Tyagi Amit.Kumar, 2022, Intell. Transp. Syst. Theory Pract.
   Uber announces Melbourne, Australia as first international Uber Air pilot city
   Ulukus S, 2015, IEEE J SEL AREA COMM, V33, P360, DOI 10.1109/JSAC.2015.2391531
   Vishwanath Bulusu, 2021, IEEE Trans. Intell. Transp. Syst., V99, P1
   Wang F, 2019, IEEE GLOB COMM CONF, DOI 10.1109/globecom38437.2019.9014226
   Wang LL, 2019, WIREL NETW, V25, P2143, DOI 10.1007/s11276-018-1803-3
   Wang LL, 2023, IEEE T INTELL TRANSP, V24, P10012, DOI 10.1109/TITS.2023.3274307
   Wang Leilei, 2020, IEEE Internet Things J
   Wang Leilei, 2023, J. Syst. Archit.
   Wang Y, 2017, CHINA COMMUN, V14, P204, DOI 10.1109/CC.2017.8010971
   Wang Z. W., 2013, China Munic. Eng.
   Wenhao Zong, 2022, Research and Development Thoughts of Intelligent Transportation System, P722
   Winkler SL, 2018, NPJ CLIM ATMOS SCI, V1, DOI 10.1038/s41612-018-0037-5
   Wu Q., 2020, IEEE Trans. Commun., V1-1, P99
   Xiao Y., 2019, INT S
   Xie Z., 2016, J. Chengdu Technol. Univ.
   Xw A., 2021, Pattern Recognit
   Yan XJ, 2018, IEEE WIREL COMMUN LE, V7, P538, DOI 10.1109/LWC.2018.2793916
   Yang F., 2018, Nature Commun.
   Yang H., 2019, IEEE Netw
   Yang Pan, 2020, ICIBE 2020: 2020 6th International Conference on Industrial and Business Engineering, P99, DOI 10.1145/3429551.3429591
   Yang ZW, 2020, J CLEAN PROD, V268, DOI 10.1016/j.jclepro.2020.122230
   Yao S, 2020, IEEE WIREL COMMUN, V27, P75, DOI 10.1109/MWC.001.2000132
   Yi X., 2022, 2022 IEEE GLOB COMM, V75, P3
   Yilmaz N, 2017, ENERGY, V140, P1378, DOI 10.1016/j.energy.2017.07.077
   Yin RY, 2023, J SYST ARCHITECT, V140, DOI 10.1016/j.sysarc.2023.102892
   Younes MB, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3403952
   Zhang Nai-tong, 2015, Journal of China Academy of Electronics and Information Technology, V10, P223, DOI 10.3969/j.issn.1673-5692.2015.03.001
   Zhang SL, 2020, COMPUT NETW, V183, DOI 10.1016/j.comnet.2020.107556
   Zhang X., 2018, IEEE J. Sel. Areas Commun.
   Zhang YH, 2020, NATURE, V586, P378, DOI 10.1038/s41586-020-2782-y
   Zhang ZJ, 2019, IEEE NETWORK, V33, P70, DOI 10.1109/MNET.2018.1800172
   Zhao Liang., 2018, IEEEAIAA 37 DIGITAL, P1
   Zhou M, 2016, TRANSPORT RES D-TR E, V49, P203, DOI 10.1016/j.trd.2016.09.008
   Zhou XK, 2021, IEEE T VEH TECHNOL, V70, P5308, DOI 10.1109/TVT.2021.3077893
   Zhu Y, 2020, CHINA COMMUN, V17, P219, DOI 10.23919/JCC.2020.11.017
   Zjm Shen, 2019, Transp. Res. B, V128
   Zong W., 2021, Lecture Notes in Operations Research
   US
NR 157
TC 20
Z9 21
U1 29
U2 40
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102929
DI 10.1016/j.sysarc.2023.102929
EA JUL 2023
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X1SQ1
UT WOS:001096320800001
DA 2024-07-18
ER

PT J
AU Guo, ZR
   Zhang, K
   Wei, LF
   Chen, SY
   Wang, LL
AF Guo, Zirui
   Zhang, Kai
   Wei, Lifei
   Chen, Siyuan
   Wang, Liangliang
TI RDIMM: Revocable and dynamic identity-based multi-copy data auditing for
   multi-cloud storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud storage; Data integrity; User revocation; Dynamic data update
ID SHARED DATA; EFFICIENT; TREE
AB Multi-copy data possession on multi-cloud storage service provides resource-constrained users with a secure and effective way to process data maintenance. To enable integrity for the outsourced data, numerous multi-copy data auditing schemes for multi-cloud storage have been proposed. Nevertheless, existing solutions suffer from the following limitations: (i) cannot support dynamic data updates; (ii) fail to consider the user revocation feature; (iii) may leak the privacy of user identity. To address these limitations, we propose a new identity -based multi-copy data auditing scheme for multi-cloud storage, termed RDIMM. We introduce a new variant of Merkle Tree to enable fully dynamic data updates, in which all copies of a raw block are kept in the same leaf node. In addition, we design a new key generation strategy and a private key update technique, where the cost of user revocation is independent of the total number of file blocks owned by the revoked user. Moreover, we conduct a comprehensive correctness analysis and security analysis of our proposed RDIMM. In addition, we provide detailed theoretical analysis and experimental simulations, which illustrate the effective functionality and practical performance compared to state-of-the-art works.
C1 [Guo, Zirui; Zhang, Kai; Chen, Siyuan; Wang, Liangliang] Shanghai Univ Elect Power, Coll Comp Sci & Technol, Shanghai, Peoples R China.
   [Wei, Lifei] Shanghai Maritime Univ, Coll Informat Engn, Shanghai, Peoples R China.
   [Wang, Liangliang] Hangzhou Normal Univ, Key Lab Cryptog Zhejiang Prov, Hangzhou, Peoples R China.
C3 Shanghai University of Electric Power; Shanghai Maritime University;
   Hangzhou Normal University
RP Zhang, K (corresponding author), Shanghai Univ Elect Power, Coll Comp Sci & Technol, Shanghai, Peoples R China.
EM kzhang@shiep.edu.cn
OI Zhang, Kai/0000-0001-9728-4051
FU National Natural Science Foun-dation of China [61972241]; Shanghai
   Rising-Star Program [22QA1403800]; Shanghai Sailing Program
   [21YF1415000]; Natu-ral Science Foundation of Shanghai [22ZR1427100];
   Program of Shanghai Academic Research Leader [21XD1421500]; Open
   Research Fund of Key Laboratory of Cryptography of Zhejiang Province
FX Acknowledgments This work is supported in part by National Natural
   Science Foun-dation of China (No. 61972241) , Shanghai Rising-Star
   Program (No. 22QA1403800) , Shanghai Sailing Program (No. 21YF1415000) ,
   Natu-ral Science Foundation of Shanghai (No. 22ZR1427100) , Program of
   Shanghai Academic Research Leader (No.21XD1421500) and the Open Research
   Fund of Key Laboratory of Cryptography of Zhejiang Province.
CR Ateniese G., 2008, P 4 INT C SEC PRIV C, P1, DOI 10.1145/1460877.1460889
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Barsoum A. F., 2012, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2012), P829, DOI 10.1109/CCGrid.2012.55
   Barsoum A.F., IACR CRYPTOL EPRINT, V447
   Cha JC, 2003, LECT NOTES COMPUT SC, V2567, P18
   Chen CL, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102677
   Chen F, 2020, IEEE T PARALL DISTR, V31, P2605, DOI 10.1109/TPDS.2020.2998462
   Curtmola R, 2008, INT CON DISTR COMP S, P411, DOI 10.1109/ICDCS.2008.68
   Erway CC, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P213
   Gudeme JR, 2021, COMPUT SECUR, V103, DOI 10.1016/j.cose.2020.102176
   He K, 2021, IEEE T DEPEND SECURE, V18, P1394, DOI 10.1109/TDSC.2019.2925800
   Kaduri B., 2022, TOP 5 CLOUD SECURITY
   Li JG, 2021, IEEE SYST J, V15, P577, DOI 10.1109/JSYST.2020.2978146
   Li JG, 2022, IEEE T CLOUD COMPUT, V10, P356, DOI 10.1109/TCC.2019.2929045
   Li JG, 2021, IEEE T SERV COMPUT, V14, P71, DOI 10.1109/TSC.2018.2789893
   Li YN, 2019, IEEE T DEPEND SECURE, V16, P72, DOI 10.1109/TDSC.2017.2662216
   Liu C, 2015, IEEE T COMPUT, V64, P2609, DOI 10.1109/TC.2014.2375190
   Luo YC, 2015, 2015 IEEE TRUSTCOM/BIGDATASE/ISPA, VOL 1, P434, DOI 10.1109/Trustcom.2015.404
   Malone J., 2021, BIGQUERY OMNINOW AVA
   Mao J, 2017, SOFT COMPUT, V21, P2151, DOI 10.1007/s00500-015-1918-8
   Peng S, 2019, J NETW COMPUT APPL, V134, P72, DOI 10.1016/j.jnca.2019.02.014
   Rabaninejad R, 2020, J INF SECUR APPL, V51, DOI 10.1016/j.jisa.2020.102454
   Seo JH, 2013, LECT NOTES COMPUT SC, V7778, P216, DOI 10.1007/978-3-642-36362-7_14
   Seth B, 2022, T EMERG TELECOMMUN T, V33, DOI 10.1002/ett.4108
   Shen JY, 2021, IEEE INTERNET THINGS, V9, P12300, DOI 10.1109/JIOT.2021.3135308
   Tian H, 2019, INFORM SCIENCES, V472, P107, DOI 10.1016/j.ins.2018.09.009
   Wang BY, 2015, IEEE T SERV COMPUT, V8, P92, DOI 10.1109/TSC.2013.2295611
   Wang BY, 2014, IEEE T CLOUD COMPUT, V2, P43, DOI [10.1109/TCC.2014.2299807, 10.1109/CLOUD.2012.46]
   Wang HQ, 2019, IEEE T SERV COMPUT, V12, P824, DOI 10.1109/TSC.2016.2633260
   Wang HQ, 2016, IEEE T INF FOREN SEC, V11, P1165, DOI 10.1109/TIFS.2016.2520886
   Wang HQ, 2015, IEEE T SERV COMPUT, V8, P328, DOI 10.1109/TSC.2014.1
   Wang QA, 2011, IEEE T PARALL DISTR, V22, P847, DOI 10.1109/TPDS.2010.183
   Wang YJ, 2017, IEEE T INF FOREN SEC, V12, P940, DOI 10.1109/TIFS.2016.2646913
   Xiong H, 2022, IEEE T BIG DATA, V8, P1, DOI 10.1109/TBDATA.2017.2697448
   Xu YL, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102558
   Yan H, 2020, IEEE SYST J, V14, P1788, DOI 10.1109/JSYST.2019.2918022
   Yan H, 2017, IEEE T INF FOREN SEC, V12, P78, DOI 10.1109/TIFS.2016.2601070
   Yang AJ, 2021, IEEE T CLOUD COMPUT, V9, P212, DOI 10.1109/TCC.2018.2851256
   Yang GY, 2016, J SYST SOFTWARE, V113, P130, DOI 10.1016/j.jss.2015.11.044
   Yi MX, 2017, DISTRIB PARALLEL DAT, V35, P1, DOI 10.1007/s10619-016-7190-9
   Yu HY, 2017, KSII T INTERNET INF, V11, P5019, DOI 10.3837/tiis.2017.10.019
   Yu Y, 2017, IEEE T INF FOREN SEC, V12, P767, DOI 10.1109/TIFS.2016.2615853
   Yuan JW, 2015, IEEE T INF FOREN SEC, V10, P1717, DOI 10.1109/TIFS.2015.2423264
   Zhang Y, 2020, IEEE T DEPEND SECURE, V17, P608, DOI 10.1109/TDSC.2018.2829880
   Zhou L, 2021, INFORM SCIENCES, V545, P254, DOI 10.1016/j.ins.2020.08.031
   Zhu Y., 2011, Proceedings of the 2011 ACM Symposium on Applied Computing, P1550, DOI DOI 10.1145/1982185.1982514
NR 46
TC 3
Z9 3
U1 7
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102913
DI 10.1016/j.sysarc.2023.102913
EA JUN 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K0VW0
UT WOS:001013720200001
DA 2024-07-18
ER

PT J
AU Behnke, I
   Blumschein, C
   Danicki, R
   Wiesner, P
   Thamsen, L
   Kao, O
AF Behnke, Ilja
   Blumschein, Christoph
   Danicki, Robert
   Wiesner, Philipp
   Thamsen, Lauritz
   Kao, Odej
TI Towards a real-time IoT: Approaches for incoming packet processing in
   cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Embedded systems; Network stacks; Iot
AB Embedded real-time devices for monitoring, controlling, and collaboration purposes in cyber-physical systems are now commonly equipped with IP networking capabilities. However, the reception and processing of IP packets generates workloads in unpredictable frequencies as networks are outside of a developer's control and difficult to anticipate, especially when networks are connected to the internet. As of now, embedded network controllers and IP stacks are not designed for real-time capabilities, even when used in real-time environments and operating systems. Our work focuses on real-time aware packet reception from open network connections, without a real-time networking infrastructure. This article presents two experimentally evaluated modifications to the IP processing subsystem and embedded network interface controllers of constrained IoT devices. The first, our software approach, introduces early packet classification and priority-aware processing in the network driver. In our experiments this allowed the network subsystem to remain active at a seven-fold increase in network traffic load before disabling the receive interrupts as a last resort. The second, our hardware approach, makes changes to the network interface controller, applying interrupt moderation based on real-time priorities to minimize the number of network-generated interrupts. Furthermore, this article provides an outlook on how the software and hardware approaches can be combined in a co-designed packet receive architecture.
C1 [Behnke, Ilja; Blumschein, Christoph; Danicki, Robert; Wiesner, Philipp; Kao, Odej] Tech Univ Berlin, Distributed & Operating Syst, Berlin, Germany.
   [Thamsen, Lauritz] Univ Glasgow, Sch Comp Sci, Glasgow, Scotland.
C3 Technical University of Berlin; University of Glasgow
RP Behnke, I (corresponding author), Tech Univ Berlin, Distributed & Operating Syst, Berlin, Germany.
EM i.behnke@tu-berlin.de
RI Wiesner, Philipp/KMY-1174-2024
OI Wiesner, Philipp/0000-0001-5352-7525; Behnke, Ilja/0000-0002-2437-8994
FU German Academic Exchange Service (DAAD) , Germany
FX We sincerely thank the reviewers for their helpful comments which
   significantly improved this work. This research was supported by the
   German Academic Exchange Service (DAAD) , Germany as ide3a.
CR Alcácer V, 2019, ENG SCI TECHNOL, V22, P899, DOI 10.1016/j.jestch.2019.01.006
   Amiri JE, 2015, 2015 CSI SYMPOSIUM ON REAL-TIME AND EMBEDDED SYSTEMS AND TECHNOLOGIES (RTEST)
   Bansal S, 2020, INT J WIREL INF NETW, V27, P340, DOI 10.1007/s10776-020-00483-7
   Becker S., 2022, INT C CLOUD ENG IC2E
   Behnke I., 2022, P 35 ANN ACM S APPL
   Behnke I, 2020, IEEE IPCCC, DOI 10.1109/IPCCC50635.2020.9391536
   Bender F., 2021, COMP ACM SPEC INT C
   Blumschein C., 2022, 25 INT S REAL TIM DI
   Brooks P, 2001, ETFA 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOL 2, PROCEEDINGS, P505, DOI 10.1109/ETFA.2001.997725
   Bruckner D, 2019, P IEEE, V107, P1121, DOI 10.1109/JPROC.2018.2888703
   Cheng JF, 2018, J IND INF INTEGR, V10, P10, DOI 10.1016/j.jii.2018.04.001
   Danicki R., 2021, P 4 INT WORKSHOP EDG
   Druschel P., 1996, OPER SYST REV, V30
   Dunkels A., 2001, "Design and Implementation of the lwIP TCP/IP Stack
   Finn Norman, 2018, IEEE Communications Standards Magazine, V2, P22, DOI 10.1109/MCOMSTD.2018.1700076
   Foschini L, 2021, FUTURE INTERNET, V13, DOI 10.3390/fi13100258
   Frazao I., 2018, INT C CRIT INF INFR
   Gebert S., 2016, 2016 28 INT TEL C, V1
   Gilad Y., 2011, P 5 C OFF TECHN USEN
   Gomes T, 2015, IEEE EMBED SYST LETT, V7, P27, DOI 10.1109/LES.2015.2397604
   Haar C, 2019, FED CONF COMPUT SCI, P449, DOI 10.15439/2019F177
   Henneke D, 2016, 2016 IEEE WORLD CONFERENCE ON FACTORY COMMUNICATION SYSTEMS (WFCS)
   Hofer Wanja, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P67, DOI 10.1109/RTSS.2011.14
   Hofer W, 2009, REAL TIM SYST SYMP P, P204, DOI 10.1109/RTSS.2009.18
   Honda M, 2014, ACM SIGCOMM COMP COM, V44, P53
   Hubert B., 2002, Linux Advanced Routing Traffic Control HOWTO
   Jansen D., 2004, COMPUT CONTROL ENG, V15
   Jeffree T., 2010, IEEE Standard 802.1Qat-2010
   Jeffree T., 2021, IEEE Standard 802.1BA-2021
   Kent C.A., 1987, ACM SIGCOMM COMP COM, V17
   Laaki H, 2019, IEEE ACCESS, V7, P20325, DOI 10.1109/ACCESS.2019.2897018
   Lee C.K., 2018, INT C INF RES MAN AS
   Lee M., 2010, ACM SIGBED REV, V7
   Lee M., 2015, J COMPUT SCI ENG, V9
   Leonardi L, 2019, IEEE INTERNET THINGS, V6, P10812, DOI 10.1109/JIOT.2019.2942776
   Leyva-del-Foyo LE, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2220336.2220344
   Li YJ, 2023, IEEE INTERNET THINGS, V10, P3840, DOI 10.1109/JIOT.2022.3151348
   Lin C, 2018, IEEE INTERNET THINGS, V5, P5240, DOI 10.1109/JIOT.2018.2872439
   Liu W., 2020, IEEE INTERNET THINGS, V8
   Lonardo A., 2015, FPGA BASED NETWORK I
   Makineni S., 2006, INT C HIGH PERF COMP
   Mandalari Anna Maria, 2021, Proceedings on Privacy Enhancing Technologies, V2021, P369, DOI 10.2478/popets-2021-0075
   Mercer C.W., 1991, 16 C LOCAL COMPUTER
   Muller R., 2014, 26 EUR C REAL TIM SY
   Musleh M., 2014, 7 INT C CLOUD COMP I
   Nguyen L.D., 2020, T IND NETW INTELL SY, V7
   Niedermaier M., 2019, 8 MED C EMB COMP IEE
   Niedermaier M., 2018, 12 WORKSH OFF TECHN
   Parsons G., 2020, 8021AS2020 IEEE
   Parsons G., 2016, 8021QBV2015 IEEE
   Pop P., 2019, PROC EUR TEST SYMP
   Qiu T., 2020, IEEE COMMUN SURV TUT, V22
   Schoeberl M., 2018, 21 INT S REAL TIM DI
   Schriegel S, 2021, IEEE IND ELECTRON M, V15, P43, DOI 10.1109/MIE.2020.3048925
   Shinde P., 2013, P 7 WORKSH PROGR LAN
   Shinde Pravin, 2013, 14 WORKSH HOT TOP OP
   Silva L, 2019, INT SYMP OBJECT COMP, P43, DOI 10.1109/ISORC.2019.00017
   Spanos S, 2008, COMPUT COMMUN, V31, P3460, DOI 10.1016/j.comcom.2008.05.036
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   Stephens B, 2019, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P33
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Sudhakaran S., 2021, INT C COMM WORKSH IC
   Tahaei H, 2020, J NETW COMPUT APPL, V154, DOI 10.1016/j.jnca.2020.102538
   Tindell K., 1994, MICROPROCESS MICROPR, V40
   Tripathi S., 2009, P 1 WORKSH RES ENT N
   Vitturi S, 2019, P IEEE, V107, P944, DOI 10.1109/JPROC.2019.2913443
   Wollschlaeger M, 2017, IEEE IND ELECTRON M, V11, P17, DOI 10.1109/MIE.2017.2649104
   Zhu H., 2020, Data Plane Development Kit (DPDK): A Software Optimization Guide to the User Space-Based Network Applications
NR 68
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102891
DI 10.1016/j.sysarc.2023.102891
EA MAY 2023
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I2UI1
UT WOS:001001380600001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Niu, SF
   Hu, Y
   Su, Y
   Yan, S
   Zhou, SW
AF Niu, Shufen
   Hu, Ying
   Su, Yun
   Yan, Sen
   Zhou, Siwei
TI Attribute-based searchable encrypted scheme with edge computing for
   Industrial Internet of Things
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Attribute-based keyword search; Online; offline encryption; Outsourcing
   decryption; Edge computing
ID KEYWORD SEARCH
AB Storing the data generated in the Industrial Internet of Things has become a method to solve data redundancy. Still, data security and privacy protection have become an issue that cannot ignore. Attribute-based searchable encryption can encrypt and retrieve data without exposing users' privacy. In this paper, we introduce an attribute-based searchable scheme combining online/offline encryption and outsourcing decryption technology, which uses a reusable ciphertext pool to reduce the computation in the encryption stage, and uses an edge server to reduce the cost of resource-constrained users through outsourcing decryption. To improve the solution's security, the specified server can authenticate the cloud server in the searchable location. Finally, our scheme is proven to satisfy CCA2-secure and is efficient in performance and safety analysis. In a word, the algorithm is suitable for the actual Industrial Internet of Things environment.
C1 [Niu, Shufen; Hu, Ying; Su, Yun; Yan, Sen; Zhou, Siwei] Northwest Normal Univ, Comp Sci & Engn, Lanzhou 730070, Peoples R China.
C3 Northwest Normal University - China
RP Hu, Y (corresponding author), Northwest Normal Univ, Comp Sci & Engn, Lanzhou 730070, Peoples R China.
EM h1121y2021@163.com
FU National Natural Science Foundation of China [62241207, 62262060,
   61562077]; Project of China Telecom Wanwei [XYJAGSSGS21110003801]; Gansu
   Science and Technology Program [22JR5RA158]; Industrial support plan
   project of Gansu Provincial Department of Education [2022CYZC-17]
FX This work was supported by the National Natural Science Foundation of
   China (Grants No. 62241207, No. 62262060, No. 61562077) . Project of
   China Telecom Wanwei (No. XYJAGSSGS21110003801) . Gansu Science and
   Technology Program (No. 22JR5RA158) and Industrial support plan project
   of Gansu Provincial Department of Education (No. 2022CYZC-17) . The
   authors gratefully acknowledge the anonymous reviewers for their
   detailed comments and suggestions regarding this paper. They also thank
   LetPub ( www.letpub.com ) for its assistance in preparing this
   manuscript.
CR Ali M., 2020, Journal of New Media, V2, P31, DOI [10.32604/jnm.2020.09946, DOI 10.32604/JNM.2020.09946]
   Ameri MH, 2020, IEEE T CLOUD COMPUT, V8, P660, DOI 10.1109/TCC.2018.2825983
   Cui J, 2019, INFORM SCIENCES, V489, P63, DOI 10.1016/j.ins.2019.03.043
   Han JG, 2015, IEEE T INF FOREN SEC, V10, P665, DOI 10.1109/TIFS.2014.2382297
   Huang K., 2021, SECUR COMMUN NETW, V2021, P1
   Jiang Y., 2017, FUTURE GENER COMP SY, V78, P718
   Li M, 2011, INT CON DISTR COMP S, P383, DOI 10.1109/ICDCS.2011.55
   Liu WR, 2014, LECT NOTES COMPUT SC, V8713, P91, DOI 10.1007/978-3-319-11212-1_6
   Ma H, 2017, IEEE T DEPEND SECURE, V14, P679, DOI 10.1109/TDSC.2015.2499755
   Meng Chun, 2021, DESIGN IND INTERNET
   Miao Y., 2019, IEEE T DEPENDABLE SE, V18, P67
   Miao YB, 2019, IEEE INTERNET THINGS, V6, P8681, DOI 10.1109/JIOT.2019.2923068
   Miao YB, 2018, IEEE INTERNET THINGS, V5, P3008, DOI 10.1109/JIOT.2017.2779124
   Qin B., 2015, IEEE T INF FORENSICS, V10, P84
   Qiu S, 2017, SCI CHINA INFORM SCI, V60, DOI 10.1007/s11432-015-5449-9
   Ruj S, 2014, IEEE T PARALL DISTR, V25, P384, DOI 10.1109/TPDS.2013.38
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Sahai A, 2012, LECT NOTES COMPUT SC, V7417, P199
   Sun WH, 2016, IEEE T PARALL DISTR, V27, P1187, DOI 10.1109/TPDS.2014.2355202
   Xu Q, 2019, FUTURE GENER COMP SY, V97, P306, DOI 10.1016/j.future.2019.02.067
   [徐潜 Xu Qian], 2018, [计算机研究与发展, Journal of Computer Research and Development], V55, P994
   Yang Y, 2016, IEEE T INF FOREN SEC, V11, P746, DOI 10.1109/TIFS.2015.2509912
   Zhang Y., 2020, IEEE ACCESS, V8, P49
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
   Zhu BR, 2019, SOFT COMPUT, V23, P527, DOI 10.1007/s00500-017-2849-3
   Zuo C, 2018, FUTURE GENER COMP SY, V78, P730, DOI 10.1016/j.future.2016.10.028
NR 26
TC 5
Z9 5
U1 10
U2 36
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2023
VL 139
AR 102889
DI 10.1016/j.sysarc.2023.102889
EA MAY 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I0PM9
UT WOS:000999882100001
DA 2024-07-18
ER

PT J
AU Wu, HY
   Yang, X
   Yue, CT
   Paik, HY
   Kanhere, SS
AF Wu, Huan Yu
   Yang, Xin
   Yue, Chentao
   Paik, Hye-Young
   Kanhere, Salil S.
TI Chain or DAG? Underlying data structures, architectures, topologies and
   consensus in distributed ledger technology: A review, taxonomy and
   research issues
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Blockchain; Direct acyclic graph; Distributed ledger technology; System
   architecture; Data structure; Review
ID BLOCKCHAIN; FRAMEWORK; ALGORITHM; INTERNET
AB Since the advent of blockchain in 2009, it has drawn considerable attention from academia and industry. Later, the notion of Distributed Ledger Technology (DLT) extended the conception of blockchain, which covered both chain-based and Directed Acyclic Graph (DAG)-based immutable databases maintained by multiple participants. A large number of data structures have been proposed in DLTs to meet different applications requirements. This paper presents a survey of different structures designs in DLTs, including chain-based and DAG-based structures. During the reviewing, we also briefly investigate how the structure could affect system functions to solve the application problems and inspire readers to build a connection of the motivations and structure designs. Our contributions include the following: (i) classify and discuss recent, relevant work from the perspective of system structures. (ii) investigate different DLT structures and the motivations of utilising these structures, and analyse corresponding algorithms combined with the structures if possible. (iii) analyse security properties and potential attacks to different structures (iv) point out current challenges and propose future directions of structures and corresponding algorithms in DLT.
C1 [Wu, Huan Yu] Univ Glasgow, Coll Sci & Engn, James Watt Sch Engn, Glasgow G12 8QQ, Scotland.
   [Yang, Xin] Univ Sydney, Sch Comp Sci, Sydney, NSW 2006, Australia.
   [Yue, Chentao] Univ Sydney, Sch Elect & Informat Engn, Sydney, NSW 2006, Australia.
   [Paik, Hye-Young; Kanhere, Salil S.] UNSW Sydney, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
C3 University of Glasgow; University of Sydney; University of Sydney;
   University of New South Wales Sydney
RP Wu, HY (corresponding author), Univ Glasgow, Coll Sci & Engn, James Watt Sch Engn, Glasgow G12 8QQ, Scotland.
EM chentao.yue@sydney.edu.au; xyan5144@uni.sydney.edu.au;
   chentao.yue@sydney.edu.au; h.paik@unsw.edu.au; salil.kanhere@unsw.edu.au
RI Paik, Hye-young/M-8865-2019; kanhere, salil/ABA-2025-2021; YUE,
   Chentao/ABG-6378-2021
OI Paik, Hye-young/0000-0003-4425-7388; kanhere, salil/0000-0002-1835-3475;
   
CR Alam T, 2020, Arxiv, DOI arXiv:2006.03596
   Amiri MJ, 2019, PROC VLDB ENDOW, V12, P1385, DOI 10.14778/3342263.3342275
   [Anonymous], 2021, Hyperledger fabric.
   [Anonymous], 2021, CRYPTOGRAPHIC HASH F
   Badertscher C, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P913, DOI 10.1145/3243734.3243848
   Badr S, 2018, PROCEDIA COMPUT SCI, V141, P159, DOI 10.1016/j.procs.2018.10.162
   Baird Leemon., 2016, Swirlds Tech Report.
   Berdik D, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2020.102397
   Bhutta MNM, 2021, IEEE ACCESS, V9, P61048, DOI 10.1109/ACCESS.2021.3072849
   Bodkhe U, 2020, IEEE ACCESS, V8, P79764, DOI 10.1109/ACCESS.2020.2988579
   Boyen X, 2018, PROCEEDINGS OF THE 2ND ACM WORKSHOP ON BLOCKCHAINS, CRYPTOCURRENCIES, AND CONTRACTS (BCC'18), P21, DOI 10.1145/3205230.3205235
   Bu GW, 2020, 2020 2ND CONFERENCE ON BLOCKCHAIN RESEARCH & APPLICATIONS FOR INNOVATIVE NETWORKS AND SERVICES (BRAINS), P9, DOI [10.1109/BRAINS49436.2020.9223294, 10.1109/brains49436.2020.9223294]
   Bu G, 2019, IEEE CONF COMPUT, P644, DOI [10.1109/INFCOMW.2019.8845163, 10.1109/infcomw.2019.8845163]
   Nunes HC, 2020, Arxiv, DOI arXiv:2005.00895
   Cao B, 2021, Arxiv, DOI arXiv:2105.03572
   Cao KT, 2019, IEEE INT SYMP PARAL, P279, DOI 10.1109/ISPA-BDCloud-SustainCom-SocialCom48970.2019.00049
   Castro M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P173, DOI 10.1145/571637.571640
   Chatzopoulos D, 2020, IEEE INFOCOM SER, P1897, DOI [10.1109/INFOCOM41043.2020.9155497, 10.1109/infocom41043.2020.9155497]
   Chen J, 2018, IEEE INFOCOM SER, P2069
   Cheng LC, 2019, FUTURE GENER COMP SY, V99, P154, DOI 10.1016/j.future.2019.04.028
   Chepurnoy A, 2016, Arxiv, DOI arXiv:1603.07926
   Choi SM, 2018, Arxiv, DOI arXiv:1810.02186
   Churyumov A., 2016, Byteball: A Decentralized System for Storage and Transfer of Value
   Cong KL, 2018, 2018 IFIP NETWORKING CONFERENCE (IFIP NETWORKING) AND WORKSHOPS, P424
   Crain Tyler, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P466, DOI 10.1109/SP40001.2021.00087
   Cui LZ, 2020, IEEE T IND INFORM, V16, P4134, DOI 10.1109/TII.2019.2931157
   Danezis G, 2022, PROCEEDINGS OF THE SEVENTEENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS '22), P34, DOI 10.1145/3492321.3519594
   Demian L.S, 2015, DAGCOIN
   Deuber D, 2019, P IEEE S SECUR PRIV, P124, DOI 10.1109/SP.2019.00039
   Dogecoin, 2021, About us
   Eyal I, 2016, 13TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI '16), P45
   Fan YQ, 2021, FUTURE GENER COMP SY, V124, P33, DOI 10.1016/j.future.2021.04.020
   Fan YQ, 2020, PEER PEER NETW APPL, V13, P1486, DOI 10.1007/s12083-020-00895-5
   Farshid S, 2019, PROCEEDINGS OF THE 52ND ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, P7087
   Feng XQ, 2019, PEER PEER NETW APPL, V12, P934, DOI 10.1007/s12083-018-0685-6
   Franciscon EA, 2019, INT C COMP SUPP COOP, P33, DOI [10.1109/cscwd.2019.8791888, 10.1109/CSCWD.2019.8791888]
   Fu X, 2021, SCI CHINA INFORM SCI, V64, DOI 10.1007/s11432-019-2790-1
   Fu X, 2021, SOFTWARE PRACT EXPER, V51, P1987, DOI 10.1002/spe.2748
   Gai KK, 2020, LECT NOTES COMPUT SC, V12454, P110, DOI 10.1007/978-3-030-60248-2_8
   Gai KK, 2019, IEEE INTERNET THINGS, V6, P7992, DOI 10.1109/JIOT.2019.2904303
   Geyer C.J., 1992, Stat. Sci, V7, P473, DOI DOI 10.1214/SS/1177011137
   Guo BY, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P803, DOI 10.1145/3372297.3417262
   Gupta H, 2019, Arxiv, DOI arXiv:1910.08547
   Hong ZC, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488747
   Hou T., 2021, P 2021 IEEE S COMPUT, P1
   Hu YC, 2020, PROCEEDINGS OF THE 17TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P851
   Huang JQ, 2019, INT CON DISTR COMP S, P1348, DOI 10.1109/ICDCS.2019.00135
   Ismail L, 2019, SYMMETRY-BASEL, V11, DOI 10.3390/sym11101198
   Javaid U, 2020, IEEE INTERNET THINGS, V7, P11815, DOI 10.1109/JIOT.2020.3002711
   Jo Y, 2020, INT CON DISTR COMP S, P765, DOI 10.1109/ICDCS47774.2020.00068
   Karlsson K, 2018, INT CON DISTR COMP S, P1150, DOI 10.1109/ICDCS.2018.00114
   Keidar I, 2021, PROCEEDINGS OF THE 2021 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING (PODC '21), P165, DOI 10.1145/3465084.3467905
   Khan MA, 2018, FUTURE GENER COMP SY, V82, P395, DOI 10.1016/j.future.2017.11.022
   Kim T, 2020, IEEE ACCESS, V8, P225613, DOI 10.1109/ACCESS.2020.3044991
   King S., 2012, Self-Published Paper
   Kokoris-Kogias E, 2018, P IEEE S SECUR PRIV, P583, DOI 10.1109/SP.2018.000-5
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Lao L, 2020, INT PARALL DISTRIB P, P664, DOI 10.1109/IPDPS47924.2020.00074
   LeMahieu Colin, Nano: A Feeless Distributed Cryptocurrency Network
   Lewenberg Y, 2015, LECT NOTES COMPUT SC, V8975, P528, DOI 10.1007/978-3-662-47854-7_33
   Li CX, 2018, Arxiv, DOI arXiv:1805.03870
   Li SZ, 2021, IEEE T INF FOREN SEC, V16, P249, DOI 10.1109/TIFS.2020.3009610
   Liao Zhenjie, 2022, IECON 2022 - 48th Annual Conference of the IEEE Industrial Electronics Society, P1, DOI 10.1109/IECON49645.2022.9968622
   Lunardi R.C., 2018, P NOMS 2018 2018 IEE, P1, DOI DOI 10.1109/NOMS.2018.8406154
   Lunardi RC, 2019, PROCEEDINGS OF THE 16TH EAI INTERNATIONAL CONFERENCE ON MOBILE AND UBIQUITOUS SYSTEMS: COMPUTING, NETWORKING AND SERVICES (MOBIQUITOUS'19), P228, DOI 10.1145/3360774.3360798
   Machado C, 2018, I SYM OBJ-OR R-T D C, P83, DOI 10.1109/ISORC.2018.00019
   Malik S., 2021, arXiv, DOI DOI 10.48550/ARXIV.2105.11217
   Melnyk D, 2020, PROCEEDINGS OF THE 32ND ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES (SPAA '20), P383, DOI 10.1145/3350755.3400272
   Michelin RA, 2018, PROCEEDINGS OF THE 15TH EAI INTERNATIONAL CONFERENCE ON MOBILE AND UBIQUITOUS SYSTEMS: COMPUTING, NETWORKING AND SERVICES (MOBIQUITOUS 2018), P145, DOI 10.1145/3286978.3287019
   Moin S, 2019, FUTURE GENER COMP SY, V100, P325, DOI 10.1016/j.future.2019.05.023
   Monero, 2021, About us
   Nakamoto S., 2008, DECENTRAL BUS REV
   Nguyen Q, 2019, Arxiv, DOI arXiv:1905.04867
   Park S, 2019, ENERGIES, V12, DOI 10.3390/en12183570
   Popov S., 2018, The tangle white paper
   Popov S, 2016, cit. on, P131
   Puthal D, 2019, I SYMP CONSUM ELECTR, DOI 10.1109/ICCE.2019.8662009
   Qi ZY, 2018, PROCEEDINGS OF 2018 1ST IEEE INTERNATIONAL CONFERENCE ON HOT INFORMATION-CENTRIC NETWORKING (HOTICN 2018), P252, DOI 10.1109/HOTICN.2018.8605959
   Ripple, 2021, US
   Saad M, 2020, IEEE COMMUN SURV TUT, V22, P1977, DOI 10.1109/COMST.2020.2975999
   Sapirshtein A, 2017, LECT NOTES COMPUT SC, V9603, P515, DOI 10.1007/978-3-662-54970-4_30
   Shapiro M, 2011, LECT NOTES COMPUT SC, V6976, P386, DOI 10.1007/978-3-642-24550-3_29
   Sohrabi N, 2020, IEEE ACCESS, V8, P158893, DOI 10.1109/ACCESS.2020.3020319
   SOMPOLINSKY Y., 2018, PHANTOM GHOSTDAG 2 S
   Sompolinsky Y., 2016, Cryptology ePrint Archive
   Sompolinsky Y, 2015, LECT NOTES COMPUT SC, V8975, P507, DOI 10.1007/978-3-662-47854-7_32
   Szabo N., 1997, First Monday, V2
   Tian ZH, 2019, INFORM SCIENCES, V491, P151, DOI 10.1016/j.ins.2019.04.011
   Vitalik B., 2016, CRITICAL UPDATE RE D
   Waheed N, 2021, ACM COMPUT SURV, V53, DOI 10.1145/3417987
   Wan Ziyu, 2022, IEEE TPAMI, P1
   Wang Q, 2022, Arxiv, DOI arXiv:2012.06128
   Wang Q, 2020, INTERNET THINGS-NETH, V10, DOI 10.1016/j.iot.2019.100081
   Wang TY, 2022, IEEE INTERNET THINGS, V9, P14478, DOI 10.1109/JIOT.2021.3108527
   Wu HY, 2021, IEEE INT CONF TRUST, P976, DOI 10.1109/TrustCom53373.2021.00136
   Xu XW, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ARCHITECTURE (ICSA 2017), P243, DOI 10.1109/ICSA.2017.33
   Yang D, 2020, 2020 2ND INTERNATIONAL CONFERENCE ON BLOCKCHAIN TECHNOLOGY (ICBCT 2020), P1, DOI 10.1145/3390566.3391665
   Yu GS, 2020, IEEE ACCESS, V8, P14155, DOI 10.1109/ACCESS.2020.2965147
   Zhang WB, 2020, FUTURE GENER COMP SY, V108, P574, DOI 10.1016/j.future.2020.03.009
   Zhang ZY, 2019, Arxiv, DOI arXiv:1902.09031
   Zhaoming Yin, 2021, Proceedings of the Future Technologies Conference (FTC) 2020. Advances in Intelligent Systems and Computing (AISC 1289), P499, DOI 10.1007/978-3-030-63089-8_32
   Zou YJ, 2020, IEEE ACCESS, V8, P187182, DOI 10.1109/ACCESS.2020.3030491
NR 102
TC 3
Z9 3
U1 3
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102720
DI 10.1016/j.sysarc.2022.102720
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200012
DA 2024-07-18
ER

PT J
AU Sun, H
   Cheng, X
   Zhang, CW
   Yue, YL
   Qin, X
AF Sun, Hui
   Cheng, Xiang
   Zhang, Chaowei
   Yue, Yinliang
   Qin, Xiao
TI HIPA: A hybrid load balancing method in SSDs for improved parallelism
   performance
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hybrid allocation strategy; Scheduling; Parallelism; Load imbalance;
   Solid state disk
ID EXPLOITING INTERNAL PARALLELISM
AB NAND Flash-based SSDs have been widely adopted as underlying storage devices in storage systems thanks to high random performance in the SSDs. Because of inherent rich parallelism resources (channel, chip, plane, and die) inside an SSD, many researchers pay much attention on parallelism improvement. Page allocation policies (static and dynamic page allocation) in an SSD aim to translate logical addresses of I/O requests on the host into physical addresses in flash memory space. Existing static page allocation policies suffer from severe load unbalance inside SSDs. Dynamic allocation policies employed in high-performance SSDs address the load balancing issue. However, dynamic allocation-based I/O requests flow into fewer parallelism resources, deteriorating read I/O-requests parallelism. Recognizing that SSD performance can be optimized by reducing read parallelism loss, we propose a hybrid page allocation strategy named HIPA to fully exploit the advantages of dynamic and static allocation to achieve read/write parallelisms inside an SSD. HIPA embraces a load prediction mechanism to monitor die-level load in real-time, thereby determining a page allocation policy based on the status of die-level load. A static page allocation policy is triggered in case of balanced die-level load. When performance degrades due to imbalance in die-level load, HIPA dynamically changes the gear to a dynamic allocation policy, aiming to balance the load on dies. Thus, HIPA achieves the maximum read parallelism rather than crumbling write performance. Conducting the extensive experiments, we validate the advantages of HIPA in terms of average response time, plane-level write, and erase standard deviation. The findings unveil that compared with the four popular page allocation policies (CWDP, CHIP-D, DIE-D, and PLANE-D), HIPA slashes the average response time by up to 58% with an average of 20% and 81% with an average of 33% compared with the dynamic allocation (DIE-D) with the lowest response time and the static strategy, respectively; specialIntscript drives up the write standard deviation degree of the static strategy by up to 44%; specialIntscript improves erase standard deviation rate by up to 43%.
C1 [Sun, Hui; Cheng, Xiang] Anhui Univ, Sch Comp Sci & Technol, Jiu Long Rd 111, Hefei 230601, Anhui, Peoples R China.
   [Zhang, Chaowei] Yangzhou Univ, Coll Informat Engn, Daxue South Rd, Yangzhou 225009, Jiangsu, Peoples R China.
   [Yue, Yinliang] Zhongguancun Lab, Cuihu North Rd 2, Beijing 100094, Peoples R China.
   [Qin, Xiao] Auburn Univ, Quad Ctr Auburn, Dept Comp Sci & Software Engn, Auburn, AL 36849 USA.
C3 Anhui University; Yangzhou University; Zhongguancun Laboratory; Auburn
   University System; Auburn University
RP Sun, H (corresponding author), Anhui Univ, Sch Comp Sci & Technol, Jiu Long Rd 111, Hefei 230601, Anhui, Peoples R China.; Yue, YL (corresponding author), Zhongguancun Lab, Cuihu North Rd 2, Beijing 100094, Peoples R China.
EM sunhui@ahu.edu.cn; e20301236@stu.ahu.edu.cn; cwzhang@yzu.edu.cn;
   yylhust@qq.com; xqin@auburn.edu
RI yue, yin/KGM-0300-2024
FU National Natural Science Foundation of China [62072001, 61702004]; State
   Key Lab-oratory of Computer Architecture (ICT, CAS) , China
   [CARCH201915]; Natural Science Research Projects at Higher Institutions
   in Anhui Province, China [KJ2017A015]; University Synergy Innovation
   Program of Anhui Province, China [GXXT-2019-007]; U.S. National Science
   Foundation [IIS-1618669, OAC-1642133, CCF-0845257]
FX This work is supported in part by National Natural Science Foundation of
   China under Grants 62072001 and 61702004, State Key Lab-oratory of
   Computer Architecture (ICT, CAS) , China under Grant No. CARCH201915,
   Natural Science Research Projects at Higher Institutions in Anhui
   Province, China (KJ2017A015) , and University Synergy Innovation Program
   of Anhui Province, China, (GXXT-2019-007) . Xiao Qin's work is supported
   by the U.S. National Science Foundation under Grants IIS-1618669,
   OAC-1642133, CCF-0845257.
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], 2012, 4 USENIX WORKSHOP HO
   Cai Y, 2017, P IEEE, V105, P1666, DOI 10.1109/JPROC.2017.2713127
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Elyasi N, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P375, DOI 10.1145/3037697.3037728
   Gao C., 2014, 2014 30 S MASS STOR, P1
   Gao CM, 2020, IEEE T PARALL DISTR, V31, P2185, DOI 10.1109/TPDS.2020.2987894
   Gao CM, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131850
   Guo JY, 2017, INT PARALL DISTRIB P, P1184, DOI 10.1109/IPDPS.2017.55
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hu Y, 2013, IEEE T COMPUT, V62, P1141, DOI 10.1109/TC.2012.60
   Jung M, 2012, CONF PROC INT SYMP C, P404
   Lee J, 2013, IEEE T COMPUT AID D, V32, P247, DOI 10.1109/TCAD.2012.2227479
   Liu CY, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS)
   Lung M, 2014, INT S HIGH PERF COMP, P524
   Lv Y. -H., 2020, 2020 14 EUROPEAN C A, P1
   Micron Technology Inc, 2014, NAND FLASH MEM MLC M
   Murugan M, 2011, IEEE S MASS STOR SYS
   Nam EH, 2011, IEEE T COMPUT, V60, P653, DOI 10.1109/TC.2010.209
   Park SY, 2010, IEEE COMPUT ARCHIT L, V9, P9, DOI 10.1109/L-CA.2010.3
   Shahidi N, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P561, DOI 10.1109/SC.2016.47
   Shin JY, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P338, DOI 10.1145/1542275.1542324
   SNIA, 2007, STOR NETW IND ASS IO
   Sun H, 2021, IEEE T PARALL DISTR, V32, P1437, DOI 10.1109/TPDS.2021.3052028
   Tavakkol Arash, 2014, ACM SIGMETRICS Performance Evaluation Review, V42, P551, DOI 10.1145/2591971.2592013
   Tavakkol A., 2016, ACM TRANS MODELING P, V1, DOI DOI 10.1145/2829974
   Tavakkol A, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P49
   Tavakkol A, 2016, IEEE COMPUT ARCHIT L, V15, P121, DOI 10.1109/LCA.2015.2461162
   Wu G., 2012, P 10 USENIX C FIL ST, V12, P10
   Wu S., 2016, P 2016 INT C SUP, P1
   Yan SQ, 2017, ACM T STORAGE, V13, DOI 10.1145/3121133
   Yang TM, 2019, DES AUT TEST EUROPE, P1293, DOI [10.23919/DATE.2019.8715070, 10.23919/date.2019.8715070]
   Yongkun Li, 2013, Performance Evaluation Review, V41, P179
   Zertal S, 2015, PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2015), P143, DOI 10.1109/HPCSim.2015.7237033
NR 34
TC 3
Z9 3
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102705
DI 10.1016/j.sysarc.2022.102705
EA AUG 2022
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200009
DA 2024-07-18
ER

PT J
AU Wang, RK
   Gu, CJ
   He, SB
   Shi, ZG
   Meng, WC
AF Wang, Rongkai
   Gu, Chaojie
   He, Shibo
   Shi, Zhiguo
   Meng, Wenchao
TI An interoperable and flat Industrial Internet of Things architecture for
   low latency data collection in manufacturing systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IIoT system architecture; OPC UA; SDN; Edge gateway
ID OPC UA
AB Industrial Internet of Things seeks to integrate Cloud-Edge-End computing architecture into existing manufac-turing systems as an emerging and prospective paradigm of intelligent manufacturing to increase productivity and efficiency. Nowadays, most existing systems adopt a traditional pyramidal architecture for data collection. However, with the increasing of heterogeneous devices and diverse communication protocols, interoperability and latency become a challenging and open issue that brings difficulty to the data collection. In this paper, we propose an interoperable and flat Industrial Internet of Things architecture for low latency data collection based on two emerging technologies, OPC UA and Software-Defined Networking (SDN). The OPC UA-based edge intelligent gateway shields the heterogeneity of devices by providing a unified semantic information model and standard data access interface. SDN delivers flexible configuration and centralized control of the network resource and scheduling, which improves resilience and manageability. Moreover, we implement the proposed architecture on a discrete intelligent manufacturing production line testbed to evaluate its feasibility. The experiment results demonstrate that the proposed architecture can improve interoperability and latency for legacy manufacturing systems.
C1 [Wang, Rongkai; Gu, Chaojie; He, Shibo; Shi, Zhiguo; Meng, Wenchao] Zhejiang Univ, State Key Lab Ind Control Technol, Zheda Rd 38, Hangzhou 310000, Peoples R China.
   [Wang, Rongkai; Gu, Chaojie; He, Shibo; Meng, Wenchao] Zhejiang Univ, Coll Control Sci & Engn, Zheda Rd 38, Hangzhou 310027, Peoples R China.
   [Shi, Zhiguo] Zhejiang Univ, Coll Informat Sci & Elect Engn, Zheda Rd 38, Hangzhou 310027, Peoples R China.
   [Gu, Chaojie] Zhejiang Univ, State Key Lab Ind Control Technol, Zheda Rd 38, Hangzhou 310000, Peoples R China.
C3 Zhejiang University; Zhejiang University; Zhejiang University; Zhejiang
   University
RP Gu, CJ (corresponding author), Zhejiang Univ, State Key Lab Ind Control Technol, Zheda Rd 38, Hangzhou 310000, Peoples R China.
EM rk_wang@zju.edu.cn; gucj@zju.edu.cn; s18he@zju.edu.cn; shizg@zju.edu.cn;
   wmengzju@zju.edu.cn
RI wang, wei/JBS-7400-2023; zhang, lin/IZQ-4870-2023; LI,
   XIAO/JCE-6169-2023; He, Shibo/AAC-5446-2019; yang, qing/JBR-8440-2023;
   Wang, Rongkai/IUN-9246-2023
OI Wang, Rongkai/0000-0001-6719-2703; Gu, Chaojie/0000-0003-2153-811X
FU National Key R&D Program of China [2018YFB1702100]; NSFC [U1909207];
   Major Key Project of PCL [PCL2021A09]
FX A preliminary version of this work appears in 2020 IEEE 18th
   International Conference on Industrial Informatics (INDIN). This work
   was partially supported by National Key R & D Program of China (No.
   2018YFB1702100), NSFC (No. U1909207), and Major Key Project of PCL (No.
   PCL2021A09)
CR Lam AN, 2019, IEEE IND ELEC, P5486, DOI 10.1109/IECON.2019.8926972
   [Anonymous], 2014, OPEN VSWITCH
   Ben Hadj Said Siwar, 2019, ACM SIGBED Review, V16, P27, DOI 10.1145/3314206.3314210
   Bohm M., 2018, 23 ITG FACHTAGUNG MO
   Bruckner D, 2019, P IEEE, V107, P1121, DOI 10.1109/JPROC.2018.2888703
   Crespi RS, 2019, IEEE INT C EMERG, P1256, DOI [10.1109/etfa.2019.8869358, 10.1109/ETFA.2019.8869358]
   Dalla'Ora N, 2022, IEEE T EMERG TOP COM, V10, P46, DOI 10.1109/TETC.2021.3132432
   de Oliveira G. W., 2021, PROC IEEE LATINCOM, P1
   Eckhardt A, 2018, IEEE INT C EMERG, P1071, DOI 10.1109/ETFA.2018.8502445
   GmbH H, 2021, UAEXPERT
   Halba K., 2018, ARXIV PREPRINT ARXIV
   Henneke D., 2018, 2018 14 IEEE INT WOR, P1
   Ioana A, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20164624
   Jeon B, 2020, J INTELL MANUF, V31, P1837, DOI 10.1007/s10845-020-01539-4
   Ji LY, 2022, IEEE T IND INFORM, V18, P4297, DOI 10.1109/TII.2021.3131355
   Kim J., INT J INTERNET BROAD, V13, P121
   KongHui Technology Co. Ltd, MFC 3102
   Lee K, 2019, IEEE INTERNET THINGS, V6, P6325, DOI 10.1109/JIOT.2019.2915921
   Lee YK, 2019, IEEE IND ELEC, P4235, DOI 10.1109/IECON.2019.8926787
   Liu C, 2019, J MANUF SYST, V51, P61, DOI 10.1016/j.jmsy.2019.04.006
   Liu SH, 2022, IEEE T NETW SCI ENG, V9, P3212, DOI 10.1109/TNSE.2021.3110677
   Ltd SBS Science & Technology Co, 2021, SIG 0600
   Mabkhot MM, 2018, MACHINES, V6, DOI 10.3390/machines6020023
   Madiwalar B, 2019, IEEE INT C EMERG, P126, DOI [10.1109/etfa.2019.8869525, 10.1109/ETFA.2019.8869525]
   Mahnke W, 2009, OPC unified architecture
   Netes V., 2019, C OPEN INNOVATIONS A, V24, P704
   open62541 Community, 2021, OPEN62541
   Panda SK, 2018, IEEE INT C EMERG, P1095, DOI 10.1109/ETFA.2018.8502663
   Park HM, 2019, IEEE INTL CONF IND I, P1002, DOI [10.1109/indin41052.2019.8972187, 10.1109/INDIN41052.2019.8972187]
   Patera L., 2021, SENSORS-BASEL
   Profanter S, 2017, IEEE INT C EMERG
   Ryu S., 2015, Framework community: Ryu sdn framework
   Sauter T, 2011, IEEE IND ELECTRON M, V5, P35, DOI 10.1109/MIE.2011.942175
   Thorat P., 2020, COGNITIVE IOT NETWOR, P33
   Toc SI, 2018, I S INTELL SYST INFO, P99, DOI 10.1109/SISY.2018.8524749
   Trunzer E, 2019, IEEE IND ELEC, P2830, DOI 10.1109/IECON.2019.8927399
   Wan JF, 2018, IEEE COMMUN MAG, V56, P52, DOI 10.1109/MCOM.2018.1700629
   Wang R., 2021, P INT C INT TECHN EM, P131
   Wollschlaeger M, 2017, IEEE IND ELECTRON M, V11, P17, DOI 10.1109/MIE.2017.2649104
   Xia YZ, 2023, IEEE T NETW SCI ENG, V10, P1256, DOI 10.1109/TNSE.2022.3154760
   Ye X, 2018, IEEE INT C EMERG, P543, DOI 10.1109/ETFA.2018.8502637
   Ying Hsun Lai, 2020, Indo - Taiwan 2nd International Conference on Computing, Analytics and Networks (Indo-Taiwan ICAN 2020). Proceedings, P335, DOI 10.1109/Indo-TaiwanICAN48429.2020.9181337
NR 42
TC 12
Z9 12
U1 7
U2 47
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102631
DI 10.1016/j.sysarc.2022.102631
EA JUL 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3C8PK
UT WOS:000828879400003
DA 2024-07-18
ER

PT J
AU Li, XX
   Qin, YC
   Liu, ZZ
   Zomaya, A
   Liao, XK
AF Li, Xiaoxue
   Qin, Yunchuan
   Liu, Zhizhong
   Zomaya, Albert
   Liao, Xiangke
TI Towards efficient and robust intelligent mobile vision system via small
   object aware parallel offloading
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Mobile computing; Object detection; Parallel offloading
AB As mobile devices continuously generate streams of images and videos, intelligent mobile vision applications are rapidly emerging. An ideal object detection system for mobile vision applications should be accurate and real-time. Nevertheless, it is non-trivial to achieve these goals utilizing resource-constrained mobile devices. In this work, we propose an efficient and robust intelligent mobile vision system AREdge via small object aware parallel offloading. We find that the detection performance of small objects is a core factor that affects detection accuracy. To tackle this, we design a local lightweight DNN model that runs on mobile devices to detect big objects fast and identify the regions of interest (RoIs) that may have small objects. These areas are then cropped and offloaded to multiple edge servers for more accurate detection based on complex and large-scale DNN models. To further improve the performance, we propose a dynamic area-aware parallel offloading scheme for fine-grained parallel execution on multiple edge servers. Experimental results show that the accuracy of AREdge is 214.27% higher than that of the local detection in small objects. It also reduces the detection latency by 20.68% on average over the offloading method based on full images and well-used object detection models.
C1 [Li, Xiaoxue; Qin, Yunchuan; Liu, Zhizhong; Liao, Xiangke] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Peoples R China.
   [Zomaya, Albert] Univ Sydney, Sch Comp Sci, Sydney, NSW, Australia.
C3 Hunan University; University of Sydney
RP Qin, YC (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Peoples R China.
EM qinyunchuan@hnu.edu.cn
RI Liu, zhi-zhong/HJA-6363-2022; Zomaya, Albert Y./G-9697-2017
OI Zomaya, Albert Y./0000-0002-3090-1059; Yunchuan, Qin/0000-0003-2115-858X
FU National Key R&D Program of China [2020YFB2104000]; Program of National
   Natural Science Foundation of China [61860206011]
FX The research was partially funded by the National Key R&D Program of
   China (Grant No. 2020YFB2104000) and the Program of National Natural
   Science Foundation of China (Grant No. 61860206011).
CR Arik SO, 2017, PR MACH LEARN RES, V70
   Bochkovskiy A, 2020, Arxiv, DOI arXiv:2004.10934
   Cen Chen, 2022, IEEE Transactions on Circuits and Systems for Video Technology, V32, P240, DOI 10.1109/TCSVT.2021.3058098
   Chen C, 2020, ACM T KNOWL DISCOV D, V14, DOI 10.1145/3385414
   Chen TYH, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P155, DOI 10.1145/2809695.2809711
   Chen YD, 2019, IEEE T PARALL DISTR, V30, P923, DOI 10.1109/TPDS.2018.2871189
   Devlin J, 2019, Arxiv, DOI arXiv:1810.04805
   Duan MX, 2021, ACM T INTEL SYST TEC, V12, DOI 10.1145/3418285
   Emmons J, 2019, PROCEEDINGS OF THE 2019 WORKSHOP ON HOT TOPICS IN VIDEO ANALYTICS AND INTELLIGENT EDGES (HOTEDGEVIDEO '19), P27, DOI 10.1145/3349614.3356023
   Figurnov M, 2017, PROC CVPR IEEE, P1790, DOI 10.1109/CVPR.2017.194
   Ge Z, 2021, Arxiv, DOI arXiv:2107.08430
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   Habak K, 2015, 2015 IEEE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, P9, DOI 10.1109/CLOUD.2015.12
   Hanyao MX, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488741
   Hao Wu, 2020, MobiSys '20: Proceedings of the 18th International Conference on Mobile Systems, Applications, and Services, P448, DOI 10.1145/3386901.3388917
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   He ZZ, 2019, PROC CVPR IEEE, P11430, DOI 10.1109/CVPR.2019.01170
   Howard A. G., 2017, arXiv
   Hu PY, 2017, PROC CVPR IEEE, P1522, DOI 10.1109/CVPR.2017.166
   Jang W, 2020, REAL TIM SYST SYMP P, P191, DOI 10.1109/RTSS49844.2020.00027
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kumar K, 2013, MOBILE NETW APPL, V18, P129, DOI 10.1007/s11036-012-0368-0
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Li JN, 2018, IEEE T MULTIMEDIA, V20, P985, DOI 10.1109/TMM.2017.2759508
   Li KL, 2015, IEEE T PARALL DISTR, V26, P196, DOI 10.1109/TPDS.2014.2308221
   Li YQ, 2020, SIGCOMM '20: PROCEEDINGS OF THE 2020 ANNUAL CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION ON THE APPLICATIONS, TECHNOLOGIES, ARCHITECTURES, AND PROTOCOLS FOR COMPUTER COMMUNICATION, P359, DOI 10.1145/3387514.3405874
   Liao PC, 2016, LECT NOTES ARTIF INT, V9736, P311, DOI 10.1007/978-3-319-40030-3_31
   Lin TY, 2017, IEEE I CONF COMP VIS, P2999, DOI 10.1109/ICCV.2017.324
   Lin TY, 2017, PROC CVPR IEEE, P936, DOI 10.1109/CVPR.2017.106
   Liu LY, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3300116
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Liu Y, 2018, PROC CVPR IEEE, P6985, DOI 10.1109/CVPR.2018.00730
   Naderiparizi S, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P292, DOI 10.1145/3081333.3081347
   Redmon J, 2018, Arxiv, DOI [arXiv:1804.02767, DOI 10.1109/CVPR.2017.690, DOI 10.48550/ARXIV.1804.02767]
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Simonyan K., 2014, CORR
   Teichmann M, 2018, IEEE INT VEH SYM, P1013, DOI 10.1109/IVS.2018.8500504
   Tijtgat N, 2017, IEEE INT CONF COMP V, P2110, DOI 10.1109/ICCVW.2017.247
   Toshniwa A, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P147, DOI 10.1145/2588555.2595641
   Ünel FÖ, 2019, IEEE COMPUT SOC CONF, P582, DOI 10.1109/CVPRW.2019.00084
   Voulodimos A, 2018, COMPUT INTEL NEUROSC, V2018, DOI 10.1155/2018/7068349
   Wang Y., 2021, arXiv
   Xu MW, 2019, WEB CONFERENCE 2019: PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE (WWW 2019), P2125, DOI 10.1145/3308558.3313591
   Yi SH, 2017, INT CON DISTR COMP S, P2573, DOI 10.1109/ICDCS.2017.182
   Yim J, 2017, PROC CVPR IEEE, P7130, DOI 10.1109/CVPR.2017.754
   Zhang B, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P236, DOI 10.1145/3230543.3230554
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang HY, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P377
   Zhang WY, 2021, PROCEEDINGS OF THE 27TH ACM ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (ACM MOBICOM '21), P201, DOI 10.1145/3447993.3448628
   Zhang WY, 2019, IEEE INFOCOM SER, P1270, DOI [10.1109/INFOCOM.2019.8737478, 10.1109/infocom.2019.8737478]
NR 53
TC 0
Z9 0
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102595
DI 10.1016/j.sysarc.2022.102595
EA JUN 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800002
DA 2024-07-18
ER

PT J
AU Guo, C
   Wang, Q
   Dai, HN
   Wang, H
   Li, P
AF Guo, Cai
   Wang, Qian
   Dai, Hong-Ning
   Wang, Hao
   Li, Ping
TI LNNet: Lightweight Nested Network for motion deblurring
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Lightweight AI model; Nested neural network; Motion deblurring; Mobile
   edge computing
ID DEEP NEURAL-NETWORKS; MODEL COMPRESSION; ACCELERATION; ALLOCATION; DARK;
   GAN
AB Motion deblurring methods based on convolutional neural networks (CNN) have recently demonstrated their advantages over conventional methods. However, repetitions of scaling or slicing operations of these methods on the input images inevitably lead to spatial information loss. Meanwhile, some recent methods based on complex models inevitably bring a large model size and huge computing cost. It is still challenging to balance the deblurring performance and the cost. To this end, we propose a lightweight nested network (LNNet) for the motion-deblurring task. Our LNNet leverages several simple yet efficient sub-networks to process motion deblurring features at each stage. We design a nested connection, which is conducive to the model size reduction when connecting sub-networks so as to reuse deblurring information and facilitate deblurring information diversity. Meanwhile, we introduce the feature-fusion module to improve deblurring performance further. We perform extensive experiments on a workstation platform and an embedded mobile edge computing (MEC) platform to evaluate our LNNet as well as other existing methods. Extensive experimental results demonstrate that our LNNet achieves superior deblurring performance than state-of-the-art methods with a small model size within a short running time. Moreover, experimental results also show that our model is quite suitable for other embedded devices.
C1 [Guo, Cai] Hanshan Normal Univ, Network & Educ Technol Ctr, Chaozhou, Guangdong, Peoples R China.
   [Guo, Cai; Wang, Qian] Macau Univ Sci & Technol, Fac Innovat Engn, Sch Comp Sci & Engn, Taipa, Macao, Peoples R China.
   [Dai, Hong-Ning] Lingnan Univ, Dept Comp & Decis Sci, Hong Kong, Peoples R China.
   [Wang, Hao] Norwegian Univ Sci & Technol, Dept Comp Sci, Gjovik, Norway.
   [Li, Ping] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
C3 Hanshan Normal University; Macau University of Science & Technology;
   Lingnan University; Norwegian University of Science & Technology (NTNU);
   Hong Kong Polytechnic University
RP Dai, HN (corresponding author), Lingnan Univ, Dept Comp & Decis Sci, Hong Kong, Peoples R China.
EM hndai@ieee.org
RI Wang, Hao/B-3650-2019; Dai, Hong-Ning/B-1931-2012; Guo,
   Cai/HZI-6956-2023
OI Wang, Hao/0000-0001-9301-5989; Dai, Hong-Ning/0000-0001-6165-4196; Guo,
   Cai/0000-0001-7524-2272
FU Science and Technology Planning Project of Guangdong Province, China
   [2022A1515011551, GDKTP202004920, 2017A040405063, 2015B090922014];
   Research Project of Guangdong Provincial Department of Education
   [2021KTSCX07]; Doctor Starting Fund of Hanshan Formal University, China
   [QD20190628]; Macao Science and Technology Development Fund under Macao
   Funding Scheme for Key R D Projects [0025/2019/AKP]; International
   Cooperation Project of Guangdong Province [2021A0505030017]; Hong Kong
   Polytechnic University [P0030419, P0035358]
FX The work described in this paper was partially supported by Science and
   Technology Planning Project of Guangdong Province, China
   (2022A1515011551, GDKTP202004920, 2017A040405063, 2015B090922014) ,
   Research Project of Guangdong Provincial Department of Education
   (2021KTSCX07) , Doctor Starting Fund of Hanshan Formal University, China
   (QD20190628) , Macao Science and Technology Development Fund under Macao
   Funding Scheme for Key R & D Projects (0025/2019/AKP) , a grant from the
   International Cooperation Project of Guangdong Province (Project No:
   2021A0505030017) , and in part by the Hong Kong Polytechnic University
   under Grant P0030419 and Grant P0035358.
CR Cai JR, 2020, IEEE T IMAGE PROCESS, V29, P6885, DOI 10.1109/TIP.2020.2995048
   Chakrabarti A, 2016, LECT NOTES COMPUT SC, V9907, P221, DOI 10.1007/978-3-319-46487-9_14
   Cheng Y, 2018, IEEE SIGNAL PROC MAG, V35, P126, DOI 10.1109/MSP.2017.2765695
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Deng XH, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101778
   Gao HY, 2019, PROC CVPR IEEE, P3843, DOI 10.1109/CVPR.2019.00397
   Grzesik Piotr, 2021, Computational Science - ICCS 2021. 21st International Conference. Lecture Notes in Computer Science (LNCS 12745), P500, DOI 10.1007/978-3-030-77970-2_38
   He KM, 2017, IEEE I CONF COMP VIS, P2980, DOI [10.1109/ICCV.2017.322, 10.1109/TPAMI.2018.2844175]
   Hu XB, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P4278, DOI 10.1109/ICCV48922.2021.00426
   Ji C, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102183
   Kirchhoffer Heiner, IEEE T CIRC SYST VID
   Kui Jiang, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P8343, DOI 10.1109/CVPR42600.2020.00837
   Kupyn O, 2019, IEEE I CONF COMP VIS, P8877, DOI 10.1109/ICCV.2019.00897
   Kupyn O, 2018, PROC CVPR IEEE, P8183, DOI 10.1109/CVPR.2018.00854
   Lai WS, 2017, PROC CVPR IEEE, P5835, DOI 10.1109/CVPR.2017.618
   Li J., 2021, P IEEE CVF INT C COM, P4116
   Li Jichun, IEEE T MULTIMED, V23, P2986
   Li J, 2016, J VIS COMMUN IMAGE R, V40, P14, DOI 10.1016/j.jvcir.2016.06.003
   Li XW, 2021, COMPUT COMMUN, V173, P183, DOI 10.1016/j.comcom.2021.04.005
   Li Z, 2019, PROC CVPR IEEE, P3862, DOI 10.1109/CVPR.2019.00399
   Lim S, 2020, IEEE SIGNAL PROC LET, V27, P835, DOI 10.1109/LSP.2020.2995106
   Liu Ting, J SYST ARCHIT, V116
   Mao XJ, 2016, ADV NEUR IN, V29
   Mao YY, 2017, IEEE COMMUN SURV TUT, V19, P2322, DOI 10.1109/COMST.2017.2745201
   Nah S, 2017, PROC CVPR IEEE, P257, DOI 10.1109/CVPR.2017.35
   Ouyang Y, 2019, IMAGE VISION COMPUT, V88, P113, DOI 10.1016/j.imavis.2019.05.007
   Ouyang ZC, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101835
   Pan JS, 2018, IEEE T PATTERN ANAL, V40, P2315, DOI 10.1109/TPAMI.2017.2753804
   Pan JS, 2019, IEEE T PATTERN ANAL, V41, P1412, DOI 10.1109/TPAMI.2018.2832125
   Passalis N, 2019, IEEE T NEUR NET LEAR, V30, P1705, DOI 10.1109/TNNLS.2018.2872995
   Paszke A, 2019, ADV NEUR IN, V32
   Qin X, 2020, AAAI CONF ARTIF INTE, V34, P11908
   Schuler CJ, 2016, IEEE T PATTERN ANAL, V38, DOI 10.1109/TPAMI.2015.2481418
   Shen H, 2019, J SYST ARCHITECT, V97, P130, DOI 10.1016/j.sysarc.2019.01.005
   Shen ZY, 2019, IEEE I CONF COMP VIS, P5571, DOI 10.1109/ICCV.2019.00567
   Sheng B, 2020, IEEE T CIRC SYST VID, V30, P955, DOI 10.1109/TCSVT.2019.2901629
   Srivastava S, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102152
   Suin M, 2020, PROC CVPR IEEE, P3603, DOI 10.1109/CVPR42600.2020.00366
   Sun J, 2015, PROC CVPR IEEE, P769, DOI 10.1109/CVPR.2015.7298677
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tang CG, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102331
   Tao X, 2018, PROC CVPR IEEE, P8174, DOI 10.1109/CVPR.2018.00853
   Wang CY, 2021, PROC CVPR IEEE, P13024, DOI 10.1109/CVPR46437.2021.01283
   Wang M, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102094
   Wang Q, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102133
   Wang WJ, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102122
   Wu BJ, 2020, NEURAL NETWORKS, V132, P309, DOI 10.1016/j.neunet.2020.09.006
   Xia M, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.101991
   Xu Z, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101762
   Yang AP, 2020, INFORM SCIENCES, V516, P220, DOI 10.1016/j.ins.2019.12.057
   Yu X, 2014, IEEE T MULTIMEDIA, V16, P1510, DOI 10.1109/TMM.2014.2321734
   Zhang HG, 2019, PROC CVPR IEEE, P5971, DOI 10.1109/CVPR.2019.00613
   Zhang KL, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102101
   Zhao HT, 2021, J VIS COMMUN IMAGE R, V74, DOI 10.1016/j.jvcir.2020.102921
   Zhao ZH, 2020, ADV ENG INFORM, V43, DOI 10.1016/j.aei.2020.101044
   Zheng S, 2019, IEEE SIGNAL PROC LET, V26, P1546, DOI 10.1109/LSP.2019.2939752
   Zhou JH, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3339308
NR 57
TC 2
Z9 2
U1 6
U2 29
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102584
DI 10.1016/j.sysarc.2022.102584
EA JUN 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C5AX
UT WOS:000810882400004
DA 2024-07-18
ER

PT J
AU Li, Y
   Zeng, LF
   Chen, G
   Gu, CH
   Luo, F
   Ding, WC
   Shi, Z
   Fuentes, J
AF Li, Yong
   Zeng, Lingfang
   Chen, Guang
   Gu, Chunhua
   Luo, Fei
   Ding, Weichao
   Shi, Zhan
   Fuentes, Joel
TI A Multi-hashing Index for hybrid DRAM-NVM memory systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Persist memory; Storage; Hash; Cuckoo filter
ID PERFORMANCE; TREES
AB Hybrid memory systems composed of DRAM and Non-Volatile Memory (NVM) promise the capacity benefits of NVM and the low-latency benefits of DRAM. Most existing hash-based indexes are designed for NVM only and do not exploit the benefits of DRAM. In this paper, we proposed a novel hybrid DRAM-NVM persistent and concurrent hashing index, named Multi-Hashing Index (MuHash). MuHash uses a multi-hash function scheme to solve the cascading write problem of open-addressed hash-based indexes in NVM. It employs a Cuckoo Filter, an approximate membership query data structure, to prune unnecessary NVM accesses for improving read performance. To maximize throughput in multi-thread environments, MuHash also includes a fine-grained concurrency control mechanism. We implemented MuHash for Intel Optane DC Persist Memory, and single core experiments shows that MuHash achieves up to 90% higher read throughput compared to state-of-the-art hash-based indexes. On multicore experiments, MuHash achieves near-linear scalability for all operations.
C1 [Li, Yong; Gu, Chunhua; Luo, Fei; Ding, Weichao] East China Univ Sci & Technol, Sch Informat Sci & Engn, Shanghai, Peoples R China.
   [Li, Yong; Zeng, Lingfang; Chen, Guang] Zhejiang Lab, Hangzhou, Peoples R China.
   [Shi, Zhan] Huazhong Univ Sci & Technol, Sch Comp, Wuhan Natl Lab Optoelect, Wuhan, Peoples R China.
   [Fuentes, Joel] Univ Bio Bio, Dept Comp Sci & Informat Technol, Chillan, Chile.
C3 East China University of Science & Technology; Zhejiang Laboratory;
   Huazhong University of Science & Technology; Universidad del Bio-Bio
RP Luo, F (corresponding author), East China Univ Sci & Technol, Sch Informat Sci & Engn, Shanghai, Peoples R China.; Zeng, LF (corresponding author), Zhejiang Lab, Hangzhou, Peoples R China.
EM yongli@ecust.edu.cn; zenglf@zhejianglab.com; luof@ecust.edu.cn
RI Luo, Fei/IZQ-5485-2023; Fuentes, Joel/H-7024-2014; tong,
   li/KDO-7821-2024; Wang, Zixi/KEI-0077-2024
OI Luo, Fei/0000-0002-8481-8357; Fuentes, Joel/0000-0003-0517-1231; Zeng,
   Lingfang/0000-0003-3130-3015
FU Zhejiang provincial "Ten Thousand Talents Program" [2021R52007];
   Center-initiated Research Project of Zhejiang Lab [2021DA0AM01];
   Shanghai 2020 "Action Plan of Technological Innovation" [20dz1201400];
   Shanghai Automotive Industry Science and Technology Development
   Foundation Industry-University-Research Project [1915]; Shanghai Sailing
   Program [20YF1410900]; Universidad del BioBio [2130526 IF/R]
FX We would like to thank the anonymous reviewers for their helpful
   comments. This research was supported by the Zhejiang provincial "Ten
   Thousand Talents Program" (No. 2021R52007), Center-initiated Research
   Project of Zhejiang Lab (No. 2021DA0AM01), Shanghai 2020 "Action Plan of
   Technological Innovation" (Grant No. 20dz1201400), Shanghai Automotive
   Industry Science and Technology Development Foundation
   Industry-University-Research Project (1915), Shanghai Sailing Program
   (Grant No. 20YF1410900), and the Universidad del BioBio (Grant No.
   2130526 IF/R).
CR Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   [Anonymous], 2013, P 2013 ACM SIGMOD IN, DOI DOI 10.1145/2463676.2463710
   [Anonymous], NVM LIB
   Apalkov D, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2463585.2463589
   Appleby A., MurmurHash
   Arulraj J, 2018, PROC VLDB ENDOW, V11, P553, DOI 10.1145/3164135.3164147
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Chandramouli B, 2018, INT CONF MANAGE DATA, P275, DOI 10.1145/3183713.3196898
   Chen SM, 2015, PROC VLDB ENDOW, V8, P786, DOI 10.14778/2752939.2752947
   Chen YM, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P1077, DOI 10.1145/3373376.3378515
   Chen ZY, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P799
   Coburn J, 2011, ACM SIGPLAN NOTICES, V46, P105, DOI [10.1145/1961295.1950380, 10.1145/1961296.1950380]
   Cooper Brian F., 2010, P 1 ACM S CLOUD COMP, P143, DOI [DOI 10.1145/1807128.1807152, 10.1145/1807128.1807152]
   Debnath Biplob., 2016, ACM SIGOPS Operating Systems Review, V49, P18, DOI DOI 10.1145/2883591.2883597
   Fan B, 2014, PROCEEDINGS OF THE 2014 CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES (CONEXT'14), P75, DOI 10.1145/2674005.2674994
   Fan Bin, 2013, 10 USENIX S NETW SYS, P371
   Giles ER, 2015, IEEE S MASS STOR SYS
   Grund M, 2010, PROC VLDB ENDOW, V4, P105, DOI 10.14778/1921071.1921077
   Guerrero J. M., 2012, Proceedings of the First International Conference on Robotics and Associated High-technologies and Equipment for Agriculture. Applications of automated systems and robotics for crop protection in sustainable precision agriculture, (RHEA-2012) Pisa, Italy - September 19-21, 2012, P319
   Haria S, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P775, DOI 10.1145/3373376.3378472
   Herlihy M., 2020, The art of Multiprocessor Programming
   Herlihy M, 2008, LECT NOTES COMPUT SC, V5218, P350, DOI 10.1007/978-3-540-87779-0_24
   HOPGOOD FRA, 1972, COMPUT J, V15, P314, DOI 10.1093/comjnl/15.4.314
   Hwang D, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P187
   Intel<(R), INT OPT PERS MEM
   Jin H., 2019, IEEE T PARALLEL DIST, V31, P779
   Kolli A, 2016, ACM SIGPLAN NOTICES, V51, P399, DOI 10.1145/2954679.2872381
   Lakshman Avinash, 2010, Operating Systems Review, V44, P35, DOI 10.1145/1773912.1773922
   Lee SK, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P257
   Li S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P476, DOI 10.1145/2749469.2750416
   Li XF, 2014, MPhil thesis, P1, DOI [10.1145/2592798.2592820, DOI 10.1145/2592798.2592820]
   Li ZT, 2021, PR IEEE COMP DESIGN, P154, DOI 10.1109/ICCD53106.2021.00034
   Lim H, 2017, SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P21, DOI 10.1145/3035918.3064015
   Lindstrom J., 2013, IEEE Data Eng. Bull, V36, P14
   Liu JH, 2020, PROC VLDB ENDOW, V13, P1078, DOI 10.14778/3384345.3384355
   Liu QR, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P258, DOI 10.1109/MICRO.2018.00029
   Lu BT, 2020, PROC VLDB ENDOW, V13, P1147, DOI 10.14778/3389133.3389134
   Memcached, About us
   Nam M, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P31
   Oukid I, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P371, DOI 10.1145/2882903.2915251
   P. Kit, INTR INT OPT TECHN B
   Pagh R, 2004, J ALGORITHMS, V51, P122, DOI 10.1016/j.jalgor.2003.12.002
   Pan W, 2019, INT PARALL DISTRIB P, P921, DOI 10.1109/IPDPS.2019.00100
   Pelley S, 2014, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA.2014.6853222
   PITTEL B, 1987, J ALGORITHM, V8, P236, DOI 10.1016/0196-6774(87)90040-X
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   R. Labs, Redis
   RUDOFF A., Deprecating the pcommit instruction
   Scargall S., 2020, PROGRAMMING PERSISTE, P63, DOI [10.1007/978-1-4842-4932-1_5, DOI 10.1007/978-1-4842-4932-1_5]
   Scouarnec N. L, 2018, PROC S ARCHITECTURES, P41
   Sun YY, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P329
   Sun YY, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P553
   Swanson Steve., Early Measurements of Intel's 3DXPoint Persistent Memory DIMMs
   Volos Haris, 2011, SIGPLAN Notices, V46, P91, DOI 10.1145/1961296.1950379
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Wu K, 2018, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE, AND ANALYSIS (SC'18)
   Wu K, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126923
   Xia F, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P349
   Yang J, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P169
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
   Zhou XJ, 2019, PROC VLDB ENDOW, V13, P421, DOI 10.14778/3372716.3372717
   Zhu J., 50 INT C PAR PROC, V2021, P1
   Zou X., 2020, 36 INT C MASSIVE STO, P1
   Zuo PF, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P461
   Zuo PF, 2018, IEEE T PARALL DISTR, V29, P985, DOI 10.1109/TPDS.2017.2782251
NR 65
TC 7
Z9 7
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
DI 10.1016/j.sysarc.2022.102547
EA MAY 2022
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7TO
UT WOS:000802886800008
DA 2024-07-18
ER

PT J
AU Yang, TS
   Wang, SL
   Zhan, BH
   Zhan, NJ
   Li, JH
   Xiang, SQ
   Xiang, Z
   Mao, BF
AF Yang, Tengshun
   Wang, Shuling
   Zhan, Bohua
   Zhan, Naijun
   Li, Jinghui
   Xiang, Shuangqing
   Xiang, Zhan
   Mao, Bifei
TI Formal Analysis of 5G Authentication and Key Management for Applications
   (AKMA)
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 5G AKMA; Security; Formal modeling; Verification
ID SECURITY; PROTOCOLS; LOGIC
AB Security and privacy of users' information in mobile communication networks have drawn increasing attention. The development of 5G system has demanded new protocols to realize authentication and key management service. AKMA (Authentication and Key Management for Application) service aims at establishing authenticated communication between users and application functions. For this purpose, the 3GPP group has standardized 5G AKMA service in Technical Specifications defining the 5G AKMA security architecture and procedures. To ensure security of communication between users and applications, AKMA service should meet strong security properties. In this paper, we apply formal methods to model and analyze the AKMA service. We construct a formal model of AKMA in the Tamarin verification tool, and specify the authentication, secrecy, and privacy properties extracted from informal descriptions given in the Technical Specifications. We identify assumptions for each security property during the modeling process. We prove that some properties are not satisfied, and by analyzing the counterexamples constructed by Tamarin, put forward some potential attacks. Moreover, we propose some suggestions on the 5G AKMA service.
C1 [Yang, Tengshun; Wang, Shuling; Zhan, Bohua; Zhan, Naijun] Inst Software, Shuangqing Xiang c, Xiang c, SKLCS, Beijing, Peoples R China.
   [Yang, Tengshun; Wang, Shuling; Zhan, Bohua; Zhan, Naijun] Univ Chinese Acad Sci, Beijing, Peoples R China.
   [Li, Jinghui; Xiang, Shuangqing; Xiang, Zhan] Huawei Technol Co Ltd, Theory Res Ctr, Shenzhen, Peoples R China.
C3 Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Huawei Technologies
RP Zhan, BH (corresponding author), Inst Software, Shuangqing Xiang c, Xiang c, SKLCS, Beijing, Peoples R China.; Zhan, BH (corresponding author), Univ Chinese Acad Sci, Beijing, Peoples R China.
EM bzhan@ios.ac.cn; bzhan@ios.ac.cn; bzhan@ios.ac.cn
RI xiang, zhan/KFC-0392-2024
OI Yang, Tengshun/0000-0002-2072-0836; Zhan, Bohua/0000-0001-5377-9351
FU NSFC [62192732, 62032024, 61972385, 61732001]
FX Acknowledgments This research is partly supported by NSFC under grant
   No. 62192732, 62032024, 61972385 and 61732001. The authors would like to
   thank the editors and anonymous reviewers for their criticisms and
   suggestions that did improve the presentation of our work very much.
CR 3GPP, 2020, TS33102 3GPP
   3GPP, 2020, TS33401 3GPP
   3GPP, 2021, TS33220 3GPP
   3GPP, 2019, TS33163 3GPP
   3GPP, 2020, TR33835 3GPP
   3GPP, 2021, TS33501 3GPP
   3GPP, 2021, TS33535 3GPP
   3GPP, 2001, TR33902 3GPP
   Abadi M, 2018, J ACM, V65, DOI 10.1145/3127586
   [Anonymous], 1993, P 13 ANN INT CRYPT C
   [Anonymous], 2007, LNCS
   Armando A, 2005, LECT NOTES COMPUT SC, V3576, P281
   Basin D, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1383, DOI 10.1145/3243734.3243846
   Basin D, 2018, IEEE T DEPEND SECURE, V15, P393, DOI 10.1109/TDSC.2016.2601610
   Basin D, 2016, P IEEE CSFW, P325, DOI 10.1109/CSF.2016.30
   Blanchet B, 2001, P IEEE CSFW, P82, DOI 10.1109/CSFW.2001.930138
   Bohli JM, 2009, LECT NOTES COMPUT SC, V5628, P362, DOI 10.1007/978-3-642-03549-4_22
   BURROWS M, 1990, ACM T COMPUT SYST, V8, P18, DOI [10.1145/77648.77649, 10.1145/74851.74852]
   Canetti R, 2001, LECT NOTES COMPUT SC, V2045, P453
   Cremers C, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1773, DOI 10.1145/3133956.3134063
   Deng MN, 2011, REQUIR ENG, V16, P3, DOI 10.1007/s00766-010-0115-7
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Donovan B., 1999, WORKSH FORM METH SEC
   Escobar S, 2006, THEOR COMPUT SCI, V367, P162, DOI 10.1016/j.tcs.2006.08.035
   Holloway, 1996, USING CSP PROTOCOL A
   Khan Mohsin, 2021, IEEE Communications Standards Magazine, V5, P56, DOI 10.1109/MCOMSTD.101.2100015
   Krawczyk H, 2005, LECT NOTES COMPUT SC, V3621, P546, DOI 10.1007/11535218_33
   Kunnemann R., 2012, ser. Lecture Notes in Computer Science, P257
   LaMacchia B, 2007, LECT NOTES COMPUT SC, V4784, P1
   LAMPORT L, 1994, ACM T PROGR LANG SYS, V16, P872, DOI 10.1145/177492.177726
   Lowe G, 1997, P IEEE CSFW, P31, DOI 10.1109/CSFW.1997.596782
   Meier Simon, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P696, DOI 10.1007/978-3-642-39799-8_48
   Meier Simon, 2013, THESIS
   Naipeng Dong, 2013, Computer Security - ESORICS 2013. 18th European Symposium on Research in Computer Security. Proceedings: LNCS 8134, P499, DOI 10.1007/978-3-642-40203-6_28
   Sarr AP, 2010, LECT NOTES COMPUT SC, V6280, P219, DOI 10.1007/978-3-642-15317-4_15
   Schmidt B, 2012, P IEEE CSFW, P78, DOI 10.1109/CSF.2012.25
   Schneider S, 1996, P IEEE S SECUR PRIV, P174, DOI 10.1109/SECPRI.1996.502680
   Solove DJ, 2006, U PENN LAW REV, V154, P477, DOI 10.2307/40041279
   Tamarin Team, TAMARIN PROVER MANUA
   Wang YC, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P3595
   Yang T., 2021, LECT NOTES COMPUTER, V1307, P102
NR 41
TC 4
Z9 4
U1 2
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102478
DI 10.1016/j.sysarc.2022.102478
EA APR 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J2DL
UT WOS:000797732600008
DA 2024-07-18
ER

PT J
AU Yu, XP
   Zhao, W
   Tang, DH
AF Yu, Xiaopeng
   Zhao, Wei
   Tang, Dianhua
TI Efficient and provably secure multi-receiver signcryption scheme using
   implicit certificate in edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-receiver signcryption; Security; Privacy; Implicit certificate;
   Edge computing
ID ENCRYPTION; COMMUNICATION; IOT
AB Edge computing is an emerging computing paradigm, which extends the functions of cloud center to the edge of the networks, and brings great convenience to solving problems of delay and bandwidth in the traditional cloud computing paradigm. In edge computing architecture, one-to-many communication is a important communication mode that supports the edge nodes to send one message to multiple terminal devices in one broadcast report. To build a secure one-to-many communication, several multi-receiver signcryption (MRSC) schemes have been brought forward to ensure the security of broadcast messages. However, the existing MRSC schemes need the heavy computation and communication cost, and is not suitable for IoT terminal devices with limited resources. Besides, most of the existing MRSC schemes are vulnerable to the security and privacy leakage, and fail in achieving the decryption fairness. To solve these problems, based on the implicit certificate (IC) cryptosystem and polynomial interpolation evaluation, this paper proposes an provably secure multi-receiver IC-based signcryption (MRICSC) scheme for one-to-many communication in edge computing. The security analysis evidences the proposed MRICSC scheme can ensure the security. With the experimental results indicating that the proposed MRICSC scheme achieves the better performance than existing schemes.
C1 [Yu, Xiaopeng; Zhao, Wei; Tang, Dianhua] Sci & Technol Commun Secur Lab, Chengdu 610041, Peoples R China.
RP Tang, DH (corresponding author), Sci & Technol Commun Secur Lab, Chengdu 610041, Peoples R China.
EM tangdianhua86@163.com
OI Tang, Dianhua/0000-0002-3169-4928
FU National Natural Science Foundation of China [U19B2021]
FX Acknowledgment This work is supported by the National Natural Science
   Foundation of China under Grant No. U19B2021.
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   [Anonymous], 2017, IEEE COMMUN SURV TUT, DOI DOI 10.1109/COMST.2017.2717482
   Baek J., 2014, P 8 INT WORKSH PUBL, P380
   Boyen X, 2003, LECT NOTES COMPUT SC, V2729, P383
   Brown DRL, 2002, LECT NOTES COMPUT SC, V2339, P156
   Chen LQ, 2020, IEEE T BROADCAST, V66, P867, DOI 10.1109/TBC.2020.2984974
   Chien HY, 2012, COMPUT J, V55, P439, DOI 10.1093/comjnl/bxr086
   Deng LZ, 2020, SOFT COMPUT, V24, P281, DOI 10.1007/s00500-019-04375-8
   Duan SS, 2006, LECT NOTES COMPUT SC, V4058, P195
   Fan CI, 2010, IEEE T COMPUT, V59, P1239, DOI 10.1109/TC.2010.23
   Fu X., 2019, P 19 INT C ALG ARCH, P689, DOI [10.1007/978-3-030-38991-8_45, DOI 10.1007/978-3-030-38991-8_45]
   Gao RH, 2018, MATH PROBL ENG, V2018, DOI 10.1155/2018/1486437
   He DB, 2017, SOFT COMPUT, V21, P6801, DOI 10.1007/s00500-016-2231-x
   Hung YH, 2017, IEEE SYST J, V11, P2602, DOI 10.1109/JSYST.2015.2451193
   Hyla T, 2014, LECT NOTES COMPUT SC, V8838, P651, DOI 10.1007/978-3-662-45237-0_59
   Islam SKH, 2015, SECUR COMMUN NETW, V8, P2214, DOI 10.1002/sec.1165
   Kim H, 2019, COMPUTER, V52, P43, DOI 10.1109/MC.2018.2888768
   Li FG, 2009, 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II, P296, DOI 10.1109/ICCCAS.2009.5250510
   Li JG, 2012, COMPUT MATH APPL, V64, P1587, DOI 10.1016/j.camwa.2012.01.006
   Li SC, 2015, INFORM SYST FRONT, V17, P243, DOI 10.1007/s10796-014-9492-7
   Li YN, 2021, IEEE WIREL COMMUN, V28, P63, DOI 10.1109/MWC.001.2000318
   M. Ltd, 2019, MULTIPRECISION INTEG
   Ming Y, 2020, IEEE ACCESS, V8, P153561, DOI 10.1109/ACCESS.2020.3018488
   Ming Y, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20020514
   Pang LJ, 2018, IEEE ACCESS, V6, P78123, DOI 10.1109/ACCESS.2018.2884798
   Pang LJ, 2013, COMPUT INFORM, V32, P441
   Peng C, 2020, IEEE INTERNET THINGS, V7, P6056, DOI 10.1109/JIOT.2019.2949708
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Porambage P, 2015, IEEE ACCESS, V3, P1503, DOI 10.1109/ACCESS.2015.2474705
   Qin LQ, 2008, GLOB TELECOMM CONF, DOI 10.1109/GLOCOM.2008.ECP.360
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Selvi SSD, 2008, LECT NOTES COMPUT SC, V5324, P52
   Selvi S.Sharmila Deva., 2008, Cryptanalysis of ID-Based Signcryption Scheme for Multiple Receivers
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Shen J, 2022, IEEE T DEPEND SECURE, V19, P1464, DOI 10.1109/TDSC.2020.3025288
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Songqin Miao, 2010, Proceedings 2010 Second International Conference on Multimedia Information Networking and Security (MINES 2010), P593, DOI 10.1109/MINES.2010.130
   Tan CH, 2008, IEICE T FUND ELECTR, VE91A, P1836, DOI 10.1093/ietfec/e91-a.7.1836
   Tseng YF, 2018, J INF SCI ENG, V34, P1517, DOI 10.6688/JISE.201811_34(6).0009
   Tseng YM, 2014, INT J COMMUN SYST, V27, P1034, DOI 10.1002/dac.2395
   Ullah I, 2021, J MED SYST, V45, DOI 10.1007/s10916-020-01658-8
   Wang BY, 2020, INT J ELEC POWER, V121, DOI 10.1016/j.ijepes.2020.106123
   Wang H, 2012, IET INFORM SECUR, V6, P20, DOI 10.1049/iet-ifs.2010.0252
   Win EK, 2017, P INT COMP SOFTW APP, P491, DOI 10.1109/COMPSAC.2017.20
   Yang L, 2020, IEEE INTERNET THINGS, V7, P2553, DOI 10.1109/JIOT.2019.2943379
   Yu Y, 2007, LECT NOTES COMPUT SC, V4610, P13
   Zhang JH, 2015, INT J COMMUN SYST, V28, P645, DOI 10.1002/dac.2693
   Zhou CX, 2014, ASIA JT CONF INF SEC, P82, DOI 10.1109/AsiaJCIS.2014.10
NR 48
TC 8
Z9 8
U1 5
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102457
DI 10.1016/j.sysarc.2022.102457
EA APR 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B3GY
UT WOS:000792328200003
OA hybrid
DA 2024-07-18
ER

PT J
AU Shiraly, D
   Pakniat, N
   Noroozi, M
   Eslami, Z
AF Shiraly, Danial
   Pakniat, Nasrollah
   Noroozi, Mahnaz
   Eslami, Ziba
TI Pairing-free certificateless authenticated encryption with keyword
   search
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Searchable encryption; Public key authenticated encryption with keyword
   search; Keyword guessing attack; Certificateless cryptography; Key
   generation centers
ID PUBLIC-KEY ENCRYPTION; IDENTITY-BASED ENCRYPTION; SECURITY; SCHEME;
   INTERNET
AB Public key authenticated encryption with keyword search (PAEKS) is a cryptographic primitive which ensures privacy of user's sensitive data while preserving the search ability over them. Of particular interest are certificateless PAEKS (CLAEKS) schemes which can further circumvent challenges such as certificate management and key escrow problem. Our goal in this paper is advancing existing literature on certificateless PAEKS schemes in two aspects. First, we notice that published security model of CLAEKS schemes assumes the existence of a single key generation center (KGC) to manage all the keys. Considering multiple KGCs can lead to enhancements in trust-related issues and appears more in line with reality, so we formulate the security model to cover CLAEKS with multiple KGCs. Second, as far as we know, all existing secure CLAEKS schemes are based on the time-consuming bilinear pairing operation which dramatically increases the computational cost. We construct an efficient pairing-free CLAEKS scheme and prove its security in our multiple-KGC security model. Our construction achieves security against keyword guessing attacks performed by both inside and outside adversaries. A comparison between our proposed scheme and other related schemes is also provided to assert the overall superiority of the proposed scheme.
C1 [Shiraly, Danial; Eslami, Ziba] Shahid Beheshti Univ, Dept Data & Comp Sci, GC, Tehran, Iran.
   [Pakniat, Nasrollah] Iranian Res Inst Informat Sci & Technol IRANDOC, Informat Sci Res Dept, Tehran, Iran.
   [Noroozi, Mahnaz] Alzahra Univ, Fac Math Sci, Dept Comp Sci, Tehran, Iran.
C3 Shahid Beheshti University; Alzahra University
RP Eslami, Z (corresponding author), Shahid Beheshti Univ, Dept Data & Comp Sci, GC, Tehran, Iran.
EM z_eslami@sbu.ac.ir
RI Noroozi, Mahnaz/AAT-7645-2021; Pakniat, Nasrollah/AAT-7623-2021
OI Noroozi, Mahnaz/0000-0002-3021-438X; Pakniat,
   Nasrollah/0000-0003-3925-1141
CR Abdalla M, 2008, J CRYPTOL, V21, P350, DOI 10.1007/s00145-007-9006-6
   [Anonymous], 2015, INT C NETW SYST SEC
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Byun JW, 2006, LECT NOTES COMPUT SC, V4165, P75
   Cheng LX, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102248
   Chi TY, 2020, WIREL COMMUN MOB COM, V2020, DOI 10.1155/2020/8816172
   Fuhr T, 2007, LECT NOTES COMPUT SC, V4784, P228
   He DB, 2018, IEEE T IND INFORM, V14, P3618, DOI 10.1109/TII.2017.2771382
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Li CT, 2015, NONLINEAR DYNAM, V80, P1601, DOI 10.1007/s11071-015-1965-9
   Li HB, 2019, INFORM SCIENCES, V481, P330, DOI 10.1016/j.ins.2019.01.004
   Liu XQ, 2019, LECT NOTES COMPUT SC, V11821, P113, DOI 10.1007/978-3-030-31919-9_7
   Lu Y, 2021, IEEE T IND INFORM, V17, P2696, DOI 10.1109/TII.2020.3006474
   Lu Y, 2019, FRONT INFORM TECH EL, V20, P1049, DOI 10.1631/FITEE.1700534
   Lu Y, 2017, ANN TELECOMMUN, V72, P359, DOI 10.1007/s12243-017-0574-7
   Ma M., 2020, WIREL COMMUN MOBILE, V2020
   Ma MM, 2018, COMPUT ELECTR ENG, V65, P413, DOI 10.1016/j.compeleceng.2017.05.014
   Ma MM, 2018, IEEE T IND INFORM, V14, P759, DOI 10.1109/TII.2017.2703922
   MIRACL Ltd, 2012, MIRACL CRYPT SDK MUL
   Noroozi M, 2019, IET INFORM SECUR, V13, P336, DOI 10.1049/iet-ifs.2018.5315
   Noroozi M, 2018, ANN TELECOMMUN, V73, P769, DOI 10.1007/s12243-018-0653-4
   Noroozi M, 2018, NONLINEAR DYNAM, V94, P1127, DOI 10.1007/s11071-018-4413-9
   Pakniat N., 2016, PROCEEDINGSOF 13 INT, P1
   Pakniat N, 2020, J INF SECUR APPL, V53, DOI 10.1016/j.jisa.2020.102525
   Pakniat N, 2019, J INF SECUR APPL, V49, DOI 10.1016/j.jisa.2019.102394
   Pan XY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102075
   Peng YG, 2014, CHINA COMMUN, V11, P100, DOI 10.1109/CC.2014.7004528
   Qin BD, 2020, INFORM SCIENCES, V516, P515, DOI 10.1016/j.ins.2019.12.063
   Rhee HS, 2010, J SYST SOFTWARE, V83, P763, DOI 10.1016/j.jss.2009.11.726
   Senouci MR, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102271
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Wang XF, 2016, J COMPUT SCI TECH-CH, V31, P1012, DOI 10.1007/s11390-016-1676-9
   Wu LB, 2019, ANN TELECOMMUN, V74, P423, DOI 10.1007/s12243-018-00701-7
   Wu TY, 2017, ADV INTELL SYST, V536, P113, DOI 10.1007/978-3-319-48490-7_14
   Wu TY, 2014, ANN TELECOMMUN, V69, P391, DOI 10.1007/s12243-013-0398-z
   Yang L, 2020, IEEE INTERNET THINGS, V7, P2553, DOI 10.1109/JIOT.2019.2943379
NR 36
TC 26
Z9 26
U1 1
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102390
DI 10.1016/j.sysarc.2021.102390
EA JAN 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200008
DA 2024-07-18
ER

PT J
AU Tripathy, S
   Satpathy, M
AF Tripathy, Shivani
   Satpathy, Manoranjan
TI SSD internal cache management policies: A survey
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SSD data cache; Mapping cache; Garbage collection
ID FLASH TRANSLATION LAYER; BUFFER MANAGEMENT; SCHEME; PERFORMANCE;
   INTEGRATION; ALGORITHM; SYSTEMS; LRU; FTL
AB SSDs are now increasingly being adopted as primary nonvolatile storage in diverse domains. The internal caches in the SSDs boost SSD performance, lifetime, and robustness. There are three types of internal caches: data cache and mapping cache in the SSD front-end, and flash-based cache in the SSD back-end; they are designed to meet specific requirements like controlling traffic to the back-end, optimization of response time, improving SSD lifetime etc. The underlying memory technology also influences cache design decisions. This work aims to present a methodological survey of cache management policies for these three types of internal caches in SSD. In particular, our work (a) makes a taxonomical classification of cache management policies for each of the cache types and performs a comparative analysis of the research works in each microcategory, (b) derives a set of guidelines that can be helpful for a future cache designer, and (c) enumerates a number of future research directions for designing an optimal SSD internal cache management policy. Our work is distinct from other studies in that we analyze policies for all three types of SSD internal caches, whereas this has not been done in the prior surveys.
C1 [Tripathy, Shivani; Satpathy, Manoranjan] Indian Inst Technol Bhubaneswar, Bhubaneswar, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Bhubaneswar
RP Tripathy, S (corresponding author), Indian Inst Technol Bhubaneswar, Bhubaneswar, India.
EM st15@iitbbs.ac.in; manoranjan@iitbbs.ac.in
OI Tripathy, Shivani/0000-0001-5134-8355
CR Abdurrab AR, 2013, INT PARALL DISTRIB P, P908, DOI 10.1109/IPDPS.2013.58
   Alsalibi AI, 2018, CONCURR COMP-PRACT E, V30, DOI 10.1002/cpe.4420
   [Anonymous], 2016, ACM T DES AUTOMAT EL
   [Anonymous], 2011, P 27 S MASS STOR SYS
   [Anonymous], 2014, OPEN NAND FLASH INTE
   [Anonymous], 1968, Technical report
   Chang LP, 2011, LCTES 11: PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2011 CONFERENCE ON LANGUAGES, COMPILERS, TOOLS AND THEORY FOR EMBEDDED SYSTEMS, P31
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Chen H, 2021, CONCURR COMP-PRACT E, V33, DOI 10.1002/cpe.5395
   Chen H, 2019, DES AUT TEST EUROPE, P590, DOI [10.23919/date.2019.8715252, 10.23919/DATE.2019.8715252]
   Chen RH, 2019, J SYST ARCHITECT, V98, P434, DOI 10.1016/j.sysarc.2019.05.001
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Cui JH, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101685
   Cui JH, 2018, DES AUT TEST EUROPE, P1247, DOI 10.23919/DATE.2018.8342206
   Du YZ, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101828
   FORGY EW, 1965, BIOMETRICS, V21, P768
   Fukuzumi Y, 2007, INT EL DEVICES MEET, P449, DOI 10.1109/IEDM.2007.4418970
   Gao CM, 2018, PR GR LAK SYMP VLSI, P463, DOI 10.1145/3194554.3194639
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hachiya S, 2014, JPN J APPL PHYS, V53, DOI 10.7567/JJAP.53.04EE04
   Han LZ, 2006, LECT NOTES COMPUT SC, V4159, P103
   Hu Y, 2015, PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS), P54, DOI 10.1109/NAS.2015.7255206
   Huang MQ, 2010, PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), P41, DOI 10.1145/1787275.1787282
   Huang SM, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2815622
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Ji KC, 2017, MICROPROCESS MICROSY, V50, P66, DOI 10.1016/j.micpro.2017.02.005
   Jian Hu, 2012, 2012 IEEE 7th International Conference on Networking, Architecture, and Storage (NAS), P134, DOI 10.1109/NAS.2012.22
   Jiménez DA, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P197, DOI 10.1109/HPCA.2001.903263
   Jin Y., 2019, CHAPTER ONE A COMPRE, P1
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Jung H, 2008, IEEE T CONSUM ELECTR, V54, P1215, DOI 10.1109/TCE.2008.4637609
   Jung S, 2009, IEEE T CONSUM ELECTR, V55, P1383, DOI 10.1109/TCE.2009.5278004
   Kang DH, 2017, IEEE T CONSUM ELECTR, V63, P85, DOI 10.1109/TCE.2017.014700
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   Kim D, 2017, ACM T STORAGE, V13, DOI 10.1145/3129901
   Kim D, 2015, 30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, P2039, DOI 10.1145/2695664.2695830
   Kim H, 2014, IEEE T CONSUM ELECTR, V60, P644, DOI 10.1109/TCE.2014.7027338
   Kim H, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P239, DOI 10.1145/1378600.1378627
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kwak J, 2020, IEEE ACCESS, V8, P185360, DOI 10.1109/ACCESS.2020.3030089
   Kwon K, 2017, IEEE T CONSUM ELECTR, V63, P459, DOI 10.1109/TCE.2017.015070
   Lee E, 2017, ACM T STORAGE, V13, DOI 10.1145/3060146
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee Y., 2013, ACM S APPL COMP, P1550
   Liu CY, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS)
   Liu J., 2020, IEEE ACM INT C COMP, P1
   Liu JH, 2019, PROC INT CONF PARAL, DOI 10.1145/3337821.3337879
   Lung M, 2014, INT S HIGH PERF COMP, P524
   Ma DZ, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2512961
   Matsui C, 2017, JPN J APPL PHYS, V56, DOI 10.7567/JJAP.56.04CE02
   Mcdowell R, 2019, TECHINT DEV NEW SOLU
   Megiddo N, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P115
   Min D, 2018, IEEE COMPUT ARCHIT L, V17, P243, DOI 10.1109/LCA.2018.2883431
   Ning Lu, 2012, 2012 IEEE/ACIS 11th International Conference on Computer and Information Science (ICIS), P113, DOI 10.1109/ICIS.2012.30
   Ozisikyilmaz Berkin, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P495, DOI 10.1109/ICPP.2008.36
   Park J, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317889
   Park JW, 2011, MICROPROCESS MICROSY, V35, P48, DOI 10.1016/j.micpro.2010.08.001
   Park J, 2012, IEEE T CONSUM ELECTR, V58, P1237, DOI 10.1109/TCE.2012.6414991
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Park S, 2014, J SYST ARCHITECT, V60, P329, DOI 10.1016/j.sysarc.2014.01.005
   Rosenblatt F., 1961, PRINCIPLES NEURODYNA
   Seo D, 2008, IEEE T CONSUM ELECTR, V54, P1228, DOI 10.1109/TCE.2008.4637611
   Shah A, 2015, NEW SUPERCOMPUTER US
   Shahidi N, 2018, I S MOD ANAL SIM COM, P79, DOI 10.1109/MASCOTS.2018.00015
   Shim Hyotaek., 2010, Proceedings of the 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST '10), P1
   Shim Y, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P211, DOI 10.1145/3352460.3358311
   Sridharan A, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3090635
   Sun H, 2021, IEEE T PARALL DISTR, V32, P1437, DOI 10.1109/TPDS.2021.3052028
   Sun H, 2019, FUTURE GENER COMP SY, V90, P461, DOI 10.1016/j.future.2018.08.014
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Tan P.N., 2016, Introduction to data mining
   Tavakkol A, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P49
   Tripathy S., 2020, ACM INT C SUP, P1
   Tripathy S, 2019, PR IEEE COMP DESIGN, P313, DOI 10.1109/ICCD46524.2019.00048
   Uzan D, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101826
   Wang CD, 2012, DES AUT CON, P235
   Wang MB, 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, P578, DOI 10.1109/ICCT.2012.6511426
   Wang Y., 2017, ACM Transactions on Embedded Computing Systems (TECS), V16, P1, DOI [DOI 10.1145/3126554, 10.1145/3126554]
   Wang YL, 2018, J SUPERCOMPUT, V74, P141, DOI 10.1007/s11227-017-2119-2
   Wei QS, 2014, IEEE S MASS STOR SYS
   Wu SZ, 2017, IEEE T PARALL DISTR, V28, P2852, DOI 10.1109/TPDS.2017.2692757
   Xie W, 2017, PARALLEL COMPUT, V61, P3, DOI 10.1016/j.parco.2016.10.006
   Xu R, 2018, DES AUT TEST EUROPE, P273, DOI 10.23919/DATE.2018.8342018
   Xu XF, 2020, DES AUT TEST EUROPE, P720, DOI 10.23919/DATE48585.2020.9116382
   Xu Y, 2019, ACM C ROB SYST VEH T, P171
   Yao YB, 2021, IEEE T CONSUM ELECTR, V67, P50, DOI 10.1109/TCE.2020.3048904
   Yao YB, 2019, IEEE ACCESS, V7, P179063, DOI 10.1109/ACCESS.2019.2958609
   Yim K.-S., 2005, JSTS J SEMICOND TECH, V5, P262
   Yoo S., 2020, USENIX WORKSH HOT TO
   Zadeh L. A., 1978, Fuzzy Sets and Systems, V1, P3, DOI 10.1016/0165-0114(78)90029-5
   Zhang WH, 2019, PR IEEE COMP DESIGN, P613, DOI 10.1109/ICCD46524.2019.00088
   Zhao XQ, 2019, IEEE T CIRCUITS-I, V66, P226, DOI 10.1109/TCSI.2018.2851141
   Zhou J, 2019, IEEE T PARALL DISTR, V30, P723, DOI 10.1109/TPDS.2018.2871826
   Zhou Y., 2015, ACM EUR C COMP SYST
NR 98
TC 10
Z9 10
U1 2
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102334
DI 10.1016/j.sysarc.2021.102334
EA NOV 2021
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XF6HL
UT WOS:000724170200002
DA 2024-07-18
ER

PT J
AU Tang, CG
   Wu, HM
AF Tang, Chaogang
   Wu, Huaming
TI Optimal computational resource pricing in vehicular edge computing: A
   Stackelberg game approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vehicular edge computing; Pricing; Stackelberg game; Privacy;
   Computational resources
ID FRAMEWORK; INTERNET
AB Vehicular edge computing (VEC) pushes the computational resources to the logical edge of the networks, thus enabling vehicles to run resource-hungry and time-sensitive applications by outsourcing operations. Many studies revolved around VEC focus on the optimization of response latency, energy consumption, or both of them, assuming that the computational resources in VEC can be utilized for free. However, VEC provisions computational resources on a pay-as-you-go basis, which means VEC can obtain revenues by leasing the computational resources. In this paper, we focus on the real-time computational resource pricing in VEC, in the hope to reach a win-win situation where both VEC and vehicles can optimize their respective utility values. To reach such a mutually satisfactory result, we adopt the Stackelberg game to model the computational resource pricing problem in this paper. In this game, vehicles are followers and the edge server serves as the leader. Furthermore, we have proven that a unique Stackelberg equilibrium exists in the proposed pricing game. A distributed algorithm is put forward to solve our problem, which considers the privacy of vehicles. The distributed approach is evaluated by extensive experiments, in terms of convergence rate, running time and so on. The simulation results demonstrate that the distributed approach can achieve satisfactory results without privacy disclosure compared to the centralized approach.
C1 [Tang, Chaogang] China Univ Min & Technol, Sch Comp Sci & Technol, Xuzhou 221116, Jiangsu, Peoples R China.
   [Wu, Huaming] Tianjin Univ, Ctr Appl Math, Tianjin 300072, Peoples R China.
C3 China University of Mining & Technology; Tianjin University
RP Wu, HM (corresponding author), Tianjin Univ, Ctr Appl Math, Tianjin 300072, Peoples R China.
EM whming@tju.edu.cn
RI Wu, Huaming/F-1049-2019
OI Wu, Huaming/0000-0002-4761-9973
FU National Natural Science Foundation of China [61801325, 62071327]
FX This work was partly supported by the National Natural Science
   Foundation of China under Grant 61801325 and 62071327.
CR Batewela S, 2020, IEEE COMMUN LETT, V24, P617, DOI 10.1109/LCOMM.2019.2960777
   Cai TT, 2022, IEEE T KNOWL DATA EN, V34, P1993, DOI 10.1109/TKDE.2020.3003047
   Chen C, 2020, IEEE ACCESS, V8, P18863, DOI 10.1109/ACCESS.2020.2968465
   Chen SY, 2021, IEEE WIREL COMMUN LE, V10, P700, DOI 10.1109/LWC.2020.3039863
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Dai YY, 2019, IEEE INTERNET THINGS, V6, P4377, DOI 10.1109/JIOT.2018.2876298
   Nguyen DT, 2021, IEEE T CLOUD COMPUT, V9, P302, DOI 10.1109/TCC.2018.2844379
   Feng JY, 2019, IEEE VEH TECHNOL MAG, V14, P28, DOI 10.1109/MVT.2018.2879647
   Feng JY, 2017, IEEE T VEH TECHNOL, V66, P10660, DOI 10.1109/TVT.2017.2714704
   Gu XH, 2021, COMPUT COMMUN, V166, P244, DOI 10.1016/j.comcom.2020.12.010
   Guo HZ, 2020, IEEE WIREL COMMUN, V27, P126, DOI 10.1109/MWC.001.1900489
   Huang XM, 2021, IEEE T VEH TECHNOL, V70, P3773, DOI 10.1109/TVT.2021.3064426
   Li GS, 2020, COMPLEXITY, V2020, DOI 10.1155/2020/8936064
   Liang BZ, 2021, IEEE T VEH TECHNOL, V70, P1077, DOI 10.1109/TVT.2020.3045473
   Liu MY, 2018, IEEE WIREL COMMUN LE, V7, P420, DOI 10.1109/LWC.2017.2780128
   Liu ZX, 2020, IEEE SENS J, V20, P9558, DOI [10.1109/JSEN.2020.2988070, 10.1109/ICHI48887.2020.9374313]
   Siew M, 2020, IEEE GLOB COMM CONF, DOI 10.1109/GLOBECOM42002.2020.9322554
   Sonmez C, 2021, IEEE T INTELL TRANSP, V22, P2239, DOI 10.1109/TITS.2020.3024233
   Su CX, 2021, IEEE WIREL COMMUN LE, V10, P892, DOI 10.1109/LWC.2021.3049169
   Tang C, 2022, IEEE T KNOWL DATA EN, V34, P4705, DOI 10.1109/TKDE.2020.3048678
   Tang CG, 2020, 2020 16TH INTERNATIONAL CONFERENCE ON MOBILITY, SENSING AND NETWORKING (MSN 2020), P17, DOI 10.1109/MSN50589.2020.00020
   Tang CG, 2020, IEEE ACCESS, V8, P94453, DOI 10.1109/ACCESS.2020.2995797
   Tang CG, 2018, DISTRIB PARALLEL DAT, V36, P529, DOI 10.1007/s10619-018-7231-7
   Wang T, 2021, IEEE T COMPUT, V70, P1285, DOI 10.1109/TC.2021.3060484
   Wang T, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101971
   Wang T, 2021, INFORM FUSION, V75, P90, DOI 10.1016/j.inffus.2021.04.007
   Wang XM, 2016, IEEE COMMUN LETT, V20, P946, DOI 10.1109/LCOMM.2015.2506580
   Wu C, 2020, IEEE T COGN COMMUN, V6, P1155, DOI 10.1109/TCCN.2020.3002253
   Wu YL, 2020, COMPUT COMMUN, V150, P245, DOI 10.1016/j.comcom.2019.11.019
   Zhang J, 2020, MOBILE NETW APPL, V25, P1736, DOI 10.1007/s11036-020-01584-6
   Zhang J, 2020, IEEE T VEH TECHNOL, V69, P2092, DOI 10.1109/TVT.2019.2959410
   Zhang JX, 2020, IEEE COMMUN LETT, V24, P598, DOI 10.1109/LCOMM.2019.2961663
   Zhao L, 2021, IEEE T INTELL TRANSP, V22, P3664, DOI 10.1109/TITS.2020.3024186
   Zhou PY, 2020, IEEE T VEH TECHNOL, V69, P12187, DOI 10.1109/TVT.2020.3015127
NR 34
TC 14
Z9 14
U1 2
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102331
DI 10.1016/j.sysarc.2021.102331
EA NOV 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XA7MX
UT WOS:000720827000003
DA 2024-07-18
ER

PT J
AU Liang, J
   Li, KL
   Liu, CB
   Li, KQ
AF Liang, Jie
   Li, Kenli
   Liu, Chubo
   Li, Keqin
TI Are task mappings with the highest frequency of servers so good? A case
   study on Heterogeneous Earliest Finish Time (HEFT) algorithm
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Task scheduling; Dynamic voltage; frequency scaling; Initial mapping
   frequency; Makespan; Heterogeneous computing
ID ENERGY; MINIMIZATION; WORKFLOWS
AB In the current heterogeneous computing environment, scheduling strategies play a key role in achieving high performance under current heterogeneous computing environment. Various algorithms have been proposed to generate high-quality schedules. Nonetheless, all the existing methods initialize task mapping with the highest frequencies of servers, creating significant effects on the results. Does mapping with the highest frequencies of servers generate the best schedule? In this paper, an attempt has been made to answer this question by investigating HEFT, which is a commonly used initial schedule method in scheduling the literature under DVFS environments. In this work, the task mapping is initialized with different server frequency level, along with investigating its impacts on the schedule results. Based on this concept, a corresponding Frequency Scaling Algorithm (FSA) has been proposed. By applying FSA combined with three frequency levels mappings, it has been observed that initial task mapping with middle server frequencies can generate much better results. When the initial frequency is the highest, the scheduling result is not optimal. The proposed algorithm requires less execution time and generates stable performance. Also, the proposed frequency scaling method is found to mitigate the impacts of initial mappings to a certain extent.
C1 [Liang, Jie; Li, Kenli; Liu, Chubo; Li, Keqin] Hunan Univ, Sch Informat Sci & Engn, Changshang 410082, Peoples R China.
   [Liang, Jie; Li, Kenli; Liu, Chubo] Natl Supercomp Ctr Changsha, Changsha 410082, Hunan, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 Hunan University; State University of New York (SUNY) System; SUNY New
   Paltz
RP Liang, J (corresponding author), Hunan Univ, Sch Informat Sci & Engn, Changshang 410082, Peoples R China.
EM lxj@hnu.edu.cn
FU Key Program of Na-tional Natural Science Foundation of China [61133005,
   61432005]; National Outstanding Youth Science Program of National
   Natural Science Foundation of China [61625202]
FX The research was partially funded by the Key Program of Na-tional
   Natural Science Foundation of China (Grant Nos. 61133005, 61432005) and
   the National Outstanding Youth Science Program of National Natural
   Science Foundation of China (Grant No. 61625202) .
CR Aba MA, 2020, CONCURR COMP-PRACT E, V32, DOI 10.1002/cpe.5573
   Bittencourt LF, 2010, EUROMICRO WORKSHOP P, P27, DOI 10.1109/PDP.2010.56
   Calore Enrico, 2018, J LOW POWER ELECT AP
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chaudhuri P, 2008, J SYST ARCHITECT, V54, P519, DOI 10.1016/j.sysarc.2007.09.004
   Chen C., 2016, INT C PAR PROC
   Chen C, 2018, IEEE T COMPUT, V67, P1765, DOI 10.1109/TC.2018.2839719
   Chen XD, 2014, INT C PAR DISTRIB SY, P336, DOI 10.1109/PADSW.2014.7097826
   CHUNG YC, 1992, SUPERCOMPUTING 92 : PROCEEDINGS, P512
   Fox K., 2018, THEORET COMPUT SCI, V726, P948
   Garg R, 2019, INT J SOFTW INNOV, V7, P102, DOI 10.4018/IJSI.2019070106
   Guo D., 2017, COMPUT ENG APPL
   Hashemian N, 2014, ANN OPER RES, V213, P173, DOI 10.1007/s10479-012-1059-8
   Joo Un Gi, 2018, [Journal of the Korean Institute of Industrial Engineers, 대한산업공학회지], V44, P1, DOI 10.7232/JKIIE.2018.44.1.001
   Juarez F, 2018, FUTURE GENER COMP SY, V78, P257, DOI 10.1016/j.future.2016.06.029
   Kachitvichyanukul V., 2015, MAKESPAN MINIMIZATIO, P253, DOI [10.1007/978-3-319-19006-8, DOI 10.1007/978-3-319-19006-8]
   Kahng AB, 2013, IEEE T VLSI SYST, V21, P1769, DOI 10.1109/TVLSI.2012.2219084
   Kang J, 2010, J PARALLEL DISTR COM, V70, P23, DOI 10.1016/j.jpdc.2009.09.008
   Khan MA, 2012, PARALLEL COMPUT, V38, P175, DOI 10.1016/j.parco.2012.01.001
   Kimura H, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, VOLS 1 AND 2, P11
   Lee YC, 2011, IEEE T PARALL DISTR, V22, P1374, DOI 10.1109/TPDS.2010.208
   Li KL, 2014, IEEE T PARALL DISTR, V25, P2867, DOI 10.1109/TPDS.2013.270
   Lizhe Wang, 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P368, DOI 10.1109/CCGRID.2010.19
   Marchal L, 2018, IEEE T PARALL DISTR, V29, P1357, DOI 10.1109/TPDS.2018.2793886
   Mezmaz M, 2011, J PARALLEL DISTR COM, V71, P1497, DOI 10.1016/j.jpdc.2011.04.007
   Qiu MK, 2012, J SYST ARCHITECT, V58, P439, DOI 10.1016/j.sysarc.2012.07.001
   Rizvandi Nikzad Babaii, 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P388, DOI 10.1109/CCGRID.2010.38
   Rizvandi NB, 2011, J PARALLEL DISTR COM, V71, P1154, DOI 10.1016/j.jpdc.2011.01.004
   Sheikh HF, 2012, 2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC)
   Tang Z, 2016, J GRID COMPUT, V14, P55, DOI 10.1007/s10723-015-9334-y
   Tarplee KM, 2016, IEEE T PARALL DISTR, V27, P1633, DOI 10.1109/TPDS.2015.2456020
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Vila S, 2019, J SUPERCOMPUT, V75, P1483, DOI 10.1007/s11227-018-2668-z
   Wang XK, 2019, IEEE T SUST COMPUT, V4, P326, DOI 10.1109/TSUSC.2017.2777503
   Wei Zheng, 2014, 2014 Second International Conference on Advanced Cloud and Big Data (CBD), P69, DOI 10.1109/CBD.2014.18
   Wu M.-Y., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P330, DOI 10.1109/71.80160
   Yang L. T., 2018, IEEE T BIG DATA
   Young B., 2013, P WORKSHOP ENERGY EF
   Zhang Y., 2017, PERF COMP COMM C, P1
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
   Zhang YJ, 2015, INT C PAR DISTRIB SY, P585, DOI 10.1109/ICPADS.2015.79
   Zheng W, 2015, CONCURR COMP-PRACT E, V27, P5590, DOI 10.1002/cpe.3592
   Zhou P., 2014, J APPL MATH, V2014, P1
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhu DK, 2003, IEEE T PARALL DISTR, V14, P686, DOI 10.1109/TPDS.2003.1214320
NR 45
TC 3
Z9 3
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102311
DI 10.1016/j.sysarc.2021.102311
EA NOV 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WW6RK
UT WOS:000718041000002
DA 2024-07-18
ER

PT J
AU Mittal, S
   Verma, G
   Kaushik, B
   Khanday, FA
AF Mittal, Sparsh
   Verma, Gaurav
   Kaushik, Brajesh
   Khanday, Farooq A.
TI A survey of SRAM-based in-memory computing techniques and applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Review; Deep neural networks; SRAM; Cache; In-memory computing; Neural
   network; Automata computing
ID ENERGY-EFFICIENT; SENSE AMPLIFIER; FINFET CMOS; BIT-CELL; MACRO;
   ACCELERATOR; ARCHITECTURES; PROCESSOR; BITLINE; DESIGN
AB As von Neumann computing architectures become increasingly constrained by data-movement overheads, researchers have started exploring in-memory computing (IMC) techniques to offset data-movement overheads. Due to the widespread use of SRAM, IMC techniques for SRAM hold the promise of accelerating a broad range of computing systems and applications. In this article, we present a survey of techniques for in-memory computing using SRAM memory. We review the use of SRAM-IMC for implementing Boolean, search and arithmetic operations, and accelerators for machine learning (especially neural networks) and automata computing. This paper aims to accelerate co-design efforts by informing researchers in both algorithm and hardware architecture fields about the recent developments in SRAM-based IMC techniques.
C1 [Mittal, Sparsh; Verma, Gaurav; Kaushik, Brajesh] IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
   [Khanday, Farooq A.] Univ Kashmir, Dept Elect & Instrumentat Technol, Srinagar, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee; University of Kashmir
RP Mittal, S (corresponding author), IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
EM sparshfec@iitr.ac.in
RI Verma, Dr. Gaurav/ITW-0336-2023; Kaushik, Brajesh Kumar/K-4109-2013;
   Mittal, Sparsh/B-4378-2013; KHANDAY, FAROOQ/N-6372-2017
OI Kaushik, Brajesh Kumar/0000-0002-6414-0032; Verma, Mr.
   Gaurav/0000-0002-1393-1053; Mittal, Sparsh/0000-0002-2908-993X; KHANDAY,
   FAROOQ/0000-0002-2514-5703
CR Abtahi T, 2018, IEEE T VLSI SYST, V26, P1737, DOI 10.1109/TVLSI.2018.2825145
   Aga S, 2017, INT S HIGH PERF COMP, P481, DOI 10.1109/HPCA.2017.21
   Agrawal A, 2019, IEEE T CIRCUITS-I, V66, P3064, DOI 10.1109/TCSI.2019.2907488
   Agrawal A, 2018, IEEE WRK SIG PRO SYS, P19, DOI 10.1109/SiPS.2018.8598290
   Agrawal A, 2018, IEEE T CIRCUITS-I, V65, P4219, DOI 10.1109/TCSI.2018.2848999
   Akyel KC, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC)
   Al-Hawaj K, IEEE INT S CIRC SYST
   Ali M, 2020, IEEE T CIRCUITS-I, V67, P2521, DOI 10.1109/TCSI.2020.2981901
   Angstadt K, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P921, DOI [10.1109/MICR0.2018.00079, 10.1109/MICRO.2018.00079]
   Biswas A, 2018, ISSCC DIG TECH PAP I, P488, DOI 10.1109/ISSCC.2018.8310397
   Bose SK, 2020, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS45731.2020.9181218
   Calin T, 1996, IEEE T NUCL SCI, V43, P2874, DOI 10.1109/23.556880
   Chen HC, 2019, PROCEEDINGS OF 2019 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION ENGINEERING AND TECHNOLOGY (ICCET 2019), P139, DOI [10.1109/ICCET.2019.8726871, 10.1109/iccet.2019.8726871]
   Chen T, 2020, IEEE J SOLID-ST CIRC, V55, P1709, DOI 10.1109/JSSC.2019.2963591
   Conti F., 2018, IEEE T COMPUT AID D, V37, P2940, DOI [10.1109/TCAD.2018.2857019, DOI 10.1109/TCAD.2018.2857019]
   Dong Q, 2020, ISSCC DIG TECH PAP I, P242, DOI [10.1109/isscc19947.2020.9062985, 10.1109/ISSCC19947.2020.9062985]
   Dong Q, 2018, IEEE J SOLID-ST CIRC, V53, P1006, DOI 10.1109/JSSC.2017.2776309
   Dong Q, 2017, SYMP VLSI CIRCUITS, pC160, DOI 10.23919/VLSIC.2017.8008465
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Feinberg B, 2018, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2018.00039
   Fujiki D, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P397, DOI 10.1145/3307650.3322257
   Fujiki D, 2018, ACM SIGPLAN NOTICES, V53, P1, DOI [10.1145/3173162.3173171, 10.1145/3296957.3173171]
   Gao D, 2020, IEEE T COMPUT AID D, V39, P5011, DOI 10.1109/TCAD.2020.2966484
   Gauchi R, 2019, IEEE INT CONF VLSI, P166, DOI [10.1109/VLSI-SoC.2019.8920373, 10.1109/vlsi-soc.2019.8920373]
   Gonugondla SK, 2018, IEEE J SOLID-ST CIRC, V53, P3163, DOI 10.1109/JSSC.2018.2867275
   Gonugondla SK, 2018, ISSCC DIG TECH PAP I, P490, DOI 10.1109/ISSCC.2018.8310398
   Gupta S, 2019, PR GR LAK SYMP VLSI, P201, DOI 10.1145/3299874.3317977
   Hsueh F., 2017, 2017 IEEE International Electron Devices Meeting (IEDM), p12.6.1, DOI [10.1109/IEDM.2017.8268380, DOI 10.1109/IEDM.2017.8268380]
   Hsueh FK, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993628
   Jaiswal A, 2020, IEEE T CIRCUITS-I, V67, P4651, DOI 10.1109/TCSI.2020.3005783
   Jaiswal A, 2019, IEEE T VLSI SYST, V27, P2556, DOI 10.1109/TVLSI.2019.2929245
   Jao N, 2019, P IEEE ACM INT S NAN, P1
   Jao N, 2018, IEEE COMP SOC ANN, P447, DOI 10.1109/ISVLSI.2018.00087
   Jeloka S, 2016, IEEE J SOLID-ST CIRC, V51, P1009, DOI 10.1109/JSSC.2016.2515510
   Jha N.K., 2020, IEEE T COMPUT
   Jia HY, 2020, IEEE J SOLID-ST CIRC, V55, P2609, DOI 10.1109/JSSC.2020.2987714
   Jiang HW, 2019, MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P490, DOI 10.1145/3357526.3357552
   Jiang ZW, 2019, PR GR LAK SYMP VLSI, P417, DOI 10.1145/3299874.3319458
   Kang M, 2016, ARXIV PREPRINT ARXIV
   Kang MG, 2018, IEEE J EM SEL TOP C, V8, P494, DOI 10.1109/JETCAS.2018.2829522
   Kang MG, 2018, IEEE J SOLID-ST CIRC, V53, P2126, DOI 10.1109/JSSC.2018.2822703
   Kang MG, 2018, IEEE J SOLID-ST CIRC, V53, P642, DOI 10.1109/JSSC.2017.2782087
   Kang MG, 2017, ESSCIRC 2017 - 43RD IEEE EUROPEAN SOLID STATE CIRCUITS CONFERENCE, P263, DOI 10.1109/ESSCIRC.2017.8094576
   Kang MG, 2015, IEEE INT SYMP CIRC S, P2505, DOI 10.1109/ISCAS.2015.7169194
   Khwa WS, 2018, ISSCC DIG TECH PAP I, P496, DOI 10.1109/ISSCC.2018.8310401
   Kulkarni J., 2013, IEEE S VLSI CIRC, pC126
   Kulkarni JP, 2017, IEEE J SOLID-ST CIRC, V52, P229, DOI 10.1109/JSSC.2016.2607219
   Kulkarni JP, 2011, IEEE T VLSI SYST, V19, P1727, DOI 10.1109/TVLSI.2010.2055169
   Lee J, 2017, IEEE T VLSI SYST, V25, P2714, DOI 10.1109/TVLSI.2017.2664069
   Lee SK, 2019, IEEE J SOLID-ST CIRC, V54, P1982, DOI 10.1109/JSSC.2019.2913098
   Lin ZT, 2020, IEEE T VLSI SYST, V28, P1316, DOI 10.1109/TVLSI.2020.2976099
   Liu R, 2018, DES AUT CON, DOI [10.1145/3195970.3196089, 10.1109/INTMAG.2018.8508758]
   Mingu Kang, 2014, 2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), P8326, DOI 10.1109/ICASSP.2014.6855225
   Mittal Sparsh, 2017, Journal of Low Power Electronics and Applications, V7, DOI 10.3390/jlpea7030023
   Mittal S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102041
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, J SYST ARCHITECT, V98, P135, DOI 10.1016/j.sysarc.2019.07.006
   Mittal S, 2019, J SYST ARCHITECT, V97, P373, DOI 10.1016/j.sysarc.2018.11.001
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mittal S, 2016, ACM J EMERG TECH COM, V12, DOI 10.1145/2821510
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Mittal Sparsh., 2021, IEEE Transactions on Neural Networks and Learning Systems, P1
   Nag A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P334, DOI 10.1145/3352460.3358308
   Nasrin S, 2019, ARXIV PREPRINT ARXIV
   Qazi M, 2011, IEEE J SOLID-ST CIRC, V46, P85, DOI 10.1109/JSSC.2010.2085970
   Rios M, 2019, IEEE INT CONF VLSI, P34, DOI [10.1109/VLSI-SoC.2019.8920317, 10.1109/vlsi-soc.2019.8920317]
   Sadredini E, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P219, DOI 10.1145/3373376.3378459
   Sadredini E, 2020, INT S HIGH PERF COMP, P86, DOI 10.1109/HPCA47549.2020.00017
   Sadredini E, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P87, DOI 10.1145/3352460.3358324
   Sadredini E, 2019, IEEE COMPUT ARCHIT L, V18, P87, DOI 10.1109/LCA.2019.2909870
   Saha G, 2020, IEEE ACCESS, V8, P91405, DOI 10.1109/ACCESS.2020.2993989
   Saikia J., 2019, I SYMPOS LOW POWER E, P1, DOI DOI 10.1109/islped.2019.8824822
   Shukla P, 2020, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS45731.2020.9180701
   Si X, 2020, ISSCC DIG TECH PAP I, P246, DOI [10.1109/isscc19947.2020.9062995, 10.1109/ISSCC19947.2020.9062995]
   Si X, 2020, IEEE J SOLID-ST CIRC, V55, P189, DOI 10.1109/JSSC.2019.2952773
   Si X, 2019, IEEE T CIRCUITS-I, V66, P4172, DOI 10.1109/TCSI.2019.2928043
   Simon W, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317741
   Simon WA, 2020, IEEE T COMPUT, V69, P1349, DOI 10.1109/TC.2020.2972528
   Simon WA, 2019, PR GR LAK SYMP VLSI, P207, DOI 10.1145/3299874.3317979
   Srinivasa S, 2018, INT S LOW POW EL DES, P1
   Srinivasa S, 2019, IEEE INT SYMP CIRC S
   Srinivasa S, 2019, IEEE T CIRCUITS-I, V66, P2533, DOI 10.1109/TCSI.2019.2897497
   Srinivasa S, 2018, IEEE T VLSI SYST, V26, P671, DOI 10.1109/TVLSI.2017.2787562
   Srivastava P, 2018, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA.2018.00015
   Su JW, 2020, ISSCC DIG TECH PAP I, P240, DOI 10.1109/isscc19947.2020.9062949
   Subramaniyan A, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P259, DOI 10.1145/3123939.3123986
   Surana N, 2020, DES AUT TEST EUROPE, P1323, DOI 10.23919/DATE48585.2020.9116361
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   Wang JC, 2020, IEEE J SOLID-ST CIRC, V55, P76, DOI 10.1109/JSSC.2019.2939682
   Wang JC, 2019, ISSCC DIG TECH PAP I, V62, P224, DOI 10.1109/ISSCC.2019.8662419
   Wang XW, 2019, INT S HIGH PERF COMP, P81, DOI 10.1109/HPCA.2019.00029
   Wang Z., 2018, IEEE INT C COMMUN, P1, DOI [DOI 10.1109/ICC.2018.8422105, 10.1109/ICC.2018.8422105]
   Yang J, 2019, ISSCC DIG TECH PAP I, V62, P394, DOI 10.1109/ISSCC.2019.8662435
   Yin SH, 2020, IEEE J SOLID-ST CIRC, V55, P1733, DOI 10.1109/JSSC.2019.2963616
   Yin SH, 2020, IEEE T VLSI SYST, V28, P48, DOI 10.1109/TVLSI.2019.2940649
   Yue JS, 2020, ISSCC DIG TECH PAP I, P234, DOI [10.1109/ECICE50847.2020.9301937, 10.1109/ISSCC19947.2020.9062958]
   Zhang JT, 2019, IEEE J EM SEL TOP C, V9, P358, DOI 10.1109/JETCAS.2019.2912352
   Zhang JT, 2017, IEEE J SOLID-ST CIRC, V52, P915, DOI 10.1109/JSSC.2016.2642198
   Zhang YQ, 2017, SYMP VLSI CIRCUITS, pC264, DOI 10.23919/VLSIC.2017.8008501
NR 101
TC 24
Z9 25
U1 10
U2 49
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102276
DI 10.1016/j.sysarc.2021.102276
EA SEP 2021
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500019
DA 2024-07-18
ER

PT J
AU Liang, YR
   Li, YP
   Zhang, K
   Ma, LN
AF Liang, Yanrong
   Li, Yanping
   Zhang, Kai
   Ma, Lina
TI DMSE: Dynamic Multi-keyword Search Encryption based on inverted index
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud storage; Multi-keyword search; Inverted index; Keyword update
ID EFFICIENT
AB With the popularity of cloud storage, increasing people are willing to upload their files to cloud services. They will encrypt these files before uploading to protect the privacy of files. However, encryption makes effective search very difficult and inefficient. In this paper, we design a dynamic multi-keyword searchable encryption scheme on the encrypted cloud files, called DMSE. Firstly, the outsourced files in DMSE are pre-classified and preprocessed according to their privacy to achieve classified search. Secondly, based on the inverted index, DMSE realizes multiple keywords search, which protects the privacy of outsourced files and users and greatly improves the search efficiency. In addition, our DMSE extends the inverted index to the multi-DO/multi-DU scenario, which is the distinguishable difference between DMSE and other existing multi-keyword search schemes. Thirdly, our DMSE can further support the update of keywords to cope with the mismatch dilemma between the first extracted keywords and outsourced files, thus improving the practicality of DMSE scheme. Finally, comprehensive performance evaluation shows our DMSE scheme is effective and feasible in practical application.
C1 [Liang, Yanrong; Li, Yanping; Zhang, Kai; Ma, Lina] Shaanxi Normal Univ, Sch Math & Stat, Xian, Shaanxi, Peoples R China.
   [Li, Yanping] Guangxi Key Lab Cryptog & Informat Secur, Guilin, Guangxi, Peoples R China.
C3 Shaanxi Normal University
RP Li, YP; Zhang, K (corresponding author), Shaanxi Normal Univ, Sch Math & Stat, Xian, Shaanxi, Peoples R China.
EM liangyr@snnu.edu.cn; lyp@snnu.edu.cn; kzhang@snnu.edu.cn;
   malina@snnu.edu.cn
OI Zhang, Kai/0000-0002-5141-4364
FU Guangxi Key Laboratory of Cryptography and Information Security
   [GCIS202124]
FX This work is supported by Guangxi Key Laboratory of Cryptography and
   Information Security (No. GCIS202124).
CR Bing Wang, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P2092, DOI 10.1109/INFOCOM.2015.7218594
   Boucenna F, 2019, J COMPUT SCI TECH-CH, V34, P133, DOI 10.1007/s11390-019-1903-2
   Chen LX, 2020, COMPUTING, V102, P1521, DOI 10.1007/s00607-019-00762-z
   Chen LX, 2019, FUTURE GENER COMP SY, V95, P420, DOI 10.1016/j.future.2019.01.018
   Cui J, 2019, INFORM SCIENCES, V489, P63, DOI 10.1016/j.ins.2019.03.043
   Golle P, 2004, LECT NOTES COMPUT SC, V3089, P31, DOI 10.1007/978-3-540-24852-1_3
   Hassan A, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102043
   Hassan A, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101776
   Hu SS, 2018, IEEE INFOCOM SER, P792, DOI 10.1109/INFOCOM.2018.8485890
   Jiang XX, 2017, INFORM SCIENCES, V403, P22, DOI 10.1016/j.ins.2017.03.037
   Li J., 2020, IEEE TRANS CLOUD COM
   Li YP, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102006
   Liang YR, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101741
   Magdy S, 2020, IET IMAGE PROCESS, V14, P874, DOI 10.1049/iet-ipr.2019.0575
   Miao YB, 2018, PEER PEER NETW APPL, V11, P349, DOI 10.1007/s12083-016-0523-7
   Miao YB, 2018, IEEE INTERNET THINGS, V5, P3008, DOI 10.1109/JIOT.2017.2779124
   Pan XY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102075
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Sun JF, 2020, IEEE SYST J, V14, P1728, DOI 10.1109/JSYST.2019.2933346
   Xiao TT, 2021, CONNECT SCI, V33, P95, DOI 10.1080/09540091.2020.1753175
   Zhang Q, 2019, INFORM SCIENCES, V480, P1, DOI 10.1016/j.ins.2018.12.016
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
NR 22
TC 10
Z9 11
U1 6
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102255
DI 10.1016/j.sysarc.2021.102255
EA AUG 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500015
DA 2024-07-18
ER

PT J
AU Zhang, YW
   Cai, N
AF Zhang, Yi-Wen
   Cai, Ning
TI Energy efficient EDF-VD-based mixed-criticality scheduling with shared
   resources
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed-criticality; Real-time scheduling; Energy management; Shared
   resources
ID PREEMPTION-THRESHOLDS; SPORADIC TASK
AB In this paper, we consider simultaneously energy consumption and resource synchronization in mixed-criticality (MC) single processor systems. First, we give a feasibility analysis of single processor systems that execute real-time MC tasks. Second, an energy efficient speed based on sufficient feasibility condition is computed. In addition, we propose a single speed energy efficient algorithm for MC tasks with shared resources (ASS). The ASS algorithm scheduling tasks with S-LO is too conservative with much room to save more energy. For energy efficiency, dual speeds scheduling algorithm (DSS) based on ASS algorithm is proposed. It schedules tasks at S-LO with blocking and S-LO' without blocking. Blocking means that the higher priority tasks cannot preempt the execution of current low-priority tasks because low-priority tasks occupy the shared resources required for the higher priority tasks. Moreover, we prove that the DSS algorithm is feasible. Finally, the real-life synthetic application and extensive simulation are applied to validate the proposed algorithm. The experimental results show that the DSS algorithm can reduce energy consumption up to 11.82% compared with the existing approaches.
C1 [Zhang, Yi-Wen] Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
   [Cai, Ning] Beijing Univ Posts & Telecommun, Coll Artificial Intelligence, Beijing, Peoples R China.
C3 Huaqiao University; Beijing University of Posts & Telecommunications
RP Zhang, YW (corresponding author), Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
EM zyw@hqu.edu.cn
RI Cai, Ning/B-4826-2015
OI Cai, Ning/0000-0003-3836-4822
FU Natural Science Foundation of Fujian Province of China [2019J01080];
   Youth Innovation Fund Projects of Xiamen City [3502Z20206012]; Natural
   Science Foundation of China [61867005]
FX This work has been supported by the Natural Science Foundation of Fujian
   Province of China under Grant 2019J01080, the Youth Innovation Fund
   Projects of Xiamen City under Grant 3502Z20206012, Natural Science
   Foundation of China under Grant 61867005.
CR Ali I, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P438, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.63
   [Anonymous], 2016, P IEEE REAL TIM EMB
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S, 2015, J ACM, V62, DOI 10.1145/2699435
   Baruah S, 2013, IEEE INT CONF EMBED, P237, DOI 10.1109/RTCSA.2013.6732224
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Burns Alan., 2013, Mixed criticality systems-a review. pages, P1
   Chen G, 2018, IEEE T COMPUT, V67, P543, DOI 10.1109/TC.2017.2763133
   Chen YW, 2021, PATTERN RECOGN, V109, DOI 10.1016/j.patcog.2020.107624
   Davis RI, 2018, IEEE REAL TIME, P140, DOI 10.1109/RTAS.2018.00024
   Ekberg P, 2012, EUROMICRO, P135, DOI 10.1109/ECRTS.2012.24
   Hu BA, 2019, IEEE INT CONF CON AU, P1494, DOI 10.1109/ICCA.2019.8899993
   Huang PC, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656057
   Huang PC, 2014, ASIA S PACIF DES AUT, P125, DOI 10.1109/ASPDAC.2014.6742877
   Huang YH, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101808
   Jiang W, 2019, IEEE T COMPUT AID D, V38, P1413, DOI 10.1109/TCAD.2018.2846652
   Liu D, 2018, IEEE T COMPUT, V67, P975, DOI 10.1109/TC.2018.2789879
   Majumder S, 2020, IEEE T COMPUT, V69, P1221, DOI 10.1109/TC.2020.3002697
   Naghavi A., 2021, IEEE T EMERG TOP COM, V1
   Pavic I, 2020, REAL-TIME SYST, V56, P112, DOI 10.1007/s11241-020-09345-0
   Safari S, 2020, IEEE T COMPUT AID D, V39, P4601, DOI 10.1109/TCAD.2020.2977063
   Safari S, 2019, IEEE T PARALL DISTR, V30, P2338, DOI 10.1109/TPDS.2019.2907846
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sobhani H, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102090
   Su H., 2016, ACM T DES AUTOMAT EL, V22, P1
   Su H, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Su H, 2013, IEEE INT CONF EMBED, P352, DOI 10.1109/RTCSA.2013.6732239
   Taherin A, 2018, IEEE T SUST COMPUT, V3, P195, DOI 10.1109/TSUSC.2018.2801123
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Völp M, 2014, IEEE REAL TIME, P275, DOI 10.1109/RTAS.2014.6926009
   Yi-Wen Z, 2019, COMPUT STAND INTER, V61, P129, DOI 10.1016/j.csi.2018.06.004
   Zhang YW, 2021, IEEE T COMPUT AID D, V40, P78, DOI 10.1109/TCAD.2020.2992999
   Zhang YW, 2019, MICROPROCESS MICROSY, V64, P170, DOI 10.1016/j.micpro.2018.11.005
   Zhang YW, 2018, J SYST ARCHITECT, V83, P12, DOI 10.1016/j.sysarc.2017.11.004
   Zhang YW, 2020, INT J EMBED SYST, V12, P166
   Zhang YW, 2019, SUSTAIN COMPUT-INFOR, V23, P38, DOI 10.1016/j.suscom.2019.06.004
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2013, IEEE INT CONF EMBED, P227, DOI 10.1109/RTCSA.2013.6732223
NR 39
TC 13
Z9 13
U1 1
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102246
DI 10.1016/j.sysarc.2021.102246
EA JUL 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500011
DA 2024-07-18
ER

PT J
AU Cai, XM
   Xie, GQ
   Kuang, SJ
   Li, RF
   Li, SQ
AF Cai, Xiaomin
   Xie, Guoqi
   Kuang, Shijie
   Li, Renfa
   Li, Shaoqing
TI Efficient DPA side channel countermeasure with MIM capacitors-based
   current equalizer
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Side-channel attacks; Current fluctuation hiding; Current equalizer;
   Anti-physical teardown; Low overhead
ID ADIABATIC LOGIC; POWER; DESIGN
AB Side-channel attacks are one of the security threats to the chip-level devices of the communication systems. To strengthen chip-level cryptographic devices against side-channel attacks, a current equalizer that weakens the current difference is proposed, which barely changes the original design flow and is resistant to physical teardown. This method overlays (metal-insulator-metal) MIM capacitors on top of the critical modules in chip-level components, thus weakening the differences in supply current at different inputs. Meanwhile, the proposed countermeasure is an anti-physical teardown, due to the way the MIM capacitors are connected longitudinally to the power network of the key modules. Experimental results show that this approach is highly resistant to DPA, which has the lowest security evaluation metrics value and area overhead than three existing DPA countermeasures.
C1 [Cai, Xiaomin; Xie, Guoqi; Kuang, Shijie; Li, Renfa] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410012, Peoples R China.
   [Li, Shaoqing] Natl Univ Def Technol, Coll Comp, Changsha 410073, Peoples R China.
C3 Hunan University; National University of Defense Technology - China
RP Xie, GQ (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410012, Peoples R China.
EM xgqman@hun.edu.cn
RI li, shaoqing/AAK-5282-2021
FU National Natural Science Foundation of China [61832018, 61932010]
FX The project is supported, in part, by the National Natural Science
   Foundation of China under Grant 61832018, 61932010) .
CR Bellizia D, 2018, IEEE T CIRCUITS-I, V65, P3874, DOI 10.1109/TCSI.2018.2861738
   Bellizia D, 2018, IEEE T VLSI SYST, V26, P1368, DOI 10.1109/TVLSI.2018.2816914
   Bellizia D, 2016, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), P229, DOI 10.1109/MIXDES.2016.7529737
   Bhasin S, 2014, LECT NOTES COMPUT SC, V8804, P201, DOI 10.1007/978-3-319-12060-7_14
   Bongiovanni S, 2015, J CRYPTOGR ENG, V5, P269, DOI 10.1007/s13389-015-0096-z
   Boss E, 2017, J CRYPTOGR ENG, V7, P149, DOI 10.1007/s13389-017-0156-7
   Cai XM, 2020, IEEE ACCESS, V8, P89084, DOI 10.1109/ACCESS.2020.2993701
   Chen JC, 2015, 2015 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), P371, DOI 10.1109/CIS.2015.96
   Chong KS, 2015, IEEE C ELEC DEVICES, P297, DOI 10.1109/EDSSC.2015.7285109
   Decoutere S, 2000, BCTM PROC, P106, DOI 10.1109/BIPOL.2000.886184
   Ho WG, 2019, IEEE INT SOC CONF, P86, DOI 10.1109/SOCC46988.2019.1570557958
   Hu H, 2002, IEEE ELECTR DEVICE L, V23, P514, DOI 10.1109/LED.2002.802602
   Kar-Roy A., 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247), P245, DOI 10.1109/IITC.1999.787134
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P. C., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P104
   Liu L, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101678
   Liu Y, 2019, J SYST ARCHITECT, V97, P208, DOI 10.1016/j.sysarc.2018.11.004
   Mahana P, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON SMART STRUCTURES AND SYSTEMS (ICSSS), P164, DOI 10.1109/ICSSS.2013.6623020
   Maiti S, 2021, CRYPTOGR COMMUN, V13, P71, DOI 10.1007/s12095-020-00452-0
   Mangard S, 2005, LECT NOTES COMPUT SC, V3659, P157
   Masoumi M, 2020, IEEE T CIRCUITS-II, V67, P1314, DOI 10.1109/TCSII.2019.2932337
   Monteiro C, 2013, MICROELECTRON J, V44, P496, DOI 10.1016/j.mejo.2013.04.003
   Muresan R, 2015, ELECTRON LETT, V51, P2126, DOI 10.1049/el.2015.2760
   Muresan R, 2020, CAN J ELECT COMPUT E, V43, P83, DOI 10.1109/CJECE.2019.2949934
   Oh H, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1903, DOI 10.1145/3372297.3417265
   Pang X., 2015, 2015 IEEE 11 INT C A, P1, DOI [10.1109/ASICON.2015.7517071, DOI 10.1109/ASICON.2015.7517071]
   Parthasarathy S, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P188, DOI 10.1109/VLSI.Design.2010.63
   Patranabis Sikhar., 2019, J HARDWARE SYSTEMS S, V3, P103
   Popp T, 2005, LECT NOTES COMPUT SC, V3659, P172
   Quisquater J.-J., 2001, P INT C RES SMART CA, P200, DOI DOI 10.1007/3-540-45418-7
   Racanelli M., 1999, Proceedings of the 1999 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.99CH37024), P125, DOI 10.1109/BIPOL.1999.803541
   Raghav HS, 2019, INTEGRATION, V69, P147, DOI 10.1016/j.vlsi.2018.07.010
   Rao SK, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P92, DOI 10.1109/HST.2015.7140244
   Sun F, 2021, MICROW OPT TECHN LET, V63, P107, DOI 10.1002/mop.32582
   Tiri K., 2002, ESSCIRC 2002. Proceedings of the 28th European Solid-State Circuit Conference, P403
   Tiri K, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P246, DOI 10.1109/DATE.2004.1268856
   Tokunaga C, 2010, IEEE J SOLID-ST CIRC, V45, P23, DOI 10.1109/JSSC.2009.2034081
   Weaver JA, 2007, ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, P7
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Yi ZX, 2017, IEEE MICROW WIREL CO, V27, P272, DOI 10.1109/LMWC.2017.2661986
   Zhang F, 2020, IEEE T COMPUT, V69, P1681, DOI 10.1109/TC.2020.3020407
   Zurcher P, 2000, INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, P153, DOI 10.1109/IEDM.2000.904281
NR 42
TC 1
Z9 1
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102146
DI 10.1016/j.sysarc.2021.102146
EA MAY 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UD5TH
UT WOS:000687268400004
DA 2024-07-18
ER

PT J
AU Hossain, MJ
   Xu, CX
   Li, C
   Mahmud, SMH
   Zhang, XJ
   Li, WP
AF Hossain, Md Jakir
   Xu, Chunxiang
   Li, Chuang
   Mahmud, S. M. Hasan
   Zhang, Xiaojun
   Li, Wanpeng
TI ICAS: Two-factor identity-concealed authentication scheme for
   remote-servers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Two-factor authentication; Identity-concealment; Remote server;
   Intermediate randomness
ID CLOUD; EFFICIENT; SECURITY; PROTOCOL
AB As the number of users in remote server environments is more prevalent (i.e., in e-payment, e-healthcare), a secure authentication scheme becomes increasingly important for this paradigm. In general, single-factor authentication in remote-systems suffers from several security issues, whereas multi-factor authentication can be considered as an alternative solution where additional factors increase the security level. However, in existing multi-factor authentication schemes, leakage of randomness and identity-concealment are not well considered; these can cause privacy issues in some application scenarios. In this paper, we propose a two factor-based identity-concealed authentication scheme refer to as ICAS. ICAS ensures secure authentication between the user and remote server even if some intermediate randomness (e.g., Diffie-Hellman exponent) has been exposed to an adversary, prevents users' identity against adversaries, can resist perpetual leakage of confidential information, and provide a strong security guarantee against device lost attacks. We define a proper security model in the random oracle and prove the security of ICAS under the model. We provide a comprehensive performance evaluation, which shows that ICAS is efficient. Specifically, the proposed scheme reduces the total computation cost by at least 24% and reduces the user's communication cost by at least 4%; thereby, ICAS is feasible to deploy in the practical environment.
C1 [Hossain, Md Jakir; Xu, Chunxiang; Li, Chuang; Mahmud, S. M. Hasan] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Zhang, Xiaojun] Southwest Petr Univ, Sch Comp Sci, Chengdu 610500, Peoples R China.
   [Li, Wanpeng] Manchester Metropolitan Univ, Sch Comp & Math, Manchester, Lancs, England.
C3 University of Electronic Science & Technology of China; Southwest
   Petroleum University; Manchester Metropolitan University
RP Hossain, MJ; Xu, CX (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM jakir.cse.metrouni@gmail.com; chxxu@uestc.edu.cn
RI Li, Wanpeng/AEI-3547-2022; Hossain, Md Jakir/GON-4401-2022
OI Li, Wanpeng/0000-0002-6396-9578; 
FU National Natural Science Foundation of China [61370203]; National Key
   R&D Program of China [2017YFB802000]
FX This work is supported by the National Natural Science Foundation of
   China under Grant 61872060, the National Key R&D Program of China under
   Grant 2017YFB802000, and the National Natural Science Foundation of
   China under Grant 61370203.
CR Agrawal S, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P2042, DOI 10.1145/3243734.3243839
   Ali I, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101692
   Bresson Emmanuel., 2003, ACM C COMPUTER COMMU, P241, DOI DOI 10.1145/948109.948142
   Chatterjee S, 2018, IEEE T DEPEND SECURE, V15, P824, DOI 10.1109/TDSC.2016.2616876
   CRAIG G, 2003, ADV CRYPTOLOGY EUROC, P272, DOI DOI 10.1007/3-540-39200-9_17
   Derhab A, 2020, IEEE ACCESS, V8, P28956, DOI 10.1109/ACCESS.2020.2971024
   DeviPriya K, 2020, INT J CLOUD APPL COM, V10, P56, DOI 10.4018/IJCAC.2020040104
   Diomedous C, 2019, LECT NOTES COMPUT SC, V11543, P441, DOI 10.1007/978-3-030-22038-9_21
   EMIR E, 2019, IEEE T INF FOREN SEC, V14, P743, DOI DOI 10.1109/TIFS.2018.2866025
   Fan CI, 2009, IEEE T INF FOREN SEC, V4, P933, DOI 10.1109/TIFS.2009.2031942
   Feng Q, 2018, FUTURE GENER COMP SY, V84, P239, DOI 10.1016/j.future.2017.07.040
   Gope P, 2019, IEEE T IND INFORM, V15, P4957, DOI 10.1109/TII.2019.2895030
   Guan MX, 2016, 2016 IEEE 3RD INTERNATIONAL CONFERENCE ON CYBER SECURITY AND CLOUD COMPUTING (CSCLOUD), P108, DOI 10.1109/CSCloud.2016.26
   He DB, 2015, IEEE SYST J, V9, P816, DOI 10.1109/JSYST.2014.2301517
   He DB, 2014, IEEE T CONSUM ELECTR, V60, P30, DOI 10.1109/TCE.2014.6780922
   Hussain M, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101655
   Islam SKH, 2018, IEEE INTERNET THINGS, V5, P3408, DOI 10.1109/JIOT.2017.2739921
   Ji SL, 2017, IEEE T DEPEND SECURE, V14, P550, DOI 10.1109/TDSC.2015.2481884
   Jiang Q, 2020, IEEE T VEH TECHNOL, V69, P9390, DOI 10.1109/TVT.2020.2971254
   Kaushik S, 2019, INT J CLOUD APPL COM, V9, P21, DOI 10.4018/IJCAC.2019100102
   Kumari S, 2017, FUTURE GENER COMP SY, V68, P320, DOI 10.1016/j.future.2016.10.004
   Li X, 2018, IEEE INTERNET THINGS, V5, P1606, DOI 10.1109/JIOT.2017.2787800
   Li X, 2017, LECT NOTES COMPUT SC, V10155, P30, DOI 10.1007/978-3-319-62024-4_3
   Mao J, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101696
   Millen J.K., 2011, BIBA MODEL, P81, DOI [10.1007/978-1-4419-5906-5_812, DOI 10.1007/978-1-4419-5906-5812]
   NABEIL E, 2020, J SYST ARCHITECT, V102
   Narayanan A., 2005, P ACM C COMP COMM SE, P364, DOI [10.1145/1102120.1102168, DOI 10.1145/1102120.1102168]
   Odelu V, 2015, IEEE T INF FOREN SEC, V10, P1953, DOI 10.1109/TIFS.2015.2439964
   Qi MP, 2018, MULTIMED TOOLS APPL, V77, P23335, DOI 10.1007/s11042-018-5683-4
   Srinivas J, 2020, IEEE T DEPEND SECURE, V17, P1133, DOI 10.1109/TDSC.2018.2857811
   Tewari Aakanksha, 2019, International Journal of High Performance Computing and Networking, V15, P106
   ul Haq I, 2020, J NETW COMPUT APPL, V161, DOI 10.1016/j.jnca.2020.102660
   Wang D, 2018, IEEE T DEPEND SECURE, V15, P708, DOI 10.1109/TDSC.2016.2605087
   Wang D, 2017, IEEE T INF FOREN SEC, V12, P2776, DOI 10.1109/TIFS.2017.2721359
   Wang D, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1242, DOI 10.1145/2976749.2978339
   Wang D, 2015, LECT NOTES COMPUT SC, V7807, P221, DOI 10.1007/978-3-319-27659-5_16
   Wu LB, 2019, IEEE T INF FOREN SEC, V14, P319, DOI 10.1109/TIFS.2018.2850299
   Xie Q, 2019, NEUROCOMPUTING, V347, P131, DOI 10.1016/j.neucom.2019.03.020
   Xu J, 2009, COMPUT STAND INTER, V31, P723, DOI 10.1016/j.csi.2008.09.006
   Xu LL, 2015, SECUR COMMUN NETW, V8, P245, DOI 10.1002/sec.977
   Yavuz AA, 2018, IEEE T DEPEND SECURE, V15, P69, DOI 10.1109/TDSC.2016.2530708
   Zhang R, 2019, IEEE T DEPEND SECURE, V16, P625, DOI 10.1109/TDSC.2017.2700305
   Zhang XJ, 2021, IEEE T DEPEND SECURE, V18, P1019, DOI 10.1109/TDSC.2019.2914117
   Zhang XJ, 2019, INFORM SCIENCES, V472, P223, DOI 10.1016/j.ins.2018.09.013
   Zhang Y, 2021, IEEE T CLOUD COMPUT, V9, P1335, DOI 10.1109/TCC.2019.2923222
   Zhang Y, 2020, IEEE T SERV COMPUT, V13, P216, DOI 10.1109/TSC.2019.2947476
   Zhang Y, 2021, IEEE T CLOUD COMPUT, V9, P923, DOI 10.1109/TCC.2019.2908400
   Zhang Y, 2018, IEEE T IND INFORM, V14, P4101, DOI 10.1109/TII.2018.2832251
   Zhang YX, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9206739
   Zhao YL, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1464, DOI 10.1145/2976749.2978350
   Zheng QM, 2018, IEEE ACCESS, V6, DOI 10.1109/ACCESS.2017.2775038
NR 51
TC 7
Z9 8
U1 2
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102077
DI 10.1016/j.sysarc.2021.102077
EA MAR 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300003
DA 2024-07-18
ER

PT J
AU Mittal, S
   Vibhu
AF Mittal, Sparsh
   Vibhu
TI A survey of accelerator architectures for 3D convolution neural networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3D CNNs; 3D convolution neural networks; Artificial intelligence;
   Artificial neural networks; Image processing
ID WINOGRAD
AB 3D convolution neural networks (CNNs) have shown excellent predictive performance on tasks such as action recognition from videos. Since 3D CNNs have unique characteristics and extremely high compute/memoryoverheads, executing them on accelerators designed for 2D CNNs provides sub-optimal performance. To overcome these challenges, researchers have recently proposed architectures for 3D CNNs. In this paper, we present a survey of hardware accelerators and hardware-aware algorithmic optimizations for 3D CNNs. We include only those CNNs that perform 3D convolution and not those that perform only 2D convolution on 2D or 3D data. We highlight their key ideas and underscore their similarities and differences. We believe that this survey will spark a great deal of research towards the design of ultra-efficient 3D CNN accelerators of tomorrow.
C1 [Mittal, Sparsh; Vibhu] IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee
RP Vibhu (corresponding author), IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
EM sparshfec@iitr.ac.in; vibhu@ec.iitr.ac.in
RI Mittal, Sparsh/B-4378-2013
OI , Vibhu/0000-0002-1357-2855; Mittal, Sparsh/0000-0002-2908-993X
FU Semiconductor Research Corporation, USA
FX This work is supported by Semiconductor Research Corporation, USA''.
CR Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   [Anonymous], 2020, 3D IMAGE CLASSIFICAT
   [Anonymous], 2013, IEEE INT C COMP VIS
   [Anonymous], 2018, DEEP LEARNING VIDEOS
   Chen HX, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P79, DOI 10.1145/3307650.3322260
   Tran D, 2015, IEEE I CONF COMP VIS, P4489, DOI 10.1109/ICCV.2015.510
   Fan H., 2017, 2017 IEEE International Magnetics Conference (INTERMAG), DOI 10.1109/INTMAG.2017.8007987
   Fan HX, 2019, IEEE INT CONF ASAP, P1, DOI 10.1109/ASAP.2019.00-44
   Fan HX, 2018, I C FIELD PROG LOGIC, P287, DOI 10.1109/FPL.2018.00056
   Hegde K, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P933, DOI [10.1109/MICRO.2018.00080, 10.1109/MICR0.2018.00080]
   Huo Q, 2020, IEEE ELECTR DEVICE L, V41, P497, DOI 10.1109/LED.2020.2970536
   Jha N.K., 2020, IEEE T COMPUT
   Jia Z, 2018, ACM SIGPLAN NOTICES, V53, P109, DOI 10.1145/3200691.3178496
   Lan Q, 2017, COMPUT INTEL NEUROSC, V2017, DOI 10.1155/2017/8348671
   Larraondo P.R., 2017, ICML WORKSH DEEP STR, V70
   Liu Z, 2019, PLANT SOIL ENVIRON, V65, P1, DOI 10.17221/467/2018-PSE
   Lou M, 2019, P 2019 IEEE INT S CI, P1
   Mengshu S., 2020, 2020 57 ACM IEEE DES, P1
   Mittal S., 2020, TECH REP
   Mittal S., 2020, Neural computing and applications, P1
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2020, CONCURR COMP-PRACT E, V32, DOI 10.1002/cpe.5742
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mittal S, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2788396
   Niu W., 2020, ARXIV200709835
   Popovych S, 2020, ADV INTELL SYST COMP, V943, P369, DOI 10.1007/978-3-030-17795-9_27
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Shen J., 2019, P INT S QUAL SERV IW, P1, DOI [DOI 10.1109/icems.2019.8922119, DOI 10.1109/ICAWST.2019.8923506]
   Shen J., 2019, IEEE T COMPUT AIDED
   Simonyan K., 2014, P 27 INT C NEUR INF, P568, DOI DOI 10.1002/14651858.CD001941.PUB3
   Tran D, 2018, PROC CVPR IEEE, P6450, DOI 10.1109/CVPR.2018.00675
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   Wang H, 2017, IEEE ACCESS, V5, P6909, DOI 10.1109/ACCESS.2017.2699229
   Wang Y, 2019, ECON HUM BIOL, V35, P1, DOI 10.1016/j.ehb.2019.03.006
   Weiwen Chen, 2020, 2020 4th International Conference on Robotics and Automation Sciences (ICRAS), P122, DOI 10.1109/ICRAS49812.2020.9135062
   Yepez J, 2020, IEEE T VLSI SYST, V28, P853, DOI 10.1109/TVLSI.2019.2961602
   Zlateski A, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P854, DOI 10.1109/SC.2016.72
   Zlateski A, 2016, INT PARALL DISTRIB P, P801, DOI 10.1109/IPDPS.2016.119
   Zlateski Aleksandar, 2017, P INT C SUP, V8
NR 41
TC 29
Z9 30
U1 2
U2 30
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102041
DI 10.1016/j.sysarc.2021.102041
EA MAR 2021
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RN5XI
UT WOS:000640425900002
DA 2024-07-18
ER

PT J
AU Narwal, B
   Mohapatra, AK
AF Narwal, Bhawna
   Mohapatra, Amar Kumar
TI A survey on security and authentication in wireless body area networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Authentication; Biometric; Challenges; Healthcare; Open issues;
   Security; Wireless body area network
ID ANONYMOUS MUTUAL AUTHENTICATION; ZERO-KNOWLEDGE PROOF; KEY AGREEMENT
   SCHEME; HEALTH-CARE-SYSTEMS; USER AUTHENTICATION; SENSOR NETWORK;
   PROTOCOL; PASSWORD; CRYPTOGRAPHY; LIGHTWEIGHT
AB Wireless Body Area Networks (WBAN) is often envisioned as a paradigm shift from the traditional healthcare system to the modern E-Healthcare system. The patient's vitals sensed by the sensors are highly sensitive, confidential, and susceptible to various attacks from adversaries. For the WBAN being a concrete application of the healthcare system, it is paramount to ensure that the data sensed by the WBAN sensors is safe and not exposed to unauthorised entities and security threats. In light of this, strong security solutions and authentication schemes are needed for the success and large scale adoption of the WBANs. To this end, a plethora of security solutions and authentication schemes have been suggested by the researchers over the last two decades. However, the absence of a clear and cohesive study in view of security and authentication does not serve the bigger goal of providing a bird-eye view of the domain. To fulfill the objectives mentioned above, we approach in the following manner. Firstly, an extensive review of the security essentials, security threats, attackers, and attack techniques, and current existing solutions are provided with a detailed classification of security mechanisms in the WBANs. Secondly, a detailed discussion on authentication, design, and development of the authentication scheme and its classification, adversary models and security protocol verifiers is provided. Furthermore, this work outlines the applications, open research issues, recommendations for future authentication schemes and future trends for the WBANs. All in all, this survey elaborates the functionality of WBAN, its technologies, building blocks, and a much wider view of WBAN in terms of security and authentication.
C1 [Narwal, Bhawna; Mohapatra, Amar Kumar] Indira Gandhi Delhi Tech Univ Women, IT Dept, Delhi, India.
C3 Indira Gandhi Delhi Technical University for Women (IGDTUW)
RP Narwal, B (corresponding author), Indira Gandhi Delhi Tech Univ Women, IT Dept, Delhi, India.
EM bhawnanarwal@igdtuw.ac.in
RI Narwal, Dr. Bhawna/AAE-2352-2020
OI Narwal, Dr. Bhawna/0000-0003-3849-5566; Mohapatra, Amar
   Kumar/0000-0002-8025-6879
CR Abbasinezhad-Mood D, 2018, IEEE T IND INFORM, V14, P4815, DOI 10.1109/TII.2018.2806974
   Abbasinezhad-Mood D, 2018, IEEE T RELIAB, V67, P1328, DOI 10.1109/TR.2018.2850966
   Abidi Bahae, 2020, Journal of Medical Engineering & Technology, V44, P97, DOI 10.1080/03091902.2020.1729882
   Abina P., 2014, J ADV RES ELECT ELEC, V3, P7954
   Akhtar F, 2017, IT PROF, V19, P32, DOI 10.1109/MITP.2017.34
   Al Rasyid MUH, 2016, 2016 INTERNATIONAL ELECTRONICS SYMPOSIUM (IES), P409, DOI 10.1109/ELECSYM.2016.7861041
   Al Shayokh M, 2016, 2016 INTERNATIONAL CONFERENCE ON CONTROL, ELECTRONICS, RENEWABLE ENERGY AND COMMUNICATIONS (ICCEREC), P12, DOI 10.1109/ICCEREC.2016.7814973
   Al-Janabi S, 2017, EGYPT INFORM J, V18, P113, DOI 10.1016/j.eij.2016.11.001
   Ali T, 2018, CLUSTER COMPUT, V21, P409, DOI 10.1007/s10586-017-0877-5
   ALMAHMUD A, 2012, INT J COMPUT APPL, V41, P18, DOI DOI 10.5120/5602-7858
   Aman J.A., 2017, UBIQUIT WIREL BODY A
   [Anonymous], 2020, HLTH CARE INDEX COUN
   Anwar M., 2018, Tech. J., V23, P50
   Aqeel-ur-Rehman IUK, REV AUTHENTICATION S
   Arya A, 2017, PROCEDIA COMPUT SCI, V113, P113, DOI 10.1016/j.procs.2017.08.324
   Bahena K., 2016, ANN ADFSL C DIG FOR, V4
   Barman S, 2019, IEEE ACCESS, V7, P12557, DOI 10.1109/ACCESS.2019.2893185
   Basin D., 2018, Handbook of Model Checking, P727, DOI [10.1007/978-3-319-10575-8 22, DOI 10.1007/978-3-319-10575-8_22]
   Bharadwaj Pooja, 2018, 2018 3rd International Conference on Contemporary Computing and Informatics (IC3I), P233, DOI 10.1109/IC3I44769.2018.9007301
   Bharathi KRS, 2019, ADV INTELL SYST, V810, P275, DOI 10.1007/978-981-13-1513-8_29
   Bolotnyy L, 2007, FIFTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, P211, DOI 10.1109/PERCOM.2007.26
   Bu GW, 2018, AD HOC NETW, V77, P28, DOI 10.1016/j.adhoc.2018.04.006
   Canetti R, 2001, LECT NOTES COMPUT SC, V2045, P453
   Challa S, 2018, COMPUT ELECTR ENG, V69, P534, DOI 10.1016/j.compeleceng.2017.08.003
   Chang C.C., 2017, COMMUN CCISA, V23, P37
   Chatterjee S, 2014, J KING SAUD UNIV-COM, V26, P181, DOI 10.1016/j.jksuci.2013.10.007
   Chaudhary S., 2019, INT J COMPUT INTELL, V2
   Chaudhry SA, 2015, J MED SYST, V39, DOI 10.1007/s10916-015-0244-0
   Chen CM, 2018, APPL SCI-BASEL, V8, DOI 10.3390/app8071074
   Chen R, 2019, J MED SYST, V43, DOI 10.1007/s10916-018-1129-9
   Cheng X., 2019, DATA SCI ICPCSEE 201, V1058, DOI [10.1007/978-981-15-011 8-0_31, DOI 10.1007/978-981-15-0118-0_31]
   Chintala R.R., 2018, INT J ENG TECHNOL, V7, P269
   Cremers CJF, 2008, LECT NOTES COMPUT SC, V5123, P414
   Crosby GV., 2012, International Journal of Ad hoc, Sensor Ubiquitous Computing (IJASUC), V3, P1, DOI DOI 10.5121/IJASUC.2012.3301
   Das AK, 2017, WIRELESS PERS COMMUN, V94, P1899, DOI 10.1007/s11277-016-3718-6
   Das AK, 2015, AD HOC SENS WIREL NE, V28, P221
   Das D, 2021, INT J OCCUP SAF ERGO, V27, DOI 10.1080/10803548.2018.1511102
   Drira W., 2012, 2012 IEEE 11th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom), P78, DOI 10.1109/TrustCom.2012.31
   epfl, IMPL BLOOD AN CHIP
   Ever YK, 2019, IEEE SYST J, V13, P456, DOI 10.1109/JSYST.2018.2866067
   Ferrag MA, 2020, TELECOMMUN SYST, V73, P317, DOI 10.1007/s11235-019-00612-5
   Ferrag MA, 2017, SECUR COMMUN NETW, DOI 10.1155/2017/6562953
   Fotouhi M, 2020, COMPUT NETW, V177, DOI 10.1016/j.comnet.2020.107333
   fraunhofer, CER PRESS SENS
   Gebrie MT, 2017, 11TH EUROPEAN CONFERENCE ON SOFTWARE ARCHITECTURE (ECSA 2017) - COMPANION VOLUME, P105, DOI 10.1145/3129790.3129801
   globenewswire, CONC SENS
   Haddad O., 2019, P 2019 GLOB LIFI C G, P1, DOI [10.1109/GLC.2019.8864122, DOI 10.1109/GLC.2019.8864122]
   Haque SA, 2015, SENSORS-BASEL, V15, P8764, DOI 10.3390/s150408764
   Hasan K., 2018, P 3 S DISTR LEDG TEC
   Hasan K, 2018, P INT CONF INTELL, P114, DOI 10.1109/ISMS.2018.00031
   He DB, 2017, IEEE SYST J, V11, P2590, DOI 10.1109/JSYST.2016.2544805
   He DB, 2015, MULTIMEDIA SYST, V21, P49, DOI 10.1007/s00530-013-0346-9
   He DB, 2015, IEEE COMMUN MAG, V53, P71, DOI 10.1109/MCOM.2015.7010518
   He DB, 2014, IEEE T CONSUM ELECTR, V60, P30, DOI 10.1109/TCE.2014.6780922
   Hodgkiss J., 2020, IEEE CONSUM ELECTR M
   Hussain M., 2019, J SYST ARCHITECT
   Ibrahim MH, 2016, COMPUT METH PROG BIO, V135, P37, DOI 10.1016/j.cmpb.2016.07.022
   Iqbal J, 2017, INT J ADV COMPUT SC, V8, P180
   Islam SKH, 2014, NONLINEAR DYNAM, V78, P2261, DOI 10.1007/s11071-014-1584-x
   Islam SKH, 2014, J MED SYST, V38, DOI 10.1007/s10916-014-0135-9
   Jamthe A, 2015, INT CONF COMPUT INTE, P868, DOI 10.1109/CICN.2015.172
   Javadi S. S., 2013, WIRELESS NETWORKS SE, P165, DOI DOI 10.1007/978-3-642-36169-2_6
   Javali C, 2014, LECT NOTES COMPUT SC, V8651, P74, DOI 10.1007/978-3-319-13066-8_5
   Jegadeesan S, 2020, IEEE ACCESS, V8, P48576, DOI 10.1109/ACCESS.2020.2977968
   Ji S, 2018, IEEE ACCESS, V6, P69603, DOI 10.1109/ACCESS.2018.2880898
   Jiang Q., 2019, IEEE T EMERG TOP COM
   Jiang Q, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0587-1
   Jiang Q, 2016, NONLINEAR DYNAM, V83, P2085, DOI 10.1007/s11071-015-2467-5
   Joshi A, 2019, J DISCRET MATH SCI C, V22, P219, DOI 10.1080/09720529.2019.1582869
   Kalamandeen Andre., 2010, Proc. of MobiSys '10, P331, DOI [DOI 10.1145/1814433.1814466, 10.1145/1814433.1814466.]
   Kang J, 2015, COMM COM INF SC, V523, P61, DOI 10.1007/978-3-319-19210-9_5
   Khan K, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101701
   Khan MK, 2014, INT J DISTRIB SENS N, DOI 10.1155/2014/347169
   Khernane N, 2016, IEEE INT CONF MOB, P307, DOI [10.1109/MASS.2016.046, 10.1109/MASS.2016.62]
   Kitchenham B, 2009, INFORM SOFTWARE TECH, V51, P7, DOI 10.1016/j.infsof.2008.09.009
   Kompara M, 2018, AD HOC NETW, V70, P23, DOI 10.1016/j.adhoc.2017.11.006
   Koya AM, 2018, COMPUT NETW, V140, P138, DOI 10.1016/j.comnet.2018.05.006
   Kumar P, 2012, SENSORS-BASEL, V12, P1625, DOI 10.3390/s120201625
   Kumari Rani, 2019, 2019 International Conference on Computing, Communication, and Intelligent Systems (ICCCIS), P144, DOI 10.1109/ICCCIS48478.2019.8974478
   Lee TF, 2013, J MED SYST, V37, DOI 10.1007/s10916-013-9941-8
   Li CT, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17071482
   Li M, 2010, IEEE INFOCOM SER
   Li X, 2018, TELECOMMUN SYST, V67, P323, DOI 10.1007/s11235-017-0340-1
   Li X, 2017, COMPUT NETW, V129, P429, DOI 10.1016/j.comnet.2017.03.013
   Li X, 2016, SECUR COMMUN NETW, V9, P2643, DOI 10.1002/sec.1214
   Li ZT, 2018, IEEE T IND INFORM, V14, P3690, DOI 10.1109/TII.2017.2786307
   Liu CH, 2017, COMPUT ELECTR ENG, V59, P250, DOI 10.1016/j.compeleceng.2016.01.002
   Liu JW, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16050728
   Liu JW, 2014, IEEE T PARALL DISTR, V25, P332, DOI 10.1109/TPDS.2013.145
   Liu JK, 2015, BRAIN RES, V1610, P1, DOI 10.1016/j.brainres.2015.03.044
   Liu XG, 2018, J MED SYST, V42, DOI 10.1007/s10916-018-0990-x
   Liu X, 2019, COMPUT NETW, V161, P220, DOI 10.1016/j.comnet.2019.07.003
   Ma LM, 2014, WIRELESS PERS COMMUN, V77, P1077, DOI 10.1007/s11277-013-1555-4
   Mahendran RK, 2020, COMPUT COMMUN, V153, P545, DOI 10.1016/j.comcom.2020.01.077
   Mainanwal V, 2015, 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS)
   Maitra T, 2017, INT CONF COMMUN SYST, P322, DOI 10.1109/COMSNETS.2017.7945393
   Malik M., 2020, J SYST ARCHITECT
   Malik MSA, 2018, INT J ADV COMPUT SC, V9, P209
   Mana M., 2011, ARXIV PREPRINT ARXIV
   Masdari M, 2017, J NETW COMPUT APPL, V91, P36, DOI 10.1016/j.jnca.2017.04.008
   Masdari M, 2016, SECUR COMMUN NETW, V9, P4777, DOI 10.1002/sec.1642
   Mathur S., 2011, P 9 INT C MOB SYST A, P211
   Mohapatra Amar Kumar, 2020, INT J SENSORS WIRELE, V10, P1, DOI DOI 10.2174/221032791099920050712
   Morales L. V., 2019, INT J NETW SECUR, V21, P342
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Nabila A., 2019, 2019 INT C WIR, P1
   Naik M. Raj Kumar, 2016, 2016 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), P190, DOI 10.1109/ICCICCT.2016.7987943
   Narwal B., 2018, P 3 INT C CONT COMP, P227
   NARWAL B, 2020, J SYST ARCHITECT
   Narwal B., 2017, INT C REC DEV SCI EN, P330
   Narwal B, 2020, WIRELESS PERS COMMUN, V113, P1985, DOI 10.1007/s11277-020-07304-3
   Narwal B, 2019, J STAT MANAG SYST, V22, P301, DOI 10.1080/09720510.2019.1580907
   nibib, IMPL BRAIN ACT SENS
   Nidhya R, 2019, EAI SPRINGER INNOVAT, P37, DOI 10.1007/978-3-030-00865-9_3
   Odelu V, 2015, J INF SECUR APPL, V21, P1, DOI 10.1016/j.jisa.2015.01.001
   Omala AA, 2017, J MED SYST, V41, DOI 10.1007/s10916-016-0670-7
   Ostad-Sharif A, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.3974
   Peter S, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16040570
   Pirbhulal S, 2015, SENSORS-BASEL, V15, P15067, DOI 10.3390/s150715067
   purdue, IMPL PRESS SENS
   Qiu SM, 2018, IEEE ACCESS, V6, P7452, DOI 10.1109/ACCESS.2017.2780124
   Quan C., 2017, P 11 INT C UB INF MA, P8, DOI [10.1145/3022227.3022276, DOI 10.1145/3022227.3022276]
   Radhakrishnan N., 2018, Informatics in Medicine Unlocked, V16, DOI 10.1016/j.imu.2018.02.003
   Rai Kajal, 2013, J NETW INF SECUR, V1
   Rasmussen KB, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P410
   Renuka K, 2019, J MED SYST, V43, DOI 10.1007/s10916-019-1251-3
   Roy M., 2020, HDB COMPUTER NETWORK, P173
   Saeed MES, 2018, IEEE INTERNET THINGS, V5, P4926, DOI 10.1109/JIOT.2018.2876133
   Sahoo SS, 2021, J AMB INTEL HUM COMP, V12, P1419, DOI 10.1007/s12652-020-02213-6
   Salama MH, 2015, 2015 INTERNATIONAL CONFERENCE ON ICT CONVERGENCE (ICTC), P636, DOI 10.1109/ICTC.2015.7354628
   Salayma M, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3041956
   Saleem S., 2009, Int J Digit Content Technol Appl, DOI [10.4156/jdcta.vol3.issue3.22, DOI 10.4156/JDCTA.VOL3.ISSUE3.22]
   Salem O, 2014, INT J E-HEALTH MED C, V5, P20, DOI 10.4018/ijehmc.2014010102
   Sawaneh IA, 2017, I COMP CONF WAVELET, P304, DOI 10.1109/ICCWAMTIP.2017.8301502
   Schurmann Dominik, 2017, 2017 IEEE International Conference on Pervasive Computing and Communications (PerCom), P190, DOI 10.1109/PERCOM.2017.7917865
   Seulgi Shin, 2016, International Journal of Computer and Communication Engineering, V5, P50, DOI 10.17706/ijcce.2016.5.1.50-60
   Shanmugapriya I., 2017, INT J ADV COMPUT SCI, V10, P2095
   Shen J, 2018, FUTURE GENER COMP SY, V78, P956, DOI 10.1016/j.future.2016.11.033
   Shi L., 2013, Proc. 6th ACM conference on Security and privacy in wireless and mobile networks (WiSec '13), P155, DOI DOI 10.1145/2462096.2462123
   Shi L, 2013, IEEE J SEL AREA COMM, V31, P1803, DOI 10.1109/JSAC.2013.130913
   Tan H, 2019, IEEE ACCESS, V7, P151459, DOI 10.1109/ACCESS.2019.2948207
   Tan J, 2014, INT J SECUR APPL, V8, P457, DOI 10.14257/ijsia.2014.8.5.39
   Tan X, 2021, TSINGHUA SCI TECHNOL, V26, P36, DOI 10.26599/TST.2019.9010048
   tellspec, DIET SPECTR SENS
   Thamilarasu Geethapriya, 2016, International Journal of Security and Networks, V11, P82
   Toorani M., 2015, International Journal of Network Security, V17, P629
   Tritilanunt S, 2019, 2019 4TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND INTERNET OF THINGS (CCIOT 2019), P59, DOI 10.1145/3361821.3361822
   Ullah MG, 2014, WIRELESS PERS COMMUN, V76, P579, DOI 10.1007/s11277-014-1726-y
   Ullah S, 2012, J MED SYST, V36, P1065, DOI 10.1007/s10916-010-9571-3
   Usman M, 2018, IEEE ACCESS, V6, P58064, DOI 10.1109/ACCESS.2018.2873825
   Varshavsky A, 2007, LECT NOTES COMPUT SC, V4717, P253
   Venkatasubramanian KK, 2010, IEEE T INF TECHNOL B, V14, P60, DOI 10.1109/TITB.2009.2037617
   Wang CZ, 2015, J MED SYST, V39, DOI 10.1007/s10916-015-0331-2
   Wang JC, 2020, FUTURE GENER COMP SY, V110, P675, DOI 10.1016/j.future.2019.09.049
   Wang LL, 2014, J APPL MATH, DOI 10.1155/2014/247836
   Wei FS, 2018, COMPUT ELECTR ENG, V65, P322, DOI 10.1016/j.compeleceng.2017.04.017
   Weichao Wang, 2019, Smart Health, V12, P66, DOI 10.1016/j.smhl.2018.01.001
   WHO, 2012, GLOBAL TUBERCULOSIS REPORT 2012, P1
   Wu F, 2018, FUTURE GENER COMP SY, V82, P727, DOI 10.1016/j.future.2017.08.042
   Wu LB, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0491-8
   Wu Y, 2013, SENSORS-BASEL, V13, P16512, DOI 10.3390/s131216512
   wustl, IMPL HEART SENS
   Xie LP, 2017, IEEE ICC
   Xie Y, 2019, SECUR COMMUN NETW, DOI 10.1155/2019/5860286
   Xiong H, 2015, IEEE T INF FOREN SEC, V10, P1442, DOI 10.1109/TIFS.2015.2414399
   Xiong H, 2014, IEEE T INF FOREN SEC, V9, P2327, DOI 10.1109/TIFS.2014.2363553
   Xu JB, 2020, COMM COM INF SC, V1156, P350, DOI 10.1007/978-981-15-2777-7_28
   Xu ZS, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.5295
   Yoo S.G., 2016, P 5 INT C NETW COMM, P282
   Zebboudj Sofia, 2017, Smart Health, V3-4, P75, DOI 10.1016/j.smhl.2017.07.001
   Zhang GH, 2011, ISRN COMMUNICATIONS, V2011, P21, DOI DOI 10.1016/J.SBI.2010.10.008.EPUB
   Zhang J, 2016, SYMMETRY-BASEL, V8, DOI 10.3390/sym8110131
   Zhang WD, 2018, 2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018), P60, DOI 10.1109/SNSP.2018.00021
   Zhang ZY, 2012, IEEE T INF TECHNOL B, V16, P1070, DOI 10.1109/TITB.2012.2206115
   Zhao ZG, 2014, J MED SYST, V38, DOI 10.1007/s10916-014-0013-5
   Zimmerman TG, 1996, IBM SYST J, V35, P609, DOI 10.1147/sj.353.0609
   Zou SH, 2017, SECUR COMMUN NETW, DOI 10.1155/2017/3721234
   Zulj S, 2015, IFMBE PROC, V45, P719, DOI 10.1007/978-3-319-11128-5_179
NR 178
TC 47
Z9 47
U1 5
U2 28
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101883
DI 10.1016/j.sysarc.2020.101883
EA FEB 2021
PG 45
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000008
DA 2024-07-18
ER

PT J
AU Roy, P
   Sarker, S
   Razzaque, MA
   Mamun-or-Rashid, M
   Hassan, MM
   Fortino, G
AF Roy, Palash
   Sarker, Sujan
   Razzaque, Md Abdur
   Mamun-or-Rashid, Md
   Hassan, Mohmmad Mehedi
   Fortino, Giancarlo
TI Distributed task allocation inMobile Device Cloud exploiting federated
   learning and subjective logic
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed Mobile Device Cloud; Federated learning; Incentive
   mechanism; Worker reputation; Quality-of-experience
ID COLLABORATIVE CLOUD; MOBILITY; EXECUTION; ALGORITHM; INTERNET
AB Mobile Device Cloud (MDC) has become a promising and lucrative cloud environment that exploit nearby mobile devices' idle resources to improve compute-intensive applications. Computing code at nearby mobile devices rather than a distant master cloud helps improve real-time applications' performance. However, it is non-trivial to motivate the worker devices to participate voluntarily in sharing their unused resources. In this paper, we have provided a distributed mobile device cloud environment by which workers make their auction decisions distributively and parallelly. We also introduce the federated learning and multi-weight subjective logic-based reputation scheme to measure worker mobile devices' trustworthiness and reliability. Moreover, a novel utility function for the buyers is proposed considering the cost, Quality-of-Experience (QoE), and the workers' reputation by which buyers select the most suitable worker in a distributed way. We have also proved that our proposed system achieves the desirable properties of computational efficiency, individual rationality, truthfulness, and budget balance. Empirical evaluations have been carried out in MATLAB that demonstrate the significant performance improvement in terms of QoE and utility of the buyers compared to other state-of-the-art works.
C1 [Roy, Palash; Razzaque, Md Abdur; Mamun-or-Rashid, Md] Univ Dhaka, Dept Comp Sci & Engn, Green Networking Res Grp, Dhaka, Bangladesh.
   [Sarker, Sujan] Univ Dhaka, Dept Robot & Mechatron Engn, Dhaka, Bangladesh.
   [Razzaque, Md Abdur] Green Univ Bangladesh, Dept Comp Sci & Engn, Dhaka, Bangladesh.
   [Hassan, Mohmmad Mehedi] King Saud Univ, Coll Comp & Informat Sci, Riyadh, Saudi Arabia.
   [Hassan, Mohmmad Mehedi] King Saud Univ, Res Chair Pervas & Mobile Comp, Riyadh, Saudi Arabia.
   [Fortino, Giancarlo] Univ Calabria, Dept Informat Modeling Elect & Syst, Arcavacata Di Rende, Italy.
C3 University of Dhaka; University of Dhaka; King Saud University; King
   Saud University; University of Calabria
RP Hassan, MM (corresponding author), King Saud Univ, Coll Comp & Informat Sci, Riyadh, Saudi Arabia.; Hassan, MM (corresponding author), King Saud Univ, Res Chair Pervas & Mobile Comp, Riyadh, Saudi Arabia.
EM mmhassan@ksu.edu.sa
RI Fortino, Giancarlo/J-2950-2017; Hassan, Mohammad/GZA-7507-2022; Sarker,
   Sujan/JWP-4582-2024; Hassan, Mohammad Mehedi/D-4946-2016; Hassan,
   Mohammad/KDM-9524-2024
OI Hassan, Mohammad/0000-0002-1712-0004; Razzaque, Md.
   Abdur/0000-0002-2542-1923; Roy, Palash/0000-0002-1076-3090
FU Deanship of Scientific Research at King Saud University, Saudi Arabia
FX The work is supported by the Deanship of Scientific Research at King
   Saud University, Saudi Arabia through the Vice Deanship of Scientific
   Research Chairs: Chair of Pervasive and Mobile Computing. Mohammad
   Mehedi Hassan is the corresponding author of this paper.
CR Al Noor S, 2014, IEEE INT CONF CLOUD, P200, DOI 10.1109/CLOUD.2014.36
   [Anonymous], 2020, M USAGE OVERVIEW
   Bettstetter C, 2004, WIREL NETW, V10, P555, DOI 10.1023/B:WINE.0000036458.88990.e5
   Bettstetter C, 2001, P 4 ACM INT WORKSH M, P19
   Casadei R, 2019, FUTURE GENER COMP SY, V91, P252, DOI 10.1016/j.future.2018.09.005
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Cheng ZX, 2015, IEEE T EMERG TOP COM, V3, P74, DOI 10.1109/TETC.2014.2387688
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Enayet A, 2018, IEEE COMMUN MAG, V56, P110, DOI 10.1109/MCOM.2018.1700293
   Fortino G, 2018, IEEE T SYST MAN CY-S, V48, P1939, DOI 10.1109/TSMC.2017.2780618
   Hu L, 2019, FUTURE GENER COMP SY, V90, P569, DOI 10.1016/j.future.2018.08.006
   Huang D, 2012, IEEE T WIREL COMMUN, V11, P1991, DOI 10.1109/TWC.2012.041912.110912
   Huang XM, 2018, IEEE INTERNET THINGS, V5, P1389, DOI 10.1109/JIOT.2018.2799936
   Huerta-Canepa G., 2010, Proceedings of the 1st ACM Workshop on Mobile Cloud Computing Services: Social Networks and Beyond, P6
   Jia MK, 2014, IEEE CONF COMPUT, P352, DOI 10.1109/INFCOMW.2014.6849257
   Jin AL, 2016, IEEE T SERV COMPUT, V9, P895, DOI 10.1109/TSC.2015.2430315
   Joseph CT, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101785
   Kang JW, 2019, IEEE INTERNET THINGS, V6, P10700, DOI 10.1109/JIOT.2019.2940820
   Kang JW, 2019, IEEE T VEH TECHNOL, V68, P2906, DOI 10.1109/TVT.2019.2894944
   Li YL, 2016, IEEE T KNOWL DATA EN, V28, P1986, DOI 10.1109/TKDE.2016.2559481
   Lin XL, 2020, WIREL NETW, V26, P823, DOI 10.1007/s11276-018-1824-y
   Lu F, 2020, INFORM SCIENCES, V513, P84, DOI 10.1016/j.ins.2019.10.008
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Marakkalage SH, 2019, IEEE T COMPUT SOC SY, V6, P82, DOI 10.1109/TCSS.2018.2883691
   Marinelli E.E., 2009, Tech. Rep.
   Min MH, 2019, IEEE T VEH TECHNOL, V68, P1930, DOI 10.1109/TVT.2018.2890685
   Mtibaa A, 2015, 2015 IEEE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, P1111, DOI 10.1109/CLOUD.2015.163
   Mtibaa A, 2013, INT CONF CLOUD COMP, P331, DOI 10.1109/CloudCom.2013.50
   Ren JK, 2019, IEEE T VEH TECHNOL, V68, P5031, DOI 10.1109/TVT.2019.2904244
   Ren J, 2015, COMPUT COMMUN, V65, P55, DOI 10.1016/j.comcom.2015.01.022
   Roy P, 2020, COMPUT NETW, V182, DOI 10.1016/j.comnet.2020.107573
   Roy P, 2020, COMPUT COMMUN, V150, P367, DOI 10.1016/j.comcom.2019.12.005
   Saha S, 2019, MULTIMEDIA SYST, V25, P577, DOI 10.1007/s00530-017-0563-8
   Sarker S., 2019, IEEE INTERNET THINGS
   Savaglio C, 2020, FUTURE GENER COMP SY, V102, P1038, DOI 10.1016/j.future.2019.09.016
   Shekhar S, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101710
   Shi C., 2012, P 13 ACM INT S MOB A, P145, DOI DOI 10.1145/2248371.2248394
   Shi Cong., 2012, P 1 EDITION MCC WORK, P23
   Sundar S, 2018, IEEE INFOCOM SER, P37, DOI 10.1109/INFOCOM.2018.8486305
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   Tushar W, 2017, IEEE T SMART GRID, V8, P1790, DOI 10.1109/TSG.2015.2508443
   Wang XM, 2020, IEEE T VEH TECHNOL, V69, P5570, DOI 10.1109/TVT.2020.2982243
   Wang XM, 2021, IEEE T SERV COMPUT, V14, P628, DOI 10.1109/TSC.2018.2818147
   Wang XM, 2016, IEEE COMMUN LETT, V20, P946, DOI 10.1109/LCOMM.2015.2506580
   Wang YT, 2016, IEEE T COMMUN, V64, P4268, DOI 10.1109/TCOMM.2016.2599530
   Xiaobo Wang, 2017, 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P1, DOI 10.1109/CVPR.2017.8
   Yoon C, 2010, ETRI J, V32, P634, DOI 10.4218/etrij.10.0209.0489
NR 47
TC 15
Z9 15
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101972
DI 10.1016/j.sysarc.2020.101972
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000016
DA 2024-07-18
ER

PT J
AU Kessler, C
   Litzinger, S
   Keller, J
AF Kessler, Christoph
   Litzinger, Sebastian
   Keller, Jorg
TI Crown-scheduling of sets of parallelizable tasks for robustness and
   energy-elasticity on many-core systems with discrete dynamic voltage and
   frequency scaling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Adaptive task scheduling; Robustness of schedules; Moldable parallel
   tasks; Crown scheduling; Energy optimization
ID ALGORITHMS
AB Crown scheduling is a static scheduling approach for sets of parallelizable tasks with a common deadline, aiming to minimize energy consumption on parallel processors with frequency scaling. We demonstrate that crown schedules are robust, i. e. that the runtime prolongation of one task by a moderate percentage does not cause a deadline transgression by the same fraction. In addition, by speeding up some tasks scheduled after the prolonged task, the deadline can still be met at a moderate additional energy consumption. We present a heuristic to perform this re-scaling online and explore the tradeoff between additional energy consumption in normal execution and limitation of deadline transgression in delay cases. We evaluate our approach with scheduling experiments on synthetic and application task sets. Finally, we consider influence of heterogeneous platforms such as ARM?s big.LITTLE on robustness.
C1 [Kessler, Christoph] Linkoping Univ, Linkoping, Sweden.
   [Litzinger, Sebastian; Keller, Jorg] Fernuniv, Hagen, Germany.
C3 Linkoping University; Fern University Hagen
RP Kessler, C (corresponding author), Linkoping Univ, Linkoping, Sweden.
EM christoph.kessler@liu.se; sebastian.litzinger@fernuni-hagen.de;
   joerg.keller@fernuni-hagen.de
OI Keller, Jorg/0000-0003-0303-6140
CR Adyanthaya S, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P23, DOI 10.1145/2834848.2834857
   Adyanthaya S, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P9, DOI 10.1109/SAMOS.2014.6893189
   [Anonymous], 1974, PROC IFIP C 74
   Blazewicz J, 2004, ANN OPER RES, V129, P65, DOI 10.1023/B:ANOR.0000030682.25673.c0
   Bölöni L, 2002, J SCHED, V5, P395, DOI 10.1002/jos.115
   Boutellier J, 2011, INT CONF ACOUST SPEE, P1609
   Canon LC, 2010, IEEE T PARALL DISTR, V21, P532, DOI 10.1109/TPDS.2009.84
   Fortin FA, 2012, J MACH LEARN RES, V13, P2171
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   Hautala I., 2019, THESIS OULU U FINLAN
   Holmbacka S, 2017, LECT NOTES COMPUT SC, V10393, P3, DOI 10.1007/978-3-319-65482-9_1
   Keller J, 2019, P 17 INT C HIGH PERF
   Kessler C.W., 2019, LECT NOTES COMPUTER, V11997, P17, DOI [10.1007/978-3-030-48340-1_2, DOI 10.1007/978-3-030-48340-1_2]
   Kessler C, 2020, EUROMICRO WORKSHOP P, P136, DOI 10.1109/PDP50117.2020.00027
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEON VJ, 1994, IIE TRANS, V26, P32, DOI 10.1080/07408179408966626
   Li KQ, 2012, J SUPERCOMPUT, V60, P223, DOI 10.1007/s11227-010-0416-0
   Litzinger S, 2019, EUR SIGNAL PR CONF, DOI 10.23919/eusipco.2019.8903180
   Lombardi M, 2013, IEEE T COMPUT, V62, P98, DOI 10.1109/TC.2011.203
   Manolache S., 2004, ACM T EMBED COMPUT S, V3, P706, DOI DOI 10.1145/1027794.1027797
   Melot N, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2687653
   Mills AF, 2011, IEEE INT CONF EMBED, P207, DOI 10.1109/RTCSA.2011.30
   Sanders P, 2012, LECT NOTES COMPUT SC, V7484, P167, DOI 10.1007/978-3-642-32820-6_18
   Srinivasan S, 2003, IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, PROCEEDINGS, P92
   Xu Y, 2012, 2012 8TH INTERNATIONAL SYMPOSIUM ON CHINESE SPOKEN LANGUAGE PROCESSING, P98, DOI 10.1109/ISCSLP.2012.6423480
   Yu J., 2005, J Grid Comput, V3, P171, DOI DOI 10.1007/S10723-005-9010-8
NR 27
TC 1
Z9 1
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 101999
DI 10.1016/j.sysarc.2021.101999
EA JAN 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100011
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Christopher, VB
   Jasper, J
AF Christopher, V. Bibin
   Jasper, J.
TI Jellyfish dynamic routing protocol with mobile sink for location privacy
   and congestion avoidance in wireless sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless sensor network; Location privacy; Mobile sink; Sensor node;
   Routing path; Congestion avoidance
ID ENERGY-EFFICIENT; WSNS; SCHEME
AB Recently, Wireless Sensor Network (WSN) is often viewed with an oversized range of sensors that are structured and collaborate to gather and transmit information around the targets. As sensors may be positioned in harsh surroundings, it is critical for secure data transmission. Therefore, a dynamic routing path should be essential for WSN applications. In this paper, a Jellyfish Dynamic Routing Protocol (JDRP) for preserving location privacy and congestion avoidance with less delay guaranteed is proposed. With this routing technique, the complete sensor field is divided into different subdivisions and each subdivision elects a target area by computing its transmission distance. The backbone of the dynamic routing protocol consists of a virtual ring called bell nodes and a radial line called tentacle nodes employs more nodes to construct the network. The amount of radial line and radius of the virtual ring in a network are conjointly determined to ease the communication path from the node to sink. In this structure, the radial line paths are routed directionally and bell nodes are routed with angular directions probabilistically. From the routing path, the tentacle nodes collect the data to dynamic sink which will assure that the information is going to be collected with less delay and attacker cannot guess their positions. The experimental results show that the proposed JDRP method accomplishes enhanced performance in terms of energy consumption, packet delivery delay and lifetime.
C1 [Christopher, V. Bibin] Ponjesly Coll Engn, Dept Comp Sci & Engn, Nagercoil, India.
   [Jasper, J.] Ponjesly Coll Engn, Dept Elect & Elect Engn, Nagercoil, India.
RP Christopher, VB (corresponding author), Ponjesly Coll Engn, Dept Comp Sci & Engn, Nagercoil, India.
EM bibinchristopher.v@yahoo.com
RI J, Jasper/AGO-6208-2022; CHRISTOPHER, BIBIN/GNH-2518-2022; j,
   j/GQP-4038-2022; J, Jasper/HLH-2428-2023
OI J, Jasper/0000-0002-1828-1950; CHRISTOPHER, BIBIN/0000-0002-1653-2859;
   J, Jasper/0000-0002-1828-1950
CR Abo-Zahhad M, 2015, IEEE SENS J, V15, P4576, DOI 10.1109/JSEN.2015.2424296
   Amodu OA, 2018, WIREL NETW, V24, P1379, DOI 10.1007/s11276-016-1414-9
   Bagaa M., 2017, REFIACC RELIABLE EFF
   Baroutis N, 2017, COMPUT NETW, V124, P126, DOI 10.1016/j.comnet.2017.06.021
   Ben-Othman J, 2010, J PARALLEL DISTR COM, V70, P849, DOI 10.1016/j.jpdc.2010.02.010
   Chen HL, 2015, PERVASIVE MOB COMPUT, V16, P36, DOI 10.1016/j.pmcj.2014.01.006
   Conti M, 2013, IEEE COMMUN SURV TUT, V15, P1238, DOI 10.1109/SURV.2013.011413.00118
   Dong MX, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P1836, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.274
   Gu Y, 2016, IEEE COMMUN SURV TUT, V18, P507, DOI 10.1109/COMST.2015.2388779
   Habib MA, 2018, J NETW COMPUT APPL, V123, P11, DOI 10.1016/j.jnca.2018.08.016
   Han GJ, 2018, FUTURE GENER COMP SY, V82, P689, DOI 10.1016/j.future.2017.08.044
   Huang XF, 2018, FRONT PHARMACOL, V9, DOI 10.3389/fphar.2018.00199
   Hussain M, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101655
   Jain S, 2016, 2016 THIRD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMPUTER ENGINEERING AND THEIR APPLICATIONS (EECEA), P104, DOI 10.1109/EECEA.2016.7470774
   Jain S, 2019, J NETW COMPUT APPL, V147, DOI 10.1016/j.jnca.2019.102430
   Kaur G., 2016, INT J COMPUT APPL, V147
   Lautner D, 2018, J SYST ARCHITECT, V88, P65, DOI 10.1016/j.sysarc.2018.05.009
   Lee H, 2015, IEEE T VEH TECHNOL, V64, P5831, DOI 10.1109/TVT.2014.2388237
   Liu CF, 2019, J SYST ARCHITECT, V97, P9, DOI 10.1016/j.sysarc.2019.01.010
   Liu Q, 2017, INT J SENS NETW, V25, P93, DOI 10.1504/IJSNET.2017.086967
   Long J, 2015, J PARALLEL DISTR COM, V81-82, P47, DOI 10.1016/j.jpdc.2015.04.003
   Mehta K, 2012, IEEE T MOBILE COMPUT, V11, P320, DOI 10.1109/TMC.2011.32
   Ngai ECH, 2013, WIREL NETW, V19, P115, DOI 10.1007/s11276-012-0454-z
   Nighot M, 2016, PROCEDIA COMPUT SCI, V78, P530, DOI 10.1016/j.procs.2016.02.098
   Peng B, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101656
   Razaque A, 2016, APPL TECHNOL C LISAT, V2016, P1
   Ren J, 2009, 2009 IEEE BUCHAREST POWERTECH, VOLS 1-5, P818
   Sharma R, 2015, 2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), P997, DOI 10.1109/IIC.2015.7150891
   Sharma S, 2017, J SUPERCOMPUT, V73, P1168, DOI 10.1007/s11227-016-1801-0
   Tunca C, 2015, IEEE T MOBILE COMPUT, V14, P1947, DOI 10.1109/TMC.2014.2366776
   Wan SH, 2020, COMPUT COMMUN, V149, P99, DOI 10.1016/j.comcom.2019.10.012
   Wan SH, 2016, IEEE SENS J, V16, P7433, DOI 10.1109/JSEN.2016.2581491
   Wang J, 2020, CMC-COMPUT MATER CON, V62, P695, DOI 10.32604/cmc.2020.08674
   Wang J, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19112579
   Wang J, 2018, WIREL COMMUN MOB COM, DOI 10.1155/2018/9472075
   Wang J, 2017, J SUPERCOMPUT, V73, P3277, DOI 10.1007/s11227-016-1947-9
   Zhang L, 2018, J SYST ARCHITECT, V89, P84, DOI 10.1016/j.sysarc.2018.07.005
NR 37
TC 19
Z9 20
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101840
DI 10.1016/j.sysarc.2020.101840
EA JAN 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600012
DA 2024-07-18
ER

PT J
AU Rad, F
   Reshadi, M
   Khademzadeh, A
AF Rad, Farhad
   Reshadi, Midia
   Khademzadeh, Ahmad
TI A survey and taxonomy of congestion control mechanisms in wireless
   network on chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Congestion control; Adaptive routing; Wireless communication; Network
   performance
ID ON-CHIP; HIERARCHICAL ARCHITECTURE; ROUTING ALGORITHM; NOC ARCHITECTURE;
   DESIGN; PERFORMANCE; SCHEME; SIMULATOR; TOPOLOGY; CHANNEL
AB Wireless network on chip (WiNoC) has been proposed as a promising solution for on-chip interconnection network due to high scalability, high bandwidth, and low latency. However, the variations of traffic pattern distribution and data flow lead to congestion in wireless interfaces-equipped routers (WRs). Congestion is one of the main challenges in emerging WiNoCs that can reduce network performance. In recent years, various researches have been proposed to decrease congestion in WiNoCs. However, this paper presents a comprehensive survey of the significant congestion control mechanisms in WiNoCs. The available schemes are classified into six categories, includeing hardware resources-based congestion control, congestion-aware routing algorithms, medium access control protocol,congestion-aware architectures, rate-based congestion control, and application-mapping with task-migration techniques. The goal of this survey is to highlight the characteristics and inherent constraints of congestion control mechanisms in a novel approach that can help researchers for designing efficient congestion control scheme.
C1 [Rad, Farhad; Reshadi, Midia] Islamic Azad Univ, Dept Comp Engn, Sci & Res Branch, Tehran 1477893855, Iran.
   [Rad, Farhad] Islamic Azad Univ, Dept Comp Engn, Yasooj Branch, Yasuj, Iran.
   [Khademzadeh, Ahmad] Iran Telecommun Res Ctr, Educ & Int Sci Cooperat Dept, Tehran, Iran.
C3 Islamic Azad University; Islamic Azad University
RP Rad, F (corresponding author), Islamic Azad Univ, Dept Comp Engn, Sci & Res Branch, Tehran 1477893855, Iran.
EM Rad@iauyasooj.ac.ir
OI Rad, Farhad/0000-0002-9657-6578
CR Abadal S, 2018, IEEE COMMUN MAG, V56, P172, DOI 10.1109/MCOM.2018.1601068
   Abadal S, 2018, IEEE T PARALL DISTR, V29, P628, DOI 10.1109/TPDS.2017.2764901
   Abadal S, 2016, IEEE T PARALL DISTR, V27, P3631, DOI 10.1109/TPDS.2016.2537332
   Afsharmazayejani Raheel, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P304, DOI 10.1007/978-3-319-78890-6_25
   Ahmed M.M., 2018, ARXIV180907862
   Alaei M, 2019, NANO COMMUN NETW, V19, P119, DOI 10.1016/j.nancom.2019.01.005
   Bahrami B, 2019, WIREL NETW, V25, P2187, DOI 10.1007/s11276-017-1641-8
   Bahrami B, 2018, J PARALLEL DISTR COM, V120, P307, DOI 10.1016/j.jpdc.2018.02.032
   Bahrami B, 2016, TELECOMMUN SYST, V62, P199, DOI 10.1007/s11235-015-0075-9
   Ben Achballah A, 2017, MICROPROCESS MICROSY, V53, P1, DOI 10.1016/j.micpro.2017.07.004
   Ben-Itzhak Y, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P51, DOI 10.1109/SAMOS.2012.6404157
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Carlson TrevorE., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, P52
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Chan J, 2010, DES AUT TEST EUROPE, P691
   Chang K, 2012, ACM J EMERG TECH COM, V8, DOI 10.1145/2287696.2287706
   Chidella KK, 2018, COMPUT ELECTR ENG, V65, P18, DOI 10.1016/j.compeleceng.2017.12.038
   Dai P, 2015, COMPUT ELECTR ENG, V45, P402, DOI 10.1016/j.compeleceng.2015.06.005
   Deb S, 2013, IEEE T COMPUT, V62, P2382, DOI 10.1109/TC.2012.224
   Deb S, 2012, IEEE J EM SEL TOP C, V2, P228, DOI 10.1109/JETCAS.2012.2193835
   Dehghani A, 2019, J PARALLEL DISTR COM, V123, P100, DOI 10.1016/j.jpdc.2018.09.008
   Deniziak S, 2019, J SYST ARCHITECT, V98, P92, DOI 10.1016/j.sysarc.2019.07.002
   DiTomaso D, 2015, IEEE T PARALL DISTR, V26, P3289, DOI 10.1109/TPDS.2014.2383384
   Duraisamy K, 2017, IEEE T VLSI SYST, V25, P1126, DOI 10.1109/TVLSI.2016.2612647
   Jafari Fahimeh, 2008, 2008 9th International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN '08), P191, DOI 10.1109/I-SPAN.2008.45
   Lee SB, 2009, FIFTEENTH ACM INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM 2009), P217
   Li JH, 2018, MICROPROCESS MICROSY, V57, P76, DOI 10.1016/j.micpro.2018.01.004
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Mamaghani SM, 2019, J AMB INTEL HUM COMP, V10, P2869, DOI 10.1007/s12652-018-1020-z
   Mamaghani SM, 2018, AEU-INT J ELECTRON C, V97, P25, DOI 10.1016/j.aeue.2018.09.043
   Mansoor N., 2015, P 9 INT S NETWORKS O, P13
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Matolak DW, 2012, IEEE WIREL COMMUN, V19, P58, DOI 10.1109/MWC.2012.6339473
   Mortazavi SH, 2019, WIREL NETW, V25, P3675, DOI 10.1007/s11276-019-01962-3
   Nayebi A, 2007, AMS 2007: FIRST ASIA INTERNATIONAL CONFERENCE ON MODELLING & SIMULATION ASIA MODELLING SYMPOSIUM, PROCEEDINGS, P128
   Opoku Agyeman M., 2017, J LOW POWER ELECT AP, V7.2, P8, DOI DOI 10.3390/JLPEA7020008
   Ouyang YM, 2019, INTEGRATION, V69, P75, DOI 10.1016/j.vlsi.2019.03.008
   Ouyang YM, 2019, J CIRCUIT SYST COMP, V28, DOI 10.1142/S021812661950124X
   Ouyang YM, 2018, J CIRCUIT SYST COMP, V27, DOI 10.1142/S0218126618501487
   Ouyang YM, 2018, INTEGRATION, V60, P240, DOI 10.1016/j.vlsi.2017.10.005
   Palesi Maurizio, 2015, Journal of Low Power Electronics and Applications, V5, P38, DOI 10.3390/jlpea5020038
   Paul S, 2019, J SYST ARCHITECT, V98, P271, DOI 10.1016/j.sysarc.2019.08.002
   Rezaei A, 2017, MICROPROCESS MICROSY, V52, P23, DOI 10.1016/j.micpro.2017.05.014
   Rezaei A, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P421, DOI 10.1109/PDP.2015.14
   Sacanamboy-Franco Maribell, 2017, Dyna rev.fac.nac.minas, V84, P202, DOI 10.15446/dyna.v84n201.53886
   Soleymani M, 2019, J SYST ARCHITECT, V98, P102, DOI 10.1016/j.sysarc.2019.07.003
   Talebi MS, 2007, I S MOD ANAL SIM COM, P381
   Ubal R, 2012, INT CONFER PARA, P335
   Vijayakumaran V, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2536778
   Wang CF, 2012, MICROPROCESS MICROSY, V36, P555, DOI 10.1016/j.micpro.2011.10.002
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Wang L, 2013, PROCEEDINGS OF THE 2013 10TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, P483, DOI 10.1109/ITNG.2013.81
   Wang S, 2014, J ENG-JOE, DOI 10.1049/joe.2013.0209
   Wen-Hsiang Hu, 2012, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2012), P483, DOI 10.1109/PDP.2012.19
   Wettin P, 2014, IEEE T COMPUT AID D, V33, P1732, DOI 10.1109/TCAD.2014.2351577
   Wu RZ, 2014, IEEE INT SYMP CIRC S, P1973, DOI 10.1109/ISCAS.2014.6865549
   Yang PF, 2015, INT J FUTUR GENER CO, V8, P19, DOI 10.14257/ijfgcn.2015.8.1.03
   Yazdanpanah F, 2019, J SUPERCOMPUT, V75, P837, DOI 10.1007/s11227-018-2617-x
   Zhao D, 2008, IEEE T COMPUT, V57, P1230, DOI 10.1109/TC.2008.86
NR 59
TC 12
Z9 12
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101807
DI 10.1016/j.sysarc.2020.101807
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400010
DA 2024-07-18
ER

PT J
AU Royuela, S
   Pinho, LM
   Quiñones, E
AF Royuela, Sara
   Pinho, Luis Miguel
   Quinones, Eduardo
TI Enabling Ada and OpenMP runtimes interoperability through template-based
   execution
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Concurrency; Parallelism; Ada; OpenMP; Safety; Runtimes
ID PROPOSAL
AB The growing trend to support parallel computation to enable the performance gains of the recent hardware architectures is increasingly present in more conservative domains, such as safety-critical systems. Applications such as autonomous driving require levels of performance only achievable by fully leveraging the potential parallelism in these architectures. To address this requirement, the Ada language, designed for safety and robustness, is considering to support parallel features in the next revision of the standard (Ada 202X). Recent works have motivated the use of OpenMP, a de facto standard in high-performance computing, to enable parallelism in Ada, showing the compatibility of the two models, and proposing static analysis to enhance reliability. This paper summarizes these previous efforts towards the integration of OpenMP into Ada to exploit its benefits in terms of portability, programmability and performance, while providing the safety benefits of Ada in terms of correctness. The paper extends those works proposing and evaluating an application transformation that enables the OpenMP and the Ada runtimes to operate (under certain restrictions) as they were integrated. The objective is to allow Ada programmers to (naturally) experiment and evaluate the benefits of parallelizing concurrent Ada tasks with OpenMP while ensuring the compliance with both specifications.
C1 [Royuela, Sara; Quinones, Eduardo] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Pinho, Luis Miguel] Polytech Inst Porto, ISEP, Porto, Portugal.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Instituto Politecnico do Porto
RP Royuela, S; Quiñones, E (corresponding author), Barcelona Supercomp Ctr, Barcelona, Spain.; Pinho, LM (corresponding author), Polytech Inst Porto, ISEP, Porto, Portugal.
EM sara.royuela@bsc.es
RI Quiñones, Eduardo/C-4697-2016; Pinho, Luis Miguel/M-3416-2013
OI Pinho, Luis Miguel/0000-0001-6888-1340
FU Spanish Ministry of Science and Innovation [TIN2015-65316-P]; European
   Union [611016, 780622]; FCT (Portuguese Foundation for Science and
   Technology) within the CISTER Research Unit [CEC/04234]
FX This work was supported by the Spanish Ministry of Science and
   Innovation under contract TIN2015-65316-P, by the European Union's
   Horizon 2020 Research and Innovation Programme under grant agreements
   no. 611016 and No 780622, and by the FCT (Portuguese Foundation for
   Science and Technology) within the CISTER Research Unit (CEC/04234).
CR [Anonymous], 2012, 86522012 IEC
   [Anonymous], 2008, Using OpenMP: Portable Shared Memory Parallel Programming
   Ayguadé E, 2010, INT J PARALLEL PROG, V38, P440, DOI 10.1007/s10766-010-0135-4
   Basupalli V, 2011, LECT NOTES COMPUT SC, V6665, P37, DOI 10.1007/978-3-642-21487-5_4
   BURNS A, 1994, REAL-TIME SYST, V6, P73, DOI 10.1007/BF01245300
   Burns A., 2004, Ada Lett, V24, P1, DOI [10.1145/997119.997120, DOI 10.1145/997119.997120]
   Duran A, 2007, INT J PARALLEL PROG, V35, P393, DOI 10.1007/s10766-007-0049-y
   Duran A, 2011, PARALLEL PROCESS LET, V21, P173, DOI 10.1142/S0129626411000151
   Fechete R, 2008, LECT NOTES COMPUT SC, V5026, P130, DOI 10.1007/978-3-540-68624-8_10
   International Electrotechnical Commission, 2009, 61508 IEC 1
   International Standards Organization, 2009, ISO/DIS 26262
   Jie Shen, 2012, 2012 41st International Conference on Parallel Processing Workshops (ICPPW 2012), P116, DOI 10.1109/ICPPW.2012.18
   Kegel P, 2009, LECT NOTES COMPUT SC, V5704, P654, DOI 10.1007/978-3-642-03869-3_62
   Krawezik G., 2003, P 15 ANN ACM S PAR A, P118
   Kroening D, 2016, IEEE INT CONF AUTOM, P379, DOI 10.1145/2970276.2970309
   Kuhn B, 2000, CONCURRENCY-PRACT EX, V12, P1165, DOI 10.1002/1096-9128(200010)12:12<1165::AID-CPE529>3.0.CO;2-L
   Lee S, 2009, ACM SIGPLAN NOTICES, V44, P101, DOI 10.1145/1594835.1504194
   Lippe E., 1992, SIGSOFT Software Engineering Notes, V17, P78, DOI 10.1145/142882.143753
   Ma HY, 2013, PROC INT CONF PARAL, P510, DOI 10.1109/ICPP.2013.63
   Michell S., 2013, LNCS, P17, DOI DOI 10.1007/978-3-642-38601-5_2
   Moore BJ, 2010, SIGADA 2010: PROCEEDING OF THE 2010 ACM INTERNATIONAL CONFERENCE ON ADA AND RELATED TECHNOLOGIES, P41
   Pinho L.M., 2015, AD EUR INT C REL SOF
   Podobas A., 2016, INT WORKSH OPENMP IW, P116
   Royuela S., 2012, IWOMP, V7312, P29, DOI 10.1007/ 978- 3- 642-30961-8
   Royuela S., 2012, INT WORKSH LANG COMP, P234
   Royuela S., 2015, P CF, DOI [10.1145/2742854.2742882, DOI 10.1145/2742854.2742882]
   Royuela S, 2018, LECT NOTES COMPUT SC, V10873, P141, DOI 10.1007/978-3-319-92432-8_9
   Royuela S, 2017, LECT NOTES COMPUT SC, V10300, P184, DOI 10.1007/978-3-319-60588-3_12
   Royuela S, 2018, DES AUT TEST EUROPE, P1021, DOI 10.23919/DATE.2018.8342162
   Royuela S, 2017, LECT NOTES COMPUT SC, V10468, P231, DOI 10.1007/978-3-319-65578-9_16
   RTCA, 2011, RTCA, DO-178C
   Serrano MA, 2018, LECT NOTES COMPUT SC, V11128, P143, DOI 10.1007/978-3-319-98521-3_10
   Serrano MA, 2015, INT CONF COMPIL ARCH, P157, DOI 10.1109/CASES.2015.7324556
   Sielski K. L., 1993, ADA: towards maturity, P5
   Stone JE, 2010, COMPUT SCI ENG, V12, P66, DOI 10.1109/MCSE.2010.69
   Taft S.T., 2014, ACM SIGAda Ada Letters, V34, P87
   Tagliavini G, 2018, IEEE T PARALL DISTR, V29, P2150, DOI 10.1109/TPDS.2018.2814602
   Varbanescu A. L., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P681, DOI 10.1109/IPDPS.2011.210
   Vargas RE, 2016, ASIA S PACIF DES AUT, P43, DOI 10.1109/ASPDAC.2016.7427987
   Wong M, 2010, LECT NOTES COMPUT SC, V6132, P70, DOI 10.1007/978-3-642-13217-9_6
NR 40
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2020
VL 105
AR 101702
DI 10.1016/j.sysarc.2019.101702
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5UA
UT WOS:000526784500004
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Liang, YP
   Chen, SH
   Chang, YH
   Lin, YC
   Wei, HW
   Shih, WK
AF Liang, Yu-Pei
   Chen, Shuo-Han
   Chang, Yuan-Hao
   Lin, Yong -Chin
   Wei, Hsin-Wen
   Shih, Wei-Kuan
TI Mitigating write amplification issue of SMR drives via the design of
   sequential-write-constrained cache
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 34th ACM/SIGAPP Annual International Symposium on Applied Computing
   (SAC)
CY APR 08-12, 2019
CL Univ Cyprus, Limassol, CYPRUS
SP Assoc Comp Machinery Special Interest Grp Appl Comp
HO Univ Cyprus
DE Sequential-write-constrained cache; SMR drives; Write amplification
ID RELIABILITY; FUTURE
AB Shingled magnetic recording (SMR) is widely considered as a promising storage technology for fulfilling the capacity requirement of next-generation big data applications. However, owing to the sequential-write constraint imposed by the shingled track layout of SMR drives, random-write requests can only be achieved through readmerge-write operations, which lead to considerable write amplification. An on-disk persistent cache area is used in SMR drives to absorb the random-write requests. However, because of the inherent sequential-write constraint, the on-disk persistent cache area cannot absorb duplicate write traffic through in-place overwriting. Such observation motivates us to propose a sequential-write-constrained cache (SWC2) management to mitigate the write amplification issue of SMR drives with the cached data hotness consideration. The proposed strategy is implemented within the Linux system and the experimental results showed that the overall write latency and cache cleaning latency is reduced by an average of 23.47% and 51.67%, respectively.
C1 [Liang, Yu-Pei; Lin, Yong -Chin; Shih, Wei-Kuan] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Chen, Shuo-Han; Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
   [Wei, Hsin-Wen] Tamkang Univ, Dept Elect & Comp Engn, New Taipei, Taiwan.
C3 National Tsing Hua University; Academia Sinica - Taiwan; Tamkang
   University
RP Chang, YH (corresponding author), Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
EM s106062804@m106.nthu.edu.tw; qoolili@iis.sinica.edu.tw;
   johnson@iis.sinica.edu.tw; hwwei@mail.tku.edu.tw; wshih@cs.nthu.edu.tw
RI Chang, Yuan-Hao/ABA-6935-2020
OI Chang, Yuan-Hao/0000-0002-1282-2111; Chen, Shuo-Han/0000-0002-1619-4335
CR Aghayev A, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P105
   Aghayev Abutalib., 2015, P 13 USENIX C FILE S, P135
   [Anonymous], 2017, SEAG BARR DAT SHEET
   Cassuto Y, 2010, 2010 IEEE INFORMATION THEORY WORKSHOP (ITW)
   Chang LW, 2008, 2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, P428, DOI 10.1109/INEC.2008.4585521
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chang YH, 2011, IEEE T COMPUT, V60, P305, DOI 10.1109/TC.2010.126
   Chen Shimin, 2011, P 5 BIENN C INN DAT, P21, DOI DOI 10.1145/2029956.2029964
   Chen SH, 2019, SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, P599, DOI 10.1145/3297280.3297336
   Chinner D., 2015, SMR LAYOUT OPTIMISAT
   Feldman T., 2013, USENIX LOGIN MAG, V38, P22
   Hall D, 2012, IEEE T MAGN, V48, P1777, DOI 10.1109/TMAG.2011.2179528
   He WP, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P121
   He Weiping, 2014, 6 USENIX WORKSH HOT
   Hsieh J.W., 2005, P 2005 ACM S APPL CO, P838
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Jin CD, 2014, J NANOMATER, V2014, DOI 10.1155/2014/687350
   Kang YM, 2018, J SYST ARCHITECT, V88, P33, DOI 10.1016/j.sysarc.2018.05.006
   Kim K, 2011, IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), P33, DOI 10.1109/ICCE.2011.5722616
   Ma C., 2019, J SYST ARCHIT
   Ma C, 2019, IEEE T PATTERN ANAL, V41, P2709, DOI [10.1109/TPAMI.2018.2865311, 10.1109/INTMAG.2018.8508195]
   Narayanan D, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P253
   Parsons Benjamin S., 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P143
   Shiroishi Y, 2009, IEEE T MAGN, V45, P3816, DOI 10.1109/TMAG.2009.2024879
   SINTEF, 2013, SCIENCEDAILY
   Thompson DA, 2000, IBM J RES DEV, V44, P311, DOI 10.1147/rd.443.0311
   Traeger Avishay, 2008, ACM Transaction on Storage, V4, DOI 10.1145/1367829.1367831
   Wu Fenggang, 2016, 8 USENIX WORKSH HOT
NR 28
TC 7
Z9 7
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2019
VL 99
AR 101634
DI 10.1016/j.sysarc.2019.101634
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2LS
UT WOS:000491217500006
DA 2024-07-18
ER

PT J
AU Rahman, M
   Rahman, A
   Hong, HJ
   Pan, LW
   Uddin, MYS
   Venkatasubramanian, N
   Hsu, CH
AF Rahman, Mahmudur
   Rahman, Amatur
   Hong, Hua-Jun
   Pan, Li-Wen
   Uddin, Md Yusuf Sarwar
   Venkatasubramanian, Nalini
   Hsu, Cheng-Hsin
TI An adaptive IoT platform on budgeted 3G data plans
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet-of-Things (IoT); Adaptive middleware; Container-based
   analytics; Air quality monitoring
ID INTERNET; THINGS; ARCHITECTURE
AB In this paper, we design and implement an Internet-of-Things (IoT) based platform for developing cities using environmental sensing as a driving application. Since ubiquitous and free WiFi access is not available in most developing cities, IoT deployments must leverage 3G cellular connections that are metered and expensive. In order to best utilize the limited 3G data plan, we propose two adaptation strategies to drive sensing and data collection. The first technique is an infrastructure-level adaptation approach where we adjust sensing intervals of periodic sensors so that the data volume remains bounded within the allocated data budget. The second approach is at the information-level where application-specific analytics are deployed on-board devices. This use case focuses on multimedia sensors that process captured raw media data to lower volume semantic data that is communicated. We implement the two adaptation strategies on the EnviroSCALE (Environmental Sensing and Community Alert Network) platform, which is an inexpensive Raspberry Pi based environmental sensing system that employs air quality sensors and periodically publishes sensor data over a 3G connection with a limited data plan. We outline our deployment experience of EnviroSCALE in Dhaka city, the capital of Bangladesh, particularly in the direction of infrastructure-level adaptation. For information-level adaptation, our testbed experiment results demonstrate the practicality of adaptive sensing and triggering rich sensing analytics via user-specified criteria over budgeted 3G connections.
C1 [Rahman, Mahmudur; Rahman, Amatur] Bangladesh Univ Engn & Technol, Dhaka, Bangladesh.
   [Hong, Hua-Jun; Pan, Li-Wen; Hsu, Cheng-Hsin] Natl Tsing Hua Univ, Hsinchu, Taiwan.
   [Uddin, Md Yusuf Sarwar] Univ Calif Irvine, Irvine, CA USA.
   [Venkatasubramanian, Nalini] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Comp Sci, Irvine, CA USA.
C3 Bangladesh University of Engineering & Technology (BUET); National Tsing
   Hua University; University of California System; University of
   California Irvine; University of California System; University of
   California Irvine
RP Rahman, M (corresponding author), Bangladesh Univ Engn & Technol, Dhaka, Bangladesh.
EM mahmudhera93@gmail.com; amatur003@gmail.com; hua.j.hong@gmail.com;
   helen36974@gmail.com; ysarwar@gmail.com; nalini@ics.uci.edu;
   chsu@cs.nthu.edu.tw
OI Rahman, Amatur/0000-0002-9166-1220; UDDIN, MD YUSUF
   SARWAR/0000-0003-2184-0140; Venkatasubramanian,
   Nalini/0000-0001-7011-2268
FU National Science Foundation [CNS-0958520, CNS-1450768, CNS-1528995]
FX The research is funded by National Science Foundation under awards No.
   CNS-0958520, CNS-1450768, and CNS-1528995.
CR [Anonymous], 2016, 2016 IEEE INT C SENS, DOI DOI 10.1109/TNET.2015.2487344
   [Anonymous], 2015, Int. J. Comput. Sci. Mob. Comput
   [Anonymous], 2017, AIR QUALITY EGG 2017
   [Anonymous], 2017, P 18 INT C DISTR COM
   [Anonymous], 2017, AIRBEAM 2017
   [Anonymous], 2014, Design Issues
   [Anonymous], 2016, 2016 IEEE International Conference on Smart Computing (SMARTCOMP), DOI DOI 10.1109/SMARTCOMP.2016.7501691
   Awair, 2017, KNOW WHATS AIR YOU B
   Baranwal T, 2016, 2016 6th International Conference - Cloud System and Big Data Engineering (Confluence), P597, DOI 10.1109/CONFLUENCE.2016.7508189
   Benson K, 2015, IEEE COMMUN MAG, V53, P27, DOI 10.1109/MCOM.2015.7355581
   Bhave S, 2017, IEEE INT C COMPUT, P103, DOI 10.1109/CSE-EUC.2017.204
   Brienza S, 2015, SENSORS-BASEL, V15, P12242, DOI 10.3390/s150612242
   Brost GS, 2018, CPSS'18: PROCEEDINGS OF THE 4TH ACM WORKSHOP ON CYBER-PHYSICAL SYSTEM SECURITY, P39, DOI 10.1145/3198458.3198459
   Celesti A, 2016, IEEE 30TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA 2016), P93, DOI 10.1109/WAINA.2016.152
   Chen H, 2011, PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND APPLICATION, ICCTA2011, P610, DOI 10.1049/cp.2011.0740
   Chowdhury M., 2013, IJSER, V4, P550
   Duan Yan-e, 2011, 2011 International Conference on Intelligent Computation Technology and Automation (ICICTA), P1045, DOI 10.1109/ICICTA.2011.262
   Ganchev Ivan, 2014, 25th IET Irish Signals & Systems Conference 2014 and 2014 China-Ireland International Conference on Information and Communications Technologies (ISSC 2014/CIICT 2014). Proceedings, P196
   García-Valls M, 2017, LECT NOTES COMPUT SC, V10232, P490, DOI 10.1007/978-3-319-57186-7_36
   Gaur A, 2015, PROCEDIA COMPUT SCI, V52, P1089, DOI 10.1016/j.procs.2015.05.122
   Gondchawar N., 2016, International Journal of Advanced Research in Computer and Communication Engineering, V5, P177
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Guinard D., 2016, Building the Web of Things: With Examples in Node.js and Raspberry Pi
   Gupta SD, 2015, 2015 INTERNATIONAL CONFERENCE ON GREEN COMPUTING AND INTERNET OF THINGS (ICGCIOT), P796, DOI 10.1109/ICGCIoT.2015.7380571
   Hera MR, 2017, PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON NETWORKING, SYSTEMS AND SECURITY (NSYSS), P191, DOI 10.1109/NSysS.2017.7885824
   Hong H., 2017, P IEEE INT C CLOUD C
   Hong H.-J., 2016, Network Operations and Management Symposium (APNOMS), 2016 18th Asia-Pacific, P1
   Hsieh HC, 2011, INT C PAR DISTRIB SY, P853, DOI 10.1109/ICPADS.2011.73
   Ibrahim M, 2015, 2015 FIFTH INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION PROCESSING AND COMMUNICATIONS (ICDIPC), P159, DOI 10.1109/ICDIPC.2015.7323023
   Imteaj A, 2016, INT CONF COMPUT INFO, P563, DOI 10.1109/ICCITECHN.2016.7860260
   Islam SMR, 2015, IEEE ACCESS, V3, P678, DOI 10.1109/ACCESS.2015.2437951
   jeong kyong jin, 2011, [The Journal of The Korea Institute of Electronic Communication Sciences, 한국전자통신학회 논문지], V6, P595
   Jutadhamakorn P, 2017, 2017 2 INT C INF TEC, P1, DOI [10.1109/INCIT.2017.8257870, DOI 10.1109/INCIT.2017.8257870]
   Kelly SDT, 2013, IEEE SENS J, V13, P3846, DOI 10.1109/JSEN.2013.2263379
   Khanna A, 2016, 2016 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS AND APPLICATIONS (IOTA), P266, DOI 10.1109/IOTA.2016.7562735
   Kiran MPRS, 2014, 2014 IEEE WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P253, DOI 10.1109/WF-IoT.2014.6803168
   Koshti M., 2016, INT J INNOVAT RES SC, V55
   Kumar R, 2016, 2016 IEEE INT C SMAR, P1, DOI [DOI 10.1109/CCIP.2016.7802880, DOI 10.1109/SMARTCOMP.2016.7501682]
   Kumar S, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), P1341, DOI 10.1109/CCAA.2017.8230005
   Li XQ, 2016, 2016 INTERNATIONAL CONFERENCE ON INFORMATION SYSTEM AND ARTIFICIAL INTELLIGENCE (ISAI 2016), P622, DOI [10.1109/ISAI.2016.0137, 10.1109/ISAI.2016.136]
   Maiti P, 2017, 2017 INTERNATIONAL CONFERENCE ON I-SMAC (IOT IN SOCIAL, MOBILE, ANALYTICS AND CLOUD) (I-SMAC), P578, DOI 10.1109/I-SMAC.2017.8058245
   Mandula K, 2015, 2015 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), P340, DOI 10.1109/ICCICCT.2015.7475301
   Morabito Roberto, 2017, 2017 IFIP/IEEE Symposium on Integrated Network and Service Management (IM), P1238, DOI 10.23919/INM.2017.7987466
   Morabito Roberto, 2016, 2016 IEEE Conference on Computer Communications: Workshops (INFOCOM WKSHPS), P999, DOI 10.1109/INFCOMW.2016.7562228
   Morabito R, 2018, IEEE NETWORK, V32, P102, DOI 10.1109/MNET.2018.1700175
   Morabito R, 2018, FUTURE GENER COMP SY, V81, P1, DOI 10.1016/j.future.2017.10.011
   Morabito R, 2017, IEEE INTERNET THINGS, V4, P1019, DOI 10.1109/JIOT.2017.2714638
   Morabito R, 2017, IEEE ACCESS, V5, P8835, DOI 10.1109/ACCESS.2017.2704444
   Nakamura Y., 2016, P IEEE 36 INT C DIST, P162
   Nandyala CS, 2016, INT J SMART HOME, V10, P289, DOI [DOI 10.14257/IJSH.2016.10.4.26, 10.14257/ijsh.2016.10.4.262-s2.0-84970005238]
   Nastic S, 2014, 2014 INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD (FICLOUD), P288, DOI 10.1109/FiCloud.2014.52
   OpenSignal, 2016, GLOB STAT MOB NETW
   Pahl C, 2016, 2016 IEEE 4TH INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD WORKSHOPS (FICLOUDW), P117, DOI 10.1109/W-FiCloud.2016.36
   Pahl C, 2015, 2015 3RD INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD (FICLOUD) AND INTERNATIONAL CONFERENCE ON OPEN AND BIG (OBD), P379, DOI 10.1109/FiCloud.2015.35
   Patchava V., 2015, Em: 2015 International Conference on Smart Sensors and Systems, P1, DOI DOI 10.1109/SMARTSENS.2015.7873584
   Pavithra D, 2015, 2015 GLOBAL CONFERENCE ON COMMUNICATION TECHNOLOGIES (GCCT), P169, DOI 10.1109/GCCT.2015.7342646
   Pyykonen P., 2013, 2013 IEEE 9th International Conference on Intelligent Computer Communication and Processing (ICCP 2013), P175, DOI 10.1109/ICCP.2013.6646104
   Rahman MS, 2016, 2016 INTERNATIONAL CONFERENCE ON NETWORKING SYSTEMS AND SECURITY (NSYSS), P16
   Ravindra P, 2017, IEEE PHOT SPEC CONF, P2395, DOI 10.1109/PVSC.2017.8366546
   Sajjad M., 2017, FUTURE GENERAT COMPU
   Shah D, 2016, PROCEDIA COMPUT SCI, V79, P328, DOI 10.1016/j.procs.2016.03.043
   Shete R, 2016, 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, P2008, DOI 10.1109/ICCSP.2016.7754526
   Shinde PA, 2015, PROCEEDINGS OF 2015 IEEE 9TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO)
   SHOWMIA DR, 2016, INDIAN J SCI TECHNOL, V9
   Souranil S., 2018, P 10 INT C COMM SYST, P3
   Thamsen L, 2016, IEEE INT CON DIS, P1, DOI 10.1109/ICDCSW.2016.20
   TongKe F., 2013, Journal of Convergence Information Technology, V8
   Trihinas D, 2015, PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, P717, DOI 10.1109/BigData.2015.7363816
   Tsai P.-H., 2017, P AS PAC NETW OP MAN, P1
   Vecchio M, 2014, IEEE T WIREL COMMUN, V13, P1088, DOI 10.1109/TWC.2013.121813.130993
   Velasco A, 2015, AIP CONF PROC, V1702, DOI 10.1063/1.4938963
   Vijayakumar, 2015, 2015 IEEE 2ND INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION SYSTEMS (RETIS), P18, DOI 10.1109/ReTIS.2015.7232845
   Vujovic V, 2015, COMPUT ELECTR ENG, V44, P153, DOI 10.1016/j.compeleceng.2015.01.019
   World Health Organization, 2016, AMB HOUS AIR POLL HL
   Yin LX, 2018, IEEE T IND INFORM, V14, P4712, DOI 10.1109/TII.2018.2851241
   Zanella A, 2014, IEEE INTERNET THINGS, V1, P22, DOI 10.1109/JIOT.2014.2306328
   Zhao C. W., 2015, Int. J. Comput. Netw. Appl, V2, P27
   Zhao JC, 2010, INT CONF COMP SCI, P462, DOI 10.1109/ICCSIT.2010.5565120
   Zheng K, 2016, IEEE ACCESS, V4, P3238, DOI 10.1109/ACCESS.2016.2582153
   Zhu Q., 2010, IEEEIFIP 8 INT C EMB, P347, DOI [10.1109/EUC.2010.58, DOI 10.1109/EUC.2010.58]
   김정원, 2015, [The Journal of The Korea Institute of Electronic Communication Sciences, 한국전자통신학회 논문지], V10, P1139
NR 81
TC 14
Z9 14
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 65
EP 76
DI 10.1016/j.sysarc.2018.11.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500009
OA Bronze
DA 2024-07-18
ER

PT J
AU Yang, J
   Lu, ZH
   Wu, J
AF Yang, Jian
   Lu, Zhihui
   Wu, Jie
TI Smart-toy-edge-computing-oriented data exchange based on blockchain
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IoT; Edge-computing; Data exchange; Hyperledger Fabric; Blockchain;
   Smart toy
AB Smart toy is a specific IoT (Internet of Things) device, and its market demand is growing dramatically. Combined with edge computing technology, smart toy can generate valuable data. Smart toy data exchange is a new powerful area. However, there is no efficient, secure and reliable data exchange mechanism among isolated smart toy data platforms and other IoT systems. In this paper, we propose a smart-toy-edge-computing-oriented data exchange prototype using Hyperledger Fabric v1.0. We target to solve the issue of automatically maintaining a tamper-resistant, reliable and distributed ledger by writing smart contract in the environment where the participants are distrustful of each other. This prototype can simplify the process, save resources and ensure a fair solution of dispute. This method also facilitates the implementation of P2P data exchange among the isolated smart toy and other IoT systems.
C1 [Yang, Jian; Lu, Zhihui; Wu, Jie] Fudan Univ, Sch Comp Sci, 220 Handan Rd, Shanghai 200433, Peoples R China.
C3 Fudan University
RP Lu, ZH (corresponding author), Fudan Univ, Sch Comp Sci, 220 Handan Rd, Shanghai 200433, Peoples R China.
EM jianyang16@fudan.edu.cn; lzh@fudan.edu.cn; jwu@fudan.edu.cn
RI Sánchez-Gómez, Nicolás/K-3758-2014
FU National Natural Science Foundation of China [61728202, 61572137];
   Shanghai Innovation Action Project [16DZ1100200]
FX The work of this paper is supported by National Natural Science
   Foundation of China under Grant No. 61728202-Research on Internet of
   Things Big Data Transmission and Processing Architecture based on
   Cloud-Fog Hybrid Computing Model & Grant No. 61572137-Multiple Clouds
   based CDN as a Service Key Technology Research, and Shanghai 2016
   Innovation Action Project under Grant 16DZ1100200-Data-trade-supporting
   Big Data Testbed.
CR [Anonymous], BITCOIN PEER TO PEER
   Aste T, 2017, COMPUTER, V50, P18, DOI 10.1109/MC.2017.3571064
   Cheng B, GEELYTICS GEODISTRIB
   Christidis K., A Kafka-based Ordering Service for Fabric
   Dinh T. T. A, 2017, BLOCKBENCH FRAMEWORK
   Eyal I, 2017, COMPUTER, V50, P38, DOI 10.1109/MC.2017.3571042
   Eyal I, 2016, 13TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI '16), P45
   Meeker M., INT TRENDS 2017 COD
   Michael C., 2015, BLOCKCHAIN TECHNOLOG
   Mironcika S, 2018, PROCEEDINGS OF THE TWELFTH INTERNATIONAL CONFERENCE ON TANGIBLE, EMBEDDED, AND EMBODIED INTERACTION (TEI'18), P349, DOI 10.1145/3173225.3173256
   Papageorgiou A, 2016, IEEE INT CONGR BIG, P259, DOI 10.1109/BigDataCongress.2016.40
   Poon G., 2017, MEMORY FRIENDLY MULT, P432
   Salman O, 2015, 2015 IEEE 2ND WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P603, DOI 10.1109/WF-IoT.2015.7389122
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shi WS, 2016, COMPUTER, V49, P78, DOI 10.1109/MC.2016.145
   Valente J, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON INTERNET OF THINGS SECURITY AND PRIVACY (IOT S&P'17), P19, DOI 10.1145/3139937.3139947
   Westeyn TL, 2012, PERS UBIQUIT COMPUT, V16, P169, DOI 10.1007/s00779-011-0386-0
   Zheng ZB, 2018, INT J WEB GRID SERV, V14, P352, DOI 10.1504/IJWGS.2018.095647
NR 18
TC 58
Z9 59
U1 2
U2 72
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2018
VL 87
BP 36
EP 48
DI 10.1016/j.sysarc.2018.05.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GL3XQ
UT WOS:000437078600004
DA 2024-07-18
ER

PT J
AU Syed, A
   Pérez, DG
   Fohler, G
AF Syed, Ali
   Perez, Daniel Gracia
   Fohler, Gerhard
TI Job-shifting: An algorithm for online admission of non-preemptive
   aperiodic tasks in safety critical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 23rd IEEE International Conference on Embedded and Real-Time Computing
   Systems and Applications (RTCSA)
CY AUG 16-18, 2017
CL Natl Chiao Tung Univ, Hsinchu, TAIWAN
SP IEEE, IEEE Tech Comm Cyber Phys Syst, Comp Soc Republ China, IEEE Tech Comm Real Time Syst, Natl Chiao Tung Univ, Dept Comp Sci
HO Natl Chiao Tung Univ
DE Real-time systems; Scheduling algorithms; Mixed-criticality; Hierarchic
   scheduling; Online aperiodic admission
AB Modern safety critical systems require certification in order to guarantee correct operation before system deployment. The certification process requires rigorous verification and validation, the efforts for which can be greatly reduced by using resource partitioning. However, Lackorzyriski et al. demonstrated that bandwidth reservation for event-triggered (ET) activities in partitioned systems may lead to significant bandwidth loss. In contrast, the online admission of ET activities can prevent bandwidth losses. However, the state-of-the-art approaches for online admission of ET activities fail to fulfill the requirements of safety critical systems as they do not support (i) partitioning, (ii) the industrial mixed-criticality task model or (iii) non-preemptive task execution. In this paper, we present job-shifting algorithm for online admission of non-preemptive aperiodic tasks in partitioned time-triggered environment. Our approach circumvents the bandwidth loss issue with partitioning, and provides guarantees similar to the bandwidth reservation technique such that the certification process of safety critical systems need not be modified. Our approach can be implemented on top of variety of hypervisors and can provide lower response-times for aperiodic tasks. Through evaluation, we demonstrate that our approach efficiently utilizes processor bandwidth and only incurs small scheduling overheads.
C1 [Syed, Ali; Fohler, Gerhard] Tech Univ Kaiserslautern, Kaiserslautern, Germany.
   [Perez, Daniel Gracia] Thales Res & Technol, Orsay, France.
C3 University of Kaiserslautern; Thales Group
RP Syed, A (corresponding author), Tech Univ Kaiserslautern, Kaiserslautern, Germany.
EM syed@eit.uni-kl.de
RI Gracia Pérez, Daniel/AAX-1842-2021
OI Syed, Ali/0000-0001-5121-7283; Gracia Perez, Daniel/0000-0002-5364-8244
FU project DREAMS (Distributed REal-time Architecture for Mixed criticality
   Systems) from the European Union [610640]
FX This research was partly supported by the project DREAMS (Distributed
   REal-time Architecture for Mixed criticality Systems) from the European
   Union's Seventh Framework Programme FP7/2007-2013 under grant agreement
   no. 610640.
CR ABENI L, 1998, P IEEE REAL TIM SYST
   [Anonymous], P 15 IEEE INT C EM T
   [Anonymous], THESIS
   [Anonymous], MET MOD APPL PLATF
   [Anonymous], EMBED REAL TIME SOFT
   [Anonymous], REAL TIME SYST
   [Anonymous], THESIS
   [Anonymous], 2011, SCHEDULING LOCKING M, DOI DOI 10.1007/0-306-47055-1_10
   [Anonymous], 1994 P REAL TIM SYST
   [Anonymous], HARD REAL TIME COMPU
   [Anonymous], 2009, XTRATUM OPEN SOURCE
   [Anonymous], EUR C REAL TIM SYST
   [Anonymous], P 10 ACM INT C EMB S
   [Anonymous], ARINC653
   [Anonymous], PERFORMANCE IMPACT I
   [Anonymous], THESIS
   [Anonymous], ACM IEEE 20 INT C MO
   [Anonymous], DO178C RTCA
   Aravantinos V., 2015, CEUR WORKSHOP P, P19
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Cai Y, 1996, ALGORITHMICA, V15, P572, DOI 10.1007/BF01940882
   COFFMAN EG, 1978, SIAM J COMPUT, V7, P1, DOI 10.1137/0207001
   Durrieu G., 2016, ERTS 2016
   Esper A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P139, DOI 10.1145/2834848.2834869
   IEC, 2010, Standard IEC 61508:2010
   Isovic D, 2000, REAL TIM SYST SYMP P, P207, DOI 10.1109/REAL.2000.896010
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   Koller T, 2016, IEEE CONF OPEN SYST, P99, DOI 10.1109/ICOS.2016.7881996
   KOPETZ H, 1992, INT CON DISTR COMP S, P460, DOI 10.1109/ICDCS.1992.235008
   LEHOCZKY JP, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P110, DOI 10.1109/REAL.1992.242671
   LEUNG JYT, 1980, INFORM PROCESS LETT, V11, P115, DOI 10.1016/0020-0190(80)90123-4
   Nasri M., 2014, RTNS 14, P331
   Ni Z, 2014, DES AUT CON, DOI 10.1145/2593069.2593121
   Ramaprasad H, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P58, DOI 10.1109/RTAS.2008.18
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   Syed A, 2017, IEEE INT CONF EMBED
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Yin JY, 2009, ICIC 2009: SECOND INTERNATIONAL CONFERENCE ON INFORMATION AND COMPUTING SCIENCE, VOL 1, PROCEEDINGS, P70, DOI 10.1109/ICIC.2009.25
NR 38
TC 4
Z9 4
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2018
VL 85-86
BP 14
EP 27
DI 10.1016/j.sysarc.2018.01.005
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA GG5VS
UT WOS:000432764400002
DA 2024-07-18
ER

PT J
AU Wang, C
   Zhu, YX
   Jiang, J
   Qiu, MK
   Wang, X
AF Wang, Chang
   Zhu, Yongxin
   Jiang, Jiang
   Qiu, Meikang
   Wang, Xu
TI Dynamic application allocation with resource balancing on NoC based
   many-core embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Many-core embedded system; Dynamic application allocation; Resource
   balance; Dynamic communication optimization; Multi-rectangle selection
ID TASK; NETWORKS
AB It is a fundamental challenge to manage on-chip resources for future embedded applications executing concurrently on a NoC (network on chip) based many-core embedded system (MES). Embedded application allocation is required under constraints in the form of computing resources or communication resources. However, most existing techniques only focus on the optimization of communications between application threads and ignore a balanced utilization of on-chip resources, which is critical for embedded systems. In this paper, we propose a dynamic resource balance (DRB) algorithm to achieve a higher system performance by balancing the utilization of on-chip computing resources and communication resources. The DRB algorithm first constructs a mapping scheme using a dynamic communication optimization (DCO) algorithm and then chooses a corresponding number of resource regions for the constructed mapping scheme to allocate the application using a multi-rectangle selection (MRS) algorithm. We evaluate DRB algorithm in a popular simulator Graphite whose results reveal that DRB algorithm improves system throughput by at most up to 31.6%, 25.2%, and 9.4% compared with FF (First Free) algorithm, NN (Nearest Neighbor) algorithm, and CoNA-SHiC (Contiguous Neighbor Allocation and Smart Hill Climbing) algorithm, respectively. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Wang, Chang; Zhu, Yongxin; Jiang, Jiang; Wang, Xu] Shanghai Jiao Tong Univ, Sch Microelect, 800 DongChuan Rd, Shanghai, Peoples R China.
   [Qiu, Meikang] Pace Univ, Dept Comp Sci, 1 Pace Plaza, New York, NY 10038 USA.
C3 Shanghai Jiao Tong University; Pace University
RP Zhu, YX (corresponding author), Shanghai Jiao Tong Univ, Sch Microelect, 800 DongChuan Rd, Shanghai, Peoples R China.
EM willy@sjtu.edu.cn; zhuyongxin@sjtu.edu.cn; jiangjiangdr@outlook.com;
   mqiu@pace.edu; wang2002xu@gmail.com
FU National Key Research and Development Program of China [2016YFE0100600];
   National Natural Science Foundation of China [61373032]; National High
   Technology Research and Development Program of China (863 Program)
   [2015AA050204]; State Grid Science and Technology Project [520626140020,
   14H100000552]; StateGrid Corporation of China; National Research
   Foundation Singapore under its Campus for Research Excellence and
   Technological Enterprise (CREATE) programme
FX This research project is funded by the National Key Research and
   Development Program of China (2016YFE0100600), the National Natural
   Science Foundation of China (No. 61373032), the National High Technology
   Research and Development Program of China (863 Program, 2015AA050204),
   the State Grid Science and Technology Project (520626140020,
   14H100000552), StateGrid Corporation of China, and the National Research
   Foundation Singapore under its Campus for Research Excellence and
   Technological Enterprise (CREATE) programme.
CR Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], DES AUT TEST EUR C E
   [Anonymous], IJCSI INT J COMPUT S
   [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], LOW POW EL DES ISLPE
   [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
   [Anonymous], PAR PROC ICPP 2012 4
   [Anonymous], P 5 IEEEACM INT C
   [Anonymous], 2013, WORLD APPL SCI J
   Aydin H., 2003, Proceedings International Parallel and Distributed Processing Symposium, DOI 10.1109/IPDPS.2003.1213225
   Bartolini A, 2014, J LOW POWER ELECTRON, V10, P531, DOI 10.1166/jolpe.2014.1359
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   BURCHARD A, 1995, IEEE T COMPUT, V44, P1429, DOI 10.1109/12.477248
   Carvalho E, 2007, P IEEE RAP SYST PROT, P34
   Carvalho E, 2007, IEEE COMP SOC ANN, P459, DOI 10.1109/ISVLSI.2007.32
   Cho KM, 2014, SCI WORLD J, DOI 10.1155/2014/101529
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Das R, 2013, INT S HIGH PERF COMP, P107, DOI 10.1109/HPCA.2013.6522311
   Elewi A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544391
   Eyerman S, 2008, IEEE MICRO, V28, P42, DOI 10.1109/MM.2008.44
   Fattah M., 2013, Proceedings of the 50th Annual Design Automation Conference, P39
   Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
   He O, 2012, IEEE T VLSI SYST, V20, P1496, DOI 10.1109/TVLSI.2011.2159280
   Khan MUK, 2016, IEEE T VLSI SYST, V24, P2089, DOI 10.1109/TVLSI.2015.2504415
   Li JY, 2011, J SYST ARCHITECT, V57, P840, DOI 10.1016/j.sysarc.2011.03.005
   Lin CS, 2014, J APPL RES TECHNOL, V12, P1176, DOI 10.1016/S1665-6423(14)71676-1
   López JM, 2000, EUROMICRO, P25, DOI 10.1109/EMRTS.2000.853989
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Miller JE, 2010, INT S HIGH PERF COMP, P295
   Oh DI, 1998, REAL-TIME SYST, V15, P183, DOI 10.1023/A:1008098013753
   Pathania A, 2016, DES AUT CON, DOI 10.1145/2897937.2898009
   Pathania A, 2016, DES AUT TEST EUROPE, P379
   Pricopi M, 2014, IEEE T COMPUT, V63, P2590, DOI 10.1109/TC.2013.115
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Shafique M, 2014, IEEE IMAGE PROC, P1253, DOI 10.1109/ICIP.2014.7025250
   Shafique M, 2013, ICCAD-IEEE ACM INT, P153
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Wang C, 2015, IEEE I C EMBED SOFTW, P308, DOI 10.1109/HPCC-CSS-ICESS.2015.36
   Wei Sun, 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P599, DOI 10.1109/IPDPS.2011.209
   Xiao X, 2016, INT SYMPOS COMPUT NE, P529, DOI [10.1109/CANDAR.2016.48, 10.1109/CANDAR.2016.0097]
NR 42
TC 7
Z9 7
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2017
VL 79
BP 59
EP 72
DI 10.1016/j.sysarc.2017.07.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH9MB
UT WOS:000411534800007
DA 2024-07-18
ER

PT J
AU Azimi, S
   Du, BY
   Sterpone, L
AF Azimi, Sarah
   Du, Boyang
   Sterpone, Luca
TI Evaluation of transient errors in GPGPUs for safety critical
   applications: An effective simulation-based fault injection environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS 2016 Conference - Architecture of Computing Systems
CY APR 04-07, 2016
CL Nuremberg, GERMANY
SP GI, VDE, ITG, ifip, NVIDIA
DE Fault Injection; Fault tolerant system; GPGPU; Transient Errors;
   Validations; Safety Critical Applications
AB General Purpose Graphics Processing Units (GPGPUs) are increasingly adopted thanks to their high computational capabilities. GPGPUs are preferable to CPUs for a large range of computationally intensive applications, not necessarily related to computer graphics. Within the high performance computing context, GPGPUs must require a large amount of resources and have plenty execution units. GPGPUs are becoming attractive for safety-critical applications where the phenomenon of transient errors is a major concern. In this paper we propose a novel transient error fault injection simulation methodology for the accurate simulation of GPGPUs applications during the occurrence of transient errors. The developed environment allows to inject transient errors within all the memory area of GPGPUs and into not user-accessible resources such as in streaming processors combinational logic and sequential elements. The capability of the fault injection simulation platform has been evaluated testing three benchmark applications including mitigation approaches such as Duplication With Comparison, Triple Modular Redundancy and Algorithm Based Fault Tolerance. The amount of computational costs and time measured is minimal thus enabling the usage of the developed approach for effective transient errors evaluation. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Azimi, Sarah] Politecn Torino, Turin, Italy.
   [Du, Boyang; Sterpone, Luca] Politecn Torino, Dept Comp Engn, Turin, Italy.
C3 Polytechnic University of Turin; Polytechnic University of Turin
RP Sterpone, L (corresponding author), Politecn Torino, Dept Comp Engn, Turin, Italy.
EM sarah.azimi@polito.it; boyang.du@polito.it; luca.sterpone@polito.it
RI Du, Boyang/M-3028-2017; AZIMI, SARAH/ACR-8160-2022; Sterpone,
   Luca/AAL-2464-2020; AZIMI, SARAH/AGU-9921-2022
OI Du, Boyang/0000-0002-1305-0459; AZIMI, SARAH/0000-0002-9169-6140; AZIMI,
   SARAH/0000-0002-9169-6140; Sterpone, Luca/0000-0002-3080-2560
CR Andryc K, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P230, DOI 10.1109/FPT.2013.6718358
   [Anonymous], 2009, ISPASS
   [Anonymous], 2010, IGLOO PROASIC3 SMART, P193
   [Anonymous], 2013, ARAMIS PROJECT OVERV
   [Anonymous], 2009, NVIDIA CUDA PROGRAMM
   Collange S., 2010, Proceedings 18th IEEE/ACM International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS 2010), P351, DOI 10.1109/MASCOTS.2010.43
   E. S. Agency, 2014, ESA COROT MISSION DO
   Fang B., 2012, SC COMPANION HIGH EP
   Fang B, 2014, INT SYM PERFORM ANAL, P221, DOI 10.1109/ISPASS.2014.6844486
   Fung W.W.L., 2014, 40 IEEE ACM INT S MI
   Gomez L.B., 2014, Design, Automation and Test in Europe Conference and Exhibition DATE'14, P1, DOI DOI 10.7873/DATE.2014.354
   Huang K.-H., 1984, IEEE Transactions on Computers, VC-33, P518
   Rech P, 2013, IEEE T NUCL SCI, V60, P2797, DOI 10.1109/TNS.2013.2252625
   Sabena D, 2014, IEEE T NUCL SCI, V61, P3123, DOI 10.1109/TNS.2014.2363358
   Sabena D, 2014, MICROELECTRON RELIAB, V54, P2621, DOI 10.1016/j.microrel.2014.05.001
   Sabena D., 2013, 2013 8 IEEE DES TEST, P1
   Sterpone L, 2015, MICROELECTRON RELIAB, V55, P2087, DOI 10.1016/j.microrel.2015.07.035
   Tan JWJ, 2011, I S WORKL CHAR PROC, P226, DOI 10.1109/IISWC.2011.6114182
   Wunderlich HJ, 2013, IEEE INT ON LINE, P240, DOI 10.1109/IOLTS.2013.6604090
NR 19
TC 8
Z9 10
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 95
EP 106
DI 10.1016/j.sysarc.2017.01.009
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300009
DA 2024-07-18
ER

PT J
AU Sabitha, S
   Rajasree, MS
AF Sabitha, S.
   Rajasree, M. S.
TI Access control based privacy preserving secure data sharing with hidden
   access policies in cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS Scientific Congress
CY MAY 05-07, 2015
CL Sydney, AUSTRALIA
SP ARCS
DE Attribute-based encryption; Access policy; Data sharing;
   Chosen-ciphertext attack; Chosen-plaintext attack
ID SIGNATURE
AB Attribute-based encryption is a promising solution to the access control based data sharing in the cloud. In this scheme, access policies are being sent in plaintext form which discloses the user privacy and data privacy. Once the ciphertext has been shared among the set of authorized users they would be able to decrypt the ciphertext. Whenever the authorized users are acting as malicious users, they may alter the data and further encrypt and outsource the modified data. It may adversely affect the data owner. In the existing attribute-based encryption scheme, data owner's authenticity cannot be verified. In order to resolve these problems, we are proposing a novel idea to anonymize the access policy and a signature scheme to verify the authenticity of data as well as that of the data owner. Anonymized access policy never discloses the privacy. The signature scheme is able to detect the insider attack on attribute-based encryption scheme. The proposed system is secure against indistinguishable chosen-ciphertext attack. It is a provably secure and existentially unforgeable access control based data sharing method in the public cloud. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Sabitha, S.] Univ Kerala, Coll Engn Trivandrum, Trivandrum, Kerala, India.
   [Rajasree, M. S.] IIITMK, Trivandrum, Kerala, India.
C3 College of Engineering, Trivandrum; University of Kerala; Kerala
   University of Digital Sciences, Innovation & Technology (Digital
   University Kerala)
RP Sabitha, S (corresponding author), Univ Kerala, Coll Engn Trivandrum, Trivandrum, Kerala, India.
EM sabitha@cet.ac.in; rajasree.ms@iiitmk.ac.in
RI S, Sabitha/AAG-1305-2019
OI S, Sabitha/0000-0002-4345-9765
CR An JH, 2002, LECT NOTES COMPUT SC, V2332, P83
   [Anonymous], 2014, CIPHERTEXT POLICY AT
   [Anonymous], 2008, International Journal of Network Security
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Boneh D, 2005, LECT NOTES COMPUT SC, V3494, P440, DOI 10.1007/11426639_26
   Boneh D, 2008, J CRYPTOL, V21, P149, DOI 10.1007/s00145-007-9005-7
   Goh E.jin., 2003, PROC NETWORK DISTRIB, P131
   GOLDWASSER S, 1988, SIAM J COMPUT, V17, P281, DOI 10.1137/0217017
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Green M, 2007, LECT NOTES COMPUT SC, V4521, P288
   Hohenberger S, 2013, LECT NOTES COMPUT SC, V7778, P162, DOI 10.1007/978-3-642-36362-7_11
   Hur J, 2013, IEEE T PARALL DISTR, V24, P2171, DOI 10.1109/TPDS.2012.61
   Jansen W., 2011, NIST SPECIAL PUBLICA
   Jung TH, 2015, IEEE T INF FOREN SEC, V10, P190, DOI 10.1109/TIFS.2014.2368352
   Kallahalla M, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P29
   Kuhn DR, 2010, COMPUTER, V43, P79, DOI 10.1109/MC.2010.155
   Li J., 2010, P 5 ACM S INF COMP C, P60, DOI [DOI 10.1145/1755688.1755697, 10.1145/1755688.1755697]
   Li M, 2010, L N INST COMP SCI SO, V50, P89
   Liang Xiaohui., 2009, PROC 4 ACM S INF COM, P343
   Maji Hemanta K., 2011, Topics in Cryptology - CT-RSA 2011. The Cryptographers' Track at the RSA Conference 2011, P376, DOI 10.1007/978-3-642-19074-2_24
   Ostrovsky R, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P195, DOI 10.1145/1315245.1315270
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Sandhu RS, 1996, COMPUTER, V29, P38, DOI 10.1109/2.485845
   Teng W, 2017, IEEE T CLOUD COMPUT, V5, P617, DOI 10.1109/TCC.2015.2440247
   Wang CJ, 2012, PROCEEDINGS OF THE 2012 EIGHTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS 2012), P447, DOI 10.1109/CIS.2012.106
   Wang GJ, 2011, CONCURR COMP-PRACT E, V23, P1443, DOI 10.1002/cpe.1698
   Yu SC, 2008, 2008 4TH IEEE WORKSHOP ON SECURE NETWORK PROTOCOLS, P39, DOI 10.1109/NPSEC.2008.4664879
   Zhang Yinghui., 2013, ASIACCS, P511, DOI [10.1145/2484313.2484381, DOI 10.1145/2484313.2484381]
   Zhao FM, 2011, LECT NOTES COMPUT SC, V6672, P83, DOI 10.1007/978-3-642-21031-0_7
   Zhao XW, 2014, SECUR COMMUN NETW, V7, P2211, DOI 10.1002/sec.739
NR 30
TC 9
Z9 10
U1 0
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 50
EP 58
DI 10.1016/j.sysarc.2017.03.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300005
DA 2024-07-18
ER

PT J
AU Sirkunan, J
   Ooi, CY
   Shaikh-Husin, N
   Hau, YW
   Marsono, MN
AF Sirkunan, Jeevan
   Ooi, Chia Yee
   Shaikh-Husin, N.
   Hau, Yuan Wen
   Marsono, M. N.
TI Hardware transactional memory architecture with adaptive version
   management for multi-processor FPGA platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware transactional memory; Embedded system; Multi-processor
AB Multiprocessor embedded systems integrates diverse dedicated processing units to handle high performance applications such as in multimedia and network processing. However, lock-based synchronization limits the efficiency of such heterogeneous concurrent systems. Hardware Transactional Memory (HTM) is a promising approach in creating an abstraction layer for multi-threaded programming. However, HTM performance is application-specific and determined by version and conflict management configurations. Most previous HTM implementations for embedded system in literature were built on fixed version management that result in significant performance loss when transaction behaviour changes. In this paper, we propose a HTM targeted for embedded applications which is able to adapt its version management based on application behaviour at runtime. It is prototyped and analysed on Altera Cyclone IV platform. Random requests at different contention levels and different transaction sizes are used to verify the performance of the proposed HTM. Based on our experiments, lazy version management is able to obtain up to 12.82% speed-up compared to eager version management at high contention level. Meanwhile, eager version managenlent obtains up to 37.84% speed-up compared to lazy version management at low contention. The adaptive mechanism is able to switch configuration at runtime based on applications behaviour for maximum performance. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Sirkunan, Jeevan; Shaikh-Husin, N.; Marsono, M. N.] Univ Teknol Malaysia, Fac Elect Engn, Utm Skudai 81310, Johor Bahru, Malaysia.
   [Ooi, Chia Yee] Univ Teknol Malaysia, Malaysia Japan Int Inst Technol, Kuala Lumpur 54100, KL, Malaysia.
   [Hau, Yuan Wen] Univ Teknol Malaysia, Fac Biosci & Med Engn, IJN UTM Cardiovasc Engn Ctr, Utm Skudai 81310, Johor, Malaysia.
C3 Universiti Teknologi Malaysia; Universiti Teknologi Malaysia; Universiti
   Teknologi Malaysia
RP Sirkunan, J; Marsono, MN (corresponding author), Univ Teknol Malaysia, Fac Elect Engn, Utm Skudai 81310, Johor Bahru, Malaysia.
EM jeevan2@live.utm.my; ooichiayee@utm.my; nasirsh@utm.my;
   hauyuanwen@biomedical.utm.my; mnadzir@utm.my
RI Hau, Yuan Wen/D-2969-2014; Ooi, Chia Yee/J-7258-2012; Shaikh-Husin,
   Nasir/N-7946-2015; Marsono, Muhammad Nadzir/AAN-8219-2020
OI Hau, Yuan Wen/0000-0002-4929-3508; Marsono, Muhammad
   Nadzir/0000-0002-7468-7461
FU Collaborative Research in Engineering, Science & Technology (CREST)
   grant [P17C114, 4B176]; Universiti Teknologi Malaysia Matching grant
   [00M75]
FX This work is supported in part by the Collaborative Research in
   Engineering, Science & Technology (CREST) grant P17C114 (UTM vote no.
   4B176) and Universiti Teknologi Malaysia Matching grant (UTM vote no.
   00M75).
CR Ananian CS, 2005, INT S HIGH PERF COMP, P316, DOI 10.1109/HPCA.2005.41
   Bobba J, 2007, CONF PROC INT SYMP C, P81, DOI 10.1145/1273440.1250674
   Casper J, 2011, ACM SIGPLAN NOTICES, V46, P27, DOI 10.1145/1961296.1950372
   Chen SJ, 2012, J ELECTR COMPUT ENG, V2012, DOI 10.1155/2012/634930
   Chi Cao Minh, 2008, 2008 IEEE International Symposium on Workload Characterization (IISWC), P35, DOI 10.1109/IISWC.2008.4636089
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Ferri C, 2010, J PARALLEL DISTR COM, V70, P1042, DOI 10.1016/j.jpdc.2010.02.003
   Hammond L., 2004, SIGARCH COMPUT ARCHI, V32
   Hassan R., 2007, 21 INT C ADV INFORM, P764
   Herlihy M, 2003, P 22 ANN S PRINCIPLE, P92
   Herlihy M., 1993, INT S COMPUTER ARCHI, DOI DOI 10.1145/165123.165164
   Kachris C, 2011, J SYST ARCHITECT, V57, P160, DOI 10.1016/j.sysarc.2010.10.005
   Labrecque M., 2010, P 6 ACM IEEE S ARCH, P37
   Lupon M., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P27, DOI 10.1109/MICRO.2010.23
   Moore KE, 2006, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2006.1598134
   Navazo M. L., 2008, THESIS
   Njoroge N, 2007, DES AUT TEST EUROPE, P3
   Rossbach CJ, 2010, PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P47, DOI 10.1145/1693453.1693462
   Schoeberl M., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P279, DOI 10.1109/FPL.2010.64
   Shavit N., 1995, Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, P204, DOI 10.1145/224964.224987
   Shriraman A, 2008, CONF PROC INT SYMP C, P139, DOI 10.1109/ISCA.2008.17
   Sirkunan J., 2014, IAES INT C EL ENG CO, P226
   Sirkunan J, 2015, ANN IEEE SYM FIELD P, P102, DOI 10.1109/FCCM.2015.41
   Sirkunan J, 2014, IEEE INT SYMP CIRC S, P2744, DOI 10.1109/ISCAS.2014.6865741
   Tafesse B., 2013, VLSI DES, V2013, P11
   Titos-Gil R, 2014, IEEE T PARALL DISTR, V25, P1359, DOI 10.1109/TPDS.2013.262
   Yen L., 2009, THESIS
NR 27
TC 3
Z9 3
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2017
VL 73
SI SI
BP 42
EP 52
DI 10.1016/j.sysarc.2016.12.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8QX
UT WOS:000396956100005
DA 2024-07-18
ER

PT J
AU Coppolino, L
   D'Antonio, S
   Formicola, V
   Romano, L
AF Coppolino, Luigi
   D'Antonio, Salvatore
   Formicola, Valerio
   Romano, Luigi
TI A framework for mastering heterogeneity in multi-layer security
   information and event correlation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Computer Architecture, Embedded Systems, SoC, and VLSI/EDA /
   International Computer Symposium (ICS)
CY DEC 12-14, 2014
CL Taichung, TAIWAN
SP Minist Educ ROC, Dept Informat & Technol Educ, Minist Sci & Technol ROC, Comp Soc Republ China, Taiwan Assoc Cloud Comp, Tunghai Univ, Tunghai Univ, Dept Comp Sci, Minist Educ
DE Security Information and Event Management; Security Probe; Mobile
   payment; Data collection; Data correlation
AB Security Information and Event Management (SIEM) is a consolidated technology that relies on the correlation of massive amounts of security-relevant information in order to detect ongoing attacks and intrusions. This correlation process is usually fed with logs generated by network devices and equipment, thus proving to be ineffective against attacks that affect multiple domains (e.g. physical, logical) or different architectural levels (e.g. network, operating system, application) of a service infrastructure. To bridge the gap, we propose a flexible framework for event collection and correlation, namely the Generic Event Translator, which is able to process heterogeneous data and spot evidence of security issues by using complex event pattern detectors that correlate information from multiple architectural layers and domains of the monitored infrastructure. The framework has been integrated into the open-source SIEM OSSIM, and validated in two challenging case studies, namely a dam infrastructure control system and a mobile phone based payment service. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Coppolino, Luigi; D'Antonio, Salvatore; Formicola, Valerio; Romano, Luigi] Univ Naples Parthenope, Dept Engn, Naples, Italy.
C3 Parthenope University Naples
RP Formicola, V (corresponding author), Univ Naples Parthenope, Dept Engn, Naples, Italy.
EM luigi.coppolino@uniparthenope.it; salvatore.dantonio@uniparthenope.it;
   valerio.formicola@uniparthenope.it; luigi.romano@uniparthenope.it
RI Formicola, Valerio/T-7242-2019; Coppolino, Luigi/AAI-9532-2021
OI Formicola, Valerio/0000-0003-1166-4729; Coppolino,
   Luigi/0000-0002-2079-8713
CR African Press Organization, 2012, OR MON REACH 4 MILL
   Aiello W., 2005, LECT NOTES COMPUTER, V3431
   Amoroso EG., 1994, Fundamentals of computer security technology
   [Anonymous], 2013, P 29 ANN COMP SEC AP, DOI DOI 10.1145/2523649.2523670
   Azodi A, 2013, 2013 INTERNATIONAL CONFERENCE ON ADVANCED CLOUD AND BIG DATA (CBD), P69, DOI 10.1109/CBD.2013.27
   Carney J., 2011, Why integrate physical and logical security?
   Coppolino Luigi, 2011, Computer Safety, Reliability, and Security. Proceedings 30th International Conference, SAFECOMP 2011, P199, DOI 10.1007/978-3-642-24270-0_15
   Cortes C, 2003, J COMPUT GRAPH STAT, V12, P950, DOI 10.1198/1061860032742
   Gaber C, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON COLLABORATION TECHNOLOGIES AND SYSTEMS (CTS), P174
   Gruteser M, 2003, P ACM USENIX MOBISYS
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   IETF, 2007, BSD SYSL PROT
   Java Compiler Compiler, PARS GEN
   Joyner-Roberson E., 2011, NEW PAYMENT METHODS
   Karg D., 2008, OSSIM OPEN SOURCE SE
   Katz Howard, JAVACC PARSE TREES X
   Mehdizadeh Yahya, 2004, CONVERGENCE LOGICAL
   Miller D., 2010, SECURITY INFORM EVEN
   Myers J., 2011, Proceedings of the 44th Hawaii International Conference on System Sciences, P1
   Norvell Theodore S., THE JAVACC FAQ
   Perrad Francois, STATE MACHINE COMPIL
   Samek MiroM., 2008, PRACTICAL UML STATEC
   Stroeh K, 2013, J INTERNET SERV APPL, V4, DOI 10.1186/1869-0238-4-7
   Suez Eitan, SMC TUTORIAL
   Sweeney L, 2002, INT J UNCERTAIN FUZZ, V10, P557, DOI 10.1142/S0218488502001648
   Syed RH, 2012, J SUPERCOMPUT, V62, P804, DOI 10.1007/s11227-012-0754-1
   Tsai W.-T., 2009, P IEEE INT C SERV OR, VI, P14, DOI [10.1109/SOCA.2009.5410472, DOI 10.1109/SOCA.2009.5410472]
   Vesely W.E., 1981, Fault tree handbook
NR 28
TC 8
Z9 9
U1 1
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2016
VL 62
BP 78
EP 88
DI 10.1016/j.sysarc.2015.11.010
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA DE9XJ
UT WOS:000370992900008
DA 2024-07-18
ER

PT J
AU Prost-Boucle, A
   Muller, O
   Rousseau, F
AF Prost-Boucle, Adrien
   Muller, Olivier
   Rousseau, Frederic
TI Fast and standalone Design Space Exploration for High-Level Synthesis
   under resource constraints
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE High-Level Synthesis; Design Space Exploration; FPGA; Hardware
   accelerators; Resource constraints
AB The very high computing capacity available in the latest Field Programmable Gate Array (FPGA) components allows to extend their application fields, in High-Performance Computing (HPC) as well as in embedded applications. This paper presents a new methodology for Design Space Exploration (DSE) in the context of High-Level Synthesis (HLS) for HPC and embedded systems targeting FPGAs.
   This new methodology provides very quickly an RTL description of the design under resources constraints. An autonomous flow is described, that performs incremental transformations of the input design description. The low complexity of the transformation evaluation, decision and exploration algorithms, associated with a greedy progression, makes this DSE methodology very fast. Moreover, this methodology respects a strict resource constraint given as bare FPGA primitive amounts. Hence, the generated design fits into the targeted FPGA or a partition of it. Such a methodology leads to autonomous, fast and transparent DSE, all these issues known to limit the use of HLS.
   Results on several benchmarks highlight the capabilities of our DSE methodology. The results show a high generation time speed-up compared to one other existing HLS approach, while preserving correct performance of the generated circuits. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Prost-Boucle, Adrien; Muller, Olivier; Rousseau, Frederic] CNRS, Grenoble INP UJF, TIMA Lab, Grenoble, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS)
RP Rousseau, F (corresponding author), CNRS, Grenoble INP UJF, TIMA Lab, 46 Ave Felix Viallet, Grenoble, France.
EM adrien.prost-boucle@imag.fr; olivier.muller@imag.fr;
   frederic.rousseau@imag.fr
RI Rousseau, Frederic/AAK-2458-2021; Rousseau, Frederic/I-2999-2016
OI Rousseau, Frederic/0000-0003-0348-5624
CR [Anonymous], 2008, HIGH LEVEL SYNTHESIS
   [Anonymous], J EMBEDDED COMPUTING
   [Anonymous], COMPUTING SCI ENG
   Bakshi A, 2001, ACM SIGPLAN NOTICES, V36, P82, DOI 10.1145/384196.384210
   Bilavarn S., 2006, IEEE T COMPUTER AIDE, V25
   Canis A., P 19 ACM SIGDA INT S
   Corre Y., INT C DES ARCH SIGN
   Coussy P., 2009, IEEE DESIGN TEST COM, V26
   Czajkowski T., 2012 22 INT C FIELD
   de Aledo Marugan P.G., 2011 FOR SPEC DES LA
   Ferrandi F., S VLSI 2008 ISVLSI 0
   FredericPetrot Ivan Auge, 2005, IEEE T COMPUTER AIDE, V24
   Free Software Foundation Inc, 2013, GCC GNU COMP COLL
   Gruttner K., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P349, DOI 10.1109/DSD.2012.31
   Gupta S., 2003 P 16 INT C VLSI
   Gupta S., 2004, SPARK PARALLELIZING
   Hara Y., 2009, J INFORM PROCESSING, V17
   Jia Z.J., 2010 8 IEEE WORKSH E, P41
   Nayak A., DES AUT TEST EUR C E, P862
   Prost-Boucle Adrien, 2013, AUGH PROJECT HOME PA
   Ram DSH, 2011, IEEE COMP SOC ANN, P290, DOI 10.1109/ISVLSI.2011.55
   Schafer B., INT S VLSI DES AUT T
   Sengupta A., 2011 12 INT S QUAL E, P1
   Silva ML, 2012, J SYST ARCHITECT, V58, P24, DOI 10.1016/j.sysarc.2011.10.001
   So B., 2002, SIGPLAN NOTICES, V37
   T. Gingold, 2013, GHDL 2013
   Tian X., 2008, FPT 2008 INT C ICECE
   Villarreal J., 2010 18 IEEE ANN INT
   Xilinx Inc, 2020, VIV HIGH LEV SYNTH
NR 29
TC 25
Z9 25
U1 0
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 79
EP 93
DI 10.1016/j.sysarc.2013.10.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600008
DA 2024-07-18
ER

PT J
AU Carey, SJ
   Barr, DRW
   Dudek, P
AF Carey, Stephen J.
   Barr, David R. W.
   Dudek, Piotr
TI Low power high-performance smart camera system based on SCAMP vision
   sensor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SIMD; Low power; Vision chip; Cellular arrays; Parallel processing;
   Image processing
ID PROCESSOR ARRAY
AB Vision sensors based upon pixel-parallel cellular processor arrays offer the unique opportunity to realise high-performance, flexible, low power image processing systems. By virtue of processing on the focal-plane, the energy-demanding requirement to digitize a captured frame's raw pixel data is reduced, with returned data constituting only that which is salient. We describe a stand-alone vision system incorporating a SCAMP-3 vision chip, an FPGA and an ARM Cortex-M3 microcontroller. SCAMP integrated circuits operate as SIMD computers; each pixel incorporating a compact but powerful analogue processor and local memory, with all operations occurring in parallel over the 128 x 128 array. Algorithms are developed to operate natively upon the focal-plane as far as possible, with additional serial and higher-level operations occurring on the microcontroller. The power consumption of the system is algorithm-dependent. An algorithm developed for loiterer detection at 8 fps has been shown to consume an average power of 5.5 mW, with a more complex object tracking and counting system consuming 29 mW. (C) 2013 Published by Elsevier B.V.
C1 [Carey, Stephen J.; Barr, David R. W.; Dudek, Piotr] Univ Manchester, Sch Elect & Elect Engn, Manchester M13 9PL, Lancs, England.
C3 University of Manchester
RP Dudek, P (corresponding author), Univ Manchester, Sch Elect & Elect Engn, Manchester M13 9PL, Lancs, England.
EM p.dudek@manchester.ac.uk
FU EPSRC [EP/H017453/1] Funding Source: UKRI
CR [Anonymous], IEEE INT C DISTR SMA
   Barr D. R. W., 2009, EURASIP J ADV SIG PR, V2009, P1
   Barr D. R. W., 2006, 10 INT WORKSH CELL N, P1
   Barr D.R.W., 2012, INT WORKSH CELL NEUR, P1
   Carey S.J., 2011, 2011 5 ACM IEEE NT C, P1
   Cottini N, 2011, IEEE J EM SEL TOP C, V1, P299, DOI 10.1109/JETCAS.2011.2167072
   Dudek P, 2006, ELECTRON LETT, V42, P678, DOI 10.1049/el:20060352
   Dudek P, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, P782
   Dudek P, 2000, IEEE T CIRCUITS-II, V47, P467, DOI 10.1109/82.842115
   Dudek P, 2006, IEEE T CIRCUITS-II, V53, P354, DOI 10.1109/TCSII.2006.869916
   Fernández-Berni J, 2011, IEEE J SOLID-ST CIRC, V46, P669, DOI 10.1109/JSSC.2010.2102591
   Gasparini Leonardo, 2010, Proceedings 7th IEEE International Conference on Advanced Video and Signal Based Surveillance (AVSS 2010), P547, DOI 10.1109/AVSS.2010.26
   Hengstler S, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P360, DOI 10.1109/IPSN.2007.4379696
   Hsieh JYF, 2000, 2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, P102, DOI 10.1109/ICIP.2000.899305
   HUGHES JB, 1993, ELECTRON LETT, V29, P1400, DOI 10.1049/el:19930938
   Lichtsteiner P, 2008, IEEE J SOLID-ST CIRC, V43, P566, DOI 10.1109/JSSC.2007.914337
   Poikonen J, 2009, IEEE INT SYMP CIRC S, P1927
   Rodriguez-Vazquez A., 2008, ANALOG CIRCUIT DESIG
NR 18
TC 12
Z9 13
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 889
EP +
DI 10.1016/j.sysarc.2013.03.016
PN A
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000009
DA 2024-07-18
ER

PT J
AU Courroux, S
   Chevobbe, S
   Darouich, M
   Paindavoine, M
AF Courroux, Sebastien
   Chevobbe, Stephane
   Darouich, Mehdi
   Paindavoine, Michel
TI Use of wavelet for image processing in smart cameras with low hardware
   resources
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wavelet; DWT; Demosaicing; Denoising; Recognition; Embedded systems
ID FACE RECOGNITION; IMPLEMENTATION; EIGENFACES; TRANSFORM
AB Images from embedded sensors need digital processing to recover high-quality images and to extract features of a scene. Depending on the properties of the sensor and on the application, the designer fits together different algorithms to process images. In the context of embedded devices, the hardware supporting those applications is very constrained in terms of power consumption and silicon area. Thus, the algorithms have to be compliant with the embedded specifications i.e. reduced computational complexity and low memory requirements. We investigate the opportunity to use the wavelet representation to perform good quality image processing algorithms at a lower computational complexity than using the spatial representation. To reproduce such conditions, demosaicing, denoising, contrast correction and classification algorithms are executed over several well known embedded cores (Leon3, Cortex A9 and DSP C6x). Wavelet-based image reconstruction shows higher image quality and lower computational complexity (3x) than usual spatial reconstruction. The use of wavelet decomposition also permits to increase the recognition rate of faces while decreasing computational complexity by a factor 25. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Courroux, Sebastien; Chevobbe, Stephane; Darouich, Mehdi] CEA Saclay Nano INNOV, LIST, CEA, F-91191 Gif Sur Yvette, France.
   [Paindavoine, Michel] Univ Bourgogne, LEAD Lab, F-21000 Dijon, France.
C3 Universite Paris Saclay; CEA; Universite de Bourgogne
RP Chevobbe, S (corresponding author), CEA Saclay Nano INNOV, LIST, CEA, PC 172, F-91191 Gif Sur Yvette, France.
EM stephane.chevobbe@cea.fr; mehdi.darouich@cea.fr; paindav@u-bourgogne.fr
RI Paindavoine, Michel/AAM-6701-2020
OI Paindavoine, Michel/0000-0002-6026-9453; chevobbe,
   stephane/0000-0001-6907-097X
CR Arm C, 2009, IEEE J SOLID-ST CIRC, V44, P2055, DOI 10.1109/JSSC.2009.2021924
   Bechara C., 2011, 2011 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2011), P685, DOI 10.1109/ICECS.2011.6122367
   Belhumeur PN, 1997, IEEE T PATTERN ANAL, V19, P711, DOI 10.1109/34.598228
   Buades A., IEEE P COMP SOC C CO, V2, P60
   Chang SG, 2000, IEEE T IMAGE PROCESS, V9, P1532, DOI 10.1109/83.862633
   Courroux S., 2010, C DES ARCH SIGN IM P
   Dabov K, 2007, IEEE T IMAGE PROCESS, V16, P2080, DOI 10.1109/TIP.2007.901238
   DONOHO DL, 1994, BIOMETRIKA, V81, P425, DOI 10.1093/biomet/81.3.425
   Du S, 2010, IEEE T CIRC SYST VID, V20, P1165, DOI 10.1109/TCSVT.2010.2045817
   Garcia-Lamont J, 2008, ELECT ROBOT AUTO MEC, P565, DOI 10.1109/CERMA.2008.78
   Georghiades AS, 2001, IEEE T PATTERN ANAL, V23, P643, DOI 10.1109/34.927464
   Gottumukkal R, 2006, MICROPROCESS MICROSY, V30, P216, DOI 10.1016/j.micpro.2005.07.003
   Gunturk BK, 2002, IEEE T IMAGE PROCESS, V11, P997, DOI 10.1109/TIP.2002.801121
   Hamilton Jr J. F., 1997, US Patent, Patent No. [5,629,734, 5629734]
   Hirakawa K, 2005, IEEE T IMAGE PROCESS, V14, P360, DOI 10.1109/TIP.2004.838691
   Hsia SC, 2006, IEEE T VLSI SYST, V14, P361, DOI 10.1109/TVLSI.2006.874367
   Jain A. K., 1989, Fundamentals of Digital Image Processing
   Jammoussi A. Y, 2009, P INT C SIGN CIRC SY, P1, DOI DOI 10.1109/ICSCS.2009.5412313
   Joshi J., 2006, IET INT C VIS INF EN, P351
   Katona M., 2006, EURASIP J EMBEDDED S, V2006, P6
   Kumar AP, 2007, PATTERN RECOGN LETT, V28, P342, DOI 10.1016/j.patrec.2006.04.006
   Li D, 2002, IEEE SIGNAL PROC MAG, V19, P17, DOI 10.1109/79.985674
   Portilla J, 2003, IEEE T IMAGE PROCESS, V12, P1338, DOI 10.1109/TIP.2003.818640
   Research A.-G., 2004, LEON3 PROC US MAN
   Shams N, 2006, IEEE IMAGE PROC, P2077, DOI 10.1109/ICIP.2006.312922
   Shan SG, 2003, IEEE INTERNATIONAL WORKSHOP ON ANALYSIS AND MODELING OF FACE AND GESTURES, P157
   TURK M, 1991, J COGNITIVE NEUROSCI, V3, P71, DOI 10.1162/jocn.1991.3.1.71
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Wiener N., 1950, B AM MATH SOC, V2
   Xie XH, 2008, PROC CVPR IEEE, P3645, DOI 10.1109/CVPR.2008.4587811
   Yeh YJ, 2007, LECT NOTES COMPUT SC, V4522, P512
NR 31
TC 5
Z9 5
U1 0
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 826
EP 832
DI 10.1016/j.sysarc.2013.07.007
PN A
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000003
DA 2024-07-18
ER

PT J
AU Brzoza-Woch, R
   Ruta, A
   Zielinski, K
AF Brzoza-Woch, R.
   Ruta, A.
   Zielinski, K.
TI Remotely reconfigurable hardware-software platform with web service
   interface for automated video surveillance
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Web service; Video surveillance; Image processing; SOA
AB This paper presents a reconfigurable hardware platform for general-purpose video processing. The proposed design is a step towards portable, web-enabled devices which, unlike most existing smart cameras, are to a large degree autonomous and have substantial intelligence embedded. The device is based on programmable logic, microcontrollers, and dedicated communication modules. It is able to acquire an input frame using a built-in camera, process the image in a massively parallel manner, and expose its functionality as a web service compliant with the Service Oriented Architecture (SOA) paradigm. Thanks to the FPGA technology used for main functionality implementation, the system's hardware can be locally or remotely reconfigured in order to optimize it on a very low level for user-defined tasks. Moreover, the image processing core is implemented using a C-to-HDL compiler to reduce time to market when deploying new functionalities. We demonstrate the capabilities of our device on two example applications: moving object detection and face recognition. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Brzoza-Woch, R.; Zielinski, K.] AGH Univ Sci & Technol, Dept Comp Sci, PL-30059 Krakow, Poland.
   [Ruta, A.] Samsung Poland R&D Ctr, Warsaw, Poland.
C3 AGH University of Krakow
RP Brzoza-Woch, R (corresponding author), AGH Univ Sci & Technol, Dept Comp Sci, Mickiewicza 30, PL-30059 Krakow, Poland.
EM rabw@agh.edu.pl; a.ruta@samsung.com; kz@agh.edu.pl
FU European Union within the European Regional Development Fund
   [POIG.01.03.01-00-008/08]
FX The research presented in this paper has been partially supported by the
   European Union within the European Regional Development Fund program No.
   POIG.01.03.01-00-008/08.
CR Aghajan H, 2009, MULTI-CAMERA NETWORKS: PRINCIPLES AND APPLICATIONS, P1
   [Anonymous], SOAP VERSION 1 2 1
   [Anonymous], 2009, The phylogenetic handbook : a practical approach to phylogenetic analysis and hypothesis testing
   [Anonymous], P INT C NETW INT C S
   Arias-Estrada M, 2002, LECT NOTES COMPUT SC, V2438, P710
   Baumann D, 2005, LECT NOTES COMPUT SC, V3691, P562
   Benet G, 2010, C HUM SYST INTERACT, P779, DOI 10.1109/HSI.2010.5514479
   Brogioli M, 2006, CONF REC ASILOMAR C, P1486, DOI 10.1109/ACSSC.2006.355005
   Chang CE, 2009, 2009 CONFERENCE ON INNOVATIVE TECHNOLOGIES IN INTELLIGENT SYSTEMS AND INDUSTRIAL APPLICATIONS, P45, DOI 10.1109/CITISIA.2009.5224244
   Cuenca-Asensi S, 2008, 2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P119, DOI 10.1109/SPL.2008.4547742
   Davis A., 2004, P 13 INT WORLD WID W, P180, DOI DOI 10.1145/1013367.1013397
   Desmouliers Christophe, 2009, 2009 IEEE International Conference on Electro/Information Technology (EIT '09), P393, DOI 10.1109/EIT.2009.5189649
   Djemal R., 2005, Journal of Computer Sciences, V1, P207, DOI 10.3844/jcssp.2005.207.214
   Elgammal A, 2002, P IEEE, V90, P1151, DOI 10.1109/JPROC.2002.801448
   Guodong Cai, 2010, 2010 International Conference on Computer, Mechatronics, Control and Electronic Engineering (CMCE 2010), P195, DOI 10.1109/CMCE.2010.5610364
   Han B, 2008, IEEE T PATTERN ANAL, V30, P1186, DOI 10.1109/TPAMI.2007.70771
   Hengstler Stephan, 2007, 2007 First ACM/IEEE International Conference on Distributed Smart Cameras, P12, DOI 10.1109/ICDSC.2007.4357500
   Jibo Yu, 2011, 2011 Fourth International Conference on the Applications of Digital Information and Web Technologies (ICADIWT 2011), P124, DOI 10.1109/ICADIWT.2011.6041412
   Jin S, 2012, IEEE T IND INFORM, V8, P158, DOI 10.1109/TII.2011.2173943
   Kandhalu A, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P205, DOI 10.1109/RTAS.2009.38
   Latha P., 2010, P INT C WIRELESS COM, P1
   Lioupis D, 2005, 13TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P20, DOI 10.1109/EMPDP.2005.9
   Nachman Lama, 2008, 2008 International Wireless Communications and Mobile Computing Conference Conference, P1118, DOI 10.1109/IWCMC.2008.194
   Pellerin David., 2005, Practical FPGA Programming in C, VFirst
   Ruta A, 2012, PATTERN RECOGN, V45, P1396, DOI 10.1016/j.patcog.2011.09.028
   Stauffer C, 2000, IEEE T PATTERN ANAL, V22, P747, DOI 10.1109/34.868677
   Wren CR, 1997, IEEE T PATTERN ANAL, V19, P780, DOI 10.1109/34.598236
NR 27
TC 7
Z9 7
U1 0
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 376
EP 388
DI 10.1016/j.sysarc.2013.05.007
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100004
DA 2024-07-18
ER

PT J
AU Ebrahimi, M
   Tenhunen, H
   Dehyadegari, M
AF Ebrahimi, Masoumeh
   Tenhunen, Hannu
   Dehyadegari, Masoud
TI Fuzzy-based Adaptive Routing Algorithm for Networks-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Networks-on-Chip; Fuzzy logic; Adaptive routing algorithm
AB In this paper, we propose two adaptive routing algorithms to alleviate congestion in the network. In the first algorithm, the routing decision is assisted by the number of occupied buffer slots at the corresponding input buffer of the next router and the congestion level of that router. Although this algorithm performs better than the conventional method, DyXY, in some cases the proposed algorithm leads to non-optimal decisions. Fuzzy controllers compensate for ambiguities in the data by giving a level of confidence rather than declaring the data simply true or false. To make a better routing decision, we propose an adaptive routing algorithm based on fuzzy logic for Networks-on-chip where the routing path is determined based on the current condition of the network. The proposed algorithm avoids congestion by distributing traffic over the routers that are less congested or have a spare capacity. The output of the fuzzy controller is the congestion level, so that at each router, the neighboring router with the lowest congestion value is chosen for routing a packet. To evaluate the proposed routing method, we use two multimedia applications and two synthetic traffic profiles. The experimental results show that the fuzzy-based routing scheme improves the performance over the DyXY routing algorithm by up to 25% with a negligible hardware overhead. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Ebrahimi, Masoumeh; Tenhunen, Hannu] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
   [Dehyadegari, Masoud] Univ Tehran, Sch Elect & Comp Engn, Tehran 14174, Iran.
C3 University of Turku; University of Tehran
RP Ebrahimi, M (corresponding author), Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
EM masebr@utu.fi; hanten@utu.fi; mdehyadegari@ut.ac.ir
OI Dehyadegari, Masoud/0000-0002-9473-5459; Tenhunen,
   Hannu/0000-0003-1959-6513
FU Nokia Foundation
FX The first author wishes to acknowledge Nokia Foundation for the partial
   financial support during the course of this research.
CR Aboelela E, 1998, UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, P141, DOI 10.1109/CCECE.1998.682571
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], 1997, MATLAB FUZZY LOGIC T
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Chandramohan A, 2006, SOFT COMPUT, V10, P1047, DOI 10.1007/s00500-005-0042-6
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Daneshtalab M, 2012, J LOW POWER ELECTRON, V8, P11, DOI 10.1166/jolpe.2012.1165
   Daneshtalab M, 2012, IEEE T COMPUT AID D, V31, P146, DOI 10.1109/TCAD.2011.2160348
   Dehyadegari M., 2011, Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), P208, DOI 10.1109/AHS.2011.5963937
   Duato J., 1993, IEEE T PARALL DISTR, V6, P976
   Duato J., 2003, Interconnection networks
   Ebrahimi M., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P201, DOI 10.1109/DSD.2012.82
   Ebrahimi M., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P19, DOI 10.1109/NOCS.2012.10
   Ebrahimi M., 2012, P 7 INT WORKSH REC C, P1
   Ebrahimi M, 2013, P 18 AS S PAC DES AU
   Ebrahimi M, 2010, EUROMICRO WORKSHOP P, P525, DOI 10.1109/PDP.2010.81
   Fattah M., 2012, 7 INT WORKSH REC COM, P1
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   Hu JC, 2004, DES AUT CON, P260
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   Lotfi-Kamran P, 2010, J SYST ARCHITECT, V56, P256, DOI 10.1016/j.sysarc.2010.05.002
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Nilsson E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1126
   Pasupuleti A, 2002, P SOC PHOTO-OPT INS, V4740, P189, DOI 10.1117/12.472955
   PEDRYCZ W, 1994, FUZZY SET SYST, V64, P21, DOI 10.1016/0165-0114(94)90003-5
   Rea S, 2004, 1ST INTERNATIONAL SYMPOSIUM ON WIRELESS COMMUNICATION SYSTEMS 2004, PROCEEDINGS, P403, DOI 10.1109/ISWCS.2004.1407278
   Sun B, 2009, INT J COMPUT COMMUN, V4, P427, DOI 10.15837/ijccc.2009.4.2458
   Thaw MM, 2010, INT CONF COMPUT AUTO, P429, DOI 10.1109/ICCAE.2010.5451366
   van der Tol EB, 2002, PROC SPIE, V4674, P1
   Xu J, 2005, IEEE INT SYMP CIRC S, P1778
NR 33
TC 20
Z9 21
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 516
EP 527
DI 10.1016/j.sysarc.2013.03.006
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100015
DA 2024-07-18
ER

PT J
AU Louvel, M
   Plantec, A
   Babau, JP
AF Louvel, Maxime
   Plantec, Alain
   Babau, Jean-Philippe
TI Resource management for multimedia applications, distributed in open and
   heterogeneous home networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Home network; Quality of service; Resources management; Multimedia;
   Heterogeneity
ID ADMISSION; QUALITY
AB The home network is an open, heterogeneous and distributed environment with quality of service requirement. Existing resource reservation strategies modify devices and applications and do not consider heterogeneity.
   This paper presents a non-intrusive and adaptable resource management framework, developed upon an architecture customized for the actual devices. It uses global components, delegating to local components the management of local resources. These components rely on the resource reservation mechanisms provided by Linux.
   The framework has been implemented on real devices. The evaluations show that reservations are guaranteed even with noise on the resources, which also guarantees the expected quality of service. (c) 2013 Elsevier B.V. All rights reserved.
C1 [Louvel, Maxime] CEA, F-38054 Grenoble 9, France.
   [Louvel, Maxime; Plantec, Alain; Babau, Jean-Philippe] Univ Eurepeenne Bretagne, UBO, Lab STICC, F-29200 Brest, France.
   [Louvel, Maxime] France Telecom R&D, F-38240 Meylan, France.
   [Louvel, Maxime] Univ Eurepeenne Bretagne, UBO, LISyC, F-29200 Brest, France.
C3 CEA; Universite de Bretagne Occidentale; Orange SA; Universite de
   Bretagne Occidentale
RP Louvel, M (corresponding author), CEA, Leti Minatec Campus,17 Rue Martyrs, F-38054 Grenoble 9, France.
EM maxime.louvel@cea.fr; alain.plantec@univ-brest.fr;
   jean-philippe.babau@univ-brest.fr
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Abeni L, 2004, REAL-TIME SYST, V27, P123, DOI 10.1023/B:TIME.0000027934.77900.22
   Abeni L, 1999, IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS, PROCEEDINGS VOL 2, P107, DOI 10.1109/MMCS.1999.778154
   ABENI L, 2007, P 9 REAL TIM LIN WOR
   [Anonymous], P 15 IEEE INT C EM T
   Blair G, 2009, ANN TELECOMMUN, V64, P1, DOI 10.1007/s12243-009-0086-1
   Corbet J., 2007, CONTROLLING MEMORY U
   Cuomo Francesca, 2008, Journal of Networks, V3, P44, DOI 10.4304/jnw.3.6.44-53
   El Kaed Charbel, 2011, P MIDDL 2011 IND TRA, P3
   Fleeman D., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Fohler G., 2008, TECHNICAL REPORT
   Gao DY, 2005, IEEE NETWORK, V19, P6, DOI 10.1109/MNET.2005.1470677
   Ghahramani S., 2000, Fundamentals of Probability
   Jain R, 2004, IEEE MULTIMEDIA, V11, P96, DOI 10.1109/MMUL.2004.1261114
   Ko D, 2008, WIREL COMMUN MOB COM, V8, P407, DOI 10.1002/wcm.459
   Kohnen Christopher, 2010, Proceedings of the Second International Conference on Advances in Multimedia (MMEDIA 2010), P109, DOI 10.1109/MMEDIA.2010.21
   Ladbrook A., 2010, TECHNICAL REPORT
   Lakshmanan K, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P195, DOI 10.1109/RTAS.2008.37
   Laverty R. M., 2003, TECHNICAL REPORT
   Lee C, 2011, IEEE COMMUN MAG, V49, P153, DOI 10.1109/MCOM.2011.6011747
   Lie A, 2008, MULTIMEDIA SYST, V14, P33, DOI 10.1007/s00530-007-0110-0
   Liu CM, 2006, 20TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 1, PROCEEDINGS, P817
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Louvel M., 2011, 2011 Proceedings of IEEE/IFIP 9th International Conference on Embedded and Ubiquitous Computing (EUC 2011), P19, DOI 10.1109/EUC.2011.34
   Louvel M, 2011, INT CON ADV INFO NET, P724, DOI 10.1109/AINA.2011.17
   Manghwani P., 2005, 19th IEEE International Parallel and Distributed Processing Symposium, p138a, DOI DOI 10.1109/IPDPS.2005.197
   Menage PaulB., 2007, Proceedings of the Linux Symposium, V2, P45
   Mercer C. W., 1994, Proceedings of the International Conference on Multimedia Computing and Systems (Cat. No.94TH0631-2), P90, DOI 10.1109/MMCS.1994.292439
   NAHRSTEDT K, 1995, IEEE MULTIMEDIA, V2, P53, DOI 10.1109/93.368603
   Pabla Chandandeep Singh, 2009, Linux Journal, V184
   Palopoli L, 2009, SOFTWARE PRACT EXPER, V39, P1, DOI 10.1002/spe.883
   Rajkumar R., 1998, Proceedings of the SPIE/ACM Conference on Multimedia Computing and Networking, P150
   Schmidt DC, 1998, COMPUT COMMUN, V21, P294, DOI 10.1016/S0140-3664(97)00165-5
   Shankaran N., 2008, EURASIP J EMBEDDED S, V8, P1
   Sojka M, 2011, J SYST ARCHITECT, V57, P366, DOI 10.1016/j.sysarc.2011.02.005
   Steffens L., 2003, INT WORKSH ADV REAL, P25
   Tournier JC, 2005, LECT NOTES COMPUT SC, V3489, P107
   UPnPTM, 2008, TECHNICAL REPORT
   Vanegas R, 1998, MIDDLEWARE'98: IFIP INTERNATIONAL CONFERENCE ON DISTRIBUTED SYSTEMS PLATFORMS AND OPEN DISTRIBUTED PROCESSING, P207
   Wang N., 2004, P 37 ANN HAW INT C S, V9
   Wang Z, 2004, SIGNAL PROCESS-IMAGE, V19, P121, DOI 10.1016/S0923-5965(03)00076-6
   Yang Ting., 2008, OSDI, P73
   Yu R, 2010, COMPUT COMMUN, V33, P1632, DOI 10.1016/j.comcom.2010.04.013
NR 43
TC 6
Z9 6
U1 0
U2 10
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2013
VL 59
IS 3
BP 121
EP 134
DI 10.1016/j.sysarc.2013.01.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 143SW
UT WOS:000318889500001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Corredor, I
   Martínez, JF
   Familiar, MS
AF Corredor, Ivan
   Martinez, Jose F.
   Familiar, Miguel S.
TI Bringing pervasive embedded networks to the service cloud: A lightweight
   middleware approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Service-oriented middleware; Internetworking architecture; Cloud
   service; Knowledge management; Wireless sensor and actuator Network
AB The emergence of novel pervasive networks that consist of tiny embedded nodes have reduced the gap between real and virtual worlds. This paradigm has opened the Service Cloud to a variety of wireless devices especially those with sensorial and actuating capabilities. Those pervasive networks contribute to build new context-aware applications that interpret the state of the physical world at real-time. However, traditional Service-Oriented Architectures (SOA), which are widely used in the current Internet are unsuitable for such resource-constraint devices since they are too heavy. In this research paper, an internetworking approach is proposed in order to address that important issue. The main part of our proposal is the Knowledge-Aware and Service-Oriented (KASO) Middleware that has been designed for pervasive embedded networks. KASO Middleware implements a diversity of mechanisms, services and protocols which enable developers and business processing designers to deploy, expose, discover, compose, and orchestrate real-world services (i.e. services running on sensor/actuator devices). Moreover, KASO Middleware implements endpoints to offer those services to the Cloud in a REST manner. Our internetworking approach has been validated through a real healthcare telemonitoring system deployed in a sanatorium. The validation tests show that KASO Middleware successfully brings pervasive embedded networks to the Service Cloud. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Corredor, Ivan; Martinez, Jose F.; Familiar, Miguel S.] Univ Politecn Madrid, Escuela Univ Ingn Tecn Telecomunicac, Dept Ingn & Arquitecturas Telemat, Madrid 28031, Spain.
C3 Universidad Politecnica de Madrid
RP Corredor, I (corresponding author), Univ Politecn Madrid, Escuela Univ Ingn Tecn Telecomunicac, Dept Ingn & Arquitecturas Telemat, Ctra Valencia,Km 7, Madrid 28031, Spain.
EM icorredor@diatel.upm.es
RI Martínez, José-Fernán/F-7294-2016; Perez, Ivan Corredor/D-2714-2013
OI Familiar-Cabero, Miguel/0009-0003-9169-035X; MARTINEZ ORTEGA, JOSE
   FERNAN/0000-0002-7635-4564
FU European Commission [IST-034642 muSWN, ITEA 2-08005]
FX This work was supported in part by the European Commission under the
   IST-034642 mu SWN: Solving Major Problems in Micro Sensorial Networks
   research project within the Sixth Framework Programme (FP6)
   (http://www.uswn.eu); and under the ITEA 2-08005 DiYSE: Do-it-Yourself
   Smart Experiences (http://www.diyse.org).
CR [Anonymous], 2010, LIB COM DISTR SL
   [Anonymous], 2008, SERVICE MAPPING DESC
   Box D., 2006, WS EVENTING
   Brayan Z., 2009, BENEFITS SERVICE ORI
   Cao Q, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P233, DOI 10.1109/IPSN.2008.54
   Chao CM, 2009, HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, P222, DOI 10.1109/HPCC.2009.63
   Chinnici R., 2007, WSDL 2 0 W3C RECOMME
   Conner M., 2010, EDN, V32, P38
   Crossbow Corporation Inc, 2010, IMOT2 SPEC
   Crossbow Corporation Inc, 2010, TELOSB SPEC
   Dan D., 2009, DEVICES PROFILE WEB
   Drytkiewicz W., 2004, 2004 IEEE International Conference on Mobile Ad-hoc and Sensor Systems (IEEE Cat. No.04EX975), P340, DOI 10.1109/MAHSS.2004.1392173
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Dunkels A, 2003, PROCEEDINGS OF MOBISYS 2003, P85, DOI 10.1145/1066116.1066118
   Felemban E, 2006, IEEE T MOBILE COMPUT, V5, P738, DOI 10.1109/TMC.2006.79
   Feng XF, 2009, PROCEEDINGS OF THE 2009 PACIFIC-ASIA CONFERENCE ON CIRCUITS, COMMUNICATIONS AND SYSTEM, P54, DOI 10.1109/PACCS.2009.115
   Fielding R. T, 2002, ACM Transactions on Internet Technology (TOIT), V2, P115, DOI [DOI 10.1145/514183.514185, 10.1145/514183.514185]
   Fielding Roy Thomas, 2000, Architectural styles and the design of network-based software architectures, Patent No. AAI9980887
   GSN Corporation Inc, 2010, PATROL 701 PIR
   Guinard D, 2010, IEEE T SERV COMPUT, V3, P223, DOI 10.1109/TSC.2010.3
   Harlet M., 2007, WSN SMART IND ONWORL
   He Tian., 2003, Proceedings of the 23rd International Conference on Distributed Computing Systems, Providence, Rhode Island, P46
   Heinzelman W. R., 1999, MobiCom'99. Proceedings of Fifth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P174, DOI 10.1145/313451.313529
   Heinzelman WB, 2004, IEEE NETWORK, V18, P6, DOI 10.1109/MNET.2004.1265828
   Intanagonwiwat C., 2000, P ACM MOBICOM, P56, DOI DOI 10.1145/345910.345920
   Internet Engineering Task Force (IETF), 2009, CHOP COMPR HTTP PANS
   Internet Engineering Task Force (IETF), 2010, IPV6 LOW POW WPAN
   Iqbal M, 2009, 2009 INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS: WAINA, VOLS 1 AND 2, P395, DOI 10.1109/WAINA.2009.130
   Kulik J, 2002, WIREL NETW, V8, P169, DOI 10.1023/A:1013715909417
   Marron P.J., 2009, RES ROADMAP COOPERAT
   Martínez JF, 2011, MATH COMPUT MODEL, V53, P485, DOI 10.1016/j.mcm.2010.03.036
   Martínez JF, 2007, LECT NOTES COMPUT SC, V4725, P264
   Microsoft Corporation, 2010, DCOM TECHN OV
   Munawar W., 2010, 2010 IEEE International Conference on Communications, P1
   Ni LM, 2009, INT J AD HOC UBIQ CO, V4, P157, DOI 10.1504/IJAHUC.2009.024518
   OASIS, 2010, WEB SERV DYN DISC WS
   Object Management Group, 2010, CAT OMG CORBA
   Oldewurtel F, 2009, 2009 3RD INTERNATIONAL CONFERENCE ON SENSOR TECHNOLOGIES AND APPLICATIONS (SENSORCOMM 2009), P109, DOI 10.1109/SENSORCOMM.2009.26
   Peter S., 2009, OWL 2 WEB ONTOLOGY L
   Priyantha NB, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P253
   Ranganathan A, 2003, KNOWL ENG REV, V18, P209, DOI 10.1017/S0269888904000037
   RDF Core Working Group, 2004, RES DESCR FRAM RDF
   Römer K, 2004, IEEE WIREL COMMUN, V11, P54, DOI 10.1109/MWC.2004.1368897
   Romer Kay., 2002, SIGMOBILE, V6, P59
   Sorniotti A, 2007, J INF ASSUR SECUR, V2, P189
   Taherkordi A, 2009, LECT NOTES COMPUT SC, V5523, P44, DOI 10.1007/978-3-642-02164-0_4
   Weiser M., 1993, IEEE COMPUT, V71, P72
   World Health Organization, 2007, GLOB AG FRIEND CIT
NR 48
TC 11
Z9 11
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2011
VL 57
IS 10
SI SI
BP 916
EP 933
DI 10.1016/j.sysarc.2011.04.005
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 877PM
UT WOS:000299194400006
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Ferraiolo, D
   Atluri, V
   Gavrila, S
AF Ferraiolo, David
   Atluri, Vijayalakshmi
   Gavrila, Serban
TI The Policy Machine: A novel architecture and framework for access
   control policy specification and enforcement
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Security policy enforcement framework; Policy Machine; Access control
AB The ability to control access to sensitive data in accordance with policy is perhaps the most fundamental security requirement. Despite over four decades of security research, the limited ability for existing access control mechanisms to generically enforce policy persists. While researchers, practitioners and policy makers have specified a large variety of access control policies to address real-world security issues, only a relatively small subset of these policies can be enforced through off-the-shelf technology, and even a smaller subset can be enforced by any one mechanism. In this paper, we propose an access control framework, referred to as the Policy Machine (PM) that fundamentally changes the way policy is expressed and enforced. Employing PM helps in building high assurance enforcement mechanisms in three respects. First, only a relatively small piece of the overall access control mechanism needs to be included in the host system (e.g., an operating system or application). This significantly reduces the amount of code that needs to be trusted. Second, it is possible to enforce the precise policies of resource owners, without compromise on enforcement or resorting to less effective administrative procedures. Third, the PM is capable of generically imposing confinement constraints that can be used to prevent leakage of information to unauthorized principals within the context of a variety of policies to include the commonly implemented Discretionary Access Control and Role-Based Access Control models. Published by Elsevier B.V.
C1 [Atluri, Vijayalakshmi] Rutgers State Univ, MSIS Dept, Newark, NJ 07102 USA.
   [Ferraiolo, David; Atluri, Vijayalakshmi; Gavrila, Serban] NIST, Gaithersburg, MD 20899 USA.
   [Atluri, Vijayalakshmi] Rutgers State Univ, CIMIC, Newark, NJ 07102 USA.
C3 Rutgers University System; Rutgers University New Brunswick; Rutgers
   University Newark; National Institute of Standards & Technology (NIST) -
   USA; Rutgers University System; Rutgers University Newark; Rutgers
   University New Brunswick
RP Atluri, V (corresponding author), Rutgers State Univ, MSIS Dept, 1 Washington Pk, Newark, NJ 07102 USA.
EM dferraiolo@nist.gov; atluri@rutgers.edu; gavrila@nist.gov
OI Atluri, Vijayalakshmi/0000-0003-2068-780X
CR [Anonymous], 1992, 15 NAT COMP SEC C
   [Anonymous], MTR2997 MITR CORP
   Barker SK, 2009, ST ANDR STUD REFORM, P187, DOI 10.1145/1542207.1542238
   BECKER MY, 2007, P CSF 07, P3
   Brewer D. F. C., 1989, Proceedings 1989 IEEE Symposium on Security and Privacy (Cat. No.89CH2703-7), P206, DOI 10.1109/SECPRI.1989.36295
   Crampton J., 2003, P 8 ACM S ACCESS CON, P43, DOI [10.1145/775412.775419, DOI 10.1145/775412.775419]
   Damianou N, 2001, LECT NOTES COMPUT SC, V1995, P18
   DoD Computer Security Center, 1985, TRUST COMP SYST EV C
   Ferraiolo D. F., 2001, ACM Transactions on Information and Systems Security, V4, P224, DOI 10.1145/501978.501980
   Ferraiolo David., 2008, SACMAT '08: Proceedings of the 13th ACM Symposium on Access Control Models and Technologies, P153
   FERRAIOLO DF, 2005, P 10 ACM S ACC CONTR, P11
   FERRINI R, 2009, P ACM S ACC CONTR MO
   Graubart R., 1989, 12 NATL COMPUTER SEC, P296
   Jajodia S, 2001, ACM T DATABASE SYST, V26, P214, DOI 10.1145/383891.383894
   Li NH, 2002, P IEEE S SECUR PRIV, P114, DOI 10.1109/SECPRI.2002.1004366
   MAO Z, 2009, P ACM S ACC CONTR MO
   Osborn S., 2000, ACM Transactions on Information and Systems Security, V3, P85, DOI 10.1145/354876.354878
   SALTZER JH, 1975, P IEEE, V63, P1278, DOI 10.1109/PROC.1975.9939
   Sandhu R., 1996, IEEE Computer, V29, P38
   Simon R., 1997, P NEW SEC PAR WORKSH
   TC X, OASIS EXTENSIBLE ACC
NR 21
TC 50
Z9 61
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 412
EP 424
DI 10.1016/j.sysarc.2010.04.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600008
DA 2024-07-18
ER

PT J
AU Chowdhury, I
   Zulkernine, M
AF Chowdhury, Istehad
   Zulkernine, Mohammad
TI Using complexity, coupling, and cohesion metrics as early indicators of
   vulnerabilities
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vulnerability prediction; Software metrics; Complexity; Coupling;
   Cohesion
ID SUITE
AB Software security failures are common and the problem is growing. A vulnerability is a weakness in the software that, when exploited, causes a security failure. It is difficult to detect vulnerabilities until they manifest themselves as security failures in the operational stage of software, because security concerns are often not addressed or known sufficiently early during the software development life cycle. Numerous studies have shown that complexity, coupling, and cohesion (CCC) related structural metrics are important indicators of the quality of software architecture, and software architecture is one of the most important and early design decisions that influences the final quality of the software system. Although these metrics have been successfully employed to indicate software faults in general, there are no systematic guidelines on how to use these metrics to predict vulnerabilities in software. If CCC metrics can be used to indicate vulnerabilities, these metrics could aid in the conception of more secured architecture, leading to more secured design and code and eventually better software. In this paper, we present a framework to automatically predict vulnerabilities based on CCC metrics. To empirically validate the framework and prediction accuracy, we conduct a large empirical study on fifty-two releases of Mozilla Firefox developed over a period of four years. To build vulnerability predictors, we consider four alternative data mining and statistical techniques - C4.5 Decision Tree, Random Forests, Logistic Regression, and Naive-Bayes - and compare their prediction performances. We are able to correctly predict majority of the vulnerability-prone files in Mozilla Firefox, with tolerable false positive rates. Moreover, the predictors built from the past releases can reliably predict the likelihood of having vulnerabilities in the future releases. The experimental results indicate that structural information from the non-security realm such as complexity, coupling, and cohesion are useful in vulnerability prediction. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Chowdhury, Istehad] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7L 3N6, Canada.
   [Zulkernine, Mohammad] Queens Univ, Sch Comp, Kingston, ON K7L 3N6, Canada.
C3 Queens University - Canada; Queens University - Canada
RP Chowdhury, I (corresponding author), Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7L 3N6, Canada.
EM istehad@cs.queensu.ca
FU Natural Sciences and Engineering Research Council of Canada (NSERC)
FX This research is partially funded by the Natural Sciences and
   Engineering Research Council of Canada (NSERC). The authors wish to
   thank Stephan Neuhaus of Saarland University, Saarbrucken, Germany for
   sharing his dataset (as of January 4th, 2007) on vulnerabilities in
   Mozilla Firefox and for his suggestions on how to obtain an updated
   dataset. We also thank Yonghee Shin of North Carolina State University,
   Raleigh, NC, USA for taking the time to answer our queries about her
   technique of extracting vulnerability data from Mozilla archives. We
   would like to acknowledge Scientific Toolworks, Inc. at St. George, UT,
   USA for their generous four-month-extension of the trial license of
   Understand 2.0, the tool used to automatically compute the metrics.
CR Alhazmi OH, 2007, COMPUT SECUR, V26, P219, DOI 10.1016/j.cose.2006.10.002
   [Anonymous], 2003, Computer security: art and science
   [Anonymous], Security Advisory for Firefox 2.0
   [Anonymous], BeautifulSoup
   [Anonymous], 1997, Software metrics: A rigorous and practical approach
   [Anonymous], Common Vulnerabilities and Exposures
   [Anonymous], P ICSE
   [Anonymous], 2007, PROMISE 07, DOI DOI 10.1109/PROMISE.2007.10
   [Anonymous], Documentation of the Implemented Tool
   [Anonymous], 1988, STAT POWER ANAL BEHA
   [Anonymous], BROWSER STAT
   [Anonymous], WEKA Toolkit
   Arisholm E, 2007, ISSRE 2007: 18TH IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING, PROCEEDINGS, P215, DOI 10.1109/ISSRE.2007.22
   Ayari K., 2007, Proceedings of the 2007 Conference of the Center for Advanced Studies on Collaborative Research, CASCON '07, P215
   Basili VR, 1996, IEEE T SOFTWARE ENG, V22, P751, DOI 10.1109/32.544352
   BASS LEN, 2003, SOFTWARE ARCHITECTUR, P21
   BRIAND LC, 1998, LECT NOTES COMPUTER, V1543, P594
   Cartwright M, 2000, IEEE T SOFTWARE ENG, V26, P786, DOI 10.1109/32.879814
   CHIDAMBER SR, 1994, IEEE T SOFTWARE ENG, V20, P476, DOI 10.1109/32.295895
   CHOWDHURY I, 2010, P 25 ACM S APPL COMP
   Chowdhury I., 2008, Proceedings of the fourth international workshop on Software engineering for secure systems, P57, DOI DOI 10.1145/1370905.1370913
   Comuzzi M, 2009, 2009 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES, VOLS 1 AND 2, P783, DOI 10.1109/ICWS.2009.47
   Damiani E, 2009, OPEN SOURCE SYSTEMS SECURITY CERTIFICATION, P1, DOI 10.1007/978-0-387-77324-7
   El Emam K, 2001, J SYST SOFTWARE, V56, P63, DOI 10.1016/S0164-1212(00)00086-8
   Elish KO, 2008, J SYST SOFTWARE, V81, P649, DOI 10.1016/j.jss.2007.07.040
   EVANCO WM, 1994, SOFTWARE QUAL J, V3, P27, DOI 10.1007/BF00426946
   Fenton N.E., 2001, IEEE Trans. on Software Eng, V2143, P444
   GEGICK M, 2008, PREDICTIVE MODELS ID
   GROSSMAN J, 2009, WEBSITE VULNERABILIT
   Harrison Warren A., 1981, ACM SIGPLAN Notices, V16, P63, DOI DOI 10.1145/947825.947829
   HASSAN AE, 2004, THESIS U WATERLOO
   Hassan AE, 2009, PROC INT CONF SOFTW, P78, DOI 10.1109/ICSE.2009.5070510
   HendersonSellers B, 1996, OBJECT ORIENTED SYST, V3, P143
   HENRY S, 1981, IEEE T SOFTWARE ENG, V7, P510, DOI 10.1109/TSE.1981.231113
   *IEEE, 1988, 98211988 IEEE STD
   Janes A, 2006, INFORM SCIENCES, V176, P3711, DOI 10.1016/j.ins.2005.12.002
   Jaquith A., 2007, SECURITY METRICS REP
   KEARNEY JK, 1986, COMMUN ACM, V29, P1044, DOI 10.1145/7538.7540
   Koru AG, 2003, J SYST SOFTWARE, V67, P153, DOI 10.1016/S0164-1212(02)00126-7
   Kuang LW, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P921
   Landwehr N, 2005, MACH LEARN, V59, P161, DOI 10.1007/s10994-005-0466-3
   Liu M. Y., 2006, PLAS 2006. Proceedings of the 2006 Programming Languages and Analysis for Security Workshop, P57, DOI 10.1145/1134744.1134756
   MA Y, 2006, ADV MACHINE LEARNING, P237
   Malik H, 2008, PROC IEEE INT CONF S, P167, DOI 10.1109/ICSM.2008.4658065
   McCabe T. J., 1976, IEEE Transactions on Software Engineering, VSE-2, P308, DOI 10.1109/TSE.1976.233837
   Menzies T, 2007, IEEE T SOFTWARE ENG, V33, P2, DOI 10.1109/TSE.2007.256941
   *MOZ, MOZ FDN SEC ADV 2008
   *MOZ, MOZ VULN
   *MOZ, IND MOZ FTP SERV
   Mozilla, MOZ FIR
   Mozilla, MOZ DEV GUID
   MYERS GJ, 1978, COMPOSITE STRUCTURED
   Neuhaus S, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P529
   Ostrand T.J., 2007, Fourth International Workshop on Software Quality Assurance, P25
   PHILIPS M, 1985, PHILOS STUD, V48, P389, DOI 10.1007/BF01305397
   RIJSBERGEN J, 1979, INFORM RETRIEVAL
   Shin Y., 2008, 3 INT DOCTORAL S EMP
   Shin Y., 2008, WORKSHOP QUALITY PRO, P47
   Shin Y, 2008, ESEM'08: PROCEEDINGS OF THE 2008 ACM-IEEE INTERNATIONAL SYMPOSIUM ON EMPIRICAL SOFTWARE ENGINEERING AND MEASUREMENT, P315
   Succi G, 2003, J SYST SOFTWARE, V65, P1, DOI 10.1016/S0164-1212(02)00024-9
   Witten I. H., 2005, DATA MINING PRACTICA
   Zhang HY, 2007, 13TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P93, DOI 10.1109/PRDC.2007.28
   Zhang J, 2008, IEEE T SYST MAN CY C, V38, P649, DOI 10.1109/TSMCC.2008.923876
   2000, CATALOGUE 2000
   DIFF PAGE BUG 423541
   STATPY STAT COMPUTIN
NR 66
TC 164
Z9 196
U1 2
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2011
VL 57
IS 3
SI SI
BP 294
EP 313
DI 10.1016/j.sysarc.2010.06.003
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752PP
UT WOS:000289705000007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lázaro, J
   Astarloa, A
   Zuloaga, A
   Bidarte, U
   Jiménez, J
AF Lazaro, Jesus
   Astarloa, Armando
   Zuloaga, Aitzol
   Bidarte, Unai
   Jimenez, Jaime
TI I2CSec: A secure serial Chip-to-Chip communication protocol
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; I2C; Communication security; AES-GCM
AB This paper presents a secured I2C (Inter-Integrated Circuit) protocol for Chip-to-Chip communications. The well known AES-GCM cryptographic and authentication algorithm is used to secure this low speed serial communication protocol. This securization allows the use of this standard into applications where security is an issue and the computation resources are constrained. Both the hardware architecture and the protocol are presented. The implementation of the I2CSec presented in the paper has been optimized for FPGA devices. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Lazaro, Jesus; Astarloa, Armando; Zuloaga, Aitzol; Bidarte, Unai; Jimenez, Jaime] Univ Basque Country, Dept Elect & Telecommun, Bilbao, Spain.
C3 University of Basque Country
RP Lázaro, J (corresponding author), Univ Basque Country, Dept Elect & Telecommun, Alameda Urquijo S-N, Bilbao, Spain.
EM jesus.lazaro@ehu.es; armando.astarloa@ehu.es; aitzol.zuloaga@ehu.es;
   unai.bidarte@ehu.es; jaime.jimenez@ehu.es
RI Bidarte, Unai/K-9237-2014; Zuloaga, Aitzol/K-8848-2014; Jiménez,
   Jaime/L-2665-2014; Lázaro, Jesús/K-2666-2017; Bidarte,
   Unai/ABB-2633-2021; Astarloa, Armando/K-9164-2014
OI Bidarte, Unai/0000-0001-8509-8657; Lázaro, Jesús/0000-0002-7483-3609;
   Bidarte, Unai/0000-0001-8509-8657; Astarloa,
   Armando/0000-0002-6330-1922; Zuloaga Izaguirre,
   Aitzol/0000-0002-8199-3117
FU Government of the Basque Country [SA-2010/40]; Ministerio de Ciencia e
   Innovacion of Spain [TEC2010-21196-02-01]
FX This work has been partially supported by the Government of the Basque
   Country within the research program SAIOTEK (project SA-2010/40) and by
   Ministerio de Ciencia e Innovacion of Spain within the project
   TEC2010-21196-02-01.
CR [Anonymous], 2004, NIST MODES OPERATION
   [Anonymous], Proceedings of the 2Nd International Conference on Embedded Networked Sensor Systems. SenSys'04, DOI DOI 10.1145/1031495.1031515
   Bergamaschi RA, 2001, IEEE DES TEST COMPUT, V18, P32, DOI 10.1109/54.953270
   CHAPMAN K, 2003, PICOBLAZE 8 BIT MICR
   *ECH, 2010, FTXL
   *ECH, 2010, IONW
   *FREESC SEM, 2003, 2788 FREESC SEM
   GRAHAM R, 2009, SCADA SECURITY TERRO
   GRANZER W, 2006, KONN SCI C
   Gupta R, 1997, IEEE DES TEST COMPUT, V14, P15, DOI 10.1109/54.632877
   Hwang DD, 2006, IEEE SECUR PRIV, V4, P40, DOI 10.1109/MSP.2006.51
   *IEEE STAND DEP, 2006, P16191 IEEE STAND DE
   *IEEE STAND DEP, 2006, 8021AE2006 IEEE STAN
   *INCITS, 1570D INCITS
   KAMPEN HV, 2003, PICOBLAZE RIJNDAEL A
   *KNX, 2010, STANDARD HOM BUILD C
   LAZARO J, 2009, P AE09
   Lázaro J, 2009, LECT NOTES COMPUT SC, V5453, P312, DOI 10.1007/978-3-642-00641-8_34
   Luk M, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P479, DOI 10.1109/IPSN.2007.4379708
   Martin G, 2003, WINNING THE SOC REVOLUTION: EXPERIENCES IN REAL DESIGN, P1
   *NXP, 2007, UM10204 NXP
   Perrig A, 2002, WIREL NETW, V8, P521, DOI 10.1023/A:1016598314198
   *RTAP, 2010, IND DEF
   Shi E, 2004, IEEE WIREL COMMUN, V11, P38, DOI 10.1109/MWC.2004.1368895
   *SIL CORP, 2002, WISHB SYST ON CHIP S
   *TRUSTED COMP GROU, 2010, IF MAP
   VIEGA J, 2005, RFC4106
   WERTHSCHULTE K, 2001, SECURED DATA TRANSMI
   *XIL CORP, 2009, XIL PLATF STUD EDK
NR 29
TC 7
Z9 10
U1 1
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2011
VL 57
IS 2
BP 206
EP 213
DI 10.1016/j.sysarc.2010.12.001
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 728QT
UT WOS:000287889900003
DA 2024-07-18
ER

PT J
AU Wang, CF
   Hu, WH
   Lee, SE
   Bagherzadeh, N
AF Wang, Chifeng
   Hu, Wen-Hsiang
   Lee, Seung Eun
   Bagherzadeh, Nader
TI Area and power-efficient innovative congestion-aware Network-on-Chip
   architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip (NoC); Interconnection network; Power-efficient;
   Area-efficient; Congestion-aware
ID DESIGN
AB This paper proposes a novel Network-on-Chip architecture that not only enhances network transmission performance while maintaining a feasible implementation cost, but also provides a power-efficient solution for interconnection network scenarios. Diagonally-linked mesh NoC that uses wormhole packet switching technique implements a high-performance NoC platform to meet both cost and power consumption requirements. The proposed architecture uses an adaptive quasi-minimal routing algorithm so that it can improve average latency and saturation traffic load owing to its flexibility and adaptiveness. Based on these features, a congestion-aware routing algorithm is proposed to balance traffic load so as to alleviate congestion caused by high throughput network activities. Simulation results show that saturation load is improved dramatically for various traffic patterns. Implementation results also show that employing diagonal links is a more area-efficient method for improving network performance than using large buffers. It is shown that congestion-aware router requires negligible cost overhead but provides better throughput. Finally, simulation results also reveal that power consumption in the proposed architecture outperforms traditional mesh networks. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Wang, Chifeng; Hu, Wen-Hsiang; Bagherzadeh, Nader] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA.
   [Lee, Seung Eun] Seoul Natl Univ Sci & Technol, Elect & Informat Engn Dept, Seoul, South Korea.
C3 University of California System; University of California Irvine; Seoul
   National University of Science & Technology
RP Wang, CF (corresponding author), Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA.
EM chifengw@uci.edu; wenhsiah@uci.edu; seung.lee@snut.ac.kr; nader@uci.edu
OI Bagherzadeh, Nader/0000-0001-7216-0546
CR [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], 2008, 2008 IEEE 14 INT S H
   [Anonymous], ACM COMPUTING SURVEY
   Avresky DR, 1999, IPPS PROC, P143
   Bahn JH, 2007, INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, P1033
   Bahn JH, 2008, PARALLEL PROCESS LET, V18, P239, DOI 10.1142/S0129626408003363
   Benini L, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P418, DOI 10.1109/DATE.2002.998307
   Chang KC, 2006, DES AUT CON, P143, DOI 10.1109/DAC.2006.229197
   Daily W. J., 2004, PRINCIPLES PRACTICES
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DALLY WJ, 1991, IEEE T COMPUT, V40, P1016, DOI 10.1109/12.83652
   FU X, 2010, INT C DEP SYST NETW
   Grot B, 2009, INT S HIGH PERF COMP, P163, DOI 10.1109/HPCA.2009.4798251
   Gu HX, 2010, TELECOMMUN SYST, V44, P321, DOI 10.1007/s11235-009-9257-7
   Hu JC, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P573
   IGARASHI M, 2002, DIAGONAL INTERCONNEC, V102, P19
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Lee SE, 2009, COMPUT ELECTR ENG, V35, P837, DOI 10.1016/j.compeleceng.2008.11.023
   Lee SE, 2009, INTEGRATION, V42, P479, DOI 10.1016/j.vlsi.2009.01.002
   LELAND WE, 1994, IEEE ACM T NETWORK, V2, P1, DOI 10.1109/90.282603
   LEROY A, 2005, 3 IEEE ACM IFIP INT, P81
   Loucif S, 1999, COMPUT J, V42, P62, DOI 10.1093/comjnl/42.1.62
   Nilsson E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1126
   Ogras UY, 2006, DES AUT CON, P839, DOI 10.1109/DAC.2006.229272
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Salminen Erno., 2008, Survey of network-onchip proposals, P1
   synopsys, Synopsis Design Compiler
   Taqqu M. S., 1997, Computer Communication Review, V27, P5, DOI 10.1145/263876.263879
   Teig S., 2002, P 2002 INT WORKSHOP, P33
   TRUMLER W, 2008, 2 INT C BIOL INSP CO, P1
   van den Brand JW, 2007, DES AUT TEST EUROPE, P948
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Varatkar G, 2002, DES AUT CON, P795, DOI 10.1109/DAC.2002.1012731
   WANG C, 2010, 15 CSI INT S COMP AR
   Wang CF, 2010, EUROMICRO WORKSHOP P, P533, DOI 10.1109/PDP.2010.15
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu D, 2006, ASIA S PACIF DES AUT, P36, DOI 10.1109/ASPDAC.2006.1594642
NR 37
TC 21
Z9 25
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 24
EP 38
DI 10.1016/j.sysarc.2010.10.009
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600003
DA 2024-07-18
ER

PT J
AU Kerschbaum, F
   Robinson, P
AF Kerschbaum, Florian
   Robinson, Philip
TI Security architecture for virtual organizations of business web services
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Virtual organization; Virtual organization management security; Web
   service security; Access control derivation
AB Virtual organizations (VO) temporarily aggregate resources of different domains to achieve a common goal. Web services are being positioned as the technological framework for achieving this aggregation in the context of cross-organizational business applications, Numerous architectures have been proposed for securing VOs, mostly for scientific research, such that they do not address all the requirements of business-oriented applications. This paper describes these additional requirements and proposes a novel architecture and approach to managing VO access control policies. Business users can focus on designing business processes, exposing web services and managing their VO partnerships, while the architecture supports and secures the web service interactions involved. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Kerschbaum, Florian] SAP Res, D-76131 Karlsruhe, Germany.
   [Robinson, Philip] SAP Res, Belfast BT37 0QB, Antrim, North Ireland.
C3 SAP
RP Kerschbaum, F (corresponding author), SAP Res, Vincenz Priessnitz Str 1, D-76131 Karlsruhe, Germany.
EM florian.kerschbaum@sap.com; philip.robinson@sap.com
CR ALFIERI R, 2003, P 1 EUR ACR GRIDS C
   [Anonymous], LNCS
   [Anonymous], 2002, 3280 IETF RFC
   [Anonymous], 2005, Web Services Choreography Description Language Version 1.0
   BARROS A, 2005, CRITICIAL OVERVIEW W
   BISKUP J, 2007, P INT C WEB SERV
   Cantor Scott, 2005, SECURITY ASSERTION M
   DEITOS R, 2006, P ACM SEC WEB SERV W
   DEMCHENKO Y, 2006, P WORKSH COLL SEC IN
   Foster I., 2001, INT J HIGH PERFORM C
   HARRISON M, 1976, COMMUN ACM, V19
   JOHNSTON W, 1998, P 7 IEEE INT WORKSH
   JURIC M, 2006, J SYST SOFTWARE, V79
   Kang M.H., 2001, P 6 ACM S ACC CONTR
   KERSCHBAUM F, 2007, P 4 INT C TRUST
   KNORR K, 2000, P 16 ANN COMP SEC AP
   MENDLING J, 2004, P 13 IEEE INT WORKSH
   MONTAGUT F, 2007, P IEEE INT C SERV CO
   Moses Tim., 2005, EXTENSIBLE ACCESS CO
   Pearlman L., 2002, P 3 IEEE INT WORKSH
   ROBINSON P, 2006, P 20 IFIP WG 11 3 WO
   SANDHU R, 1996, IEEE COMPUTER, V29
   THOMAS R, 1998, P 11 IFIP INT C DAT
   VANDERAALST WMP, 2001, P 13 INT C ADV INF S
NR 24
TC 11
Z9 11
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2009
VL 55
IS 4
BP 224
EP 232
DI 10.1016/j.sysarc.2008.10.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444DZ
UT WOS:000265962000003
DA 2024-07-18
ER

PT J
AU Li, H
   Huang, J
   Sweany, P
   Huang, DJ
AF Li, Hao
   Huang, Jian
   Sweany, Philip
   Huang, Dijiang
TI FPGA implementations of elliptic curve cryptography and Tate pairing
   over a binary field
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Field programmable gate array; Elliptic curve cryptography; Tate
   pairing; Parallel processing; Galois field arithmetic
AB Elliptic curve cryptography (ECC) and Tate pairing are two new types of public-key cryptographic schemes that become popular in recent years. ECC offers a smaller key size compared to traditional methods without sacrificing Security level. Tate pairing is a bilinear map commonly used in identity-based cryptographic schemes. Therefore, it is more attractive to implement these schemes by using hardware than by using software because of its computational expensiveness. In this paper, we propose field programmable gate array (FPGA) implementations of the elliptic curve point Multiplication in Galois field GF(2(283)) and Tate pairing computation in GF(2(283)). Experimental results demonstrate that, compared with previously proposed approaches, Our FPGA implementations of ECC and Tate pairing can speed up by 31.6 times and 152 times, respectively. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Li, Hao; Sweany, Philip] Univ N Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA.
   [Huang, Jian] Univ Cent Florida, Sch Elect Engn & Comp Sci, Orlando, FL 32816 USA.
   [Huang, Dijiang] Arizona State Univ, Dept Comp Sci & Engn, Tempe, AZ 85287 USA.
C3 University of North Texas System; University of North Texas Denton;
   State University System of Florida; University of Central Florida;
   Arizona State University; Arizona State University-Tempe
RP Li, H (corresponding author), Univ N Texas, Dept Comp Sci & Engn, POB 311366, Denton, TX 76203 USA.
EM hli@unt.edu
RI Huang, Di/JBJ-3541-2023
OI Huang, Di/0000-0001-7877-7301; Huang, Dijiang/0000-0003-3257-6349
FU Arizona State University Embedded System Consortium (CES) [AQS0005]
FX Research is supported by Arizona State University Embedded System
   Consortium (CES) grant #AQS0005.
CR [Anonymous], 1991, 23 ANN ACM S THEOR C
   [Anonymous], SHORT PROGRAMS UNPUB
   [Anonymous], 2000, P S CRYPTOGRAPHY INF
   [Anonymous], INFORMATION SECURITY
   Ansari B., 2006, HIGH PERFORMANCE ARC
   Barreto PSLM, 2002, LECT NOTES COMPUT SC, V2442, P354
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   COARFA C, 2002, NETW DISTR SYST SEC, P553
   *DARMST U TECHN LI, 2007, LIDIA LIB COMP NUMB
   de Dormale GM, 2007, J SYST ARCHITECT, V53, P72, DOI 10.1016/j.sysarc.2006.09.002
   Eberle H, 2003, IEEE INT CONF ASAP, P444, DOI 10.1109/ASAP.2003.1212867
   Ernst M., 2001, Proceedings 12th International Workshop on Rapid System Prototyping. RSP 2001, P24, DOI 10.1109/IWRSP.2001.933834
   FREY G, 1994, MATH COMPUT, V62, P865, DOI 10.2307/2153546
   Galbraith SD, 2002, LECT NOTES COMPUT SC, V2369, P324
   Grabbe C., 2003, IPDPS, P189
   Guajardo J, 2002, DESIGN CODE CRYPTOGR, V25, P207, DOI 10.1023/A:1013860532636
   GUPTA V, 2002, 3 ACM WORKSH WIR SEC, P87
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   ITOH T, 1988, INFORM COMPUT, V78, P171, DOI 10.1016/0890-5401(88)90024-7
   JARVINEN K, 2004, SCALABLE ARCHITECTUR, P303
   Karatsuba A., 1963, Soviet physics doklady, V7, P595
   KELLER M, 2005, FIELD PROGRAMMABLE L, P594
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   KWON S, 2005, ACISP, P134
   Leung KH, 2000, ANN IEEE SYM FIELD P, P68, DOI 10.1109/FPGA.2000.903394
   LOPEZ J, 1999, FAST MULTIPLICATION, P316
   LYNN B, ECC PROGRAMMING
   Malan DJ, 2004, 2004 FIRST ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR AND AD HOC COMMUNICATIONS AND NETWORKS, P71, DOI 10.1109/SAHCN.2004.1381904
   McCusker K, 2006, INT C COMMUN CIRCUIT, P1537, DOI 10.1109/ICCCAS.2006.284964
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Morales-Sandoval M, 2004, PROCEEDINGS OF THE FIFTH MEXICAN INTERNATIONAL CONFERENCE IN COMPUTER SCIENCE (ENC 2004), P64, DOI 10.1109/ENC.2004.1342590
   ORLANDO G, 2000, 2 INT WORKSH CRYPT H, P41
   Paterson KG, 2002, ELECTRON LETT, V38, P1025, DOI 10.1049/el:20026682
   PAULO SLM, CRYPTOLOGY
   PAULO SLM, 2004, J CRYPTOL, V17, P321
   Pfleeger C.P., 2000, SECURITY COMPUTING
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   ROSNER M, 1998, ELLIPTIC CURVE CRYPT
   Saqib N. A., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Satoh A, 2003, IEEE T COMPUT, V52, P449, DOI 10.1109/TC.2003.1190586
   SHU C, 1998, THESIS G MASON U FAI
   SHU C, 2005, LOW LATENCY ELLIPTIC, P309
   Shu C, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P173, DOI 10.1109/FPT.2006.270309
   Song LL, 1998, J VLSI SIG PROC SYST, V19, P149, DOI 10.1023/A:1008013818413
   SOZZANI F, 2005, P INT C INF TECHN CO, V1, P626
   *US DEP COMM, 2007, Q RET E COMM SAL
   WANG H, 2006, INT J SECURITY NETWO, V1, P127
   Wu HP, 2002, IEEE T COMPUT, V51, P750, DOI 10.1109/TC.2002.1017695
NR 48
TC 13
Z9 13
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 12
BP 1077
EP 1088
DI 10.1016/j.sysarc.2008.04.012
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 378FQ
UT WOS:000261307000001
OA Green Published
DA 2024-07-18
ER

PT J
AU Poonnen, T
   Fam, AT
AF Poonnen, Thomas
   Fam, Adly T.
TI An area-efficient VLSI implementation for programmable FIR filters based
   on a parameterized divide and conquer approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Complementary metal oxide semiconductor; Computational complexity
   measure; Parameterized divide and conquer approach; Finite impulse
   response filters; Programmable switch matrix; Very large scale
   integration
ID NETWORKS
AB In this paper, we propose an optimal VLSI implementation for a class of programmable FIR filters with binary coefficients, whose architecture is based on a parameterized divide and conquer approach. The proposed design is shown to be easily extendable to FIR filters with multibit coefficients of arbitrary sign. The area efficiency achieved in comparison to direct form realization is demonstrated by VLSI implementation examples, synthesized in TSMC 0.18-mu m single poly six metal layer CMOS process using state-of-art VLSI EDA tools. The possible saving in average power consumption is estimated using gate-level power analysis. Suggestions for applications and topics for further research Conclude the paper. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Poonnen, Thomas] Panavis Imaging LLC, Homer, NY 13077 USA.
   [Poonnen, Thomas; Fam, Adly T.] SUNY Buffalo, Dept Elect Engn, Buffalo, NY 14260 USA.
C3 State University of New York (SUNY) System; State University of New York
   (SUNY) Buffalo
RP Poonnen, T (corresponding author), Panavis Imaging LLC, 1 Technol Pl, Homer, NY 13077 USA.
EM tpoonnen@gmail.com; afam@eng.buffalo.edu
CR Akansu AN, 1996, IEEE T IMAGE PROCESS, V5, P1359, DOI 10.1109/83.535847
   CHENG KH, 1986, IEEE J SEL AREA COMM, V4, P92, DOI 10.1109/JSAC.1986.1146286
   FAM AT, 1987, IEEE T COMPUT, V36, P1137, DOI 10.1109/TC.1987.1676854
   FAM AT, 1984, P IEEE INT C AC SPEE
   HARTLEY R, 1991, P IEEE INT S CIRC SY, P1992
   Kaiser J. F., 1974, Proceedings of the 1974 IEEE International Symposium on Circuits and Systems, P20
   Kim KS, 2003, IEEE T VLSI SYST, V11, P150, DOI 10.1109/TVLSI.2002.801570
   Kitson F. L., 1982, Proceedings of ICASSP 82. IEEE International Conference on Acoustics, Speech and Signal Processing, P302
   Macleod MD, 2005, IEEE SIGNAL PROC LET, V12, P186, DOI 10.1109/LSP.2004.842270
   Maskell DL, 2006, IEEE INT SYMP CIRC S, P605
   Poonnen T, 2003, INT C MICROELECTRON, P93
   SINHA A, 1998, P IEEE INT C VLSI DE, P104
   Tay DBH, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III, P371, DOI 10.1109/ISCAS.2000.856074
   VAIDYANATHAN PP, 1990, P IEEE, V78, P56, DOI 10.1109/5.52200
   Wang Y, 2005, IEEE T CIRCUITS-I, V52, P1845, DOI 10.1109/TCSI.2005.852208
   Yang YY, 1998, IEEE T COMPUT, V47, P899, DOI 10.1109/12.707592
   YOUNG C, 1991, IEEE AS C SIGN SYST, P398
NR 17
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 12
BP 1122
EP 1128
DI 10.1016/j.sysarc.2008.05.006
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 378FQ
UT WOS:000261307000005
DA 2024-07-18
ER

PT J
AU Anwar, MI
   Virtanen, S
   Isoaho, J
AF Anwar, Muhammad Imran
   Virtanen, Seppo
   Isoaho, Jouni
TI A software defined approach for common baseband processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE common baseband processing; open wireless architecture; converged
   wireless platform; software defined radio; hardware/software co-design
ID ARCHITECTURE; RADIO; FIELD
AB We present a novel software defined approach for designing and implementing common baseband processing tasks. Our focus is on exploring the algorithmic and architectural design spaces of 3G and 4G systems to identify the computational and geometric structures shared by diverse coding schemes, services and hardware platforms, and the efficient and flexible integration of these structures on innovative extensible hardware. With an existing protocol processor design framework as our starting point, we add flexibility to the physical layer of the radio application domain by defining a methodology and a hardware platform for designing programmable open wireless architecture-enabled device instances. The proposed methodology executes in two phases: (a) initial design, which is done to a single standard using our design principles and methods, and (b) extension phase where the system upgrade is done component by component. The approach standardizes control structures, component abstractions, implementation of the architecture itself as well as methods for interactive optimization. Thus, in both design phases there is only a need to consider changes in component functionality and connectivity. We demonstrate the approach by initially targeting digital television, and then extending the system with minimal effort to support GSM. The costs of the GSM extension in the system were an area increase of 2.4%, a power increase of 2.7% and four days in hardware design and verification. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Anwar, Muhammad Imran] STMicroelect R&D Oy, Tampere, Finland.
   [Virtanen, Seppo; Isoaho, Jouni] Univ Turku, Dept Informat Technol, FI-20014 Turku, Finland.
C3 STMicroelectronics; University of Turku
RP Anwar, MI (corresponding author), STMicroelect R&D Oy, Tampere, Finland.
EM imran.anwar@st.com; seppo.virtanen@utu.fi; jouni.isoaho@utu.fi
RI Virtanen, Seppo/C-1741-2008; Anwar, Muhammad Naseem/IAM-7949-2023
OI Virtanen, Seppo/0000-0002-9487-3018; Anwar, Muhammad
   Naseem/0000-0002-4759-0656; Isoaho, Jouni/0000-0002-5789-3992
CR ALANEN M, 2003, 565 TURK CTR COMP SC
   [Anonymous], 2004, EN302304 ETSI
   [Anonymous], 2004, EN301192 ETSI
   [Anonymous], 2004, EN300744 ETSI
   Corporaal H., 1998, Microprocessor architectures from VLIW to TTa
   *ETSI, 1999, EN300909 ETSI
   *ETSI, 1994, EN300575 ETSI
   Halter S, 1998, 1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98, P260, DOI 10.1109/SIPS.1998.715789
   HORVATH L, 1999, P IEEE ISCAS ORL FL, V4, P382
   Hsu HY, 2006, IEEE T VLSI SYST, V14, P489, DOI 10.1109/TVLSI.2006.876102
   Ikemoto K, 2003, 2003 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY - PROCEEDINGS, P474
   *ISO IEC, 1996, 13818 ISOIEC
   Isomaki P., 2004, 652 TURK CTR COMP SC
   Lilius J., 2002, P 2002 FOR DES SPEC, P1
   Lu WW, 2003, IEEE COMMUN MAG, V41, P106, DOI 10.1109/MCOM.2003.1204755
   Mitola J, 1999, IEEE J SEL AREA COMM, V17, P514, DOI 10.1109/49.761033
   Nishijima S, 2006, FUJITSU SCI TECH J, V42, P240
   RAYALA J, 2004, WILEY SERIES SOFTWAR, P33
   REIMERS U, 1996, C PUBL, V428, P120
   SAVOLAINEN M, 2002, COMMUNICATIONS SYSTE, P62
   TABAK D, 1980, IEEE T COMPUT, V29, P180, DOI 10.1109/TC.1980.1675541
   Tell E., 2005, The 3rd International IEEE-NEWCAS Conference (IEEE Cat. No. 05EX1015), P403
   TOSO CD, 1998, IEEE J SOLID-ST CIRC, V33, P1781
   Truscan D, 2004, 11TH IEEE INTERNATIONAL CONFERENCE AND WORKSHOP ON THE ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, P388, DOI 10.1109/ECBS.2004.1316723
   TRUSCAN D, 2007, PROCESSOR DESIGN SYS, P257
   Tuttlebee WHW, 1999, IEEE PERS COMMUN, V6, P38, DOI 10.1109/98.760422
   Virtanen S., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P269
   Virtanen S, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P201, DOI 10.1109/HSC.2001.924676
   VIRTANEN S, 2004, THESIS U TURKU FINLA
   VIRTANEN S, 1999, 305 TURK CTR COMP SC
   Virtanen S, 2005, INT J EMBED SYST, V1, P78, DOI 10.1504/IJES.2005.008810
   VITERBI AJ, 1971, IEEE T COMMUN TECHN, VCO19, P751, DOI 10.1109/TCOM.1971.1090700
   Wang JB, 2000, IEICE T COMMUN, VE83B, P1210
   Zhigang L., 2003, P 2003 INT C COMP NE, P461
   Zivkovic VD, 2002, LECT NOTES COMPUT SC, V2268, P74
   ZOU WY, 1995, IEEE T BROADCAST, V41, P1, DOI 10.1109/11.372015
NR 36
TC 2
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2008
VL 54
IS 8
BP 769
EP 786
DI 10.1016/j.sysarc.2008.01.007
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 346EZ
UT WOS:000259052700004
DA 2024-07-18
ER

PT J
AU Lafond, S
   Lilius, J
AF Lafond, Sebastien
   Lilius, Johan
TI Energy consumption analysis for two embedded Java virtual machines
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 19th International Conference on Architecture of Computing Systems
CY MAR 13-16, 2006
CL Frankfurt, GERMANY
DE energy consumption; embedded Java virtual machine; Java opcode
AB In this paper we present a general framework for estimating the energy consumption of an embedded Java virtual machine (JVM). We have designed a number of experiments to find the constant overhead and establish an energy consumption cost for individual Java opcodes for two JVMs. The results show that there is a basic constant overhead for every Java program, and that a subset of Java opcodes have an almost constant energy cost. We also show that memory access is a crucial energy consumption component. (c) 2006 Elsevier B.V. All rights reserved.
C1 Turku Ctr Comp Sci, Embedded Syst Lab, FIN-20520 Turku, Finland.
   Abo Akad Univ, Dept Comp Sci, FIN-20520 Turku, Finland.
C3 Abo Akademi University
RP Lafond, S (corresponding author), Turku Ctr Comp Sci, Embedded Syst Lab, Lemminkaisenkatu 14A, FIN-20520 Turku, Finland.
EM sebastien.lafond@abo.fi; johan.lilius@abo.fi
RI Lafond, Sébastien/F-1891-2010; Lilius, Johan/P-7269-2019
OI Lafond, Sébastien/0000-0002-5286-5343; Lilius, Johan/0000-0002-9176-2881
CR *ADV RISC MACH LTD, 1995, INTR THUMB TECHN REP
   FAN X, 2001, INT S LOW POW EL DES
   Gebotys CH, 1997, DES AUT CON, P435, DOI 10.1145/266021.266192
   Lafond S, 2006, LECT NOTES COMPUT SC, V3894, P311
   LEE MTC, 1995, INT S SYST SYNTH SEP
   PARAIN F., 2000, Techniques de reduction de la consommation dans les systemes embarques temps-reel
   Roy K, 1997, NATO ADV SCI I E-APP, V337, P433
   SETH A, 2001, INT C COMP ARCH SYNT
   SHIUE WT, 2001, RETARGETABLE COMPILA
   STEINKE S, 2001, PATMOS 01
   TIWARI V, 1994, INT C COMP AID DES S
NR 11
TC 6
Z9 7
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2007
VL 53
IS 5-6
SI SI
BP 328
EP 337
DI 10.1016/j.sysarc.2006.10.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 158LS
UT WOS:000245793600009
DA 2024-07-18
ER

PT J
AU Almeida, F
   González, D
   Moreno, LM
AF Almeida, F
   González, D
   Moreno, LM
TI The master-slave paradigm on heterogeneous systems:: A dynamic
   programming approach for the optimal mapping
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 12th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 11-13, 2004
CL Coruna, SPAIN
DE master-slave; heterogeneous system; optimal mapping; dynamic programming
AB We study the master-slave paradigm over heterogeneous systems. According to an analytical model, we develop a dynamic programming algorithm that allows to solve the optimal mapping for such paradigm. Our proposal considers heterogeneity due both to computation and also to communication. The optimization strategy used allows to obtain the set of processors for an optimal computation. The computational results show that considering heterogeneity also on the communication increases the performance of the parallel algorithm. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ La Laguna, Dipartimento Estadist IO & Computac, San Cristobal la Laguna 38271, Tenerife, Spain.
C3 Universidad de la Laguna
RP Univ La Laguna, Dipartimento Estadist IO & Computac, San Cristobal la Laguna 38271, Tenerife, Spain.
EM falmeida@ull.es; dgonmor@ull.es; lmmoreno@ull.es
RI Almeida, Francisco/L-1746-2014
OI Almeida, Francisco/0000-0002-1279-9636
CR Almeida F, 2003, ELEVENTH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P433, DOI 10.1109/EMPDP.2003.1183621
   [Anonymous], 1994, Introduction to parallel computing: design and analysis of algorithms
   [Anonymous], 1993, 4 ACM SIGPLAN S PRIN
   Banikazemi M, 1999, PROC HETER COMP WORK, P125, DOI 10.1109/HCW.1999.765117
   BEAUMONT O, 2001, RR4156 INRIA
   BROWN MS, 2000, P SOC PHOTO-OPT INS, V1, P204
   CIERNIAK M, 1997, COMPUT J, V40, P236
   DONALDSON V, 1994, J PARALLEL DISTR COM, V21, P316, DOI 10.1006/jpdc.1994.1062
   Drozdowski M, 2000, LECT NOTES COMPUT SC, V1900, P311
   González D, 2000, CONCURRENCY-PRACT EX, V12, P21, DOI 10.1002/(SICI)1096-9128(200001)12:1<21::AID-CPE452>3.0.CO;2-2
   GONZALEZ J, 2003, SCI COMPUT, P191
   Hansen P. B., 1995, STUDIES COMPUTATIONA
   Ibaraki T., 1988, RESOURCE ALLOCATION
   IBARAKI T, ANN OPERATIONAL RES, V11
   JONES G, 1988, PROGRAMMING OCCAM, V2
   PASTOR L, 2001, 2001 IEEE INT C CLUS, P427
   RODA J, 1998, 6 EUR WORKSH PAR DIS, P57
   SCHOPF J, 1997, CLUST COMP C
   TURGAY D, 2002, EUROPAR 2002 LECT NO, V2400, P197
   Xiaodong Zhang, 1995, Proceedings. Seventh IEEE Symposium on Parallel and Distributed Processing (Cat. No.95TB8131), P25, DOI 10.1109/SPDP.1995.530661
   YAN Y, 1997, J PARALLEL DISTRIBUT, V41, P63
NR 21
TC 8
Z9 8
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2006
VL 52
IS 2
BP 105
EP 116
DI 10.1016/j.sysarc.2004.10.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 011IL
UT WOS:000235261700004
DA 2024-07-18
ER

PT J
AU Smyk, A
   Tudruj, M
AF Smyk, A
   Tudruj, M
TI RDMA control support for fine-grain parallel computations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 12th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 11-13, 2004
CL Coruna, SPAIN
DE fine grain parallel application; FFT; MPI; Remote Direct Memory Access
AB The paper concerns parallel computations with communication based on Remote Direct Memory Access (RDMA), which provides for low level un-buffered access to distributed memory of computational nodes. Fine grain computation involves very frequent transmissions of small messages. For their efficient execution with RDMA communication a special memory infrastructure-rotating buffers (RB)-is proposed. Their organization is adjusted to program needs in advance-before program execution. It allows intensive use of all communication resources available in the system based on additional synchronization between involved processes. The proposed method is illustrated by an example of a typical fine-grain problem, which is the discrete Fast Fourier Transform (FFT). "The Transpose Algorithm" of FFT has been implemented with the RDMA rotating buffers and its efficiency is compared with a solution based on standard message passing library MPI. (c) 2005 Elsevier B.V. All rights reserved.
C1 Polish Japanese Int Informat Technol, PL-02008 Warsaw, Poland.
   Polish Acad Sci, Inst Comp Sci, PL-01237 Warsaw, Poland.
C3 Polsko-Japonska Akademia Technik Komputerowych; Polish Academy of
   Sciences; Institute of Computer Science of the Polish Academy of
   Sciences
RP Smyk, A (corresponding author), Polish Japanese Int Informat Technol, 86 Koszykowa St, PL-02008 Warsaw, Poland.
EM asmyk@pjwstk.edu.pl; tudruj@pjwstk.edu.pl
OI Smyk, Adam/0000-0002-9514-7907; Tudruj, Marek/0000-0002-0444-3947; Smyk,
   Adam/0000-0003-4845-7272
CR Banikazemi M, 2001, IEEE T PARALL DISTR, V12, P1081, DOI 10.1109/71.963419
   COHEN A, RDMA OFFERS LOW OVER
   Fujii H, 1997, IPPS PROC, P233, DOI 10.1109/IPPS.1997.580901
   GRMA A, 2003, INTOR PARALLEL COMPU
   *HIT LTD, 1997, 6A20302110E
   LANFEAR T, SR8000 CONCEPT HITAC
   LIU J, 2003, HOT INTERCONNECTS, V10
   LIU J, 2003, P 17 ANN ACM INT C S
   SMYK A, 2001, LNCS, V2326, P241
   Tanabe N, 2002, PAR ELEC 2002: INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, P9
   WILLKINSON B, 1999, PARALLEL PROGRAMMING
NR 11
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2006
VL 52
IS 2
BP 117
EP 128
DI 10.1016/j.sysarc.2005.05.006
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 011IL
UT WOS:000235261700005
DA 2024-07-18
ER

PT J
AU Arató, N
   Mann, ZD
   Orbán, A
AF Arató, N
   Mann, ZD
   Orbán, A
TI Time-constrained scheduling of large pipelined datapaths
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB This paper addresses the most crucial optimization problem of high-level synthesis: scheduling. A formal framework is described that was tailored specifically for the definition and investigation of the time-constrained scheduling problem of pipelined datapaths. Theoretical results are presented on the complexity of the problem. Moreover, two new heuristic algorithms are introduced. The first one is a genetic algorithm, which, unlike previous approaches, searches the space of schedulings directly. The second algorithm realizes a heuristic search using constraint logic programming methods. The performance of the proposed algorithms has been evaluated on a set of benchmarks and compared to previous approaches. (c) 2005 Elsevier B.V. All rights reserved.
C1 Budapest Univ Technol & Econ, Dept Control Engn & Informat Technol, H-1117 Budapest, Hungary.
C3 Budapest University of Technology & Economics
RP Budapest Univ Technol & Econ, Dept Control Engn & Informat Technol, Magyar Tudosok Korutja 2, H-1117 Budapest, Hungary.
EM arato@iit.bme.hu; zoltan.mann@cs.bme.hu; andras.orban@cs.bme.hu
RI Mann, Zoltan/H-4597-2012; Arato, Peter/H-2557-2012
OI Arato, Peter/0000-0003-2627-0511
CR Ahmad I, 2000, COMPUT J, V43, P152, DOI 10.1093/comjnl/43.2.152
   Akturan C, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P112, DOI 10.1109/ICCAD.2001.968606
   [Anonymous], 1980, Algorithmic Graph Theory and Perfect Graphs
   Arató P, 2005, ACM T DES AUTOMAT EL, V10, P136, DOI 10.1145/1044111.1044119
   ARATO P, 2002, P IEEE 6 INT C INT E
   ARATO P, 2003, P IEEE INT S INT SIG
   Arato P., 2001, High Level Synthesis of Pipelined Datapaths
   BOLLOBAS B, 1988, COMBINATORICA, V8, P49, DOI 10.1007/BF02122551
   Bonsma E., 1997, P PRORISC WORKSH CIR
   CHANTRAPORNCHAI C, 1997, P INT C FUZZ SYST
   CHAO LF, 1993, ACM IEEE D, P566
   CHEN F, 1998, P IEEE WORKSH SIGN P
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Davis L., 1991, Handbook of Genetic Algorithms
   DAWS M, PROBABILISTIC COMBIN
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   GAREY MR, 1980, SIAM J ALGEBRA DISCR, V1, P216, DOI 10.1137/0601025
   HAYNAL S, 2000, IEEE INT C COMP DES
   HEIJLIGERS MJM, 1995, P ICEC 95
   ITO K, 1997, AS S PAC DES AUT C A, P447
   IVEST RL, RC6 BLOCK CIPHER
   Kinnebrock W., 1994, OPTIMIERUNG GENETISC
   KOSTER M, 1995, P GRON INF TECHN C S, P123
   KU D, 1991, CSLTR91477
   KU D, 1991, VLSI J, V12, P131
   KUCHCINSKI K, 1998, P 24 EUR C WORKSH DI
   LAI XJ, 1991, LECT NOTES COMPUT SC, V547, P17
   Lakshminarayana G, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P244, DOI 10.1109/ICCAD.1997.643527
   MANN ZA, 2003, P O HUNG JAP S DISCR
   MARKHOF I, 1994, GI ITG WORKSH ANW FO
   MEMIK SO, 2001, P ICCAD 2001
   MEMIK SO, 2002, P IEEE INT S CIRC SY
   Molina MC, 2002, DES AUT CON, P612, DOI 10.1109/DAC.2002.1012698
   ORBA A, IN PRESS PERIODICA P
   PAULIN PG, 1989, IEEE T COMPUTER AIDE, V22
   POIESZ SH, 1999, P PRORISC 10 ANN WOR
   POTKONJAK M, 1998, IEEE T COMPUTER AIDE, V17
   Schrijver A., 1998, THEORY LINEAR INTEGE
   Seo J, 2002, DES AUT CON, P608, DOI 10.1109/DAC.2002.1012697
   *SWED I COMP SCI, 1999, SICS QUINT PROL MAN
   TIMMER AH, 1995, EUR CONF DESIG AUTOM, P42, DOI 10.1109/EDTC.1995.470422
   TONGSIMA S, 1996, 9616 TR U NOTR DAM
   WEHN N, 1990, P TC10 W10 5 WORKSH, P47
NR 43
TC 6
Z9 9
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2005
VL 51
IS 12
BP 665
EP 687
DI 10.1016/j.sysarc.2005.02.001
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 993HG
UT WOS:000233944600001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Józwiak, L
   Slusarczyk, A
AF Józwiak, L
   Slusarczyk, A
TI General decomposition of incompletely specified sequential machines with
   multi-state behavior realization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB This paper is devoted to decomposition of sequential machines, discrete functions and relations. Sequential machine decomposition consists in representation of a given machine as a network of collaborating partial machines that together realize behavior of the given machine. A good understanding of possible decomposition structures and of conditions under which the corresponding structures exist is a prerequisite for any adequate circuit or system synthesis. The paper discusses the theory of general decomposition of incompletely specified sequential machines with multi-state behavior realization. The central point of this theory is a constructive theorem on the existence of the general decomposition structures and conditions under which the corresponding structures exist. The theory of general decomposition presented in this paper is the most general known theory of the binary, multi-valued and symbolic sequential and combinational discrete network structures. The correct circuit generator defined by the general decomposition theorem covers all other known structural models of sequential and combinational circuits as its special cases. Using this theory, in recent years we developed a number of effective and efficient methods and EDA tools for sequential and combinational circuit synthesis that consistently construct much better circuits than other academic and commercial state-of-the-art synthesis tools. This demonstrates the practical soundness of our theory. This theory can be applied to any sort of binary, multi-valued and symbolic systems expressed as networks of relations, functions or sequential machines, and can be very useful in such fields as circuit and architecture synthesis of VLSI systems, knowledge engineering, machine learning, neural network training, pattern analysis, etc. (C) 2003 Elsevier B.V. All rights reserved.
C1 Eindhoven Univ Technol, Fac Elect Engn, NL-5600 MB Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Eindhoven Univ Technol, Fac Elect Engn, POB 513,EH 9-08, NL-5600 MB Eindhoven, Netherlands.
EM l.jozwiak@tue.nl
CR [Anonymous], 1997, ROUGH SETS DATA MINI, DOI DOI 10.1007/978-1-4613-1461-5
   Ashar P., 1992, Sequential logic synthesis
   ASHENHURST RL, 1959, P INT S THEOR SWITCH, P74
   Bertacco V, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P78, DOI 10.1109/ICCAD.1997.643371
   BRZOZOWSKI JA, 1997, CS9701 U WAT
   Burns M, 1998, EUROMICRO CONF PROC, P16, DOI 10.1109/EURMIC.1998.711768
   BURNS M, 1998, P 3 INT WORKSH BOOL, P19
   Chang SC, 1996, IEEE T COMPUT AID D, V15, P1226, DOI 10.1109/43.541442
   CHANG SC, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P159, DOI 10.1109/ICCD.1992.276240
   Chojnacki A, 2000, INT SYM MVL, P83, DOI 10.1109/ISMVL.2000.848604
   CURTIS HA, 1961, J ACM, V8, P484, DOI 10.1145/321088.321091
   ECKL K, 1997, P INT WORKSH LOG SYN
   FILES G, 1998, P ISMVL 98 FUK JAP, P173
   Fujita M., 2002, LOGIC SYNTHESIS VERI
   HARTMANIS J, 1962, INFORM CONTROL, V5, P25, DOI 10.1016/S0019-9958(62)90193-6
   Hartmanis J., 1966, ALGEBRAIC STRUCTURE
   HARTMANIS J, 1960, INFORM CONTR, V5, P154
   Józwiak L, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P148, DOI 10.1109/DSD.2003.1231917
   Józwiak L, 2003, J SYST ARCHITECT, V49, P227, DOI 10.1016/S1383-7621(03)00070-5
   JOZWIAK L, 1991, MICROPROC MICROPROG, V32, P657, DOI 10.1016/0165-6074(91)90417-R
   Jozwiak L, 1997, EUROMICRO CONF PROC, P13, DOI 10.1109/EURMIC.1997.617209
   Jozwiak L, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P30, DOI 10.1109/DSD.2001.952114
   Józwiak L, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P46, DOI 10.1109/DSD.2001.952116
   Józwiak L, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P383, DOI 10.1109/DATE.2001.915053
   Jozwiak L., 1992, Proceedings. The European Conference on Design Automation (Cat. No.92TH0414-3), P114, DOI 10.1109/EDAC.1992.205905
   JOZWIAK L, 1990, MICROPROC MICROPROG, V30, P305, DOI 10.1016/0165-6074(90)90259-C
   Jozwiak L, 1995, VLSI DES, V3, P225, DOI 10.1155/1995/16259
   Józwiak L, 2000, EUROMICRO CONF PROC, P50, DOI 10.1109/EURMIC.2000.874615
   JOZWIAK L, 1996, P INT WORKSH LOG ARC, P30
   JOZWIAK L, 1989, P CAN C EL COMP ENG
   JOZWIAK L, 1998, P IEEE INT S MULT VA
   JOZWIAK L, 2003, SPECIAL ISSUE J SYST, V49, P247
   JOZWIAK L, 1993, P APCHDLSA 93 AS PAC
   JOZWIAK L, 1998, P INT C COMP INT MUL
   Lai YT, 1996, IEEE T COMPUT AID D, V15, P977, DOI 10.1109/43.511577
   LAI YT, 1993, ACM IEEE D, P642
   Legl C, 1998, IEEE T VLSI SYST, V6, P354, DOI 10.1109/92.711307
   Luba T, 1995, VLSI DES, V3, P289, DOI 10.1155/1995/67208
   LUBA T, 1993, INTELLIGENT DECISION
   LUBA T, 1995, P IEEE ISMVL 95 BLOO
   LUBA T, 1990, P IFIP WORK C LOG AR, P77
   MALVI R, 1998, P 3 INT WORKSH BOOL
   Minato S, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P111, DOI 10.1109/ICCAD.1998.742859
   Mohring R. H., 1985, Annals of Operations Research, V4, P195, DOI 10.1007/BF02022041
   MURGAI R, 1994, ACM IEEE D, P408
   MURGAI R, 1991, P INT C COMPUTER AID, P572
   Perkowski M, 1997, INT SYM MVL, P13, DOI 10.1109/ISMVL.1997.601367
   POVAROV GH, 1954, LECT USSR ACAD SCI, V95, P801
   Rawski M, 2001, J SYST ARCHITECT, V47, P137, DOI 10.1016/S1383-7621(00)00062-X
   Rawski M, 1997, EUROMICRO CONF PROC, P24, DOI 10.1109/EURMIC.1997.617211
   RAWSKI M, 1999, P 25 EUROMICRO C MIL
   Ross T., 1991, PATTERN THEORY ENG P
   ROTH JP, 1962, IBM J RES DEV    APR
   SASAO T, 1993, LOGIC SYNTHESIS VLSI
   Sawada H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P353, DOI 10.1109/ICCAD.1995.480140
   SAWADA H, 1997, IEICE T INF SYST, V10, P1017
   SELVARRAJ H, 2001, P SPEC SESS MOD DIG, P302
   SHANNON CE, 1949, BELL SYST TECH J, V28, P59, DOI 10.1002/j.1538-7305.1949.tb03624.x
   SHEN WZ, 1995, P 32 ACM IEEE DES AU
   SHOLL C, 1995, P AS S PAC DES AUT C, P279
   STANION T, 1995, DES AUT CON, P60
   VENKATESAN M, 2001, P INT C COMP INT MUL, P302
   Volf F, 1995, VLSI DES, V3, P267, DOI 10.1155/1995/19823
   VOLF F, 1995, P 8 IEEE INT ASIC C
   WURTH B, 1999, ACM T DESIGN AUTOM E, V4
   Yamashita S, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P59, DOI 10.1109/ASPDAC.1998.669399
   Yang CG, 2002, IEEE T COMPUT AID D, V21, P866, DOI 10.1109/TCAD.2002.1013899
NR 67
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2004
VL 50
IS 8
BP 445
EP 492
DI 10.1016/j.sysarc.2003.11.002
PG 48
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 840AY
UT WOS:000222830600001
DA 2024-07-18
ER

PT J
AU Cheresiz, D
   Juurlink, B
   Vassiliadis, S
   Wijshoff, HAG
AF Cheresiz, D
   Juurlink, B
   Vassiliadis, S
   Wijshoff, HAG
TI Implementation of a streaming execution unit
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE multimedia applications; instruction set extension; pipelining
AB The Complex Streamed Instruction (CSI) set is an instruction set extension targeted at multimedia applications. CSI instructions process two-dimensional data streams stored in memory and the streams can be of any length. Sectioning (the process of splitting up arbitrary-length streams into fixed-size sections that fit in a vector register), data alignment, and conversion between different packed data types are all performed in hardware. It has been shown previously that CSI provides significant speedups compared to current media ISA extensions such as MMX and VIS. This paper presents a detailed design of a unit that can execute CSI instructions under the assumption that it is interfaced with the first-level data cache. In particular, it is shown that the complex, two-dimensional, address-generation calculations can be performed in a pipelined fashion and implemented using a three-stage pipeline with acceptable delay and hardware cost. (C) 2003 Elsevier B.V. All rights reserved.
C1 Delft Univ Technol, Comp Engn Lab, NL-2628 CD Delft, Netherlands.
   Leiden Univ, Leiden Inst Adv Comp Sci, NL-2333 CA Leiden, Netherlands.
C3 Delft University of Technology; Leiden University; Leiden University -
   Excl LUMC
RP Cheresiz, D (corresponding author), Delft Univ Technol, Comp Engn Lab, Mekelweg 4, NL-2628 CD Delft, Netherlands.
CR Bik AJC, 2002, INT J PARALLEL PROG, V30, P65, DOI 10.1023/A:1014230429447
   CHERESIZ D, 2002, P INT C PAR DISTR CO
   CHERESIZ D, 2002, P EUR PAR 02
   Hakkennes E, 2001, J VLSI SIG PROC SYST, V28, P221, DOI 10.1023/A:1011117608815
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   JUURLINK B, 2001, P INT C PAR ARCH COM
   PALACHARLA S, 1997, P INT S COMP ARCH
   Peleg A, 1997, COMMUN ACM, V40, P24, DOI 10.1145/242857.242865
   RANGANTHAN P, 1999, P INT S COMP ARCH
   Slingerland N, 2002, IEEE T COMPUT, V51, P1317, DOI 10.1109/TC.2002.1047756
   SLINGERLAND N, 2001, P 15 INT C SUP
   TCHERESSIZ D, 2001, P EUR PAR 01
   THAKKAR S, 1999, INTEL TECHNOLOGY MAY
   VASSILIADIS S, 2000, P EUROMICRO 26
NR 14
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 599
EP 617
DI 10.1016/j.sysarc.2003.06.003
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000009
DA 2024-07-18
ER

PT J
AU Skliarova, I
   Ferrari, AB
AF Skliarova, I
   Ferrari, AB
TI The design and implementation of a reconfigurable processor for problems
   of combinatorial computation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Euromicro Symposium on Digital Systems Design (DSD 2001)
CY SEP 04-06, 2001
CL WARSAW, POLAND
SP Euromicor
DE reconfigurable combinatorial processor; hardware template; combinatorial
   problems
ID HARDWARE
AB The paper analyses different techniques that might be employed in order to solve various problems of combinatorial optimization and argues that the best results can be achieved by the use of software running on a general-purpose computer together with an FPGA-based reconfigurable co-processor. It suggests an architecture for a combinatorial co-processor that is based on hardware templates and consists of reconfigurable functional and control units. Finally the paper demonstrates how the co-processor can be applied to two practical applications formulated over discrete matrices, the Boolean satisfiability and covering problems. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Aveiro, Dept Elect & Telecommun, IEETA, P-3810193 Aveiro, Portugal.
C3 Universidade de Aveiro; Universidade de Lisboa
RP Univ Aveiro, Dept Elect & Telecommun, IEETA, P-3810193 Aveiro, Portugal.
EM iouliia@det.ua.pt; fer-rari@ieeta.pt
OI Skliarova, Iouliia/0000-0002-6684-9416; Almeida,
   Antonio/0000-0002-0547-8690
CR Abramovici M, 2000, J AUTOM REASONING, V24, P5, DOI 10.1023/A:1006310219368
   ABRAMSON D, 1998, P 4 INT S HIGH PERF
   [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
   ATHANAS PM, 1993, COMPUTER, V26, P11, DOI 10.1109/2.204677
   Baranov S., 1994, Logic Synthesis for Control Automata," in
   BELL DA, 1996, SPLASH 2 FPGAS CUSTO
   Cormen T.H., 1997, Introduction to Algorithms
   DANDALIS A, 1999, REC ARCH WORKSH RAW
   Dick C, 1998, MICROPROCESS MICROSY, V22, P135, DOI 10.1016/S0141-9331(98)00073-8
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Graham Paul., 1995, Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications, FPL'95, page, P352
   Haenni JO, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P288, DOI 10.1109/FPGA.1998.707920
   Hauck S, 1998, P IEEE, V86, P615, DOI 10.1109/5.663540
   Iseli C., 1993, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.93TH0535-5), P17, DOI 10.1109/FPGA.1993.279483
   Jun Gu, 1997, Satisfiability Problem: Theory and Applications. DIMACS Workshop, P19
   Kolinummi P, 2000, MICROPROCESS MICROSY, V24, P23, DOI 10.1016/S0141-9331(99)00075-7
   Kreher D.L., 1999, CRC DISCR MATH APPL
   Marques-Silva JP, 1999, IEEE T COMPUT, V48, P506, DOI 10.1109/12.769433
   Michalewicz Z., 2000, How to Solve It: Modern Heuristics
   Moskewicz MW, 2001, DES AUT CON, P530, DOI 10.1109/DAC.2001.935565
   Perkowski M, 2002, IEEE MICRO, V22, P52, DOI 10.1109/MM.2002.1013304
   PLATZNER M, 1998, P INT WORKSH FIELD P, P69
   PLESSL C, 2001, P 1 INT C ENG REC SY, P85
   Sanchez E, 1999, IEEE T COMPUT, V48, P556, DOI 10.1109/12.773792
   Shand M., 1993, Proceedings. 11th Symposium on Computer Arithmetic (Cat. No.93CH3324-1), P252, DOI 10.1109/ARITH.1993.378085
   Skliarova I, 2000, 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P347, DOI 10.1109/SBCCI.2000.876053
   SKLIAROVA I, 2001, ELECT TELECOMUNICACO, V3, P202
   Skliarova I., 2002, P IEEE DES DIAGN EL, P270
   SKLIAROVA I, 2000, P 4 PORT C AUT CONTR, P552
   SKLIAROVA I, 2001, P 4 INT WORKSH IEEE, P179
   Skliarova L, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P1094, DOI 10.1109/DATE.2002.998450
   Sklyarov V., 2000, Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science Vol.1896), P718
   Vuillemin JE, 1996, IEEE T VLSI SYST, V4, P56, DOI 10.1109/92.486081
   Xilinx, 2000, PROGR LOG DAT BOOK
   ZAKREVSKI AD, 1981, LOGICAL SYNTHESIS CA
   ZHONG P, 1999, THESIS PRINCETON U
   Zhong PX, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P186, DOI 10.1109/FPGA.1998.707896
   [No title captured]
   [No title captured]
NR 39
TC 9
Z9 10
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 211
EP 226
DI 10.1016/S1383-7621(03)00067-5
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 738MH
UT WOS:000186292100007
DA 2024-07-18
ER

PT J
AU Gutiérrez, E
   Plata, O
   Zapata, EL
AF Gutiérrez, E
   Plata, O
   Zapata, EL
TI Optimization techniques for parallel irregular reductions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE irregular reductions; ccNUMA shared memory multiprocessors; data
   locality; privatization; partitioning; load balance
AB Different parallelization techniques have been proposed in the literature for irregular reductions in the context of shared memory multiprocessors. They may be classified into two broad families: those based on privatization of the reduction arrays and those based on the partitioning of the reduction arrays. Methods in the first family are simple but no data locality is exploited and their memory scalability is low. On the other hand, methods in the second family are more complex as they require an inspection phase but they exploit data locality and scale up better in memory. Focusing on partitioning-based methods, although they exhibit a good performance in a wide variety of irregular codes, some specific input data patterns may exist for which the performance is lowered. In particular these kind of access patterns may reduce the exploited parallelism by the method or introduce workload unbalances. In order to mitigate these negative effects, we propose three optimizations for a specific partitioning-based method (DWA-LIP). These optimizations try to increase the exploited parallelism, balance the workload and reduce the effect of high contention degree regions in the reduction arrays. Efficient implementations of the proposed optimizations for the DWA-LIP method have been tested experimentally, and compared with other methods for parallelizing irregular reductions. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Malaga, Dept Comp Architecture, E-29080 Malaga, Spain.
C3 Universidad de Malaga
EM eladio@ac.uma.es; oscar@ac.uma.es; ezapata@ac.uma.es
RI Plata, Oscar/M-3355-2014; Gutierrez Carrasco, Eladio Damian/F-8730-2016
OI Plata, Oscar/0000-0003-2233-0011; Gutierrez Carrasco, Eladio
   Damian/0000-0001-9748-9161
CR Ding C, 1999, ACM SIGPLAN NOTICES, V34, P229, DOI 10.1145/301631.301670
   FOSTER I, 1994, CRPCTR94492 RIC U
   GUTIERREZ E, 2000, P 14 ACM INT C SUP I, P78
   GUTIERREZ E, 1999, P 5 INT EUR PAR C EU, P422
   HAN H, 1998, P 11 WORKSH LANG COM
   HAN H, 2001, P 15 IEEE INT PAR DI
   HAN H, 2000, P 13 WORKSH LANG COM
   LIN Y, 1998, P 4 WORKSH LANG COMP
   MORALES JJ, 1992, COMPUT PHYS COMMUN, V71, P71, DOI 10.1016/0010-4655(92)90073-8
   MUKHERJEE N, 1999, P 13 ACM INT C SUP I, P278
   YU H, 2000, P 14 ACM INT C SUP I, P66
NR 11
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2003
VL 49
IS 3
BP 63
EP 74
DI 10.1016/S1383-7621(03)00057-2
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734VT
UT WOS:000186079200002
DA 2024-07-18
ER

PT J
AU Fahmy, HMA
   ElHefnawy, ABA
AF Fahmy, HMA
   ElHefnawy, ABA
TI Methods for distributed unicast in hypercubes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE distributed routing; fault tolerance; hypercube; interconnection
   network; off-line routing; unicast
ID FAULT-TOLERANCE
AB Unicast algorithms in off-line routing have been used for one-to-one communication between a source node and a destination node in an n-dimensional hypercube, denoted as H-n A node is called k-safe, where 0 less than or equal to k less than or equal to n, if it has at least k healthy neighbors, and H-n is called k-safe if every node in it is k-safe. A k-safe H-n is connected if the number of faulty nodes, \F\, does not exceed 2(k)(n - k) - 1. In this paper, we propose two methods for distributed routing. The first method has been presented in [Proc. 7th Int. IEEE Conf. Electron., Circ. Syst., Jounieh, Lebanon, December, 2000, p. 194]. The second method that has not been addressed before, can be used for off-line routing. In the case of off-line routing we avoid the cost of collecting global information about the faulty nodes, and the cost of getting information about H-n, whether it is k-safe or not. The minimum requirements of the proposed methods is to have the path between the source and the destination connected. Hence, they may work when Hn is disconnected, which is an important advantage. The time cost of the first method may be 0(mn 4), and the expected length of the routing path between source and destination may be O(mn(5)), where 1 less than or equal to m less than or equal to n. The time cost of the second method may be O(e(n/2)), the space cost may be O(en(n/2)), and the expected length of the routing path between source and destination may be d(s, t). (C) 2002 Elsevier Science B.V. All rights reserved.
C1 Ain Shams Univ, Fac Engn, Dept Comp Engn & Syst, Cairo 11381, Egypt.
C3 Egyptian Knowledge Bank (EKB); Ain Shams University
RP Fahmy, HMA (corresponding author), Ain Shams Univ, Fac Engn, Dept Comp Engn & Syst, Abdou Pacha Sq, Cairo 11381, Egypt.
RI Fahmy, Heba M/B-4462-2014
OI Fahmy, Heba M/0000-0001-8689-1198
CR Chen M.-S., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P152, DOI 10.1109/71.80143
   ESFAHANIAN AH, 1989, IEEE T COMPUT, V38, P1586, DOI 10.1109/12.42131
   FAHMY HMA, 2000, P 7 INT IEEE C EL CI, P194
   Gu QP, 1996, COMPUT J, V39, P626, DOI 10.1093/comjnl/39.7.626
   Gu QP, 1999, IEEE T PARALL DISTR, V10, P964, DOI 10.1109/71.808128
   JOHNSONBAUGH R, 1993, DISCRETE MATH, P304
   LATIFI S, 1994, IEEE T COMPUT, V43, P218, DOI 10.1109/12.262126
   LUGER GF, 1998, ARTIF INTELL, P123
   Wu J, 1998, IEEE T COMPUT, V47, P888, DOI 10.1109/12.707589
NR 9
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2003
VL 48
IS 6-7
BP 193
EP 198
DI 10.1016/S1383-7621(02)00136-4
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 650EU
UT WOS:000181250500002
DA 2024-07-18
ER

PT J
AU Xu, YL
   Jin, CH
   Qin, WY
   Zhao, J
   Chen, GH
   Zeng, FG
AF Xu, Yongliang
   Jin, Chunhua
   Qin, Wenyu
   Zhao, Jie
   Chen, Guanhua
   Zeng, Fugeng
TI BDACD: Blockchain-based decentralized auditing supporting ciphertext
   deduplication
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Decentralized auditing; Ciphertext deduplication; T-Merkle
   hash tree; Fair arbitration
ID INTEGRITY; SCHEME
AB Public auditing enables data owners to entrust a third-party auditor (TPA) to perform auditing tasks periodically. To resist malicious TPAs, a plethora of blockchain-based public auditing mechanisms have been proposed. However, existing schemes cannot effectively mitigate single point of failure and collusion between TPAs and miners. These schemes are burdened by significant wastage of storage resources due to the presence of redundant data. In this paper, we propose a blockchain-based decentralized auditing scheme supporting ciphertext deduplication (BDACD). BDACD leverages a decentralized blockchain, which takes over the role traditionally played by a centralized TPA. A decentralized autonomous organization is incorporated to enhance resistance against collusion attacks. By integrating advanced ciphertext deduplication techniques, BDACD effectively mitigates storage overhead. Furthermore, we introduce a novel concept, T-Merkle hash tree, along with a corresponding search algorithm. This innovation significantly enhances blockchain storage utilization and enables efficient half-interval searches within a block. To ensure accountability and fairness, a smart contract is employed to establish an arbitration mechanism. This mechanism serves a dual purpose: penalizing any malevolent actions by cloud servers and providing adequate compensation to data owners whose data integrity has been compromised. Detailed security analysis and performance evaluation demonstrate BDACD has desirable security and efficiency.
C1 [Xu, Yongliang; Jin, Chunhua; Qin, Wenyu; Chen, Guanhua] Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233002, Jiangsu, Peoples R China.
   [Xu, Yongliang] Fuzhou Univ, Sch Math & Stat, Fuzhou 350108, Fujian, Peoples R China.
   [Zhao, Jie] Harbin Inst Technol, Sch Comp Sci & Technol, Shenzhen 518055, Guangdong, Peoples R China.
   [Zeng, Fugeng] Guizhou Minzu Univ, Sch Data Sci & Informat Engn, Guiyang 550025, Guizhou, Peoples R China.
C3 Huaiyin Institute of Technology; Fuzhou University; Harbin Institute of
   Technology; Guizhou Minzu University
RP Jin, CH (corresponding author), Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233002, Jiangsu, Peoples R China.
EM xajch0206@163.com
RI Xu, Yongliang/HHC-5538-2022
OI Xu, Yongliang/0000-0001-7571-5498
FU Postgraduate Research & Practice Innovation Program of Jiangsu Province,
   China [SJCX22_1677]; Guizhou Provincial Science and Technology Projects,
   China; Shenzhen Science and Technology Program, China
   [JCYJ20210324132406016, Qiankehe foundation ZK [2021] YIBAN317]; 
   [GXWD20220817124827001]
FX The authors would like to thank the anonymous referees sincerely for
   their very valuable comments. This work was supported by Postgraduate
   Research & Practice Innovation Program of Jiangsu Province, China (No.
   SJCX22_1677) , Guizhou Provincial Science and Technology Projects, China
   (No. Qiankehe foundation ZK [2021] YIBAN317) , and Shenzhen Science and
   Technology Program, China (No. GXWD20220817124827001 and
   JCYJ20210324132406016) .
CR Ali S., 2016, SECURE SYSTEM DESIGN, P163, DOI DOI 10.1007/978-3-319-14971-4_5
   Anastasova M, 2021, IEEE T CIRCUITS-I, V68, P4129, DOI 10.1109/TCSI.2021.3096916
   [Anonymous], 2001, Advances in Cryptology-ASIACRYPT 2001 (Lecture Notes in Computer Science, DOI [DOI 10.1007/3-540-45682-1_30, DOI 10.1007/3-540-45682-130]
   Armbrust M, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1721654.1721672
   Armknecht F, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P831, DOI 10.1145/2660267.2660310
   Aronovich L., 2009, P SYSTOR 2009 ISRAEL, P1
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Bayat-Sarmadi S, 2014, IEEE T CIRCUITS-II, V61, P125, DOI 10.1109/TCSII.2013.2291075
   Bellare M, 2013, 22 USENIX SEC S USEN, P179
   Bellare M, 2013, LECT NOTES COMPUT SC, V7881, P296, DOI 10.1007/978-3-642-38348-9_18
   Berzati A., 2023, A practical template attack on CRYSTALS-Dilithium
   Bisheh-Niasar M, 2021, IEEE T VLSI SYST, V29, P1297, DOI 10.1109/TVLSI.2021.3077885
   Blasco J, 2014, IEEE CONF COMM NETW, P481, DOI 10.1109/CNS.2014.6997518
   Canto AC, 2023, Arxiv, DOI [arXiv:2305.13544, 10.48550/ARXIV.2305.13544]
   Deswarte Y., 2004, IFIP Adv. Inf. Commun. Technol., V140
   Douceur JR, 2002, INT CON DISTR COMP S, P617, DOI 10.1109/ICDCS.2002.1022312
   Douceur JR, 2002, LECT NOTES COMPUT SC, V2429, P251, DOI 10.1007/3-540-45748-8_24
   Duan HY, 2023, IEEE T DEPEND SECURE, V20, P708, DOI 10.1109/TDSC.2022.3142611
   Dubrova E, 2023, PROCEEDINGS OF THE 10TH ACM ASIA PUBLIC-KEY CRYPTOGRAPHY WORKSHOP, APKC 2023, P10, DOI 10.1145/3591866.3593072
   Gazzoni Decio Luiz., 2006, Demonstrating data possession and uncheatable data transfer
   Guo ZH, 2022, IEEE T IND INFORM, V18, P9239, DOI 10.1109/TII.2022.3182766
   Guo ZR, 2023, J SYST ARCHITECT, V141, DOI 10.1016/j.sysarc.2023.102913
   Halevi S, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P491, DOI 10.1145/2046707.2046765
   He K, 2020, LECT NOTES COMPUT SC, V12454, P65, DOI 10.1007/978-3-030-60248-2_5
   Jalali A, 2019, IEEE T DEPEND SECURE, V16, P902, DOI 10.1109/TDSC.2017.2723891
   Jiang CS, 2023, IEEE T CLOUD COMPUT, V11, P3168, DOI 10.1109/TCC.2023.3266459
   Jiang SR, 2020, IEEE T SERV COMPUT, V13, P1152, DOI 10.1109/TSC.2017.2771280
   Jiang T, 2023, IEEE T DEPEND SECURE, V20, P2466, DOI 10.1109/TDSC.2022.3185313
   Juels A, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P584
   Kan G, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102332
   Kaur J, 2023, Arxiv, DOI arXiv:2304.06222
   Kermani MM, 2019, IEEE T RELIAB, V68, P1347, DOI 10.1109/TR.2018.2882484
   Koziel B, 2015, LECT NOTES COMPUT SC, V9462, P347, DOI 10.1007/978-3-319-26617-6_19
   Li SS, 2023, IEEE T SERV COMPUT, V16, P134, DOI 10.1109/TSC.2022.3144430
   Li YN, 2019, IEEE T DEPEND SECURE, V16, P72, DOI 10.1109/TDSC.2017.2662216
   Lin YJ, 2023, IEEE T COMMUN, V71, P5992, DOI 10.1109/TCOMM.2023.3288591
   Liu L, 2021, IEEE T CLOUD COMPUT, V9, P670, DOI 10.1109/TCC.2018.2869333
   Liu Q, 2023, J SYST ARCHITECT, V140, DOI 10.1016/j.sysarc.2023.102898
   Mehta P, 2020, COMPUT COMMUN, V151, P518, DOI 10.1016/j.comcom.2020.01.023
   Mell P, 2010, COMMUN ACM, V53, P50
   Miao MX, 2021, INT J INTELL SYST, V36, P2753, DOI 10.1002/int.22400
   Ming Y, 2022, IEEE INTERNET THINGS, V9, P15639, DOI 10.1109/JIOT.2022.3150042
   Mozaffari-Kermani Mehran, 2011, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, P80, DOI 10.1109/FDTC.2011.11
   Mozaffari-Kermani M, 2009, J ELECTRON TEST, V25, P225, DOI 10.1007/s10836-009-5108-4
   Nakamoto S., 2008, DECENT BUS REV, V21260, DOI https://bitcoin.org/bitcoin.pdf
   Pierrot C, 2018, CRYPTOGR COMMUN, V10, P211, DOI 10.1007/s12095-017-0264-3
   Rao L, 2020, IEEE T SERV COMPUT, V13, P451, DOI 10.1109/TSC.2017.2708116
   Sarker A, 2021, IEEE T RELIAB, V70, P362, DOI 10.1109/TR.2020.2991671
   Shacham H, 2008, LECT NOTES COMPUT SC, V5350, P90, DOI 10.1007/978-3-540-89255-7_7
   Shen WT, 2021, IEEE T CLOUD COMPUT, V9, P1408, DOI 10.1109/TCC.2019.2921553
   Shu JG, 2022, IEEE T CLOUD COMPUT, V10, P2366, DOI 10.1109/TCC.2021.3051622
   Subramanian S, 2017, IEEE T COMPUT AID D, V36, P1750, DOI 10.1109/TCAD.2017.2661811
   Wang F, 2018, IEEE T COMPUT SOC SY, V5, P854, DOI 10.1109/TCSS.2018.2858805
   Wang HY, 2019, IEEE ACCESS, V7, P164996, DOI 10.1109/ACCESS.2019.2952635
   Wu YR, 2023, IEEE T IND INFORM, V19, P2089, DOI 10.1109/TII.2022.3194590
   Xiong JB, 2020, CONCURR COMP-PRACT E, V32, DOI 10.1002/cpe.4252
   Xu YL, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102558
   Xue JT, 2023, J SYST ARCHITECT, V138, DOI 10.1016/j.sysarc.2023.102856
   Xue JT, 2019, SCI CHINA INFORM SCI, V62, DOI 10.1007/s11432-018-9462-0
   Yang AJ, 2021, IEEE T CLOUD COMPUT, V9, P212, DOI 10.1109/TCC.2018.2851256
   Yang X, 2022, IEEE T DEPEND SECURE, V19, P591, DOI 10.1109/TDSC.2020.2987793
   Yu XX, 2023, IEEE T DEPEND SECURE, V20, P680, DOI 10.1109/TDSC.2022.3141521
   Yuan HR, 2020, INFORM SCIENCES, V541, P409, DOI 10.1016/j.ins.2020.07.005
   Yue DD, 2018, INT C PAR DISTRIB SY, P561, DOI [10.1109/ICPADS.2018.00079, 10.1109/PADSW.2018.8644863]
   Zhang C, 2022, IEEE T CLOUD COMPUT, V10, P2252, DOI 10.1109/TCC.2021.3057771
   Zhang XJ, 2021, IEEE T CLOUD COMPUT, V9, P1362, DOI 10.1109/TCC.2019.2927219
   Zhang Y., 2022, IEEE Trans. Cloud Comput., P1
   Zhang Y, 2021, IEEE T CLOUD COMPUT, V9, P923, DOI 10.1109/TCC.2019.2908400
   Zhang Y, 2015, IEEE T COMPUT SOC SY, V2, P159, DOI 10.1109/TCSS.2016.2517205
   Zhang YY, 2022, IEEE T IND INFORM, V18, P2849, DOI 10.1109/TII.2021.3099210
   Zhao J, 2023, J SYST ARCHITECT, V138, DOI 10.1016/j.sysarc.2023.102860
   Zhou L, 2022, IEEE T DEPEND SECURE, V19, P1118, DOI 10.1109/TDSC.2020.3013927
NR 72
TC 1
Z9 1
U1 12
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 147
AR 103053
DI 10.1016/j.sysarc.2023.103053
EA DEC 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FF4F8
UT WOS:001144328200001
DA 2024-07-18
ER

PT J
AU Li, P
   Zhou, DH
   Ma, HB
   Lai, JZ
AF Li, Peng
   Zhou, Dehua
   Ma, Haobin
   Lai, Junzuo
TI Flexible and secure access control for EHR sharing based on blockchain
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Electronic health record; Security and privacy; Attribute-based
   encryption; Blockchain; Smart contract
ID ATTRIBUTE-BASED ENCRYPTION; CONTROL SCHEME; INTERNET; HIDDEN;
   DECRYPTION; EFFICIENT
AB With the rapid development of the healthcare industry, many Electronic Health Records (EHRs) have emerged in different healthcare centers. However, lots of personal medical data are stored directly in plaintext at a single healthcare center, which makes it suffer from the single point of failure and brings many security and privacy issues such as privacy information leakage or tampering. The combination of blockchain and attributed-based cryptography can effectively solve the above problems. Therefore, in order to enable flexible fine-grained access control and efficient data retrieval while achieving privacy protection, we employ the ciphertext-policy attributed-based encryption (CP-ABE) and ciphertext-policy attribute-based searchable encryption (CP-ABSE) to propose a hidden policy attribute-based access control scheme. In addition, we combine consortium blockchain and smart contract to provide secure and reliable search and outsourcing decryption. Finally, through the security analysis and experimental results, we demonstrate that our scheme is secure and efficient.
C1 [Li, Peng; Zhou, Dehua; Ma, Haobin; Lai, Junzuo] Jinan Univ, Coll Informat Sci & Technol, Guangzhou 510632, Peoples R China.
   [Li, Peng; Zhou, Dehua; Ma, Haobin] China Southern Power Grid, Elect Power Res Inst, Guangdong Prov Key Lab Power Syst Network Secur, Guangzhou 510080, Peoples R China.
C3 Jinan University; China Southern Power Grid
RP Zhou, DH (corresponding author), Jinan Univ, Coll Informat Sci & Technol, Guangzhou 510632, Peoples R China.
EM penglijnu@gmail.com; tzhoudh@jnu.edu.cn; ponyhb159@stu2020.jnu.edu.cn;
   laijunzuo@gmail.com
OI Zhou, Dehua/0000-0003-4256-4528
FU Guangdong Provincial Key Laboratory of Power System Network Security
   [GPKLPSNS-2022-KF-05]
FX The authors would sincerely thank the anonymous reviewers for their
   valuable comments, and the editors for their hard work on this
   paper.This work was supported by the Guangdong Provincial Key Laboratory
   of Power System Network Security (GPKLPSNS-2022-KF-05).
CR Agrawal S, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P665, DOI 10.1145/3133956.3134014
   Agrawal S, 2022, LECT NOTES COMPUT SC, V13507, P590, DOI 10.1007/978-3-031-15802-5_21
   Akinyele JA, 2013, J CRYPTOGR ENG, V3, P111, DOI 10.1007/s13389-013-0057-3
   Androulaki E, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190538
   Azaria A, 2016, PROCEEDINGS 2016 2ND INTERNATIONAL CONFERENCE ON OPEN AND BIG DATA - OBD 2016, P25, DOI 10.1109/OBD.2016.11
   Beimel A., 1996, Tech. Rep.
   Belguith S, 2018, COMPUT NETW, V133, P141, DOI 10.1016/j.comnet.2018.01.036
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Cui H., 2023, IEEE Internet of Things Journal
   Cui H, 2020, IEEE T INF FOREN SEC, V15, P3227, DOI 10.1109/TIFS.2020.2973864
   Cui H, 2016, LECT NOTES COMPUT SC, V10005, P19, DOI 10.1007/978-3-319-47422-9_2
   Deng WW, 2022, MULTIMED TOOLS APPL, V81, P30069, DOI 10.1007/s11042-022-12805-3
   Dong C., 2013, P 2013 ACM SIGSAC C, P789
   Ge CP, 2024, IEEE T DEPEND SECURE, V21, P937, DOI 10.1109/TDSC.2023.3265932
   Ge CP, 2022, IEEE T DEPEND SECURE, V19, P2864, DOI 10.1109/TDSC.2021.3065999
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Green Matthew., 2011, USENIX SECURITY S, V2011
   Han Q, 2018, FUTURE GENER COMP SY, V83, P269, DOI 10.1016/j.future.2018.01.019
   Hao JL, 2019, COMPUT NETW, V153, P1, DOI 10.1016/j.comnet.2019.02.008
   Hohenberger Susan, 2023, Advances in Cryptology - EUROCRYPT 2023: 42nd Annual International Conference on the Theory and Applications of Cryptographic Techniques, Proceedings. Lecture Notes in Computer Science (14006), P511, DOI 10.1007/978-3-031-30620-4_17
   Hohenberger S, 2014, LECT NOTES COMPUT SC, V8383, P293, DOI 10.1007/978-3-642-54631-0_17
   Hur J, 2013, IEEE T PARALL DISTR, V24, P2171, DOI 10.1109/TPDS.2012.61
   Kate A, 2007, LECT NOTES COMPUT SC, V4776, P95
   Lai JZ, 2012, 7TH ACM SYMPOSIUM ON INFORMATION, COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS 2012)
   Lai JZ, 2013, IEEE T INF FOREN SEC, V8, P1343, DOI 10.1109/TIFS.2013.2271848
   Lai JZ, 2011, LECT NOTES COMPUT SC, V6672, P24, DOI 10.1007/978-3-642-21031-0_3
   Laurent M., 2018, SECRYPT 2018, V2, P168, DOI DOI 10.5220/0006855601680176
   Lewko A, 2012, LECT NOTES COMPUT SC, V7417, P180
   Li J, 2013, ADV INTEL SYS RES, V50, P592, DOI 10.1007/978-3-642-40203-6_33
   Li JG, 2021, COMPUT STAND INTER, V74, DOI 10.1016/j.csi.2020.103471
   Li J, 2014, IEEE T PARALL DISTR, V25, P2201, DOI 10.1109/TPDS.2013.271
   Lin SQ, 2015, IEEE T INF FOREN SEC, V10, P2119, DOI 10.1109/TIFS.2015.2449264
   Liu H, 2020, IEEE ACCESS, V8, P18207, DOI 10.1109/ACCESS.2020.2968492
   Ma HB, 2023, SENSORS-BASEL, V23, DOI 10.3390/s23094384
   Miao YB, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0617-z
   Nishide T, 2008, LECT NOTES COMPUT SC, V5037, P111, DOI 10.1007/978-3-540-68914-0_7
   Qin XM, 2021, INFORM SCIENCES, V554, P222, DOI 10.1016/j.ins.2020.12.035
   Qiu S, 2017, SCI CHINA INFORM SCI, V60, DOI 10.1007/s11432-015-5449-9
   Rouselakis Y., 2013, P 2013 ACM SIGSAC C, P463
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Shafagh H., 2017, P 2017 CLOUD COMP SE, P45, DOI DOI 10.1145/3140649.3140656
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Sun WH, 2016, IEEE T PARALL DISTR, V27, P1187, DOI 10.1109/TPDS.2014.2355202
   Wang HY, 2022, COMPUT STAND INTER, V82, DOI 10.1016/j.csi.2022.103635
   Wang M., 2021, IEEE T SERV COMPUT
   Wang Y., 2023, IEEE Trans. Cloud Comput.
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Wu AX, 2019, ANN TELECOMMUN, V74, P401, DOI 10.1007/s12243-018-00699-y
   Xu Q, 2019, FUTURE GENER COMP SY, V97, P306, DOI 10.1016/j.future.2019.02.067
   Yang K, 2017, IEEE INTERNET THINGS, V4, P563, DOI 10.1109/JIOT.2016.2571718
   Zhang LY, 2021, IEEE INTERNET THINGS, V8, P14731, DOI 10.1109/JIOT.2021.3071553
   Zhang LY, 2019, IEEE ACCESS, V7, P33202, DOI 10.1109/ACCESS.2019.2902040
   Zhang RY, 2022, INFORM SCIENCES, V600, P59, DOI 10.1016/j.ins.2022.03.081
   Zhang YH, 2022, J KING SAUD UNIV-COM, V34, P8350, DOI 10.1016/j.jksuci.2022.08.015
   Zhang YH, 2018, IEEE INTERNET THINGS, V5, P2130, DOI 10.1109/JIOT.2018.2825289
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
NR 56
TC 1
Z9 1
U1 25
U2 27
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2024
VL 146
AR 103033
DI 10.1016/j.sysarc.2023.103033
EA DEC 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DS2X4
UT WOS:001134005500001
DA 2024-07-18
ER

PT J
AU Correia, M
   Oliveira, W
   Cecílio, J
AF Correia, Miguel
   Oliveira, Wellington
   Cecilio, Jose
TI Monintainer: An orchestration-independent extensible container-based
   monitoring solution for large clusters
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Monitoring; Container-based infrastructure; Cloud monitoring tools;
   Resource allocation; Internet of Things; Performance metrics
ID CONSUMPTION
AB Container virtualization has recently gained popularity due to its low performance and resource allocation overhead. The rise of this technology can be attributed to the advancement of cloud computing and the adoption of micro-services architecture. These new approaches offer a more efficient and fine-grained system design through the benefits of containerization, such as isolation, portability, and improved performance. However, container-based systems have created new challenges in monitoring due to their automated flexibility, ephemerality, and the increasing number of containers in a system. So there is a practical need for effective monitoring and performance management tools. This paper analyses the key performance metrics for machine, container and application services, including CPU usage, memory usage, disk usage, and network usage. Furthermore, we review several widespread tools for collecting and monitoring these metrics and present the Monintainer tool. It is a solution designed to monitor entire container-based systems, from applications to their underlying infrastructure, allowing users to better understand their systems' behavior in run-time. The tool's results can aid container-based systems' design, implementation and optimization.
C1 [Correia, Miguel; Oliveira, Wellington; Cecilio, Jose] Univ Lisbon, Fac Sci, LASIGE, Lisbon, Portugal.
   [Oliveira, Wellington] Lusofona Univ, COPELABS, CICANT, Lisbon, Portugal.
C3 Universidade de Lisboa; Lusofona University
RP Cecílio, J (corresponding author), Univ Lisbon, Fac Sci, LASIGE, Lisbon, Portugal.
OI de Oliveira Junior, Wellington/0000-0002-1502-772X
FU European Commission through the Sato Project [957128]; LASIGE Research
   Unit [UIDB/00408/2020, UIDP/00408/2020]; Fundacao para a Ciencia e a
   Tecnologia [EXPL/CCI-COM/1306/2021]
FX This work was supported by the European Commission through the Sato
   Project (Grant agreement ID: 957128) , the LASIGE Research Unit, ref.
   UIDB/00408/2020 and ref. UIDP/00408/2020 and the Fundacao para a Ciencia
   e a Tecnologia ref. EXPL/CCI-COM/1306/2021.
CR Al Jawarneh I., 2019, IEEE ICC, DOI [DOI 10.1109/icc.2019.8762053, 10.1109/ICC.2019.8762053, DOI 10.1109/ICC.2019.8762053]
   Al-Dhuraibi Y, 2017, IEEE INT CONF CLOUD, P472, DOI 10.1109/CLOUD.2017.67
   Andrae A., 2017, Total Consumer Power Consumption Forecast
   [Anonymous], 2021, Wavestone relatory
   [Anonymous], 2023, Docker stats
   [Anonymous], 2023, RCE PM600
   Apache Mesos, 2023, ABOUT US
   Asnaghi A., 2016, 2016 19th IEEE International Conference on Computational Science and Engineering (CSE), IEEE 14th International Conference on Embedded and Ubiquitous Computing (EUC), and 15th International Symposium on Distributed Computing and Applications for Business Engineering (DCABES). Proceedings, P90, DOI 10.1109/CSE-EUC-DCABES.2016.166
   Bhardwaj A, 2021, ARAB J SCI ENG, V46, P8585, DOI 10.1007/s13369-021-05553-3
   Brandón A, 2018, WIREL COMMUN MOB COM, DOI 10.1155/2018/2068278
   Brondolin R, 2018, IEEE SYM PARA DISTR, P676, DOI 10.1109/IPDPSW.2018.00110
   Brondolin R., 2018, 2018 IEEE 4 INT FORU, P1, DOI [10.1109/RTSI.2018.8548400, DOI 10.1109/RTSI.2018.8548400]
   cAdvisor, 2023, ABOUT US
   Casalicchio E, 2020, CONCURR COMP-PRACT E, V32, DOI 10.1002/cpe.5668
   Casalicchio E, 2017, ICPE'17: COMPANION OF THE 2017 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING, P11, DOI 10.1145/3053600.3053605
   Casalicchio E, 2017, 2017 IEEE 2ND INTERNATIONAL WORKSHOPS ON FOUNDATIONS AND APPLICATIONS OF SELF* SYSTEMS (FAS*W), P207, DOI 10.1109/FAS-W.2017.149
   Colombo V, 2022, I W S E ADAP SM SYS, P156, DOI 10.1145/3524844.3528055
   D. Swarm, 2023, ABOUT US
   D3.js, 2023, ABOUT US
   Datareportal, 2023, about us
   Docker, 2023, ABOUT US
   Dynamixyz, 2023, ABOUT US
   Enes J, 2018, FUTURE GENER COMP SY, V87, P420, DOI 10.1016/j.future.2017.12.068
   Forti S, 2021, FUTURE GENER COMP SY, V114, P605, DOI 10.1016/j.future.2020.08.011
   Grafana, 2023, About us
   Grossmann M, 2017, 2017 PROCEEDINGS OF THE 29TH INTERNATIONAL TELETRAFFIC CONGRESS (ITC 29), VOL 1, P130, DOI [10.23919/ITC.2017.8064348, 10.1109/ITC.2017.47]
   H.P. Modular PDU, 2023, ABOUT US
   I. Instana, 2023, ABOUT US
   Jiang CF, 2019, SUSTAIN COMPUT-INFOR, V22, P311, DOI 10.1016/j.suscom.2017.09.005
   Kang DK, 2016, PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), P2428, DOI 10.1109/TENCON.2016.7848467
   Kubernetes, 2023, About us
   KVM, 2023, US
   LXC, 2023, ABOUT US
   Maqbool J, 2015, CONCURR COMP-PRACT E, V27, P5390, DOI 10.1002/cpe.3602
   Marathon, 2023, ABOUT US
   Masanet E, 2020, SCIENCE, V367, P984, DOI 10.1126/science.aba3758
   Moradi Farnaz, 2017, 2017 IFIP/IEEE Symposium on Integrated Network and Service Management (IM), P54, DOI 10.23919/INM.2017.7987264
   Newman S., 2021, BUILDING MICROSERVIC
   Noureddine A, 2022, INT CONF INTEL ENVIR, DOI 10.1109/IE54923.2022.9826760
   Open Container Initiative, 2023, ABOUT US
   Piraghaj SF, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND DATA INTENSIVE SYSTEMS, P368, DOI 10.1109/DSDIS.2015.67
   Prometheus, 2023, About Us
   Red Hat OpenShift, 2023, ABOUT US
   rkt, 2023, ABOUT US
   Rotem E, 2012, IEEE MICRO, V32, P20, DOI 10.1109/MM.2012.12
   Santos EA, 2018, J SYST SOFTWARE, V146, P14, DOI 10.1016/j.jss.2018.07.077
   Sensu, 2023, ABOUT US
   Shea R, 2014, IEEE INFOCOM SER, P1051, DOI 10.1109/INFOCOM.2014.6848035
   sysbench, 2023, About us
   Sysdig, 2023, ABOUT US
   Tadesse SS, 2017, P INT COMP SOFTW APP, P272, DOI 10.1109/COMPSAC.2017.117
   Tesfatsion SK, 2018, PROCEEDINGS OF THE 2018 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '18), P145, DOI 10.1145/3184407.3184414
   Truyen E, 2018, PROCEEDINGS 2018 IEEE 11TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING (CLOUD), P468, DOI 10.1109/CLOUD.2018.00066
   Usman M, 2022, IEEE ACCESS, V10, P86904, DOI 10.1109/ACCESS.2022.3193102
   Yocto-Watt, 2023, ABOUT US
NR 55
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103035
DI 10.1016/j.sysarc.2023.103035
EA NOV 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FY4H3
UT WOS:001149395000001
OA hybrid
DA 2024-07-18
ER

PT J
AU Zhang, YF
   Hao, R
   Ge, XR
   Yu, J
AF Zhang, Yunfeng
   Hao, Rong
   Ge, Xinrui
   Yu, Jia
TI Verifiable fuzzy keyword search supporting sensitive information hiding
   for data sharing in cloud-assisted e-healthcare systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud security; Electronic medical record; Sensitive information hiding;
   Fuzzy search; Data sharing
ID ENCRYPTION; ALGORITHM
AB Nowadays, cloud-assisted e-healthcare systems are playing a more and more important role in intelligent medical services. By uploading Electronic Medical Records (EMRs) to the cloud, users can facilitate data sharing and decrease local data management overhead. Before EMRs are outsourced to the cloud, the sensitive information in them is usually encrypted for protecting the privacy. Though the techniques of traditional searchable encryption could achieve the retrieval of ciphertext, it results in EMRs unable to be shared with external researchers. Moreover, the existing searchable encryption schemes for cloud-assisted e-healthcare systems rarely consider fault-tolerant search and result verification. To address these issues, this paper proposes a verifiable fuzzy keyword search scheme supporting sensitive information hiding for data sharing in cloud-assisted e-healthcare systems. We encrypt sensitive information and share the rest information in EMRs among all users. We improve the approaches of keyword transformation to support the type of keyword in EMRs and realize fuzzy keyword search. For purpose of accomplishing the public verification, we adopt the BLS signature algorithm to generate two kinds of verification tags. We also generate the auxiliary match information to realize condition search. To enhance search efficiency, we build a secure index based on the balanced binary tree. In addition, the proposed scheme can also achieve dynamic update in real-time. We analyze the security and implement a series of experiments for evaluating the effectiveness of this scheme. The experimental results illustrate our scheme could reach high accuracy.
C1 [Zhang, Yunfeng; Hao, Rong; Ge, Xinrui; Yu, Jia] Qingdao Univ, Coll Comp Sci & Technol, Qingdao 266071, Peoples R China.
C3 Qingdao University
RP Hao, R (corresponding author), Qingdao Univ, Coll Comp Sci & Technol, Qingdao 266071, Peoples R China.
EM hr@qdu.edu.cn
FU Major Scientific and Technological Innovation project of Shandong
   Province [2022CXGC020102]; National Natural Science Foundation of China
   [62172245]
FX This research is supported by Major Scientific and Technological
   Innovation project of Shandong Province (2022CXGC020102) , and the
   National Natural Science Foundation of China (62172245) .
CR Abdallah H.M., 2021, Int. J. Sociotechnol. Knowl. Dev., V13, P82
   [Anonymous], 2001, Advances in Cryptology-ASIACRYPT 2001 (Lecture Notes in Computer Science, DOI [DOI 10.1007/3-540-45682-1_30, DOI 10.1007/3-540-45682-130]
   Behm A, 2009, PROC INT CONF DATA, P604, DOI 10.1109/ICDE.2009.32
   Chen J, 2020, IEEE T SERV COMPUT, V13, P1072, DOI 10.1109/TSC.2017.2765323
   Datar M., 2004, PROC 20 ANN S COMPUT, P253
   Fu ZJ, 2016, IEEE T INF FOREN SEC, V11, P2706, DOI 10.1109/TIFS.2016.2596138
   Gao X, 2022, IEEE T DEPEND SECURE, V19, P3774, DOI 10.1109/TDSC.2021.3106780
   Ge XR, 2024, IEEE T DEPEND SECURE, V21, P1286, DOI 10.1109/TDSC.2023.3276360
   Ge XR, 2022, IEEE T IND INFORM, V18, P5573, DOI 10.1109/TII.2021.3126611
   Ge XR, 2021, IEEE T DEPEND SECURE, V18, P490, DOI 10.1109/TDSC.2019.2896258
   Goh EJ, 2003, Cryptology ePrint Archive, Report 2003/216
   Guo C, 2021, IEEE T IND INFORM, V17, P1948, DOI 10.1109/TII.2020.2995228
   He K, 2021, IEEE T INF FOREN SEC, V16, P1538, DOI 10.1109/TIFS.2020.3033412
   Huang YH, 2023, COMPUT SECUR, V128, DOI 10.1016/j.cose.2023.103181
   Li HW, 2020, IEEE T CLOUD COMPUT, V8, P484, DOI 10.1109/TCC.2017.2769645
   Li L, 2019, J DATABASE MANAGE, V30, P24, DOI 10.4018/JDM.2019100102
   Li SS, 2022, IEEE SYST J, V16, P3096, DOI 10.1109/JSYST.2021.3073169
   Liu G., 2021, ACM T KNOWL DISCOV D, V16, P1
   Liu Q, 2022, IEEE T SERV COMPUT, V15, P69, DOI 10.1109/TSC.2019.2922177
   Liu YR, 2022, IEEE T IND INFORM, V18, P2010, DOI 10.1109/TII.2021.3100873
   Nadkarni PM, 2000, J AM MED INFORM ASSN, V7, P343, DOI 10.1136/jamia.2000.0070343
   Niu SF, 2021, PLOS ONE, V16, DOI 10.1371/journal.pone.0244979
   PORTER MF, 1980, PROGRAM-AUTOM LIBR, V14, P130, DOI 10.1108/eb046814
   Rajan DP, 2019, CLUSTER COMPUT, V22, P11411, DOI 10.1007/s10586-017-1399-x
   Sangeetha D, 2022, MULTIMED TOOLS APPL, V81, P22065, DOI 10.1007/s11042-021-10817-z
   Shao J, 2022, IEEE T SERV COMPUT, V15, P124, DOI 10.1109/TSC.2019.2924372
   Su QQ, 2023, IEEE T IND INFORM, V19, P9424, DOI 10.1109/TII.2022.3228688
   Sun JY, 2010, IEEE T PARALL DISTR, V21, P754, DOI 10.1109/TPDS.2009.124
   Tong QY, 2023, IEEE T KNOWL DATA EN, V35, P5386, DOI 10.1109/TKDE.2022.3152033
   Tong QY, 2022, IEEE T CLOUD COMPUT, V10, P2964, DOI 10.1109/TCC.2020.3031209
   Wan ZG, 2018, IEEE T DEPEND SECURE, V15, P1083, DOI 10.1109/TDSC.2016.2635128
   Wong WK, 2009, ACM SIGMOD/PODS 2009 CONFERENCE, P139
   Xia ZH, 2016, IEEE T PARALL DISTR, V27, P340, DOI 10.1109/TPDS.2015.2401003
   Xu C, 2019, IEEE INTERNET THINGS, V6, P8345, DOI 10.1109/JIOT.2019.2917186
   Yan XX, 2022, CONNECT SCI, V34, P511, DOI 10.1080/09540091.2021.2023097
   Zhong H, 2020, J NETW COMPUT APPL, V149, DOI 10.1016/j.jnca.2019.102469
   Zhu XY, 2016, IEEE TRUST BIG, P845, DOI [10.1109/TrustCom.2016.0147, 10.1109/TrustCom.2016.146]
NR 37
TC 4
Z9 4
U1 9
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102940
DI 10.1016/j.sysarc.2023.102940
EA JUL 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Q8WY4
UT WOS:001060280300001
DA 2024-07-18
ER

PT J
AU Li, ZR
   Li, YP
   Lu, LF
   Ding, Y
AF Li, ZiRui
   Li, Yanping
   Lu, Laifeng
   Ding, Yong
TI Blockchain-based auditing with data self-repair: From centralized system
   to distributed storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data integrity; Blockchain; Vector commitment; Data self-repair
AB Cloud storage provides data owners with massive storage and computing resources. To release from heavy data management and maintenance, more and more data owners are willing to outsource data to cloud. However, the data stored in cloud are out of the control of data owners, and may be corrupted and unretrievable. To solve the above problem, this paper proposes a decentralized auditing scheme BVA for the single cloud storage server, and an extended batch auditing scheme E-BVA for distributed storage. Firstly, BVA and E-BVA utilize vector commitment technology to realize lightweight data integrity auditing for outsourced data. Secondly, to avoid privacy and performance risks caused by the third party auditor, both BVA and E-BVA employ a smart contract on the blockchain as an auditor to perform data integrity auditing. Thirdly, both schemes support the verifiability between outsourced data and their corresponding authenticators, which prevents malicious data owners framing cloud storage servers and avoid subsequent dispute arbitration. Finally, based on regenerating code, E-BVA supports data self-repair of corrupted servers, while protecting the privacy of outsourced data and realizing the lightweight computation. The security and performance analyses demonstrate the security and efficiency of BVA and E-BVA.
C1 [Li, ZiRui; Li, Yanping; Lu, Laifeng] Shaanxi Normal Univ, Sch Math & Stat, Xian, Shaanxi, Peoples R China.
   [Li, Yanping; Ding, Yong] Guangxi Key Lab Cryptog & Informat Secur, Guilin, Guangxi, Peoples R China.
   [Ding, Yong] Guilin Univ Elect Technol, Sch Comp Sci & Informat Secur, Guilin, Guangxi, Peoples R China.
C3 Shaanxi Normal University; Guilin University of Electronic Technology
RP Li, YP (corresponding author), Shaanxi Normal Univ, Sch Math & Stat, Xian, Shaanxi, Peoples R China.
EM lizirui@snnu.edu.cn; lizirui@snnu.edu.cn; lulaifeng@snnu.edu.cn;
   stone_dingy@126.com
RI Lu, Laifeng/AEW-9050-2022
FU National Natural Science Foundation of China [U2001205]; Guangxi Key
   Laboratory of Cryptography and Information Security [GCIS202124]
FX This work is supported by the National Natural Science Foundation of
   China (grant numbers U2001205), the Guangxi Key Laboratory of
   Cryptography and Information Security (No. GCIS202124).
CR [Anonymous], 2008, TECHNICAL REPORTS
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Chen B, 2010, PROCEEDINGS OF THE 2010 ACM WORKSHOP CLOUD COMPUTING SECURITY WORKSHOP (CCSW'10:), P29
   Dimakis AG, 2010, IEEE T INFORM THEORY, V56, P4539, DOI 10.1109/TIT.2010.2054295
   Du YW, 2022, IEEE T CYBERNETICS, V52, P8537, DOI 10.1109/TCYB.2021.3053597
   Erway CC, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P213
   Filho D. L. G., 2006, Cryptol. ePrint Arch., V1, P150
   Gorbunov Sergey, 2020, CCS '20: Proceedings of the 2020 ACM SIGSAC Conference on Computer and Communications Security, P2007, DOI 10.1145/3372297.3417244
   Hahn C, 2022, IEEE T SERV COMPUT, V15, P2047, DOI 10.1109/TSC.2020.3030947
   Han YS, 2014, IEEE T COMMUN, V62, P385, DOI 10.1109/TCOMM.2013.122313.130492
   Hao Jie, 2013, Journal of Chongqing University of Posts and Telecommunication (Natural Science Edition), V25, P30, DOI 10.3979/j.issn.1673-825X.2013.01.005
   Hao Z, 2011, IEEE T KNOWL DATA EN, V23, P1432, DOI 10.1109/TKDE.2011.62
   Huang P, 2020, IEEE ACCESS, V8, P94780, DOI 10.1109/ACCESS.2020.2993606
   Libert B, 2010, LECT NOTES COMPUT SC, V5978, P499, DOI 10.1007/978-3-642-11799-2_30
   Liu J, 2015, IEEE T INF FOREN SEC, V10, P1513, DOI 10.1109/TIFS.2015.2416688
   Lu N, 2020, COMPUT SECUR, V92, DOI 10.1016/j.cose.2020.101741
   Nan XF, 2010, IEEE INT C BIOINFORM, P520, DOI 10.1109/BIBM.2010.5706621
   Su Y, 2022, IEEE T CLOUD COMPUT, V10, P2050, DOI 10.1109/TCC.2020.3002553
   Su Y, 2022, IEEE T DEPEND SECURE, V19, P2838, DOI 10.1109/TDSC.2021.3075984
   [谭霜 Tan Shuang], 2015, [计算机学报, Chinese Journal of Computers], V38, P164
   Thangavel M, 2020, IEEE T KNOWL DATA EN, V32, P2351, DOI 10.1109/TKDE.2019.2922357
   Tian GH, 2022, IEEE T DEPEND SECURE, V19, P3941, DOI 10.1109/TDSC.2021.3114160
   Wang H, 2021, J AMB INTEL HUM COMP, V12, P2703, DOI 10.1007/s12652-020-02432-x
   Wang HQ, 2021, IEEE T SERV COMPUT, V14, P1929, DOI 10.1109/TSC.2019.2892095
   Wang QA, 2011, IEEE T PARALL DISTR, V22, P847, DOI 10.1109/TPDS.2010.183
   Wang XA, 2020, IEEE T INF FOREN SEC, V15, P1586, DOI 10.1109/TIFS.2019.2936971
   Wu JJ, 2021, AD HOC NETW, V117, DOI 10.1016/j.adhoc.2021.102494
   Xu Y, 2020, IEEE T SERV COMPUT, V13, P289, DOI 10.1109/TSC.2019.2953033
   Yang AJ, 2021, IEEE T CLOUD COMPUT, V9, P212, DOI 10.1109/TCC.2018.2851256
   Yu Y, 2017, IEEE T INF FOREN SEC, V12, P767, DOI 10.1109/TIFS.2016.2615853
   Zhang C, 2022, IEEE T CLOUD COMPUT, V10, P2252, DOI 10.1109/TCC.2021.3057771
   Zhang JD, 2021, IEEE T INF FOREN SEC, V16, P1288, DOI 10.1109/TIFS.2020.3032283
   Zhou L, 2022, IEEE T DEPEND SECURE, V19, P1118, DOI 10.1109/TDSC.2020.3013927
NR 33
TC 2
Z9 2
U1 2
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102854
DI 10.1016/j.sysarc.2023.102854
EA MAR 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C5HB8
UT WOS:000962211400001
DA 2024-07-18
ER

PT J
AU Huang, J
   Sun, H
   Yang, F
   Gao, SP
   Li, RF
AF Huang, Jing
   Sun, Hao
   Yang, Fan
   Gao, Shouping
   Li, Renfa
TI Energy optimization for deadline-constrained parallel applications on
   multi-ECU embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Makespan; Energy consumption; Multi-ECU system
ID TASK; ALGORITHM; VOLTAGE; COST
AB Multi-ECU (electronic control unit) systems are widely used in drones and electric vehicles. The trend of sharing resources by multiple tasks is inevitable due to the sensitive costs and space. However, the random arrival nature of tasks makes the scheduling difficult to be designed. This paper studies the task scheduling on multi-ECU embedded platforms that assume to accept more than one kind of tasks with random arrival. First, we propose an integer-linear-programming-based dynamic DAG scheduling algorithm (ILPS), which can efficiently reduce energy overheads while satisfying deadline constraints of all tasks. In addition, an offline-training-online-using strategy is proposed to speed up the generation of scheduling policies, for the use of ILPS in practice. Second, we propose a DVFS-available energy saving algorithm (DAES), which decreases energy consumption by finding an appropriate frequency for each task in an iterative manner, whilst satisfying deadline constraints. Results of extensive experiments illustrate that our algorithm is better than existing methods in terms of energy consumption and scheduling length.
C1 [Huang, Jing] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan 411201, Hunan, Peoples R China.
   [Sun, Hao; Li, Renfa] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
   [Sun, Hao] Hunan Univ, Key Lab Embedded & Network Comp, Changsha 410082, Hunan, Peoples R China.
   [Yang, Fan] Cent South Univ Forestry & Technol, Coll Comp & Informat Engn, Changsha 410004, Hunan, Peoples R China.
   [Gao, Shouping] Xiangnan Univ, Coll Comp & Artificial Intelligence, Chenzhou 423000, Hunan, Peoples R China.
C3 Hunan University of Science & Technology; Hunan University; Hunan
   University; Central South University of Forestry & Technology; Xiangnan
   University
RP Huang, J (corresponding author), Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan 411201, Hunan, Peoples R China.
EM jingh@hnu.edu.cn; haosun@hnu.edu.cn; yangfanf117@hnu.edu.cn;
   gaoshoup@xnu.edu.cn; lirenfa@hnu.edu.cn
RI he, xi/JXN-3817-2024; Lin, Yi/KEH-1784-2024; liu,
   xingwang/KCY-1277-2024; Zhang, Lijuan/KAM-0174-2024
FU Natural Science Foundation of China;  [61902118];  [61932010]; 
   [61902436]
FX Acknowledgments This paper was supported by the Natural Science
   Foundation of China Grant No. 61902118, 61932010, 61902436. The
   corresponding authors are Hao Sun and Renfa Li.
CR Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Barnett JA, 2005, IEEE T COMPUT, V54, P508, DOI 10.1109/TC.2005.77
   Bunde DP, 2009, J SCHEDULING, V12, P489, DOI 10.1007/s10951-009-0123-y
   Chaudhuri P, 2008, J SYST ARCHITECT, V54, P519, DOI 10.1016/j.sysarc.2007.09.004
   Daoud MI, 2008, J PARALLEL DISTR COM, V68, P399, DOI 10.1016/j.jpdc.2007.05.015
   Guo Z, 2017, ENERGY EFFICIENT MUL, DOI [10.4230/LIPIcs.ECRTS.2017.22, DOI 10.4230/LIPICS.ECRTS.2017.22]
   Guo ZS, 2019, IEEE REAL TIME, P156, DOI 10.1109/RTAS.2019.00021
   Hu KK, 2019, IEEE ACCESS, V7, P77070, DOI 10.1109/ACCESS.2019.2921477
   Hu YK, 2020, NEURAL COMPUT APPL, V32, P5681, DOI 10.1007/s00521-019-04415-2
   Huang J, 2020, IEEE T COMPUT AID D, V39, P3336, DOI 10.1109/TCAD.2020.3013045
   Jing Huang, 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, V40, P2481, DOI 10.1109/TCAD.2021.3049688
   Kannaian V, 2019, TURK J ELECTR ENG CO, V27, P2746, DOI 10.3906/elk-1806-170
   Li KQ, 2008, IEEE T PARALL DISTR, V19, P1484, DOI 10.1109/TPDS.2008.122
   Li ZJ, 2018, IEEE T SERV COMPUT, V11, P713, DOI 10.1109/TSC.2015.2466545
   Liu GQ, 2015, SOFT COMPUT, V19, P1727, DOI 10.1007/s00500-014-1360-3
   Liu Y, 2019, J SYST ARCHITECT, V97, P208, DOI 10.1016/j.sysarc.2018.11.004
   Peng JW, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102329
   Qingjia Huang, 2012, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2012), P781, DOI 10.1109/CCGrid.2012.49
   Singh AK, 2013, DES AUT CON
   Song JL, 2017, IEEE INT SYMP PARAL, P32, DOI 10.1109/ISPA/IUCC.2017.00015
   Tang Z, 2016, J GRID COMPUT, V14, P55, DOI 10.1007/s10723-015-9334-y
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Xiao XR, 2016, IEEE TRUST BIG, P1471, DOI [10.1109/TrustCom.2016.228, 10.1109/TrustCom.2016.0230]
   Xie GQ, 2020, FUTURE GENER COMP SY, V105, P916, DOI 10.1016/j.future.2017.05.033
   Xie GQ, 2017, IEEE T SUST COMPUT, V2, P62, DOI 10.1109/TSUSC.2017.2705183
   Xie YY, 2016, IEEE TRUST BIG, P2079, DOI [10.1109/TrustCom.2016.0319, 10.1109/TrustCom.2016.317]
   Ye T., 2018, 2018 IEEE 24 INT C P, p267?274
   Yu SY, 2018, J COMPUT SCI-NETH, V26, P307, DOI 10.1016/j.jocs.2016.09.008
   Zhou XM, 2019, FUTURE GENER COMP SY, V93, P278, DOI 10.1016/j.future.2018.10.046
   Zong ZL, 2011, IEEE T COMPUT, V60, P360, DOI 10.1109/TC.2010.216
NR 30
TC 3
Z9 3
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102739
DI 10.1016/j.sysarc.2022.102739
EA SEP 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5B4DS
UT WOS:000863521800003
DA 2024-07-18
ER

PT J
AU Susladkar, O
   Deshmukh, G
   Nag, S
   Mantravadi, A
   Makwana, D
   Ravichandran, S
   Teja, RSC
   Chavhan, GH
   Mohan, CK
   Mittal, S
AF Susladkar, Onkar
   Deshmukh, Gayatri
   Nag, Subhrajit
   Mantravadi, Ananya
   Makwana, Dhruv
   Ravichandran, Sujitha
   Teja, R. Sai Chandra
   Chavhan, Gajanan H.
   Mohan, C. Krishna
   Mittal, Sparsh
TI ClarifyNet: A high-pass and low-pass filtering based CNN for single
   image dehazing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Single-image dehazing; Convolutional neural network; Encoder-decoder
   architecture; Attention; Low-pass filter; High-pass filter
ID EFFICIENT; NETWORK
AB Dehazing refers to removing the haze and restoring the details from hazy images. In this paper, we propose ClarifyNet, a novel, end-to-end trainable, convolutional neural network architecture for single image dehazing. We note that a high-pass filter detects sharp edges, texture, and other fine details in the image, whereas a low-pass filter detects color and contrast information. Based on this observation, our key idea is to train ClarifyNet on ground-truth haze-free images, low-pass filtered images, and high-pass filtered images. Based on this observation, we present a shared-encoder multi-decoder model ClarifyNet which employs interconnected parallelization. While training, ground-truth haze-free images, low-pass filtered images, and high-pass filtered images undergo multi-stage filter fusion and attention. By utilizing a weighted loss function composed of SSIM loss and L1 loss, we extract and propagate complementary features. We comprehensively evaluate ClarifyNet on I-HAZE, O-HAZE, Dense-Haze, NH-HAZE, SOTS-Indoor, SOTS-Outdoor, HSTS, and Middlebury datasets. We use PSNR and SSIM metrics and compare the results with previous works. For most datasets, ClarifyNet provides the highest scores. On using EfficientNet-B6 as the backbone, ClarifyNet has 18 M parameters (model size of similar to 71 MB) and a throughput of 8 frames-per-second while processing images of size 2048 x 1024.
C1 [Susladkar, Onkar; Deshmukh, Gayatri; Chavhan, Gajanan H.] Vishwakarma Inst Informat Technol, Pune, India.
   [Nag, Subhrajit; Mohan, C. Krishna] IIT Hyderabad, Hyderabad, India.
   [Mantravadi, Ananya] IIIT Raichur, Raichur, India.
   [Makwana, Dhruv; Teja, R. Sai Chandra; Mohan, C. Krishna] CKM Vigil Pvt Ltd, Hyderabad, India.
   [Ravichandran, Sujitha] NIT Trichy, Trichy, India.
   [Mittal, Sparsh] IIT Roorkee, Roorkee, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Hyderabad; National Institute of Technology (NIT
   System); National Institute of Technology Tiruchirappalli; Indian
   Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee
RP Mittal, S (corresponding author), IIT Roorkee, Roorkee, India.
EM onkarsus13@gmail.com; gayatri.21920007@viit.ac.in;
   cs17resch11006@iith.ac.in; cs19b1004@iiitr.ac.in; dmakwana503@gmail.com;
   sujithaofficial985@gmail.com; saichandrateja@ckmvigil.in;
   ghchavhan@gmail.com; ckm@cse.iith.ac.in; sparsh.mittal@ece.iitr.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Mittal, Sparsh/0000-0002-2908-993X; Deshmukh,
   Gayatri/0000-0001-6442-0782; Makwana, Dhruv/0000-0003-2376-4532;
   Chavhan, Gajanan/0000-0002-3377-5422
FU WNI WxBunka Foundation, Japan; IIT Roorkee, India [FIG-100874]
FX This research was supported in part by WNI WxBunka Foundation, Japan and
   IIT Roorkee, India (under grant number FIG-100874) .
CR Ancuti C, 2018, P IEEE C COMP VIS PA, P891
   Ancuti CO, 2019, IEEE COMPUT SOC CONF, P2241, DOI 10.1109/CVPRW.2019.00277
   Ancuti CO, 2020, IEEE COMPUT SOC CONF, P1798, DOI 10.1109/CVPRW50498.2020.00230
   Ancuti CO, 2019, IEEE IMAGE PROC, P1014, DOI [10.1109/icip.2019.8803046, 10.1109/ICIP.2019.8803046]
   Ancuti CO, 2018, IEEE COMPUT SOC CONF, P867, DOI 10.1109/CVPRW.2018.00119
   Ancuti C, 2018, LECT NOTES COMPUT SC, V11182, P620, DOI 10.1007/978-3-030-01449-0_52
   Ancuti C, 2016, IEEE IMAGE PROC, P2256, DOI 10.1109/ICIP.2016.7532760
   [Anonymous], 2016, IEEE C COMP VIS PATT
   Berman D, 2017, IEEE INT CONF COMPUT, P115
   Berman D, 2016, PROC CVPR IEEE, P1674, DOI 10.1109/CVPR.2016.185
   Cai BL, 2016, IEEE T IMAGE PROCESS, V25, P5187, DOI 10.1109/TIP.2016.2598681
   Chen DD, 2019, IEEE WINT CONF APPL, P1375, DOI 10.1109/WACV.2019.00151
   Das SD, 2020, IEEE COMPUT SOC CONF, P1994, DOI 10.1109/CVPRW50498.2020.00249
   Dong H, 2020, PROC CVPR IEEE, P2154, DOI 10.1109/CVPR42600.2020.00223
   Dudhane A, 2020, IEEE T IMAGE PROCESS, V29, P628, DOI 10.1109/TIP.2019.2934360
   Fattal R, 2014, ACM T GRAPHIC, V34, DOI 10.1145/2651362
   Forsyth D., 2011, Computer Vision: A Modern Approach
   Guo TT, 2019, IEEE COMPUT SOC CONF, P2122, DOI 10.1109/CVPRW.2019.00265
   Guo TT, 2019, IEEE COMPUT SOC CONF, P2131, DOI 10.1109/CVPRW.2019.00266
   Hautiere N., 2007, 2007 IEEE C COMP VIS, P1
   He KM, 2011, IEEE T PATTERN ANAL, V33, P2341, DOI 10.1109/TPAMI.2010.168
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Hu J, 2018, PROC CVPR IEEE, P7132, DOI [10.1109/CVPR.2018.00745, 10.1109/TPAMI.2019.2913372]
   Kolkur Seema, 2017, ARXIV
   Kopf J, 2008, ACM T GRAPHIC, V27, DOI 10.1145/1409060.1409069
   Li BY, 2019, IEEE T IMAGE PROCESS, V28, P492, DOI 10.1109/TIP.2018.2867951
   Li BY, 2017, IEEE I CONF COMP VIS, P4780, DOI 10.1109/ICCV.2017.511
   Li RD, 2018, PROC CVPR IEEE, P8202, DOI 10.1109/CVPR.2018.00856
   Liu FY, 2016, IEEE T PATTERN ANAL, V38, P2024, DOI 10.1109/TPAMI.2015.2505283
   Liu XH, 2019, IEEE I CONF COMP VIS, P7313, DOI 10.1109/ICCV.2019.00741
   Liu X, 2019, PROC CVPR IEEE, P7000, DOI 10.1109/CVPR.2019.00717
   Mei KF, 2019, LECT NOTES COMPUT SC, V11361, P203, DOI 10.1007/978-3-030-20887-5_13
   Meng GF, 2013, IEEE I CONF COMP VIS, P617, DOI 10.1109/ICCV.2013.82
   Morales P, 2019, IEEE COMPUT SOC CONF, P2078, DOI 10.1109/CVPRW.2019.00260
   Narasimhan SG, 2003, IEEE T PATTERN ANAL, V25, P713, DOI 10.1109/TPAMI.2003.1201821
   Narasimhan SG, 2000, PROC CVPR IEEE, P598, DOI 10.1109/CVPR.2000.855874
   Nayar S. K., 1999, Proceedings of the Seventh IEEE International Conference on Computer Vision, P820, DOI 10.1109/ICCV.1999.790306
   Qin X, 2020, AAAI CONF ARTIF INTE, V34, P11908
   Ren WQ, 2020, INT J COMPUT VISION, V128, P240, DOI 10.1007/s11263-019-01235-8
   Ren WQ, 2018, PROC CVPR IEEE, P3253, DOI 10.1109/CVPR.2018.00343
   Ren WQ, 2019, IEEE T IMAGE PROCESS, V28, P1895, DOI 10.1109/TIP.2018.2876178
   Ren WQ, 2016, LECT NOTES COMPUT SC, V9906, P154, DOI 10.1007/978-3-319-46475-6_10
   Scharstein D, 2003, PROC CVPR IEEE, P195
   Scharstein D, 2014, LECT NOTES COMPUT SC, V8753, P31, DOI 10.1007/978-3-319-11752-2_3
   Schechner YY, 2001, PROC CVPR IEEE, P325
   Silberman N, 2012, LECT NOTES COMPUT SC, V7576, P746, DOI 10.1007/978-3-642-33715-4_54
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singh Ayush, 2020, Computer Vision - ECCV 2020 Workshops. Proceedings. Lecture Notes in Computer Science (LNCS 12538), P166, DOI 10.1007/978-3-030-66823-5_10
   Tran Le-Anh, 2022, ARXIV
   Wang WH, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P548, DOI 10.1109/ICCV48922.2021.00061
   Wu HY, 2021, PROC CVPR IEEE, P10546, DOI 10.1109/CVPR46437.2021.01041
   Wu X, 2021, COMPUT IND, V128, DOI 10.1016/j.compind.2021.103438
   Yi QS, 2022, IEEE T MULTIMEDIA, V24, P3114, DOI 10.1109/TMM.2021.3093724
   Yuan Shanxin, 2020, IEEE C COMP VIS PATT
   Zhang H, 2020, IEEE T CIRC SYST VID, V30, P1975, DOI 10.1109/TCSVT.2019.2912145
   Zhang H, 2018, IEEE COMPUT SOC CONF, P1015, DOI 10.1109/CVPRW.2018.00135
   Zhang H, 2018, PROC CVPR IEEE, P3194, DOI 10.1109/CVPR.2018.00337
   Zhu QS, 2015, IEEE T IMAGE PROCESS, V24, P3522, DOI 10.1109/TIP.2015.2446191
NR 58
TC 10
Z9 10
U1 2
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102736
DI 10.1016/j.sysarc.2022.102736
EA SEP 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5B4DS
UT WOS:000863521800002
DA 2024-07-18
ER

PT J
AU Xiao, CH
   Qiu, S
   Xu, DD
AF Xiao, Chunhua
   Qiu, Shi
   Xu, Dandan
TI PASM: Parallelism Aware Space Management strategy for hybrid SSD towards
   in-storage DNN training acceleration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE In-storage computing; DNN training; Hybrid SSD; SLC-TLC
AB With the explosive growth of data volume and great improvement in flash technologies, SSD-based In-Storage Computing (ISC) is becoming one of the most important means to accelerate data-intensive applications, which also provides a possibility for in-storage acceleration of DNN training. However, the continuous write requests involved in DNN training become a big challenge for the reliability and efficiency of the flash-centric computing system. Recently trend in high-density and low-cost NAND flash further aggravates this challenge. To address this problem, we propose a Parallelism Aware Space Management (PASM) strategy to enable the utilization of SLC-TLC hybrid SSD for DNN training acceleration. And two key technologies are included in PASM. Firstly, we proposed the conflict-free parallelized data layout. It distributes data of different lifetimes into different kinds of physical blocks to avoid data migration as far as possible. Meanwhile, it enables parallel read/program and erase operations by exploiting the inherent parallelism in the flash array. As a result, it eliminates the conflicts between continuous I/O requests and garbage collections so as to provide a stable I/O performance during training. Secondly, a novel garbage collection strategy, called lifetime-aware deterministic garbage collection, is proposed. This scheme performs erase operations without disturbing continuous I/O requests by sensing the data lifetime and tightly coordinating the neural network training process, which is able to reclaim invalid blocks in a timely and efficient way to guarantee that the high endurance of SLC can be utilized continuously. Finally, to verify the performance of PASM, we compared PASM with the related state-of-the-art hybrid SSD and TLC-only SSD under Resnet50 training workload. Experimental results show that the PASM improves I/O performance by 20% and increases lifetime by 6.6 times.
C1 [Xiao, Chunhua; Qiu, Shi; Xu, Dandan] Chongqing Univ, Coll Comp Sci, 174 Shazhengjie,Shapingba, Chongqing 400044, Peoples R China.
C3 Chongqing University
RP Qiu, S (corresponding author), Chongqing Univ, Coll Comp Sci, 174 Shazhengjie,Shapingba, Chongqing 400044, Peoples R China.
EM xiaochunhua@cqu.edu.cn; qiushijsxs@cqu.edu.cn; xudd1532@cqu.edu.cn
RI Xu, Dandan/H-7261-2019
OI Xu, Dandan/0000-0002-0033-2262; , chou shi/0000-0003-0821-0646
FU National Natural Science Foundation of China [61772094]; Chongqing
   Natural Science Foun-dation [Z20200603]
FX Acknowledgments This work is partially sponsored by the National Natural
   Science Foundation of China (No. 61772094) , Chongqing Natural Science
   Foun-dation (No. Z20200603) .
CR Alsalibi AI, 2018, CONCURR COMP-PRACT E, V30, DOI 10.1002/cpe.4420
   [Anonymous], 2018, SCALE SIM SYSTOLIC C
   Bae J., 2021, FAST
   Bae J, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P387
   Bux W, 2010, PERFORM EVALUATION, V67, P1172, DOI 10.1016/j.peva.2010.07.003
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang Y.-M., 2015, Proceedings of the 52nd Annual Design Automation Conference, P192
   Choe H., 2016, Near-Data Processing for Differentiable Machine Learning Models
   Chun-Zhang Zheng, 2020, 2020 International Computer Symposium (ICS), P203, DOI 10.1109/ICS51289.2020.00048
   Cui JH, 2018, DES AUT TEST EUROPE, P1247, DOI 10.23919/DATE.2018.8342206
   Do J, 2020, ACM T STORAGE, V16, DOI 10.1145/3415580
   Feng Y., 2019, IEEE T COMPUT AIDED, V39, P599
   Fukuda Keisuke, 2017, ABS171104325 CORR
   Guedria S, 2019, IEEE INT CONF BIG DA, P3330, DOI [10.1109/BigData47090.2019.9006175, 10.1109/bigdata47090.2019.9006175]
   Gupta S., 2020, P 39 INT C COMPUTER
   HeydariGorji A, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415699
   Ho CC, 2018, DES AUT CON, DOI 10.1145/3195970.3195982
   Intel, 2019, INT SSD 665P SER
   Jun SW, 2016, ACM T COMPUT SYST, V34, DOI 10.1145/2898996
   Kim S, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P371
   Li CY, 2021, PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, P225
   Liang SW, 2019, I C FIELD PROG LOGIC, P173, DOI 10.1109/FPL.2019.00035
   Liang SW, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P395
   Liu D, 2017, MICROPROCESS MICROSY, V52, P343, DOI 10.1016/j.micpro.2016.12.009
   [陆游游 Lu Youyou], 2019, [计算机研究与发展, Journal of Computer Research and Development], V56, P23
   M. Inc, 2018, Micron crucial p1 product
   Mailthody VS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P224, DOI 10.1145/3352460.3358320
   Micron, 2019, DATA SHEET
   Mikami H., 2018, ARXIV LEARNING
   Ruan ZY, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P379
   Shi L, 2021, PR IEEE COMP DESIGN, P236, DOI 10.1109/ICCD53106.2021.00046
   Stoica R, 2019, I S MOD ANAL SIM COM, P152, DOI 10.1109/MASCOTS.2019.00025
   Wu B, 2020, PR IEEE COMP DESIGN, P65, DOI 10.1109/ICCD50377.2020.00028
   Wu SZ, 2021, INT PARALL DISTRIB P, P162, DOI 10.1109/IPDPS49936.2021.00025
   Zhang W, 2019, HYBRIDSIM
   Zhang WH, 2019, PR IEEE COMP DESIGN, P613, DOI 10.1109/ICCD46524.2019.00088
NR 36
TC 2
Z9 2
U1 2
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102565
DI 10.1016/j.sysarc.2022.102565
EA MAY 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400005
DA 2024-07-18
ER

PT J
AU Cong, PJ
   Hou, XP
   Zou, MH
   Dong, JS
   Chen, MS
   Zhou, JL
AF Cong, Peijin
   Hou, Xiangpeng
   Zou, Minhui
   Dong, Jiangshan
   Chen, Mingsong
   Zhou, Junlong
TI Multiserver configuration for cloud service profit maximization in the
   presence of soft errors based on grouped grey wolf optimizer
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Multiserver configuration; Deadline miss rate; Soft
   error reliability; Profit
ID REAL-TIME
AB With the growing demand of cloud customers for computing resources, cloud computing has become more and more popular. As a pay-as-you-go model, cloud computing enables customers to use cloud services on demand anytime, anywhere over the Internet and it has become the backbone of modern economy. Obviously, profit maximization is especially important for cloud service providers (CSPs) in a competitive cloud service market. Extensive research papers have been conducted during the past few years for CSPs to optimize cloud service profit, whereas few of them considers the transient faults (resulting in soft errors) that may happen during service requests' execution and thus cause failed execution of these requests. In this paper, we study the multiserver configuration problem for cloud service profit maximization considering the deadline miss rate of service requests and the soft error reliability of the multiserver system. To solve the profit optimization problem, we first construct the models of multiserver system, deadline miss rate, and soft error reliability. Based on these models, we derive the models associated with cloud service revenue and cloud service costs. Then, we formulate the cloud service profit optimization problem and propose an effective grouped grey wolf optimizer (GWO)-based heuristic method that can determine the optimal multiserver configuration for a given customer demand to maximize cloud service profit. Experimental results show that the cloud service profit improvement achieved by our scheme can be up to 33.76% as compared with a state-of-the-art benchmark scheme.
C1 [Cong, Peijin; Hou, Xiangpeng; Zou, Minhui; Zhou, Junlong] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
   [Dong, Jiangshan] Shanghai AI Lab, Shanghai 200062, Peoples R China.
   [Chen, Mingsong] East China Normal Univ, Engn Res Ctr Software Hardware Codesign Technol &, Minist Educ, Shanghai 200062, Peoples R China.
   [Zhou, Junlong] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China.
   [Zhou, Junlong] East China Normal Univ, Natl Trusted Embedded Software Engn Technol Res Ct, Shanghai 200062, Peoples R China.
C3 Nanjing University of Science & Technology; Shanghai Artificial
   Intelligence Laboratory; East China Normal University; Chinese Academy
   of Sciences; Institute of Computing Technology, CAS; East China Normal
   University
RP Zhou, JL (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.; Zhou, JL (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China.; Zhou, JL (corresponding author), East China Normal Univ, Natl Trusted Embedded Software Engn Technol Res Ct, Shanghai 200062, Peoples R China.
EM jlzhou@njust.edu.cn
RI Zou, Minhui/KFB-9355-2024; Chen, Ming/GVU-8412-2022
OI Zou, Minhui/0000-0001-8330-8331; Zhou, Junlong/0000-0002-7734-4077
FU National Key Research and Development Program of China [2018YFB2101300];
   National Natural Science Foundation of China [62172224, 61802185,
   61872147]; Natural Science Foundation of Jiangsu Province, China
   [BK20180470, BK20190447]; China Postdoctoral Science Foundation
   [BX2021128, 2021T140327, 2020M680068]; Postdoctoral Science Foundation
   of Jiangsu Province, China [2021K066A]; Open Research Fund of the State
   Key Laboratory of Computer Architecture, Institute of Computing
   Technology, Chinese Academy of Sciences [CARCHA202105]; Future Network
   Scientific Research Fund Project, China [FNSRFP-2021-YB-6]; Open
   Research Fund of the National Trusted Embedded Software Engineering
   Technology Research Center (East China Normal University)
FX This work was supported in part by the National Key Research and
   Development Program of China under Grant 2018YFB2101300, the National
   Natural Science Foundation of China under Grants 62172224, 61802185 and
   61872147, in part by the Natural Science Foundation of Jiangsu Province,
   China under Grants BK20180470 and BK20190447, in part by the China
   Postdoctoral Science Foundation under Grants BX2021128, 2021T140327 and
   2020M680068, in part by the Postdoctoral Science Foundation of Jiangsu
   Province, China under Grant 2021K066A, in part by the Open Research Fund
   of the State Key Laboratory of Computer Architecture, Institute of
   Computing Technology, Chinese Academy of Sciences under Grant
   CARCHA202105, in part by the Future Network Scientific Research Fund
   Project, China under Grant FNSRFP-2021-YB-6, and in part by the Open
   Research Fund of the National Trusted Embedded Software Engineering
   Technology Research Center (East China Normal University) .
CR [Anonymous], 2009, CLOUDS BERKELEY VIEW
   [Anonymous], Operating expense
   [Anonymous], BRUTE FORCE SEARCH
   [Anonymous], AMAZON EC2
   [Anonymous], Capital expenditure
   Aupy G., 2012, P INT C HIGH PERF CO, P1
   Buyya R, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3241737
   Cao JW, 2013, IEEE T PARALL DISTR, V24, P1087, DOI 10.1109/TPDS.2012.203
   Chakravarthi KK, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101916
   Chiang YJ, 2014, MATH PROBL ENG, V2014, DOI 10.1155/2014/534510
   Cong PJ, 2022, IEEE T PARALL DISTR, V33, P1373, DOI 10.1109/TPDS.2021.3112562
   Cong PJ, 2018, IEEE T PARALL DISTR, V29, P2742, DOI 10.1109/TPDS.2018.2843343
   Feng H, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102048
   Han PC, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101837
   He LG, 2006, IEEE T PARALL DISTR, V17, P99, DOI 10.1109/TPDS.2006.18
   He LG, 2004, FIFTH IEEE/ACM INTERNATIONAL WORKSHOP ON GRID COMPUTING, PROCEEDINGS, P402
   Joyent, 2021, CLOUD HOST SERV AGR
   Kleinrock L., 1975, QUENING SYSTEMS THEO, P1
   Li KL, 2018, IEEE T SERV COMPUT, V11, P893, DOI 10.1109/TSC.2016.2589241
   Li KL, 2016, IEEE T PARALL DISTR, V27, P2168, DOI 10.1109/TPDS.2015.2495120
   Li YF, 2006, IEEE INT C NETW SENS, P528
   Liu BW, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102185
   Mei J, 2017, IEEE T SUST COMPUT, V2, P17, DOI 10.1109/TSUSC.2017.2667706
   Mei J, 2015, IEEE T COMPUT, V64, P3064, DOI 10.1109/TC.2015.2401021
   Microsoft azure, 2021, SERVICE LEVEL AGREEM
   Mirjalili S, 2014, ADV ENG SOFTW, V69, P46, DOI 10.1016/j.advengsoft.2013.12.007
   Mittal N, 2016, APPL COMPUT INTELL S, V2016, DOI 10.1155/2016/7950348
   Rackspace, 2021, RACKSPACE
   Tannenbaum T., 2001, Beowulf Cluster Computing with Linux, P307
   Thain D, 2005, CONCURR COMP-PRACT E, V17, P323, DOI 10.1002/cpe.938
   Vishwanath Kashi Venkatesh, 2010, Proceedings of the 1st ACM Symposium on Cloud Computing, SoCC'10, page, DOI DOI 10.1145/1807128.1807161
   Wang T, 2020, IEEE T PARALL DISTR, V31, P1074, DOI 10.1109/TPDS.2019.2960024
   Weiping Zhu, 2000, Proceedings 20th IEEE International Conference on Distributed Computing Systems, P610, DOI 10.1109/ICDCS.2000.840977
   Wu TM, 2018, J SYST ARCHITECT, V84, P12, DOI 10.1016/j.sysarc.2018.03.001
   Yang B, 2017, ENERG CONVERS MANAGE, V133, P427, DOI 10.1016/j.enconman.2016.10.062
   Yang YQ, 2015, ACSR ADV COMPUT, V13, P975
   Zhou JL, 2022, IEEE T RELIAB, V71, P178, DOI 10.1109/TR.2020.2981419
   Zhou JL, 2021, IEEE T IND INFORM, V17, P7820, DOI 10.1109/TII.2020.3011506
   Zhou JL, 2019, IEEE T COMPUT, V68, P1785, DOI 10.1109/TC.2019.2935042
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
NR 40
TC 2
Z9 2
U1 2
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102512
DI 10.1016/j.sysarc.2022.102512
EA APR 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1I5KZ
UT WOS:000797269300004
DA 2024-07-18
ER

PT J
AU Kim, BS
   Kim, KI
   Shah, BB
AF Kim, Beom-Su
   Kim, Ki-Il
   Shah, Babar
TI BANSIM: A new discrete-event simulator for wireless body area networks
   with deep reinforcement learning in Python?
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Discrete-event network simulator; Deep reinforcement learning; SimPy;
   BANSIM; Wireless body area networks
ID PARAMETERS
AB Many studies have investigated machine learning algorithms to improve the performance of wireless body area networks (WBANs). However, it was difficult to evaluate algorithms in a network simulator because of missing interfaces between the simulators and machine learning libraries. To solve the problem of compatibility, some researchers have attempted to interconnect existing network simulators and artificial intelligence (AI) frameworks. For example, ns3-gym is a simple interface between ns-3 (in C++) and the AI model (in Python) based on message queues and sockets. However, the most essential part is the implementation of an integrated event scheduler, which is left to the user. In this study, we aim to develop a new integrated event scheduler. We present BANSIM, a discrete-event network simulator for WBAN in standard Python that supports deep reinforcement learning (DRL). BANSIM provides an intuitive and simple DRL development environment with basic packet communication and BAN-specific components, such as the human mobility model and on-body channel model. Using BANSIM, users can easily build a WBAN environment, design a DRL-based protocol, and evaluate its performance. We experimentally demonstrated that BANSIM captured a wide range of interactions that occurred in the network. Finally, we verified the completeness and applicability of BANSIM by comparing it with an existing network simulator.
C1 [Kim, Beom-Su; Kim, Ki-Il] Chungnam Natl Univ, Dept Comp Sci & Engn, Daejeon 34134, South Korea.
   [Shah, Babar] Zayed Univ, Coll Technol Innovat, Abu Dhabi, U Arab Emirates.
C3 Chungnam National University; Zayed University
RP Kim, KI (corresponding author), Chungnam Natl Univ, Dept Comp Sci & Engn, Daejeon 34134, South Korea.
EM kikim@cnu.ac.kr
OI Kim, KI IL/0000-0002-8366-3533; Kim, Beomsu/0000-0001-8035-1967
FU Institute for Information & Communications Technology Planning &
   Evaluation (IITP) - Korean government (MSIT) [2019-0-01343]; Zayed
   University Research Office [R20143]; Zayed University Research Office
FX This research was supported by an Institute for Information &
   Communications Technology Planning & Evaluation (IITP) grant funded by
   the Korean government (MSIT) (No. 2019-0-01343, Training Key Tal-ents in
   Industrial Convergence Security) and Research Cluster Project, R20143,
   by Zayed University Research Office.
CR [Anonymous], 2009, P8021508078090006 IE
   [Anonymous], 2010, P802156 IEEE
   Chen GH, 2019, IEEE ACCESS, V7, P8483, DOI 10.1109/ACCESS.2018.2889879
   Chowdhury A, 2018, 2018 INTERNATIONAL CONFERENCE ON BIOINFORMATICS AND SYSTEMS BIOLOGY (BSB), P53, DOI 10.1109/BSB.2018.8770619
   Dolmans G., 2008, 80215080418010006 IE, P53
   Gawlowicz P, 2019, MSWIM'19: PROCEEDINGS OF THE 22ND INTERNATIONAL ACM CONFERENCE ON MODELING, ANALYSIS AND SIMULATION OF WIRELESS AND MOBILE SYSTEMS, P113, DOI 10.1145/3345768.3355908
   Gazori P, 2020, FUTURE GENER COMP SY, V110, P1098, DOI 10.1016/j.future.2019.09.060
   George EM, 2020, IEEE ACCESS, V8, P24209, DOI 10.1109/ACCESS.2020.2970581
   Ghosal D, 2019, IEEE GLOB COMM CONF, DOI 10.1109/globecom38437.2019.9013255
   Hämäläinen M, 2015, INT SYM MED INFORM, P1, DOI 10.1109/ISMICT.2015.7107485
   Hao Yin, 2020, WNS3 2020: Proceedings of the 2020 Workshop on ns-3, P57, DOI 10.1145/3389400.3389404
   Kazemi R., 2012, 2012 International Symposium on Communications and Information Technologies (ISCIT), P256, DOI 10.1109/ISCIT.2012.6380902
   Kazemi R, 2011, 2011 IEEE 22ND INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC), P2203, DOI 10.1109/PIMRC.2011.6139908
   Kim BS, 2020, INT J ENV RES PUB HE, V17, DOI 10.3390/ijerph17114007
   Menda K, 2019, IEEE T INTELL TRANSP, V20, P1259, DOI 10.1109/TITS.2018.2848264
   Muller K., 2003, ONLAMP COM PYTHON DE
   Munoz MO, 2014, IEEE T ANTENN PROPAG, V62, P5268, DOI 10.1109/TAP.2014.2342751
   Qu KG, 2021, IEEE T COGN COMMUN, V7, P648, DOI 10.1109/TCCN.2020.3018157
   Sandoval RM, 2019, IEEE T NETW SERV MAN, V16, P884, DOI 10.1109/TNSM.2019.2927759
   Tinini RI, 2020, SIMUL MODEL PRACT TH, V101, DOI 10.1016/j.simpat.2019.102030
   Vita F. D., 2018, 2018 IT KAL MACH, P1
   Wang LL, 2020, WIREL NETW, V26, P4507, DOI 10.1007/s11276-020-02353-9
   Xu YH, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20010044
NR 23
TC 2
Z9 2
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102489
DI 10.1016/j.sysarc.2022.102489
EA APR 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J2DL
UT WOS:000797732600005
DA 2024-07-18
ER

PT J
AU Pedram, A
   Ardestani, AS
   Li, L
   Abdelaziz, H
   Fang, J
   Hassoun, J
AF Pedram, Ardavan
   Ardestani, Ali Shafie
   Li, Ling
   Abdelaziz, Hamzah
   Fang, Jun
   Hassoun, Joseph
TI Algorithm/architecture solutions to improve beyond uniform quantization
   in embedded DNN accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Quantization; Deep learning; Mixed precision; Accelerator
AB The choice of data type has a major impact on speed, accuracy, and power consumption of deep learning accelerators. Quantizing the weights and activations of neural networks to integer based computation is an industry standard for reducing memory footprint and computation cost of inference in embedded systems. Uniform weight quantization can be used for tasks where accuracy drop can be tolerated. However, the drop in accuracy due to a uniform quantization might be non-negligible especially when performed on shallow networks, complex computer vision tasks, or with lower-bit integers. In this paper, we introduce a software and a hardware solution to improve on a baseline integer based uniform quantization so that it can be run on lower power systems and with even less bits. We also introduce a novel encoding technique on top of our software solution specific for partial sums to significantly reduce memory footprint, latency and energy consumption due to movement of partial sums. The proposed SW solution exploits non-uniform piece-wise linear quantization to improve accuracy by capturing bell shaped distribution of weights while still using INT-based computation units. The proposed partial sum encoding can be applied to the partial sums regardless of uniform or non-uniform quantization. The proposed HW solution can either combine integers to make larger integers or turn them into Floating-Point operations so that various levels can have various precisions or data types, if necessary. To do so, we studied upper limits of precision we need in our compute units to support floating point inner product operations. It turns out that we can improve upon integer IPUs to perform accurate floating-point operations without introducing large shift units or wide adder trees.Our proposed SW solution (PWLQ) achieves the state-of-the-art results on all cases and it outperforms all other methods with a large margin. The proposed partial sum encoding technique effectively compresses the partial sum of networks like Resnet-50 down to 12bits (from Int64/32) without loss in accuracy. The proposed HW architecture achieves area improvements of up to 46% in TOPS/mm2 with power efficiency improvements of up to 63% in TOPS/W when compared to state of the art mixed precision implementation.
C1 [Pedram, Ardavan; Ardestani, Ali Shafie; Li, Ling; Abdelaziz, Hamzah; Fang, Jun; Hassoun, Joseph] Samsung Semicond Inc, San Jose, CA 95134 USA.
C3 Samsung Electronics; Samsung Semiconductor (SSI)
RP Pedram, A (corresponding author), Samsung Semicond Inc, San Jose, CA 95134 USA.
EM perdavan@gmail.com
RI fang, jun/KAM-4441-2024
OI Pedram, Ardavan/0000-0002-6348-6701
CR Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Krishnamoorthi Raghuraman, 2018, ARXIV180608342V1
   Lee J, 2018, 2018 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING (EMNLP 2018), P1173
NR 3
TC 1
Z9 1
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102454
DI 10.1016/j.sysarc.2022.102454
EA APR 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B3GY
UT WOS:000792328200007
DA 2024-07-18
ER

PT J
AU Zhang, WP
   Wang, N
   Li, LY
   Wei, TQ
AF Zhang, Wanpeng
   Wang, Nuo
   Li, Liying
   Wei, Tongquan
TI Joint compressing and partitioning of CNNs for fast edge-cloud
   collaborative intelligence for IoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge-cloud collaborative intelligence; CNN acceleration; CNN
   partitioning; IoT
ID MODEL
AB The artificial intelligence (AI) empowered advanced technologies have been widely applied to process in real-time the vast amount of data in the internet of things (IoT) for a fast response. However, traditional approaches to deploying AI models impose overwhelming computation and communication overheads. In this paper, we propose a novel edge-cloud collaborative intelligence scheme that jointly compresses and partitions Convolutional Neural Network (CNN) models for fast response in IoT applications. The proposed approach first accelerates a CNN by using an acceleration technique to generate new layers that can serve as candidate partitioning since their outputs are smaller than the unaccelerated layers. It then designs fine-grained prediction models to accurately estimate the execution latency for each layer in the CNN model, and finds an optimal partitioning. The proposed approach splits the compressed CNN model into two parts according to the optimal partitioning. The obtained two parts are deployed at the edge device and in the cloud, respectively, which collaboratively minimize the overall latency without compromising the accuracy of the deep CNN model. To the best of our knowledge, this is the first work that jointly compresses and partitions CNN models for fast edge-cloud collaborative intelligence considering both execution latency and communication latency. Experimental results show that the proposed technique can reduce the latency by up to 73.14% compared to five benchmarking methods.
C1 [Zhang, Wanpeng] Natl Univ Def Technol, Coll Intelligence Sci & Technol, Changsha, Peoples R China.
   [Wang, Nuo; Li, Liying; Wei, Tongquan] East China Normal Univ, Dept Comp Sci & Technol, Shanghai, Peoples R China.
C3 National University of Defense Technology - China; East China Normal
   University
RP Wei, TQ (corresponding author), East China Normal Univ, Dept Comp Sci & Technol, Shanghai, Peoples R China.
EM tqwei@cs.ecnu.edu.cn
OI wei, tongquan/0000-0002-7421-1711
FU Shanghai Key Laboratory of Multidimensional Information Processing,
   China [MIP202102]; Fundamental Research Funds for the Central
   Universities, China; Shang-hai Trusted Industry Internet Software
   Collaborative Innovation Center, China; Open Project Program of the
   State Key Laboratory of Mathematical Engineering and Advanced Computing,
   China
FX This work was partially supported by Shanghai Key Laboratory of
   Multidimensional Information Processing, China (MIP202102) , the
   Fundamental Research Funds for the Central Universities, China,
   Shang-hai Trusted Industry Internet Software Collaborative Innovation
   Center, China, and the Open Project Program of the State Key Laboratory
   of Mathematical Engineering and Advanced Computing, China.
CR [Anonymous], 2016, P 15 ACM IEEE INT C
   [Anonymous], 2017, ACM SIGARCH Computer Architecture News
   Dubey A, 2019, P EUR C COMP VIS ECC, P469
   Fu SP, 2020, IEEE T IND INFORM, V16, P6013, DOI 10.1109/TII.2019.2953106
   Hosseini M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317873
   Hu C, 2019, IEEE INFOCOM SER, P1423, DOI [10.1109/infocom.2019.8737614, 10.1109/INFOCOM.2019.8737614]
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Jiang W., 2018, IEEE T COMPUT AIDED, V38, P1413
   Jiang W, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101775
   Ko JH, 2018, 2018 15TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED VIDEO AND SIGNAL BASED SURVEILLANCE (AVSS), P103
   Lee Dongsoo, 2019, ARXIV PREPRINT ARXIV
   Li X., 2019, P 56 ANN DES AUT C 2, P1
   Lin SH, 2019, PROC CVPR IEEE, P2785, DOI 10.1109/CVPR.2019.00290
   Lin SH, 2019, IEEE T PATTERN ANAL, V41, P2889, DOI 10.1109/TPAMI.2018.2873305
   Liu HT, 2015, IEEE T COMPUT AID D, V34, P1059, DOI 10.1109/TCAD.2015.2409272
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Lyu LJ, 2019, IEEE T IND INFORM, V15, P4206, DOI 10.1109/TII.2019.2912465
   Mamalet Franck, 2012, Artificial Neural Networks and Machine Learning - ICANN 2012. 22nd International Conference on Artificial Neural Networks, P58, DOI 10.1007/978-3-642-33266-1_8
   Mao JC, 2017, DES AUT TEST EUROPE, P1396, DOI 10.23919/DATE.2017.7927211
   Matsubara Y, 2021, INT C PATT RECOG, P2272, DOI 10.1109/ICPR48806.2021.9412388
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sodhro AH, 2019, IEEE T IND INFORM, V15, P4235, DOI 10.1109/TII.2019.2902878
   Sotoudeh M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317786
   Sun F, 2017, IEEE INT SYMP PARAL, P622, DOI 10.1109/ISPA/IUCC.2017.00099
   Swaminathan S, 2020, NEUROCOMPUTING, V398, P185, DOI 10.1016/j.neucom.2020.02.035
   Ullrich K., 2017, INT C LEARNING REPRE, P1
   Wang T., IEEE T IND INF, V16, P2054
   Zhang WY, 2019, IEEE T IND INFORM, V15, P4216, DOI 10.1109/TII.2019.2897001
   Zhang YJ, 2020, IEEE T IND INFORM, V16, P5769, DOI 10.1109/TII.2019.2956078
   Zhou LT, 2019, INT WORK CONTENT MUL
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
NR 32
TC 3
Z9 3
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102461
DI 10.1016/j.sysarc.2022.102461
EA MAR 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B5SN
UT WOS:000792496800003
DA 2024-07-18
ER

PT J
AU Sun, X
   Xue, CJ
   Yu, JH
   Kuo, TW
   Liu, X
AF Sun, Xuan
   Xue, Chun Jason
   Yu, Jinghuan
   Kuo, Tei-Wei
   Liu, Xue
TI Accelerating data filtering for database using FPGA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Hardware acceleration; Filtering; DBMS; Cloud
AB In the big data era, in order to relieve computational pressure on overloaded CPU caused by ever increasing amount of data, many researches focus on hardware acceleration using FPGA for data-intensive applications. In this paper, a novel FPGA-based storage engine is proposed for DBMS in the cloud with focus on data filtering operation. A hardware data filter is designed which can significantly speedup filtering operations by utilizing parallelism provided by FPGA. Meanwhile, it can support different queries without partial reconfiguration. This FPGA-based storage engine is integrated with DBMS to realize end-to-end acceleration. In addition, an intelligent filtering on/off switch is designed to adaptively decide whether the FPGA-based filter should be employed, based on selectivity estimation. Experimental results show that the proposed solution realizes on average 2.80x computation speedup for data filtering compared with the software baseline, and achieves up to 1.95x improvement in end-to-end evaluation compared with conventional storage engine in low-selectivity cases. Moreover, the FPGA-based solution achieves 2.87x improvement on energy efficiency compared with the similar GPU-based acceleration solution.
C1 [Sun, Xuan; Xue, Chun Jason; Yu, Jinghuan; Kuo, Tei-Wei] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Peoples R China.
   [Liu, Xue] McGill Univ, Sch Comp Sci, Montreal, PQ, Canada.
C3 City University of Hong Kong; McGill University
RP Sun, X (corresponding author), City Univ Hong Kong, Dept Comp Sci, Hong Kong, Peoples R China.
EM xuansun-c@my.cityu.edu.hk; jasonxue@cityu.edu.hk;
   jinghuayu2-c@my.cityu.edu.hk; teiwkuo@cityu.edu.hk; xueliu@cs.mcgill.ca
OI KUO, TEI-WEI/0000-0003-1974-0394; YU, Jinghuan/0000-0001-9729-1841; SUN,
   Xuan/0000-0002-6023-7400
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CityU 11219319]
FX The work described in this paper was partial supported by a grant from
   the Research Grants Council of the Hong Kong Special Administrative
   Region, China (Project No. CityU 11219319) .
CR Aydonat U, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P55, DOI 10.1145/3020078.3021738
   Becher A, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P192, DOI 10.1109/FPT.2015.7393148
   Becher Andreas., 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL), P1
   Blaiech AG, 2019, J SYST ARCHITECT, V98, P331, DOI 10.1016/j.sysarc.2019.01.007
   Casper Jared, 2014, Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays, P151, DOI DOI 10.1145/2554688.2554787
   Chen Fei, 2014, P 11 ACM C COMP FRON, DOI [10.1145/2597917.2597929, DOI 10.1145/2597917.2597929]
   Chen R., 2015, Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, P240
   Chen XY, 2019, I C FIELD PROG LOGIC, P67, DOI 10.1109/FPL.2019.00020
   Cheng XT, 2017, CIKM'17: PROCEEDINGS OF THE 2017 ACM CONFERENCE ON INFORMATION AND KNOWLEDGE MANAGEMENT, P657, DOI 10.1145/3132847.3132916
   Dayan N, 2018, INT CONF MANAGE DATA, P505, DOI 10.1145/3183713.3196927
   Dennl C, 2012, ANN IEEE SYM FIELD P, P45, DOI 10.1109/FCCM.2012.18
   Gu B, 2016, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2016.23
   Halstead RJ, 2013, ANN IEEE SYM FIELD P, P17, DOI 10.1109/FCCM.2013.17
   He B., 2020, CIDR 2020
   He J, 2014, PROC VLDB ENDOW, V8, P329, DOI 10.14778/2735496.2735497
   István Z, 2017, PROC VLDB ENDOW, V10, P1202, DOI 10.14778/3137628.3137632
   Jiang W, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101775
   Jo I, 2016, PROC VLDB ENDOW, V9, P924
   Jun SW, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P1, DOI 10.1145/2749469.2750412
   Kobayashi R, 2018, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING IN ASIA-PACIFIC REGION (HPC ASIA 2018), P192, DOI 10.1145/3149457.3149479
   Krueger J, 2011, PROC VLDB ENDOW, V5, P61, DOI 10.14778/2047485.2047491
   Liu YQ, 2019, J SYST ARCHITECT, V98, P231, DOI 10.1016/j.sysarc.2019.08.001
   Mahajan D, 2018, PROC VLDB ENDOW, V11, P1317, DOI 10.14778/3236187.3236188
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Moussalli R, 2017, PROC INT CONF DATA, P1615, DOI 10.1109/ICDE.2017.238
   Owaida M, 2017, ANN IEEE SYM FIELD P, P211, DOI 10.1109/FCCM.2017.37
   Papaphilippou P, 2018, I C FIELD PROG LOGIC, P125, DOI 10.1109/FPL.2018.00030
   Park K., 2014, IEEE Data Eng. Bull., V37, P19
   Roozmeh M, 2017, 2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC)
   Ruan ZY, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P379
   Shata K, 2019, J SYST ARCHITECT, V97, P491, DOI 10.1016/j.sysarc.2019.02.013
   Sidler D, 2017, SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1659, DOI 10.1145/3035918.3058746
   Sukhwani B, 2012, INT CONFER PARA, P411
   Wang H., 2017, PARALLEL COMPUT
   Wang KB, 2014, PROC VLDB ENDOW, V7, P1011
   Wang ZH, 2016, PROCEEDINGS OF THE 4TH INTERNATIONAL WORKSHOP ON ENERGY HARVESTING AND ENERGY-NEUTRAL SENSING SYSTEMS (ENSSYS'16), P1, DOI [10.1109/ICAUMS.2016.8479999, 10.1145/2996884.2996885]
   Watanabe S, 2019, PROC INT CONF DATA, P686, DOI 10.1109/ICDE.2019.00067
   Woods L, 2014, PROC VLDB ENDOW, V7, P963, DOI 10.14778/2732967.2732972
   Xu Z, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101762
   Yuan Y, 2013, PROC VLDB ENDOW, V6, P817
NR 40
TC 7
Z9 9
U1 3
U2 27
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101908
DI 10.1016/j.sysarc.2020.101908
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100021
DA 2024-07-18
ER

PT J
AU Zhang, R
   Zhang, GF
   Liu, L
   Wang, C
   Wan, SH
AF Zhang, Rui
   Zhang, Guifa
   Liu, Lan
   Wang, Chen
   Wan, Shaohua
TI Anomaly detection in bitcoin information networks with multi-constrained
   meta path
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Anomaly detection; Bitcoin network; Constraint condition; Fusion
   similarity
AB As the most popular digital currency, Bitcoin has a high economic value, and its security has been paid more and more attention. Anomaly detection of Bitcoin has become a problem that must be solved. The existing Bitcoin anomaly detection methods only use static network models, and only the simple structural features such as node attributes and in/out-degree are considered to measure the similarities between nodes. Therefore, we propose a series of constrained anomaly detection algorithms for Bitcoin data. In our algorithms, we first construct a temporal Bitcoin network model for Bitcoin data. Then, combining time constraints, attribute constraints and structure constraints, a multi-constrained meta path is proposed on the basis of the meta path to specify the candidate sets, reference sets and similarity measurement strategies and detect local abnormal users and transactions that are of interest to users from static and dynamic angles with lower space-time overhead. Experiments on realworld Bitcoin data show that the constrained algorithms have certain improvements in recall, precision and F2 score when compared to the algorithms that only considers simple structural features such as node attributes and in/out-degree.
C1 [Zhang, Rui; Zhang, Guifa] Wuhan Univ Technol, Sch Comp Sci & Technol, Hubei Key Lab Transportat Internet Things, Wuhan, Peoples R China.
   [Liu, Lan] Cent China Normal Univ, Natl Engn Lab Educ Big Data, Wuhan, Peoples R China.
   [Wang, Chen] Huazhong Univ Sci & Technol, Internet Technol & Engn R&D Ctr ITEC, Sch Elect Informat & Commun, Wuhan, Peoples R China.
   [Wan, Shaohua] Zhongnan Univ Econ & Law, Sch Informat & Safety Engn, Wuhan, Peoples R China.
   [Wan, Shaohua] Nanjing Univ, Dept Comp Sci & Technol, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
C3 Wuhan University of Technology; Central China Normal University;
   Huazhong University of Science & Technology; Zhongnan University of
   Economics & Law; Nanjing University
RP Wan, SH (corresponding author), Zhongnan Univ Econ & Law, Sch Informat & Safety Engn, Wuhan, Peoples R China.; Wan, SH (corresponding author), Nanjing Univ, Dept Comp Sci & Technol, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
EM zhangrui@whut.edu.cn; gfzhang@whut.edu.cn; lanliu@mail.ccnu.edu.cn;
   chenwang@hust.edu.cn; shaohua.wan@ieee.org
RI Wang, Chen/E-3121-2010; Wan, Shaohua/L-8492-2019; Wan,
   Shaohua/B-9243-2014
OI Wang, Chen/0000-0003-1963-4954; Wan, Shaohua/0000-0001-7013-9081
FU National Natural Science Foundation of China [61872416, 61702204,
   61671216, 61871436, 51479159, 51879210, 61872415]; Fundamental Research
   Funds for the Central Universities of China [2019kfyXJJS017]; Open
   Research Project of Hubei Key Laboratory of Intelligent Geo-Information
   Processing [KLIGIP-2018A03]; Open Project of State Key Laboratory for
   Novel Software Technology [KFKT2019B17]; fund of Hubei Key Laboratory of
   Transportation Internet of Things [2018IOT004, 2019IOT004]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grants 61872416, 61702204, 61671216, 61871436,
   51479159, 51879210, 51879210 and 61872415; by the Fundamental Research
   Funds for the Central Universities of China under Grant 2019kfyXJJS017;
   by the Open Research Project of Hubei Key Laboratory of Intelligent
   Geo-Information Processing under Grant KLIGIP-2018A03, by the Open
   Project of State Key Laboratory for Novel Software Technology (no.
   KFKT2019B17); and by the fund of Hubei Key Laboratory of Transportation
   Internet of Things under Grant 2018IOT004 and 2019IOT004.
CR Agrawal B, 2016, INT SYMP PARA DISTR, P100, DOI 10.1109/ISPDC.2016.22
   Akoglu L, 2010, LECT NOTES ARTIF INT, V6119, P410
   [Anonymous], 2016, APPL INNOV REV, DOI DOI 10.1109/iCCECOME.2018.8658518
   [Anonymous], 2020, J SYST ARCHIT
   Apostolaki M, 2017, P IEEE S SECUR PRIV, P375, DOI 10.1109/SP.2017.29
   Bonneau J, 2015, P IEEE S SECUR PRIV, P104, DOI 10.1109/SP.2015.14
   Gao Z, 2020, ACM T MULTIM COMPUT, V16, DOI 10.1145/3377876
   Gupta Manish, 2013, Machine Learning and Knowledge Discovery in Databases. European Conference, ECML PKDD 2013. Proceedings: LNCS 8188, P557, DOI 10.1007/978-3-642-40988-2_36
   Han J, 2012, MOR KAUF D, P1
   Hassan A, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101776
   Hirshman J., 2013, UNSUPERVISED APPROAC, V3rd
   Huang BT, 2017, MULTIMED TOOLS APPL, V76, P20099, DOI 10.1007/s11042-017-4396-4
   Jha SC, 2013, INT BLACK SEA CONF, P102, DOI 10.1109/BlackSeaCom.2013.6623390
   Kondor D, 2014, PLOS ONE, V9, DOI 10.1371/journal.pone.0086197
   Kumari V, 2012, ANNU IEEE IND CONF, P694
   Li Nan., 2014, SIAM SDM, P82
   Li YC, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101705
   Liang YR, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101741
   Meiklejohn S, 2016, COMMUN ACM, V59, P86, DOI 10.1145/2896384
   Monamo P, 2016, INFO SECUR S AFR, P129, DOI 10.1109/ISSA.2016.7802939
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Pham Thai, 2016, CoRR abs/1611.03941
   Saad M, 2019, INT CON DISTR COMP S, P1175, DOI 10.1109/ICDCS.2019.00119
   Schuh F., 2015, BITSHARES 2 0 FINANC, P2017
   Shi C, 2017, IEEE T KNOWL DATA EN, V29, P17, DOI 10.1109/TKDE.2016.2598561
   Sun YZ, 2009, KDD-09: 15TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P797
   Sunt YZ, 2011, PROC VLDB ENDOW, V4, P992
   Wan SH, 2020, WIREL NETW, V26, P5579, DOI 10.1007/s11276-019-02195-0
   Wan SH, 2020, COMPUT NETW, V168, DOI 10.1016/j.comnet.2019.107036
   Wan SH, 2020, COMPUT COMMUN, V149, P99, DOI 10.1016/j.comcom.2019.10.012
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Wang C, 2020, IEEE T SUST COMPUT, V5, P365, DOI 10.1109/TSUSC.2019.2930526
   Wang C, 2014, WIREL NETW, V20, P2409, DOI 10.1007/s11276-014-0757-3
   Xi YL, 2020, SIGNAL PROCESS-IMAGE, V80, DOI 10.1016/j.image.2019.115648
   Zhang QY, 2019, J SYST ARCHITECT, V95, P67, DOI 10.1016/j.sysarc.2019.01.008
   Zhang R, 2019, COMPUT NETW, V162, DOI 10.1016/j.comnet.2019.106861
   Zhao P, 2018, IEEE INTERNET THINGS, V5, P1033, DOI 10.1109/JIOT.2018.2799545
   Zhou YY, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101754
NR 38
TC 9
Z9 11
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101829
DI 10.1016/j.sysarc.2020.101829
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400014
DA 2024-07-18
ER

PT J
AU Khan, K
   Mehmood, A
   Khan, S
   Khan, MA
   Iqbal, Z
   Mashwani, WK
AF Khan, Khalid
   Mehmood, Amjad
   Khan, Shafiullah
   Khan, Muhammad Altaf
   Iqbal, Zeeshan
   Mashwani, Wali Khan
TI A survey on intrusion detection and prevention in wireless ad-hoc
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Ad hoc networks; Intrusion detection system; IDS; MANETs; WSN; Security
ID DETECTION SYSTEM; ANOMALY DETECTION; DETECTION SCHEME; SECURITY; ENERGY;
   TEMPERATURE; MECHANISM; TAXONOMY; AWARE; MODEL
AB Ad hoc networks have been serving us in one way or the other, for two decades, through their vast variety of applications in majority fields. Due to their features such as hostile deployments, high level of mobility, limited resources and physical insecurity, they are in front line to attackers. First line of defense (cryptographic techniques, fire walls etc.) stops these attacks. But what would happen if the attacker break through this defense system? Second of line of defense also called intrusion detection system (IDS), would stop and mitigate these threats before they harm the network or its resources. Various schemes have been proposed to provide quality IDS that could mitigate the latest threats in ad hoc networks. In this review paper, we gave a detailed overview of ad hoc networks in the start. We explored ad hoc networks security followed by description about IDS. Next, we elaborated the taxonomy of IDS, containing types of IDS based on numerous parameters. In the trailing section, we compared wide variety of IDS schemes based on different methodology/techniques, to show their importance and performance in the field of intrusion detection. Finally, we concluded the paper with informative future research directions in the state of the art research fields that would open up ways for researchers in that area.
C1 [Khan, Khalid; Mehmood, Amjad; Khan, Shafiullah; Khan, Muhammad Altaf; Iqbal, Zeeshan] Kohat Univ Sci & Technol, Inst Comp, Kpk, Pakistan.
   [Mashwani, Wali Khan] Kohat Univ Sci & Technol, Dept Math, Kpk, Pakistan.
RP Khan, K (corresponding author), Kohat Univ Sci & Technol, Inst Comp, Kpk, Pakistan.
EM skhan@kust.edu.pk
RI Mashwani, Wali Khan Mashwaniii/R-1180-2019; Khan,
   Shafiullah/A-9446-2011; Khan, Khalid/AAG-6067-2021
OI Mashwani, Wali Khan Mashwaniii/0000-0002-5081-741X; Khan,
   Khalid/0000-0002-4362-2278; iqbal, zeeshan/0000-0002-4663-299X; Khan,
   S/0000-0001-8363-2051; Mehmood, Prof. Dr. Amjad/0000-0003-3941-4617
CR Abdel-Azim Mohammed, 2017, International Journal of Communication Networks and Information Security, V9, P187
   [Anonymous], P 1 ACM INT WORKSH Q
   [Anonymous], P 5 IEEE EUR PERS MO
   [Anonymous], P INT C COMP SCI ICC
   [Anonymous], P ACM WORKSH GAM THE
   [Anonymous], P INT C NETW DIG TEC
   [Anonymous], P 14 NAT COMP SEC C
   [Anonymous], P INT C AD HOC NETW
   [Anonymous], P 9 IEEE IFSA WORLD
   [Anonymous], P IEEE INT C WIR MOB
   [Anonymous], P INT C REC ADV INTR
   [Anonymous], P IEEE INT C MOB ADH
   [Anonymous], P 4 IEEE INT C WIR C
   [Anonymous], P IEEE INT C SIGN PR
   [Anonymous], 2003, P 23 IEEE INT C DIST
   [Anonymous], P 7 IEEE COMP INF SY
   [Anonymous], P IEEE INT C PERV SE
   [Anonymous], RES REPORT
   [Anonymous], P IEEE INT C EM TREN
   [Anonymous], P 12 IEEE INT WORKSH
   [Anonymous], 2006, ANN TELECOMMUN
   [Anonymous], SECURITY SELF ORGANI
   [Anonymous], INT J SCI RES
   [Anonymous], P 2 IEEE INT C INF T
   [Anonymous], P 6 ANN ACM INT C MO
   [Anonymous], P 3 IEEE NAT C EM TR
   [Anonymous], P IEEE INT C COMM IC
   [Anonymous], P INT C COMM TECHN I
   [Anonymous], P INT C ADV PAR DIST
   [Anonymous], P IEEE INT C DISTR C
   [Anonymous], P IEEE AS PAC C INN
   [Anonymous], P INT C EM TECHN ICE
   [Anonymous], P IEEE 6 INT C AV RE
   [Anonymous], SECURITY AD HOC NETW
   [Anonymous], P INT C PERS WIR COM
   [Anonymous], P IEEE 14 INT C INT
   [Anonymous], INFRASTRUCTURELESS W
   [Anonymous], P 2 ACM INT S MOB AD
   [Anonymous], P S APPL INT WORKSH
   [Anonymous], NIST SPECIAL PUBLICA
   [Anonymous], 2010, INT J COMPUTER APPL
   [Anonymous], P IEEE INT C REC TRE
   [Anonymous], P IEEE SMC 5 ANN INF
   [Anonymous], P INT C ADV POW EL I
   [Anonymous], P 31 ANN IEEE INT CO
   [Anonymous], 1994, P 17 NAT COMP SEC C
   [Anonymous], P IEEE INT C SYST MA
   [Anonymous], P 6 ACM ANN INT C MO
   [Anonymous], P NAT INF SYST SEC C
   [Anonymous], P 20 ANN IEEE COMP S
   [Anonymous], NATL I STANDARDS TEC
   [Anonymous], P IEEE INT C WIR MOB
   [Anonymous], P 18 TEL FOR TELFOR
   [Anonymous], P INT C REC ADV INTR
   [Anonymous], P WORKSH MOD OPT MOB
   [Anonymous], P 5 NAT C INF SYST S
   [Anonymous], P IEEE INT C MACH LE
   [Anonymous], P 1 ACM WORKSH SECUR
   [Anonymous], P EEE INT C COMP COM
   [Anonymous], P 10 IEEE INT C COMP
   [Anonymous], P 3 IEEE INT C EM SE
   [Anonymous], P 6 ANN IEEE SMC INF
   [Anonymous], P 2 PAC AS C WEB MIN
   [Anonymous], LOGGING MONITORING D
   [Anonymous], P 23 NAT INF SEC C M
   [Anonymous], P 4 C TECHN INF SEC
   [Anonymous], P INT C INF PROC MAN
   [Anonymous], P IEEE WIR COMM NETW
   [Anonymous], COMMUNICATIONS ACM
   [Anonymous], P INT C INT SYST COM
   [Anonymous], TECHNICAL REPORT
   [Anonymous], P IEEE GLOB TEL C GL
   [Anonymous], P INT C FUT GEN COMM
   [Anonymous], INT J ENG ADV TECHNO
   [Anonymous], P IEEE INT C ADV COM
   [Anonymous], P IEEE INT C WIR COM
   [Anonymous], P 2 IEEE WORKSH MOB
   [Anonymous], P 12 INT C PAR DISTR
   [Anonymous], P MIL COMM C
   [Anonymous], P IEEE INT C REC TRE
   [Anonymous], P 3 IEEE INT C COMP
   Awodele Oludele, 2009, Journal of Issues in Informing Science and Information Technology Journal, V6, P631
   Aydin MA, 2009, COMPUT ELECTR ENG, V35, P517, DOI 10.1016/j.compeleceng.2008.12.005
   Benesty J, 2003, SIG COM TEC, P1
   Blazevic L, 2001, IEEE COMMUN MAG, V39, P166, DOI 10.1109/35.925685
   Boukerch A, 2007, COMPUT COMMUN, V30, P2413, DOI 10.1016/j.comcom.2007.04.022
   Buchegger S., 2002, P ACM MOBIHOC
   Buttyan L., 2001, TECHNICAL REPORT
   Butun I, 2014, IEEE COMMUN SURV TUT, V16, P266, DOI 10.1109/SURV.2013.050113.00191
   Capkun S., 2002, Cluster Computing, V5, P157, DOI 10.1023/A:1013933626682
   Chandola V, 2009, ACM COMPUT SURV, V41, DOI 10.1145/1541880.1541882
   Cheng BC, 2011, COMPUT COMMUN, V34, P310, DOI 10.1016/j.comcom.2010.06.015
   de Castro L.N., 2002, ARTIFICIAL NEURAL NE
   Debar H, 1999, COMPUT NETW, V31, P805, DOI 10.1016/S1389-1286(98)00017-6
   Deng HM, 2003, IEEE VTS VEH TECHNOL, P2147, DOI 10.1109/VETECF.2003.1285404
   Deng S, 2017, IET CONTROL THEORY A, V11, P1822, DOI 10.1049/iet-cta.2016.1401
   Di Pietro R, 2014, COMPUT COMMUN, V51, P1, DOI 10.1016/j.comcom.2014.06.003
   Feigenbaum J, 2005, DISTRIB COMPUT, V18, P61, DOI 10.1007/s00446-005-0122-y
   Fung C, 2011, J NETW SYST MANAG, V19, P257, DOI 10.1007/s10922-010-9176-7
   García-Teodoro P, 2009, COMPUT SECUR, V28, P18, DOI 10.1016/j.cose.2008.08.003
   Heckerman D, 2008, STUD COMPUT INTELL, V156, P33
   Hoang XD, 2009, J NETW COMPUT APPL, V32, P1219, DOI 10.1016/j.jnca.2009.05.004
   Hua Wei, 2010, International Journal of Communications, Networks and System Sciences, V3, P602, DOI 10.4236/ijcns.2010.37080
   ILGUN K, 1995, IEEE T SOFTWARE ENG, V21, P181, DOI 10.1109/32.372146
   Jacoby GA, 2007, IEEE WIREL COMMUN, V14, P53, DOI 10.1109/MWC.2007.4300984
   Julisch K., 2002, Applications of data mining in computer security, P33, DOI DOI 10.1007/978-1-4615-0953-0_2
   Kabiri P., 2011, International Journal of Network Security, V12, P42
   Kachirski O., 2003, P 36 ANN HAW INT C S
   Kim H, 2006, AEU-INT J ELECTRON C, V60, P248, DOI 10.1016/j.aeue.2005.05.012
   Kim Jungwon, 2007, Natural Computing, V6, P413, DOI 10.1007/s11047-006-9026-4
   Kurosawa S., 2007, International Journal of Network Security, P338
   Lauf AP, 2010, AD HOC NETW, V8, P253, DOI 10.1016/j.adhoc.2009.08.002
   Lee S, 2011, EXPERT SYST APPL, V38, P14891, DOI 10.1016/j.eswa.2011.05.058
   Li TT, 2019, J SYST ARCHITECT, V98, P79, DOI 10.1016/j.sysarc.2019.07.001
   Liao HJ, 2013, J NETW COMPUT APPL, V36, P16, DOI 10.1016/j.jnca.2012.09.004
   Liu J, 2009, IEEE T WIREL COMMUN, V8, P806, DOI 10.1109/TWC.2009.071036
   Liu Y., 2006, INT J SECURITY NETWO, V1, P243
   Liu YN, 2016, KSII T INTERNET INF, V10, P3852, DOI 10.3837/tiis.2016.08.023
   Lo N.-W., 2013, Intelligent Technologies and Engineering Systems, V234, P59
   Manshaei MH, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480742
   Marchang N, 2008, AD HOC NETW, V6, P508, DOI 10.1016/j.adhoc.2007.04.003
   Mazhar N, 2011, APPL SOFT COMPUT, V11, P5695, DOI 10.1016/j.asoc.2011.03.021
   McHugh J., 2000, ACM Transactions on Information and Systems Security, V3, P262, DOI 10.1145/382912.382923
   Meisel M, 2010, COMPUT NETW, V54, P901, DOI 10.1016/j.comnet.2009.08.022
   Michiardi P, 2002, INT FED INFO PROC, V100, P107
   Moudni Houda, 2018, International Journal of Communication Networks and Information Security, V10, P366
   Nadiammai G., 2013, RES J APPL SCI ENG T, V6, P2914
   Nakayama H, 2009, IEEE T VEH TECHNOL, V58, P2471, DOI 10.1109/TVT.2008.2010049
   Nazarudin DAA, 2017, J FUNDAM APPL SCI, V9, P600, DOI 10.4314/jfas.v9i6s.45
   Ngadi M., 2008, The International Journal of Computer Science and Security, V2, P1
   Norris J. R., 1998, CAMBRIDGE SERIES STA
   Onashoga Saidat Adebukola, 2009, Journal of Issues in Informing Science and Information Technology Journal, V6, P669
   Otrok H, 2008, COMPUT COMMUN, V31, P708, DOI 10.1016/j.comcom.2007.10.024
   Patcha A., 2006, INT J NETWORK SECURI, V2, P131
   Patcha A, 2007, COMPUT NETW, V51, P3448, DOI 10.1016/j.comnet.2007.02.001
   Pearl J., 1988, PROBABILISTIC REASON
   Perrig A, 2004, COMMUN ACM, V47, P53, DOI 10.1145/990680.990707
   Qian LJ, 2007, J NETW COMPUT APPL, V30, P308, DOI 10.1016/j.jnca.2005.07.003
   Quinlan J. R., 1993, PROGRAMS MACHINE LEA
   Ramachandran C, 2008, COMPUT COMMUN, V31, P3855, DOI 10.1016/j.comcom.2008.04.012
   Razak SA, 2008, AD HOC NETW, V6, P1151, DOI 10.1016/j.adhoc.2007.11.004
   Sabahi F., 2008, P 3 INT C SYST NETW
   Sanzgiri K, 2002, 10TH IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS, PROCEEDINGS, P78, DOI 10.1109/ICNP.2002.1181388
   Schneier B., 2000, Digital Security in a Networked World
   Sen S, 2011, COMPUT NETW, V55, P3441, DOI 10.1016/j.comnet.2011.07.001
   Sharma S, 2018, VEH COMMUN, V12, P138, DOI 10.1016/j.vehcom.2018.04.005
   Sharma Tripti., 2011, International Journal of Engineering and Advanced Technology (IJEAT), V1, P28
   Sobh TS, 2006, COMPUT STAND INTER, V28, P670, DOI 10.1016/j.csi.2005.07.002
   Stallings W., 1998, CRYPTOGRAPHY NETWORK, Vsecond
   Stamouli I., 2005, P 6 IEEE INT S WORLD
   Sun B, 2003, IEEE IC COMP COM NET, P25, DOI 10.1109/ICCCN.2003.1284145
   Sun B, 2007, INT J COMMUN SYST, V20, P695, DOI 10.1002/dac.853
   Swain Jhum, 2017, International Journal of Communication Networks and Information Security, V9, P450
   Thamilarasu G, 2012, SECUR COMMUN NETW, V5, P364, DOI 10.1002/sec.320
   Ultsch A., 2005, ESOM MAPS TOOLS CLUS
   Vapnik V., 2013, The nature of statistical learning theory
   Vigna G., 1999, Journal of Computer Security, V7, P37
   Wahyudi Bisyron, 2018, International Journal of Communication Networks and Information Security, V10, P295
   Wang W, 2013, INFORM SCIENCES, V220, P580, DOI 10.1016/j.ins.2012.07.036
   Wang W, 2009, SECUR COMMUN NETW, V2, P669, DOI 10.1002/sec.108
   Wang Y., 2004, P 5 ANN IEEE SMC INF
   Wedde H, 2005, P 7 ANN C GEN EV COM
   Wu SX, 2010, APPL SOFT COMPUT, V10, P1, DOI 10.1016/j.asoc.2009.06.019
   Xenakis C, 2011, COMPUT SECUR, V30, P63, DOI 10.1016/j.cose.2010.10.008
   Yan KG, 2019, J SYST ARCHITECT, V98, P126, DOI 10.1016/j.sysarc.2019.07.004
   Yang H, 2004, IEEE WIREL COMMUN, V11, P38, DOI 10.1109/MWC.2004.1269716
   Yeung DY, 2003, PATTERN RECOGN, V36, P229, DOI 10.1016/S0031-3203(02)00026-2
   Yi P, 2008, J SYST ENG ELECTRON, V19, P851, DOI 10.1016/S1004-4132(08)60163-2
   Zeeshan M., 2017, International Journal of Communication Networks and Information Security, V9, P157
   Zhang YG, 2003, WIREL NETW, V9, P545, DOI 10.1023/A:1024600519144
   Zhou CV, 2010, COMPUT SECUR, V29, P124, DOI 10.1016/j.cose.2009.06.008
NR 171
TC 40
Z9 41
U1 1
U2 23
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2020
VL 105
AR 101701
DI 10.1016/j.sysarc.2019.101701
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5UA
UT WOS:000526784500001
DA 2024-07-18
ER

PT J
AU Dai, XT
   Burns, A
AF Dai, Xiaotian
   Burns, Alan
TI Period adaptation of real-time control tasks with fixed-priority
   scheduling in cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber-physical systems; Control-scheduling co-design; Period adaptation;
   Adaptive scheduling; Digital twin; Model-based engineering; Ada
ID SCHEDULABILITY
AB Long-lived, non-stop cyber-physical systems (CPS) are subject to evolutionary changes that can undermine the guarantees of schedulability that were verified at the time of deployment. At the same time, knowledge gleamed from extended periods of execution can be exploited to reduce the uncertainties that were inevitably presented in the system models that are used to define the temporal behaviours of the control tasks. In this paper we utilise this knowledge and present an adaptation method that actively extends the period of control tasks at run-time based on historical measurements. This can lead to lower power consumption or to the accommodation of increased computation resource demands from other components of the CPS. The method relies on online monitoring and model-based prediction to degrade control performance while having a minimal and acceptable impact on ongoing operations. Cloud-based computing is used to facilitate decision making and offload the local computation. We evaluate the effectiveness of the proposed method through control-scheduling co-simulation.
C1 [Dai, Xiaotian; Burns, Alan] Univ York, Dept Comp Sci, York, N Yorkshire, England.
C3 University of York - UK
RP Dai, XT (corresponding author), Univ York, Dept Comp Sci, York, N Yorkshire, England.
EM xiaotian.dai@york.ac.uk; alan.burns@york.ac.uk
RI Dai, Xiaotian/AAE-9820-2020
OI Dai, Xiaotian/0000-0002-6669-5234
CR [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2018, THESIS
   [Anonymous], [No title captured]
   [Anonymous], 2004, P 10 INT C REAL TIME
   Arzen K.-E., 2017, CYBER PHYS SYSTEMS, P165
   Årzén KE, 2005, CONTROL ENGN SER BIR, P377
   Årzén KE, 2000, IEEE DECIS CONTR P, P4865, DOI 10.1109/CDC.2001.914701
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Brock B, 2003, IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, P416, DOI 10.1109/SOC.2003.1241556
   Burns Alan, 2008, Journal of Computing Science and Engineering, V2, P74, DOI 10.5626/JCSE.2008.2.1.074
   Calkins H, 2017, J ARRYTHM, V33, P369, DOI 10.1016/j.joa.2017.08.001
   Chantem T, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P168, DOI 10.1109/ECRTS.2008.35
   Dai J, 2017, 2017 2ND IEEE INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND BIG DATA ANALYSIS (ICCCBDA 2017), P87
   Dai XT, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358213
   Kerasiotis F, 2008, 2010 FOURTH INTERNATIONAL CONFERENCE ON SENSOR TECHNOLOGIES AND APPLICATIONS (SENSORCOMM), P525, DOI 10.1109/SENSORCOMM.2010.85
   Kwei-Jay Lin, 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P96, DOI 10.1109/REAL.1988.51105
   Liu J.W., 1991, Algorithms for Scheduling Imprecise Computations
   Lu C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P56, DOI 10.1109/REAL.1999.818828
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   Martí P, 2004, REAL TIM SYST SYMP P, P161, DOI 10.1109/REAL.2004.39
   Ryu M, 1998, INTEGR COMPUT-AID E, V5, P261
   Seto DB, 1996, REAL TIM SYST SYMP P, P13, DOI 10.1109/REAL.1996.563693
   Shin KG, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P29, DOI 10.1109/EMRTS.1999.777447
NR 27
TC 17
Z9 19
U1 3
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2020
VL 103
AR 101691
DI 10.1016/j.sysarc.2019.101691
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KO0AO
UT WOS:000515208600008
OA Green Accepted, hybrid
DA 2024-07-18
ER

PT J
AU Feng, ZW
   Guan, N
   Lv, MS
   Liu, WC
   Deng, QX
   Liu, X
   Yi, W
AF Feng, Zhiwei
   Guan, Nan
   Lv, Mingsong
   Liu, Wenchen
   Deng, Qingxu
   Liu, Xue
   Yi, Wang
TI Efficient drone hijacking detection using two-step GA-XGBoost
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber-physical system; UAV; Security; GPS spoofing; Machine learning
AB With the fast growth of civilian drones, their security problems meet significant challenges. A commercial drone may be hijacked by Global Positioning System (GPS)-spoofing attacks for illegal activities, such as terrorist attacks. Ideally, comparing positions respectively estimated by GPS and Inertial Navigation System (INS) can detect such attacks, while the results may always get fault because of the accumulated errors over time in INS. Therefore, in this paper, we propose a two-step GA-XGBoost method to detect GPS-spoofing attacks that just uses GPS and Inertial Measurement Unit (IMU) data. However, tunning the proper values of XGBoost parameters directly on the drone to achieve high prediction results consumes lots of resources which would influence the real-time performance of the drone. The proposed method separates the training phase into offboard step and onboard step. In offboard step, model is first trained by flight logs, and the training parameter values are automatically tuned by Genetic Algorithm (GA). Once the offboard model is trained, it could be uploaded to drones. To adapt our method to drones with different types of sensors and improve the correctness of prediction results, in onboard step, the model is further trained when a drone starts a mission. After onboard training finishes, the proposed method switches to the prediction mode. Besides, our method does not require any extra onboard hardware. The experiments with a real quadrotor drone also show the detection correctness is 96.3% and 100% in hijacked and non-hijacked cases at each sampling time respectively. Moreover, our method can achieve 100% detection correctness just within 1 s just after the attacks start.
C1 [Feng, Zhiwei; Lv, Mingsong] Northeastern Univ, Shenyang, Peoples R China.
   [Deng, Qingxu] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
   [Feng, Zhiwei] Univ Illinois, Champaign, IL USA.
   [Guan, Nan] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
   [Liu, Wenchen] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
   [Liu, Xue] McGill Univ, Sch Comp Sci, Montreal, PQ, Canada.
   [Yi, Wang] Uppsala Univ, Uppsala, Sweden.
C3 Northeastern University - China; Northeastern University - China;
   University of Illinois System; University of Illinois Urbana-Champaign;
   Hong Kong Polytechnic University; Nanyang Technological University;
   McGill University; Uppsala University
RP Feng, ZW (corresponding author), Northeastern Univ, Shenyang, Peoples R China.
EM fengzw@stumail.neu.edu.cn; dengqx@mail.neu.edu.cn
RI Feng, Zhiwei/JYP-1132-2024; WU, SHAN/KGM-5484-2024; wang,
   yi/KBB-3614-2024
OI Guan, Nan/0000-0003-3775-911X; Lyu, Mingsong/0000-0002-4489-745X; Feng,
   Zhiwei/0000-0002-6101-8656
FU National Key R&D Program of China [2016YFC0801607]; National Natural
   Science Foundation of China (NSFC) [61772123, 61903356, 61602104];
   National Natural Science Foundation of Liaoning province [20180520029];
   China Scholarship Council [201706080092]
FX This work is partially supported by the National Key R&D Program of
   China under Grant 2016YFC0801607, the National Natural Science
   Foundation of China (NSFC) under Grant 61772123, 61903356 and 61602104,
   the National Natural Science Foundation of Liaoning province under Grant
   20180520029 and China Scholarship Council under Grant 201706080092.
CR Altawy R, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/3001836
   [Anonymous], J GUID CONTROL DYN
   [Anonymous], SENSORS
   [Anonymous], IEEE T AEROSP ELECT
   [Anonymous], HDB UNMANNED AERIAL
   [Anonymous], AIRPOWER J
   Boujelben O, 2018, J SYST ARCHITECT, V88, P54, DOI 10.1016/j.sysarc.2018.05.010
   Broumandan A, 2015, GPS SOLUT, V19, P475, DOI 10.1007/s10291-014-0407-3
   Chen JY, 2019, DES AUT TEST EUROPE, P1222, DOI [10.23919/DATE.2019.8714888, 10.23919/date.2019.8714888]
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Feng ZW, 2019, ACM T EMBED COMPUT S, V17, DOI 10.1145/3289390
   Feng ZW, 2017, DES AUT TEST EUROPE, P1414, DOI 10.23919/DATE.2017.7927214
   Goldschmidt T, 2018, J SYST ARCHITECT, V84, P28, DOI 10.1016/j.sysarc.2018.03.002
   Jablkowski B, 2017, J SYST ARCHITECT, V73, P17, DOI 10.1016/j.sysarc.2016.11.001
   Kerns AJ, 2014, J FIELD ROBOT, V31, P617, DOI 10.1002/rob.21513
   Khanafseh S, 2014, IEEE POSITION LOCAT, P1232, DOI 10.1109/PLANS.2014.6851498
   Klös V, 2018, J SYST ARCHITECT, V85-86, P28, DOI 10.1016/j.sysarc.2018.03.004
   Ledvina BM, 2010, P INT TECH M I NAVIG, P698
   Madroñal D, 2017, J SYST ARCHITECT, V80, P30, DOI 10.1016/j.sysarc.2017.08.002
   Mead J., 2016, 2016 IEEE AS HARDW O, P1
   Mitchell M., 1998, INTRO GENETIC ALGORI
   Myrick WL, 2015, IEEE MILIT COMMUN C, P1497, DOI 10.1109/MILCOM.2015.7357656
   Panice G., 2017, 2017 23 INT C AUT CO, P1
   Ranganathan A, 2016, MOBICOM'16: PROCEEDINGS OF THE 22ND ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P348, DOI 10.1145/2973750.2973753
   Sedjelmaci H, 2018, IEEE T SYST MAN CY-S, V48, P1594, DOI 10.1109/TSMC.2017.2681698
   Stein A, 2017, J SYST ARCHITECT, V75, P79, DOI 10.1016/j.sysarc.2017.01.010
   Tippenhauer NO, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P75
   Usach H, 2018, J SYST ARCHITECT, V90, P94, DOI 10.1016/j.sysarc.2018.09.003
   Warner M, 2002, TLS-TIMES LIT SUPPL, P19
   Wesson KD, 2018, IEEE T AERO ELEC SYS, V54, P739, DOI 10.1109/TAES.2017.2765258
   Zhang DH, 2018, IEEE ACCESS, V6, P21020, DOI 10.1109/ACCESS.2018.2818678
NR 31
TC 29
Z9 31
U1 1
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2020
VL 103
AR 101694
DI 10.1016/j.sysarc.2019.101694
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KO0AO
UT WOS:000515208600001
DA 2024-07-18
ER

PT J
AU Stewart, R
   Berthomieu, B
   Garcia, P
   Ibrahim, I
   Michaelson, G
   Wallace, A
AF Stewart, Robert
   Berthomieu, Bernard
   Garcia, Paulo
   Ibrahim, Idris
   Michaelson, Greg
   Wallace, Andrew
TI Verifying parallel dataflow transformations with model checking and its
   application to FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dataflow; FPGAs; Model checking; Program transformation; Parallelism
ID PETRI; NETS
AB Dataflow languages are widely used for programming real-time embedded systems. They offer high level abstraction above hardware, and are amenable to program analysis and optimisation. This paper addresses the challenge of verifying parallel program transformations in the context of dynamic dataflow models, where the scheduling behaviour and the amount of data each actor computes may depend on values only known at runtime.
   We present a Linear Temporal Logic (LTL) model checking approach to verify a dataflow program transformation, using three LTL properties to identify cyclostatic actors in dynamic dataflow programs. The workflow abstracts dataflow actor code to Fiacre specifications to search for counterexamples of the LTL properties using the Tina model checker. We also present a new refactoring tool for the Orcc dataflow programming environment, which applies the parallelising transformation to cyclostatic actors. Parallel refactoring using verified transformations speedily improves FPGA performance, e.g.15.4 x speedup with 16 actors.
C1 [Stewart, Robert; Ibrahim, Idris; Michaelson, Greg] Heriot Watt Univ, Math & Comp Sci, Edinburgh, Midlothian, Scotland.
   [Wallace, Andrew] Heriot Watt Univ, Engn & Phys Sci, Edinburgh, Midlothian, Scotland.
   [Garcia, Paulo] Carleton Univ, Fac Engn & Design, Ottawa, ON, Canada.
   [Berthomieu, Bernard] Univ Toulouse, CNRS, LAAS, Toulouse, France.
C3 Heriot Watt University; Heriot Watt University; Carleton University;
   Universite de Toulouse; Centre National de la Recherche Scientifique
   (CNRS)
RP Stewart, R (corresponding author), Heriot Watt Univ, Math & Comp Sci, Edinburgh, Midlothian, Scotland.
EM r.stewart@hw.ac.uk
OI Stewart, Robert/0000-0003-0365-693X; Wallace, Andrew/0000-0003-4425-8591
FU Engineering and Physical Research Council [EP/K009931/1, EP/N014758/1,
   EP/N028201/1]; Scottish Funding Council; EPSRC [EP/N028201/1,
   EP/N014758/1, EP/K009931/1] Funding Source: UKRI
FX We acknowledge the support of the Engineering and Physical Research
   Council grant references EP/K009931/1 (Programmable embedded platforms
   for remote and compute intensive image processing applications),
   EP/N014758/1 (The Integration and Interaction of Multiple Mathematical
   Reasoning Processes) and EP/N028201/1 (Border Patrol: Improving Smart
   Device Security through Type-Aware Systems Design), and the Scottish
   Funding Council for a SICSA Postdoctoral and Early Career Researcher
   Exchanges grant.
CR [Anonymous], 2013, P 21 ACM INT C MULT, DOI DOI 10.1145/2502081.2502231
   [Anonymous], 2017, P IEEE INT C DES ARC, DOI DOI 10.1109/DASIP.2017.8122128
   [Anonymous], 2018, SIM
   Berthomieu B, 2004, INT J PROD RES, V42, P2741, DOI [10.1080/00207540412331312688, 10.1080/00207540410001705257]
   BERTHOMIEU B, 2008, FIACRE INTERMEDIATE
   Berthomieu B., 2012, TECHNICAL REPORT
   Bezati E., 2011, DASIP 2011, P186
   Bezati E., 2015, THESIS
   Bezati E, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P227, DOI 10.1109/SAMOS.2016.7818352
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Blumofe RD, 1996, J PARALLEL DISTR COM, V37, P55, DOI 10.1006/jpdc.1996.0107
   Brown C., 2011, International Symposium on Formal Methods for Components and Objects, P237
   Brown C, 2014, INT J PARALLEL PROG, V42, P564, DOI 10.1007/s10766-013-0266-5
   Brunet SC, 2013, IEEE INT SYMP CIRC S, P1384, DOI 10.1109/ISCAS.2013.6572113
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Eker J., 2003, TECHNICAL REPORT
   Geilen M, 2005, DES AUT CON, P819
   Grobelna I, 2018, J SYST ARCHITECT, V89, P1, DOI 10.1016/j.sysarc.2018.06.005
   Grov Gudmund, 2010, Higher-Order and Symbolic Computation, V23, P191, DOI 10.1007/s10990-011-9067-y
   Grov G., 2009, THESIS
   Hammond K, 2003, LECT NOTES COMPUT SC, V2830, P37
   Hammond K, 2003, LECT NOTES COMPUT SC, V3016, P127
   HANEN C, 1995, DISCRETE APPL MATH, V57, P167, DOI 10.1016/0166-218X(94)00102-J
   Jain T, 2017, IEEE SYM PARA DISTR, P229, DOI 10.1109/IPDPSW.2017.50
   Janneck J. W., 2003, Formal Aspects of Computing, V15, P349, DOI 10.1007/s00165-003-0016-3
   Janneck JW, 2011, J SIGNAL PROCESS SYS, V63, P241, DOI 10.1007/s11265-009-0397-5
   LAMPORT L, 1994, ACM T PROGR LANG SYS, V16, P872, DOI 10.1145/177492.177726
   LAUWEREINS R, 1995, COMPUTER, V28, P35, DOI 10.1109/2.347998
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Loidl H. W., 2011, INT S TRENDS FUNCT P, P82
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Murray DG, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P439, DOI 10.1145/2517349.2522738
   Pelcat M, 2014, 2014 6TH EUROPEAN EMBEDDED DESIGN IN EDUCATION AND RESEARCH CONFERENCE (EDERC), P36, DOI 10.1109/EDERC.2014.6924354
   Serot Jocelyn., 2013, Embedded Systems Design with FPGAs, P201
   Stewart R., 2019, OPEN ACCESS DATASET, DOI [10.17861/85ff96b4-2c6b-4f58-8322-74f0ab45f684, DOI 10.17861/85FF96B4-2C6B-4F58-8322-74F0AB45F684]
   Stewart R., 2018, TRETS, V11
   Stewart R, 2017, J SIGNAL PROCESS SYS, V87, P3, DOI 10.1007/s11265-015-1044-y
   Synflow, 2015, CX PROGR LANG
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Zhu XY, 2015, LECT NOTES COMPUT SC, V9109, P551, DOI 10.1007/978-3-319-19249-9_34
NR 42
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2019
VL 101
AR 101657
DI 10.1016/j.sysarc.2019.101657
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JW2NK
UT WOS:000502894200007
OA hybrid
DA 2024-07-18
ER

PT J
AU Chiu, MT
   You, YP
AF Chiu, Ming-Tsung
   You, Yi-Ping
TI CLPKM: A checkpoint-based preemptive multitasking framework for OpenCL
   kernels
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE GPGPU; OpenCL; Preemption; Software checkpointing
AB Heterogeneous computing has become popular in the past decade. Many frameworks have been proposed to provide a uniform way to program for accelerators, such as GPUs, DSPs, and FPGAs. Among them, an open and royalty-free standard, OpenCL, is widely adopted by the industry. However, many OpenCL-enabled accelerators and the standard itself do not support preemptive multitasking. To the best of our knowledge, previously proposed techniques are not portable or cannot handle ill-designed kernels (the codes that are executed on the accelerators), which will never ever finish. This paper presents a framework (called CLPKM) that provides an abstraction layer between OpenCL applications and the underlying OpenCL runtime to enable preemption of a kernel execution instance based on a software checkpointing mechanism. CLPKM includes (1) an OpenCL runtime library that intercepts OpenCL API calls, (2) a source-to-source compiler that performs the preemption-enabling transformation, and (3) a daemon that schedules OpenCL tasks using priority-based preemptive scheduling techniques. Experiments demonstrated that CLPKM reduced the slowdown of high-priority processes from 4.66x to 1.52-2.23x under up to 16 low-priority, heavy-workload processes running in the background and caused an average of 3.02-6.08x slowdown for low-priority processes.
C1 [Chiu, Ming-Tsung; You, Yi-Ping] Natl Chiao Tung Univ, Dept Comp Sci, Coll Comp Sci, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP You, YP (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, Coll Comp Sci, Hsinchu, Taiwan.
EM ypyou@cs.nctu.edu.tw
OI You, Yi-Ping/0000-0002-4455-3147
FU Ministry of Science and Technology, Taiwan [MOST 107-2221-E-009-011-MY3]
FX This study was partially supported by the Ministry of Science and
   Technology, Taiwan under grant MOST 107-2221-E-009-011-MY3.
CR [Anonymous], 2016, NVIDIA TESL P100 WHI
   Basaran C, 2012, EUROMICRO, P287, DOI 10.1109/ECRTS.2012.15
   Chen GY, 2017, ACM SIGPLAN NOTICES, V52, P3, DOI 10.1145/3018743.3018748
   Chien SH, 2018, INT CONF PARA PROC, DOI 10.1145/3229710.3229724
   Chiu M.-T., 2018, P 47 INT C PAR PROC
   Du C, 2007, CCGRID 2007: SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P92
   Han W, 2016, J SYST SOFTWARE, V117, P1, DOI 10.1016/j.jss.2016.02.009
   Kato S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P57, DOI 10.1109/RTSS.2011.13
   Khronos OpenCL Working Group, 2017, OPENCL SPEC VERS 2 2
   Lattner Chris, clang: a C language family frontend for LLVM. clang.llvm.org
   Lee YC, 2009, CCGRID: 2009 9TH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P92, DOI 10.1109/CCGRID.2009.16
   Pham NS, 2017, J SYST ARCHITECT, V79, P19, DOI 10.1016/j.sysarc.2017.07.003
   Nickolls John, 2008, ACM Queue, V6, DOI 10.1145/1365490.1365500
   NVIDIA, 2017, DRIV PERS, P7
   Park JJK, 2015, ACM SIGPLAN NOTICES, V50, P593, DOI [10.1145/2775054.2694346, 10.1145/2694344.2694346]
   Poettering L., systemd - System and Service Manager
   Stratton John A., 2012, TECHNICAL REPORT
   Tanasic I, 2014, CONF PROC INT SYMP C, P193, DOI 10.1109/ISCA.2014.6853208
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Topcuoglu H, 1999, PROC HETER COMP WORK, P3, DOI 10.1109/HCW.1999.765092
   You YP, 2015, ACM SIGPLAN NOTICES, V50, P161, DOI [10.1145/2688500.2688505, 10.1145/2858788.2688505]
NR 21
TC 4
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 53
EP 62
DI 10.1016/j.sysarc.2019.06.008
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300005
DA 2024-07-18
ER

PT J
AU Nguyen, TD
   Lee, SW
AF Trong-Dat Nguyen
   Lee, Sang-Won
TI PB-NVM: A high performance partitioned buffer on NVDIMM
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Atomic page updates; Partition buffer; NVDIMM page buffer;
   Asynchronously flush; MySQL optimization
ID MEMORY
AB Eviction processes in disk-based DBMSs are usually bottlenecks in write-intensive, high concurrent OLTP workloads because of the high IO latencies of the block devices and database systems generate redundant writes to guarantee atomic page updates. One solution is to store dirty pages from DRAM to flash SSD, then asynchronously flush those pages to storage. However, this approach has high lock contention because it relies on one centralized buffer shared by all of the eviction threads.
   This paper presents a high performance partitioned buffer on NVDIMM (PB-NVM) as an extended cache between DRAM and flash SSDs. PB-NVM achieves high performance eviction processes and guarantees the atomicity of page updates without redundant writes or high contention of the centralized buffer. PB-NVM writes dirty pages from DRAM to disjoint buckets on NVDIMM and asynchronously flushes those dirty pages as a batch from buckets to flash SSDs without locking the upcoming eviction process. We implement the proposed scheme in InnoDB/MySQL and experiment with TPC-C and Linkbench benchmarks in a real NVDIMM server. Our empirical results show that, compared to the vanilla InnoDB, our proposed method improves the throughput by up to approximately 2.47 x while reducing the flushing time per transaction by up to 7 x.
C1 [Trong-Dat Nguyen; Lee, Sang-Won] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 16419, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Lee, SW (corresponding author), Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 16419, South Korea.
EM datnguyen@skku.edu; swlee@skku.edu
FU MSIP (Ministry of Science, ICT and Future Planning), Korea , under the
   "SW Starlab" [IITP-2015-0-00314]; National Research Foundation of Korea
   (NRF) - Korea government (MSIT) [2018R1A2B2005502]
FX This research was supported by the MSIP (Ministry of Science, ICT and
   Future Planning), Korea, under the "SW Starlab" (IITP-2015-0-00314)
   supervised by the IITP (Institute for Information & communications
   Technology Promotion), and supported by the National Research Foundation
   of Korea (NRF) grant funded by the Korea government (MSIT) (No.
   2018R1A2B2005502).
CR [Anonymous], 2008, P 2008 ACM SIGMOD IN, DOI [10.1145/1376616.1376713, DOI 10.1145/1376616.1376713]
   Apalkov D, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2463585.2463589
   Arulraj J, 2015, SIGMOD'15: PROCEEDINGS OF THE 2015 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P707, DOI 10.1145/2723372.2749441
   Bae DH, 2018, CONF PROC INT SYMP C, P425, DOI 10.1109/ISCA.2018.00043
   Callaghan M., 2013, P 2013 ACM SIGMOD IN, P1185, DOI DOI 10.1145/2463676.2465296
   Canim M, 2010, PROC VLDB ENDOW, V3, P1435, DOI 10.14778/1920841.1921017
   Chen R., 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), P1, DOI [10.1109/MICRO.2016.7783712, DOI 10.1109/MICRO.2016.7783712]
   Do Jaeyoung., 2011, Proceedings of the 2011 ACM SIGMOD International Conference on Management of data, SIGMOD '11, P1113, DOI DOI 10.1145/1989323.1989442
   Eisenman A, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190524
   Fang R, 2011, PROC INT CONF DATA, P1221, DOI 10.1109/ICDE.2011.5767918
   Flynn D., 2012, US Patent App, Patent No. [13/193,559, 13193559]
   Gao Shen., 2011, Proceedings of the 20th ACM International Conference on Information and Knowledge Management, CIKM '11, P2401, DOI DOI 10.1145/2063576.2063977
   Huang J, 2014, PROC VLDB ENDOW, V8, P389, DOI 10.14778/2735496.2735502
   Intel, 2018, INT INSTR SET ARCH I
   Intel Corporation, 2018, PERS MEM PROGR
   Johnson R, 2010, PROC VLDB ENDOW, V3, P681
   Johnson Ryan., 2009, EDBT 09, P24
   Kang W. -H., 2012, 10 USENIX C FIL STOR
   Kang WH, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P529, DOI 10.1145/2588555.2595632
   Kang WH, 2012, PROC VLDB ENDOW, V5, P1615, DOI 10.14778/2350229.2350274
   Kim S, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION, VOLS 1-4, P107, DOI 10.1109/ICINFA.2008.4607977
   MariaDB, 2018, MAR INTR AT WRIT
   MOHAN C, 1992, ACM T DATABASE SYST, V17, P94, DOI 10.1145/128765.128770
   Oh G, 2015, PROC VLDB ENDOW, V8, P1454
   Ouyang XY, 2011, INT S HIGH PERF COMP, P301, DOI 10.1109/HPCA.2011.5749738
   Pelley S, 2013, PROC VLDB ENDOW, V7, P121, DOI 10.14778/2732228.2732231
   Percona, 2018, AT WRIT SUPP FUS IO
   PMDK, 2018, PMDK 1 5 REL GITH
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Rudoff A., 2015, Login: The Usenix Magazine, V42, P34
   Sainio A., 2016, MEMORY COMPUT SUMMIT
   Son Y., 2017, Proc. ACM Symp. Applied Computing, P880, DOI [10.1145/3019612.3019675, DOI 10.1145/3019612.3019675]
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   T. P. P. Council, 2018, TPC C BENCHM REV 5 1
   Kieu TN, 2016, APPLIED MATHEMATICS IN ENGINEERING AND RELIABILITY, P139
   Nguyen TD, 2018, LECT NOTES ELECTR EN, V461, P1, DOI 10.1007/978-981-10-6520-0_1
   van Renen A, 2018, INT CONF MANAGE DATA, P1541, DOI 10.1145/3183713.3196897
   Wang TZ, 2014, PROC VLDB ENDOW, V7, P865, DOI 10.14778/2732951.2732960
NR 38
TC 1
Z9 2
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 20
EP 33
DI 10.1016/j.sysarc.2019.03.007
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500004
DA 2024-07-18
ER

PT J
AU Singh, S
   Tripathi, S
AF Singh, Surendra
   Tripathi, Sachin
TI SLOPE: Secure and load optimized packet scheduling model in a grid
   environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Packet scheduling; Optimization; Security; Grid
   computing
ID REAL-TIME APPLICATIONS
AB Due to the rapid enhancement in real-time applications, security and schedulability has become more critical issues. To solve these intricate problems we propose a model in a grid environment, namely "SLOPE: Secure and Load Optimized Packet scheduling model in a grid Environment". The SLOPE is the integration of improved Hierarchical Load Balancing Model (i-HLBM), the weighted Combined Security Service Model (w-CSSM), and modified Earliest Deadline First (m-EDF). In i-HLBM, we use system load as key parameter to determine the threshold value of the load. Further, scheduler adjusts the threshold value dynamically as and when system load changes. Moreover, in w-CSSM, security services are categorized into various categories depends on security service type. And each category has some distinct security services along with their normalized performance value and offers the identical type of security service. Security services from one or more categories can be combined along with the category weight to provide high-quality security service. However, m-EDF is used to select a packet if two or more packets have the same deadline.
   The contributions of SLOPE is to be able to achieve a high-quality security service without violating the schedulability constraint, by leveraging (i) i-HLBM that can balance system's load with an adaptive threshold value and (ii) w-CSSM that can provide the high-quality security service. Experimental result analysis shows that the performance of SLOPE is better than those of other algorithms.
C1 [Singh, Surendra; Tripathi, Sachin] Indian Inst Technol ISM, Dept Comp Sci & Engn, Dhanbad 826004, Bihar, India.
   [Singh, Surendra] Natl Inst Technol, Srinagar 246174, Uttarakhand, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (Indian School of Mines) Dhanbad; National Institute of
   Technology (NIT System); National Institute of Technology Uttarakhand
RP Singh, S (corresponding author), Indian Inst Technol ISM, Dept Comp Sci & Engn, Dhanbad 826004, Bihar, India.; Singh, S (corresponding author), Natl Inst Technol, Srinagar 246174, Uttarakhand, India.
EM rathorsurendra.jec@gmail.com; var_1285@yahoo.com
RI Singh, Surendra/X-9865-2019
OI Tripathi, Sachin/0000-0003-0222-8204
FU Visvesvaraya PhD scheme under the Ministry of Electronics and
   Information Technology (MeitY), India
FX Support for this work has been provided by Visvesvaraya PhD scheme under
   the Ministry of Electronics and Information Technology (MeitY), India.
CR Abdelzaher TF, 2000, IEEE T COMPUT, V49, P1170, DOI 10.1109/12.895935
   Dean T., 1995, ARTIF INTELL
   FALLER WE, 1995, IEEE T NEURAL NETWOR, V6, P1461, DOI 10.1109/72.471362
   Jiang W, 2015, J SYST ARCHITECT, V61, P282, DOI 10.1016/j.sysarc.2015.05.005
   Jung Y, 2013, IEEE INT CONF TRUST, P659, DOI 10.1109/TrustCom.2013.80
   Karnik A, 2005, 2005 Wireless Telecommunications Symposium, P261
   Lee YH, 2011, FUTURE GENER COMP SY, V27, P991, DOI 10.1016/j.future.2011.05.014
   Li Q, 2012, FRONT COMPUT SCI-CHI, V6, P560, DOI 10.1007/s11704-012-1104-4
   Lin M, 2009, IEEE T IND INFORM, V5, P22, DOI 10.1109/TII.2009.2014055
   Lu SW, 1999, IEEE ACM T NETWORK, V7, P473, DOI 10.1109/90.793003
   Mahafza B, 1998, RADAR CONF, P62, DOI 10.1109/NRC.1998.677978
   Mattihalli C., 2010, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications (GreenCom) and Int'l Conference on Cyber, Physical and Social Computing (CPSCom), P901, DOI 10.1109/GreenCom-CPSCom.2010.82
   Mo YL, 2012, P IEEE, V100, P195, DOI 10.1109/JPROC.2011.2161428
   Nilsson J., 1999, Proceedings of the 1999 International Conference on Parallel Processing, P246, DOI 10.1109/ICPP.1999.797410
   Qin X, 2008, IEEE T WIREL COMMUN, V7, P3273, DOI 10.1109/TWC.2008.070244
   Saleh Maen, 2012, 2012 IEEE Radio and Wireless Symposium (RWS), P391, DOI 10.1109/RWS.2012.6175380
   Saleh M, 2013, IEEE T NETW SERV MAN, V10, P271, DOI 10.1109/TNSM.2013.071813.120299
   Singh S., SECURED DYNAMIC SCHE, P283
   Singh S, 2014, 2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), P1, DOI 10.1109/SPIN.2014.6776910
   Singh S, 2017, INT CON ADV INFO NET, P606, DOI 10.1109/AINA.2017.21
   Suzuki S, 2002, IEEE T MAGN, V38, P3006, DOI 10.1109/TMAG.2002.803185
   Xie T, 2005, LECT NOTES COMPUT SC, V3834, P219
   Xie T, 2006, IEICE T INF SYST, VE89D, P631, DOI 10.1093/ietisy/e89-d.2.631
   Xie T, 2005, PROC INT CONF PARAL, P5
   Xie T, 2008, IEEE T PARALL DISTR, V19, P682, DOI 10.1109/TPDS.2007.70776
   Xie T, 2006, IEEE T COMPUT, V55, P864, DOI 10.1109/TC.2006.110
   Zhu XM, 2012, INFORM PROCESS LETT, V112, P282, DOI 10.1016/j.ipl.2011.11.018
NR 27
TC 7
Z9 7
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2018
VL 91
BP 41
EP 52
DI 10.1016/j.sysarc.2018.09.006
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HD5RK
UT WOS:000452587400003
DA 2024-07-18
ER

PT J
AU Wu, TM
   Gu, HF
   Zhou, JL
   Wei, TQ
   Liu, X
   Chen, MS
AF Wu, Tingming
   Gu, Haifeng
   Zhou, Junlong
   Wei, Tongquan
   Liu, Xiao
   Chen, Mingsong
TI Soft error-aware energy-efficient task scheduling for workflow
   applications in DVFS-enabled cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 23rd IEEE International Conference on Embedded and Real-Time Computing
   Systems and Applications (RTCSA)
CY AUG 16-18, 2017
CL Natl Chiao Tung Univ, Hsinchu, TAIWAN
SP IEEE, IEEE Tech Comm Cyber Phys Syst, Comp Soc Republ China, IEEE Tech Comm Real Time Syst, Natl Chiao Tung Univ, Dept Comp Sci
HO Natl Chiao Tung Univ
DE Workflow; Cloud computing; Task scheduling; Soft error; Dynamic Voltage
   and Frequency Scaling; Reliability
ID FAULT-TOLERANCE; RELIABILITY; SIMULATION; ALGORITHM
AB Dynamic Voltage and Frequency Scaling (DVFS) has been widely used as a promising power management method to reduce the energy consumption of cloud workflows. However, due to the increasing chip density, lowering CPU voltages improperly in cloud data centers may inevitably increase soft error rate during workflow execution. Consequently, failures of timely completion of workflow applications may often take place, which raises serious concerns during the operation and maintenance of cloud data centers. To address such a problem, this paper proposes a soft error-aware energy-efficient task scheduling approach for workflow applications in DVFS-enabled cloud data centers. Under reliability and completion time constraints requested by tenants, our approach can generate energy-efficient task schedules for workflows by allocating tasks to appropriate virtual machines with specific operating frequencies. Comprehensive experiments on various well-known scientific workflow benchmarks show the effectivenss of our approach. Compared with state-of-the-art methods, our approach can achieve more than 30% energy savings while satisfying both reliability and completion time requirements.
C1 [Wu, Tingming; Gu, Haifeng; Wei, Tongquan; Chen, Mingsong] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
   [Zhou, Junlong] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Jiangsu, Peoples R China.
   [Liu, Xiao] Deakin Univ, Sch Informat Technol, Melbourne, Vic 3125, Australia.
C3 East China Normal University; Nanjing University of Science &
   Technology; Deakin University
RP Chen, MS (corresponding author), East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
EM mschen@sei.ecnu.edu.cn
RI Liu, Xiao/AAG-1593-2020; Chen, Ming/GVU-8412-2022
OI Liu, Xiao/0000-0001-8400-5754; 
FU Natural Science Foundation of China [61672230, 61300042, 61272420];
   Shanghai Municipal Natural Science Foundation [16ZR1409000]; ECNU
   Outstanding Doctoral Dissertation Cultivation Plan of Action [PY2015047]
FX This work was partially supported by Natural Science Foundation of China
   (Grant Nos. 61672230, 61300042, 61272420), Shanghai Municipal Natural
   Science Foundation (Grant No. 16ZR1409000), and ECNU Outstanding
   Doctoral Dissertation Cultivation Plan of Action (Grant No. PY2015047).
CR [Anonymous], J GRID COMPUT APPEAR
   [Anonymous], IEEE T CLOUD COMPUT
   [Anonymous], P DES AUT TEST EUR D
   [Anonymous], 2012, PROC INT C CLUSTER C
   [Anonymous], DESIGN CLOUD WORKFLO
   Bharathi S., 2008, P WORKSHOP WORKFLOWS, P1
   Calheiros RN, 2011, SOFTWARE PRACT EXPER, V41, P23, DOI 10.1002/spe.995
   Chaokun Yan, 2011, Proceedings 2011 International Conference on Information and Automation (ICIA 2011), P629, DOI 10.1109/ICINFA.2011.5949070
   da Silva RF, 2014, P IEEE INT C E-SCI, P177, DOI 10.1109/eScience.2014.44
   Di S, 2013, INT C HIGH PERFORM, P69, DOI 10.1109/HiPC.2013.6799101
   Durillo JJ, 2014, FUTURE GENER COMP SY, V36, P221, DOI 10.1016/j.future.2013.07.005
   Fei Cao, 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P2218, DOI 10.1109/IPDPSW.2013.19
   Ge R., 2007, PROC INT C PARALLEL, P18
   Ge R., 2005, P ACMIEEE SC C SUPER, P34
   Guérout T, 2013, SIMUL MODEL PRACT TH, V39, P76, DOI 10.1016/j.simpat.2013.04.007
   Huang SJ, 2014, 2014 IEEE FOURTH INTERNATIONAL CONFERENCE ON BIG DATA AND CLOUD COMPUTING (BDCLOUD), P201, DOI 10.1109/BDCloud.2014.48
   Li YF, 2006, IEEE INT C NETW SENS, P528
   Li Z, 2015, J SYST ARCHITECT, V61, P71, DOI 10.1016/j.sysarc.2014.12.002
   Lin X, 2015, IEEE T SERV COMPUT, V8, P175, DOI 10.1109/TSC.2014.2381227
   Liu W, 2014, J NETW COMPUT APPL, V41, P101, DOI 10.1016/j.jnca.2013.10.009
   Lizhe Wang, 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P368, DOI 10.1109/CCGRID.2010.19
   Meisner D, 2009, ACM SIGPLAN NOTICES, V44, P205, DOI 10.1145/1508284.1508269
   Mukherjee S, 2008, ARCHITECTURE DESIGN FOR SOFT ERRORS, P1, DOI 10.1016/B978-012369529-1.50003-3
   Piguet C., 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems (IEEE Cat. No.04EX799), P41, DOI 10.1109/NEWCAS.2004.1359011
   Qingjia Huang, 2012, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2012), P781, DOI 10.1109/CCGrid.2012.49
   Rodriguez MA, 2014, IEEE T CLOUD COMPUT, V2, P222, DOI 10.1109/TCC.2014.2314655
   Salehi M, 2016, IEEE T VLSI SYST, V24, P2426, DOI 10.1109/TVLSI.2015.2512839
   Sedaghat M, 2016, IEEE ACM INT SYMP, P52, DOI 10.1109/CCGrid.2016.11
   Tang Z, 2016, J GRID COMPUT, V14, P55, DOI 10.1007/s10723-015-9334-y
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Vishwanath Kashi Venkatesh, 2010, Proceedings of the 1st ACM Symposium on Cloud Computing, SoCC'10, page, DOI DOI 10.1145/1807128.1807161
   Wajid U, 2016, IEEE T CLOUD COMPUT, V4, P138, DOI 10.1109/TCC.2015.2453988
   Wang XF, 2009, CCGRID: 2009 9TH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P108, DOI 10.1109/CCGRID.2009.14
   Wei TQ, 2011, IEEE T COMPUT AID D, V30, P1569, DOI 10.1109/TCAD.2011.2160178
   Zhang LX, 2017, INFORM SCIENCES, V379, P241, DOI 10.1016/j.ins.2016.08.003
   Zhang Y, 2006, IEEE T COMPUT AID D, V25, P111, DOI 10.1109/TCAD.2005.852657
   Zhao BX, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442094
   Zhou A, 2016, IEEE T CLOUD COMPUT, V4, P452, DOI 10.1109/TCC.2014.2369421
   Zhou JL, 2015, J SYST SOFTWARE, V102, P123, DOI 10.1016/j.jss.2014.12.009
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
NR 40
TC 49
Z9 52
U1 0
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2018
VL 84
BP 12
EP 27
DI 10.1016/j.sysarc.2018.03.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA GD5DM
UT WOS:000430525200003
DA 2024-07-18
ER

PT J
AU Xing, JR
   Dai, HJ
   Yu, ZL
AF Xing, Jiarong
   Dai, Hongjun
   Yu, Zhilou
TI A distributed multi-level model with dynamic replacement for the storage
   of smart edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Distributed storage; Improved least frequently used
ID WIRELESS SENSOR
AB With the development of Internet of things (IoT), billions of sensors, actuators and other intelligent terminal devices (ITDs) are connected to the Internet. In this situation, traditional cloud computing models are not fully suitable because these ITDs generate too much data which may cause severe network congestion. As a result, edge computing is proposed to solve this problem, which can provide computation and storage services for ITDs with a distributed model on the edge networks. While, this novel edge paradigm brings emerged problems of restricted computation, limited storage and unstable network, as the storage is distributed typically as a key role. So, in this paper, it proposes a distributed multi-level storage (DMLS) model with a multiple-factors least frequently used (mLFU) algorithm to solve the problem. In this model, storage levels are composed of ITDs on the edge, so when the storage space of a node is not enough, the mLFU is used to remove a part of data from the current nodes and upload the date to the upper storage levels. To reduce the impact of data loss caused by unstable edge networks, a factor of importance is introduced in the mLFU, which means that data with high importance is uploaded to the upper levels first. Experiments show that the hit rate of the mLFU is stabilized at 74% that is almost equal to the typical LFU, while the important data loss rate is about 35% lower than the LFU and the random replacement algorithm.
C1 [Xing, Jiarong; Dai, Hongjun] Shandong Univ, Software Coll, 1500 Shunhua Rd, Jinan 250101, Shandong, Peoples R China.
   [Yu, Zhilou] Inspur Inc, Technol Ctr, Jinan, Shandong, Peoples R China.
C3 Shandong University; Inspur
RP Dai, HJ (corresponding author), Shandong Univ, Software Coll, 1500 Shunhua Rd, Jinan 250101, Shandong, Peoples R China.
EM xingjiarong0907@gmail.com; dahogn@sdu.edu.cn; yuzhl@inspur.com
FU project of the Independent Innovation Engineering of Shandong Province
   [2017CXGC0703]; Science & Technology Development Program of Shandong
   Province [2017GGX10148]
FX This work has been partially supported by the project of the Independent
   Innovation Engineering of Shandong Province (No. 2017CXGC0703) and the
   Science & Technology Development Program of Shandong Province (No.
   2017GGX10148).
CR Aazam M, 2014, 2014 INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD (FICLOUD), P464, DOI 10.1109/FiCloud.2014.83
   [Anonymous], 2010, WIRELESS SENSOR NETW
   [Anonymous], 2017, DEFINITION EDGE NETW
   [Anonymous], 2003, Proceedings of the 1st international conference on Embedded networked sensor systems, DOI DOI 10.1145/958491.958494
   [Anonymous], 1998, IMPROVING WWW PROXIE
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Bryant R. E., 2003, COMPUTER SYSTEMS PRO, V2
   Cabri G., 1996, EUROMICRO 96. Beyond 2000: Hardware and Software Design Strategies., P459, DOI [10.1109/EURMIC.1996.546470, DOI 10.1109/EURMIC.1996.546470]
   Deng RL, 2015, IEEE ICC, P3909, DOI 10.1109/ICC.2015.7248934
   Dubey Harishchandra., 2015, Proceedings of the ASE BigData SocialInformatics 2015, P14, DOI 10.1145/2818869.2818889
   Firdhous M., 2014, Proceedings of the Third International Conference on Informatics Applications, P8
   Fonseca R., 2007, 4 BIT WIRELESS LINK
   Hajibaba Majid, 2014, CIT. Journal of Computing and Information Technology, V22, P69, DOI 10.2498/cit.1002381
   Kashi SS, 2013, IEEE COMMUN SURV TUT, V15, P145, DOI 10.1109/SURV.2011.122811.00096
   Lin S., 2015, MATH PROBL ENG, V2015, P1
   Meng XD, 2014, INT C PAR DISTRIB SY, P376, DOI 10.1109/PADSW.2014.7097831
   Mojoodi B.A., 2011, GLOBAL J COMPUT SCI, V11
   Prabhakar Ramya, 2010, 24th ACM International Conference on Supercomputing 2010, P211
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Song NN, 2016, CHINA COMMUN, V13, P156, DOI 10.1109/CC.2016.7445510
   Stojmenovic I, 2014, ACSIS-ANN COMPUT SCI, V2, P1
   Vaquero LM, 2014, ACM SIGCOMM COMP COM, V44, P27, DOI 10.1145/2677046.2677052
   Vishwanath Akhilesh, 2016, International Journal of Information Technology and Computer Science, V8, P28, DOI 10.5815/ijitcs.2016.05.03
   Williams S., 1996, Computer Communication Review, V26, P293, DOI 10.1145/248157.248182
   WONG AWK, 1995, P SOC PHOTO-OPT INS, V2435, P61, DOI 10.1117/12.208826
   Yick J, 2008, COMPUT NETW, V52, P2292, DOI 10.1016/j.comnet.2008.04.002
   Zhou Z, 2014, J COMPUT, V9, P1928, DOI 10.4304/jcp.9.8.1928-1933
NR 27
TC 32
Z9 33
U1 0
U2 21
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2018
VL 83
BP 1
EP 11
DI 10.1016/j.sysarc.2017.11.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW8GU
UT WOS:000425570100001
DA 2024-07-18
ER

PT J
AU Kuo, CJ
   Ting, KC
   Chen, YC
   Yang, DL
   Chen, HM
AF Kuo, Cheng-Ju
   Ting, Kuo-Cheng
   Chen, Yi-Chung
   Yang, Don-Lin
   Chen, Hsi-Min
TI Automatic machine status prediction in the era of Industry 4.0: Case
   study of machines in a spring factory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Industry 4.0; Neural networks; Triaxial accelerometer; Fault detection
ID DIMENSIONALITY REDUCTION; TRIAXIAL ACCELEROMETER; LARGE-SCALE;
   CLASSIFIER; ALGORITHMS
AB Recent technological developments have fueled a shift toward the computerization and automation of factories; i.e., Industry 4.0. Unfortunately, many small- and medium-sized factories cannot afford the sensor-embedded machines, cloud system, or high-performance computers required for Industry 4.0. Furthermore, the simple production processes in smaller factories do not require the level of precision found in large factories. In this study, we explored the idea of using inexpensive add-on triaxial sensors for the monitoring of machinery. We developed a dimensionality reduction method with low computational overhead to extract key information from the collected data as well as a neural network to enable automatic analysis of the obtained data. Finally, we performed an experiment at an actual spring factory to demonstrate the validity of the proposed algorithm. The system outlined in this work is meant to bring Industry 4.0 implementations within grasp of small to medium sized factories, by eliminating the need for sensors-embedded machines and high-performance computers.
C1 [Kuo, Cheng-Ju; Ting, Kuo-Cheng; Yang, Don-Lin; Chen, Hsi-Min] Feng Chia Univ, Dept Informat Engn & Comp Sci, Taichung 407, Taiwan.
   [Chen, Yi-Chung] Natl Yunlin Univ Sci & Technol, Dept Ind Engn & Management, Yunlin 640, Taiwan.
C3 Feng Chia University; National Yunlin University Science & Technology
RP Chen, YC (corresponding author), Natl Yunlin Univ Sci & Technol, Dept Ind Engn & Management, Yunlin 640, Taiwan.
EM chenyich@yuntech.edu.tw
RI Yang, Don-Lin/F-2151-2017
OI Chen, Yi-Chung/0000-0003-0353-7340
FU Ministry of Science and Technology of Taiwan, R.O.C. [MOST
   105-2119-M-035 -002, MOST 106-2119-M-224 -003]
FX This work was supported in part by the Ministry of Science and
   Technology of Taiwan, R.O.C., under Contracts MOST 105-2119-M-035 -002
   and MOST 106-2119-M-224 -003.
CR [Anonymous], P INT C DAT MIN ADV
   [Anonymous], IEEE T INTELL TRANSP
   [Anonymous], P SIGN PROC COMM APP
   [Anonymous], 2016, IWOAR
   [Anonymous], P INT C MACH LEARN C
   [Anonymous], P BRIT MACH VIS C BM
   [Anonymous], P INT COMP INT THING
   [Anonymous], 2016, P 2016 IEEE C COMP I, DOI DOI 10.1109/CIBCB.2016.7758131
   [Anonymous], P FED C COMP SCI INF
   [Anonymous], SUSTAINABLE CO UNPUB
   Bao L, 2004, LECT NOTES COMPUT SC, V3001, P1, DOI 10.1007/978-3-540-24646-6_1
   Canizo M, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON PROGNOSTICS AND HEALTH MANAGEMENT (ICPHM), P70, DOI 10.1109/ICPHM.2017.7998308
   Chen YC, 2015, EXPERT SYST, V32, P108, DOI 10.1111/exsy.12065
   Cheng Ju Kuo, 2017, 2017 International Conference on Applied System Innovation (ICASI). Proceedings, P1650, DOI 10.1109/ICASI.2017.7988251
   Fang Y, 2014, IEEE GEOSCI REMOTE S, V11, P1712, DOI 10.1109/LGRS.2014.2306689
   Haescher M., 2016, Proceedings of the 2016 CHI Conference Extended Abstracts on Human Factors in Computing Systems, New York, NY, USA, P2209, DOI DOI 10.1145/2851581.2892279
   Jatobá L, 2007, HEALTHCOM 2007: UBIQUITOUS HEALTHCARE IN AGING SOCIETIES, P332, DOI 10.1109/HEALTH.2007.381666
   Karantonis DM, 2006, IEEE T INF TECHNOL B, V10, P156, DOI 10.1109/TITB.2005.856864
   Khalid MI, 2016, IEEE ACCESS, V4, P4629, DOI 10.1109/ACCESS.2016.2602354
   Kudo M, 2000, PATTERN RECOGN, V33, P25, DOI 10.1016/S0031-3203(99)00041-2
   Lee YK, 2016, PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON TEACHING, ASSESSMENT, AND LEARNING FOR ENGINEERING (TALE), P190, DOI [10.1109/TALE.2016.7851793, 10.1109/ICCE-Berlin.2016.7684702]
   Li TS, 2006, J IND PROD ENG, V23, P55, DOI 10.1080/10170660609508996
   Lin TY, 2016, 2016 INTERNATIONAL COMPUTER SYMPOSIUM (ICS), P322, DOI [10.1109/ICS.2016.0071, 10.1109/ICS.2016.70]
   Liu H, 2005, IEEE T KNOWL DATA EN, V17, P491, DOI 10.1109/TKDE.2005.66
   Liu W, 2016, MULTIMED TOOLS APPL, V75, P1481, DOI 10.1007/s11042-014-2004-4
   Mingwei Huang, 2011, Proceedings of the 2011 International Conference on System Science and Engineering (ICSSE), P671, DOI 10.1109/ICSSE.2011.5961987
   Mitra P, 2002, IEEE T PATTERN ANAL, V24, P301, DOI 10.1109/34.990133
   Neverova N, 2016, IEEE T PATTERN ANAL, V38, P1692, DOI 10.1109/TPAMI.2015.2461544
   Pieri E, 2017, IET RENEW POWER GEN, V11, P1245, DOI 10.1049/iet-rpg.2017.0090
   Rizwan M, 2016, IEEE GLOB CONF SIG, P50, DOI 10.1109/GlobalSIP.2016.7905801
   Saldivar Alfredo Alan Flores, 2016, 2016 22nd International Conference on Automation and Computing (ICAC), P408, DOI 10.1109/IConAC.2016.7604954
   Saldivar AAF, 2016, I C SOFTWARE KNOWL I, P79, DOI 10.1109/SKIMA.2016.7916201
   Spendla L, 2017, 2017 IEEE 15TH INTERNATIONAL SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI), P405, DOI 10.1109/SAMI.2017.7880343
   Subba Rao P.V, 2012, P S BIOD STAT CONS S, P1
   Tan HCC, 2003, PROC SPIE, V5150, P2007, DOI 10.1117/12.503257
   Wang JP, 2016, IEEE T IND INFORM, V12, P2139, DOI 10.1109/TII.2016.2549919
   Wang S, 2016, PATTERN RECOGN, V57, P179, DOI 10.1016/j.patcog.2016.02.019
   Wang SQ, 2005, PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND BRAIN, VOLS 1-3, P1212
   Ward JA, 2006, IEEE T PATTERN ANAL, V28, P1553, DOI 10.1109/TPAMI.2006.197
   Watanabe T, 2001, P ANN INT IEEE EMBS, V23, P1348, DOI 10.1109/IEMBS.2001.1020446
   Xia JS, 2014, IEEE J-STARS, V7, P2224, DOI 10.1109/JSTARS.2013.2279693
   Xu C, 2015, 16TH INTERNATIONAL WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS (HOTMOBILE' 15), P9, DOI 10.1145/2699343.2699350
   Yan J, 2006, IEEE T KNOWL DATA EN, V18, P320, DOI 10.1109/TKDE.2006.45
   Yang JY, 2007, LECT NOTES COMPUT SC, V4740, P395
   Ye JP, 2005, IEEE T KNOWL DATA EN, V17, P1208, DOI 10.1109/TKDE.2005.148
   Yi SY, 2017, PATTERN RECOGN, V61, P524, DOI 10.1016/j.patcog.2016.08.025
   Yingjing Wang, 2012, Proceedings of the 2012 Second International Conference on Intelligent System Design and Engineering Application (ISDEA), P1418, DOI 10.1109/ISdea.2012.390
   Yu M, 2016, INT CONF CONDIT MON, P782, DOI 10.1109/CMD.2016.7757942
NR 48
TC 21
Z9 22
U1 1
U2 37
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 44
EP 53
DI 10.1016/j.sysarc.2017.10.007
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700005
DA 2024-07-18
ER

PT J
AU Madroñal, D
   Lazcano, R
   Salvador, R
   Fabelo, H
   Ortega, S
   Callico, GM
   Juarez, E
   Sanz, C
AF Madronal, D.
   Lazcano, R.
   Salvador, R.
   Fabelo, H.
   Ortega, S.
   Callico, G. M.
   Juarez, E.
   Sanz, C.
TI SVM-based real-time hyperspectral image classifier on a manycore
   architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Conference on Design and Architectures for Signal and Image Processing
   (DASIP)
CY OCT 12-14, 2016
CL Rennes, FRANCE
SP Univ Rennes 1, Inst Natl Sci Appliquees Rennes, IETR
DE Support Vector Machine; Hyperspectral imaging; Massively parallel
   processing; Real-time processing; Energy consumption awareness; Embedded
   system
AB This paper presents a study of the design space of a Support Vector Machine (SVM) classifier with a linear kernel running on a manycore MPPA (Massively Parallel Processor Array) platform. This architecture gathers 256 cores distributed in 16 clusters working in parallel. This study aims at implementing a real-time hyperspectral SVM classifier, where real-time is defined as the time required to capture a hyperspectral image. To do so, two aspects of the SVM classifier have been analyzed: the classification algorithm and the system parallelization. On the one hand, concerning the classification algorithm, first, the classification model has been optimized to fit into the MPPA structure and, secondly, a probability estimation stage has been included to refine the classification results. On the other hand, the system parallelization has been divided into two levels: first, the parallelism of the classification has been exploited taking advantage of the pixel-wise classification methodology supported by the SVM algorithm and, secondly, a double-buffer communication procedure has been implemented to parallelize the image transmission and the cluster classification stages. Experimenting with medical images, an average speedup of 9 has been obtained using a single-cluster and double-buffer implementation with 16 cores working in parallel. As a result, a system whose processing time linearly grows with the number of pixels composing the scene has been implemented. Specifically, only 3 mu s are required to process each pixel within the captured scene independently from the spatial resolution of the image. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Madronal, D.; Lazcano, R.; Salvador, R.; Juarez, E.; Sanz, C.] Univ Politecn Madrid, Ctr Software Technol & Multimedia Syst CITSEM, Madrid, Spain.
   [Fabelo, H.; Ortega, S.; Callico, G. M.] ULPGC, Res Inst Appl Microelect IUMA, Las Palmas Gran Canaria, Spain.
C3 Universidad Politecnica de Madrid; Centro de Investigacion en
   Tecnologias Software Sistemas Multimedia para la Sostenibilidad
   (CITSEM); Universidad de Las Palmas de Gran Canaria
RP Madroñal, D (corresponding author), Univ Politecn Madrid, Ctr Software Technol & Multimedia Syst CITSEM, Madrid, Spain.
EM daniel.madronal@upm.es; raquel.lazcano@upm.es; ruben.salvador@upm.es;
   hfabelo@iuma.ulpgc.es; sortega@iuma.ulpgc.es; gustavo@iuma.ulpgc.es;
   eduardo.juarez@upm.es; cesarsanz@upm.es
RI Lazcano, Raquel/AAG-8789-2021; Madroñal, Daniel/AAI-5858-2021; Callico,
   Gustavo Marrero/L-6036-2014; Salvador, Ruben/ITT-3940-2023; Salvador,
   Ruben/M-3455-2019; Salvador, Ruben/D-1375-2010; Fabelo,
   Himar/S-1009-2019; Ortega, Samuel/C-3864-2018; Juarez,
   Eduardo/L-1243-2014
OI Lazcano, Raquel/0000-0002-2645-6749; Madroñal,
   Daniel/0000-0001-5994-7440; Callico, Gustavo
   Marrero/0000-0002-3784-5504; Salvador, Ruben/0000-0002-0021-5808;
   Salvador, Ruben/0000-0002-0021-5808; Salvador,
   Ruben/0000-0002-0021-5808; Fabelo, Himar/0000-0002-9794-490X; Ortega,
   Samuel/0000-0002-7519-954X; SANZ ALVARO, CESAR/0000-0002-2411-9132;
   Juarez, Eduardo/0000-0002-6096-1511
FU HELICoiD (HypErspectraL Imaging Cancer Detection) [618080]
FX The authors would like to thank HELICoiD (HypErspectraL Imaging Cancer
   Detection) project (FP7-ICT-2013.9.2 (FET Open) 618080) for its
   financial support, as this research is part of the development of
   HELICoiD project.
CR Adam E., 2010, WETLANDS ECOLOGY MAN, V18
   Akbari H., 2012, INT SOC OPTICS PHOTO
   [Anonymous], 26 INT S COMP ARCH H
   [Anonymous], HIGH PERF EXXTR COMP
   [Anonymous], DES ARCH SIGN IM PRO
   Asuncion A., 2007, Uci machine learning repository
   Camps-Valls G, 2005, IEEE T GEOSCI REMOTE, V43, P1351, DOI 10.1109/TGRS.2005.846154
   Chang C. I., 2003, HYPERSPECTRAL IMAGIN
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   de Dinechin BD, 2013, PROCEDIA COMPUT SCI, V18, P1654, DOI 10.1016/j.procs.2013.05.333
   Doerffer R., 1989, P SPIE 1070 REC REM, V36
   Edelman GJ, 2012, FORENSIC SCI INT, V223, P28, DOI 10.1016/j.forsciint.2012.09.012
   Fabelo Himar, 2016, BIOSTEC 2016. 9th International Joint Conference on Biomedical Engineering Systems and Technologies. Proceedings: Biosignals, P311
   Fabelo H, 2016, PROC SPIE, V9860, DOI 10.1117/12.2223075
   Feng YZ, 2013, FOOD CHEM, V138, P1829, DOI 10.1016/j.foodchem.2012.11.040
   Francesquini E, 2015, J PARALLEL DISTR COM, V76, P32, DOI 10.1016/j.jpdc.2014.11.002
   Fung K. W., 1983, U.S. Patent, Patent No. [4,380,046, 4,380,046,]
   Göddeke D, 2013, J COMPUT PHYS, V237, P132, DOI 10.1016/j.jcp.2012.11.031
   Gomez C, 2008, GEODERMA, V146, P403, DOI 10.1016/j.geoderma.2008.06.011
   Govender M, 2007, WATER SA, V33, P145
   Hege K, 2003, P SOC PHOTO-OPT INS, V5159, P380, DOI 10.1117/12.506426
   Herrero-Lopez S., 2010, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, GPGPU '10, P2
   Kabwama S., 2016, 31 DES CIRC INT SYST
   Lu GL, 2014, J BIOMED OPT, V19, DOI 10.1117/1.JBO.19.1.010901
   Ma L, 2010, IEEE T GEOSCI REMOTE, V48, P4099, DOI 10.1109/TGRS.2010.2055876
   Madronal D., 2016, DES ARCH SIGN IM PRO
   Manolakis D., 2003, Lincoln Laboratory Journal, V14, P79
   Manolakis D, 2002, IEEE SIGNAL PROC MAG, V19, P29, DOI 10.1109/79.974724
   Martin ME, 2006, ANN BIOMED ENG, V34, P1061, DOI 10.1007/s10439-006-9121-9
   Melgani F, 2004, IEEE T GEOSCI REMOTE, V42, P1778, DOI 10.1109/TGRS.2004.831865
   Ortega S, 2016, I S BIOMED IMAGING, P369, DOI 10.1109/ISBI.2016.7493285
   Pike R, 2016, IEEE T BIO-MED ENG, V63, P653, DOI 10.1109/TBME.2015.2468578
   Platt JC, 1999, ADVANCES IN KERNEL METHODS, P185
   Rajpoot K, 2004, LECT NOTES COMPUT SC, V3217, P829
   Shafri Helmi Zulhaidi Mohd, 2007, Journal of Computer Sciences, V3, P419, DOI 10.3844/jcssp.2007.419.423
   Tan K, 2015, IEEE J-STARS, V8, P4647, DOI 10.1109/JSTARS.2015.2453411
   Vapnik V., 1999, NATURE STAT LEARNING
   Wu TF, 2004, J MACH LEARN RES, V5, P975
NR 38
TC 22
Z9 23
U1 0
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 30
EP 40
DI 10.1016/j.sysarc.2017.08.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA FL0EB
UT WOS:000413883100003
DA 2024-07-18
ER

PT J
AU Terraneo, F
   Papadopoulos, AV
   Leva, A
   Prandini, M
AF Terraneo, Federico
   Papadopoulos, Alessandro Vittorio
   Leva, Alberto
   Prandini, Maria
TI FLOPSYNC-QACS: Quantization-aware clock synchronization for wireless
   sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 4th IEEE International Workshop on Real-Time Computing and Distributed
   Systems in Emerging Applications (REACTION)
CY 2016
CL Porto, PORTUGAL
SP IEEE
DE Quantized control; Clock synchronization; Switched control; Wireless
   sensor network
ID TIME SYNCHRONIZATION
AB Distributed real-time systems often rely on clock synchronization. However, the achievement of precise synchronization in Wireless Sensor Networks (WSNs) is hampered by competing design challenges, which finally causes many WSN hardware platforms to rely on low frequency clock crystal for local timebase provision. Although this solution is inexpensive and with a remarkably low energy consumption, it limits the resolution at which time can be measured. The FLOPSYNC synchronization scheme was then introduced to compensate for possible quartz crystal imperfections. The main limitation of FLOPSYNC is that it does not account for the effects of quantization. In this paper we propose a switched control variant of the base FLOPSYNC scheme to address quantization explicitly in the compensator design, providing clock synchronization in cost-sensitive WSN node platforms with a minimal additional overhead. Experimental evidence is given that the approach reaches a synchronization error of at most 1 clock tick in a real WSN.
C1 [Terraneo, Federico; Leva, Alberto; Prandini, Maria] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Milan, Italy.
   [Papadopoulos, Alessandro Vittorio] Malardalen Univ, Sch Innovat Design & Engn IDT, Vasteras, Sweden.
C3 Polytechnic University of Milan; Malardalen University
RP Papadopoulos, AV (corresponding author), Malardalen Univ, Sch Innovat Design & Engn IDT, Vasteras, Sweden.
EM federico.terraneo@polimi.it; alessandro.papadopoulos@mdh.se;
   alberto.leva@polimi.it; maria.prandini@polimi.it
RI Leva, Alberto/AAA-1140-2020; Prandini, Maria/AAF-2949-2021;
   Papadopoulos, Alessandro Vittorio/AAC-7031-2020
OI Leva, Alberto/0000-0003-2165-2078; Papadopoulos, Alessandro
   Vittorio/0000-0002-1364-8127; PRANDINI, MARIA/0000-0001-7443-4117;
   Terraneo, Federico/0000-0001-7475-6167
FU European Commission [643921]; Swedish Foundation for Strategic Research
   [GMT14-0032]; Swedish Foundation for Strategic Research (SSF)
   [GMT14-0032] Funding Source: Swedish Foundation for Strategic Research
   (SSF)
FX This work was partially supported by the European Commission under the
   project UnCoVerCPS with grant number 643921, and by the Swedish
   Foundation for Strategic Research under the project "Future factories in
   the cloud (FiC)" with grant number GMT14-0032.
CR Aakvaag N, 2005, INT CONF PARA PROC, P419, DOI 10.1109/ICPPW.2005.85
   [Anonymous], 2006, P 2 INT WORKSHOP MUL
   [Anonymous], 2016, PROC 2016 INT C EMBE
   CRISTIAN F, 1989, DISTRIB COMPUT, V3, P146, DOI 10.1007/BF01784024
   Ferrari F., 2011, Proceedings 2011 10th International Conference on Information Processing in Sensor Networks (IPSN 2010), P73
   GUSELLA R, 1989, IEEE T SOFTWARE ENG, V15, P847, DOI 10.1109/32.29484
   He JP, 2014, IEEE T AUTOMAT CONTR, V59, P660, DOI 10.1109/TAC.2013.2286893
   Khalil N., 2014, WIRELESS SENSORS NET, P1
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Leva A, 2013, P AMER CONTR CONF, P5017
   Lim R., 2016, P 2016 INT C EMBEDDE, P149
   Mainetti L., 2011, EVOLUTION WIRELESS S, P1
   Mao GQ, 2007, COMPUT NETW, V51, P2529, DOI 10.1016/j.comnet.2006.11.018
   Maroti M., 2004, P 2 INT C EMB NETW S, P39, DOI DOI 10.1145/1031495.1031501
   Mills D. L., 1985, NETW TIM PROT NTP TE
   Papadopoulos A. V., 2017, ARXIV170107482
   Ping S., 2003, TECHNICAL REPORT
   Polastre J, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P364
   Ren F., 2008, IEEE WIRELESS COMM
   Schmid T, 2010, PROCEEDINGS OF THE 9TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P151, DOI 10.1145/1791212.1791231
   Schmid T, 2009, IEEE EMBED SYST LETT, V1, P37, DOI 10.1109/LES.2009.2028103
   Silva R, 2014, COMPUT COMMUN, V52, P1, DOI 10.1016/j.comcom.2014.05.008
   Sivrikaya F, 2004, IEEE NETWORK, V18, P45, DOI 10.1109/MNET.2004.1316761
   Terraneo F., 2014, FLOPSYNC 2 EFFICIENT, P11
   Terraneo F., MIOSIX EMBEDDED OS S
   Terraneo F., 2016, IEEE 4 INT WORKSH RE
   Terraneo F, 2015, REAL TIM SYST SYMP P, P175, DOI 10.1109/RTSS.2015.24
   Wu YC, 2011, IEEE SIGNAL PROC MAG, V28, P124, DOI 10.1109/MSP.2010.938757
   Yoon S., 2007, ACM T SENS NETW
NR 29
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 77
EP 84
DI 10.1016/j.sysarc.2017.09.006
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA FL0EB
UT WOS:000413883100007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Fanni, T
   Li, L
   Viitanen, T
   Sau, C
   Xie, RJ
   Palumbo, F
   Raffo, L
   Huttunen, H
   Takala, J
   Bhattacharyya, SS
AF Fanni, Tiziana
   Li, Lin
   Viitanen, Timo
   Sau, Carlo
   Xie, Renjie
   Palumbo, Francesca
   Raffo, Luigi
   Huttunen, Heikki
   Takala, Jarmo
   Bhattacharyya, Shuvra S.
TI Hardware design methodology using lightweight dataflow and its
   integration with low power techniques
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dataflow; Deep neural networks; Digital systems design; Low power
   design; Signal processing; Clock gating; Globally asynchronous locally
   synchronous
AB Dataflow models of computation are capable of providing high-level descriptions for hardware and software components and systems, facilitating efficient processes for system-level design. The modularity and parallelism of dataflow representations make them suitable for key aspects of design exploration and optimization, such as efficient scheduling, task synchronization, memory and power management. The lightweight dataflow (LWDF) programming methodology provides an abstract programming model that supports dataflow-based design of signal processing hardware and software components and systems. Due to its formulation in terms of abstract application programming interfaces, the LWDF methodology can be integrated with a wide variety of simulation- and implementation-oriented languages, and can be targeted across different platforms, which allows engineers to integrate dataflow modeling approaches relatively easily into existing design processes. Previous work on LWDF techniques has emphasized their application to DSP software implementation (e.g., through integration with C and CUDA). In this paper, we efficiently integrate the LWDF methodology with hardware description languages (HDLs), and we apply this HDL-integrated form of the methodology to develop efficient methods for low power DSP hardware implementation. The effectiveness of the proposed LWDF-based hardware design methodology is demonstrated through a case study of a deep neural network application for vehicle classification. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Fanni, Tiziana; Sau, Carlo; Raffo, Luigi] Univ Cagliari, Dept Elect & Elect Engn, Cagliari, Italy.
   [Li, Lin; Bhattacharyya, Shuvra S.] Univ Maryland, ECE Dept, College Pk, MD 20742 USA.
   [Viitanen, Timo; Xie, Renjie; Huttunen, Heikki; Takala, Jarmo; Bhattacharyya, Shuvra S.] Tampere Univ Technol, Tampere, Finland.
   [Palumbo, Francesca] Univ Sassari, PolComIng Informat Engn Unit, Sassari, Italy.
C3 University of Cagliari; University System of Maryland; University of
   Maryland College Park; Tampere University; University of Sassari
RP Fanni, T (corresponding author), Univ Cagliari, Dept Elect & Elect Engn, Cagliari, Italy.
EM tiziana.fanni@diee.unica.it; lli12311@umd.edu; timo.2.viitanen@tut.fi;
   carlo.sau@diee.unica.it; renjie.xie@tut.fi; fpalumbo@uniss.it;
   raffo@unica.it; heikki.huttunen@tut.fi; jarmo.takala@tut.fi; ssb@umd.edu
RI Palumbo, Francesca/P-8648-2014; Fanni, Tiziana/K-3266-2019; RAFFO,
   LUIGI/E-9713-2012; Takala, Jarmo/G-4321-2014
OI Palumbo, Francesca/0000-0002-6155-1979; Fanni,
   Tiziana/0000-0002-4301-6497; RAFFO, LUIGI/0000-0001-9683-009X; Huttunen,
   Heikki/0000-0002-6571-0797; Viitanen, Timo/0000-0003-1082-9587; Takala,
   Jarmo/0000-0003-0097-1010; Sau, Carlo/0000-0003-0436-2706
FU Laboratory for Telecommunications Sciences; TEKES - Finnish Technology
   Agency for Innovation (FiDiPro project StreamPro) [1846/31/2014];
   ARTEMIS JU [621439]; Sardinia Regional Government
FX This research was supported in part by the Laboratory for
   Telecommunications Sciences; TEKES - the Finnish Technology Agency for
   Innovation (FiDiPro project StreamPro 1846/31/2014); and ARTEMIS JU
   under grant agreement no 621439 (ALMARVI). Tiziana Fanni is grateful to
   Sardinia Regional Government for supporting her PhD scholarship (P.O.R.
   F.S.E., European Social Fund 2007-2013 Axis IV Human Resources).
CR [Anonymous], P IEEE INT C MULT EX
   [Anonymous], P SYN US GROUP C
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], 2013, P 21 ACM INT C MULT, DOI DOI 10.1145/2502081.2502231
   [Anonymous], 2014, P 2014 C DESIGN ARCH
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], 2010, Proceedings of the Wireless Innovation Conference and Product Exposition
   [Anonymous], EL SYST LEV SYNTH C
   [Anonymous], P IEEE WORKSH SIGN P
   [Anonymous], THESIS
   [Anonymous], S IM SIGN PROC AN
   [Anonymous], P IEEE INT IN PRESS
   Bhattacharyya S.S., 2013, Handbook of Signal Processing Systems, Vsecond
   Brunet SC, 2013, CONF REC ASILOMAR C, P1796, DOI 10.1109/ACSSC.2013.6810611
   Carta Nicola, 2013, 2013 Conference on Design and Architectures for Signal and Image Processing (DASIP), P141
   Eker J, 2012, CONF REC ASILOMAR C, P1120, DOI 10.1109/ACSSC.2012.6489194
   Janneck JW, 2011, CONF REC ASILOMAR C, P756, DOI 10.1109/ACSSC.2011.6190107
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Li L, 2016, CONF DESIGN ARCHIT, P82, DOI 10.1109/DASIP.2016.7853801
   Lin SX, 2015, J SIGNAL PROCESS SYS, V80, P3, DOI 10.1007/s11265-014-0938-4
   Lin Shuoxin., 2016, Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems, P20
   Nezan JF, 2012, IEEE INT SYMP CIRC S
   Palumbo F, 2017, J SIGNAL PROCESS SYS, V87, P81, DOI 10.1007/s11265-016-1106-9
   Palumbo F, 2015, IET COMPUT DIGIT TEC, V9, P36, DOI 10.1049/iet-cdt.2014.0089
   Plishker W, 2008, LECT NOTES COMPUT SC, V5114, P157, DOI 10.1007/978-3-540-70550-5_18
   Plishker W, 2008, P IEEE RAP SYST PROT, P17, DOI 10.1109/RSP.2008.32
   Plishker W, 2009, DES AUT TEST EUROPE, P111
   Serot Jocelyn, 2013, CAPH: A Language for Implementing Stream-processing Applications on FPGAs, P201, DOI DOI 10.1007/978-1-4614-1362-2_9
   Shen CC, 2012, IMAGE PROCESS SER, P609
NR 29
TC 5
Z9 6
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2017
VL 78
BP 15
EP 29
DI 10.1016/j.sysarc.2017.06.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FD3CQ
UT WOS:000407411500002
DA 2024-07-18
ER

PT J
AU Liu, D
   Luo, XL
   Li, Y
   Shao, ZL
   Guan, Y
AF Liu, Duo
   Luo, Xianlu
   Li, Yang
   Shao, Zili
   Guan, Yong
TI An energy-efficient encryption mechanism for NVM-based main memory in
   mobile systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Non-volatile memory; Mobile system; Energy-efficient encryption
ID PHASE-CHANGE MEMORY; SECURITY; PCM; IMPLEMENTATION; ARCHITECTURE;
   STORAGE; CACHE
AB Emerging non-volatile memory (NVM) has been considered as the most promising candidate of DRAM for future main memory design in mobile devices. NVM-based main memory exhibits attractive features, such as byte-addressability, low standby power, high density and near DRAM performance. However, the nature of non-volatility makes NVM vulnerable to be attacked by malicious programs. Though several data encryption techniques have been proposed to solve this problem, they do not consider the limited resources in mobile systems. To address this issue, in this paper, we propose an energy-efficient encryption mechanism, named MobiLock, to effectively enhance the security of NVM-based main memory in mobile systems. The basic idea is to enhance the encryption and decryption performance by utilizing cache and concurrency mechanisms, respectively. To achieve this, we first develop a cache mechanism to cache the encrypted intermediate data (i.e., PAD) whose plaintexts are updated frequently, for accelerating decryption and reducing recomputation of PAD. We then propose a concurrency mechanism to read the ciphertext in NVM and calculate the PAD simultaneously, to reduce the decryption latency. The evaluation results show that our technique can effectively reduce encryption energy consumption and decryption latency, respectively. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Liu, Duo; Guan, Yong] Beijing Adv Innovat Ctr Imaging Technol, Beijing, Peoples R China.
   [Liu, Duo; Guan, Yong] Capital Normal Univ, Coll Informat Engn, Beijing, Peoples R China.
   [Liu, Duo; Luo, Xianlu; Li, Yang] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Hong Kong, Peoples R China.
C3 Capital Normal University; Chongqing University; Hong Kong Polytechnic
   University
RP Shao, ZL (corresponding author), Hong Kong Polytech Univ, Dept Comp, Hong Kong, Hong Kong, Peoples R China.
EM liuduo@cqu.edu.cn; cszlshao@comp.polyu.edu.hk
RI Li, Yang/B-2227-2012; Shao, Zili/AAX-3339-2020
OI Li, Yang/0000-0002-0090-2894; Shao, Zili/0000-0002-2173-2847
FU Beijing Advanced Innovation Center for Imaging Technology; National
   Natural Science Foundation of China [61672116, 61272103, 61373049];
   Research Fund for the Doctoral Program of Higher Education of China
   [20130191120030]; Chongqing High-Tech Research Program
   [cstc2016jcyjA0332]; Research Grants Council of the Hong Kong Special
   Administrative Region, China [GRF 152138/14E, GRF 15222315/15E]; Hong
   Kong Polytechnic University [4-ZZD7, G-YK24, G-YM10, G-YN36]
FX This work is partially supported by Beijing Advanced Innovation Center
   for Imaging Technology, and grants from the National Natural Science
   Foundation of China (61672116, 61272103 and 61373049), Research Fund for
   the Doctoral Program of Higher Education of China (20130191120030),
   Chongqing High-Tech Research Program (cstc2016jcyjA0332), the Research
   Grants Council of the Hong Kong Special Administrative Region, China
   (GRF 152138/14E and GRF 15222315/15E), and the Hong Kong Polytechnic
   University (4-ZZD7, G-YK24, G-YM10 and G-YN36).
CR Akkar M.-L., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P309
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2002, DESIGN RIJNDAEL
   [Anonymous], J APPL MATH
   [Anonymous], P WEIS
   [Anonymous], P 2015 IEEE 39 ANN C
   [Anonymous], P 2015 16 IEEE ACIS
   [Anonymous], P 2015 IEEE ACM INT
   [Anonymous], P 2014 IEEE 15 INT S
   Bertoni G, 2003, IEEE T COMPUT, V52, P492, DOI 10.1109/TC.2003.1190590
   Chen Liu, 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD), P264, DOI 10.1109/ICCD.2014.6974691
   Cheng SW, 2014, ICCAD-IEEE ACM INT, P734, DOI 10.1109/ICCAD.2014.7001433
   Chhabra S, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P177, DOI 10.1145/2024723.2000086
   Clement J, 2015, IEEE COMP SOC ANN, P356, DOI 10.1109/ISVLSI.2015.37
   Crenne J, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442121
   Daemen J., 1999, AES proposal: Rijndael
   Gilmont T., 1999, P 25 EUROMICRO C, V1, P449
   Halderman JA, 2009, COMMUN ACM, V52, P91, DOI 10.1145/1506409.1506429
   Hou FY, 2013, IEEE INT CONF TRUST, P89, DOI 10.1109/TrustCom.2013.15
   Jiang W, 2013, IEEE INT CONF EMBED, P121, DOI 10.1109/RTCSA.2013.6732210
   Kannan S., 2014, Proceedings of the International Symposium on High Performance Computer Architecture, P1
   Karri R, 2001, INT SYM DEFEC FAU TO, P427, DOI 10.1109/DFTVS.2001.966796
   Keun Young Park, 2012, 2012 IEEE 1st Global Conference on Consumer Electronics (GCCE 2012), P670, DOI 10.1109/GCCE.2012.6379547
   Kong JF, 2010, I C DEPEND SYS NETWO, P333, DOI 10.1109/DSN.2010.5544298
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee S, 2014, IEEE T COMPUT, V63, P2187, DOI 10.1109/TC.2013.98
   Li Q, 2014, ELECTRON J DIFFER EQ
   Liu ZL, 2013, IEEE DES TEST, V30, P54, DOI 10.1109/MDAT.2013.2255912
   [刘智丽 LIU Zhi-li], 2009, [交通运输系统工程与信息, Journal of Transporation Systems Engineering & Information Technology], V9, P57
   Luo XP, 2014, ADV MATER SCI ENG, V2014, DOI 10.1155/2014/717452
   Matt C, 2013, IEEE INT SYMP INFO, P2706, DOI 10.1109/ISIT.2013.6620718
   Mei Hong, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P70, DOI 10.1109/ISVLSI.2013.6654625
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Neagu M, 2014, INT C INTELL COMP CO, P297, DOI 10.1109/ICCP.2014.6937012
   Qiu Keni., 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference, P1
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi M. K., 2010, P 2010 IEEE 16 INT S, P1
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   Seong NH, 2010, CONF PROC INT SYMP C, P383, DOI 10.1145/1816038.1816014
   Shao ZL, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P398, DOI 10.1109/ISVLSI.2012.81
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Valamehr J, 2012, CONF PROC INT SYMP C, P130, DOI 10.1109/ISCA.2012.6237012
   Wang Y., 2014, INT J DISTRIB SENS N, V2014, P9, DOI DOI 10.1155/2014/756240
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Yazhi Huang, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P129, DOI 10.1109/ASPDAC.2011.5722171
   Yu HC, 2013, ISSCC DIG TECH PAP I, V56, P224, DOI 10.1109/ISSCC.2013.6487710
   Yu Zhang, 2015, 2015 IEEE MTT-S International Microwave Symposium (IMS2015), P1, DOI 10.1109/MWSYM.2015.7166999
   Zhang X, 2013, INT J ANTENN PROPAG, V2013, DOI 10.1155/2013/382516
   Zhao MY, 2015, ASIA S PACIF DES AUT, P502, DOI 10.1109/ASPDAC.2015.7059056
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 51
TC 13
Z9 14
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 47
EP 57
DI 10.1016/j.sysarc.2016.11.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900005
DA 2024-07-18
ER

PT J
AU Stein, A
   Rauh, D
   Tomforde, S
   Hähner, J
AF Stein, Anthony
   Rauh, Dominik
   Tomforde, Sven
   Hahner, Jorg
TI Interpolation in the eXtended Classifier System: An architectural
   perspective
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS 2016 Conference - Architecture of Computing Systems
CY APR 04-07, 2016
CL Nuremberg, GERMANY
SP GI, VDE, ITG, ifip, NVIDIA
DE Organic computing; XCS; Genetic algorithm; Action selection regime;
   Covering; Interpolation component
ID LARGE SETS; XCS
AB Machine Learning techniques constitute a key factor to make Organic Computing (OC) systems self adaptive and self-reconfigurable at runtime. OC systems are therefore equipped with a so-called self learning property enabling them to react appropriately when the environmental demands change and the system is faced possibly unforeseen situations. The eXtended Classifier System (XCS) is a rule-based evolutionary online learning system that has gained plenty attention in the research field of Genetic-based Machine Learning in general and within the OC initiative in particular. In this article, the XCS system is structurally extended to incorporate numerical interpolation. With the presented approaches we pursue the overall goal to overcome the challenge of sparsely distributed samples in the problem space resulting from e.g., non-uniform data distributions. A novel Interpolation Component (IC) is introduced and two architectural integration approaches are discussed. We elaborate on three strategies to integrate interpolated values into various algorithmic steps of XCS. The potential of incorporating interpolation techniques is underpinned by an evaluation on a rather challenging theoretical classification task, called the checker-board problem. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Stein, Anthony; Rauh, Dominik; Tomforde, Sven; Hahner, Jorg] Univ Augsburg, Inst Comp Sci, Organ Comp Grp, Eichleitnerstr 30, D-86159 Augsburg, Germany.
   [Tomforde, Sven] Univ Kassel, Intelligent Embedded Syst, Wilhelmshoher Allee 73, D-34121 Kassel, Germany.
C3 University of Augsburg; Universitat Kassel
RP Stein, A (corresponding author), Univ Augsburg, Inst Comp Sci, Organ Comp Grp, Eichleitnerstr 30, D-86159 Augsburg, Germany.
EM anthony.stein@informatik.uni-augsburg.de;
   dominik.rauh@informatik.uni-augsburg.de; stomforde@uni-kassel.de;
   joerg.haehner@informatik.uni-augsburg.de
RI Hähner, Jörg/AAR-6888-2021; Stein, Anthony/AHA-2574-2022
OI Hähner, Jörg/0000-0003-0107-264X; Stein, Anthony/0000-0002-1808-9758
CR Al-Jumeily D, 2015, INT J SPACE-BASED SI, V5, P129, DOI 10.1504/IJSSC.2015.070953
   [Anonymous], 2000, Learning Classifier Systems, DOI [10.1007/3-540-45027-0_11, DOI 10.1007/3-540-45027-0_11, DOI 10.1007/3-540-45027-011]
   [Anonymous], 2011, ORGANIC COMPUTING PA
   Auf AES, 2008, INT FED INFO PROC, V268, P115
   Bernauer A, 2011, AUTON SYST, P253, DOI 10.1007/978-3-0348-0130-0_16
   Butz M. V., 2001, Advances in Learning Classifier Systems. Third International Workshop, IWLCS 2000. Revised Papers (Lecture Notes in Artificial Intelligence Vol.1996), P253
   Butz MV, 2008, IEEE T EVOLUT COMPUT, V12, P355, DOI 10.1109/TEVC.2007.903551
   Butz MV, 2012, EVOL INTELL, V5, P117, DOI 10.1007/s12065-012-0077-4
   Butz MV, 2005, IEEE T EVOLUT COMPUT, V9, P452, DOI 10.1109/TEVC.2005.850265
   Carvalho V. R., 2006, Proceedings of the 12th ACM SIGKDD international conference on Knowledge discovery and data mining, P548
   Chawla NV, 2005, DATA MINING AND KNOWLEDGE DISCOVERY HANDBOOK, P853, DOI 10.1007/0-387-25465-X_40
   de Berg M., ORTHOGONAL RANGE SEA, P95
   Ditzler G, 2015, IEEE COMPUT INTELL M, V10, P12, DOI 10.1109/MCI.2015.2471196
   FRANKE R, 1980, INT J NUMER METH ENG, V15, P1691, DOI 10.1002/nme.1620151110
   Franke R., 1979, A critical comparison of some methods for interpolation of scattered data
   Fredivianus N, 2012, PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTATION COMPANION (GECCO'12), P1493
   Fredivianus N, 2010, LECT NOTES COMPUT SC, V6457, P289, DOI 10.1007/978-3-642-17298-4_30
   Gautschi W, 2012, NUMERICAL ANALYSIS, SECOND EDITION, P55, DOI 10.1007/978-0-8176-8259-0_2
   He HB, 2009, IEEE T KNOWL DATA EN, V21, P1263, DOI 10.1109/TKDE.2008.239
   Holland J.H., 1992, Adaptation in Natural and Artificial Systems, DOI DOI 10.7551/MITPRESS/1090.001.0001
   Iqbal M, 2014, IEEE T EVOLUT COMPUT, V18, P465, DOI 10.1109/TEVC.2013.2281537
   Kovacs T, 1998, SOFT COMPUTING IN ENGINEERING DESIGN AND MANUFACTURING, P59
   Kovacs T., HDB NATURAL COMPUTIN, P937
   Kovacs T, 2015, EVOL INTELL, V8, P51, DOI 10.1007/s12065-015-0131-0
   Lanzi P.L., 2005, GEN XCSF CLASSIFIER
   Li XN, 2016, GECCO'16: PROCEEDINGS OF THE 2016 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P453, DOI 10.1145/2908812.2908859
   Liu Y, 2016, IEEE C EVOL COMPUTAT, P2177, DOI 10.1109/CEC.2016.7744057
   Mikkilineni R, 2016, INT J GRID UTIL COMP, V7, P92, DOI 10.1504/IJGUC.2016.077494
   Nakata M, 2015, IEEE C EVOL COMPUTAT, P3012, DOI 10.1109/CEC.2015.7257264
   Orriols A, 2005, IEEE C EVOL COMPUTAT, P604
   Orriols-Puig A, 2007, GECCO 2007: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, P1838
   Oza NC., 2001, Proceedings of the Seventh ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, P359, DOI DOI 10.1145/502512.502565
   Pickering T, 2015, IEEE C EVOL COMPUTAT, P3020, DOI 10.1109/CEC.2015.7257265
   Prothmann H., ORGANIC CONTROL TRAF, P219
   Prothmann H, 2011, AUTON SYST, P431, DOI 10.1007/978-3-0348-0130-0_28
   RENKA RJ, 1988, ACM T MATH SOFTWARE, V14, P139, DOI 10.1145/45054.45055
   Sabzehzar A, 2015, PROCEDIA COMPUT SCI, V61, P492, DOI 10.1016/j.procs.2015.09.198
   Shepard D., 1968, P 1968 23 ACM NAT C, P517, DOI DOI 10.1145/800186.810616
   Sommer M, 2016, INT CONF SELF SELF, P150, DOI 10.1109/SASO.2016.25
   Stalph PO, 2012, PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P911, DOI 10.1145/2330163.2330289
   Stalph PO, 2012, GENET PROGRAM EVOL M, V13, P137, DOI 10.1007/s10710-011-9147-0
   Stein Anthony, 2016, Architecture of Computing Systems - ARCS 2016. 29th International Conference. Proceedings: LNCS 9637, P348, DOI 10.1007/978-3-319-30695-7_26
   Stein A, 2016, IEEE C EVOL COMPUTAT, P3990, DOI 10.1109/CEC.2016.7744296
   Stein A, 2016, PR INT CONF AUTONOM, P167, DOI 10.1109/ICAC.2016.20
   Stone C, 2003, EVOL COMPUT, V11, P299, DOI 10.1162/106365603322365315
   Thacker W.I., 2009, Algorithm XXX: SHEPPACK: modified Shepard algorithm for interpolation of scattered multivariate data
   Tomforde S., 2014, INFORM SPEKTRUM, V37, P483, DOI DOI 10.1007/S00287-014-0827-Z
   Tomforde S., DISTRIBUTED NETWORK, P91
   Tomforde S, 2010, LECT NOTES COMPUT SC, V6407, P77, DOI 10.1007/978-3-642-16576-4_6
   Wang S, 2015, IEEE T KNOWL DATA EN, V27, P1356, DOI 10.1109/TKDE.2014.2345380
   Wang S, 2013, PROCEEDINGS OF THE 2013 IEEE SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND ENSEMBLE LEARNING (CIEL), P36, DOI 10.1109/CIEL.2013.6613138
   Wilson S. W., 2002, Natural Computing, V1, P211, DOI 10.1023/A:1016535925043
   Wilson S. W., 1998, Genetic Programming 1998. Proceedings of the Third Annual Conference, P665
   Wilson SW, 2007, LECT NOTES ARTIF INT, V4399, P239, DOI 10.1007/978-3-540-71231-2_16
   Wilson SW, 1995, EVOL COMPUT, V3, P149, DOI 10.1162/evco.1995.3.2.149
   Zeppenfeld J., 2011, P 8 ACM INT C AUT CO, P3
NR 56
TC 16
Z9 16
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 79
EP 94
DI 10.1016/j.sysarc.2017.01.010
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300008
DA 2024-07-18
ER

PT J
AU Sorensen, RB
   Pezzarossa, L
   Schoeberl, M
   Sparso, J
AF Sorensen, Rasmus Bo
   Pezzarossa, Luca
   Schoeberl, Martin
   Sparso, Jens
TI A resource-efficient network interface supporting low latency
   reconfiguration of virtual circuits in time-division multiplexing
   networks-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-chip; Real-time systems; Reconfiguration; Time-division
   multiplexing
ID AETHEREAL NETWORK; ARCHITECTURES
AB This paper presents a resource-efficient time-division multiplexing network interface of a network-on chip intended for use in a multicore platform for hard real-time systems. The network-on-chip provides virtual circuits to move data between core-local on-chip memories. In such a platform, a change of the application's operating mode may require reconfiguration of virtual circuits that are setup by the network-on-chip. A unique feature of our network interface is the instantaneous reconfiguration between different time-division multiplexing schedules, containing sets of virtual circuits, without affecting virtual circuits that persist across the reconfiguration. The results show that the worst-case latency from triggering a reconfiguration until the new schedule is executing, is in the range of 300 clock cycles. Experiments show that new schedules can be transmitted from a single master to all slave nodes for a 16-core platform in between 500 and 3500 clock cycles. The results also show that the hardware cost for an FPGA implementation of our architecture is considerably smaller than other network-on-chips with similar reconfiguration functionalities, and that the worst-case time for a reconfiguration is smaller than that seen in functionally equivalent architectures.(C) 2017 Elsevier B.V. All rights reserved.
C1 [Sorensen, Rasmus Bo; Pezzarossa, Luca; Schoeberl, Martin; Sparso, Jens] Tech Univ Denmark, Dept Appl Math & Comp Sci, Lyngby, Denmark.
C3 Technical University of Denmark
RP Sorensen, RB (corresponding author), Tech Univ Denmark, Dept Appl Math & Comp Sci, Lyngby, Denmark.
EM rboso@dtu.dk
RI Pezzarossa, Luca/AFQ-4061-2022
OI Pezzarossa, Luca/0000-0002-0863-2526; Schoeberl,
   Martin/0000-0003-2366-382X; Sparso, Jens/0000-0002-0961-9438
FU Danish Council for Independent Research I Technology and Production
   Sciences under the project RTEMP [12-127600]
FX k The work presented in this paper was funded by the Danish Council for
   Independent Research I Technology and Production Sciences under the
   project RTEMP,<SUP>2</SUP> contract no. 12-127600.
CR [Anonymous], 2015, EUR URBAN REG STUD
   [Anonymous], 2016 10 IEEE ACM INT
   [Anonymous], TECHNICAL REPORT
   Benini L, 2012, DES AUT TEST EUROPE, P983
   Berozzi D., 2006, NETWORKS ON CHIPS, P203
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Bjerregaard T, 2005, DES AUT TEST EUROPE, P1226, DOI 10.1109/DATE.2005.36
   Bums A., 2001, REAL TIME SYSTEMS PR
   Chen G, 2015, IEEE J SOLID-ST CIRC, V50, P59, DOI 10.1109/JSSC.2014.2369508
   Clermidy Fabien, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P278, DOI 10.1109/ISSCC.2010.5433920
   CRUZ RL, 1991, IEEE T INFORM THEORY, V37, P114, DOI 10.1109/18.61109
   de Dinechin B. D., 2014, P INT WORKSH NETW CH, P11
   de Dinechin BD, 2014, DES AUT TEST EUROPE
   Diemer Jonas, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P155, DOI 10.1109/NOCS.2010.38
   Garside J., 2013, MEM ARCH ORG WORKSH, P1
   Gomony MD, 2013, DES AUT TEST EUROPE, P1307
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Goossens K, 2010, DES AUT CON, P306, DOI 10.1145/1837274.1837353
   Hansson A., 2009, P DES AUT TEST EUR D, P954
   Hansson A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455231
   Jalabert A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P884
   Kasapaki Evangelia, 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), P45, DOI 10.1109/ASYNC.2014.14
   Kasapaki E., 2015, IEEE T VERY LARGE SC, V24, P479
   Kasapaki E, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P319, DOI 10.1109/DSD.2013.40
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Liu WC, 2011, IEEE COMP SOC ANN, P66, DOI 10.1109/ISVLSI.2011.49
   Motruk B., 2012, 2012 IEEE 14th International Symposium on High-Assurance Systems Engineering (HASE 2012), P24, DOI 10.1109/HASE.2012.19
   Murali S, 2006, DES AUT TEST EUROPE, P116
   Olofsson A, 2014, CONF REC ASILOMAR C, P1719, DOI 10.1109/ACSSC.2014.7094761
   Puschner P., 2013, Proceedings of the 9th Workshop on Software Technologies for Future Embedded and Ubiquitious Systems (SEUS'13), P33
   Radulescu A, 2005, IEEE T COMPUT AID D, V24, P4, DOI 10.1109/TCAD.2004.839493
   Rocha A, 2016, EUROMICRO WORKSHOP P, P777, DOI 10.1109/PDP.2016.36
   Schoeberl M, 2015, J SYST ARCHITECT, V61, P449, DOI 10.1016/j.sysarc.2015.04.002
   Schoeberl Martin, 2011, Bringing Theory to Practice: Predictability and Performance in Embedded Systems, V18, P11, DOI DOI 10.4230/OASICS.PPES.2011.11
   Sorensen RB, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P51, DOI 10.1109/ISORC.2015.15
   Sorensen RB, 2014, INT SYMP OBJECT COMP, P309, DOI 10.1109/ISORC.2014.43
   Sparso J, 2013, DES AUT TEST EUROPE, P1044
   Stefan R, 2011, MICROPROCESS MICROSY, V35, P130, DOI 10.1016/j.micpro.2010.09.007
   Stefan RA, 2014, IEEE T COMPUT, V63, P583, DOI 10.1109/TC.2012.117
   Xue Y., 2016, IEEE Global Commun Conf, P1
   [No title captured]
NR 41
TC 5
Z9 5
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2017
VL 74
BP 1
EP 13
DI 10.1016/j.sysarc.2017.02.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8PN
UT WOS:000396952100001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yang, XM
   Wu, W
   Liu, K
   Zhou, K
   Yana, BY
AF Yang, Xiaomin
   Wu, Wei
   Liu, Kai
   Zhou, Kai
   Yana, Binyu
TI Fast multisensor infrared image super-resolution scheme with multiple
   regression models
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multisensor; Super-resolution; Sparse representation; Infrared image;
   Dictionary learning
ID RECONSTRUCTION
AB High resolution (HR) infrared (IR) images play an important role in many areas. However, it is difficult to obtain images at a desired resolution level because of the limitation of hardware and image environment. Therefore, improving the spatial resolution of infrared images has become more and more urgent. Methods based on sparse coding have been successfully used in single-image super-resolution (SR) reconstruction. However, the existing sparse representation-based SR method for infrared (IR) images usually encounter three problems. First, IR images always lack detailed information, which leads to unsatisfying IR image reconstruction results with conventional method. Second, the existing dictionary learning methods in SR aim at learning a universal and over-complete dictionary to represent various image structures. A large number of different structural patterns exist in an image, whereas one dictionary is not capable of capturing all of the different structures. Finally, the optimization for dictionary learning and image reconstruction requires a highly intensive computation, which restricts the practical application in real-time systems. To overcome these problems, we propose a fast IR image SR scheme. Firstly, we integrate the information from visible (VI) images and IR images to improve the resolution of IR images because images acquired by different sensors provide complementary information for the same scene. Second, we divide the training patches into several clusters, then the multiple dictionaries are learned for each cluster in order to provide each patch with a more accurate dictionary. Finally, we propose an method of Soft-assignment based Multiple Regression (SMR). SMR reconstructs the high resolution (HR) patch by the dictionaries corresponding to its K nearest training patch clusters. The method has a low level of computational complexity and may be readily suitable for real-time processing applications. Numerous experiments validate that this scheme brings better results in terms of quantization and visual perception than many state-of-the-art methods, while at the same time maintains a relatively low level of time complexity. Since the main computation of this scheme is matrix multiplication, it will be easily implemented in FPGA system. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Yang, Xiaomin; Wu, Wei; Yana, Binyu] Sichuan Univ, Coll Elect & Informat Engn, Chengdu 610064, Sichuan, Peoples R China.
   [Liu, Kai; Zhou, Kai] Sichuan Univ, Sch Elect Engn & Informat, Chengdu 610064, Sichuan, Peoples R China.
C3 Sichuan University; Sichuan University
RP Wu, W (corresponding author), Sichuan Univ, Coll Elect & Informat Engn, Chengdu 610064, Sichuan, Peoples R China.
EM wuwei@scu.edu.cn
RI zhang, yueqi/JXM-4287-2024; Liu, Kai/IST-6808-2023; Zhou,
   Jing/IVH-8073-2023; yang, xiao/HJI-7815-2023
OI Wu, Wei/0000-0001-5769-9340
FU National Natural Science Foundation of China [61271330, 6141101009];
   Research Fund for the Doctoral Program of Higher Education
   [20130181120005]; National Science Foundation for Post-doctoral
   Scientists of China [2014M552357]; Science and Technology Plan of
   Sichuan Province [2014GZ0005]; Scientific Research Foundation for the
   Returned Overseas Chinese Scholars, State Education Ministry
FX The research is sponsored by the National Natural Science Foundation of
   China (Nos. 61271330 and 6141101009), the Research Fund for the Doctoral
   Program of Higher Education (No. 20130181120005), the National Science
   Foundation for Post-doctoral Scientists of China (No. 2014M552357), the
   Science and Technology Plan of Sichuan Province (No. 2014GZ0005), and
   the Scientific Research Foundation for the Returned Overseas Chinese
   Scholars, State Education Ministry.
CR Aharon M, 2006, IEEE T SIGNAL PROCES, V54, P4311, DOI 10.1109/TSP.2006.881199
   Chang H, 2004, PROC CVPR IEEE, P275, DOI 10.1109/cvpr.2004.1315043
   Dai D, 2015, COMPUT GRAPH FORUM, V34, P95, DOI 10.1111/cgf.12544
   Farsiu S, 2004, IEEE T IMAGE PROCESS, V13, P1327, DOI 10.1109/TIP.2004.834669
   Freeman WT, 2002, IEEE COMPUT GRAPH, V22, P56, DOI 10.1109/38.988747
   Guo D, 2015, OPT COMMUN, V338, P138, DOI 10.1016/j.optcom.2014.10.031
   Kimmel R, 1999, IEEE T IMAGE PROCESS, V8, P1221, DOI 10.1109/83.784434
   Li ST, 2013, IEEE T GEOSCI REMOTE, V51, P4779, DOI 10.1109/TGRS.2012.2230332
   Li X, 2005, IEEE T IMAGE PROCESS, V14, P370, DOI 10.1109/TIP.2004.840683
   Monaci G., P IEEE INT C IM PROC, P2351
   Morris N. J. W., P C COMPUTERVISION P, P1
   Qu XB, 2014, MED IMAGE ANAL, V18, P843, DOI 10.1016/j.media.2013.09.007
   Rubinstein R, 2010, P IEEE, V98, P1045, DOI 10.1109/JPROC.2010.2040551
   Shen HF, 2007, IEEE T IMAGE PROCESS, V16, P479, DOI 10.1109/TIP.2006.888334
   Timofte R., P INT C COMP VIS ICC, P1920
   Wang S., P C COMP VIS PATT RE, P2216
   Wang XG, 2005, IEEE T SYST MAN CY C, V35, P425, DOI 10.1109/TSMCC.2005.848171
   Wu W, 2013, OPT COMMUN, V287, P63, DOI 10.1016/j.optcom.2012.08.101
   Wu W, 2011, IMAGE VISION COMPUT, V29, P394, DOI 10.1016/j.imavis.2011.02.001
   Yang JC, 2010, IEEE T IMAGE PROCESS, V19, P2861, DOI 10.1109/TIP.2010.2050625
   Zeyde R., 2012, INT C CURV SURF, P711, DOI DOI 10.1007/978-3-642-27413-8_47
   Zhan ZF, 2016, IEEE T BIO-MED ENG, V63, P1850, DOI 10.1109/TBME.2015.2503756
   Zhang KB, 2012, IEEE T IMAGE PROCESS, V21, P4544, DOI 10.1109/TIP.2012.2208977
   Zhang KB, 2011, IEEE J-STSP, V5, P230, DOI 10.1109/JSTSP.2010.2048606
   Zhang LP, 2010, SIGNAL PROCESS, V90, P848, DOI 10.1016/j.sigpro.2009.09.002
NR 25
TC 7
Z9 7
U1 0
U2 20
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 11
EP 25
DI 10.1016/j.sysarc.2015.11.007
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100003
DA 2024-07-18
ER

PT J
AU Wu, GY
   Huang, P
   He, XB
AF Wu, Guanying
   Huang, Ping
   He, Xubin
TI Reducing SSD access latency via NAND flash program and erase suspension
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data storage; Solid state drive; NAND flash memory; Program and erase
   suspension
ID TRANSLATION LAYER
AB In NAND flash memory, once a page program or block erase (P/E) command is issued to a NAND flash chip, the subsequent read requests have to wait until the time-consuming PIE operation to complete. Preliminary results show that the lengthy P/E operations increase the read latency by 2x on average. This increased read latency caused by the contention may significantly degrade the overall system performance. Inspired by the internal mechanism of NAND flash P/E algorithms, we propose in this paper a low-overhead P/E suspension scheme, which suspends the on-going P/E to service pending reads and resumes the suspended PIE afterwards. Having reads enjoy the highest priority, we further extend our approach by making writes be able to preempt the erase operations in order to improve the write latency performance. In our experiments, we simulate a realistic SSD model that adopts multi-chip/channel and evaluate both SLC and MLC NAND flash as storage materials of diverse performance. Experimental results show the proposed technique achieves a near-optimal performance on servicing read requests. The write latency is significantly reduced as well. Specifically, the read latency is reduced on average by 46.5% compared to RPS (Read Priority Scheduling) and when using write-suspend-erase the write latency is reduced by 13.6% relative to FIFO. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Wu, Guanying; Huang, Ping; He, Xubin] Virginia Commonwealth Univ, Dept Elect & Comp Engn, Richmond, VA USA.
C3 Virginia Commonwealth University
RP He, XB (corresponding author), Monroe Pk Campus, Sch Engn, West Hall,601 W Main St,POB 843072, Richmond, VA 23284 USA.
EM xhe2@vcu.edu
FU U.S. National Science Foundation (NSF) [CCF-1102605, CCF-1102624,
   CNS-1218960]
FX A preliminary version of this work was presented at 10th USENIX
   Conference on File and Storage Technologies (FAST'2012)[1]. This
   research is supported by the U.S. National Science Foundation (NSF)
   under Grant Nos. CCF-1102605, CCF-1102624, and CNS-1218960. Any
   opinions, findings, and conclusions or recommendations expressed in this
   material are those of the author(s) and do not necessarily reflect the
   views of the funding agency.
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], P USENIX C FIL STOR
   [Anonymous], Technical report
   [Anonymous], 2011, P 27 IEEE S MASS STO
   [Anonymous], P C USENIX ANN TECH
   [Anonymous], [No title captured]
   Arase K., 1998, US Patent, Patent No. [5,812,457, 5812457]
   Bez R, 2003, P IEEE, V91, P489, DOI 10.1109/JPROC.2003.811702
   Brewer JE, 2008, IEEE PR SER POWER, P1
   Bux W., 2012, 2012 IEEE 20th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS), P459, DOI 10.1109/MASCOTS.2012.58
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chen Feng, 2011, P 9 USENIX C FIL STO
   Dimitrijevic Z, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P145
   Guanying Wu, 2010, Proceedings 18th IEEE/ACM International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS 2010), P57, DOI 10.1109/MASCOTS.2010.15
   Gupta A., 2011, FAST, P91
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hat R., 2010, JOURNALLING FLASH FI
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Josephson W.K., 2010, PROC USENIX C FILE S, V6, P85
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   Kavalanekar Swaroop, 2008, 2008 IEEE International Symposium on Workload Characterization (IISWC), P119, DOI 10.1109/IISWC.2008.4636097
   Kim H, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P239, DOI 10.1145/1378600.1378627
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee J, 2011, INT SYM PERFORM ANAL, P12, DOI 10.1109/ISPASS.2011.5762711
   Lee SW, 2006, LECT NOTES COMPUT SC, V4097, P879
   Lee Yong-Goo., 2008, EMSOFT '08, P21
   Manning Charles., 2010, Yet another flash file system
   Narayanan D, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P145
   Pan Yangyang., 2011, Proceedings of the 9th USENIX Conference on File and Storage Technologies, P245
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Qureshi MK, 2010, INT S HIGH PERF COMP, P163
   Ren J, 2011, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2011.5749736
   Saxena M., 2012, P 7 ACM EUR C COMP S, P267, DOI DOI 10.1145/2168836.2168863
   Soundararajan Gokul., 2010, Proceedings of the 8th USENIX conference on File and storage technologies, FAST'10, P8
   Storage Performance Council, 2010, SPC TRAC FIL FORM SP
   Sun GY, 2010, INT S HIGH PERF COMP, P141
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Wu Chin-Hsien., 2006, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), P601
   Wu G., 2012, P 10 USENIX C FIL ST, P117
   Wu GY, 2012, ACM T STORAGE, V8, DOI 10.1145/2093139.2093140
   Wu Guanying, 2012, P 7 ACM EUR C COMP S, P253
NR 42
TC 5
Z9 5
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2014
VL 60
IS 4
BP 345
EP 356
DI 10.1016/j.sysarc.2013.12.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AG7QE
UT WOS:000335612100003
DA 2024-07-18
ER

PT J
AU Cilardo, A
   Gallo, L
   Mazzocca, N
AF Cilardo, Alessandro
   Gallo, Luca
   Mazzocca, Nicola
TI Design space exploration for high-level synthesis of multi-threaded
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Electronic system-level design; OpenMP; Design space exploration;
   High-level synthesis; FPGA
AB We present an ESL methodology creating a direct path from high-level multi-threaded OpenMP applications to automatically synthesized, heterogeneous hardware/software systems implemented onto FPGA devices. The work addresses a number of challenges, including the definition of a novel system-oriented Model of Computation (MoC), capturing the essential aspects of the structure of a parallel software application related to the optimization and translation process, a key element to enable automated design space exploration. The paper also presents an analytical optimization model based on Integer Linear Programming, as well as innovative techniques for early hardware cost prediction used to speed up the design space exploration process. The methodology is supported by a set of ad hoc tools, including a custom OpenMP compiler and a hardware cost estimator, interacting with an existing ILP solver and a hardware high-level synthesis engine. The resulting prototypical environment demonstrates an innovative design flow that can extend the spectrum of ESL design to high-level multi-threaded applications, successfully meeting the current trends in complex embedded systems design. The work also presents a case-study to show the effectiveness of the proposed methodology with a real-world application. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Cilardo, Alessandro; Gallo, Luca; Mazzocca, Nicola] Univ Naples Federico II, Dept Elect Engn & Informat Technol, I-80125 Naples, Italy.
C3 University of Naples Federico II
RP Cilardo, A (corresponding author), Univ Naples Federico II, Dept Elect Engn & Informat Technol, Via Claudio 21, I-80125 Naples, Italy.
EM acilardo@unina.it
OI Mazzocca, Nicola/0000-0002-0401-9687
CR [Anonymous], 2012, TECHNICAL REPORT
   [Anonymous], 2012, HAND C SYNTH METH
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], 2012, TECHNICAL REPORT
   [Anonymous], DES DIAGN EL CIRC SY
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Brooks C., 2008, UCBEECS200837
   Cabrera D, 2009, 2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P17, DOI 10.1109/ICSAMOS.2009.5289237
   Cilardo A, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P206, DOI 10.1109/DATE.2004.1269231
   Cilardo A, 2004, MICROPROCESS MICROSY, V28, P183, DOI 10.1016/j.micpro.2004.03.009
   Cilardo A., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P483, DOI 10.1109/FPL.2010.97
   Cilardo A., 2013, FIELD PROGR LOG APPL
   Cilardo A, 2013, DES AUT TEST EUROPE, P988
   Cilardo A, 2013, IEEE T INF FOREN SEC, V8, P810, DOI 10.1109/TIFS.2013.2256898
   Cilardo A, 2013, IEEE T COMPUT, V62, P929, DOI 10.1109/TC.2012.63
   Cilardo A, 2009, DES AUT TEST EUROPE, P664
   Das V., 2007, COMPILER DESIGN USIN
   Dziurzanski P, 2004, LECT NOTES COMPUT SC, V3038, P398
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   GHAMARIAN A, 2008, THESIS TU EINDHOVEN
   Ha S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255461
   Impulse Accelerated Technologies, 2012, IMP CODEVELOPER
   J.P.E. Group, 1992, TECHNICAL REPORT
   K.O.W. Group, 2012, TECHNICAL REPORT
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Leow YY, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P73, DOI 10.1109/FPT.2006.270297
   Marongiu A, 2012, IEEE T COMPUT, V61, P222, DOI 10.1109/TC.2010.199
   Niemann R, 1997, DES AUTOM EMBED SYST, V2, P165, DOI 10.1023/A:1008832202436
   Nikolov H, 2008, DES AUT CON, P574
   OpenMP Architecture Review Board, 2002, OPENMP APPL PROGR IN
   R Development Core Team, 2008, R LANG ENV STAT COMP
   Sgroi M, 2000, IEEE DES TEST COMPUT, V17, P14, DOI 10.1109/54.844330
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   Thompson M., 2012, THESIS U AMSTERDAM U
   Xilinx, 2012, PLATF STUD EMB DEV K
   Zadrija V., 2010, 2010 33rd International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO), P624
NR 39
TC 25
Z9 27
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1171
EP 1183
DI 10.1016/j.sysarc.2013.08.005
PN D
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800006
DA 2024-07-18
ER

PT J
AU Hu, JT
   He, Y
   Zhuge, QF
   Sha, EHM
   Xue, CJ
   Zhao, YC
AF Hu, Jingtong
   He, Yi
   Zhuge, Qingfeng
   Sha, Edwin H. -M.
   Xue, Chun Jason
   Zhao, Yingchao
TI Minimizing accumulative memory load cost on multi-core DSPs with
   multi-level memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Scheduling; Memory access; DSPs; Multi-core; Multi-level memory
ID CACHE
AB In multi-core Digital Signal Processing (DSP) Systems, the processor-memory gap remains the primary obstacle in improving system performance. This paper addresses this bottleneck by combining task scheduling and memory accesses so that the system architecture and memory modules of a multi-core DSP can be utilized as efficiently as possible. To improve the system and memory utilization, the key is to take advantage of locality as much as possible and integrate it into task scheduling. Two algorithms are proposed to optimize memory accesses while scheduling tasks with timing and resource constraints. The first one uses Integer Linear Programming (ILP) to produce a schedule with the most efficient memory access sequence while satisfying the constraints. The second one is a heuristic algorithm which can produce a near optimal schedule with polynomial running time. The experimental results show that the memory access cost can be reduced up to 60% while the schedule length is also shortened. (C) 2013 Elsevier B.V. All rights reserved.
C1 [He, Yi; Sha, Edwin H. -M.] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
   [Zhuge, Qingfeng; Sha, Edwin H. -M.] Chongqing Univ, Coll Comp Sci, Chongqing 630044, Peoples R China.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
   [Hu, Jingtong] Oklahoma State Univ, Sch Elect & Comp Engn, Stillwater, OK 74078 USA.
   [Zhao, Yingchao] Caritas Inst Higher Educ, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
C3 University of Texas System; University of Texas Dallas; Chongqing
   University; City University of Hong Kong; Oklahoma State University
   System; Oklahoma State University - Stillwater; Saint Francis University
   Hong Kong
RP Zhuge, QF (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing 630044, Peoples R China.
EM hujingtong@gmail.com; yxh011010@utdallas.edu; qfzhuge@cqu.edu.cn;
   edsha@utdallas.edu; jasonxue@cityu.edu.hk; zhaoyingchao@gmail.com
OI ZHAO, Yingchao/0000-0001-8362-6735; Xue, Chun Jason/0000-0002-6431-9868;
   Hu, Jingtong/0000-0003-4029-4034
FU NSF [CNS-1015802]; Texas NHARP [009741-0020-2009]; HK GRF [123609]; NSFC
   [61173014]; National 863 Program [2013AA013202]; Chongqing
   [cstc2012ggC40005]; Research Grants Council of the Hong Kong Special
   Administrative Region, China [CityU 123811, 123210]
FX This work is partially supported by NSF CNS-1015802, Texas NHARP
   009741-0020-2009, HK GRF 123609, NSFC 61173014, National 863 Program
   2013AA013202, Chongqing cstc2012ggC40005 and grants from the Research
   Grants Council of the Hong Kong Special Administrative Region, China
   [Project No. CityU 123811 and 123210].
CR AHO AV, 1971, J ACM, V18, P80, DOI 10.1145/321623.321632
   Avissar Oren, 2002, ACM Trans. on Embedded Computing Systems (TECS), V1, P6, DOI [10.1145/581888.581891, DOI 10.1145/581888.581891]
   Baradaran N, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391969
   Bartolini S., 2005, ACM Transactions on Embedded Computing Systems (TECS), V4, P934, DOI DOI 10.1145/1113830.1113839
   Bhatia S., 2006, ISMM 06, P104
   Bournoutian Garo, 2009, CASES 09, P117, DOI DOI 10.1145/1629395.1629413
   Chengmo Yang, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P15
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Ekman M., 2004, P WORKSH MEM PERF IS, P1
   GANNON D, 1988, J PARALLEL DISTR COM, V5, P587, DOI 10.1016/0743-7315(88)90014-7
   Kim T, 2007, IEEE T COMPUT AID D, V26, P142, DOI 10.1109/TCAD.2006.882639
   Koc H, 2007, DES AUT CON, P224, DOI 10.1109/DAC.2007.375157
   Larus J, 2009, COMMUN ACM, V52, P62, DOI 10.1145/1506409.1506425
   MAIER D, 1978, J ACM, V25, P322, DOI 10.1145/322063.322075
   Mamagkakis S, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P170
   Mellor-Crummey J, 2001, INT J PARALLEL PROG, V29, P217, DOI 10.1023/A:1011119519789
   Mishra P., 2004, ACM T EMBED COMPUT S, V3, P140, DOI DOI 10.1145/972627.972634
   Ozturk Ozcan., 2006, ICPADS '06: Proceedings of the 12th International Conference on Parallel and Distributed Systems, P383
   Park S, 2008, DES AUT TEST EUROPE, P1032
   Przybylski S., 1989, 16th Annual International Symposium on Computer Architecture (Cat. No.89CH2705-2), P114, DOI 10.1109/ISCA.1989.714545
   SHA EHM, 1999, INT J COMPUTERS THEI, V6, P212
   Suhendra V., 2006, CASES, P401
   Vera X, 2004, ACM T PROGR LANG SYS, V26, P263, DOI 10.1145/973097.973099
   Watkins M.A., 2007, PACT 07, P432, DOI DOI 10.1109/PACT.2007.9
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Zivojnovic V, 1996, 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, P108, DOI 10.1109/ISSS.1996.565890
NR 26
TC 2
Z9 2
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 389
EP 399
DI 10.1016/j.sysarc.2013.05.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100005
DA 2024-07-18
ER

PT J
AU Thompson, M
   Pimentel, AD
AF Thompson, Mark
   Pimentel, Andy D.
TI Exploiting domain knowledge in system-level MPSoC design space
   exploration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE System-level design space exploration; Design space pruning; Genetic
   algorithms; MPSoC design
ID MULTIOBJECTIVE OPTIMIZATION; ALGORITHMS; SEARCH
AB System-level design space exploration (DSE), which is performed early in the design process, is of eminent importance to the design of complex multi-processor embedded multimedia systems. During system-level DSE, system parameters like, e.g., the number and type of processors, and the mapping of application tasks to architectural resources, are considered. The number of design instances that need to be evaluated during such DSE to find good design candidates is large, making the DSE process time consuming. Therefore, pruning techniques are needed to optimize the DSE process, allowing the DSE search algorithms to either find the design candidates quicker or to spend the same amount of time to evaluate more design points and thus improve the chance of finding even better candidates. In this article, we study several novel approaches that exploit domain knowledge to optimize the DSE search process. To this end, we focus on DSE techniques based on genetic algorithms (GA) and introduce two new extensions to a GA to optimize its search behavior. Experimental results demonstrate that the extended GAs perform at least as well, but typically significantly better than a reference (non-optimized) GA. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Thompson, Mark; Pimentel, Andy D.] Univ Amsterdam, Inst Informat, NL-1098 XH Amsterdam, Netherlands.
C3 University of Amsterdam
RP Pimentel, AD (corresponding author), Univ Amsterdam, Inst Informat, Sci Pk 904, NL-1098 XH Amsterdam, Netherlands.
EM a.d.pimentel@uva.nl
OI Pimentel, Andy/0000-0002-2043-4469
CR [Anonymous], INTEGR VLSI J
   [Anonymous], THESIS U AMSTERDAM
   [Anonymous], P 16 ACM GREAT LAK S
   Ascia G, 2007, J SYST ARCHITECT, V53, P733, DOI 10.1016/j.sysarc.2007.01.004
   BEASLEY D, 1993, U COMPUT, V15, P58
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Emmerich MTM, 2006, IEEE T EVOLUT COMPUT, V10, P421, DOI 10.1109/TEVC.2005.859463
   Erbas C, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/82123
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Ferrandi F, 2010, IEEE T COMPUT AID D, V29, P911, DOI 10.1109/TCAD.2010.2048354
   Knowles J, 2006, IEEE T EVOLUT COMPUT, V10, P50, DOI 10.1109/TEVC.2005.851274
   Kuhn HW, 2005, NAV RES LOG, V52, P7, DOI 10.1002/nav.20053
   Mariani G, 2010, DES AUT CON, P120
   Mohanty S, 2002, ACM SIGPLAN NOTICES, V37, P18, DOI 10.1145/566225.513835
   Nikolov H, 2008, DES AUT CON, P574
   Orsila H, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P19, DOI 10.1109/SOCC.2009.5335683
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Silvano C., 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, P205
   Talbi EG, 2007, THEOR COMPUT SCI, V378, P78, DOI 10.1016/j.tcs.2007.01.023
   Teich J, 1997, HARDW SOFTW CODES, P167, DOI 10.1109/HSC.1997.584597
   Tucker A, 2005, EVOL COMPUT, V13, P477, DOI 10.1162/106365605774666903
   Zai Jian Jia, 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P41, DOI 10.1109/ESTMED.2010.5666979
NR 23
TC 22
Z9 23
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 351
EP 360
DI 10.1016/j.sysarc.2013.05.023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100001
DA 2024-07-18
ER

PT J
AU Xu, TC
   Schley, G
   Liljeberg, P
   Radetzki, M
   Plosila, J
   Tenhunen, H
AF Xu, Thomas Canhao
   Schley, Gert
   Liljeberg, Pasi
   Radetzki, Martin
   Plosila, Juha
   Tenhunen, Hannu
TI Optimal placement of vertical connections in 3D Network-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3D integration; Network-on-Chip; Through Silicon Via; Resource
   placement; Chip Multiprocessor
AB Due to technological limitations, manufacturing yield of vertical connections (Through Silicon Vias, TSVs) in 3D Networks-on-Chip (NoC) decreases rapidly when the number of TSVs grows. The adoption of 3D NoC design depends on the performance and manufacturing cost of the chip. This article presents methods for allocating and placing a minimal number of vertical links and the corresponding vertical routers to achieve specified performance goals. A second optimization step allows to maximize redundancy in order to deal with failing TSVs. Globally optimal solutions are determined for the first time for meshes up to 17 x 17 nodes in size. A 64-core 3D NoC is modeled based on state-of-the-art 2D chips. We present benchmark results using a cycle accurate full system simulator based on realistic workloads. Experiments show that under different workloads, an optimal placement with 25% of vertical connections achieved 81.3% of average network latency and 76.5% of energy delay product, compared with full layer-layer connection. The performance with 12.5% and 6.25% of vertical connections are also evaluated. Our analysis and experiment results provide a guideline for future 3D NoC design. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Xu, Thomas Canhao; Liljeberg, Pasi; Plosila, Juha; Tenhunen, Hannu] Univ Turku, Dept Informat Technol, FIN-20520 Turku, Finland.
   [Xu, Thomas Canhao; Liljeberg, Pasi; Plosila, Juha; Tenhunen, Hannu] Turku Ctr Comp Sci, Turku 20520, Finland.
   [Schley, Gert; Radetzki, Martin] Univ Stuttgart, Embedded Syst Engn Grp ES, D-70569 Stuttgart, Germany.
C3 University of Turku; University of Stuttgart
RP Xu, TC (corresponding author), Univ Turku, Dept Informat Technol, Joukahaisenkatu 3-5B, FIN-20520 Turku, Finland.
EM canxu@utu.fi; gert.schley@informatik.uni-stuttgart.de;
   pasi.liljeberg@utu.fi; martin.radetzki@informatik.uni-stuttgart.de;
   juha.plosila@utu.fi; hannu.tenhunen@utu.fi
RI Xu, Thomas Canhao/H-2088-2018
OI Xu, Thomas Canhao/0000-0003-1072-0792; Plosila,
   Juha/0000-0003-4018-5495; Tenhunen, Hannu/0000-0003-1959-6513
FU Academy of Finland; Finnish Foundation for Technology Promotion
   (Tekniikan edistamissaatio); Nokia Foundation; German Research
   Foundation (Deutsche Forschungsgemeinschaft - DFG) [Ra 1889/4-1]
FX This work is supported by Academy of Finland, Finnish Foundation for
   Technology Promotion (Tekniikan edistamissaatio), Nokia Foundation and
   the German Research Foundation (Deutsche Forschungsgemeinschaft - DFG)
   under grant Ra 1889/4-1. We also thank AMPL Optimization LLC for AMPL
   and IBM for IBM ILOG CPLEX Optimization Studio. The authors thank the
   anonymous reviewers for their feedback and suggestions.
CR [Anonymous], NORCHIP
   [Anonymous], HPL200820
   [Anonymous], INT SOL EMB SYST WIS
   [Anonymous], 2011, AMPL: A Modeling Language for Mathematical Programming
   [Anonymous], COMPUTERS IEEE T
   [Anonymous], INT TECHN ROADM SEM
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Black B, 2006, INT SYMP MICROARCH, P469
   Chan CC, 2011, INT SYM QUAL ELECT, P50
   Chih-Hung Lee, 2010, 2010 International Symposium on Computer, Communication, Control and Automation (3CA), P434, DOI 10.1109/3CA.2010.5533773
   Chua TT, 2010, ELEC COMP C, P798, DOI 10.1109/ECTC.2010.5490728
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dong XY, 2009, ASIA S PACIF DES AUT, P234, DOI 10.1109/ASPDAC.2009.4796486
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   Hsieh AC, 2010, DES AUT TEST EUROPE, P166
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Keckler S. W., 2011, Proceedings of the 2011 IEEE International Symposium on Workload Characterization (IISWC), DOI 10.1109/IISWC.2011.6114191
   KLEE V., 1972, How good is the simplex algorithm ?, P159
   Lau J. H., 2011, 2011 International Symposium on Advanced Packaging Materials (APM 2011), P462, DOI 10.1109/ISAPM.2011.6105753
   Lau JH, 2010, ELEC COMP C, P1031, DOI 10.1109/ECTC.2010.5490828
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Mishra AK, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P69, DOI 10.1145/2024723.2000074
   Patel A., 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P247, DOI 10.1145/1393921.1393988
   Pavlidis V.F., 2008, 3 DIMENSIONAL INTEGR
   Shin Jinuk Luke, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P98, DOI 10.1109/ISSCC.2010.5434030
   Sylvester D, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P203, DOI 10.1109/ICCAD.1998.742874
   Van der Plas G, 2011, IEEE J SOLID-ST CIRC, V46, P293, DOI 10.1109/JSSC.2010.2074070
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu Q., 2009, 3DIC, P1
   Xu TC, 2011, IEEE INT SYMP DESIGN, P105, DOI 10.1109/DDECS.2011.5783057
   Xu Y, 2009, INT S HIGH PERF COMP, P30, DOI 10.1109/HPCA.2009.4798234
   yelenis D., 2009, IEEE 3DIC 2009, P1
NR 33
TC 21
Z9 23
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 441
EP 454
DI 10.1016/j.sysarc.2013.05.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100009
DA 2024-07-18
ER

PT J
AU Hieu, TT
   Thinh, TN
   Tomiyama, S
AF Tran Trung Hieu
   Tran Ngoc Thinh
   Tomiyama, Shigenori
TI ENREM: An efficient NFA-based regular expression matching engine on
   reconfigurable hardware for NIDS
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DFA; DPI; NFA; NIDS; PCRE; Regular expression
AB Regular expression is a critical mechanism in modern network security and widely used in network intrusion detection system to describe malicious patterns. In order to speed up the pattern matching process, a number of studies have been investigated to implement regular expression matching on reconfigurable hardware. Several optimizations have been proposed, however the problem of sharing sub-patterns between multiple regular expressions is not solved completely. In this paper we present ENREM, an Efficient NFA-based Regular Expression Matching Engine on reconfigurable hardware. We introduce a new infix and suffix sharing architecture and employ it along with several techniques to optimize the required area of pattern matching circuits. In addition we developed tools for automatically generating the Verilog HDL source code of ENREM circuit from any given set of Perl compatible regular expression patterns. In order to evaluate proposed architecture, we exploit Snort rules and implement ENREM on Xilinx Virtex-II Pro XC2VP-50 FPGA. The system is tested on NetFPGA platform with DARPA intrusion detection as input data to verify the accuracy of circuit. The experimental results show that ENREM can reduce 42% LUTs and 32% FlipFlops compared with previous approaches while maintains high-speed matching throughput from 1.45 to 2.35 Gbps. (c) 2013 Elsevier B.V. All rights reserved.
C1 [Tran Trung Hieu; Tran Ngoc Thinh] HCM Univ Technol HCMUT, Dept Comp Engn, Ho Chi Minh City, Vietnam.
   [Tomiyama, Shigenori] Tokai Univ, Sch Informat & Telecommun Engn, Tokyo 151, Japan.
C3 Vietnam National University Hochiminh City; Ho Chi Minh City University
   of Technology (HCMCUT); Tokai University
RP Hieu, TT (corresponding author), HCM Univ Technol HCMUT, Dept Comp Engn, Ho Chi Minh City, Vietnam.
EM hieutt@cse.hcmut.edu.vn
OI Tran, Trung-Hieu/0000-0002-0699-4187
CR [Anonymous], P 3 ACM IEEE S ARCH
   [Anonymous], P 9 ANN IEEE S FIELD
   [Anonymous], 1960, IRE transactions on Electronic Computers, DOI [DOI 10.1109/TEC.1960.5221603, 10.1109/TEC.1960.5221603]
   Baker ZacharyK., 2006, Proceedings of Field Programmable Logic and Applications (FPL), P1
   Bando M, 2012, IEEE ACM T NETWORK, V20, P699, DOI 10.1109/TNET.2011.2181411
   Bispo J, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P119, DOI 10.1109/FPT.2006.270302
   Chen H, 2011, IEEE COMMUN SURV TUT, V13, P541, DOI 10.1109/SURV.2011.072210.00075
   Clark CR, 2004, ANN IEEE SYM FIELD P, P249, DOI 10.1109/fccm.2004.50
   Floyd R. W., 1980, P ANN S FDN COMP SCI, P260
   Hutchings BL, 2002, ANN IEEE SYM FIELD P, P111, DOI 10.1109/FPGA.2002.1106666
   Kumar F. Y. P. C. S., 2006, P 2006 C APPL TECHN, P339
   Lin C-H., 2006, P DES AUT TEST EUR, V2, P1
   Long Le Hoang, 2011, ECTI T ELECT ENG ELE, V9, P65
   Moscola J, 2003, ANN IEEE SYM FIELD P, P31
   Nakahara H, 2012, IEICE T INF SYST, VE95D, P364, DOI 10.1587/transinf.E95.D.364
   Nakahara T. S. H., 2010, P 16 WORKSH SYNTH SY
   NetFPGA, 2012, NETFPGA PLATF TECHN
   Snort, 2012, INTR DET PREV SYST
   Sproull T., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P51
   Yang Chang-Ching S.-D. W., 2010, J INF SCI ENG, V26, P1563
   Yang YHE, 2012, IEEE T COMPUT, V61, P1013, DOI 10.1109/TC.2011.129
   Yi-Hua W. J., 2008, P 4 ACM IEEE S ARCH, P227
   Yu F., 2006, P ACM IEEE S ARCH NE, P93, DOI DOI 10.1145/1185347.1185360
NR 23
TC 15
Z9 16
U1 0
U2 13
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-MAY
PY 2013
VL 59
IS 4-5
SI SI
BP 202
EP 212
DI 10.1016/j.sysarc.2013.03.013
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 162VK
UT WOS:000320293900002
DA 2024-07-18
ER

PT J
AU Qiu, MK
   Ming, Z
   Li, JY
   Liu, SB
   Wang, B
   Lu, ZH
AF Qiu, Meikang
   Ming, Zhong
   Li, Jiayin
   Liu, Shaobo
   Wang, Bin
   Lu, Zhonghai
TI Three-phase time-aware energy minimization with DVFS and unrolling for
   Chip Multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; CMP; Energy; DVFS; Task graph; Unrolling
ID SELECTION; SYSTEMS
AB Energy consumption has been one of the most critical issues in the Chip Multiprocessor (CMP). Using the Dynamic Voltage and Frequency Scaling (DVFS), a CMP system can achieve a balance between the performance and the energy-efficiency. In this paper, we propose a three-phase discrete DVFS algorithm for a CMP system dedicated to applications where the period of the applications' task graph is smaller than the deadline of tasks. In these applications, multiple task graphs are unrolled and then concatenated together to form a new task graph. The proposed DVFS algorithm is applied to the newly formed task graph to stretch tasks' execution time, lower operating frequencies of processors and achieve the system power efficiency. Experimental results show that the proposed algorithm reduces the energy dissipation by 25% on average, compared to previous DVFS approaches. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Ming, Zhong] Shenzhen Univ, Coll Comp Sci & Software Engr, Shenzhen 518060, GD, Peoples R China.
   [Qiu, Meikang; Li, Jiayin] Univ Kentucky, Dept Elec & Comp Engr, Lexington, KY 40506 USA.
   [Liu, Shaobo] Marvell Semicond, Marlborough, MA 01752 USA.
   [Wang, Bin] Wright State Univ, Dept Comp Sci & Engr, Dayton, OH 45435 USA.
   [Lu, Zhonghai] KTH Royal Inst Technol, Sch ICT, Dept Elect Syst, Stockholm, Sweden.
C3 Shenzhen University; University of Kentucky; Marvell Technology Group;
   University System of Ohio; Wright State University Dayton; Royal
   Institute of Technology
RP Ming, Z (corresponding author), Shenzhen Univ, Coll Comp Sci & Software Engr, Shenzhen 518060, GD, Peoples R China.
EM mqiu@engr.uky.edu; mingz@szu.edu.cn; jli6@engr.uky.edu;
   lewtiob@gmail.com; bin.wang@wright.edu; zhonghai@kth.se
RI Lu, Zhonghai/AAP-2154-2020
FU NSF [CNS-1249223, GD:10351806001000000]; NSFC [61071061, 61170077];
   SZ-HK Innovation Circle Proj. [ZYB200907060012A]; S T Proj. of SZ
   [JC200903120046A]
FX This work was supported in part by the NSF CNS-1249223, NSFC 61071061;
   NSFC 61170077, SZ-HK Innovation Circle Proj. ZYB200907060012A, NSF
   GD:10351806001000000, S & T Proj. of SZ JC200903120046A.
CR Andrei A, 2007, IEEE T VLSI SYST, V15, P262, DOI 10.1109/TVLSI.2007.891101
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Chretienne P., 1995, SCHEDULING THEORY IT
   Chuang W., 1993, P IEEE CUST INT CIRC, P1
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   IBARRA OH, 1977, J ACM, V24, P280, DOI 10.1145/322003.322011
   Intel, INT XSCAL MICR
   Jha NK, 2005, IEE P-COMPUT DIG T, V152, P344, DOI 10.1049/ip-cdt:20045067
   Jiayin Li, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P743, DOI 10.1109/ASPDAC.2011.5722286
   Jiayin Li, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P2692, DOI 10.1109/CIT.2010.452
   Liu S., 1998, DATE, P236
   Liu SB, 2009, DES AUT CON, P782
   Liu SB, 2009, 2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, P3, DOI 10.1109/EmbeddedCom-ScalCom.2009.11
   Luo J, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P369, DOI 10.1109/ICVD.2003.1183164
   Luo J, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P719, DOI 10.1109/ASPDAC.2002.995019
   Qiu MK, 2010, IEEE T VLSI SYST, V18, P501, DOI 10.1109/TVLSI.2008.2010941
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Qiu Q., 2006, Proceedings of the 24th International Conference on Computer Design, P397
   Schmitz MT, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P250, DOI 10.1109/ISSS.2001.957950
   Srinivasan K, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P255, DOI 10.1109/ICVD.2004.1260933
   Uhrig S, 2005, LECT NOTES COMPUT SC, V3432, P1
   Weiser M., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P13
   Xian C, 2007, DES AUT CON, P664, DOI 10.1109/DAC.2007.375248
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
   Zong ZL, 2011, IEEE T COMPUT, V60, P360, DOI 10.1109/TC.2010.216
NR 26
TC 98
Z9 103
U1 5
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2012
VL 58
IS 10
BP 439
EP 445
DI 10.1016/j.sysarc.2012.07.001
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 052CK
UT WOS:000312175100005
DA 2024-07-18
ER

PT J
AU Kassem, R
   Briday, M
   Béchennec, JL
   Savaton, G
   Trinquet, Y
AF Kassem, Rola
   Briday, Mikael
   Bechennec, Jean-Luc
   Savaton, Guillaume
   Trinquet, Yvon
TI Harmless, a hardware architecture description language dedicated to
   real-time embedded system simulation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware architecture description language; Instruction set simulation;
   Cycle-accurate simulation
ID SET DESCRIPTION LANGUAGE; INSTRUCTION; ISDL
AB Validation and verification of embedded systems through simulation can be conducted at many levels, from the simulation of a high-level application model to the simulation of the actual binary code using an accurate model of the processor. However, for real-time applications, the simulated execution time must be as close as possible to the execution time on the actual platform and in this case the latter gives the closest results. The main drawback of the simulation of application's software using an accurate model of the processor resides in the development of a handwritten simulator which is a difficult and tedious task. This paper presents Harmless, a hardware architecture description language (ADL) that mainly targets real-time embedded systems. Harmless is dedicated to the generation of simulators for hardware platforms to develop and test real-time embedded applications. Compared to existing ADLs, Harmless (1) offers a more flexible description of the instruction set architecture (ISA) (2) allows to describe the microarchitecture independently of the ISA to ease its reuse and (3) compares favorably to simulators generated by the existing ADLs toolsets. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Briday, Mikael; Bechennec, Jean-Luc; Trinquet, Yvon] LUNAM Univ, IRCCyN, F-44321 Nantes 3, France.
   [Savaton, Guillaume] ESEO, F-49009 Angers 01, France.
   [Kassem, Rola] Beirut Arab Univ, Beirut 11072809, Lebanon.
C3 Nantes Universite; Ecole Centrale de Nantes; Beirut Arab University
RP Briday, M (corresponding author), LUNAM Univ, IRCCyN, 1 Rue Noe,BP 92101, F-44321 Nantes 3, France.
EM r.kassem@bau.edu.lb; Mikael.Briday@irccyn.ec-nantes.fr;
   Jean-Luc.Bechennec@irccyn.ec-nantes.fr; guillaume.savaton@eseo.fr;
   Yvon.Trinquet@irccyn.ec-nantes.fr
OI Bechennec, Jean-Luc/0000-0002-3763-8417; Briday,
   Mikael/0000-0001-7251-6688
FU ANR (French National Research Agency) [ADEME-05-03-C0121]
FX This work was supported by ANR (French National Research Agency) under
   Grant Number ADEME-05-03-C0121.
CR Azevedo R, 2005, INT J PARALLEL PROG, V33, P453, DOI 10.1007/s10766-005-7301-0
   Bashford S., 1994, MOMOLA LANGUAGE VERS
   Bechennec J.-L., 2011, 6 IEEE INT S IND EMB
   FAUTH A, 1995, EUR CONF DESIG AUTOM, P503, DOI 10.1109/EDTC.1995.470354
   Fauth A., 1993, ICASSP-93. 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing (Cat. No.92CH3252-4), P457, DOI 10.1109/ICASSP.1993.319154
   Freericks M., 1991, 199115 TU BERL COMP
   Freescale, 2005, PROGR ENV MAN 32 BIT
   Freescale, 2008, E200Z1 POW ARCH COR
   Freescale, 2004, E200Z6 POWERPC COR R
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hadjiyiannis G, 1997, DES AUT CON, P299, DOI 10.1145/266021.266108
   Hadjiyiannis G., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P927, DOI 10.1109/DAC.1999.782230
   Hadjiyiannis G, 2000, DES AUTOM EMBED SYST, V6, P39, DOI 10.1023/A:1008937425064
   Halambi A, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P485, DOI 10.1109/DATE.1999.761170
   Hanono S, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P510, DOI 10.1109/DAC.1998.724525
   Hoffmann A., 2002, Architecture Exploration for Embedded Proces- sors with LISA
   Kassem R., 2009, INT MIDDL E MULT SIM
   Kassem R., 2009, 2 INT C SIM TOOLS TE
   Kranen K., 2006, SYSTEMC 2 2 1 US GUI
   Lohr F., 1993, 199343 TU BERL COMP
   Mishra P, 2008, MORG KAUF SER SYST, P1
   Muller T., 1993, Proceedings of the 26th Annual International Symposium on Microarchitecture (Cat. No.93TH0602-3), P12, DOI 10.1109/MICRO.1993.282761
   PAAKKI J, 1995, ACM COMPUT SURV, V27, P196, DOI 10.1145/210376.197409
   Panda PR, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P75, DOI 10.1109/ISSS.2001.957916
   Pees S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P933, DOI 10.1109/DAC.1999.782231
   Qin W., 2004, C LANG COMP TOOLS EM
   Qin W., 2004, THESIS PRINCETON U P
   Rajesh V, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P132, DOI 10.1109/ICVD.1999.745137
   Ratsiambahotra T, 2009, SIMUL SERIES, V41, P65
   Reshadi M, 2003, DES AUT CON, P758
   Target, 2003, CHESS CHECK A RET TO
   Zimmerman G., 1979, 16th design automation conference proceedings, P53, DOI 10.1109/DAC.1979.1600088
   Zivojnovic V, 1996, VLSI SIGNAL PROCESSING, IX, P127, DOI 10.1109/VLSISP.1996.558311
NR 33
TC 7
Z9 7
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2012
VL 58
IS 8
BP 318
EP 337
DI 10.1016/j.sysarc.2012.05.001
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 003OR
UT WOS:000308621700004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kang, W
   Son, SH
AF Kang, Woochul
   Son, Sang H.
TI Power- and time-aware buffer cache management for real-time embedded
   databases
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time database; Embedded database; Buffer cache management;
   Power-awareness; Time awareness; Feedback control
AB Due to the explosive increases of data from both the cyber and physical worlds, the demand for database support in embedded systems is increasing. Databases for embedded systems, or embedded databases, are expected to provide timely in situ data services under various resource constraints, such as limited energy. However, traditional buffer cache management schemes, in which the primary goal is to minimize the number of I/O operations, is problematic since they do not consider the constraints of modern embedded devices such as limited energy and distinctive underlying storage. In particular, due to asymmetric read/write characteristics of flash memory-based storage of modern embedded devices, minimum buffer cache misses neither coincide with minimum power consumption nor minimum I/O deadline misses. In this paper we propose a novel power- and time-aware buffer cache management scheme for embedded databases. A novel multi-dimensional feedback control architecture is proposed and the characteristics of underlying storage of modern embedded devices is exploited for the simultaneous support of the desired I/O power consumption and the I/O deadline miss ratio. We have shown through an extensive simulation that our approach satisfies both power and timing requirements in I/O operations under a variety of workloads while consuming significantly smaller buffer space than baseline approaches. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Kang, Woochul] ETRI, Taejon, South Korea.
   [Son, Sang H.] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
C3 Electronics & Telecommunications Research Institute - Korea (ETRI);
   University of Virginia
RP Kang, W (corresponding author), ETRI, Taejon, South Korea.
EM wk5f@virginia.edu
RI KANG, WOOCHUL/V-1518-2017
CR Amirijoo M, 2006, IEEE T COMPUT, V55, P304, DOI 10.1109/TC.2006.45
   [Anonymous], SYSTEMS IDENTIFICATI
   [Anonymous], RTAS 01
   Brown K. P., 1996, SIGMOD Record, V25, P353, DOI 10.1145/235968.233351
   Cao P, 1997, PROCEEDINGS OF THE USENIX SYMPOSIUM ON INTERNET TECHNOLOGIES AND SYSTEMS, P193
   CHUNG JY, 1995, RC19807 IBM
   Diao Y., 2002, NETWORK OPERATIONS M
   Ferguson D.F., 1993, INT C PAR DISTR INF
   Fire Information and Rescue Equipment (FIRE) Project, 2008, FIR INF RESC EQ FIRE
   Hellerstein Joseph L, 2004, Feedback control of computing systems
   INTEL, 1998, UND FLASH TRANSL LAY
   Jeong JH, 2006, IEEE T COMPUT, V55, P353, DOI 10.1109/TC.2006.50
   JIANG X, 2004, P 2 INT C PERV COMP
   Jung H, 2008, IEEE T CONSUM ELECTR, V54, P1215, DOI 10.1109/TCE.2008.4637609
   Kang KD, 2004, IEEE T KNOWL DATA EN, V16, P1200, DOI 10.1109/TKDE.2004.61
   Kang Kyoung-Don., 2007, RTSS
   Kang W., 2009, 15 IEEE REAL TIM EMB
   Kang W, 2012, IEEE T COMPUT, V61, P45, DOI 10.1109/TC.2010.240
   KIM GJ, 2006, P 32 INT C VER LARG
   Lee Sang-Won., 2007, SIGMOD 07
   Lu CY, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P37
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   Lu Y, 2004, IEEE T PARALL DISTR, V15, P440, DOI 10.1109/TPDS.2004.1278101
   Mahesri A, 2005, LECT NOTES COMPUT SC, V3471, P165
   Nath S., 2007, 3NT C INF PROC SENS
   Nori Anil., 2007, SIGMOD 07, P1175
   Parekh S, 2002, REAL-TIME SYST, V23, P127, DOI 10.1023/A:1015350520175
   Park J., 2009, P ACM EMSOFT C, P315
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Ramamritham K, 2004, REAL-TIME SYST, V28, P179, DOI 10.1023/B:TIME.0000045317.37980.a5
   SAMSUNG, SAMS K9K1G08R0N 128
   YOUNG N, 1994, ALGORITHMICA, V11, P525, DOI 10.1007/BF01189992
NR 32
TC 5
Z9 5
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-AUG
PY 2012
VL 58
IS 6-7
BP 233
EP 246
DI 10.1016/j.sysarc.2012.03.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 977DE
UT WOS:000306635800002
DA 2024-07-18
ER

PT J
AU Quadri, IR
   Gamatié, A
   Boulet, P
   Meftali, S
   Dekeyser, JL
AF Quadri, Imran Rafiq
   Gamatie, Abdoulaye
   Boulet, Pierre
   Meftali, Samy
   Dekeyser, Jean-Luc
TI Expressing embedded systems configurations at high abstraction levels
   with UML MARTE profile: Advantages, limitations and alternatives
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Systems-on-Chips (SoCs); High abstraction levels; MDE;
   UML; MARIE; Configurations; QoS
AB Embedded systems have become an essential aspect of our professional and personal lives. From avionics, transport and telecommunication systems to general commercial appliances such as smart phones, high definition TVs and gaming consoles; it is difficult to find a domain where these systems have not made their mark. Moreover, Systems-on-Chips (SoCs) which are considered as an integral solution for designing embedded systems, offer advantages such as run-time reconfiguration that can change system configurations during execution, depending upon Quality-of-Service (QoS) criteria such as performance and energy levels. This article deals with aspects related to modeling of these configurations, useful for describing various states of an embedded system, from both structural and operational viewpoints. Our proposal adapts a high abstraction level approach based on the principles of Model-Driven Engineering (MDE) and takes into account the UML MARTE profile for modeling of real-time and embedded systems. Elevating the design abstraction levels help to increase design productivity and achieve execution platform independence, among other advantages. The article details the current proposition of configurations in MARIE via some examples, and points out the advantages as well as some limitations, mainly concerning the semantic aspects of the defined concepts. Finally, we report our experiences on the modeling of an alternate notion of configurations and execution modes within the MARTE compliant Gaspard2 SoC Co-Design framework that has been successful for the design as well as implementation of FPGA based SoCs. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Quadri, Imran Rafiq; Gamatie, Abdoulaye; Boulet, Pierre; Meftali, Samy; Dekeyser, Jean-Luc] INRIA Lille Nord Europe, LIFL, USTL, CNRS, Lille, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite de Lille
RP Quadri, IR (corresponding author), INRIA Lille Nord Europe, LIFL, USTL, CNRS, Lille, France.
EM imran.quadri@lifl.fr; abdoulaye.gamatie@lifl.fr; pierre.boulet@lifl.fr;
   samy.meftali@lifl.fr; jean-luc.dekeyser@lifl.fr
RI Boulet, Pierre/AAG-4468-2020; Boulet, Pierre/K-7600-2015
OI Boulet, Pierre/0000-0002-0373-4478; Boulet, Pierre/0000-0002-0373-4478
CR AADL, 2006, AADL ARCHITECTURE AN
   Andre C., 2003, SYNCHRONOUS LANGUAGE
   [Anonymous], 2009, MDA COD GEN
   [Anonymous], UML PROF SYST CHIP S
   Arpinen T., 2010, 1 WORKSH MOD BAS ENG
   Ben Atitallah R., 2008, THESIS USTL LILLE
   Colaco J.-L., 2006, ACM INT C EMB SOFTW
   Coussy P, 2005, IEEE INT SYMP CIRC S, P680, DOI 10.1109/ISCAS.2005.1464679
   DaRT team, 2010, GASPARD SOC FRAM
   Faugère M, 2007, IEEE INT C ENG COMP, P359, DOI 10.1109/ICECCS.2007.29
   Fecher H, 2005, LECT NOTES COMPUT SC, V3785, P52
   GAJSKI DD, 1983, COMPUTER, V16, P11
   Gamatie A., 2008, RR6589 INRIA
   GAMATIE A, 2008, RR6614 INRIA
   Gupta S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P461, DOI 10.1109/ICVD.2003.1183177
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Im C, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P34, DOI 10.1109/LPE.2001.945368
   Koudri A, 2008, MARTE WORKSH DATE 08
   Labbani O., 2005, P INT WORKSH MARTES
   Latella D., 1999, Formal Aspects of Computing, V11, P637, DOI 10.1007/s001659970003
   Lu YH, 2002, IEEE T COMPUT AID D, V21, P1284, DOI 10.1109/TCAD.2002.804087
   Lysaght P., 2006, FPL 06
   Maraninchi F., 1998, EUR S PROGR
   Nascimento PSB, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P16
   Object Management Group Inc., 2007, OMG UN MOD LANG OMG
   OMG, MOF MOD TEXT TRANSF
   OMG, 2007, M3M OP QVT LANG
   OMG, 2009, MOD AN REAL TIM EMB
   OMG, 2005, MOF QUER VIEWS TRANS
   Piel E., 2007, THESIS USTL LILLE
   Pillement S., 2009, C DES ARCH SIGN IM P, P1
   Quadri I. R., 2010, 1 WORKSH MOD BAS ENG
   Quadri I.R., 2010, THESIS USTL LILLE
   Quadri I. R., 2009, INT C DES ARCH SIGN
   Riccobene E, 2006, DES AUT CON, P915, DOI 10.1109/DAC.2006.229412
   SCHAFER T, 2001, ENTCS, V55
   Sendall S, 2003, IEEE SOFTWARE, V20, P42, DOI 10.1109/MS.2003.1231150
   Talpin J P, 2006, EMSOFT, P83
   Telecommunication Union (ITU), 2005, H 263 VID COD LOW BI
   Vidal J, 2009, DES AUT TEST EUROPE, P226
   von der Beeck M., 1994, Formal Techniques in Real-Time and Fault-Tolerant Systems. Third International Symposium Proceedings. ProCoS, P128
   Yu H., 2008, THESIS USTL LILLE
NR 42
TC 22
Z9 23
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2012
VL 58
IS 5
SI SI
BP 178
EP 194
DI 10.1016/j.sysarc.2012.01.001
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 959KD
UT WOS:000305310400002
DA 2024-07-18
ER

PT J
AU Yeh, TC
   Chiang, MC
AF Yeh, Tse-Chen
   Chiang, Ming-Chao
TI On the interfacing between QEMU and SystemC for virtual platform
   construction: Using DMA as a case
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE QEMU; SystemC; ESL; SoC; Hardware modeling; DMA; OS; Device driver
ID SIMULATION; DESIGN
AB In this paper, we present an interface for the hardware modeled in SystemC to access those modeled in QEMU on a QEMU and SystemC-based virtual platform. By using QEMU as the instruction-accurate instruction set simulator (IA-ISS) and its capability to run a full-fledged operating system such as Linux, the virtual platform with the proposed interface can be used to facilitate the co-design of hardware models and device drivers at the early stage of Electronic System Level (ESL) design flow. In other words, by using such a virtual platform, the hardware models and associated device drivers can be cross verified while they are being developed so that malfunctions in the hardware models or the device drivers can be easily detected. Moreover, the virtual platform with the proposed interface is capable of providing statistics of instructions executed, memory accessed, and I/O performed at the instruction-accurate level thus not only making it easy to evaluate the performance of the hardware models but also making it possible for design space exploration. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Yeh, Tse-Chen; Chiang, Ming-Chao] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan.
C3 National Sun Yat Sen University
RP Chiang, MC (corresponding author), Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan.
EM mcchiang@cse.nsysu.edu.tw
FU National Science Council, Taiwan, ROC [NSC98-2221-E-110-049,
   NSC99-2221-E-110-052]
FX This work was supported in part by National Science Council, Taiwan,
   ROC, under Contracts NSC98-2221-E-110-049 and NSC99-2221-E-110-052.
CR Agrawal P., HYBRID SIMULATION FR
   [Anonymous], 2007, REALVIEW ARM ISS US
   [Anonymous], 2003, PRIMECELL DMA CONTR
   [Anonymous], 2009, OSCI TLM 2 0 LANGUAG
   Bailey B., 2007, ESL Design and Verification: A Prescription for Electronic System Level Methodology
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Beltrame G, 2008, ASIA S PACIF DES AUT, P639
   Benini L, 2002, PR IEEE COMP DESIGN, P494, DOI 10.1109/ICCD.2002.1106819
   Black D.C., 2004, SystemC: From the Ground Up
   BOHRER P, 2004, ACM SIGMETRICS PERFO, V31, P8
   Corbet Jonathan, 2005, Linux device drivers, VThird
   Design & Reuse, ARM EXP REALVIEW PRO
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Hellestrand G.R., SYSTEMS ENG ERA VIRT
   Hoffmann A, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P625, DOI 10.1109/ICCAD.2001.968726
   Hoffmann A, 2001, IEEE T COMPUT AID D, V20, P1338, DOI 10.1109/43.959863
   IEEE Computer Society, 2005, IEEE STAND SYST C LA
   Immich PK, 2003, J SYST SOFTWARE, V68, P27, DOI 10.1016/S0164-1212(02)00134-6
   Lin JW, 2009, FIFTH INTERNATIONAL CONFERENCE ON INFORMATION ASSURANCE AND SECURITY, VOL 1, PROCEEDINGS, P165, DOI 10.1109/IAS.2009.253
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin G, 2006, DES AUT CON, P274, DOI 10.1109/DAC.2006.229245
   Monton M., 2009, ECSI FDL, P1
   Monton M, 2007, 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, P2338, DOI 10.1109/ISIE.2007.4374971
   Nohl A, 2002, DES AUT CON, P22, DOI 10.1109/DAC.2002.1012588
   Samsung, MOB SOC APPL PROC S3
   Wang CC, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P359, DOI 10.1109/VDAT.2009.5158169
   Yeh TC, 2010, IEEE MEDITERR ELECT, P1033, DOI 10.1109/MELCON.2010.5475901
NR 27
TC 8
Z9 10
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2012
VL 58
IS 3-4
BP 99
EP 111
DI 10.1016/j.sysarc.2012.02.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 945OY
UT WOS:000304287100001
DA 2024-07-18
ER

PT J
AU Ahmed, MA
   Abubakar, A
   AlGhamdi, JS
AF Ahmed, Moataz A.
   Abubakar, Adam
   AlGhamdi, Jarallah S.
TI A study on the uncertainty inherent in class cohesion measurements
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Class cohesion metrics; Metrics validity; Connection types; Metrics
   classification criteria; Uncertainty
AB Software metrics are essential for component certification and for the development of high quality software in general. Accordingly, research in the area of software metrics has been active and a wide range of metrics has been proposed. However, the variety of metrics proposed for measuring the same quality attribute suggests that there may be some sort of inconsistencies among the measurements computed using these metrics. in this paper, we report a case study considering class cohesion as a quality attribute of concern. We present the results of our empirical investigation to confirm that prominent object-oriented class cohesion metrics provide inconsistent measurements. We also present an analysis of the uncertainty that should be considered in these class cohesion measurements due to their inter-inconsistencies. Considering such uncertainty, we provide a framework for associating a probability distribution of error to the measurements computed by each metric; thus enabling the assessment of the degree of reliability of measurements of each metric when used to rank a set of classes with regard to their cohesion quality. The error probability distribution would be useful in practice where it is seldom feasible to use a large set of metrics and rather a single metric is used. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Ahmed, Moataz A.; AlGhamdi, Jarallah S.] King Fahd Univ Petr & Minerals, Dhahran 31261, Saudi Arabia.
   [Abubakar, Adam] Yanbu Univ Coll, Dept Comp Sci, Yanbu Al Sinaiyah, Saudi Arabia.
C3 King Fahd University of Petroleum & Minerals
RP Ahmed, MA (corresponding author), LEROS Technol Corp, Fairfax, VA USA.
EM mahmed5@gmu.edu; abubakar@ucy.edu.sa; jaralla@kfupm.edu.sa
OI Ahmed, Moataz/0000-0003-0042-8819
CR ADAM A, 2006, 4 ACS IEEE INT C COM
   ADAM A, 2004, THESIS FAHD U PETROL
   ALGHAMDI J, 2001, PRINCIPLE METRICS CO
   Alghamdi JS, 2005, Ninth European Conference on Software Maintenance and Reengineering, Proceedings, P190, DOI 10.1109/CSMR.2005.44
   ALVARO A, 2005, 31 IEEE EUROMICRO C
   Aman H, 2002, FR ART INT, V80, P102
   [Anonymous], 2006, SOFTWARE ENG
   [Anonymous], 1991, The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling
   [Anonymous], 1977, Treatise on Basic Philosophy. Ontology I: The Furniture of the World
   [Anonymous], P 1995 S SOFTW REUS
   Bansiya J, 1999, J OBJECT-ORIENT PROG, V11, P47
   BRIAND L, 1994, 3301 CSTR U MAR
   BRIAND L, 1997, ISERN9705 FRAUNH I E
   Chae HS, 2000, SOFTWARE PRACT EXPER, V30, P1405, DOI 10.1002/1097-024X(200010)30:12<1405::AID-SPE330>3.0.CO;2-3
   CHIDAMBER SR, 1991, SIGPLAN NOTICES, V26, P197
   CHIDAMBER SR, 1994, IEEE T SOFTWARE ENG, V20
   Fenton E.N., 1997, Software Metrics - A Rigorous Practical Approach
   HITZ M, 1996, IEEE T SOFTWARE ENG, V22
   Larman C., 2002, APPL UML PATTERNS, V2nd
   MITCHELL A, 2004, INT C SOFTW ENG RES, P532
   MUZAFFAR SZ, 2006, THESIS FAHD U PETROL
   RAHMAN QA, 2005, THESIS FAHD U PETROL
   Ross SheldonM., 1994, 1 COURSE PROBABILITY, VFourth
   SHAPIRO SS, 1965, BIOMETRIKA, V52, P591, DOI 10.1093/biomet/52.3-4.591
NR 24
TC 2
Z9 3
U1 1
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 474
EP 484
DI 10.1016/j.sysarc.2010.06.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600013
DA 2024-07-18
ER

PT J
AU KarthigaiKumar, P
   Baskaran, K
AF KarthigaiKumar, P.
   Baskaran, K.
TI An ASIC implementation of a low power robust invisible watermarking
   processor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Watermarking; FPGA; ASIC; Low power VLSI
ID IMAGE AUTHENTICATION; PSEUDORANDOM; ATTACKS; CHIP
AB Digital watermarking is the process of embedding data called watermark into a multimedia object so that it can be detected or extracted later to make an assertion about the object. Several software implementations of watermarking algorithms are available, but very few attempts have been made for hardware implementation. The objective of this research paper is to implement "low power robust invisible binary image watermarking processor" in an Application Specific Integrated Circuit (ASIC) using Hardware Description Language (HDL). An 8-bit processor has been used since it consumes less power than other higher order bit (16-bit, 32-bit, etc.) processors. The proposed invisible watermarking algorithm is implemented in spatial domain. The proposed algorithm is prototyped (i) using XILINX FPGA (ii) using ASIC. To the best of our knowledge this is the first low power binary image watermarking processor implemented in ASIC which uses 8-bit processor with no limitation on input size. The algorithm is tested in Virtex E (xcv50e-8-cs144) Field Programmable Gate Arrays (FPGA) and implemented in an ASIC. (C) 2010 Elsevier B.V. All rights reserved.
C1 [KarthigaiKumar, P.] Karunya Univ, Coimbatore, Tamil Nadu, India.
   [Baskaran, K.] Govt Coll Technol, Coimbatore, Tamil Nadu, India.
C3 Karunya Institute of Technology & Sciences
RP KarthigaiKumar, P (corresponding author), Karunya Univ, Coimbatore, Tamil Nadu, India.
EM Karthi_kumar_p@rediffmail.com
RI , Dr.K.Baskaran/AAY-7843-2021; Palanivel, Karthigaikumar/AAR-5414-2020
OI P, Karthigaikumar/0000-0003-4850-0090; K, Baskaran/0000-0003-3088-732X
CR [Anonymous], THESIS INDIAN I SCI
   [Anonymous], 2000, Digital Watermarking
   Bartolini F, 2001, P IEEE, V89, P1403, DOI 10.1109/5.959338
   Berghel H, 1997, COMMUN ACM, V40, P19, DOI 10.1145/265684.265687
   Cox IJ, 1997, IEEE T IMAGE PROCESS, V6, P1673, DOI 10.1109/83.650120
   Cox IJ, 1996, P IEEE INT C IM PROC, VIII, P243
   COX IJ, 1996, P INF HID 1 INT WORK, P185
   Craver S, 1998, IEEE J SEL AREA COMM, V16, P573, DOI 10.1109/49.668979
   DUARTE DD, 2005, RECONFIGURABLE COMPU
   Eskicioglu AM, 2001, SIGNAL PROCESS-IMAGE, V16, P681, DOI 10.1016/S0923-5965(00)00050-3
   Fan YC, 2005, I SYMP CONSUM ELECTR, P399
   Garimella A, 2004, IEEE 11TH DIGITAL SIGNAL PROCESSING WORKSHOP & 2ND IEEE SIGNAL PROCESSING EDUCATION WORKSHOP, P292
   Garimella A, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P283, DOI 10.1109/ICVD.2003.1183151
   Hsiao SF, 2000, IEEE T CONSUM ELECTR, V46, P628, DOI 10.1109/30.883423
   Hsiao SF, 2000, IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, P186
   Li CT, 2004, IEE P-VIS IMAGE SIGN, V151, P460, DOI 10.1049/ip-vis:20040812
   MACWILLIAMS FJ, 1976, P IEEE, V64, P1715, DOI 10.1109/PROC.1976.10411
   Mathai NJ, 2003, IEEE T SIGNAL PROCES, V51, P925, DOI 10.1109/TSP.2003.809382
   Memon N, 1998, COMMUN ACM, V41, P34
   Mohanty SP, 2007, IET COMPUT DIGIT TEC, V1, P600, DOI 10.1049/iet-cdt:20070057
   Mohanty SP, 2006, IEEE T CIRCUITS-II, V53, P394, DOI 10.1109/TCSII.2006.870216
   Mohanty SP, 2004, LECT NOTES COMPUT SC, V3356, P344
   Mohanty SP, 2005, IEEE T VLSI SYST, V13, P1002, DOI 10.1109/TVLSI.2005.857991
   Mohanty SP, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P1063, DOI 10.1109/ICVD.2004.1261070
   Mohanty SP, 2003, SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, P183
   Mohanty SP, 2000, 2000 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, PROCEEDINGS VOLS I-III, P1029, DOI 10.1109/ICME.2000.871535
   Nelson GR, 2005, IEEE INT SYMP CIRC S, P5326, DOI 10.1109/ISCAS.2005.1465838
   Petitcolas FAP, 1999, P IEEE, V87, P1062, DOI 10.1109/5.771065
   SARWATE DV, 1980, P IEEE, V68, P593, DOI 10.1109/PROC.1980.11697
   Seo Y.H., 2003, P ISTWORKSHOP EMBEDD, P88
   Swanson MD, 1998, P IEEE, V86, P1064, DOI 10.1109/5.687830
   TEFAS A, 2001, P IEEE INT C AC SPEE, V3, P1973
   Tsai T. H., 2001, P IEEE INT WORKSH IN, P20
   Tseng YC, 2002, IEEE T COMMUN, V50, P1227, DOI 10.1109/TCOMM.2002.801488
   Voloshynovskiy S, 2001, IEEE COMMUN MAG, V39, P118, DOI 10.1109/35.940053
   Wolfgang RB, 1996, INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL III, P219, DOI 10.1109/ICIP.1996.560423
   Yang HJ, 2007, IEEE T MULTIMEDIA, V9, P475, DOI 10.1109/TMM.2006.887990
NR 37
TC 8
Z9 8
U1 1
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 404
EP 411
DI 10.1016/j.sysarc.2010.03.008
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600007
DA 2024-07-18
ER

PT J
AU Yaghini, PM
   Eghbal, A
   Pedram, H
   Zarandi, HR
AF Yaghini, Pooria M.
   Eghbal, Ashkan
   Pedram, Hossein
   Zarandi, Hamid Reza
TI Investigation of transient fault effects in synchronous and asynchronous
   Network on Chip router
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network on chip router; Asynchronous and synchronous design; Fault
   tolerance evaluation; Fault injection
AB This paper presents comparison of transient fault effects in an asynchronous NoC router and a synchronous one. The experiment is based on simulation-based fault injection method to assess the fault-tolerant behavior of both architectures. The effort has been accomplished by employing fault injector signal (FIS) in asynchronous design and synchronous one. Different fault models such as Crosstalk, SEU, and SET have been applied in both architectures to evaluate their robustness. Glitch fault model has also been injected through the asynchronous scheme. The experimental results have been considered in different aspects to estimate the NoC router's robustness. Although asynchronous designs seems inherently fault-tolerant due to applying handshaking signals, up to 55% of the injected faults result in failure, and about 44% of injected faults are replaced by new values before turning into errors. Less than 1% of injected faults treated as latent error. Moreover, the failure rate of token generation is higher than token consumption effects. Furthermore, experiments show that asynchronous NoC router is more robust than the synchronous one by preventing the fault propagation. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Yaghini, Pooria M.; Eghbal, Ashkan; Pedram, Hossein; Zarandi, Hamid Reza] Amirkabir Univ Technol, Dept Comp Engn & Informat Technol, Tehran, Iran.
C3 Amirkabir University of Technology
RP Eghbal, A (corresponding author), Amirkabir Univ Technol, Dept Comp Engn & Informat Technol, Tehran, Iran.
EM pooria.yaghini@aut.ac.ir; ashkanxy@aut.ac.ir; pedram@aut.ac.ir;
   h_zarandi@aut.ac.ir
RI Zarandi, Hamid R./M-2409-2018
OI Zarandi, Hamid R./0000-0003-1385-4171
CR Acquaviva A, 2003, LECT NOTES COMPUT SC, V2799, P540
   Aidemark J, 2001, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P83, DOI 10.1109/DSN.2001.941394
   Ali Muhammad, 2007, International Journal of High Performance Systems Architecture, V1, P113, DOI 10.1504/IJHPSA.2007.015397
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Baumann R. C., 2004, International Journal of High Speed Computing, V14, P299, DOI 10.1142/S0129156404002363
   CHAPPEL JF, 1997, IEEE T CIRCUITS SYST, P30
   Dalirsani A, 2007, IEEE INT ON LINE, P49, DOI 10.1109/IOLTS.2007.13
   Eghbal A, 2009, IEEE INT ON LINE, P212, DOI 10.1109/IOLTS.2009.5196018
   Eghbal A, 2009, LATIN AMER TEST WORK, P182
   FRANTZ AP, 2006, IEEE INT TEST C, P1
   Frantz AP, 2007, IEEE DES TEST COMPUT, V24, P340, DOI 10.1109/MDT.2007.128
   Gil D, 2000, 6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, P73, DOI 10.1109/OLT.2000.856615
   Grecu C, 2007, IEEE INT ON LINE, P37, DOI 10.1109/IOLTS.2007.31
   Koibuchi M, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P13, DOI 10.1109/NOCS.2008.34
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   Nakamura Y, 2002, 2002 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P75, DOI 10.1109/PRDC.2002.1185621
   Pirretti M., 2004, P ISVLSI
   RANTALA P, 2006, INT S SYST ON CHIP, P1
   Saifhashemi A, 2003, DES AUT CON, P330
   Yaghini PM, 2010, EUROMICRO WORKSHOP P, P540, DOI 10.1109/PDP.2010.21
   Yaghini PM, 2009, DEPEND: 2009 SECOND INTERNATIONAL CONFERENCE ON DEPENDABILITY, P93, DOI 10.1109/DEPEND.2009.20
   Zarandi HR, 2003, INT SYM DEFEC FAU TO, P485, DOI 10.1109/DFTVS.2003.1250147
NR 22
TC 8
Z9 13
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 61
EP 68
DI 10.1016/j.sysarc.2010.10.003
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600005
DA 2024-07-18
ER

PT J
AU Kurdthongmee, W
AF Kurdthongmee, W.
TI A novel hardware-oriented Kohonen SOM image compression algorithm and
   its FPGA implementation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Image quantization; Image compression; FPGA-based implementation;
   Kohonen self-organizing map
ID COLOR QUANTIZATION; NEURAL NETWORKS; MAP; DISPLAY
AB Kohonen self-organizing map (K-SOM) has proved to be suitable for lossy compression of digital images. The major drawback of the software implementation of this technique is its very computational intensive task. Fortunately, the structure is fairly easy to convert into hardware processing units executing in parallel. The resulting hardware system, however, consumes much of a microchip's internal resources, i.e. slice registers and look-up table units. This results in utilising more than a single microchip to realize the structure in pure hardware implementation. Previously proposed K-SOM realizations were mainly targetted on implementing on an application specific integrated circuit (ASIC) with low restriction on resource utilization. In this paper, we propose an alternative architecture of K-SOM suitable for moderate density FPGAs with acceptable image quality and frame rate. In addition, its hardware architecture and synthesis results are presented. The proposed K-SOM algorithm compromises between the image quality, the frame rate throughput, the FPGA's resource utilization and, additionally, the topological relationship among neural cells within the network. The architecture has been proved to be successfully synthesized on a single moderate resource FPGA with acceptable image quality and frame rate. (C) 2008 Elsevier B.V. All rights reserved.
C1 Walailak Univ, Sch Engn & Resources Management, Div Comp Engn, Tha Sa La 80160, Nakorn Si Thamm, Thailand.
C3 Walailak University
RP Kurdthongmee, W (corresponding author), Walailak Univ, Sch Engn & Resources Management, Div Comp Engn, 222 Thaibury, Tha Sa La 80160, Nakorn Si Thamm, Thailand.
EM kwattana@wu.ac.th
RI Kurdthongmee, Wattanapong/GLU-5669-2022
OI Kurdthongmee, Wattanapong/0000-0001-6467-1039
FU Thailand's National Electronics and Computer Technology Center (NECTEC)
FX This work was supported by Thailand's National Electronics and Computer
   Technology Center (NECTEC) under project "Real-Time True Colour Imaging
   LED Dot-Matrix Sign Board System". The author would like to thank Xilinx
   Inc. for providing free-of-charge software and prototyping board which
   were used during the course of experimentations. Also, the author would
   like to thank the anonymous reviewers for their comments on earlier
   versions of this paper.
CR [Anonymous], THESIS HELSINKI U TE
   DEKKER AH, 1994, NETWORK-COMP NEURAL, V5, P351, DOI 10.1088/0954-898X/5/3/003
   HECKBERT PS, 1982, ACM COMPUTER GRAPHIC, V16, P297
   Kanjanawanishkul K, 2005, J VIS COMMUN IMAGE R, V16, P311, DOI 10.1016/j.jvcir.2004.07.002
   Kohonen Teuvo., 1997, SELF ORG MAP
   Kurdthongmee W, 2006, MICROPROCESS MICROSY, V30, P234, DOI 10.1016/j.micpro.2005.12.005
   Kurdthongmee W, 2005, MICROPROCESS MICROSY, V29, P327, DOI 10.1016/j.micpro.2004.12.002
   KURDTHONGMEE W, 2005, WALAILAK J SCI TECHN, V2, P149
   Mailachalam B, 2002, MICROPROCESS MICROSY, V26, P399, DOI 10.1016/S0141-9331(02)00065-0
   NASRABADI NM, 1988, P IEEE INT C NEURAL, P1101
   *OP ORG, OP SD RAM CONTR MOD
   Pei SC, 1998, IEEE T CIRC SYST VID, V8, P191, DOI 10.1109/76.664104
   PEIRIS V, 1994, P IEEE WORLD C COMP, P2069
   SOUDRIS D, 2000, P 10 INT WORKSH PATM, P243
   Sudha N, 2004, REAL-TIME IMAGING, V10, P31, DOI 10.1016/j.rti.2003.12.001
   Sudha N, 2003, J SYST ARCHITECT, V48, P337, DOI 10.1016/S1383-7621(03)00021-3
   WAN SJ, 1990, COLOR RES APPL, V15, P52, DOI 10.1002/col.5080150109
   *XILL INC, XIL XC2V1000 FPGA DA
NR 18
TC 25
Z9 25
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 983
EP 994
DI 10.1016/j.sysarc.2008.04.007
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400011
DA 2024-07-18
ER

PT J
AU Chandy, JA
AF Chandy, John A.
TI Dual actuator logging disk architecture and modeling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE disk architecture; storage systems; computer architecture
AB In this paper, we present a dual actuator logging disk architecture to minimize write access latencies. We reduce small synchronous write latency using the notion of logging writes, i.e. writing to free sectors near the current disk head location. However, we show through analytic models and simulations that logging writes by itself is not sufficient to reduce write access latencies, particularly in environments with writes to new data and intermixed reads and writes. Therefore, we augment the logging write method with the addition of a second disk actuator. Our models and simulations show that the addition of the second actuator offers significant performance benefits over a normal disk over a wide range of disk access patterns, and comparisons to strictly logging disk architectures show advantages over a range of disk access patterns. (C) 2007 Elsevier B.V. All rights reserved.
C1 Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
C3 University of Connecticut
RP Chandy, JA (corresponding author), Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
EM john.chandy@uconn.edu
OI Chandy, John/0000-0003-3449-3205
CR [Anonymous], 1992, HPLCSP929
   BACHMAT E, 2002, P ACM SIGMETRICS JUN, P55
   Bitton D., 1988, Proceedings of the Fourteenth International Conference on Very Large Databases, P331
   CHEN PM, 1990, P 1990 ACM SIGMETRIC, P74
   Chiueh T.-C., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P339, DOI 10.1109/ICCD.1993.393356
   Chiueh TC, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P429, DOI 10.1109/DSN.2002.1028928
   English Robert M., 1992, P USENIX WINT 92 TEC, P237
   GRAY J, 1990, VERY LARGE DATA BASES, P148
   Lyman P., 1999, How Much Information?
   MENON J, 1993, J PARALLEL DISTR COM, V17, P129, DOI 10.1006/jpdc.1993.1011
   MULVANY RB, 1974, IBM J RES DEV, V18, P489, DOI 10.1147/rd.186.0489
   Patterson D. A., 1988, SIGMOD Record, V17, P109, DOI 10.1145/971701.50214
   Roselli D, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 2000 USENIX ANNUAL TECHNICAL CONFERENCE, P41
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   RUEMMLER C, 1993, HPLOSR9323
   Smith A. J., 1978, Proceedings of the 5th Annual Symposium on Computer Architecture, P242, DOI 10.1145/800094.803056
   SQUIRES JP, 1994, Patent No. 9209077
   SQUIRES JP, 1994, Patent No. 5293282
   Wang RY, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P29
NR 19
TC 4
Z9 5
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2007
VL 53
IS 12
BP 913
EP 926
DI 10.1016/j.sysarc.2007.03.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 223FB
UT WOS:000250353900003
DA 2024-07-18
ER

PT J
AU Chang, KC
   Chen, TF
AF Chang, Kuei-Chung
   Chen, Tien-Fu
TI Efficient segment-based video transcoding proxy for mobile multimedia
   services
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE transcoding; segment caching; multimedia; mobile network
AB To support various bandwidth requirements for mobile multimedia services for future heterogeneous mobile environments, such as portable notebooks, personal digital assistants (PDAs), and 3G cellular phones, a transcoding video proxy is usually necessary to provide mobile clients with adapted video streams by not only transcoding videos to meet different needs on demand, but also caching them for later use. Traditional proxy technology is not applicable to a video proxy because it is less cost-effective to cache the complete videos to fit all kinds of clients in the proxy. Since transcoded video objects have inheritance dependency between different bit-rate versions, we can use this property to amortize the retransmission overhead from transcoding other objects cached in the proxy. In this paper, we propose the object relation graph (ORG) to manage the static relationships between video versions and an efficient replacement algorithm to dynamically manage video segments cached in the proxy. Specifically, we formulate a transcoding time constrained profit function to evaluate the profit from caching each version of an object. The profit function considers not only the sum of the costs of caching individual versions of an object, but also the transcoding relationship among these versions. In addition, an effective data structure, cached object relation tree (CORT), is designed to facilitate the management of multiple versions of different objects cached in the transcoding proxy. Experimental results show that the proposed algorithm outperforms companion schemes in terms of the byte-hit ratios and the startup latency. (c) 2007 Elsevier B.V. All rights reserved.
C1 Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi, Taiwan.
C3 National Chung Cheng University
RP Chen, TF (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi, Taiwan.
EM chen@cs.ccu.edu.tw
CR [Anonymous], P IEEE INFOCOM
   BO S, 2003, P INT C MULT EXP, P457
   Cardellini V., 2000, Proceedings of the Ninth International Conference on Information and Knowledge Management. CIKM 2000, P520, DOI 10.1145/354756.354861
   CHANG KC, 2005, P INT C MULT EXP ICM, P755
   Dan A, 1997, MULTIMED TOOLS APPL, V4, P279, DOI 10.1023/A:1009637022889
   DAN A, 1998, P SPIE ACM C MULT CO
   DENNING PJ, 1968, COMMUN ACM, V11, P323, DOI 10.1145/363095.363141
   DU D, 1998, P IEEE INFOCOM APR
   EAGER D, 2001, P SPIE ACM C MULT CO
   GOOSE S, 2002, P 3 INT C MOB DAT MA
   GRUBER S, 2000, P 9 INT WORLD WID WE
   GUO K, 1999, TECHNIQUE REPORT
   Han R, 1998, IEEE PERS COMMUN, V5, P8, DOI 10.1109/98.736473
   HARDY DR, 1994, CUCS73294 U COL
   Layaïda O, 2005, IEE P-SOFTW, V152, P238, DOI 10.1049/ip-sen:20045034
   LIU DY, 2006, AMTRAC ADAPTIVE META
   MARTINI MG, 2001, P 5O IEEE VEH TECHN, V3, P2056
   MIAO ZR, 1999, PACKET VIDEO WORKSH
   NEERDAELS C, 1996, P 1996 US TECHN C
   NIELSEN HF, 1996, CERN HTTPD
   PHILIP SY, 2000, P 9 INT ACM C INF KN, P520
   Pitkow J. E., 1999, World Wide Web, V2, P3, DOI 10.1023/A:1019284202914
   QIAN LM, 1998, P DIG SIGN PROC C S
   RAMAMRITHAM K, 1995, P INT C DAT SYST ADV
   ROSS KW, 2000, P INT WORKSH INT MUL
   Shen B, 2004, IEEE T MULTIMEDIA, V6, P375, DOI 10.1109/TMM.2003.822791
   SMITH B, 2000, P WORKSH NETW OP SYS
   Tang XY, 2002, PROC INT CONF PARAL, P287, DOI 10.1109/ICPP.2002.1040884
   Wang B., 2002, P IEEE INFOCOM
   Warabino T, 2000, IEEE COMMUN MAG, V38, P66, DOI 10.1109/35.874971
   WESSELS D, 1999, ICP S QUID CACHE
   WU KL, 2001, P 10 INT C WORLD WID, P36
   ZIPF G.K., Human Behavior and the Principle of Least Effort
NR 33
TC 11
Z9 15
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2007
VL 53
IS 11
BP 833
EP 845
DI 10.1016/j.sysarc.2007.02.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 210OU
UT WOS:000249466300003
DA 2024-07-18
ER

PT J
AU Al-Dubai, A
   Ould-Khaoua, M
   Mackenzie, L
AF Al-Dubai, A
   Ould-Khaoua, M
   Mackenzie, L
TI A plane-based broadcast algorithm for multicomputer networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE multicomputer; mesh; collective communication; wormhole switching; turn
   model; performance analysis
ID COLLECTIVE COMMUNICATION; WORMHOLE; EFFICIENT; MESHES; MODEL
AB Maximising the performance of parallel systems requires matching message-passing algorithms and application characteristics with a suitable underling interconnection network. Broadcast algorithms for wormhole-switched meshes have been widely reported in the literature. However, most of these algorithms handle broadcast in a sequential manner and do not scale well with the network size. As a consequence, many parallel applications cannot be efficiently supported using existing techniques. Motivated by these observations, this paper presents a new efficient broadcast algorithm for the mesh, called the Plane-Based (PB) algorithm. The main feature of this approach is its ability to perform broadcast operation with a high degree of scalability and parallelism. Furthermore, performance is insensitive to the network size, i.e., only three message-passing steps are required to implement a broadcast operation irrespective of the network size. Results from a comparative analysis demonstrate that the PB algorithm exhibits superior performance characteristics over those of the well-known Recursive Doubling and Extending Dominating Node algorithms. (c) 2005 Elsevier B.V. All rights reserved.
C1 Thames Valley Univ, Inst Informat Technol, Slough SL1 1YG, Berks, England.
   Univ Glasgow, Dept Comp Sci, Glasgow G12 8RZ, Lanark, Scotland.
C3 University of West London; University of Glasgow
RP Thames Valley Univ, Inst Informat Technol, Wellington St, Slough SL1 1YG, Berks, England.
EM ahmed.al-dubai@tvu.ac.uk; mohamed@dcs.gla.ac.uk; lewis@dcs.gla.ac.uk
CR Al-Dubai AY, 2001, IEEE IPCCC, P155, DOI 10.1109/IPCCC.2001.918648
   [Anonymous], P 38 IEEE COMP SOC I
   Barnett M, 1996, J PARALLEL DISTR COM, V35, P111, DOI 10.1006/jpdc.1996.0074
   Cang SL, 2000, J PARALLEL DISTR COM, V60, P966, DOI 10.1006/jpdc.2000.1643
   Chen TS, 2000, J SYST ARCHITECT, V46, P919, DOI 10.1016/S1383-7621(99)00049-1
   Chien AA, 1998, IEEE T PARALL DISTR, V9, P150, DOI 10.1109/71.663877
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   DOBREV S, 2002, COMPUT J, V45, P349
   Duato J., 1997, INTERCONNECTION NETW
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   *INT CORP, 1991, TOUCHST DELTA SYST D
   *INT CORP, 1991, PAR XP S PROD OV
   LENOSKI D, 1992, COMPUTER, V25, P63, DOI 10.1109/2.121510
   LIN X, 1991, P INT S COMP ARCH, P116
   LIONEL M, 1996, WORKSH INT C PAR PRO, P74
   Malumbres MP, 2000, J SYST ARCHITECT, V46, P1019, DOI 10.1016/S1383-7621(00)00007-2
   MCKINLEY PK, 1995, COMPUTER, V28, P39, DOI 10.1109/2.476198
   MCKINLEY PK, 1994, IEEE T PARALL DISTR, V5, P1252, DOI 10.1109/71.334899
   MCKINLEY PK, 1993, P INT S MOD AN SIM C, P57
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Noakes M., 1993, P 20 ANN INT S COMP, P224
   Panda DK, 1995, PROC INT CONF PARAL, P8
   Panda DK, 1999, IEEE T PARALL DISTR, V10, P76, DOI 10.1109/71.744844
   Robinson DF, 1997, J PARALLEL DISTR COM, V45, P104, DOI 10.1006/jpdc.1997.1372
   SCHWETMAN HD, 1985, CSIM C BASED PROCESS, P80
   Seitz C. L., 1992, Future Tendencies in Computer Science, Control and Applied Mathematics. International Conference on the Occasion of the 25th Anniversary of INRIA. Proceedings, P69
   Tsai YJ, 1996, IEEE T PARALL DISTR, V7, P876, DOI 10.1109/71.532118
   Tsai YJ, 1997, IEEE T PARALL DISTR, V8, P41, DOI 10.1109/71.569654
   Tseng YC, 1999, IEEE T PARALL DISTR, V10, P44, DOI 10.1109/71.744837
   WATTS J, 1994, TR9419 U TEX AUST DE
NR 30
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-NOV
PY 2005
VL 51
IS 10-11
BP 617
EP 632
DI 10.1016/j.sysarc.2005.01.003
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 974HK
UT WOS:000232581900003
DA 2024-07-18
ER

PT J
AU Abrar, SS
AF Abrar, SS
TI Novel source-independent characterization methodology for embedded
   software energy estimation and optimization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Euromicro Symposium on Digital System Design
CY SEP 01-06, 2003
CL BELEK, TURKEY
DE energy model; cycle-accurate; characterization; activity; optimization;
   relative-accuracy
AB In order to design a successful low-energy VLSI system, concurrent energy reduction at hardware and software levels is needed. The available techniques for embedded software energy estimation either provide unusable average-case results or require prohibitively complex hardware setups for cycle-accurate results. This paper introduces a new methodology for high-level software energy estimation for embedded systems. The methodology produces cycle-accurate results independent of the energy characterization process. The executed instructions as well as the transitions on the wires are taken into consideration for estimating the energy. This allows tradeoff between the accuracy and the complexity of the model. The methodology is generic and makes no assumptions about the measurement techniques or the architecture of the processor. The introduced methodology also allows successive improvements in the estimation accuracy with each step towards final silicon. The embedded ARM7TDMI RISC processor is modeled with this methodology and the errors are found to be less than 10%. For energy optimization, the model provides excellent relative accuracy too. Taking advantage of the relative accuracy, different code transformation techniques are discussed and employed to gain 32% energy savings. (c) 2005 Elsevier B.V. All rights reserved.
RP Abrar, SS (corresponding author), Philips Innovat Campus,1,Murphy Rd, Bangalore 08, Karnataka, India.
EM saif.abrar@philips.com
CR BRANDOLESE C, 2000, P ANN ACM IEEE DAC J
   Chang N., 2000, P INT S LOW POW EL D
   Chatterjee S., 2015, REGRESSION ANAL EXAM
   CHEN RY, 1998, P POW DRIV MICR WORK
   GEBOTYS C, 2000, P ANN ASM IEEE DAC J
   Klass B., 1998, P POW DRIV MICR WORK
   Lee S., 2001, P ACM SIGPLAN WORKSH
   MEHTA H, 1996, P ICASSP
   Muchnick S., 1997, ADV COMPILER DESIGN
   RUSSELL JT, 1998, P INT C COMP DES OCT
   SAMI M, 2000, P INT C HARDW SOFTW
   TIWARI V, 1994, IEEE T VLSI SYSTEMS, V2
   Weste N. H.E., PRINCIPLES CMOS VLSI
   YE W, 2000, DES AUT C JUN
   [No title captured]
NR 15
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-JUL
PY 2005
VL 51
IS 6-7
BP 395
EP 404
DI 10.1016/j.sysarc.2004.07.009
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 936ZD
UT WOS:000229893300005
DA 2024-07-18
ER

PT J
AU Chen, TS
   Wang, NC
AF Chen, TS
   Wang, NC
TI Optimal broadcasting on incomplete star graph interconnection networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE broadcast; incomplete star graphs; optimal; parallel computing; star
   graphs
ID COMMUNICATION; ALGORITHMS
AB Broadcasting is an important collective communication operation in many applications which use parallel computing. In this paper, we focus on designing broadcasting algorithms for general incomplete star graphs. We propose two optimal one-to-all broadcasting algorithms for incomplete star graphs with a single-port communication model. An incomplete star graph with N nodes, where (n - 1)! < N < n!, is a subgraph of an n-dimensional star graph. The first scheme is single-message one-to-all broadcasting that takes O(n log n) steps. The second one is multi-message one-to-all broadcasting that takes O(n log n + m) steps. (C) 2004 Elsevier B.V. All rights reserved.
C1 Chaoyang Univ Technol, Dept Comp Sci & Informat Engn, Taichung 413, Taiwan.
   Natl Univ Tainan, Dept Informat & Learning Technol, Tainan 700, Taiwan.
C3 Chaoyang University of Technology; National University Tainan
RP Chaoyang Univ Technol, Dept Comp Sci & Informat Engn, Taichung 413, Taiwan.
EM chents@mail.nutn.edu.tw; ncwang@mail.cyut.edu.tw
RI yang, yue/KCK-7870-2024; li, bo/JJC-2664-2023
OI Wang, Neng-Chung/0000-0002-1021-9124
CR Akers S. B., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P393
   AKERS SB, 1989, IEEE T COMPUT, V38, P555, DOI 10.1109/12.21148
   Bai LQ, 1997, 1997 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P82, DOI 10.1109/ICPADS.1997.652533
   Chen TS, 1996, IEEE T PARALL DISTR, V7, P717, DOI 10.1109/71.508251
   DAY K, 1994, IEEE T PARALL DISTR, V5, P31, DOI 10.1109/71.262586
   FRAGOPOULOU P, 1995, J PARALLEL DISTR COM, V24, P55, DOI 10.1006/jpdc.1995.1006
   Fujita S, 1999, IEEE T COMPUT, V48, P1123, DOI 10.1109/12.805160
   JOHNSSON SL, 1989, IEEE T COMPUT, V38, P1249, DOI 10.1109/12.29465
   KATSEFF HP, 1988, IEEE T COMPUT, V37, P604, DOI 10.1109/12.4611
   LATIFI S, 1994, IEEE T PARALL DISTR, V5, P97, DOI 10.1109/71.262593
   Latifi S, 1997, IEEE IPCCC, P451, DOI 10.1109/PCCC.1997.581550
   Lo NW, 1997, IEEE T COMPUT, V46, P1357, DOI 10.1109/12.641935
   MENDIA VE, 1992, IEEE T PARALL DISTR, V3, P389, DOI 10.1109/71.149958
   Qiu K, 2002, NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P37, DOI 10.1109/ICPADS.2002.1183375
   QIU K, 1995, P INT PAR PROC S, P660
   Rezazad SM, 2004, 18TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 2 (REGULAR PAPERS), PROCEEDINGS, P503
   SHEU JP, 1995, IEEE T PARALL DISTR, V6, P653, DOI 10.1109/71.388046
   Su MY, 1996, SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, P375, DOI 10.1109/ISPAN.1996.509013
   Tseng YC, 1997, IEEE T COMPUT, V46, P593, DOI 10.1109/12.589231
   TSENG YC, 1997, P 3 INT C ALG ARCH P, P51
   YEH SI, 2002, P 2002 INT S PAR ARC, P266
NR 21
TC 8
Z9 9
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2005
VL 51
IS 2
BP 143
EP 150
DI 10.1016/j.sysarc.2004.10.003
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 897VH
UT WOS:000227033100005
DA 2024-07-18
ER

PT J
AU Liao, XF
   Jin, H
AF Liao, XF
   Jin, H
TI A new distributed storage scheme for cluster video server
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 28th Euromicro Conference
CY SEP 04-06, 2002
CL Dortmund, GERMANY
DE cluster; multimedia; splitting; storage system; scalability
AB For cluster video servers, it is very important to design a good distributed storage system with high performance. One of the important issues in designing a good distributed storage system is how to store multimedia data on many storage nodes. This issue includes two topics: the scheme of splitting an entire file into many clips, and the storage of these clips on many nodes. We have designed a new multimedia data storage scheme for cluster video server. In the new system, a novel multimedia file splitting scheme, named Owl, and a clips striping scheme have been proposed. In contrast with traditional media data splitting schemes based on fixed space length and constant time length, Owl is addressed with the consideration of spatial and temporal information. This scheme Owl has universality for every media format encoded based on time and makes cluster video servers work efficiently. Besides, the scheme Owl is feasible and easy to implement. With the data splitting scheme and the clips striping scheme, cluster video servers have good performance. (C) 2004 Elsevier B.V. All rights reserved.
C1 Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Cluster & Grid Comp Lab, Wuhan 430074, Peoples R China.
C3 Huazhong University of Science & Technology
RP Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Cluster & Grid Comp Lab, Wuhan 430074, Peoples R China.
EM xfliao@hust.edu.cn; hjin@hust.edu.cn
CR ANDERSON T, 1996, SERVERLESS NETWORK F
   AXTELL RL, 2001, SCIENCE, P293
   COHEN A, 2001, IEEE T KNOWLEDGE DAT, V13
   Handley M., 2327 RFC
   HASKIN R, 1996, P COMPCON
   HOLFELDER W, 1995, P ACM MULT
   HWANG K, 2002, IEEE T PARALLEL DIST, V13
   Jin H, 2002, EUROMICRO CONF PROC, P144, DOI 10.1109/EURMIC.2002.1046147
   LAUDERDALE J, 1996, P IEEE ICC 96, P1416
   Lee JYB, 1998, IEEE MULTIMEDIA, V5, P20, DOI 10.1109/93.682522
   Lee JYB, 2000, IEEE T PARALL DISTR, V11, P1217, DOI 10.1109/71.895790
   LEE JYB, 1996, P IEEE INFOCOM 96 MA
   LEE JYB, 2001, IEEE T CIRCUITS SYST, V11
   Liu J.S., 1992, PROC 1 INT WORKSHOP, P88
   MARTIN C, 1997, J DIGITAL LIB
   SAHU S, 1997, P IEEE INT C MULT CO
   Schulzrinne H., 2326 RFC
   SCHULZRINNE H, 1989, RTP TRANSPORT PROTOC
   SEGARRA J, 2002, P IEEE INT C COMM, V4, P2537
   SHANKAR A, 2002, P 30 ANN ACM SIGUCCS
   Shenoy PJ, 1995, ACM COMPUT SURV, V27, P636, DOI 10.1145/234782.234810
   Shenoy PJ, 1997, PROCEEDINGS OF THE IEEE 7TH INTERNATIONAL WORKSHOP ON NETWORK AND OPERATING SYSTEM SUPPORT FOR DIGITAL AUDIO AND VIDEO, P25, DOI 10.1109/NOSDAV.1997.629332
   TAN G, 2003, ANN REV SCALABLE COM, V5
   THEKKATH CA, 1997, P ACM S OP SYST PRIN
   Wu S, 2002, CCGRID 2002: 2ND IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, PROCEEDINGS, P268
   YIN J, 2003, P 19 ACM S OP SYST P
   2001, QUICKTIME TECHNICAL
NR 27
TC 5
Z9 5
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2005
VL 51
IS 2
BP 79
EP 94
DI 10.1016/j.sysarc.2004.09.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 897VH
UT WOS:000227033100001
DA 2024-07-18
ER

PT J
AU Limousin, C
   Sebot, J
   Vartanian, A
   Drach, N
AF Limousin, C
   Sebot, J
   Vartanian, A
   Drach, N
TI Architecture optimization for multimedia application exploiting data and
   thread-level parallelism
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SIMD; SMT; superscalar processor; memory hierarchy; multimedia
AB The characteristics of multimedia applications when executed on general-purpose processors are not well understood. Such knowledge is extremely important in guiding the development of multimedia applications and the design of future processors.
   In this paper, we characterize and optimize the performance of multimedia applications on superscalar processor exploiting data-level parallelism and thread-level parallelism with SIMD (Single Instruction Multiple Data) and SMT (Simultaneous MultiThreading) capacities. We show that SMT and SIMD superscalar processor is suitable for 3D geometry application and we characterize the execution in term of memory hierarchy, which is the main bottleneck. The results show that the latency is not fully recovered by SMT; the use of second-level data prefetching does not succeed in increasing the performance.
   With detailed analysis, we show that this problem comes from a pollution of the instruction window by the threads experiencing second-level cache misses, thus reducing the window available for the other threads. We thus propose a hardware mechanism (an architecture optimization) to predict second-level misses and control this pollution. (C) 2004 Elsevier B.V. All rights reserved.
C1 Univ Paris 11, LRI, F-91405 Orsay, France.
C3 Universite Paris Saclay
RP Univ Paris 11, LRI, 490, F-91405 Orsay, France.
EM nathalie.drach@lip6.fr
CR ABRASH M, 2000, INSIDEXBOX GRAPHICS
   BECHENNEC JL, 1998, WORKSH COMP ARCH ED
   BHARGAVA R, 1998, INT S MICR, P37
   Espasa R, 1997, FOURTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING, PROCEEDINGS, P350, DOI 10.1109/HIPC.1997.634514
   GOLDSCHMIDT SR, C MEAS MOD COMP SYST, P146
   Gulati M, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P291, DOI 10.1109/HPCA.1996.501194
   HILY S, 1998, WORKSH MULT EX ARCH
   HIRATA H, 1992, ISCA92 MAY, P136
   Limousin C, 1999, LECT NOTES COMPUT SC, V1685, P262
   Lo J. Lee-jay, 1998, THESIS U WASHINGTON
   LOIKKANEN M, 1996, INT C PAR ARCH COMP, P63
   MARK P, 2000, COMPUTER GRAPHICS
   Nguyen H., 1999, ICS 99, P11
   OEHRING H, 1999, INT C PAR ARCH COMP, P11
   Oka M, 1999, IEEE MICRO, V19, P20, DOI 10.1109/40.809374
   Olano M., 1998, Computer Graphics. Proceedings. SIGGRAPH 98 Conference Proceedings, P159, DOI 10.1145/280814.280857
   PONTIUS M, 1999, WORKSH MULT THREAD E
   Ranganathan P, 1999, CONF PROC INT SYMP C, P124, DOI [10.1145/307338.300990, 10.1109/ISCA.1999.765945]
   SEBOT J, 1999, EUR C PAR COMP, P659
   SEGAL KAM, 1996, OPENGL GRAPHICS SYST
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
   YANG CL, 1998, INT S MICR, P37
NR 23
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2005
VL 51
IS 1
BP 15
EP 27
DI 10.1016/j.sysarc.2004.06.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 887YZ
UT WOS:000226342700002
DA 2024-07-18
ER

PT J
AU Piso, D
   Piñeiro, JA
   Bruguera, JD
AF Piso, D
   Piñeiro, JA
   Bruguera, JD
TI Analysis of the impact of different methods for division/square root
   computation in the performance of a superscalar microprocessor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE division; square root; SimpleScalar; superscalar processors;
   computational intensive applications
ID INVERSE-SQUARE ROOT; ALGORITHMS; IMPLEMENTATIONS; MULTIPLIERS;
   SELECTION; UNIT
AB An analysis of the impact of different methods for double-precision computation of division and square root in the performance of a superscalar processor is presented in this paper. This analysis is carried out combining the Simple-Scalar toolset, estimates of the latency and throughput for the compared methods and a set of benchmarks with typical features of intensive computing applications. Simulation results show the importance of having an efficient unit for the computation of these operations, since changes in the density of division and square root below 1% lead to changes in the performance around a 20%. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Santiago de Compostela, Dept Elect & Comp Engn, Santiago De Compostela 15782, Spain.
C3 Universidade de Santiago de Compostela
EM alex@dec.usc.es
CR Antelo E, 1998, IEEE T COMPUT, V47, P152, DOI 10.1109/12.663761
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   DESBRUN M, 1999, P SIGGRAPH 99
   Ercegovac M.D., 1994, Division and Square Root: Digit Recurrence Algorithms and Implementations
   ERCEGOVAC MD, 1992, IEEE T COMPUT, V41, P1497, DOI 10.1109/12.214659
   Ercegovac MD, 2000, IEEE T COMPUT, V49, P628, DOI 10.1109/12.863031
   ERCEGOVAC MD, 1987, IEEE T COMPUT, V36, P895, DOI 10.1109/TC.1987.1676986
   ERCEGOVAC MD, 1994, IEEE T COMPUT, V43, P909, DOI 10.1109/12.295853
   FRANTZESKAKIS EN, 1994, IEEE T SIGNAL PROCES, V42, P2455, DOI 10.1109/78.317867
   Golub G.H., 1989, MATRIC COMPUTATIONS
   Guil N, 1999, PATTERN RECOGN, V32, P1025, DOI 10.1016/S0031-3203(98)00127-7
   Ito M, 1997, IEEE T COMPUT, V46, P495, DOI 10.1109/12.588066
   KOBBELT L, 1998, COMP GRAPH P ANN C S
   Lang T, 1999, IEEE T COMPUT, V48, P827, DOI 10.1109/12.795124
   LINARES JMG, 2000, P IEEE INT C IM PROC
   Matula DW, 2001, P S COMP ARITHM, P101, DOI 10.1109/ARITH.2001.930109
   Oberman SF, 1997, IEEE T COMPUT, V46, P833, DOI 10.1109/12.609274
   Oberman SF, 1997, IEEE T COMPUT, V46, P154, DOI 10.1109/12.565590
   Oberman SF, 1999, P S COMP ARITHM, P106, DOI 10.1109/ARITH.1999.762835
   Piñeiro JA, 2002, IEEE T COMPUT, V51, P1377, DOI 10.1109/TC.2002.1146704
   Piñeiro JA, 2001, P S COMP ARITHM, P40, DOI 10.1109/ARITH.2001.930102
   Piso D, 2002, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P218, DOI 10.1109/DSD.2002.1115372
   Soderquist P, 1997, IEEE MICRO, V17, P56, DOI 10.1109/40.612224
   Soderquist P, 1996, ACM COMPUT SURV, V28, P518, DOI 10.1145/243439.243481
   SOHI GS, 2000, SIMULATION TOOLS MIC
   SOHI GS, 1997, IEEE T COMPUTERS, V39
   WONG WF, 1994, IEEE T COMPUT, V43, P278, DOI 10.1109/12.272429
   Yeager KC, 1996, IEEE MICRO, V16, P28, DOI 10.1109/40.491460
NR 28
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 543
EP 555
DI 10.1016/S1383-7621(03)00100-0
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000006
DA 2024-07-18
ER

PT J
AU Chen, HC
   Yen, JC
AF Chen, HC
   Yen, JC
TI A new cryptography system and its VLSI realization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE cryptography system; chaotic system; VLSI design and verification
ID IMAGE ENCRYPTION; TUTORIAL; CHAOS
AB In this paper, a new. cryptography system (CS) is proposed and its VLSI architecture is designed and verified. The new system performs both random position permutation and random value transformation. The input data is processed by the swap and XOR/XNOR functions under the control of a binary sequence from a chaotic system. The scheme is analyzed and simulated by MATLAB to be high security. In order to maintain the requirement of real-time, the VLSI architecture with low hardware cost, high computing speeds, high modularity, and regularity is designed and implemented respectively with Altera FPGA and Avanti cell-library. According to the simulation result, the throughput rates of the proposed design with the two implementations are larger than 0.64 and 2.74 Gbps. Hence the proposed new cryptography system is strongly suitable for most of real-time video and audio applications. (C) 2003 Elsevier B.V. All rights reserved.
C1 Natl United Univ, Dept Elect Engn, Miaoli, Taiwan.
C3 National United University
RP Natl United Univ, Dept Elect Engn, 1 Lien Kung,Kun Jin Li, Miaoli, Taiwan.
EM hcchen@mail.nlhu.edu.tw; jcyen@mail.nlhu.edu.tw
RI , Jiun In GUO/AAE-1273-2022
CR [Anonymous], 1984, Deterministic chaos: An introduction
   BIHAM E, 1991, LECT NOTES COMPUT SC, V547, P532
   BOURBAKIS N, 1992, PATTERN RECOGN, V25, P567, DOI 10.1016/0031-3203(92)90074-S
   CHEN CC, 1989, IEEE T MED IMAGING, V8, P133, DOI 10.1109/42.24861
   Chuang T. J., 1999, Pattern Recognition and Image Analysis, V9, P431
   DIFFIE W, 1979, P IEEE, V67, P397, DOI 10.1109/PROC.1979.11256
   Hsu CT, 1999, IEEE T IMAGE PROCESS, V8, P58, DOI 10.1109/83.736686
   JACQUIN AE, 1993, P IEEE, V81, P1451, DOI 10.1109/5.241507
   Javidi B, 1996, OPT ENG, V35, P2506, DOI 10.1117/1.600854
   KUO CJ, 1991, IEEE INT C SEC TECHN, P149
   MACQ BM, 1995, P IEEE, V83, P944, DOI 10.1109/5.387094
   Milosevic V, 1997, DSP 97: 1997 13TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, P361, DOI 10.1109/ICDSP.1997.628102
   PARKER TS, 1987, P IEEE, V75, P982, DOI 10.1109/PROC.1987.13845
   REFREGIER P, 1995, OPT LETT, V20, P767, DOI 10.1364/OL.20.000767
   SMID ME, 1988, P IEEE, V76, P550, DOI 10.1109/5.4441
   WU CW, 1993, IEEE T CIRCUITS-I, V40, P707, DOI 10.1109/81.246147
   Yen JC, 2000, IEE P-VIS IMAGE SIGN, V147, P167, DOI 10.1049/ip-vis:20000208
   Yen JC, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, P121
   YEN JC, 1999, 1999 IEEE WORKSH SIG, P430
   Zhu WW, 1999, IEEE T CIRC SYST VID, V9, P545, DOI 10.1109/76.767121
NR 20
TC 26
Z9 28
U1 0
U2 10
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2003
VL 49
IS 7-9
BP 355
EP 367
DI 10.1016/S1383-7621(03)00087-0
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 747PE
UT WOS:000186812600005
DA 2024-07-18
ER

PT J
AU Awwad, AM
   Al-Ayyoub, A
   Ould-Khaoua, M
AF Awwad, AM
   Al-Ayyoub, A
   Ould-Khaoua, M
TI On the topological properties of the arrangement-star network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE star network; arrangement network; product network; hierarchical
   structure; vertex symmetry; parallel algorithms
ID INTERCONNECTION NETWORK; GRAPHS; HYPERCUBES
AB This paper proposes a new interconnection network, referred to as the arrangement-star network, which is constructed from the product of the star and arrangement networks. Studying this new network is motivated by the good qualities it exhibits over its constituent networks, the star and arrangement networks. The star network has been a research focus for quite a long time until recently when the algorithm development on the star network turned out to be cumbersome. The arrangement network as a generalized class for the star network offers no solution in that direction. The arrangement-star network, on the other hand, makes it possible to efficiently embed grids, pipelines, as well as other computationally important topologies in a very natural manner. Furthermore, the fact that the product of the star and arrangement networks comes with little increase in the network diameter and a better result on communication cost, motivates further investigation for this new alternative, the arrangement-star network. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Zarka Private Univ, Dept Comp Sci, Safat 13110, Kuwait.
   Arab Open Univ, Fac Comp Studies, Amman 11953, Jordan.
   Univ Glasgow, Dept Comp Sci, Glasgow G12 8RZ, Lanark, Scotland.
C3 University of Glasgow
RP Awwad, AM (corresponding author), Zarka Private Univ, Dept Comp Sci, Safat 13110, Kuwait.
CR AKERS S, 1998, IEEE T COMPUT, V38, P555
   Akers S. B., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P393
   Al-Ayyoub AE, 1998, J PARALLEL DISTR COM, V48, P175, DOI 10.1006/jpdc.1997.1414
   ALAYYOUB A, 2002, IN PRESS NODE RANKIN
   AlAyyoub AE, 1997, IEEE T PARALL DISTR, V8, P803, DOI 10.1109/71.605767
   Berthome P, 1996, IEEE T PARALL DISTR, V7, P1292, DOI 10.1109/71.553290
   Chiang WK, 1998, INFORM PROCESS LETT, V66, P215, DOI 10.1016/S0020-0190(98)00052-0
   DAS SK, 1992, P 4 S FRONT MASS PAR, P270
   Day K, 1997, IEEE T PARALL DISTR, V8, P109, DOI 10.1109/71.577251
   Day K, 1998, KUWAIT J SCI ENG, V25, P35
   DAY K, 1994, IEEE T PARALL DISTR, V5, P31, DOI 10.1109/71.262586
   DAY K, 1992, INFORM PROCESS LETT, V42, P235, DOI 10.1016/0020-0190(92)90030-Y
   DAY K, 1992, 9158 TR U MINN COMP
   DAY K, 1993, P INT C PAR PROC, P56
   DAY K, 1996, J MATH MODEL SCI COM, V6
   Efe K., 1994, Proceedings of the 1994 International Conference on Parallel Processing, P72
   FRAGOPOULOU P, 1994, IEEE T PARALL DISTR, V5, P525, DOI 10.1109/71.282562
   GANESAN E, 1993, IEEE T PARALL DISTR, V4, P962, DOI 10.1109/71.243525
   GRAHAM SW, 1993, IEEE T COMPUT, V42, P756, DOI 10.1109/12.277296
   JUNG IL, 1994, J KOREA INFORM SCI S, V21, P407
   JWO JS, 1991, J CIRCUIT SYST COMP, V1, P43, DOI DOI 10.1142/S0218126691000215
   Menn A., 1990, Proc. International Conference on Parallel Processing, V3, P1
   Rajasekaran S, 1997, J PARALLEL DISTR COM, V41, P225, DOI 10.1006/jpdc.1996.1297
   ROSENBERG AL, 1992, DISCRETE APPL MATH, V37-8, P465, DOI 10.1016/0166-218X(92)90152-Z
   SAIKA D, 1995, PARALLEL COMPUT, V21, P1292
   Saikia DK, 1996, IEEE T PARALL DISTR, V7, P321, DOI 10.1109/71.494627
   Youssef A., 1995, P S FRONT MASS PAR C, P521
NR 27
TC 4
Z9 4
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2003
VL 48
IS 11-12
BP 325
EP 336
DI 10.1016/S1383-7621(03)00020-1
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 674EY
UT WOS:000182625500002
DA 2024-07-18
ER

PT J
AU Meribout, M
   Motomura, M
AF Meribout, M
   Motomura, M
TI New design methodology with efficient prediction of quality metrics for
   logic level design towards dynamic reconfigurable logic
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE dynamic reconfigurable logic; scheduling; allocation; partitioning;
   communication cost; multiplexer cost
AB The importance of efficient area and timing estimation is well established in high level synthesis (HLS) since it allows more efficient exploration of the design space while providing HLS tools with the capability of predicting the effects of technology specific tools on the design space. Much of the previous work has focused on estimation techniques that use very simple cost models based solely on functional units (FUs). Those models are not accurate enough to allow effective design space exploration since the effects of interconnects can indeed dominate the final design cost. The situation becomes even worst when the design is targeted to dynamically reconfigurable logic (DRL) technologies since the multiplexer delay may contribute heavily on the overall delay. In addition, large number of configurable logic blocks could be used for communication rather than for implementing FUs. In this paper we present a new HLS design flow, which performs an accurate estimation on area and timing for DRL circuits. It takes into account not only FUs area and delay, but also the interconnection and communication effects.-We select our DRL LSI circuit [M. Meribout, M. Motomura, Method for compiling high level programs into hardware, Japanese Patent: JSP2000-313818, 2000; M. Motomura et al., An embedded DRAM-FPGA chip with instantaneous logic reconfiguration, in: Symposium on VLSI Circuits, July 1997, pp. 55-56] as our main concentration. We tested our method with several benchmarks and the results show that we receive good performance of the design, with area and timing estimated efficiently. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 SQU Univ, Coll Engn, Dept Informat Engn, El Khod, Oman.
   NEC Corp Ltd, Syst ULSI Res Lab, Silicon Syst Res Labs, Tokyo, Japan.
C3 Sultan Qaboos University; NEC Corporation
RP Meribout, M (corresponding author), SQU Univ, Coll Engn, Dept Informat Engn, El Khod, Oman.
EM meribout@squ.edu.om; kassantina@hotmail.com
OI Meribout, Mahmoud/0000-0002-0058-1090; Motomura,
   Masato/0000-0003-1543-1252
CR [Anonymous], 1994, Synthesis and optimization of digital circuits
   Chang D, 1999, IEEE T COMPUT, V48, P565, DOI 10.1109/12.773794
   CHANG D., 1997, P ACM INT S FPGAS, P142
   DEHON A, 1996, P INT S FIELD PROGR, P115
   El-Rewini H., 1994, TASK SCHEDULING PARA
   HARR R, 2000, P 13 INT S SYST SYNT
   Iseli C., 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.95TB8077), P173, DOI 10.1109/FPGA.1995.477423
   JAIN R, 1992, IEEE T COMPUT AID D, V11, P955, DOI 10.1109/43.149767
   LI YB, 2000, P DES AUT C
   MERIBOUT M, 2000, Patent No. 2000313818
   OHM SY, 1997, IEEE T COMPUT AIDED, V16
   Rakhmatov DN, 2000, IEEE DES TEST COMPUT, V17, P53, DOI 10.1109/54.825677
   ROBERTSON I, 2002, 10 ACM INT S FIELD P
   Vuillemin JE, 1996, IEEE T VLSI SYST, V4, P56, DOI 10.1109/92.486081
   WORTHLIN MJ, 2001, FIELD PROGRAMMABLE L, P123
   *XIL INC, 2000, VIRT SER CONF ARCH U
   [No title captured]
   [No title captured]
   [No title captured]
NR 19
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2003
VL 48
IS 8-10
BP 285
EP 310
DI 10.1016/S1383-7621(03)00012-2
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 658CB
UT WOS:000181703100004
DA 2024-07-18
ER

PT J
AU Sun, Q
   Chen, XZ
   Li, L
   Wang, JP
   Liu, SK
AF Sun, Qiao
   Chen, Xianzhang
   Li, Lin
   Wang, Jiapin
   Liu, Shukan
TI FSR: A host-storage collaborative mechanism for data path optimization
   of NDP operations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Computational storage; Near-data processing; File semantics
AB Emerging computational SSDs are becoming attractive solutions to boost the energy efficiency and performance of data-intensive applications. Such computational SSDs take advantage of the in-storage Near-Data Processing (NDP) architecture that offloads computing tasks to the storage. However, existing NDP-based applications still depend on the host to search the requested file of NDP tasks, which incurs large overhead for moving data between the host and the storage. In this paper, we propose to optimize the data path of NDP-based applications by a host-storage collaborative mechanism called File Semantics Retriever (FSR). The key idea of FSR is to realize the file system layout and the metadata structures in the storage with the collaboration of a library in the host and a handler in the firmware of the computational SSD. FSR can directly locate and fetch the requested file data in the computational SSD. Moreover, we construct a performance model to understand the suitable scenarios of FSR and the appropriate timing for using FSR. We implement and evaluate FSR on a real computational SSD platform. Extensive experimental results show that FSR can reduce the execution time of real-world NDP operations by 54.0% over existing computational SSDs relying on the host-based data path.
C1 [Sun, Qiao] Zhejiang Univ, Coll Comp Sci & Technol, Hangzhou 310027, Zhejiang, Peoples R China.
   [Sun, Qiao; Liu, Shukan] Naval Univ Engn, Sch Elect Engn, Wuhan 430033, Hubei, Peoples R China.
   [Chen, Xianzhang; Li, Lin; Wang, Jiapin] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Chen, Xianzhang] Haikou Univ Econ, TJ YZ Sch Network Sci, Haikou, Peoples R China.
C3 Zhejiang University; Wuhan Naval University of Engineering; Chongqing
   University
RP Chen, XZ; Li, L (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.; Chen, XZ (corresponding author), Haikou Univ Econ, TJ YZ Sch Network Sci, Haikou, Peoples R China.
EM sunqiao_zju@zju.edu.cn; xzchen@cqu.edu.cn; linli265@cqu.edu.cn;
   wjp@cqu.edu.cn; liusk@seu.edu.cn
RI liu, ting/GZM-3326-2022; Chen, Xianzhang/GOH-1024-2022
OI Chen, Xianzhang/0000-0001-8987-377X
FU National Natural Science Foundation of China [62372073]; Chongqing
   Post-doctoral Science Foundation [2021LY75]
FX We sincerely thank all the reviewers for their valuable feedback. We
   also thank all the editors who contribute to this paper. This work is
   supported by the National Natural Science Foundation of China (Project
   No. 62372073) , the Chongqing Post-doctoral Science Foundation No.
   2021LY75) .
CR Adams I.F., 2019, P 11 USENIX WORKSH H
   Bae J, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P387
   Barbalace Antonio, 2021, 11 C INN DAT SYST RE
   Cai M, 2022, PROCEEDINGS OF THE 2022 USENIX ANNUAL TECHNICAL CONFERENCE, P899
   Chen JX, 2013, IEEE S MASS STOR SYS
   Do J, 2020, ACM T STORAGE, V16, DOI 10.1145/3415580
   filebench, 2014, About us
   Ghiasi NM, 2022, Arxiv, DOI arXiv:2202.10400
   Hady FT, 2017, P IEEE, V105, P1822, DOI 10.1109/JPROC.2017.2731776
   Hu X.-Y., 2009, System and Storage Conference (SYSTOR), DOI DOI 10.1145/1534530.1534544
   Khayyam H., 2020, NONLINEAR APPROACHES, P39, DOI DOI 10.1007/978-3-030-18963-1_2
   Koo G, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P219, DOI 10.1145/3123939.3124553
   Kwak J, 2020, ACM T STORAGE, V16, DOI 10.1145/3385073
   Lee CG, 2019, I S MOD ANAL SIM COM, P384, DOI 10.1109/MASCOTS.2019.00048
   Lee Changman, 2015, 13 USENIX C FILE STO, P273
   Li JL, 2022, IEEE T COMPUT AID D, V41, P3803, DOI 10.1109/TCAD.2022.3197518
   Li L., 2023, DAC 23
   Liang SW, 2019, I C FIELD PROG LOGIC, P173, DOI 10.1109/FPL.2019.00035
   Liang SW, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P395
   Liu Jing, 2019, 11 USENIX WORKSH HOT
   Lu Youyou, 2014, P USENIX C FIL STOR, P75
   Matam KK, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P116, DOI 10.1145/3307650.3322275
   Mathur Avantika, 2007, P LINUX S, V2, P21
   nvmexpress, 2015, NVM express 1.2a
   Park JH, 2021, PROC VLDB ENDOW, V14, P1481, DOI 10.14778/3461535.3461538
   Park S, 2006, IEEE T CONSUM ELECTR, V52, P1, DOI 10.1109/TCE.2006.1605017
   Pei SY, 2019, ACM T STORAGE, V15, DOI 10.1145/3310149
   Pfandzelter T, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON FOG COMPUTING (ICFC 2019), P201, DOI 10.1109/ICFC.2019.00033
   Schulist Jay., Linux Socket Filtering aka Berkeley Packet Filter (BPF)
   Shen ZY, 2020, IEEE T COMPUT AID D, V39, P4575, DOI 10.1109/TCAD.2020.2978833
   Son Y, 2014, 2014 INTERNATIONAL CONFERENCE ON CLOUD AND AUTONOMIC COMPUTING (ICCAC 2014), P258, DOI 10.1109/ICCAC.2014.14
   Sun H., IEEE T COMP AID DES
   Sun K., 2018, HotStorage
   Sun X, 2022, INT S HIGH PERF COMP, P1056, DOI 10.1109/HPCA53966.2022.00081
   Tsai CC, 2015, SOSP'15: PROCEEDINGS OF THE TWENTY-FIFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P441, DOI 10.1145/2815400.2815405
   Wan H, 2021, APSYS '21: PROCEEDINGS OF THE 12TH ACM SIGOPS ASIA-PACIFIC WORKSHOP ON SYSTEMS, P9, DOI 10.1145/3476886.3477511
   Wang Y., 2018, HotStorage
   Wilkening M, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P717, DOI 10.1145/3445814.3446763
   Yao YB, 2019, IEEE ACCESS, V7, P33494, DOI 10.1109/ACCESS.2019.2904639
   Zhang RY, 2022, IEEE T COMPUT, V71, P2327, DOI 10.1109/TC.2022.3152079
   Zhang RY, 2021, IEEE T COMPUT AID D, V40, P2024, DOI 10.1109/TCAD.2020.3036814
NR 41
TC 0
Z9 0
U1 2
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102962
DI 10.1016/j.sysarc.2023.102962
EA SEP 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA T7LR0
UT WOS:001079766000001
DA 2024-07-18
ER

PT J
AU Ming, Y
   Zhang, WX
   Liu, H
   Wang, CH
AF Ming, Yang
   Zhang, Weixin
   Liu, Hang
   Wang, Chenhao
TI Certificateless public auditing scheme with sensitive information hiding
   for data sharing in cloud storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Public auditing; Sensitive information hiding; Data dynamic operations;
   Data sharing; Cloud storage
ID DATA POSSESSION SCHEME; SHARED DATA; PRIVACY; EFFICIENT
AB In the cloud storage environment, users can store their data on cloud servers to save local storage resources and also share data with other users through cloud servers. Nevertheless, the outsourced data in cloud is vulnerable to tampering or loss due to software or hardware failures, hacker attacks, and other unforeseen issues. Public auditing technique have been developed to safeguard the integrity of the outsourced data. In addition, outsourced data typically contains users' sensitive information like their names and ages, which are likely to be unavoidably exposed to cloud servers and other users. To tackle the aforementioned issues, a certificateless public auditing scheme with sensitive information hiding (CPAS-SIH) for data sharing is presented in this paper, which introduces a third-party sanitizer to sanitize the data blocks encompassing sensitive information in outsourced data and converts their tags into the valid ones for sanitized data blocks. Meanwhile, an extended double linked list information table is utilized to enable data dynamic operations, including the data blocks modification, insertion, as well as deletion. The security analysis demonstrates that CPAS-SIH satisfies unforgeability, auditing soundness, immutability, and data privacy preservation. The performance evaluation indicates that CPAS-SIH is efficient and practical.
C1 [Ming, Yang; Zhang, Weixin; Liu, Hang; Wang, Chenhao] Changan Univ, Sch Informat Engn, Xian 710018, Peoples R China.
C3 Chang'an University
RP Ming, Y (corresponding author), Changan Univ, Sch Informat Engn, Xian 710018, Peoples R China.
EM yangming@chd.edu.cn; 2020124016@chd.edu.cn; 2022024015@chd.edu.cn;
   2021024002@chd.edu.cn
RI Wang, Chenhao/JQI-4636-2023; Liu, Hang/IUN-8802-2023
OI Liu, Hang/0000-0003-4863-8866
FU National Natural Science Foundation of China [2021GY-047]; Key Research
   and Development Program of Shaanxi Province [2022JH-RGZN-0018]; Xi'an
   Science and Technology Planning Program [300102242201]; Fundamental
   Research Funds for the Central Universities;  [62072054]
FX This work was supported in part by the National Natural Science
   Foundation of China (62072054) , in part by the Key Research and
   Development Program of Shaanxi Province (2021GY-047) , in part by the
   Xi'an Science and Technology Planning Program (2022JH-RGZN-0018) , and
   in part by the Fundamental Research Funds for the Central Universities,
   CHD (300102242201) .
CR Akinyele JA, 2013, J CRYPTOGR ENG, V3, P111, DOI 10.1007/s13389-013-0057-3
   Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Ateniese G, 2005, LECT NOTES COMPUT SC, V3679, P159
   Ateniese G., 2008, P INT C SEC PRIV COM, P1
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Chen XF, 2015, IEEE T DEPEND SECURE, V12, P546, DOI 10.1109/TDSC.2014.2366471
   Erway CC, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P213
   Fu AM, 2022, IEEE T SERV COMPUT, V15, P266, DOI 10.1109/TSC.2019.2937484
   Ge CP, 2021, IEEE T DEPEND SECURE, V18, P2787, DOI 10.1109/TDSC.2020.2963978
   Gudeme JR, 2021, J PARALLEL DISTR COM, V156, P163, DOI 10.1016/j.jpdc.2021.06.001
   Guo ZR, 2023, J SYST ARCHITECT, V141, DOI 10.1016/j.sysarc.2023.102913
   He D, 2012, INT J COMMUN SYST, V25, P1432, DOI 10.1002/dac.1330
   He DB, 2018, IEEE T IND INFORM, V14, P1232, DOI 10.1109/TII.2017.2761806
   He DB, 2017, APPL MATH COMPUT, V314, P31, DOI 10.1016/j.amc.2017.07.008
   He DB, 2018, IEEE SYST J, V12, P64, DOI 10.1109/JSYST.2015.2428620
   Jung H. S., 2017, Int. J. Web Appl., V9, P88
   Kang BY, 2017, MOB INF SYST, V2017, DOI 10.1155/2017/2925465
   Li JG, 2021, IEEE T SERV COMPUT, V14, P71, DOI 10.1109/TSC.2018.2789893
   Li YN, 2019, IEEE T DEPEND SECURE, V16, P72, DOI 10.1109/TDSC.2017.2662216
   Liu J, 2015, IEEE T INF FOREN SEC, V10, P1513, DOI 10.1109/TIFS.2015.2416688
   Ming Y, 2019, IEEE ACCESS, V7, P122091, DOI 10.1109/ACCESS.2019.2938528
   Pointcheval D, 1996, LECT NOTES COMPUT SC, V1070, P387
   Quick Darren., 2013, Cloud storage forensics
   Ren K, 2012, IEEE INTERNET COMPUT, V16, P69, DOI 10.1109/MIC.2012.14
   Ren ZW, 2018, IEEE T SERV COMPUT, V11, P685, DOI 10.1109/TSC.2015.2481880
   Sengupta B, 2020, IEEE T CLOUD COMPUT, V8, P138, DOI 10.1109/TCC.2017.2767584
   Shen WT, 2023, IEEE T DEPEND SECURE, V20, P4593, DOI 10.1109/TDSC.2022.3228699
   Shen WT, 2019, IEEE T INF FOREN SEC, V14, P331, DOI 10.1109/TIFS.2018.2850312
   Sun PJ, 2020, J NETW COMPUT APPL, V160, DOI 10.1016/j.jnca.2020.102642
   Wang BY, 2013, IEEE CONF COMM NETW, P136, DOI 10.1109/CNS.2013.6682701
   Wang BY, 2014, IEEE T CLOUD COMPUT, V2, P43, DOI [10.1109/TCC.2014.2299807, 10.1109/CLOUD.2012.46]
   Wang C, 2013, IEEE T COMPUT, V62, P362, DOI 10.1109/TC.2011.245
   Wang F, 2018, IEEE T COMPUT SOC SY, V5, P854, DOI 10.1109/TCSS.2018.2858805
   Wang HQ, 2014, IET INFORM SECUR, V8, P114, DOI 10.1049/iet-ifs.2012.0271
   Wang QA, 2011, IEEE T PARALL DISTR, V22, P847, DOI 10.1109/TPDS.2010.183
   Xu Y, 2021, IEEE SYST J, V15, P3730, DOI 10.1109/JSYST.2020.3018692
   Yang AJ, 2021, IEEE T CLOUD COMPUT, V9, P212, DOI 10.1109/TCC.2018.2851256
   Yang GY, 2016, J SYST SOFTWARE, V113, P130, DOI 10.1016/j.jss.2015.11.044
   Yu Y, 2017, IEEE T INF FOREN SEC, V12, P767, DOI 10.1109/TIFS.2016.2615853
   Zhang Y, 2015, IEEE T COMPUT SOC SY, V2, P159, DOI 10.1109/TCSS.2016.2517205
   Zhang Y, 2020, IEEE T DEPEND SECURE, V17, P608, DOI 10.1109/TDSC.2018.2829880
   Zhao J, 2023, J SYST ARCHITECT, V138, DOI 10.1016/j.sysarc.2023.102860
NR 43
TC 2
Z9 2
U1 4
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102965
DI 10.1016/j.sysarc.2023.102965
EA AUG 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA R8YF1
UT WOS:001067148300001
DA 2024-07-18
ER

PT J
AU Ma, YD
   Zhao, ZC
   Liu, D
   He, ZL
   Zhou, W
AF Ma, Ye-Da
   Zhao, Zhi-Chao
   Liu, Di
   He, Zhenli
   Zhou, Wei
TI OCAP: On-device Class-Aware Pruning for personalized edge DNN models
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Class-aware pruning; Edge systems; Deep Neural Networks
AB In this paper, we propose a new on-device class-aware pruning method for edge systems, namely OCAP. The motivation behind is that Deep Neural Network (DNN) models are usually trained with a large dataset so that they can learn more diverse features and be generalized to accurately predict numerous classes. Some works reveal that some features (channels) are only related to some classes. And edge systems are usually implemented in a specific environment, where classes the system detects are limited. As a result, implementing a general-trained model for a specific edge environment leads to unnecessary redundancy. Meanwhile, transferring some data and models to the cloud for personalization will cause privacy issues. Thus, we may have an on-device class-aware pruning method to remove the channels which are irrelevant for the classes the edge system observes mostly, thereby reducing the model's Floating Point Operations (FLOPs), memory footprint, latency, improving energy efficiency and keeping a relatively high accuracy for the observed classes while protecting the in-situ data privacy. OCAP proposes a novel class-aware pruning method based on the intermediate activation of input images to identify the class-irrelevant channels. Moreover, we propose a method based on KL-divergence to select diverse and representative data for effectively fine-tuning the pruned model. The experimental results show the effectiveness and efficiency of OCAP. In comparison with state-of-the-art class-aware pruning methods, OCAP has better accuracy and higher compression ratio. Additionally, we evaluate OCAP on Nvidia Jetson Nano, Nvidia Jetson TX2 and Nvidia Jetson AGX Xavier in terms of efficiency, where the experimental results demonstrate the applicability of OCAP on edge systems. The code is available at https://github.com/mzd2222/OCAP.
C1 [Ma, Ye-Da; He, Zhenli; Zhou, Wei] Yunnan Univ, Sch Software, Kunming, Peoples R China.
   [Zhao, Zhi-Chao] Chongqing Univ, Sch Comp, Chongqing, Peoples R China.
   [Liu, Di] Norwegian Univ Sci & Technol, Dept Comp Sci, Trondheim, Norway.
C3 Yunnan University; Chongqing University; Norwegian University of Science
   & Technology (NTNU)
RP He, ZL (corresponding author), Yunnan Univ, Sch Software, Kunming, Peoples R China.
EM mzd@mail.ynu.edu.cn; zhaozhichao@cqu.edu.cn; di.liu@ntnu.no;
   hezl@ynu.edu.cn; zwei@ynu.edu.cn
OI He, Zhenli/0000-0002-7986-2222
FU National Natural Science Foundation of China [62262070]; Yunnan Applied
   Basic Research Projects, China [202101AT070182, 202201AT070156,
   202301AT070194]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant 62262070, in part by Yunnan Applied
   Basic Research Projects, China 202101AT070182, 202201AT070156 and
   202301AT070194.
CR Cai LH, 2021, INT C PATT RECOG, P224, DOI 10.1109/ICPR48806.2021.9412993
   Chin TW, 2020, PROC CVPR IEEE, P1515, DOI 10.1109/CVPR42600.2020.00159
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Dhar S, 2020, Arxiv, DOI arXiv:1911.00623
   Gamanayake C, 2020, IEEE J-STSP, V14, P802, DOI 10.1109/JSTSP.2020.2971418
   Goldberger J, 2003, NINTH IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION, VOLS I AND II, PROCEEDINGS, P487
   Han K, 2020, PROC CVPR IEEE, P1577, DOI 10.1109/CVPR42600.2020.00165
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   Hemmat M, 2020, DES AUT CON
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hu HY, 2016, Arxiv, DOI arXiv:1607.03250
   Huai S, 2021, DES AUT CON, P151, DOI 10.1109/DAC18074.2021.9586309
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Li GL, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102431
   Li GL, 2020, IEEE T COMPUT AID D, V39, P3614, DOI 10.1109/TCAD.2020.3013050
   Li H, 2017, Arxiv, DOI arXiv:1608.08710
   Lin J, 2017, ADV NEUR IN, V30
   Lin MB, 2020, PROC CVPR IEEE, P1526, DOI 10.1109/CVPR42600.2020.00160
   Liu D, 2022, NEUROCOMPUTING, V485, P297, DOI 10.1016/j.neucom.2021.04.141
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Long J, 2015, PROC CVPR IEEE, P3431, DOI 10.1109/CVPR.2015.7298965
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Molchanov P, 2019, PROC CVPR IEEE, P11256, DOI 10.1109/CVPR.2019.01152
   Nonnenmacher M, 2022, Arxiv, DOI arXiv:2110.11395
   Paszke A, 2019, ADV NEUR IN, V32
   Qin ZW, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P444, DOI 10.1145/3287624.3287643
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Savarese P, 2021, PROC CVPR IEEE, P4028, DOI 10.1109/CVPR46437.2021.00402
   Sun PZ, 2021, PROC CVPR IEEE, P14449, DOI 10.1109/CVPR46437.2021.01422
   Tanaka H., 2020, Advances in Neural Information Processing Systems, V33, P6377, DOI DOI 10.48550/ARXIV.2009.14410
   Vaswani A, 2017, ADV NEUR IN, V30
   Wang CY, 2021, PROC CVPR IEEE, P13024, DOI 10.1109/CVPR46437.2021.01283
   Wang JF, 2021, PROC CVPR IEEE, P15844, DOI 10.1109/CVPR46437.2021.01559
   Wang Q, 2020, INT SYM QUAL ELECT, P1, DOI [10.1109/isqed48828.2020.9137057, 10.1109/ISQED48828.2020.9137057, 10.1109/CVPR42600.2020.01155]
   Wang ZH, 2022, ASIA S PACIF DES AUT, P538, DOI 10.1109/ASP-DAC52403.2022.9712563
   You HR, 2022, Arxiv, DOI arXiv:1909.11957
NR 43
TC 0
Z9 0
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102956
DI 10.1016/j.sysarc.2023.102956
EA AUG 2023
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA R3NE9
UT WOS:001063445200001
DA 2024-07-18
ER

PT J
AU Ghasemi, SA
   Jahannia, B
   Farbeh, H
AF Ghasemi, Seyed Ali
   Jahannia, Belal
   Farbeh, Hamed
TI GraphA: An efficient ReRAM-based architecture to accelerate large scale
   graph processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Graph processing; Non-volatile memory (NVM); Resistive random-access
   memory (ReRAM); Hardware acceleration; Processing -in -memory (PIM)
ID PERFORMANCE; MEMORY; MODEL
AB Graph analytics is the basis for many modern applications, e.g., machine learning and streaming data problems. With an unprecedented increase in data size of many emerging domains such as the social networks, which generate a lot of images and documents, real-time big data processing is crucial. Graph processing on traditional computer architectures faces irregular memory accesses that lead to significant data movements and waste a large amount of energy and time. ReRAM-based Processing-in-memory (PIM) is a novel technology that addresses the memory wall problem. Additionally, it provides a high parallelism level and a significant reduction in energy consumption with negligible leakage power. In this paper, we propose a ReRAM-based PIM architecture, named GraphA, which includes a novel reordering algorithm and mapping data to ReRAM Graph Engines (RGE) that cause RGEs to be used with high utilization. Furthermore, we present a compressed format, a memory layout, and proper graph partitioning for graph traversal to eliminate extra communication and useless computation. Moreover, we investigate the computation patterns of graph processing to find a suitable preprocessing model for the proposed GraphA architecture based on reorganizing classified supernode graphs and offering a runtime execution that fits it. Evaluations of GraphA on various real-world graphs show an average performance enhancement and energy saving of 5.3x and 6.0x, respectively, compared with the state-of-the-art GraphR architecture.
C1 [Ghasemi, Seyed Ali; Jahannia, Belal; Farbeh, Hamed] Amirkabir Univ Technol, Dept Comp Engn, Tehran, Iran.
C3 Amirkabir University of Technology
RP Farbeh, H (corresponding author), Amirkabir Univ Technol, Dept Comp Engn, Tehran, Iran.
EM s.ali.ghasemi001@aut.ac.ir; b.jahannia@aut.ac.ir; farbeh@aut.ac.ir
RI Farbeh, Hamed/F-7740-2018; Jahannia, Belal/KVZ-1660-2024
OI Farbeh, Hamed/0000-0002-4204-9131; 
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   [Anonymous], 2009, HP LAB
   Arka AI, 2021, IEEE T VLSI SYST, V29, P1743, DOI 10.1109/TVLSI.2021.3110721
   Basak A, 2019, INT S HIGH PERF COMP, P373, DOI 10.1109/HPCA.2019.00051
   Beamer Scott, 2015, arXiv
   Boukhobza J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131848
   Challapalle N, 2020, ANN I S COM, P433, DOI 10.1109/ISCA45697.2020.00044
   Chen C, 2018, IEEE T PARALL DISTR, V29, P1275, DOI 10.1109/TPDS.2018.2794343
   Choudhury D., 2021, ACM J EMERG TECH COM, V18, P1
   Dai GH, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P120, DOI 10.1145/3287624.3287637
   Dai GH, 2019, IEEE T COMPUT, V68, P1131, DOI 10.1109/TC.2019.2893384
   Dai GH, 2019, IEEE T COMPUT AID D, V38, P640, DOI 10.1109/TCAD.2018.2821565
   Dai GH, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P217, DOI 10.1145/3020078.3021739
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   El Mouden Zakariyaa Ait, 2020, Procedia Comput Sci, V177, P204, DOI 10.1016/j.procs.2020.10.029
   Eshraghian JK, 2022, IEEE NANOTECHNOL MAG, V16, P14, DOI 10.1109/MNANO.2022.3141443
   Gao MY, 2015, INT CONFER PARA, P113, DOI 10.1109/PACT.2015.22
   Guo MY, 2022, ASIA S PACIF DES AUT, P604, DOI 10.1109/ASP-DAC52403.2022.9712520
   Han L, 2018, ACM T STORAGE, V14, DOI 10.1145/3177916
   Huang Y, 2019, DES AUT TEST EUROPE, P1273, DOI [10.23919/DATE.2019.8715192, 10.23919/date.2019.8715192]
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Kim CH, 2022, IEEE T PARALL DISTR, V33, P251, DOI 10.1109/TPDS.2021.3065365
   Kim MS, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P447, DOI 10.1145/2882903.2915204
   Kyrola A., 2012, 10 USENIX S OPERATIN, P31
   Leskovec J., 2014, SNAP Datasets: Stanford large network dataset collection
   Li ZR, 2022, ASIA S PACIF DES AUT, P238, DOI [10.1109/ASP-DAC52403.2022.9712587, 10.1109/ICFEICT57213.2022.00051]
   Lin YT, 2020, IEEE ACCESS, V8, P129285, DOI 10.1109/ACCESS.2020.3009253
   Liu HQ, 2020, IEEE ACCESS, V8, P116605, DOI 10.1109/ACCESS.2020.3003982
   McCune RR, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2818185
   Nai LF, 2017, INT S HIGH PERF COMP, P457, DOI 10.1109/HPCA.2017.54
   Ollivier S, 2022, Arxiv, DOI arXiv:2108.01202
   Poremba M, 2015, IEEE COMPUT ARCHIT L, V14, P140, DOI 10.1109/LCA.2015.2402435
   Qian XH, 2021, SCI CHINA INFORM SCI, V64, DOI 10.1007/s11432-020-3219-6
   Qinggang Wang, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P149, DOI 10.1145/3431920.3439288
   Roy A, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P472, DOI 10.1145/2517349.2522740
   Sanchez D., 2013, P 40 ANN INT S COMP, P475
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Wang YZH, 2016, ACM SIGPLAN NOTICES, V51, P123, DOI [10.1145/2851141.2851145, 10.1145/3016078.2851145]
   Wei H, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1813, DOI 10.1145/2882903.2915220
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Wu HQ, 2017, P IEEE, V105, P1770, DOI 10.1109/JPROC.2017.2684830
   Xie XL, 2017, HPDC'17: PROCEEDINGS OF THE 26TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, P79, DOI 10.1145/3078597.3078602
   Yang T, 2021, DES AUT CON, P583, DOI 10.1109/DAC18074.2021.9586231
   Zhang MX, 2018, INT S HIGH PERF COMP, P544, DOI 10.1109/HPCA.2018.00053
   Zhang YH, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102531
   Zheng L, 2020, INT PARALL DISTRIB P, P696, DOI 10.1109/IPDPS47924.2020.00077
   Zhong XW, 2022, IEEE COMMUN LETT, V26, P803, DOI 10.1109/LCOMM.2022.3148292
   Zhou MX, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P591, DOI 10.1145/3287624.3287711
   Zhuo YW, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P712, DOI 10.1145/3352460.3358256
NR 51
TC 15
Z9 15
U1 4
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102755
DI 10.1016/j.sysarc.2022.102755
EA OCT 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5Y1RV
UT WOS:000879067800001
DA 2024-07-18
ER

PT J
AU Deng, LB
   Xiao, XR
   Liu, H
   Li, RF
   Xie, GQ
AF Deng, Libing
   Xiao, Xiongren
   Liu, Hong
   Li, Renfa
   Xie, Guoqi
TI A low-delay AVB flow scheduling method occupying the guard band in
   Time-Sensitive Networking
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Audio-Video-Bridging (AVB); Real-time scheduling; Time-Sensitive
   Networking (TSN)
AB Time-Sensitive Networking (TSN) is used in time-critical systems because of its high-bandwidth and time determinization. To ensure the deterministic transmission of Time-Triggered (TT) flows, TSN adopts the guard band mechanism to control the next pending frame not be transmitted on the link before transmitting TT flows, thereby preventing interference from Audio-Video-Bridging (AVB) and Best-Effort (BE) flows. However, this mechanism causes the transmission delay of AVB flows and the waste of bandwidth. To reduce the above negative impacts, the state-of-the-art method selects BE flows at the head of each queue to occupy the guard band, but the acceptance rate of flows and bandwidth utilization are still low. This paper proposes a low-delay AVB flow scheduling method occupying the guard band to improve the acceptance rate of AVB flows and bandwidth utilization. The method selects AVB flows from all flows in the queue to occupy the guard band, and it includes the Maximum Transmission for AVB Flows (MTAF) algorithm and the Maximum Bandwidth Utilization (MBU) algorithm. MTAF algorithm fills AVB flows with the earliest deadline into the guard band to increase the acceptance rate, and the MBU algorithm maximizes the size of AVB flows occupying the guard band to improve bandwidth utilization. Experiments show that the proposed algorithms improve the acceptance rate of AVB flows and bandwidth utilization compared to the state-of-the-art method.
C1 [Deng, Libing; Xiao, Xiongren; Li, Renfa; Xie, Guoqi] Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Changsha 410082, Hunan, Peoples R China.
   [Deng, Libing; Xie, Guoqi] Hunan Univ Chongqing, Ctr Convergence Automobile & Cyberspace, Res Inst, Chongqing 401120, Peoples R China.
   [Liu, Hong] Shangai Trusted Ind Control Platform Co Ltd, Shanghai 200062, Peoples R China.
C3 Hunan University
RP Xie, GQ (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Changsha 410082, Hunan, Peoples R China.; Xie, GQ (corresponding author), Hunan Univ Chongqing, Ctr Convergence Automobile & Cyberspace, Res Inst, Chongqing 401120, Peoples R China.
EM libingdeng@hnu.edu.cn; xxr@hnu.edu.cn; hliu@sei.ecnu.edu.cn;
   lirenfa@hnu.edu.cn; xgqman@hnu.edu.cn
RI 肖, 雄仁/JUV-1742-2023; liu, xingwang/KCY-1277-2024; Lin, Yi/KEH-1784-2024;
   he, xi/JXN-3817-2024
OI Xie, Guoqi/0000-0001-6625-0350; Xiao, Xiongren/0000-0002-3596-071X;
   Deng, Libing/0000-0001-8696-748X
FU National Natural Science Foundation of China [61932010, 61972139,
   62133014]; Opening Project of Shanghai Trusted Industrial Control
   Platform [cstc2021jcyj-msxmX0461]; Natural Science Foundation of
   Chongqing
FX Acknowledgments This work was supported in part by the National Natural
   Science Foundation of China under Grants No. 61932010, No. 61972139, and
   No. 62133014, the Opening Project of Shanghai Trusted Industrial Control
   Platform, and the Natural Science Foundation of Chongqing under Grant
   No. cstc2021jcyj-msxmX0461.
CR Agarwal T, 2019, IEEE ACCESS, V7, P131407, DOI 10.1109/ACCESS.2019.2939497
   [Anonymous], 2016, IEEE 8021QBU 2016 IE
   [Anonymous], 2018, IEEE Std 802.1Q-2018, P1, DOI [10.1109/IEEESTD.2018.8403927, DOI 10.1109/IEEESTD.2018.8403927]
   [Anonymous], 2009, Ieee 802.1qav-2009 - ieee standard for local and metropolitan area networks- virtual bridged local area networks amendment 12: Forwarding and queuing enhancements for time-sensitive streams
   [Anonymous], 2015, Ieee 802.1qbv-2015 - ieee standard for local and metropolitan area networks - bridges and bridged networks - amendment 25: Enhancements for scheduled traffic
   Arestova A, 2021, IFIP NETWORKING C IF, P1
   Ashjaei M, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102137
   Atallah AA, 2019, LECT NOTES ARTIF INT, V11606, P504, DOI 10.1007/978-3-030-22999-3_44
   Bhattacharjee S, 2020, IEEE ICC, DOI 10.1109/icc40277.2020.9149161
   Chang SH, 2021, COMPUT COMMUN, V172, P183, DOI 10.1016/j.comcom.2021.03.019
   Deng L, ACM COMPUT SURV, V55
   Dürr F, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P203, DOI 10.1145/2997465.2997494
   Feng Z, IEEE INTERNET THINGS, V1
   Feng Z., J SYST ARCHIT, V123
   Gavrilut V, 2020, ACM TRANS CYBER-PHYS, V4, DOI 10.1145/3371708
   Gavrilut V, 2018, 2018 14TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2018)
   Gavrilut V, 2018, IEEE ACCESS, V6, P75229, DOI 10.1109/ACCESS.2018.2883644
   Heilmann Florian, 2019, ACM SIGBED Review, V16, P9, DOI 10.1145/3314206.3314207
   Houtan B., 2021, 29 INT C REAL TIM NE
   IEEE, IEEE 8021 WORK GROUP
   Kobzan T, 2020, IEEE INT C EMERG, P1625, DOI 10.1109/ETFA46521.2020.9211897
   Laursen S.M., 2016, SIGBED Rev, V13, P43, DOI DOI 10.1145/3015037.3015044
   Lin Zhao, 2021, 2021 IEEE 6th International Conference on Computer and Communication Systems (ICCCS), P764, DOI 10.1109/ICCCS52626.2021.9449278
   Liu Y, 2019, J SYST ARCHITECT, V97, P208, DOI 10.1016/j.sysarc.2018.11.004
   Lo Bello L, 2019, P IEEE, V107, P1094, DOI 10.1109/JPROC.2019.2905334
   Mai TL, 2019, 2019 15TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS), DOI 10.1109/wfcs.2019.8757948
   Nasrallah A, 2019, IEEE COMMUN SURV TUT, V21, P88, DOI 10.1109/COMST.2018.2869350
   Nsaibi S., 2020, THESIS TECHNISCHE U, P172
   Pop P, 2016, IET CYBER PHYS SYST, V1, P86, DOI 10.1049/iet-cps.2016.0021
   Raagaard M.L., 2017, P 2017 IEEE FOG WORL
   Shalghum KM, 2021, IEEE ACCESS, V9, P130484, DOI 10.1109/ACCESS.2021.3110585
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Zhang C., 2020, CCF T NETW, V3, P1
   Zhao Q., ACM T EMBED COMPUT S, V21
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
NR 35
TC 7
Z9 7
U1 6
U2 28
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102586
DI 10.1016/j.sysarc.2022.102586
EA JUN 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C5AX
UT WOS:000810882400006
DA 2024-07-18
ER

PT J
AU Cai, H
   Tong, XF
   Wu, PC
   Liu, XN
   Liu, B
AF Cai, Hao
   Tong, Xinfang
   Wu, Pengcheng
   Liu, Xinning
   Liu, Bo
TI Bit-error-rate aware sensing-error correction interaction in spintronic
   MRAM
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE STT-MRAM; Error-correcting code; ECC-SA interaction; Galois field
   compression
ID SHIFT-REGISTER SYNTHESIS; AMPLIFIER; SCHEME
AB Internal memories e.g., DRAM and SRAM are partially being replaced by non-volatile memories (NVMs) for the challenges caused by storage capacitance and leakage current at nanoscale feature sizes. Spin-torque transfer magnetoresistive random access memory (STT-MRAM) is a proper non-volatile memory candidate for next generation main memory on account of low write energy, high speed and high endurance relatively. However, due to imperfect magnetic tunnel junction (MTJ) and array-level density requirement, the failure probability of STT-MRAM becomes a critical issue. The sensing operation suffers from input offset of sensing amplifier (SA), reference distribution and read-disturbance. In order to alleviate the error rate, error-correcting code (ECC) is commonly implemented as a separate module with redundant bit, additional energy consumption and layout overhead. In this paper, we propose a novel cross detected SA-ECC interact design methodology using ECC Galois field compression (GFC), so that the amount of data processing in ECC-GFC is highly depended on the output of SA. Simulation is performed with a 28 nm CMOS process and a 40 nm MTJ compact model. Experimental results show that when SA is with high bit-error-rate (BER), ECC layout area is increased by 1% with GFC. When SA is with low BER, layout area can be reduced by 10%. Under the condition of high and low BER of SA, the maximum power consumption decreases by 10% and 17% respectively compared with the conventional ECC module.
C1 [Cai, Hao; Tong, Xinfang; Wu, Pengcheng; Liu, Xinning; Liu, Bo] Southeast Univ, Natl AS Syst Engn Ctr, Sch Elect Sci & Engn, Nanjing 210000, Peoples R China.
C3 Southeast University - China
RP Cai, H (corresponding author), Southeast Univ, Natl AS Syst Engn Ctr, Sch Elect Sci & Engn, Nanjing 210000, Peoples R China.
EM hao.cai@seu.edu.cn; liubo_cnasic@seu.edu.cn
RI Cai, Hao/L-7083-2019
FU National Key R&D Program of China [2018YFB2202800]; National Natural
   Science Foundation of China [61904028]
FX This work is supported in part by National Key R&D Program of China
   under Grant 2018YFB2202800 and National Natural Science Foundation of
   China under Grant 61904028.
CR Amato P, 2014, IEEE INT MEM WORKSH, DOI 10.1109/IMW.2014.6849370
   Azad Z, 2019, IEEE T EMERG TOP COM, V7, P481, DOI 10.1109/TETC.2017.2701880
   Azad Z, 2017, IEEE T PARALL DISTR, V28, P1564, DOI 10.1109/TPDS.2016.2628742
   Bagheriye L, 2018, IEEE T VLSI SYST, V26, P1051, DOI 10.1109/TVLSI.2018.2808140
   Chen RJ, 2014, 2014 INTERNATIONAL SYMPOSIUM ON BIOMETRICS AND SECURITY TECHNOLOGIES (ISBAST), P112, DOI 10.1109/ISBAST.2014.7013104
   Chih Y.D., 2020, 2020 IEEE INT SOLID
   Choi S, 2019, IEEE T VLSI SYST, V27, P387, DOI 10.1109/TVLSI.2018.2877147
   Farbeh H, 2016, IEEE T COMPUT, V65, P3661, DOI 10.1109/TC.2016.2557326
   FENG GL, 1991, IEEE T INFORM THEORY, V37, P1274, DOI 10.1109/18.133246
   FORNEY GD, 1965, IEEE T INFORM THEORY, V11, P549, DOI 10.1109/TIT.1965.1053825
   Freudenberger J., 2019, 12 INT ITG C SYSTEMS, P1, DOI [10.30420/454862002, DOI 10.30420/454862002]
   Ikeda S, 2010, NAT MATER, V9, P721, DOI [10.1038/nmat2804, 10.1038/NMAT2804]
   Jain P., 2019, 2019 IEEE INT SOLID
   Ji YQ, 2019, INT J REMOTE SENS, V40, P6224, DOI 10.1080/01431161.2019.1587209
   Kan JJ, 2016, INT EL DEVICES MEET
   Kang W, 2017, IEEE T CIRCUITS-I, V64, P122, DOI 10.1109/TCSI.2016.2606438
   Kang W, 2015, IEEE J EM SEL TOP C, V5, P28, DOI 10.1109/JETCAS.2014.2374291
   Li F., 2015, ARXIV PREPRINT ARXIV
   MASSEY JL, 1969, IEEE T INFORM THEORY, V15, P122, DOI 10.1109/TIT.1969.1054260
   Na T, 2016, IEEE T CIRCUITS-II, V63, P578, DOI 10.1109/TCSII.2016.2530883
   Noguchi H., 2014, S VLSI CIRCUITS DIGE
   Oh CS, 2020, ISSCC DIG TECH PAP I, P330, DOI 10.1109/isscc19947.2020.9063110
   Prashanthi M., 2014, 2014 INT C GREEN COM, P1, DOI [10.1109/ICGCCEE.2014.6922218, DOI 10.1109/ICGCCEE.2014.6922218]
   Rho K, 2017, ISSCC DIG TECH PAP I, P396, DOI 10.1109/ISSCC.2017.7870428
   Sayed N, 2019, IEEE T VLSI SYST, V27, P1329, DOI 10.1109/TVLSI.2019.2903592
   Shih YC, 2019, IEEE J SOLID-ST CIRC, V54, P1029, DOI 10.1109/JSSC.2018.2889106
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Song B, 2015, IEEE T CIRCUITS-I, V62, P1776, DOI 10.1109/TCSI.2015.2427931
   Umeki Yohei, 2015, 2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC). Proceedings, P8, DOI 10.1109/ASPDAC.2015.7058920
   Van Wonterghem J, 2016, IEEE SYMP COMMUN VEH
   Wang MX, 2018, NAT COMMUN, V9, DOI 10.1038/s41467-018-03140-z
   Wang X, 2016, DES AUT TEST EUROPE, P762
   Wang Y, 2016, IEEE T ELECTRON DEV, V63, P1762, DOI 10.1109/TED.2016.2533438
   Wei L., 2019, 2019 IEEE INT SOLID
   Wen WJ, 2013, ICCAD-IEEE ACM INT, P1, DOI 10.1109/ICCAD.2013.6691090
   Wong HSP, 2015, NAT NANOTECHNOL, V10, P191, DOI 10.1038/nnano.2015.29
   Wu B, 2019, IEEE T VLSI SYST, V27, P1851, DOI 10.1109/TVLSI.2019.2913207
   Zhang H., 2018, IEEE ACCESS, VPP, P1
   Zhang XM, 2020, IEEE INT SYMP CIRC S
   Zhao W., 2016, SCIENTIA SINICA PHYS, P21
   Zhou YL, 2020, IEEE T CIRCUITS-I, V67, P1602, DOI 10.1109/TCSI.2019.2960028
NR 41
TC 1
Z9 1
U1 4
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102557
DI 10.1016/j.sysarc.2022.102557
EA MAY 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400001
DA 2024-07-18
ER

PT J
AU Jin, CH
   Zhu, HH
   Qin, WY
   Chen, ZW
   Jin, Y
   Shan, JS
AF Jin, Chunhua
   Zhu, Huihui
   Qin, Wenyu
   Chen, Zhiwei
   Jin, Ying
   Shan, Jinsong
TI Heterogeneous online/offline signcryption for secure communication in
   Internet of Things
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of things; Certificateless cryptosystem; Identity based
   cryptosystem; Online; offline; Singncryption
ID WIRELESS SENSOR NETWORKS; AUTHENTICATION SCHEME; ACCESS-CONTROL; IOT;
   SIGNATURES; EFFICIENT
AB Internet of things (IoT) is a promising network that combines various information sensing devices with the Internet to realize the interconnection of pervasive things. Security is a pivotal issue to ensure widespread adoption of the IoT. To ensure the security of data transmission, in this paper, we construct a heterogeneous online and offline signcryption from a wireless sensor network (WSN) to an Internet server. In our construction, the WSN is in certificateless cryptosystem (CLC) which does not involve public key certificate management problem in public key infrastructure (PKI) and key escrow problem in identity based cryptosystem (IBC), while the server is in IBC which avoids public key certificate management problem. For signcryption process, the proposed scheme is split into two steps: offline step and online step. In the former step, a lot of timeconsuming calculations are completed, but do not involve the message to be transmitted. In the latter step, only some lightweight calculations are involved, but message must be available. Confidentiality, authentication, non-repudiation, and integrity can be achieved in a logical single step. Meanwhile, a formal security proof is given in the random oracle model. In addition, an elaborate performance analysis demonstrates that our proposed scheme has advantages in terms of computational cost and private key size, offline storage, as well as communication overhead. Therefore, our construction can be well applied to the IoT.
C1 [Jin, Chunhua; Zhu, Huihui; Qin, Wenyu; Chen, Zhiwei; Jin, Ying; Shan, Jinsong] Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233003, Peoples R China.
C3 Huaiyin Institute of Technology
RP Jin, CH (corresponding author), Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233003, Peoples R China.
EM xajch0206@163.com
RI Zhu, Huihui/C-4948-2018; Wang, Ning/B-2777-2012
OI Wang, Ning/0000-0003-1745-1425
FU Graduate Practice Innovation Pro-gram of Jiangsu Province, China
   [SJCX21_1512]; Graduate Science and Technology Innovation Program of
   Huaiyin In-stitute of Technology, China [HGYK202123]
FX Acknowledgments This work is supported by the Graduate Practice
   Innovation Pro-gram of Jiangsu Province, China (grant no. SJCX21_1512) ,
   and the Graduate Science and Technology Innovation Program of Huaiyin
   In-stitute of Technology, China (grant no. HGYK202123) .
CR Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Aman MN, 2019, IEEE INTERNET THINGS, V6, P3335, DOI 10.1109/JIOT.2018.2882610
   [Anonymous], 2016, STAT INFORM, DOI DOI 10.7243/2053-7662-4-3
   Barreto PSLM, 2005, LECT NOTES COMPUT SC, V3788, P515
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P56
   Boyen X, 2003, LECT NOTES COMPUT SC, V2729, P383
   Cha JC, 2003, LECT NOTES COMPUT SC, V2567, P18
   Chen J., 2021, IEEE INTERNET THINGS
   De Caro A, 2011, IEEE SYMP COMP COMMU
   Deebak BD, 2020, AD HOC NETW, V97, DOI 10.1016/j.adhoc.2019.102022
   Elkhalil A, 2021, CLUSTER COMPUT, V24, P2051, DOI 10.1007/s10586-021-03246-y
   Gong B, 2022, FUTURE GENER COMP SY, V127, P23, DOI 10.1016/j.future.2021.08.027
   Granjal J, 2015, AD HOC NETW, V24, P264, DOI 10.1016/j.adhoc.2014.08.001
   HaddadPajouh H, 2021, INTERNET THINGS-NETH, V14, DOI 10.1016/j.iot.2019.100129
   Hammi B, 2020, IEEE SYST J, V14, P3440, DOI 10.1109/JSYST.2020.2970167
   Iqbal J, 2019, INT J DISTRIB SENS N, V15, DOI 10.1177/1550147719875654
   Kalra S, 2015, PERVASIVE MOB COMPUT, V24, P210, DOI 10.1016/j.pmcj.2015.08.001
   Karati A, 2019, IEEE INTERNET THINGS, V6, P10431, DOI 10.1109/JIOT.2019.2939204
   Kouicem DE, 2018, COMPUT NETW, V141, P199, DOI 10.1016/j.comnet.2018.03.012
   Kumari S, 2018, J SUPERCOMPUT, V74, P6428, DOI 10.1007/s11227-017-2048-0
   Li FG, 2017, WIREL NETW, V23, P145, DOI 10.1007/s11276-015-1145-3
   Li FG, 2016, COMPUT COMMUN, V89-90, P154, DOI 10.1016/j.comcom.2016.03.007
   Li FG, 2013, IEEE SENS J, V13, P3677, DOI 10.1109/JSEN.2013.2262271
   Li N, 2017, IEEE T SUST COMPUT, V2, P359, DOI 10.1109/TSUSC.2017.2716953
   Liu Q, 2020, COMPUT COMMUN, V157, P410, DOI 10.1016/j.comcom.2020.04.043
   Liu SH, 2022, IEEE T NETW SERV MAN, V19, P2421, DOI 10.1109/TNSM.2022.3153485
   Mandal S, 2020, IEEE INTERNET THINGS, V7, P3184, DOI 10.1109/JIOT.2020.2966242
   Matharu Gurpreet Singh, 2014, 2014 International Conference on Emerging Technologies (ICET), P54, DOI 10.1109/ICET.2014.7021016
   Maurya AK, 2021, J SYST ARCHITECT, V120, DOI 10.1016/j.sysarc.2021.102296
   Naresh VS, 2021, IEEE ACCESS, V9, P21267, DOI 10.1109/ACCESS.2021.3055148
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Roman R, 2009, INTERNET RES, V19, P246, DOI 10.1108/10662240910952373
   Saeed MES, 2018, WIREL NETW, V24, P3141, DOI 10.1007/s11276-017-1524-z
   Sarma R, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102347
   Sethi P, 2017, J ELECTR COMPUT ENG, V2017, DOI 10.1155/2017/9324035
   Shafique K, 2020, IEEE ACCESS, V8, P23022, DOI 10.1109/ACCESS.2020.2970118
   Shahraki A, 2021, IEEE T NETW SERV MAN, V18, P2242, DOI 10.1109/TNSM.2020.3035315
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   Stoyanova M, 2020, IEEE COMMUN SURV TUT, V22, P1191, DOI 10.1109/COMST.2019.2962586
   Ting PY, 2018, IEEE SYST J, V12, P2385, DOI 10.1109/JSYST.2017.2730580
   Wazid M, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102370
   Wu TY, 2010, COMPUT NETW, V54, P1520, DOI 10.1016/j.comnet.2009.12.008
   Yamamoto D, 2019, SECUR COMMUN NETW, V2019, DOI 10.1155/2019/1042649
   Yu JG, 2020, IEEE INTERNET THINGS, V7, P7949, DOI 10.1109/JIOT.2020.2992288
NR 46
TC 7
Z9 7
U1 2
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102522
DI 10.1016/j.sysarc.2022.102522
EA MAY 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q3FZ
UT WOS:000802579100006
DA 2024-07-18
ER

PT J
AU Jang, J
   Ko, JH
AF Jang, Jaehun
   Ko, Jong Hwan
TI Adaptive weight-bit inversion for state error reduction for robust and
   efficient deep neural network inference using MLC NAND Flash
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NAND Flash memory; Deep neural network; Image classification;
   Reliability
AB When Flash memory is used to store the weights of a deep neural network (DNN), the inference accuracy can degrade owing to the state errors of the Flash memory. To protect the weights from state errors, the existing methods rely on an error correction code (ECC) or parity, which can incur power/storage overhead. We propose a weight-bit inversion method that minimizes accuracy loss caused by state errors without using ECC or parity. First, the method applies weight-bit inversion for state elimination (WISE), which removes the most error-prone state from MLC NAND, thereby improving the error robustness and the most significant bit (MSB) page read speed. If the initial accuracy loss caused by the WISE is unacceptable, we apply weight-bit inversion for state error reduction (WISER), which reduces weight mapping to error-prone states with minimum changes in weight value. To further improve the read speed with minimum accuracy loss, we propose an adaptive weight-bit inversion scheme that selectively applies WISE or WISER to the unit of a weight group. The simulation results imply that after 16K program-erase cycles in NAND Flash, WISER reduces the CIFAR-100 accuracy loss by 1.33X for LeNet-5, 2.92X for VGG-16, and 2.74X for Resnet-20 compared with the existing methods. In addition, the adaptive inversion technique improves the read speed by 48.6% without accuracy loss, compared with the WISER-only scheme.
C1 [Jang, Jaehun] Sungkyunkwan Univ, Dept Semicond & Display Engn, Suwon, South Korea.
   [Ko, Jong Hwan] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon, South Korea.
   [Jang, Jaehun] Memory Div, Samsung Elect, Hwaseong, South Korea.
C3 Sungkyunkwan University (SKKU); Sungkyunkwan University (SKKU); Samsung
   Electronics; Samsung
RP Ko, JH (corresponding author), Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon, South Korea.
EM jhko@skku.edu
FU Ministry of Science and ICT (MSIT) of Korea, under the National Research
   Foundation (NRF) [2019R1F1A1048115]; Institute of Information and
   Communica-tion Technology Planning Evaluation (IITP) grants
   [IITP-2019-0-00421]; Information Technology Re-search Center (ITRC)
   program [IITP-2021-0-02052]; ICT Creative Con-silience program
   [IITP-2020-0-01821]; Artificial Intelligence Inno-vation Hub program
   [IITP-2021-0-02068]
FX This research was supported by the Ministry of Science and ICT (MSIT) of
   Korea, under the National Research Foundation (NRF) grant
   (2019R1F1A1048115) and Institute of Information and Communica-tion
   Technology Planning Evaluation (IITP) grants for the AI Gradu-ate School
   program (IITP-2019-0-00421) , Information Technology Re-search Center
   (ITRC) program (IITP-2021-0-02052) , ICT Creative Con-silience program
   (IITP-2020-0-01821) , and Artificial Intelligence Inno-vation Hub
   program (IITP-2021-0-02068) .
CR Cai Y., 2017, ARXIV PREPRINT ARXIV
   Cai Y, 2013, DES AUT TEST EUROPE, P1285
   Chen J., 2019 DES AUT TEST EU
   Deguchi Y., 2017 IEEE CUST INT C
   Deguchi Y., IEEE J SOLID-ST CIRC, V54
   Deguchi Y, 2018, IEEE INT MEM WORKSH, P183
   Di Y., IEEE T COMPUT, V68
   Donato M., P 55 ANN DES AUT C
   Guo X, 2017, INT EL DEVICES MEET
   Hasan M., 2019 IEEE INT REL PH
   Hasan M., 2020, IEEE T DEVICE MAT RE
   Kim JS, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317805
   Kim M., 2018, 2018 IEEE INT EL DEV, P1541
   Kwon S., 2016 IEEE INT C CONS
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Liang S., 2019 29 INT C FIELD
   Lin W., 2014 S VLSI CIRC
   Luo Y., PROC ACM MEAS ANAL C, V2
   Ma R., IEEE T COMPUT AIDED, V39
   Mizushina K., 2018 IEEE INT S CIRC
   Mizushina K., 2020 IEEE SIL NAN WO
   Pan Y., IEEE T CONSUM ELECTR, V67
   Pan YB, 2020, IEEE T CONSUM ELECTR, V66, P242, DOI 10.1109/TCE.2020.2991213
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Suzuki S., 2020 IEEE SIL NAN WO
   Wang Y., ACM T EMBED COMPUT S, V16
NR 26
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102400
DI 10.1016/j.sysarc.2022.102400
EA JAN 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200002
DA 2024-07-18
ER

PT J
AU Li, ZH
   Hasegawa, A
   Azumi, T
AF Li, Zihang
   Hasegawa, Atsushi
   Azumi, Takuya
TI Autoware_Perf: A tracing and performance analysis framework for ROS 2
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE ROS 2; Autoware; Auto; Performance evaluation; End-to-end latency; Linux
   trace tool
AB This paper proposes Autoware_Perf, a tracing and performance analysis framework for ROS 2 applications, such as Autoware.Auto. According to our survey, ROS 2 Tracing is an expected trace tool for measuring Autoware.Auto. However, ROS 2 Tracing can measure only the callback execution time of ROS 2 nodes running in the current system; it cannot measure node execution time and cannot measure yet the inter node communication latency. Here we provide an improvement that arbitrarily selects the nodes for ROS 2 Tracing and provide a framework, which is based on ROS 2 Tracing, to measure the end-to-end latency of Autoware.Auto. Using this framework, we analyzed the trace data of ROS 2 systems generated by ROS 2 Tracing packages, and visualized the trace data as a graph. Autoware_Perf facilitates real-time performance evaluations but cannot measure yet all types of messages. Finally, we measure Autoware.Auto by improved ROS 2 Tracing and measure the end-to-end latency of Autoware.Auto by the proposed framework.
C1 [Li, Zihang; Azumi, Takuya] Saitama Univ, Grad Sch Sci & Engn, Saitama, Japan.
   [Hasegawa, Atsushi] Res Inst Syst Planning Inc, Tokyo, Japan.
C3 Saitama University
RP Li, ZH (corresponding author), Saitama Univ, Grad Sch Sci & Engn, Saitama, Japan.
EM li.z.691@ms.saitama-u.ac.jp
OI Hasegawa, Atsushi/0000-0002-7676-5929
FU New Energy and Industrial Technology Development Organization (NEDO)
FX This work was partially supported by the New Energy and Industrial
   Technology Development Organization (NEDO).
CR [Anonymous], 2021, Robot Operating System-ROS
   [Anonymous], 2021, GETTING STARTED ROS
   [Anonymous], 2020, ROS 2
   [Anonymous], 2021, ROS 2 TRACING
   [Anonymous], 2008, COMMON TRACE FORMAT
   [Anonymous], 2021, LTTNG DOCUMENTATION
   [Anonymous], 2021, IROBOT ROS2 PERFORMA
   [Anonymous], 2021, OPEN ROBOTICS BUILDF
   [Anonymous], 2021, INSTALLATION WO ADE
   [Anonymous], 2021, REAL TIME EXECUTOR
   Apex, 2021, PERF TEST
   Apollo, 2018, BAID OP AUT DRIV PLA
   Autoware, 2021, AUT INTR
   Autoware, 2021, AUT AUT VAL PARK DEM
   Azumi T., 2020, PROC IROS
   Becker P.H.E, 2020, P IEEE INT S WORKL C
   Casini D., 2019, P EUR C REAL TIM SYS
   Gebai M, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3158644
   Kato S, 2018, ACM IEEE INT CONF CY, P287, DOI 10.1109/ICCPS.2018.00035
   Maruyama Y, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968502
   Profanter S, 2019, IEEE INT CONF INDUST, P955, DOI 10.1109/ICIT.2019.8755050
   Reghenzani F, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3297714
   Saito Y, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P52, DOI 10.1109/RTCSA.2018.00015
   Schulte-Tigges J., 2020, P INT SAUPEC ROBMECH
   Wang Y., 2019, P IEEE RSJ INT C INT
   Yang YQ, 2020, IEEE I C EMBED SOFTW, DOI 10.1109/icess49830.2020.9301530
NR 26
TC 5
Z9 6
U1 2
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102341
DI 10.1016/j.sysarc.2021.102341
EA JAN 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YV1LI
UT WOS:000752494100002
OA Bronze
DA 2024-07-18
ER

PT J
AU Salman, SM
   Papadopoulos, AV
   Mubeen, S
   Nolte, T
AF Salman, Shaik Mohammed
   Papadopoulos, Alessandro, V
   Mubeen, Saad
   Nolte, Thomas
TI Multi-processor scheduling of elastic applications in compositional
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Elastic task model; Multi-processors; Real-time scheduling
AB Scheduling of real-time applications modelled according to the periodic and the sporadic task model under hierarchical and compositional real-time systems has been widely studied to provide temporal isolation among independent applications running on shared resources. However, for some real-time applications which are amenable to variation in their timing behaviour, usage of these tasks models can result in pessimistic solutions. The elastic task model addresses this pessimism by allowing the timing requirements of an application's tasks to be specified as a range of values instead of a single value. Although the scheduling of elastic applications on dedicated resources has received considerable attention, there is limited work on scheduling of such applications in hierarchical and compositional settings. In this paper, we evaluate different earliest deadline first scheduling algorithms to schedule elastic applications in a minimum parallelism supply form reservation on a multiprocessor system. Our evaluation indicates that the proposed approach provides performance comparable to the current state-of-art algorithms for scheduling elastic applications on dedicated processors in terms of schedulability.
C1 [Salman, Shaik Mohammed; Papadopoulos, Alessandro, V; Mubeen, Saad; Nolte, Thomas] Malardalen Univ, Vasteras, Sweden.
C3 Malardalen University
RP Salman, SM (corresponding author), Malardalen Univ, Vasteras, Sweden.
EM shaik.mohammed.salman@mdh.se; alessandro.papadopoulos@mdh.se;
   saad.mubeen@mdh.se; thomas.nolte@mdh.se
RI Mubeen, Saad/HRB-4610-2023
OI Papadopoulos, Alessandro Vittorio/0000-0002-1364-8127
FU European Union's Horizon 2020 research and innovation programme under
   the Marie Sklodowska Curie grant [764785]; Swedish Knowledge Foundation
   (KKS) under the project FIESTA; Swedish Knowledge Foundation (KKS) under
   the project HERO; Swedish Knowledge Foundation (KKS) under the project
   DPAC
FX The research leading to these results has received funding from the
   European Union's Horizon 2020 research and innovation programme under
   the Marie Sklodowska Curie grant agreement No. 764785, FORA-Fog
   Computing for Robotics and Industrial Automation, and by the Swedish
   Knowledge Foundation (KKS) under the projects FIESTA, HERO and DPAC.
CR Beccari G, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P21, DOI 10.1109/EMRTS.1999.777446
   Beccari G, 2005, REAL-TIME SYST, V30, P187, DOI 10.1007/s11241-005-2461-y
   Bini E, 2009, REAL TIM SYST SYMP P, P437, DOI 10.1109/RTSS.2009.35
   Burmyakov A, 2014, REAL-TIME SYST, V50, P342, DOI 10.1007/s11241-013-9199-8
   Buttazzo GC, 1998, REAL TIM SYST SYMP P, P286, DOI 10.1109/REAL.1998.739754
   Buttazzo GC, 2002, IEEE T COMPUT, V51, P289, DOI 10.1109/12.990127
   Chantem T, 2006, REAL TIM SYST SYMP P, P236, DOI 10.1109/RTSS.2006.24
   Chantem T, 2009, IEEE T COMPUT, V58, P480, DOI 10.1109/TC.2008.175
   Dewan F, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2560038
   Easwaran A, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P129
   Fisher N, 2012, REAL-TIME SYST, V48, P223, DOI 10.1007/s11241-011-9144-7
   Griffin D, 2020, REAL TIM SYST SYMP P, P76, DOI 10.1109/RTSS49844.2020.00018
   Khalilzad N.M., 2011, ETFA2011, P1, DOI 10.1109/ETFA.2011.6059019
   Kumar P, 2012, EUROMICRO, P245, DOI 10.1109/ECRTS.2012.28
   Leontyev H, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P191, DOI 10.1109/ECRTS.2008.22
   López JM, 2004, REAL-TIME SYST, V28, P39, DOI 10.1023/B:TIME.0000033378.56741.14
   Orr J., 2019, LEIBNIZ T EMBEDDED S, V6
   Orr J, 2020, 28TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS, RTNS 2020, P117, DOI 10.1145/3394810.3394824
   Orr J, 2021, REAL-TIME SYST, V57, P227, DOI 10.1007/s11241-020-09358-9
   Orr J, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273915
   Qian GM, 2009, REAL-TIME SYST, V41, P181, DOI 10.1007/s11241-009-9066-9
   Shaik M.S., 2021, IEEE INT C EMERGING
   Shin I, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347383
   Shin I, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P181, DOI 10.1109/ECRTS.2008.28
   Tian YC, 2011, REAL-TIME SYST, V47, P534, DOI 10.1007/s11241-011-9133-x
   Xu M, 2013, REAL TIM SYST SYMP P, P1, DOI 10.1109/RTSS.2013.9
   Yang KC, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P215, DOI [10.1109/RTSS.2016.029, 10.1109/RTSS.2016.20]
NR 27
TC 2
Z9 4
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102358
DI 10.1016/j.sysarc.2021.102358
EA DEC 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600008
OA hybrid
DA 2024-07-18
ER

PT J
AU Wang, ZQ
   Tang, DH
   Yang, HM
   Li, FG
AF Wang, Ziqing
   Tang, Dianhua
   Yang, Haomiao
   Li, Fagen
TI A public key encryption scheme based on a new variant of LWE with small
   cipher size
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Lattice; LWE; PKE; Ciphertext size
AB The lattice cryptosystem is considered to be able to resist the attacks of quantum computers. Lattice-based Public Key Encryption (PKE) schemes have attracted the interest of many researchers. In lattice-based cryptography, Learning With Errors (LWE) problem is a hard problem usually used to construct PKE scheme. To ensure the correctness of decryption, LWE-based schemes have a large ciphertext size. This makes these encryption schemes not practical enough when the communication bandwidth is limited. We propose a new variant of LWE, named Learning With Modulus (LWM) and prove that the new problem can be reduced from LWE problem. The proof idea of our reduction is similar to the reduction of LWR problem. We also construct a new PKE scheme based on the proposed LWM and LWE, which has small ciphertext size. For a 128 bits plaintext, the ciphertext size of our scheme is 53.57% of Lindner-Peikert's (LP) scheme under the same security level. We use python to test the performance of our scheme. The results show that our scheme is only about 0.015 ms slower than LP in the decryption. The performance of our scheme for generating keys and encrypting messages is similar to LP.
   The lattice cryptosystem is considered to be able to resist the attacks of quantum computers. Lattice-based Public Key Encryption (PKE) schemes have attracted the interest of many researchers. In lattice-based cryptography, Learning With Errors (LWE) problem is a hard problem usually used to construct PKE scheme. To ensure the correctness of decryption, LWE-based schemes have a large ciphertext size. This makes these encryption schemes not practical enough when the communication bandwidth is limited. We propose a new variant of LWE, named Learning With Modulus (LWM) and prove that the new problem can be reduced from LWE problem. The proof idea of our reduction is similar to the reduction of LWR problem. We also construct a new PKE scheme based on the proposed LWM and LWE, which has small ciphertext size. For a 128 bits plaintext, the ciphertext size of our scheme is 53.57% of Lindner-Peikert's (LP) scheme under the same security level. We use python to test the performance of our scheme. The results show that our scheme is only about 0.015 ms slower than LP in the decryption. The performance of our scheme for generating keys and encrypting messages is similar to LP.
   The lattice cryptosystem is considered to be able to resist the attacks of quantum computers. Lattice-based Public Key Encryption (PKE) schemes have attracted the interest of many researchers. In lattice-based cryptography, Learning With Errors (LWE) problem is a hard problem usually used to construct PKE scheme. To ensure the correctness of decryption, LWE-based schemes have a large ciphertext size. This makes these encryption schemes not practical enough when the communication bandwidth is limited. We propose a new variant of LWE, named Learning With Modulus (LWM) and prove that the new problem can be reduced from LWE problem. The proof idea of our reduction is similar to the reduction of LWR problem. We also construct a new PKE scheme based on the proposed LWM and LWE, which has small ciphertext size. For a 128 bits plaintext, the ciphertext size of our scheme is 53.57% of Lindner-Peikert's (LP) scheme under the same security level. We use python to test the performance of our scheme. The results show that our scheme is only about 0.015 ms slower than LP in the decryption. The performance of our scheme for generating keys and encrypting messages is similar to LP.
C1 [Wang, Ziqing; Tang, Dianhua; Yang, Haomiao; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Yang, Haomiao] State Key Lab Cryptol, POB 5159, Beijing 100878, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM fagenli@uestc.edu.cn
RI Wang, Ziqing/JXL-3784-2024
OI Yang, Haomiao/0000-0002-5968-3518
FU Sichuan Science and Technology Program, China [2021YFG0157]
FX This work is supported by Sichuan Science and Technology Program, China
   (Grant No. 2021YFG0157).
CR Ajtai M., 1996, Proceedings of the Twenty-Eighth Annual ACM Symposium on the Theory of Computing, P99, DOI 10.1145/237814.237838
   Alkim E, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P327
   Alwen J, 2013, LECT NOTES COMPUT SC, V8042, P57, DOI 10.1007/978-3-642-40041-4_4
   Applebaum B, 2009, LECT NOTES COMPUT SC, V5677, P595, DOI 10.1007/978-3-642-03356-8_35
   Bai S, 2015, LECT NOTES COMPUT SC, V9452, P3, DOI 10.1007/978-3-662-48797-6_1
   Banerjee A, 2012, LECT NOTES COMPUT SC, V7237, P719, DOI 10.1007/978-3-642-29011-4_42
   Bogdanov A, 2016, LECT NOTES COMPUT SC, V9562, P209, DOI 10.1007/978-3-662-49096-9_9
   Bos J, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1006, DOI 10.1145/2976749.2978425
   Cheon JH, 2018, LECT NOTES COMPUT SC, V11035, P160, DOI 10.1007/978-3-319-98113-0_9
   Ding Jintai., 2012, IACR Cryptology ePrint Archive, V2012, P688
   Gentry C, 2008, ACM S THEORY COMPUT, P197
   Hu A., 2020, IET INFORM SECUR, V14
   Liang YR, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101741
   Lindner R, 2011, LECT NOTES COMPUT SC, V6558, P319, DOI 10.1007/978-3-642-19074-2_21
   Luo FC, 2018, LECT NOTES COMPUT SC, V11125, P101, DOI 10.1007/978-3-319-99807-7_7
   Luo FC, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/5967635
   Lynbashevsky V, 2010, LECT NOTES COMPUT SC, V6110, P1, DOI 10.1145/2535925
   Micciancio D, 2002, ANN IEEE SYMP FOUND, P356
   Peikert C, 2014, LECT NOTES COMPUT SC, V8772, P197, DOI 10.1007/978-3-319-11659-4_12
   Peikert C, 2009, ACM S THEORY COMPUT, P333
   Regev O, 2006, LECT NOTES COMPUT SC, V4117, P131
   Regev O, 2009, J ACM, V56, DOI 10.1145/1568318.1568324
   Shen TC, 2019, IEEE ACCESS, V7, P79299, DOI 10.1109/ACCESS.2019.2922685
   SHOR PW, 1994, AN S FDN CO, P124
   Xuyang Wang, 2018, Procedia Computer Science, V131, P502, DOI 10.1016/j.procs.2018.04.243
   Yu XL, 2020, CMC-COMPUT MATER CON, V64, P1107, DOI 10.32604/cmc.2020.09680
   Zheng XY, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101666
NR 27
TC 2
Z9 2
U1 1
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102165
DI 10.1016/j.sysarc.2021.102165
EA MAY 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300006
DA 2024-07-18
ER

PT J
AU Nikooghadam, M
   Amintoosi, H
   Islam, SH
   Moghadam, MF
AF Nikooghadam, Mahdi
   Amintoosi, Haleh
   Islam, S. K. Hafizul
   Moghadam, Mostafa Farhadi
TI A provably secure and lightweight authentication scheme for Internet of
   Drones for smart city surveillance
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Authentication; Internet-of-Drones; Key agreement; Security; Scyther
ID KEY AGREEMENT SCHEME; USER AUTHENTICATION; IOT; PROTOCOL; COMMUNICATION;
   MECHANISM; NETWORKS; DESIGN
AB Smart cities are made of different interconnected components that exchange data and facilitate the urban living for citizens. Unmanned Aerial Vehicles, known as drones, are components used in various civilian applications, such as agriculture, package delivery, and surveillance. To enhance drone?s flying safety and quality of service, a promising idea is to construct the Internet-of-Drones, where the drones are employed to collect the information, and citizens communicate with the drones of a particular flying zone via their mobile devices to obtain the data in real-time. However, due to the high sensitivity of the information, and the openness of communication media, privacy and security issues should be addressed. Specifically, an efficient and secure authentication scheme is needed to enable users and drones to authenticate each other and share a session key. Due to the drone?s limited resources and energy, the authentication scheme should be efficient regarding the computation overhead while providing high security. In this article, we devise a secure authentication scheme based on elliptic curve for drones to secure smart city surveillance. We demonstrate that our scheme is provably secure in the random oracle model, supporting the security requirements and resisting known attacks while incurring low computation and communication costs.
C1 [Nikooghadam, Mahdi; Amintoosi, Haleh] Ferdowsi Univ Mashhad, Fac Engn, Mashhad, Razavi Khorasan, Iran.
   [Islam, S. K. Hafizul] Indian Inst Informat Technol Kalyani, Dept Comp Sci & Engn, Kalyani, W Bengal, India.
   [Moghadam, Mostafa Farhadi] Vahdat Inst Higher Educ, Dept Comp Sci, Torbat E Jam, Iran.
C3 Ferdowsi University Mashhad
RP Islam, SH (corresponding author), Indian Inst Informat Technol Kalyani, Dept Comp Sci & Engn, Kalyani, W Bengal, India.
EM mahdi.nikooghadam@mail.um.ac.ir; amintoosi@um.ac.ir; hafi786@gmail.com;
   mostafa.farhadimoghadam@gmail.com
RI Amintoosi, Haleh/F-2639-2017
OI Amintoosi, Haleh/0000-0002-1447-8086
CR Aggarwal S, 2020, COMPUT COMMUN, V149, P270, DOI 10.1016/j.comcom.2019.10.014
   Al-Turjman F, 2017, IEEE ACCESS, V5, P24617, DOI 10.1109/ACCESS.2017.2766090
   Ali Z, 2020, IEEE ACCESS, V8, P43711, DOI 10.1109/ACCESS.2020.2977817
   Amin R, 2016, COMPUT NETW, V101, P42, DOI 10.1016/j.comnet.2016.01.006
   [Anonymous], 2004, IACR CRYPTOL EPRINT
   [Anonymous], SCYTHER SEMANTICS VE
   Bera B, 2020, COMPUT COMMUN, V153, P229, DOI 10.1016/j.comcom.2020.02.011
   Canetti R, 2002, LECT NOTES COMPUT SC, V2332, P337
   Challa S, 2017, IEEE ACCESS, V5, P3028, DOI 10.1109/ACCESS.2017.2676119
   Cheon JH, 2018, IEEE ACCESS, V6, P24325, DOI 10.1109/ACCESS.2018.2819189
   Cichella V., 2014, AIAA GUID NAV CONTR
   Cremers CJF, 2009, LECT NOTES COMPUT SC, V5458, P70
   Cuffari B., 2020, USING SENSORS DRONES
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Ever Y.K., 2020, COMPUT COMMUN
   Ever YK, 2019, IEEE SYST J, V13, P456, DOI 10.1109/JSYST.2018.2866067
   Farash MS, 2016, AD HOC NETW, V36, P152, DOI 10.1016/j.adhoc.2015.05.014
   Feng Q, 2020, IET INFORM SECUR, V14, P443, DOI 10.1049/iet-ifs.2019.0559
   Gharibi M, 2016, IEEE ACCESS, V4, P1148, DOI 10.1109/ACCESS.2016.2537208
   He DB, 2020, IEEE T DEPEND SECURE, V17, P1124, DOI 10.1109/TDSC.2018.2857775
   He LJ, 2015, J MED SYST, V39, DOI 10.1007/s10916-015-0196-4
   Islam SKH, 2016, INT J COMMUN SYST, V29, P1708, DOI 10.1002/dac.2793
   Jiang Q, 2017, IEEE ACCESS, V5, P3376, DOI 10.1109/ACCESS.2017.2673239
   Joye M., 2005, SIDE CHANNEL ANAL EN, P541
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kompara M, 2019, COMPUT NETW, V148, P196, DOI 10.1016/j.comnet.2018.11.016
   Kumari S, 2018, J AMB INTEL HUM COMP, V9, P643, DOI 10.1007/s12652-017-0460-1
   Malani S, 2019, IEEE INTERNET THINGS, V6, P9762, DOI 10.1109/JIOT.2019.2931372
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   Motlagh NH, 2016, IEEE INTERNET THINGS, V3, P899, DOI 10.1109/JIOT.2016.2612119
   Nikooghadam M, 2020, J INF SECUR APPL, V54, DOI 10.1016/j.jisa.2020.102588
   Nikooghadam M, 2020, J SUPERCOMPUT, V76, P3086, DOI 10.1007/s11227-019-03086-z
   Porambage P, 2014, IEEE WCNC, P2728, DOI 10.1109/WCNC.2014.6952860
   Ravanbakhsh N, 2019, MULTIMED TOOLS APPL, V78, P11129, DOI 10.1007/s11042-018-6620-2
   Roy S, 2018, IEEE INTERNET THINGS, V5, P2884, DOI 10.1109/JIOT.2017.2714179
   Sa I, 2015, SPRINGER TRAC ADV RO, V105, P107, DOI 10.1007/978-3-319-07488-7_8
   Seo SH, 2016, DRONET'16: PROCEEDINGS OF THE 2ND WORKSHOP ON MICRO AERIAL VEHICLE NETWORKS, SYSTEMS, AND APPLICATIONS FOR CIVILIAN USE, P29, DOI 10.1145/2935620.2935629
   Seo SH, 2016, TRANS DATA PRIV, V9, P101
   Sharma V, 2017, J NETW COMPUT APPL, V97, P79, DOI 10.1016/j.jnca.2017.08.013
   Shi XL, 2018, ACS SUSTAIN CHEM ENG, V6, P7119, DOI 10.1021/acssuschemeng.8b01051
   Singh J., INT J COMMUN SYST
   Srinivas J, 2019, IEEE T VEH TECHNOL, V68, P6903, DOI 10.1109/TVT.2019.2911672
   Tai WL, 2017, J INF SECUR APPL, V34, P133, DOI 10.1016/j.jisa.2017.04.002
   Teng Li, 2019, 2019 International Conference on Networking and Network Applications (NaNA), P379, DOI 10.1109/NaNA.2019.00072
   Tian YF, 2019, J INF SECUR APPL, V48, DOI 10.1016/j.jisa.2019.06.010
   Turkanovic M, 2014, AD HOC NETW, V20, P96, DOI 10.1016/j.adhoc.2014.03.009
   Wang C, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3145623
   Wazid M., 2018, J. Ambient. Intell. Humaniz. Comput, P1, DOI [10.1007/s12652-018-1006-x, DOI 10.1007/S12652-018-1006-X]
   Wazid M, 2018, IEEE INTERNET THINGS, V5, P269, DOI 10.1109/JIOT.2017.2780232
   Won J, 2017, IEEE ACCESS, V5, P3721, DOI 10.1109/ACCESS.2017.2684128
   Wu L., 2018, IEEE T INF FOREN SEC, V14, P319
   Zhang LP, 2019, FUTURE GENER COMP SY, V100, P770, DOI 10.1016/j.future.2019.05.069
   Zhang Y., 2020, COMPUT COMMUN
   Zhang YD, 2020, IEICE T INF SYST, VE103D, P188, DOI 10.1587/transinf.2019INP0004
   Zhang YR, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/2462901
NR 55
TC 62
Z9 62
U1 2
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 101955
DI 10.1016/j.sysarc.2020.101955
EA APR 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100002
DA 2024-07-18
ER

PT J
AU Sowjanya, K
   Dasgupta, M
   Ray, S
AF Sowjanya, K.
   Dasgupta, Mou
   Ray, Sangram
TI A lightweight key management scheme for key-escrow-free ECC-based CP-ABE
   for IoT healthcare systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CP-ABE key management; Elliptic Curve Cryptography (ECC); Key-escrow
   problem; Key-escrow free CP-ABE; Collusion attack
ID ENCRYPTION SCHEME; INTERNET
AB The rapid increase in the implementation of Internet of Things (IoT) solutions in diverse healthcare sectors raises the IoT in the healthcare market. The real-time health monitoring to manage the chronic diseases is likely to drive the demand of IoT in healthcare. Moreover, the enhancement in communication technologies like real-time data transmission has improved the patients' confidence in managing the chronic disease and medication dosage. Although IoT in healthcare makes a positive impact on patients and healthcare providers, however, it gets the challenges like data security and privacy. One means of sustaining security in IoT based healthcare system is through key management and at the same time an effective security mechanism for outsourced data to obtain fine-grained access control is the Ciphertext Policy-Attribute Based Encryption (CP-ABE). However, the overhead of complex decryption operations and key-escrow problem of CP-ABE hinders its applicability in IoT. Hence, in this work, we design a lightweight key management mechanism for the CP-ABE scheme using Elliptic Curve Cryptography (ECC). The novelty in this scheme is that irrespective of the secret key generation by the semi-trusted authority (honest, but curious to know the secret information), it is not capable to decrypt any message using these keys until and unless it has an additional private key of the receiver. For a constraint environment like IoT, the applicability of CP-ABE has two major issues: complex decryption operations and key-escrow problem. Hence, in this paper, a lightweight CP-ABE scheme for IoT based health care system using ECC has been designed. The proposed key management mechanism in the CP-ABE scheme is key-escrow free as well as significantly reduces the decryption overhead of the data receiver. The performance analysis shows that the proposed scheme is more effective as compared to the existing competing schemes.
C1 [Sowjanya, K.; Dasgupta, Mou] Natl Inst Technol Raipur, Dept Comp Applicat, Raipur, Madhya Pradesh, India.
   [Ray, Sangram] Natl Inst Technol Sikkim, Dept Comp Sci & Engn, Ravangla, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Raipur; National Institute of Technology (NIT System);
   National Institute of Technology Sikkim
RP Dasgupta, M (corresponding author), Natl Inst Technol Raipur, Dept Comp Applicat, Raipur, Madhya Pradesh, India.
EM sowjanya.kandisa@gmail.com; elle.est.mou@gmail.com;
   sangram.ism@gmail.com
OI Dasgupta, Mou/0000-0002-9948-6041
FU University Grants Commission (UGC) under NET-JRF in Sciences, Humanities
   and Social Sciences; Ministry of Education (MoE), Government of India
FX The research work is supported by University Grants Commission (UGC)
   under NET-JRF in Sciences, Humanities and Social Sciences. It is funded
   by Ministry of Education (MoE), Government of India.
CR Abbasinezhad-Mood D, 2020, IEEE T IND INFORM, V16, P7287, DOI 10.1109/TII.2020.2974258
   Abbasinezhad-Mood D, 2018, IEEE T IND ELECTRON, V65, P7996, DOI 10.1109/TIE.2018.2807383
   Adhikari S, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.3839
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Ding S, 2018, IEEE ACCESS, V6, DOI 10.1109/ACCESS.2018.2836350
   Gayoso V., 2010, J. Comput. Sci. Eng, V2, P7
   Grand View Research, 2019, IOT HEALTHC MARK WOR
   Hassan A, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101776
   Hong HS, 2016, SPRINGERPLUS, V5, DOI 10.1186/s40064-016-1765-9
   Hu CQ, 2016, IEEE T MULTI-SCALE C, V2, P94, DOI 10.1109/TMSCS.2016.2525997
   Hur J, 2013, IEEE T KNOWL DATA EN, V25, P2271, DOI 10.1109/TKDE.2011.78
   Lewko A, 2010, LECT NOTES COMPUT SC, V6110, P62, DOI 10.1007/978-3-642-13190-5_4
   Li J., 2019, IEEE T IND INFORM
   Li L, 2017, IEEE ACCESS, V5, P1137, DOI 10.1109/ACCESS.2017.2651904
   Liang YR, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101741
   Lin GF, 2017, IEEE ACCESS, V5, P9464, DOI 10.1109/ACCESS.2017.2707126
   Liu ZH, 2019, IEEE ACCESS, V7, P66832, DOI 10.1109/ACCESS.2019.2918434
   Miao Y, 2019, IEEE Trans Dependable Secure Comput
   Morales-Sandoval M, 2015, LECT NOTES COMPUT SC, V9311, P104, DOI 10.1007/978-3-319-24018-3_7
   Odelu V, 2017, IEEE ACCESS, V5, P3273, DOI 10.1109/ACCESS.2017.2669940
   Ostad-Sharif A, 2019, FUTURE GENER COMP SY, V100, P882, DOI 10.1016/j.future.2019.04.019
   Ostad-Sharif A, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.3974
   Rodrigues JJPC, 2018, IEEE ACCESS, V6, P13129, DOI 10.1109/ACCESS.2017.2789329
   Sadhukhan D, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101938
   Sadhukhan D, 2021, J SUPERCOMPUT, V77, P1114, DOI 10.1007/s11227-020-03318-7
   Sowjanya K, 2020, J INF SECUR APPL, V54, DOI 10.1016/j.jisa.2020.102559
   Sowjanya K., 2020, 2020 First International Conference on Power, Control and Computing Technologies (ICPC2T), P283, DOI 10.1109/ICPC2T48082.2020.9071446
   Sowjanya K, 2020, INT J INF SECUR, V19, P129, DOI 10.1007/s10207-019-00464-9
   Sowjanya K, 2019, IEEE SYST J, P1
   Sowjanya K., 2019, COMMUN COMPUT INF SC, V1031, P425
   Sowjanya K., 2019, INT C COMP COMM NETW
   Stallings W., 2014, CRYPTOGRAPHY NETWORK, Vsixth, P290
   Tan SY, 2019, IEEE INTERNET THINGS, V6, P6384, DOI 10.1109/JIOT.2019.2900631
   Yao XX, 2015, FUTURE GENER COMP SY, V49, P104, DOI 10.1016/j.future.2014.10.010
   Zhang LY, 2019, IEEE ACCESS, V7, P33202, DOI 10.1109/ACCESS.2019.2902040
NR 35
TC 24
Z9 24
U1 2
U2 44
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102108
DI 10.1016/j.sysarc.2021.102108
EA MAR 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300007
DA 2024-07-18
ER

PT J
AU Ladeira, M
   Ouhammou, Y
   Grolleau, E
AF Ladeira, Matheus
   Ouhammou, Yassine
   Grolleau, Emmanuel
TI RoBMEX: ROS-based modelling framework for end-users and experts
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE ROS; Model-driven engineering; Autopilot; Domain specific language
AB Autonomous vehicles, such as drones, are gaining great popularity due to their usability and versatility. Nowadays, a significant number of them operate using open source software, such as Robot Operating System (ROS) and the de facto standard MAVLink communication protocol, as they are free and many of them are reusable enough that they can be deployed in various different vehicles. Although these technologies offer a wide variety of resources, using them requires a reasonable background of programming and system engineering. Often, this is not achievable by common drone end-users in the short-term, as they would need to acquire a considerably large amount of know-how before working on specific domains. However, a graphical Domain Specific Modelling Language (DSML) might provide a shortcut to design drone missions using already known concepts to the end-users (or, at least, ones easier to learn). Pursuing this shortcut, RoBMEX is presented as a top-down methodology based on a set of domain specific languages able to enhance the autonomy of ROSbased systems, by allowing the creation of missions graphically, and then generating automatically executable source codes conforming to the designed missions.
C1 [Ladeira, Matheus; Ouhammou, Yassine; Grolleau, Emmanuel] ENSMA, ISAE, LIAS, F-86960 Futuroscope, France.
   [Ouhammou, Yassine; Grolleau, Emmanuel] Univ Poitiers, F-86960 Futuroscope, France.
C3 Ecole Nationale Superieure de Mecanique et d'Aerotechnique (ISAE-ENSMA);
   Universite de Poitiers; Universite de Toulouse; Institut Superieur de
   l'Aeronautique et de l'Espace (ISAE-SUPAERO); Universite de Poitiers
RP Ladeira, M (corresponding author), ENSMA, ISAE, LIAS, F-86960 Futuroscope, France.
EM matheus.ladeira@ensma.fr; yassine.ouhammou@ensma.fr; grolleau@ensma.fr
RI Grolleau, Emmanuel/ABF-9396-2020
OI Grolleau, Emmanuel/0000-0001-7045-9819; Ladeira Boechat Lemos,
   Matheus/0000-0002-3488-3468
FU ECSEL Joint Undertaking (JU) [826610]
FX This work is part of the COMP4DRONES project (https:// www.com
   p4drones.eu/) , which has received funding from the ECSEL Joint
   Undertaking (JU) under grant agreement N. 826610
CR Abbas M, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101911
   ArduPilot, 2016, ARDUPILOT
   Bozhinoski D, 2019, J SYST ARCHITECT, V95, P19, DOI 10.1016/j.sysarc.2019.02.018
   BRICS, 2014, BRID ROS WIK
   Brugali D, 2015, IEEE ROBOT AUTOM MAG, V22, P155, DOI 10.1109/MRA.2015.2452201
   Casini D., 2019, P 31 EUR C REAL TIM
   Christian S., 2016, J SOFTW ENG ROBOT
   Cote C., 2006, International Journal of Advanced Robotic Systems, V3, P55
   da Silva AR, 2015, COMPUT LANG SYST STR, V43, P139, DOI 10.1016/j.cl.2015.06.001
   Dhouib Saadia, 2012, Simulation, Modeling, and Programming for Autonomous Robots. Proceedings of the Third International Conference, SIMPAR 2012, P149, DOI 10.1007/978-3-642-34327-8_16
   Dronecode, 2019, MAVLINK DEV GUID
   Dronecode, 2018, OP SOURC DRON PX4 OP
   Eclipse, 2019, ECLIPSE MODELING FRA
   Ermakov Vladimir., 2018, MAVROS ROS WIKI
   FlytBase, 2019, FLYTOS OP SYST DRON
   Foughali M, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101817
   I. Eclipse Foundation, 2019, ACC HOM
   LIAS, DOC ROBMEX WELC LIAS, P2021
   Lotz A., 2017, ARTIF INTELL, P2411
   Miyazawa A, 2019, SOFTW SYST MODEL, V18, P3097, DOI 10.1007/s10270-018-00710-z
   Montemerlo M, 2003, IROS 2003: PROCEEDINGS OF THE 2003 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4, P2436
   O. Robotics, 2019, ROS
   Rao B, 2016, TECHNOL SOC, V45, P83, DOI 10.1016/j.techsoc.2016.02.009
   RobMoSys, 2019, ROBMOSYS COMP MOD SO
   Wenger M, 2016, IEEE INT C EMERG
NR 25
TC 5
Z9 5
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102089
DI 10.1016/j.sysarc.2021.102089
EA MAR 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300014
OA hybrid
DA 2024-07-18
ER

PT J
AU Chakravarthi, KK
   Shyamala, L
AF Chakravarthi, Koneti Kalyan
   Shyamala, L.
TI TOPSIS inspired Budget and Deadline Aware Multi-Workflow Scheduling for
   Cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE TOPSIS; Quality of service; Budget; Deadline; Scheduling; Multiple
   workflows
ID TIME; ALGORITHMS; INFRASTRUCTURE; TASKS; MODEL
AB Scheduling is a decision-making mechanism that allows resource sharing among several activities by determining their order of execution on the available resources. In the heterogeneous distributed systems, it is a great challenge to schedule concurrent workflows submitted by different users at different times. Scheduling with deadline and budget constraints are becoming an even more challenging issue for cloud systems due to the cloud dynamics such as on-demand provisioning, elasticity, abundant resource types, and various pricing schemes. A well-managed budget and deadline constraint scheduling is required to optimize the system performance and end-user satisfaction. Hence, improving system performance and optimizing multiple scheduling criteria at the same time is a big challenge. To address these issues, a novel multi-workflow scheduling algorithm based on the Multi-Criteria Decision Making (MCDM) approach, TOPSIS (Technique of Order Preference by Similarity to Ideal Solution) is presented. A weighted sum of run time, cost and data transfer time are used to determine the optimal resource among the available resources in accordance with the task requirements. The performance of the proposed algorithm is compared with the state-of-the-art algorithms such as Budget-Heterogeneous Earliest Finish Time (BHEFT), Budget and Deadline Constraint Heterogeneous Earliest Finish Time (BDHEFT) and Cloud-based Workflow Scheduling Algorithm (CWSA) algorithms based on budget constraint,deadline constraint, and resource utilization. The experimental results demonstrate that the proposed T-BDMWS outperforms current state-of-the-art heuristics with the criteria of achieving the user-specified budget or deadline constraints and resource efficiency.
C1 [Chakravarthi, Koneti Kalyan; Shyamala, L.] VIT Chennai, Sch Comp Sci & Engn, Chennai, Tamil Nadu, India.
C3 Vellore Institute of Technology (VIT); VIT Chennai
RP Chakravarthi, KK (corresponding author), VIT Chennai, Sch Comp Sci & Engn, Chennai, Tamil Nadu, India.
EM kalyan.koneti@gmail.com
OI Loganathan, Shyamala/0000-0002-4601-1317
CR Abrishami S, 2013, FUTURE GENER COMP SY, V29, P158, DOI 10.1016/j.future.2012.05.004
   Carrasco RA, 2017, SOFT COMPUT, V21, P995, DOI 10.1007/s00500-015-1832-0
   Anwar N, 2018, FUTURE INTERNET, V10, DOI 10.3390/fi10010005
   Arabnejad H., 2014, HIGH PERFORM COMPUT, V14, P5, DOI [10.1002/9781118711897.ch9, DOI 10.1002/9781118711897.CH9]
   Arabnejad H, 2017, J COMPUT SCI-NETH, V23, P120, DOI 10.1016/j.jocs.2016.10.013
   Arabnejad H, 2017, FUTURE GENER COMP SY, V68, P211, DOI 10.1016/j.future.2016.10.003
   Arabnejad H, 2015, 2015 IEEE 18TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), P137, DOI 10.1109/CSE.2015.29
   Arabnejad H, 2014, LECT NOTES COMPUT SC, V8584, P532, DOI 10.1007/978-3-319-09153-2_40
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Arabnejad V, 2019, IEEE T PARALL DISTR, V30, P29, DOI 10.1109/TPDS.2018.2849396
   Azad P, 2017, INT J CLOUD APPL COM, V7, P20, DOI 10.4018/IJCAC.2017100102
   Bansal S, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101743
   Bharathi S, 2008, 2008 THIRD WORKSHOP ON WORKFLOWS IN SUPPORT OF LARGE-SCALE SCIENCE (WORKS 2008), P11
   Bittencourt LF, 2010, J GRID COMPUT, V8, P419, DOI 10.1007/s10723-009-9144-1
   Cai BL, 2019, J SYST ARCHITECT, V98, P403, DOI 10.1016/j.sysarc.2019.04.002
   Calheiros RN, 2011, SOFTWARE PRACT EXPER, V41, P23, DOI 10.1002/spe.995
   Capuano N, 2018, IEEE T FUZZY SYST, V26, P1704, DOI 10.1109/TFUZZ.2017.2744605
   Capuano N, 2017, IEEE T LEARN TECHNOL, V10, P247, DOI 10.1109/TLT.2016.2565476
   Chakravarthi KK, 2020, CLUSTER COMPUT, V23, P3405, DOI 10.1007/s10586-020-03095-1
   Chakravarthi KK, 2022, J KING SAUD UNIV-COM, V34, P2359, DOI 10.1016/j.jksuci.2020.02.006
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   Daoud MI, 2008, J PARALLEL DISTR COM, V68, P399, DOI 10.1016/j.jpdc.2007.05.015
   Deng XY, 2018, INT J INTELL SYST, V33, P1869, DOI 10.1002/int.21999
   Di Martino B, 2017, SOFT COMPUT, V21, P4557, DOI 10.1007/s00500-016-2264-1
   Emmanuel B, 2018, CONCURR COMP-PRACT E, V30, DOI 10.1002/cpe.4762
   Ghafouri R, 2018, WIRELESS PERS COMMUN, V103, P2035, DOI 10.1007/s11277-018-5895-y
   Ghasemzadeh M., 2017, 20th International Conference on Principles of Distrib. Syst. (OPODIS), V70, P1, DOI DOI 10.4230/LIPICS.OPODIS.2016.19
   Hajji MA, 2018, SOFT COMPUT, V22, P4025, DOI 10.1007/s00500-017-2613-8
   He ZC, 2018, KNOWL-BASED SYST, V150, P139, DOI 10.1016/j.knosys.2018.03.014
   Hsu CC, 2011, FUTURE GENER COMP SY, V27, P860, DOI 10.1016/j.future.2010.10.015
   Jatoth C, 2019, SOFT COMPUT, V23, P4701, DOI 10.1007/s00500-018-3120-2
   Jatoth C, 2017, IEEE T SERV COMPUT, V10, P475, DOI 10.1109/TSC.2015.2473840
   Jiang W, 2018, INT J INTELL SYST, V33, P1264, DOI 10.1002/int.21980
   Jiang X, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101742
   Kang BY, 2019, IEEE T FUZZY SYST, V27, P731, DOI 10.1109/TFUZZ.2018.2868496
   Lee B, 2014, 2014 INTERNATIONAL CONFERENCE ON CYBER-ENABLED DISTRIBUTED COMPUTING AND KNOWLEDGE DISCOVERY (CYBERC), P470, DOI 10.1109/CyberC.2014.87
   Maheswaran M, 1999, PROC HETER COMP WORK, P30, DOI 10.1109/HCW.1999.765094
   Meena J, 2015, INT J COMPUT ELECT A, V9
   Mir MA, 2016, J ENVIRON MANAGE, V166, P109, DOI 10.1016/j.jenvman.2015.09.028
   Pan LP, 2018, ENTROPY-SWITZ, V20, DOI 10.3390/e20110842
   Partheeban P, 2019, T EMERG TELECOMMUN T, V30, DOI 10.1002/ett.3527
   Rimal BP, 2017, IEEE T PARALL DISTR, V28, P290, DOI 10.1109/TPDS.2016.2556668
   Sarraf AZ, 2013, J IND ENG MANAG-JIEM, V6, P860, DOI 10.3926/jiem.573
   Schad J, 2010, PROC VLDB ENDOW, V3, P460, DOI 10.14778/1920841.1920902
   Soltani S, 2018, J CLOUD COMPUT-ADV S, V7, DOI 10.1186/s13677-018-0113-8
   Sun RL, 2019, IEEE ACCESS, V7, P15547, DOI 10.1109/ACCESS.2019.2893884
   Tian Guo-Zhong, 2012, Journal of Software, V23, P2720, DOI 10.3724/SP.J.1001.2012.04198
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Tzeng GH, 2011, MULTIPLE ATTRIBUTE DECISION MAKING: METHODS AND APPLICATIONS, P1
   Verma A, 2015, J GRID COMPUT, V13, P495, DOI 10.1007/s10723-015-9344-9
   Wang N, 2018, INT J FUZZY SYST, V20, P2593, DOI 10.1007/s40815-018-0522-3
   Wu FH, 2016, FUTURE GENER COMP SY, V60, P22, DOI 10.1016/j.future.2016.01.004
   Xie GQ, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.3782
   Xu XJ, 2017, CLUSTER COMPUT, V20, P471, DOI 10.1007/s10586-017-0751-5
   Yager RR, 2018, INFORM SCIENCES, V460, P416, DOI 10.1016/j.ins.2017.08.011
   Yang XF, 2018, IEEE T FUZZY SYST, V26, P1578, DOI 10.1109/TFUZZ.2017.2735941
   Youssef AE, 2020, IEEE ACCESS, V8, P71851, DOI 10.1109/ACCESS.2020.2987111
   Yu J, 2008, STUD COMPUT INTELL, V146, P173
   Yue ZL, 2011, APPL MATH MODEL, V35, P1926, DOI 10.1016/j.apm.2010.11.001
   Zavadskas EK, 2017, APPL SOFT COMPUT, V57, P74, DOI 10.1016/j.asoc.2017.03.040
   Zhang YX, 2017, CHINESE J ELECTRON, V26, P1, DOI 10.1049/cje.2016.11.016
   Zhao H., 2006, P 20 INT PARALLEL DI, P14
   Zheng W, 2013, J GRID COMPUT, V11, P633, DOI 10.1007/s10723-013-9257-4
   Zhifeng Yu, 2008, 2008 International Conference on Parallel Processing Workshops (ICPP-W), P1, DOI 10.1109/ICPP-W.2008.10
   Zhou DM, 2018, J POWER SOURCES, V399, P314, DOI 10.1016/j.jpowsour.2018.06.098
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
   Zhou NQ, 2018, SOFT COMPUT, V22, P7705, DOI 10.1007/s00500-018-3229-3
   Zhou NQ, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.3944
   Zhu ZM, 2016, IEEE T PARALL DISTR, V27, P1344, DOI 10.1109/TPDS.2015.2446459
NR 69
TC 21
Z9 21
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101916
DI 10.1016/j.sysarc.2020.101916
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100007
DA 2024-07-18
ER

PT J
AU Chen, SZ
   Tao, YM
   Yu, DX
   Li, F
   Gong, B
AF Chen, Shuzhen
   Tao, Youming
   Yu, Dongxiao
   Li, Feng
   Gong, Bei
TI Distributed learning dynamics of Multi-Armed Bandits for edge
   intelligence
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge intelligence; IoT; Dynamic learning; Distributed learning;
   Multi-armed bandit
ID ALGORITHMS
AB Multi-agent decision making is a fundamental problem in edge intelligence. In this paper, we study this problem for IoT networks under the distributed Multi-Armed Bandits (MAB) model. Most of existing works for distributed MAB demand long-time stable networks connected by powerful devices and hence may not be suitable for mobile IoT networks with harsh IoT constraints. To meet the challenge of resource constraints in mobile IoT environment, we propose a lightweight and robust learning algorithm in a dynamic network allowing topology changes. In our model, each agent is assumed to have only limited memory and communicate with each other asynchronously. Moreover, we assume that the bandwidth for exchanging information is limited and each agent can transmit O(log(2) K) bits (K denotes the number of arms) per communication. Rigorous analysis shows that despite these harsh constraints, the best arm/option can be identified collaboratively by the agents and the algorithm converges efficiently. Extensive experiments illustrate that the proposed algorithm exhibits good efficiency and stability in mobile settings.
C1 [Chen, Shuzhen; Tao, Youming; Yu, Dongxiao; Li, Feng] Shandong Univ, Sch Comp Sci & Technol, Qingdao 266237, Peoples R China.
   [Gong, Bei] Beijing Univ Technol, Fac Informat Technol, Beijing 100124, Peoples R China.
C3 Shandong University; Beijing University of Technology
RP Yu, DX; Li, F (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Qingdao 266237, Peoples R China.
EM szchen@mail.sdu.edu.cn; youming.tao@mail.sdu.edu.cn; dxyu@sdu.edu.cn;
   fli@sdu.edu.cn; gongbei@bjut.edu.cn
RI Tao, Youming/GQY-6258-2022; yu, ya dong/KRO-7922-2024; Chen,
   Shuzhen/ADL-2072-2022
OI Tao, Youming/0000-0002-7312-8932; Chen, Shuzhen/0000-0003-1686-8245
FU National Key R&D Program of China [2019YFB2102600]; NSFC, China
   [61971269, 61832012, 61702304]; Shandong Provincial Natural Sci-ence
   Foundation, China [ZR2017QF005]; Industrial Internet Innovation and
   Development Project in 2019 of China
FX This work is partially supported by National Key R&D Program of China
   with grant No. 2019YFB2102600 and NSFC, China (No. 61971269, 61832012,
   61702304) , Shandong Provincial Natural Sci-ence Foundation, China
   (Grant No. ZR2017QF005) , Industrial Internet Innovation and Development
   Project in 2019 of China.
CR Agarwal A., 2017, P 30 C LEARN THEOR
   Anandkumar A, 2011, IEEE J SEL AREA COMM, V29, P731, DOI 10.1109/JSAC.2011.110406
   Audibert J., 2010, COLT 2010
   Auer P, 2002, MACH LEARN, V47, P235, DOI 10.1023/A:1013689704352
   Beheim BA, 2014, EVOL HUM BEHAV, V35, P351, DOI 10.1016/j.evolhumbehav.2014.04.001
   Bistritz I., 2020, MATH OPER RES
   Boyd S, 2004, SIAM REV, V46, P667, DOI [10.1137/S0036144503423264, 10.1137/s0036144503423264]
   Bubeck S, 2012, FOUND TRENDS MACH LE, V5, P1, DOI 10.1561/2200000024
   Chakrabarti D., 2009, Neural Information Processing Systems (NIPS), P273
   Chen L., 2018, IEEE T WIRELESS COMM
   Chen SZ, 2021, IEEE INTERNET THINGS, V8, P3276, DOI 10.1109/JIOT.2020.3015986
   COVER TM, 1970, IEEE T INFORM THEORY, V16, P185, DOI 10.1109/TIT.1970.1054427
   Even-Dar E., 2002, COMPUTATIONAL LEARNI
   Even-Dar E, 2006, J MACH LEARN RES, V7, P1079
   Ghaffari M, 2016, PROCEEDINGS OF THE 2016 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING (PODC'16), P117, DOI 10.1145/2933057.2933097
   Goldstone R.L., TOP COGN SCI, V7, P469
   Guo SY, 2020, IEEE T VEH TECHNOL, V69, P5549, DOI 10.1109/TVT.2020.2982000
   Hajek B, 2015, RANDOM PROCESSES FOR ENGINEERS, P1
   Hua QS, 2020, IEEE T PARALL DISTR, V31, P1287, DOI 10.1109/TPDS.2019.2960226
   Kohli P., 2013, AAAI
   Korda N, 2016, PR MACH LEARN RES, V48
   Kuleshov V., 2014, ABS14026028 CORR
   Kurtz T. G., 1981, APPROXIMATION POPULA
   Li F, 2020, IEEE WIREL COMMUN, V27, P24, DOI 10.1109/MWC.001.1900280
   Li KY, 2020, CIKM '20: PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON INFORMATION & KNOWLEDGE MANAGEMENT, P745, DOI 10.1145/3340531.3411970
   Liang Y, 2018, IEEE NETWORK, V32, P8, DOI 10.1109/MNET.2018.1700349
   Liu ZT, 2020, IEEE WCNC, DOI 10.1109/wcnc45663.2020.9120780
   Ouyang T, 2019, IEEE INFOCOM SER, P1468, DOI [10.1109/infocom.2019.8737560, 10.1109/INFOCOM.2019.8737560]
   Pang JJ, 2021, IEEE INTERNET THINGS, V8, P3088, DOI 10.1109/JIOT.2020.3007662
   Ren ZC, 2017, WSDM'17: PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON WEB SEARCH AND DATA MINING, P485, DOI 10.1145/3018661.3018686
   Ren ZC, 2015, SIGIR 2015: PROCEEDINGS OF THE 38TH INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL, P93, DOI 10.1145/2766462.2767713
   Ren ZC, 2014, SIGIR'14: PROCEEDINGS OF THE 37TH INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL, P213, DOI 10.1145/2600428.2609561
   Ross S. M., 2014, INTRO PROBABILITY MO
   Singh J, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101782
   Su LL, 2019, P ACM MEAS ANAL COMP, V3, DOI 10.1145/3311082
   Sun YX, 2019, IEEE T VEH TECHNOL, V68, P3061, DOI 10.1109/TVT.2019.2895593
   Szorenyi Balazs, 2013, J MACHINE LEARNING R, P19
   Ta D., 2019, 2019 12 IFIP WIR MOB
   Vakili S, 2013, IEEE J-STSP, V7, P759, DOI 10.1109/JSTSP.2013.2263494
   Wan SH, 2021, IEEE T INTELL TRANSP, V22, P4487, DOI 10.1109/TITS.2020.3017505
   Wan SH, 2020, COMPUT COMMUN, V149, P99, DOI 10.1016/j.comcom.2019.10.012
   Weiss A., 2019, LARGE DEVIATIONS PER, DOI [10.1201/9780429454820, DOI 10.1201/9780429454820]
   Xu XW, 2020, BMJ-BRIT MED J, V368, DOI [10.1136/bmj.m606, 10.1136/bmj.m792]
   Yang H, 2021, TSINGHUA SCI TECHNOL, V26, P230, DOI 10.26599/TST.2019.9010061
   Yu DX, 2021, IEEE T MOBILE COMPUT, V20, P1832, DOI 10.1109/TMC.2020.2971599
   Yuan Y, 2021, IEEE T NETW SCI ENG, V8, P841, DOI 10.1109/TNSE.2020.3010833
   Zhang J., 2020, J SYST ARCHITECT, V111, DOI [10.1016/j.sysarc.2020.101794, DOI 10.1016/j.sysarc.2020.101794]
   Zhu TX, 2020, IEEE INFOCOM SER, P596, DOI [10.1109/INFOCOM41043.2020.9155418, 10.1109/infocom41043.2020.9155418]
NR 48
TC 11
Z9 11
U1 3
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101919
DI 10.1016/j.sysarc.2020.101919
EA FEB 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100001
DA 2024-07-18
ER

PT J
AU Liu, YT
   Kong, LH
   Chen, GH
   Xu, FQ
   Wang, ZQ
AF Liu, Yutong
   Kong, Linghe
   Chen, Guihai
   Xu, Fangqin
   Wang, Zhanquan
TI Light-weight AI and IoT collaboration for surveillance video
   pre-processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Light-weight AI; IoT collaboration; Wireless surveillance system;
   Dynamic background modelling; Edge computing
ID NETWORKS
AB As one of the internet of things (IoT) use cases, wireless surveillance systems are rapidly gaining popularity due to their easier deployability and improved performance. Videos captured by surveillance cameras are required to be uploaded for further storage and analysis, while the large amount of its raw data brings great challenges to the transmission through resource-constraint wireless networks. Observing that most collected consecutive frames are redundant with few objects of interest (OoIs), the filtering of these frames before uploading can dramatically relieve the transmission pressure. Additionally, real-world monitoring environment may bring shielding or blind areas in videos, which notoriously affects the accuracy on frame filtering. The collaboration between neighbouring cameras can compensate for such accuracy loss. Under the computational constraint of edge cameras, we present an efficient video pre-processing strategy for wireless surveillance systems using light-weight AI and IoT collaboration. Two main modules are designed for either fixed or rotated cameras: (i) frame filtering module by dynamic background modelling and light-weight deep learning analysis; and (ii) collaborative validation module for error compensation among neighbouring cameras. Evaluations based on real-collected videos show the efficiency of this strategy. It achieves 64.4% bandwidth saving for the static scenario and 61.1% for the dynamic scenario, compared with the raw video transmission. Remarkably, the relatively high balance ratio between frame filtering accuracy and latency overhead outperforms than state-of-the-art light-weight AI structures and other surveillance video processing methods, implying the feasibility of this strategy.
C1 [Liu, Yutong] Shanghai Jiao Tong Univ, Comp Sci, Shanghai, Peoples R China.
   [Kong, Linghe; Chen, Guihai] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Xu, Fangqin] Shanghai Jianqiao Univ, Shanghai, Peoples R China.
   [Wang, Zhanquan] East China Univ Sci & Technol, Dept Comp Sci & Engn, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University; Shanghai Jiao Tong University; East China
   University of Science & Technology
RP Kong, LH (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM isabelleliu@sjtu.edu.cn; linghe.kong@sjtu.edu.cn; gchen@cs.sjtu.edu.cn;
   xuqin@gench.edu.cn; zhqwang@ecust.edu.cn
RI Xu, Fangqin/HKM-5832-2023
FU National Key R&D Program of China [2018YFB1004703]; NSFC, China
   [61972253, 61672349, U190820096, 61672348, 61672353]; Program for
   Professor of Special Appointment (Eastern Scholar) at Shanghai
   Institutions of Higher Learning, China
FX This work was supported in part by National Key R&D Program of China
   2018YFB1004703, NSFC, China grant 61972253, 61672349, U190820096,
   61672348, 61672353, the Program for Professor of Special Appointment
   (Eastern Scholar) at Shanghai Institutions of Higher Learning, China.
CR Al-Obaydy WNI, 2020, MULTIMED TOOLS APPL, V79, P2897, DOI 10.1007/s11042-019-08414-2
   Appathurai A, 2020, CIRC SYST SIGNAL PR, V39, P734, DOI 10.1007/s00034-019-01224-9
   Brzoza-Woch R, 2013, J SYST ARCHITECT, V59, P376, DOI 10.1016/j.sysarc.2013.05.007
   ccrisan, MOTIONEYEOS
   Collins RT, 2001, P IEEE, V89, P1456, DOI 10.1109/5.959341
   Dai JF, 2016, ADV NEUR IN, V29
   Dou CF, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101834
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   Gupta O, 2018, J NETW COMPUT APPL, V116, P1, DOI 10.1016/j.jnca.2018.05.003
   Han  S., 2015, ARXIV151000149
   He KM, 2014, LECT NOTES COMPUT SC, V8691, P346, DOI [arXiv:1406.4729, 10.1007/978-3-319-10578-9_23]
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Highlander T., 2015, BMVC
   Howard A. G., 2017, arXiv
   Huynh LN, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P82, DOI 10.1145/3081333.3081360
   Jia GY, 2018, IEEE INTERNET THINGS, V5, P1648, DOI 10.1109/JIOT.2017.2786349
   Jin ZX, 2017, IEEE T CIRC SYST VID, V27, P2165, DOI 10.1109/TCSVT.2016.2565998
   Kong LC, 2018, ACM T MULTIM COMPUT, V14, DOI 10.1145/3226036
   Li J, 2020, AAAI CONF ARTIF INTE, V34, P759
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu W., 2016, LECT NOTES COMPUT SC, P21, DOI DOI 10.1007/978-3-319-46448-0_2
   Liu Xingyu., 2018, INT C LEARN REPR
   Liu Y., 2019, ADV WATER SCI, P31
   Mathieu Michael, 2013, ARXIV13125851
   Mathur A, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P68, DOI 10.1145/3081333.3081359
   McIlroy P., 2008, 7th IEEE/ACM International Symposium on Mixed and Augmented Reality, pxiv
   Mitchell J.L., 1996, MPEG VIDEO COMPRESSI, V99, P1666
   Mothwa L, 2018, 2018 14TH INTERNATIONAL CONFERENCE ON SIGNAL IMAGE TECHNOLOGY & INTERNET BASED SYSTEMS (SITIS), P229, DOI 10.1109/SITIS.2018.00042
   Natarajan P, 2015, ACM T MULTIM COMPUT, V11, DOI 10.1145/2710128
   Olagoke AS, 2020, IEEE ACCESS, V8, P172892, DOI 10.1109/ACCESS.2020.3024568
   Ouyang ZC, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101835
   Qiu MK, 2007, J VLSI SIG PROC SYST, V46, P55, DOI 10.1007/s11265-006-0002-0
   Rault T, 2014, COMPUT NETW, V67, P104, DOI 10.1016/j.comnet.2014.03.027
   Redmon J, 2015, IEEE INT CONF ROBOT, P1316, DOI 10.1109/ICRA.2015.7139361
   Serrano A, 2017, COMPUT GRAPH FORUM, V36, P380, DOI 10.1111/cgf.13086
   Shao ZL, 2006, IEEE T COMPUT, V55, P443, DOI 10.1109/TC.2006.59
   Sze V., 2014, INTEGRATED CIRCUITS
   Tsai YH, 2018, AAAI CONF ARTIF INTE, P7363
   Varcheie PDZ, 2009, LECT NOTES COMPUT SC, V5627, P657, DOI 10.1007/978-3-642-02611-9_65
   Venkatesh SV, 2020, VISAPP: PROCEEDINGS OF THE 15TH INTERNATIONAL JOINT CONFERENCE ON COMPUTER VISION, IMAGING AND COMPUTER GRAPHICS THEORY AND APPLICATIONS, VOL 4: VISAPP, P801, DOI 10.5220/0008990108010809
   Wang S, 2017, IEEE ACCESS, V5, P6757, DOI 10.1109/ACCESS.2017.2685434
   Wiegand T, 2003, IEEE T CIRC SYST VID, V13, P560, DOI 10.1109/TCSVT.2003.815165
   wikipedia, PIN HOL PROJ FORM
   Wu MC, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101695
   Xue GJ, 2010, IEEE INT CON MULTI, P1050, DOI 10.1109/ICME.2010.5582601
   Yihui He X.Z., CHANNEL PRUNING GITH
   Zhang JB, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101794
   Zhang T, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P426, DOI 10.1145/2789168.2790123
   Zhang YB, 2011, IEEE DATA COMPR CONF, P489, DOI 10.1109/DCC.2011.92
NR 50
TC 14
Z9 14
U1 1
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101934
DI 10.1016/j.sysarc.2020.101934
EA FEB 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100009
DA 2024-07-18
ER

PT J
AU Wei, XL
   Liu, JW
   Wang, YG
   Tang, CG
   Hu, YY
AF Wei, Xianglin
   Liu, Jianwei
   Wang, Yangang
   Tang, Chaogang
   Hu, Yongyang
TI Wireless edge caching based on content similarity in dynamic
   environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile edge computing; Dynamic caching; Cache algorithm; Wireless
   network
AB Edge caching could greatly relieve the burden of the backbone network and reduce the content request latency experienced by end-user devices. This makes edge caching a promising technology for enabling data-intensive and latency-sensitive applications on the eve of the large-scale commercial operation of 5G. However, the slow-start phenomenon incurred by existing request history-based caching strategies limits the performance of wireless edge caching, especially in the dynamic scenario where both mobile devices and contents arrive and leave periodically. On the other hand, it is also a hard task for deep reinforcement learning-based methods to adapt to the dynamics of the environment. In this backdrop, a new caching algorithm, called Similarity-Aware Popularity-based Caching (SAPoC), is presented in this paper to promote the performance of wireless edge caching in dynamic scenarios through utilizing the similarity among contents. In SAPoC algorithm, a content?s popularity is determined by not only its requests history but also its similarity with existing popular ones to enable a quick-start of newly arrived contents. A series of simulation experiments are conducted to evaluate SAPoC algorithm?s performance. Results have shown that SAPoC outperforms several typical proposals in both cache hit ratio and energy consumption.
C1 [Wei, Xianglin; Liu, Jianwei; Wang, Yangang; Hu, Yongyang] Natl Univ Def Technol, Res Inst 63, Nanjing 210007, Peoples R China.
   [Tang, Chaogang] China Univ Min & Technol, Sch Comp Sci & Tech, Xuzhou 221116, Jiangsu, Peoples R China.
C3 National University of Defense Technology - China; China University of
   Mining & Technology
RP Tang, CG (corresponding author), China Univ Min & Technol, Sch Comp Sci & Tech, Xuzhou 221116, Jiangsu, Peoples R China.
EM cgtang@cumt.edu.cn
RI wang, jiahui/IXD-1197-2023; WANG, YILUN/KFB-0627-2024
CR Ai Y, 2018, DIGIT COMMUN NETW, V4, P77, DOI 10.1016/j.dcan.2017.07.001
   Ale L., 2019, IEEE INTERNET THINGS
   Bharath BN, 2016, IEEE T COMMUN, V64, P1674, DOI 10.1109/TCOMM.2016.2536728
   Chen SZ, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101919
   Hoang DT, 2018, IEEE WIREL COMMUN, V25, P95, DOI 10.1109/MWC.2018.1700360
   Fadlullah Z.M., 2018, 14 INT WIR COMM MOB
   Gabry F, 2016, IEEE J SEL AREA COMM, V34, P3288, DOI 10.1109/JSAC.2016.2611845
   Hao YX, 2018, IEEE ACCESS, V6, P11365, DOI 10.1109/ACCESS.2018.2805798
   Hasslinger G, 2018, 2018 16TH INTERNATIONAL SYMPOSIUM ON MODELING AND OPTIMIZATION IN MOBILE, AD HOC, AND WIRELESS NETWORKS (WIOPT)
   Hasslinger G, 2017, COMPUT NETW, V125, P172, DOI 10.1016/j.comnet.2017.04.044
   Hou TT, 2018, INT J COMMUN SYST, V31, DOI 10.1002/dac.3706
   Huang YD, 2020, IEEE T MOBILE COMPUT, V19, P852, DOI 10.1109/TMC.2019.2902090
   Jiang W., 2016, IEEE ACCESS, V61, P856
   Jiang W, 2017, IEEE T MOBILE COMPUT, V16, P1382, DOI 10.1109/TMC.2016.2597851
   Li SS, 2018, CURR ISSUES TOUR, V21, P1761, DOI 10.1080/13683500.2016.1223023
   Mao YY, 2017, IEEE COMMUN SURV TUT, V19, P2322, DOI 10.1109/COMST.2017.2745201
   Markakis EK, 2017, IEEE COMMUN MAG, V55, P152, DOI 10.1109/MCOM.2017.1700105
   Misbah I., 2019, IEEE ACCESS, V24, P719
   Qiao GH, 2020, IEEE INTERNET THINGS, V7, P247, DOI 10.1109/JIOT.2019.2945640
   Sengupta A, 2014, 2014 11TH INTERNATIONAL SYMPOSIUM ON WIRELESS COMMUNICATIONS SYSTEMS (ISWCS), P917, DOI 10.1109/ISWCS.2014.6933484
   Tang YY, 2019, FUTURE GENER COMP SY, V91, P590, DOI 10.1016/j.future.2018.08.019
   Wei X, 2020, 17 ACM INT C COMP FR, P257
   Wei XL, 2019, IEEE INTERNET THINGS, V6, P2325, DOI 10.1109/JIOT.2019.2906287
   Xiao L, 2018, IEEE WIREL COMMUN, V25, P116, DOI 10.1109/MWC.2018.1700291
   Xu H., 2020, J SYST ARCHIT
   Yan M., 2019, IEEE ACCESS
   Zhang DT, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES (IEEE ICWS 2019), P320, DOI 10.1109/ICWS.2019.00060
   Zhang DT, 2019, WORLD WIDE WEB, V22, P455, DOI 10.1007/s11280-018-0549-2
   Zhang K., 2018, IEEE WIREL COMMUN, V25, P917
   Zhong C., 2019, ARXIV PREPRINT ARXIV
   Zhu H, 2018, IEEE NETWORK, V32, P50, DOI 10.1109/MNET.2018.1800109
NR 31
TC 48
Z9 48
U1 2
U2 28
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102000
DI 10.1016/j.sysarc.2021.102000
EA JAN 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100005
DA 2024-07-18
ER

PT J
AU Bouhoun, S
   Sadoun, R
   Adnane, M
AF Bouhoun, Salah
   Sadoun, Rabah
   Adnane, Mourad
TI OpenCL implementation of a SLAM system on an SoC-FPGA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Monocular SLAM; OpenCL; SoC-FPGA; Hardware Acceleration; Hardware
   Software Co-design
AB Simultaneous localization and mapping (SLAM) becomes a solved problem in terms of the algorithms. In order to use them in autonomous mobile robots, researches are focusing on reducing computation complexity and developing embedded systems with appropriate software and hardware architecture. In this work, we aim to perform a fully embedded implementation of a SLAM on an FPGA based SoC combining an embedded Hard Processor System (HPS) with an FPGA in the same chip. The followed implementation methodology is based on software profiling. The SLAM is profiled to perform an appropriate hardware/software partitioning and decide which part of the SLAM will be accelerated on the FPGA. The software is running on Linux on the HPS of the SoC-FPGA and the accelerated function is executed on the FPGA. The FPGA is programmed using OpenCL which is a high level language that can reduce significantly the developpement time. The results show that the SLAM algorithm implemented on SoC-FPGA is accelerated to nearly the twice comparing to the pure software implementation, while ensuring the real-time constraint
C1 [Bouhoun, Salah; Sadoun, Rabah] Ecole Natl Polytech, Dpt Elect, LSC Lab, 10 Freres OUDEK, Algiers 16200, Algeria.
   [Adnane, Mourad] Ecole Natl Polytech, Dpt Elect, LDCCP Lab, 10 Freres OUDEK, Algiers 16200, Algeria.
RP Bouhoun, S (corresponding author), Ecole Natl Polytech, Dpt Elect, LSC Lab, 10 Freres OUDEK, Algiers 16200, Algeria.
EM salah.bouhoun@g.enp.edu.dz; rabah.sadoun@g.enp.edu;
   mourad.adnane@g.enp.edu.dz
RI Adnane, Mourad/AEV-2354-2022; Adnane, Mourad/AAF-4559-2022; BOUHOUN,
   Salah/T-3621-2017
OI Adnane, Mourad/0000-0002-2023-6980; Bouhoun, Salah/0000-0002-2893-8370
CR Abouzahir M, 2018, ROBOT AUTON SYST, V100, P14, DOI 10.1016/j.robot.2017.10.019
   Abouzahir M, 2016, EURASIP J ADV SIG PR, DOI 10.1186/s13634-016-0386-3
   [Anonymous], 2009, Technical Report
   [Anonymous], 2017, FPL, P1
   [Anonymous], 2012, SCENELIB2
   [Anonymous], Sdaccel development environment
   [Anonymous], 1967, AFIPS, DOI 10.1145/1465482.1465560
   Bonato V, 2009, J SIGNAL PROCESS SYS, V56, P41, DOI 10.1007/s11265-008-0257-8
   Botero-Galeano D., 2012, RFIA 2012 RECONNAISS, P973
   Davison AJ, 2003, NINTH IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION, VOLS I AND II, PROCEEDINGS, P1403
   Davison AJ, 2002, IEEE T PATTERN ANAL, V24, P865, DOI 10.1109/TPAMI.2002.1017615
   Davison AJ, 2007, IEEE T PATTERN ANAL, V29, P1052, DOI 10.1109/TPAMI.2007.1049
   Eliazar A., 2003, Proceedings of the 8th Intl Joint Conference on Artificial Intelligence, P1135
   Engel J, 2014, LECT NOTES COMPUT SC, V8690, P834, DOI 10.1007/978-3-319-10605-2_54
   Fang WK, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P275, DOI 10.1109/FPT.2017.8280159
   Folkesson J, 2004, IEEE INT CONF ROBOT, P383, DOI 10.1109/ROBOT.2004.1307180
   Gonzalez A., 2011, 2011 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2011), P665, DOI 10.1109/ICECS.2011.6122362
   Gu MY, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P200, DOI 10.1109/FPT.2015.7393150
   Hertzberg C, 2011, IEEE INT CONF ROBOT, P2644, DOI 10.1109/ICRA.2011.5980140
   Idris Mohd, 2010, Asia Modelling Symposium. Proceedings 4th Asia International Conference on Mathematical Modelling and Computer Simulation (AMS 2010), P492, DOI 10.1109/AMS.2010.100
   Idris MYI, 2012, MEASUREMENT, V45, P2141, DOI 10.1016/j.measurement.2012.05.018
   Intel FPGA, 2018, TECHNICAL REPORT
   Liu RQ, 2019, IEEE VTS VEH TECHNOL, DOI [10.1109/vtcfall.2019.8891248, 10.1145/3316781.3317820]
   Nikolic J, 2014, IEEE INT CONF ROBOT, P431, DOI 10.1109/ICRA.2014.6906892
   Parker SJ, 2016, J SYST ARCHITECT, V68, P17, DOI 10.1016/j.sysarc.2016.06.003
   Rodríguez A, 2019, J SYST ARCHITECT, V98, P27, DOI 10.1016/j.sysarc.2019.06.006
   Shata K, 2019, J SYST ARCHITECT, V97, P491, DOI 10.1016/j.sysarc.2019.02.013
   Tertei Daniel Tortei, 2014, 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig14), P1, DOI 10.1109/ReConFig.2014.7032523
   Vincke B, 2012, EURASIP J EMBED SYST, DOI 10.1186/1687-3963-2012-5
   Vincke B, 2014, INT CONF MULTIMED, P712, DOI 10.1109/ICMCS.2014.6911157
NR 30
TC 2
Z9 2
U1 3
U2 30
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101825
DI 10.1016/j.sysarc.2020.101825
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800005
DA 2024-07-18
ER

PT J
AU Zhang, JB
   Ma, M
   He, W
   Wang, P
AF Zhang, Jingbin
   Ma, Meng
   He, Wei
   Wang, Ping
TI On-demand deployment for IoT applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IoT middleware; On-demand deployment; Context aware; Edge computing;
   Cloud computing; Efficiency
ID TASK ASSIGNMENT; MOBILE; INTERNET; THINGS
AB The uncertainties of IoT-edges system and environment make challenges to applications in reliability, stability, and total latency, etc. With edge devices increasingly able to connect to cloud servers from anywhere, applications can potentially perform deployment changing at runtime to improve performance. In this paper, we propose a dynamic-programming based algorithm, named E-ODD , for the on-demand deployment of applications at run time. When the device does not have enough computational resources, it offloads some movable tasks to the cloud to occupy additional resources. However, when it is difficult to occupy cloud resources or computational resources on the device become excessive, the device migrates tasks back. Besides, we present MODE, a generic and flexible middleware for edge cloud on-demand deployment. We propose a context model and detect corresponding complex events which trigger the deployment changes. Based on the event detection model, middleware can acquire changing information real-timely. We have successfully applied our middleware for ventricular fibrillation monitoring. Finally, experiments prove that our on-demand deployment model outperforms other selected models both in total latency and throughput, especially in dynamic environments.
C1 [Zhang, Jingbin] Peking Univ, Sch Elect Engn & Comp Sci, Beijing, Peoples R China.
   [Ma, Meng; Wang, Ping] Peking Univ, Natl Engn Res Ctr Software Engn, Beijing, Peoples R China.
   [He, Wei; Wang, Ping] Peking Univ, Sch Software & Microelect, Beijing, Peoples R China.
   [Wang, Ping] Minist Educ, Key Lab High Confidence Software Technol PKU, Beijing, Peoples R China.
C3 Peking University; Peking University; Peking University
RP Ma, M; Wang, P (corresponding author), Peking Univ, Natl Engn Res Ctr Software Engn, Beijing, Peoples R China.
EM zhangjingbin@pku.edu.cn; mameng@pku.edu.cn; hewei2015@pku.edu.cn;
   pwang@pku.edu.cn
FU National Key R&D Program of China [2017YFB1200700]; National Natural
   Science Foundation of China [61701007]
FX This work is supported in part by National Key R&D Program of China
   No.2017YFB1200700 and National Natural Science Foundation of China
   No.61701007
CR [Anonymous], 2011, INT ACM SIGS S COMP
   [Anonymous], 2010, PROC 8 INT C MOBILE, DOI [DOI 10.1145/1814433, 10.1145/1814433.1814441, DOI 10.1145/1814433.1814441]
   [Anonymous], 2016, OPTIMAL OFFLOADING P
   Arjunan P, 2015, IEEE 12TH INT CONF UBIQUITOUS INTELLIGENCE & COMP/IEEE 12TH INT CONF ADV & TRUSTED COMP/IEEE 15TH INT CONF SCALABLE COMP & COMMUN/IEEE INT CONF CLOUD & BIG DATA COMP/IEEE INT CONF INTERNET PEOPLE AND ASSOCIATED SYMPOSIA/WORKSHOPS, P11, DOI 10.1109/UIC-ATC-ScalCom-CBDCom-IoP.2015.27
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Auer P, 1995, AN S FDN CO, P322, DOI 10.1109/SFCS.1995.492488
   Barbera MV, 2013, IEEE INFOCOM SER, P1285
   Bettini C, 2010, PERVASIVE MOB COMPUT, V6, P161, DOI 10.1016/j.pmcj.2009.06.002
   Chun BG, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P301
   Crepinsek M, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480752
   Fredriksson J., 2005, OPTIMIZING RESOURCE
   Gai KK, 2018, J PARALLEL DISTR COM, V111, P126, DOI 10.1016/j.jpdc.2017.08.001
   Gyllstrom D, 2008, PROC INT CONF DATA, P1391, DOI 10.1109/ICDE.2008.4497566
   He W, 2017, INT C PAR DISTRIB SY, P81, DOI 10.1109/ICPADS.2017.00022
   Celdrán AH, 2016, IEEE SYST J, V10, P1111, DOI 10.1109/JSYST.2013.2297707
   Kao YH, 2017, IEEE T MOBILE COMPUT, V16, P3056, DOI 10.1109/TMC.2017.2679712
   Kim JY, 2016, IEEE SENS J, V16, P1795, DOI 10.1109/JSEN.2015.2505611
   King J, 2006, C LOCAL COMPUT NETW, P630
   Liu J, 2016, IEEE INT SYMP INFO, P1451, DOI 10.1109/ISIT.2016.7541539
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Ma M, 2017, INT C PAR DISTRIB SY, P1, DOI 10.1109/ICPADS.2017.00012
   Ma M, 2015, IEEE INTERNET THINGS, V2, P295, DOI 10.1109/JIOT.2014.2387883
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Mandal U, 2013, IEEE NETWORK, V27, P36, DOI 10.1109/MNET.2013.6678925
   Mao YY, 2016, IEEE J SEL AREA COMM, V34, P3590, DOI 10.1109/JSAC.2016.2611964
   Mikic-Rakic M, 2004, LECT NOTES COMPUT SC, V3083, P1
   Oakley L., 2019, ARXIV190611938
   Perera C, 2014, IEEE COMMUN SURV TUT, V16, P414, DOI 10.1109/SURV.2013.042313.00197
   Ra M.-R., 2011, P 9 INT C MOB SYST A, P43
   Razzaque MA, 2016, IEEE INTERNET THINGS, V3, P70, DOI 10.1109/JIOT.2015.2498900
   Sosa-Reyna CM, 2018, J SYST ARCHITECT, V90, P15, DOI 10.1016/j.sysarc.2018.08.008
   Sutton R., 1998, Reinforcement Learning: An Introduction
   Tan HS, 2017, IEEE INFOCOM SER
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   Wang JH, 2017, J SYST ARCHITECT, V72, P69, DOI 10.1016/j.sysarc.2016.05.003
   Wang SG, 2018, IEEE ACCESS, V6, P23511, DOI 10.1109/ACCESS.2018.2828102
   Wu E., 2006, P ASS COMP MACH ACM, P407
   Xu J, 2017, IEEE T COGN COMMUN, V3, P361, DOI 10.1109/TCCN.2017.2725277
   Xu Y, 2014, INT CONF CLOUD COMP, P38, DOI 10.1109/CloudCom.2014.52
   Xu Y, 2016, IEEE INTERNET THINGS, V3, P285, DOI 10.1109/JIOT.2015.2455555
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zhang Y, 2012, ACM SIGPLAN NOTICES, V47, P233, DOI 10.1145/2398857.2384634
NR 42
TC 8
Z9 8
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101794
DI 10.1016/j.sysarc.2020.101794
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800007
DA 2024-07-18
ER

PT J
AU Alzahrani, B
   Fotiou, N
AF Alzahrani, Bander
   Fotiou, Nikos
TI Enhancing Internet of Things Security using Software-Defined Networking
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Access control; Software-Defined Networking; Constrained application
   protocol; Internet of Things
AB Access control technologies are fundamental for addressing the security and privacy requirements of the Internet of Things (IoT). This paper proposes an access control solution for Constrained Application Protocol (CoAP)-based IoT services. The proposed solution considers a network of a single provider that interconnects various IoT endpoints. It leverages the Software-Defined Networking (SDN) paradigm and implements application aware policy enforcement at the network level. All operations are transparent to the IoT endpoints and no modifications are required to the IoT communication protocol. Furthermore, our solution is built on standard OpenFlow, hence it is realistic and it can be easily deployed to an existing network. We prove the feasibility of our solution through a proof of concept implementation using network emulation.
C1 [Alzahrani, Bander] King Abdulaziz Univ, Fac Comp & Informat Technol, Jeddah, Saudi Arabia.
   [Fotiou, Nikos] Athens Univ Econ & Business, Sch Informat Sci & Technol, Dept Informat, Mobile Multimedia Lab, Athens, Greece.
C3 King Abdulaziz University; Athens University of Economics & Business
RP Alzahrani, B (corresponding author), King Abdulaziz Univ, Fac Comp & Informat Technol, Jeddah, Saudi Arabia.
EM baalzahrani@kau.edu.sa
RI ALZAHRANI, BANDER/C-6585-2018
FU Deanship of Scientific Research (DSR) at King Abdulaziz University,
   Jeddah [G-235-611-1440]
FX This project was funded by the Deanship of Scientific Research (DSR) at
   King Abdulaziz University, Jeddah, under grant no. G-235-611-1440. The
   author, therefore, acknowledge with thanks DSR for technical and
   financial support.
CR [Anonymous], 2013, 20 ANN NETW DISTR SY
   [Anonymous], 2017, 2017 IFIP NETW C IFI, DOI DOI 10.23919/IFIPNET-WORKING.2017.8264880
   [Anonymous], 2014, 7252 RFC
   Bera S, 2017, IEEE INTERNET THINGS, V4, P1994, DOI 10.1109/JIOT.2017.2746186
   Bizanis N, 2016, IEEE ACCESS, V4, P5591, DOI 10.1109/ACCESS.2016.2607786
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Fotiou N, 2018, MECOMM'18: PROCEEDINGS OF THE 2018 WORKSHOP ON MOBILE EDGE COMMUNICATIONS, P37, DOI 10.1145/3229556.3229561
   Gude N, 2008, ACM SIGCOMM COMP COM, V38, P105, DOI 10.1145/1384609.1384625
   Bahamonde IH, 2019, IEEE IND ELEC, P6114, DOI 10.1109/IECON.2019.8927286
   Hong Y, 2016, ADV TOP SCI TECH CHI, P21, DOI 10.1007/978-3-662-46507-3_3
   Krco S., 2019, CORE RESOURCE DIRECT
   Lantz B., 2010, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, P19, DOI 10.1145/1868447.1868466
   Lara A, 2016, IEEE T NETW SERV MAN, V13, P30, DOI 10.1109/TNSM.2016.2517407
   Lara A, 2014, IEEE COMMUN SURV TUT, V16, P493, DOI 10.1109/SURV.2013.081313.00105
   Papageorgiou Konstantinos., 2019, 10th International Conference on Information, Intelligence, Systems and Applications (IISA), P1
   Pfaff B., 2015, 12 USENIX S NETW SYS
   Reed MJ, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511036
   Siris Vasilios A., 2019, Journal of Reliable Intelligent Environments, V5, P17, DOI 10.1007/s40860-019-00077-y
   Sonchack J, 2016, 23RD ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2016), DOI 10.14722/ndss.2016.23309
   Voellmy A., 2012, P 1 WORKSH HOT TOP S, P43, DOI 10.1145/2342441.2342451
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Xia WF, 2015, IEEE COMMUN SURV TUT, V17, P27, DOI 10.1109/COMST.2014.2330903
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
NR 23
TC 16
Z9 17
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101779
DI 10.1016/j.sysarc.2020.101779
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400007
DA 2024-07-18
ER

PT J
AU Khenfri, F
   Chaaban, K
   Chetto, M
AF Khenfri, Fouad
   Chaaban, Khaled
   Chetto, Maryline
TI Efficient mapping of runnables to tasks for embedded AUTOSAR
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time models; Scheduling; Proofs of real-time guarantees; AUTOSAR;
   Automotive electronics; Embedded computing
ID SOFTWARE
AB An AUTOSAR-based embedded software consists of a set of inter-connected Software Components (SWCs). Each SWC contains a set of runnables which are small code-fragments that should be mapped to Operating System (OS) tasks. This process of mapping runnables to tasks may affect both the system real-time schedulability and performance. This paper proposes fast and efficient algorithms for mapping runnables to tasks. For a given embedded software containing a defined set of runnables, proposed algorithms define the number of required tasks to schedule the set of runnables, tasks priority assignment, and execution order of runnables inside each task. Experimental studies have been carried out to assess the proposed solutions. They outline both the computational efficiency, and the performance of proposed algorithms in comparison with other existing methods.
C1 [Khenfri, Fouad] ESTACA Engn Sch, Embedded Syst & Energy Transportat S2ET Dept, Paris, France.
   [Chaaban, Khaled] Umm Al Qura Univ, Comp Sci & Informat Syst Coll, Mecca, Saudi Arabia.
   [Chetto, Maryline] Nantes Univ, IRCCyN Res Lab, Nantes, France.
C3 Umm Al Qura University; Nantes Universite
RP Chaaban, K (corresponding author), Umm Al Qura Univ, Comp Sci & Informat Syst Coll, Mecca, Saudi Arabia.
EM fouad.khenfri@estaca.fr; aochaaban@uqu.edu.sa;
   maryline.chetto@univ-nantes.fr
RI KHENFRI, Fouad/KVB-1959-2024; Chaaban, Alain Khaled/HKO-5657-2023
OI Chaaban, Alain Khaled/0000-0002-5008-0358; khenfri,
   fouad/0000-0002-1649-7272; chetto, maryline/0000-0003-1118-2279
CR [Anonymous], 2015, SPECIFICATION RTE AU
   [Anonymous], 2015, AUTOSAR CONSORTIUM W
   Bertout A., 2014, P 29 ANN ACM S APPL, P1431, DOI [10.1145/2554850.2554958, DOI 10.1145/2554850.2554958]
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Gupta P., 2019, 2019 INNOVATIONS POW, V1, P1
   Haibo Zeng, 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P130, DOI 10.1109/SIES.2012.6356578
   Khenfri F, 2015, PECCS 2015 Proceedings of the 5th International Conference on Pervasive and Embedded Computing and Communication Systems, P237
   Lee KJ, 2018, INT J AUTO TECH-KOR, V19, P323, DOI 10.1007/s12239-018-0031-2
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Long RS, 2009, IEEE I C EMBED SOFTW, P138, DOI 10.1109/ICESS.2009.63
   Mok AK, 1997, IEEE T SOFTWARE ENG, V23, P635, DOI 10.1109/32.637146
   Monot A, 2012, IEEE T IND ELECTRON, V59, P3934, DOI 10.1109/TIE.2012.2185913
   Wozniak E., 2013, 2013 IEEE 18 C EM TE, P1
   Zeng H., 2012, P 2012 IEEE 17 INT C, P1
   Zhang M, 2011, P IEEE RAP SYST PROT, P23, DOI 10.1109/RSP.2011.5929971
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
NR 16
TC 4
Z9 4
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101800
DI 10.1016/j.sysarc.2020.101800
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Martinez, J
   Dasari, D
   Hamann, A
   Sañudo, I
   Bertogna, M
AF Martinez, Jorge
   Dasari, Dakshina
   Hamann, Arne
   Sanudo, Ignacio
   Bertogna, Marko
TI Exact response time analysis of fixed priority systems based on sporadic
   servers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB Real-time servers have been widely explored in the scheduling literature to predictably execute aperiodic activities, as well as to allow hierarchical scheduling settings. As they facilitate timing isolation between different software components, there is a renewed interest for the adoption of fixed priority real-time servers in the automotive domain, as a way to implement more efficient reservation mechanisms than TDMA-based methods. In this paper, we focus on the Sporadic Server, which is the only fixed priority server supported by the POSIX standard. Despite its popularity, we realized that only sufficient schedulability conditions exist for real-time systems scheduled with a Sporadic Server. Thus, we develop a formal characterization of an exact response time analysis for fixed priority systems based on Sporadic Servers in a multi-level scheduling setting under preemptive scheduling. We then provide an experimental characterization of the schedulabilty improvement that can be obtained with respect to existing sufficient schedulability tests, proving the effectiveness of the proposed exact analysis.
C1 [Dasari, Dakshina; Hamann, Arne] Robert Bosch GmbH, Stuttgart, Germany.
   [Martinez, Jorge; Bertogna, Marko] Univ Modena & Reggio Emilia, Modena, Italy.
   [Sanudo, Ignacio] Univ Modena & Reggio Emilia, High Performance Real Time Lab, Modena, Italy.
C3 Bosch; Universita di Modena e Reggio Emilia; Universita di Modena e
   Reggio Emilia
RP Martinez, J (corresponding author), Univ Modena & Reggio Emilia, Modena, Italy.
EM jorgeluis.martinezgarcia@unimore.it; dakshina.dasari@de.bosch.com;
   arne.hamann@de.bosch.com; ignacio.sanudoolmedo@unimore.it;
   marko.bertogna@unimore.it
RI Bertogna, Marko/E-8966-2012
CR Almeida L., 2004, Proceedings of the 4th ACM international Conference on Embedded Software, P95, DOI DOI 10.1145/1017753.1017772
   [Anonymous], 2011, SCHEDULING LOCKING M, DOI DOI 10.1007/0-306-47055-1_10
   [Anonymous], 2010, P 2010 ACM S APPL CO
   Balbastre P, 2009, IEEE INT CONF EMBED, P315, DOI 10.1109/RTCSA.2009.40
   Beckert M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126559
   Bernat G., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P68, DOI 10.1109/REAL.1999.818829
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Davis RI, 2005, REAL TIM SYST SYMP P, P389
   Deng Z, 1997, REAL TIM SYST SYMP P, P308, DOI 10.1109/REAL.1997.641292
   Hamann A, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273927
   Kato S, 2008, EUC 2008: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING, VOL 1, MAIN CONFERENCE, P82, DOI 10.1109/EUC.2008.28
   Kumar P, 2011, IEEE INT CONF EMBED, P251, DOI 10.1109/RTCSA.2011.80
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Saewong S, 2002, EUROMICRO, P173
   Sisu Xi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P39
   Sprunt B., 1990, THESIS
   Stanovich Mark, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P35, DOI 10.1109/RTAS.2010.34
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Tei-Wei Kuo, 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P256, DOI 10.1109/REAL.1999.818851
NR 20
TC 7
Z9 8
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101836
DI 10.1016/j.sysarc.2020.101836
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400015
DA 2024-07-18
ER

PT J
AU Jiang, SH
   Li, JJ
   Gong, SJ
   Yan, JC
   Yan, GH
   Sun, Y
   Li, XW
AF Jiang, Shuhao
   Li, Jiajun
   Gong, Shijun
   Yan, Junchao
   Yan, Guihai
   Sun, Yi
   Li, Xiaowei
TI BZIP: A compact data memory system for UTXO-based blockchains
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE UTXO; Blockchain; Data Compression; IoT
AB Unspent Transaction Output (UTXO) set is the foundational model used in many blockchain systems to represent assets. The benefits of UTXO representation include parallel processing, privacy, etc. However, the increasing size of UTXO set is degrading the access performance and severely brings down the validation speed of blockchain further, especially in resource-constrained scenerios, such as IoT. In this paper, we present a memory-economical storage system for UTXO-based blockchain. Based on the inherent properties of UTXO set, we propose two loss-less compression techniques to reduce the memory space occupied by UTXO set. Besides, the database related operations are adapted to make the proposed mechanism easily applied in current blockchain system. Taking Bitcoin as the object of study, our mechanism can deliver 2.9-4.5x memory reduction and orders of magnitude validation speed improvement in resource-constrained situations. This compact system will improve validation performance and extend applied scope of blockchains.
C1 [Jiang, Shuhao; Li, Jiajun; Gong, Shijun; Yan, Junchao; Yan, Guihai; Sun, Yi; Li, Xiaowei] Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China.
   [Jiang, Shuhao; Li, Jiajun; Gong, Shijun; Yan, Junchao; Yan, Guihai; Sun, Yi; Li, Xiaowei] Univ Chinese Acad Sci, Beijing, Peoples R China.
   [Jiang, Shuhao; Li, Jiajun; Gong, Shijun; Yan, Junchao; Yan, Guihai] YUSUR Technol Co Ltd, Jinhua, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Jiang, SH (corresponding author), Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China.; Jiang, SH (corresponding author), Univ Chinese Acad Sci, Beijing, Peoples R China.; Jiang, SH (corresponding author), YUSUR Technol Co Ltd, Jinhua, Peoples R China.
EM jiangshuhao@ict.ac.cn; lijiajun@ict.ac.cn; gongshijun@ict.ac.cn;
   yanjunchao@ict.ac.cn; yan@ict.ac.cn; sunyi@ict.ac.cn; lxw@ict.ac.cn
RI Sun, Yi/KJM-4280-2024; Li, Xiaowei/L-7446-2019
OI Li, Xiaowei/0000-0002-0874-814X
FU National Natural Science Foundation of China [61532017, 61572470,
   61432017, 61521092, 61376043]; Youth Innovation Promotion Association,
   CAS [Y404441000]
FX This work is supported by the National Natural Science Foundation of
   China under Grant Nos. 61532017, 61572470, 61432017, 61521092, 61376043,
   and in part by Youth Innovation Promotion Association, CAS under grant
   No.Y404441000. The corresponding authors are Guihai Yan and Xiaowei Li.
CR Androulaki E, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190538
   Bonneau J, 2015, P IEEE S SECUR PRIV, P104, DOI 10.1109/SP.2015.14
   Cachin C., 2016, P WORKSH DISTR CRYPT, V310, P1, DOI DOI 10.4230/LIPICS.OPODIS.2016.24
   Christidis K, 2016, IEEE ACCESS, V4, P2292, DOI 10.1109/ACCESS.2016.2566339
   Conti M, 2018, IEEE COMMUN SURV TUT, V20, P3416, DOI 10.1109/COMST.2018.2842460
   Croman K, 2016, LECT NOTES COMPUT SC, V9604, P106, DOI 10.1007/978-3-662-53357-4_8
   Delgado-Segura S., 2018, P 5 WORKSH BITC BLOC
   Gervais A., 2014, P 30 ANN COMP SEC AP, P326
   Ghemawat J.D. Sanjay, 2018, LEVELDB IS FAST KEY
   Keithley, 2019, KEITHL 2400 SOURC
   Kokoris-Kogias E, 2018, P IEEE S SECUR PRIV, P583, DOI 10.1109/SP.2018.000-5
   Luu L, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P17, DOI 10.1145/2976749.2978389
   Multichain, 2019, MULT PLATF
   Nakamoto S., 2018, BITCOIN CORE V0 16 2
   Nakamoto S, 2008, BITCOIN PEER TO PEER, DOI DOI 10.1007/S10838-008-9062-0
   Panarello A, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18082575
   PayPal, 2018, 2018 ANN M STOCKH PR
   Perez-Sola C., 2018, ANOTHER COIN BITES D
   Poon J., 2016, The bitcoin lightning network: Scalable off-chain instant payments
   Sakakibara Y., 2017, P 8 INT S HIGHL EFF, P1
   Samaniego M, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON COGNITIVE COMPUTING (ICCC 2017), P9, DOI 10.1109/IEEE.ICCC.2017.9
   Shrestha A. K., 2017, P FUT TECHN C FTC VA, V266
   Dinh TTA, 2018, IEEE T KNOWL DATA EN, V30, P1366, DOI 10.1109/TKDE.2017.2781227
   Victor, 2019, VICT POW MET VC470
   Wood G., 2014, Ethereum project yellow paper, V151, P1
NR 25
TC 13
Z9 13
U1 3
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101809
DI 10.1016/j.sysarc.2020.101809
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500012
DA 2024-07-18
ER

PT J
AU Oveis-Gharan, M
   Khan, GN
AF Oveis-Gharan, Masoud
   Khan, Gul N.
TI Reconfigurable on-chip interconnection networks for high performance
   embedded SoC design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable on-chip networks; NoC router; Router and switch layers;
   High-performance NoCs; Network architecture and design
ID CONFIGURATION; NOC
AB System on Chip (SoC) based embedded devices are providing key solutions to meet the demands of current and future high-performance embedded applications. These solutions become critical when the SoC IC designs are affected by the limitation of sub nanometer technologies that cannot be shrunk further. Network on Chip (NoC) is a scalable communication system that can provide efficient solutions for on-chip interconnection problems of SoCs such as re-configurability for multiple embedded applications. Most of the reconfigurable NoCs presented in the past improve performance of SoC at the expense of higher power and additional hardware. In this paper, we present a novel high-performance re-configurable NoC architecture that can improve the performance along with similar or improved power requirements of the system for different SoC applications. The proposed NoC architecture can also be considered as a hard IP for future partially configurable FPGA devices. Simulation and experimental results of our approach are compared with the recent on-chip interconnection approaches that supports our claim.
C1 [Oveis-Gharan, Masoud; Khan, Gul N.] Ryerson Univ, Dept Elect Comp & Biomed Engn, 350 Victoria St, Toronto, ON M5B 2K3, Canada.
C3 Toronto Metropolitan University
RP Khan, GN (corresponding author), Ryerson Univ, Dept Elect Comp & Biomed Engn, 350 Victoria St, Toronto, ON M5B 2K3, Canada.
EM gnkhan@ee.ryerson.ca
RI Khan, Gul N/E-4250-2015; Khan, Gul N/JNS-6922-2023
OI Khan, Gul N/0000-0003-3169-5952; 
FU NSERC Canada [DG-201904638]; CMC Canada; Ryerson University Faculty of
   Engineering and Architectural Science Dean's Research Fund (DRF)
FX This research is partly supported by NSERC Canada grant DG-201904638, an
   equipment grant from CMC Canada, and the Ryerson University Faculty of
   Engineering and Architectural Science Dean's Research Fund (DRF).
CR Abdelfattah MS, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P95, DOI 10.1109/FPT.2012.6412118
   Abdelfattah MohamedS., 2013, Field Programmable Logic and Applications, IEEE international conference on, P1
   [Anonymous], THESIS
   [Anonymous], 2003, Principles and practices of interconnection networks
   Arora A, 2015, IEEE T PARALL DISTR, V26, P2465, DOI 10.1109/TPDS.2014.2358231
   Bohnenstiehl B, 2017, IEEE J SOLID-ST CIRC, V52, P891, DOI 10.1109/JSSC.2016.2638459
   Chen CHO, 2013, DES AUT TEST EUROPE, P338
   Chen XM, 2016, IEEE T VLSI SYST, V24, P3013, DOI 10.1109/TVLSI.2016.2538284
   Chen YL, 2018, INT J EMBED SYST, V10, P526, DOI 10.1504/IJES.2018.095756
   Cheng Y. L., 2018, NOBLE PRECIOUS METAL, DOI DOI 10.5772/INTECHOPEN.72396
   Concer N, 2010, IEEE T COMPUT AID D, V29, P869, DOI 10.1109/TCAD.2010.2048592
   Dumitriu V, 2009, IEEE T VLSI SYST, V17, P1433, DOI 10.1109/TVLSI.2008.2004592
   Fattah M, 2010, IEEE COMP SOC ANN, P333, DOI 10.1109/ISVLSI.2010.44
   Firuzan A, 2018, INT SYMP NETW CHIP
   Gharan MO, 2014, PROCEDIA COMPUT SCI, V34, P552, DOI 10.1016/j.procs.2014.07.069
   Joven J, 2013, IEEE T IND INFORM, V9, P1613, DOI 10.1109/TII.2012.2222035
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Martins M., 2015, P 2015 S INT S PHYS, P171, DOI [DOI 10.1145/2717764.2717783, 10.1145/2717764.2717783]
   Modarressi M, 2011, IEEE T VLSI SYST, V19, P2010, DOI 10.1109/TVLSI.2010.2066586
   Moller L., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P229, DOI 10.1109/FPL.2010.53
   Oveis-Gharan M, 2016, 2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), P96, DOI 10.1109/HPCSim.2016.7568321
   Oveis-Gharan M, 2016, IEEE T VLSI SYST, V24, P465, DOI 10.1109/TVLSI.2015.2405933
   Sahu PK, 2014, J SYST ARCHITECT, V60, P562, DOI 10.1016/j.sysarc.2014.04.004
   Said M, 2017, 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P149, DOI 10.1109/SOCC.2017.8226026
   SarbaziAzad H., 2013, LARGE SCALE NETWORK
   Stensgaard Mikkel B., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P55, DOI 10.1109/NOCS.2008.4492725
   Stuart MB, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/2043662.2043669
   Suvorova E, 2016, 2016 18TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION AND SEMINAR ON INFORMATION SECURITY AND PROTECTION OF INFORMATION TECHNOLOGY (FRUCT-ISPIT), P335, DOI 10.1109/FRUCT-ISPIT.2016.7561547
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Wang HS, 2005, DES AUT TEST EUROPE, P1238
   Zhang Z, 2014, IEEE T VLSI SYST, V22, P1364, DOI 10.1109/TVLSI.2013.2271697
NR 31
TC 8
Z9 8
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2020
VL 106
AR 101711
DI 10.1016/j.sysarc.2020.101711
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LK7CN
UT WOS:000531020300006
DA 2024-07-18
ER

PT J
AU Real, J
   Sáez, S
   Crespo, A
AF Real, Jorge
   Saez, Sergio
   Crespo, Alfons
TI A hierarchical architecture for time- and event-triggered real-time
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Time-triggered scheduling; Ravenscar tasking profile;
   High-integrity systems; Embedded systems
AB This paper proposes an architecture for combining the execution of time- and event-triggered real-time task sets. This makes it possible for the designer to choose the most appropriate mechanism depending on the role and nature of each task in the system. The proposed architecture allows one to choose the priority levels at which time- and event-triggered tasks are executed. This gives the designer an additional degree of freedom to make compromise decisions upon contradicting timing requirements, such as granting reduced jitter and at the same time providing prompt service to non-periodic events, for example. The proposed model is accompanied with a Ravenscar implementation of the time-triggered scheduler and a library of utilities for specifying time-triggered schedules and reusing time-triggered task patterns.
C1 [Real, Jorge; Crespo, Alfons] Univ Politecn Valencia, Inst Automat & Informat Ind, Cami de Vera S-N, E-46022 Valencia, Spain.
   [Saez, Sergio] Univ Politecn Valencia, Inst Tecnol Informat, Cami de Vera S-N, E-46022 Valencia, Spain.
C3 Universitat Politecnica de Valencia; Universitat Politecnica de Valencia
RP Real, J (corresponding author), Univ Politecn Valencia, Inst Automat & Informat Ind, Cami de Vera S-N, E-46022 Valencia, Spain.
EM jorge@disca.upv.es; ssaez@disca.upv.es; alfons@disca.upv.es
RI Sáez-Barona, Sergio/H-5903-2015; Crespo, Alfons/AAB-5709-2020; Real,
   Jorge/L-8268-2014
OI Crespo, Alfons/0000-0002-6606-7406; Real, Jorge/0000-0001-7636-6672
FU Spanish Government [TIN2017-86520-C3-1-R, PRECON-I4]; FEDER funds
   (AEI/FEDER, UE) [TIN2017-86520-C3-1-R, PRECON-I4]; European Commission
   project AQUAS (ECSEL-JU) [737475]
FX This work has been partly supported by Spanish Government and FEDER
   funds (AEI/FEDER, UE) under grant (TIN2017-86520-C3-1-R) (PRECON-I4);
   and by European Commission project AQUAS (ECSEL-JU, Contract 737475).
CR Albert A., 2004, P EMB WORLD NUR GERM, V17-19, P235
   [Anonymous], 2012, ISOIEC86522012E
   Baker T. P., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P120, DOI 10.1109/REAL.1988.51108
   Burns A., 2017, TECHNICAL REPORT
   Palencia JC, 2017, IEEE T PARALL DISTR, V28, P2017, DOI 10.1109/TPDS.2016.2642960
   Isovic D, 2009, REAL-TIME SYST, V43, P296, DOI 10.1007/s11241-009-9088-3
   KOPETZ H, 1991, LECT NOTES COMPUT SC, V563, P87
   Real J, 2004, REAL-TIME SYST, V26, P161, DOI 10.1023/B:TIME.0000016129.97430.c6
   Real J, 2001, EUROMICRO, P3, DOI 10.1109/EMRTS.2001.933989
   Real J., 2018, LECT NOTES COMPUTER, V10873
   Real J, 2016, LECT NOTES COMPUT SC, V9695, P195, DOI 10.1007/978-3-319-39083-3_13
NR 11
TC 1
Z9 1
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2019
VL 101
AR 101652
DI 10.1016/j.sysarc.2019.101652
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JW2NK
UT WOS:000502894200009
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Qian, JM
   Li, J
   Ma, RH
   Lin, LW
   Guan, HB
AF Qian, Jianmin
   Li, Jian
   Ma, Ruhui
   Lin, Liwei
   Guan, Haibing
TI LG-RAM: Load-aware global resource affinity management for virtualized
   multicore systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Virtualization; Resource management; NUMA Optimization
ID NUMA; PLACEMENT
AB Server consolidation and virtualization technologies enable multiple end-users to share a single physical server, substantially improving hardware utilization and reducing energy consumption. However, as modern multicore server architectures shift to non-uniform memory access (NUMA), the complex interplay between data access affinity and shared resource overhead continues to pose challenges to consolidation efficiency. In this paper, we first systematically characterize the performance impacts of server consolidation on NUMA systems with various cloud applications. We find that the virtual machine (VM) memory and network I/O access could both affect the cloud applications performance. Moreover, as consolidation density continues to grow, conventional approaches cannot manage the system loads and thus result in overall system performance degradation. Motivated by these two findings, we then propose a load-aware global resource affinity management framework (LG-RAM) that aims to optimize VM consolidation performance on NUMA systems. LG-RAM consists of three components: the VM resource access monitor quantifies the VM resource access behaviors, the shared resource load detector models the load on shared hardware resources, and the VM resource scheduler makes the scheduling decision according to the information from the above two components. Our evaluations on the two different systems indicate that, compared with state-of-the-art approaches, LG-RAM can exhibit an average throughput improvement of 41.5% and 54.2% on Intel and AMD NUMA machines, respectively. Additionally, LG-RAM only incurs an extra CPU usage of no more than 7% on average when consolidating 32 VMs.
C1 [Qian, Jianmin; Li, Jian; Ma, Ruhui; Lin, Liwei; Guan, Haibing] Shanghai Jiao Tong Univ, Shanghai Key Lab Scalable Comp & Syst, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Li, J (corresponding author), Shanghai Jiao Tong Univ, Shanghai Key Lab Scalable Comp & Syst, Shanghai, Peoples R China.
EM li-jian@sjtu.edu.cn
RI Lin, L/HKO-8213-2023; zhang, cl/JDW-6549-2023; TIAN, YI/KHU-9704-2024;
   LU, LU/JEZ-4760-2023; guan, haibing/G-8142-2011; l, j/HNC-5728-2023;
   Wang, Zejun/KBB-8454-2024; Li, Jiaxi/HTS-3430-2023; Yan,
   Jun/IXD-7801-2023; wang, jiahui/IXD-1197-2023; l, j/JVZ-8480-2024; L,
   J/JEF-9564-2023
OI guan, haibing/0000-0002-4714-7400; Li, Jiaxi/0000-0002-8197-8590; 
FU National Key Research and Development Program of China [2016YFB1000502]
FX This work was supported by the National Key Research and Development
   Program of China (2016YFB1000502).
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P336, DOI 10.1145/2749469.2750385
   [Anonymous], HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA), DOI DOI 10.1109/HPCA.2010.5416637
   [Anonymous], 2017, NUMAD NUMAD LINUX SY
   [Anonymous], 2018, NETPERF NETPERF BENC
   [Anonymous], 2018, AZURE
   [Anonymous], 2018, EC2 ELASTIC COMPUTER
   Banerjee A, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P10, DOI 10.1109/HOTI.2015.17
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bui B, 2019, PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), DOI 10.1145/3302424.3303960
   Chen XZ, 2016, J SYST ARCHITECT, V68, P51, DOI 10.1016/j.sysarc.2016.05.004
   Cheng YX, 2017, J SYST ARCHITECT, V72, P42, DOI 10.1016/j.sysarc.2016.06.006
   Cooper Brian F., 2010, P 1 ACM S CLOUD COMP, P143, DOI [DOI 10.1145/1807128.1807152, 10.1145/1807128.1807152]
   Corbet J., 2012, AutoNUMA: the other approach to NUMA scheduling
   Dashti M, 2013, ACM SIGPLAN NOTICES, V48, P381, DOI 10.1145/2499368.2451157
   Diener M, 2014, INT CONFER PARA, P277, DOI 10.1145/2628071.2628085
   Funston J, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P281
   Gaud F, 2015, COMMUN ACM, V58, P59, DOI 10.1145/2814328
   Hu YZ, 2016, MATH PROBL ENG, V2016, DOI 10.1155/2016/8972764
   Jablkowski B, 2017, J SYST ARCHITECT, V73, P17, DOI 10.1016/j.sysarc.2016.11.001
   Lepers B., 2015, 2015 USENIX ANN TECH, P277
   Li T, 2013, PROC INT CONF PARAL, P369, DOI 10.1109/ICPP.2013.46
   Li X, 2018, IEEE T PARALL DISTR, V29, P1317, DOI 10.1109/TPDS.2017.2688445
   Llanos D. R., 2006, Proceedings. 20th International Parallel and Distributed Processing Symposium (IEEE Cat. No.06TH8860)
   Lozi JP, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901326
   Psaroudakis I, 2016, PROC VLDB ENDOW, V10, P37
   Qian JM, 2018, PR IEEE COMP DESIGN, P573, DOI 10.1109/ICCD.2018.00092
   Qian JM, 2018, DES AUT TEST EUROPE, P177, DOI 10.23919/DATE.2018.8341999
   Rao J, 2013, INT S HIGH PERF COMP, P306, DOI 10.1109/HPCA.2013.6522328
   Ribeiro RT, 2010, HANDBOOK OF PHARYNGEAL DISEASES: ETIOLOGY, DIAGNOSIS AND TREATMENT, P1
   Ruan WJ, 2014, ACM SIGPLAN NOTICES, V49, P399, DOI 10.1145/2541940.2541960
   Shen HY, 2017, IEEE ACM T NETWORK, V25, P3836, DOI 10.1109/TNET.2017.2759276
   Tang LJ, 2013, INT S HIGH PERF COMP, P188, DOI 10.1109/HPCA.2013.6522318
   Van Aken D, 2015, SIGMOD'15: PROCEEDINGS OF THE 2015 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1069, DOI 10.1145/2723372.2735354
   Voron G, 2017, PROCEEDINGS OF THE TWELFTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS 2017), P453, DOI 10.1145/3064176.3064196
   Wu S, 2016, IEEE INT C CL COMP, P70, DOI 10.1109/CLUSTER.2016.60
   X. Community, 2018, X COMMUNITY XEN NUMA
NR 36
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 114
EP 125
DI 10.1016/j.sysarc.2019.06.007
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300010
DA 2024-07-18
ER

PT J
AU Din, FU
   Ahmad, A
   Ullah, H
   Khan, A
   Umer, T
   Wan, SH
AF Din, Faheem Ud
   Ahmad, Ayaz
   Ullah, Hameed
   Khan, Aimal
   Umer, Tariq
   Wan, Shaohua
TI Efficient sizing and placement of distributed generators in
   cyber-physical power systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distribution system; Distributed generation; Reconfiguration; Graph
   theory; Genetic algorithm
ID DISTRIBUTION NETWORK RECONFIGURATION; HARMONIC-ANALYSIS METHOD; GENETIC
   ALGORITHM; LOSS MINIMIZATION; ALLOCATION
AB Now days, distribution system has experienced numerous significant changes due to the implementation of smart grid technology and integration of distributed and renewable energy resources. Optimal integration of distributed generators and reconfiguration of the radial network have overall positive impacts on the power system. In this paper our aim is to minimize line losses and total harmonic distortion (THD), and to improve the voltage profile of the system by optimal placement and sizing of distributed generators and optimal reconfiguration of the network simultaneously. The impact of total harmonic distortion on power factor is also evaluated in this paper. Genetic algorithm is used as a solving tool to find optimal size of distributed generators and optimal reconfiguration of the network in a varying load environment. Placement buses for distributed generators are found by sensitivity analysis of the network. Fast harmonic load flow analysis and forward/backward sweep methods based on bus current injection to branch current (BIBC) matrix and branch current to bus voltage (BCBV) matrix are developed according to the network topology. The methodology is executed on IEEE-33 bus radial distribution system and the results shows its effectiveness.
C1 [Din, Faheem Ud; Ahmad, Ayaz; Ullah, Hameed] COMSATS Univ Islamabad, Dept Elect & Comp Engn, Wah Campus, Wah Cantt, Pakistan.
   [Khan, Aimal] NUST, Dept Comp Engn, Islamabad, Pakistan.
   [Umer, Tariq] COMSATS Univ Islamabad, Dept Comp Sci, Wah Campus, Wah Cantt, Pakistan.
   [Wan, Shaohua] Zhongnan Univ Econ & Law, Sch Informat & Safety Engn, Wuhan 430073, Hubei, Peoples R China.
C3 COMSATS University Islamabad (CUI); National University of Sciences &
   Technology - Pakistan; COMSATS University Islamabad (CUI); Zhongnan
   University of Economics & Law
RP Wan, SH (corresponding author), Zhongnan Univ Econ & Law, Sch Informat & Safety Engn, Wuhan 430073, Hubei, Peoples R China.
EM engineerfaheemkhan2013@outlook.com; ayaz.uet@gmail.com;
   engr.hameed22@gmail.com; aimalkhan.eme@gmail.com; t_umer@yahoo.com;
   shaohua.wan@ieee.org
RI Umer, Dr Tariq/AAZ-1887-2020; Ahmad, Ayaz/AAD-1559-2021; Wan,
   Shaohua/B-9243-2014
OI Umer, Dr Tariq/0000-0002-3333-8142; Wan, Shaohua/0000-0001-7013-9081;
   Ahmad, Ayaz/0000-0002-2253-6004
CR Ali ES, 2017, RENEW ENERG, V101, P1311, DOI 10.1016/j.renene.2016.09.023
   Alinejad-Beromi Y, 2007, 2007 42ND INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE, VOLS 1-3, P954, DOI 10.1109/UPEC.2007.4469077
   Alsaadi A., 2009, PROC WASET, V25, P1
   Ardakani A. J., 2007, SITING SIZING DISTRI, P1
   Chu D, 2018, IOP C SER EARTH ENV, V113, DOI 10.1088/1755-1315/113/1/012009
   CIVANLAR S, 1988, IEEE T POWER DELIVER, V3, P1217, DOI 10.1109/61.193906
   Das D, 2006, IEEE T POWER DELIVER, V21, P202, DOI 10.1109/TPWRD.2005.852335
   Braz HDD, 2011, IEEE T POWER SYST, V26, P582, DOI 10.1109/TPWRS.2010.2059051
   El-Khattam W, 2004, IEEE T POWER SYST, V19, P1674, DOI 10.1109/TPWRS.2004.831699
   Esmaeilian HR, 2015, IEEE SYST J, V9, P1430, DOI 10.1109/JSYST.2014.2341579
   Falaghi H, 2007, 2007 IEEE LAUSANNE POWERTECH, VOLS 1-5, P555, DOI 10.1109/PCT.2007.4538377
   Golshan MEH, 2007, EUR T ELECTR POWER, V17, P219, DOI 10.1002/etep.130
   Grainger J. J., 2003, POWER SYSTEM ANAL
   Griffin T., 2000, Proceedings of the 33rd Annual Hawaii International Conference on Systems Sciences
   Jablkowski B, 2017, J SYST ARCHITECT, V73, P17, DOI 10.1016/j.sysarc.2016.11.001
   Manderscheid M, 2018, J SYST ARCHITECT, V88, P23, DOI 10.1016/j.sysarc.2018.05.004
   McDermott T. E., 1998, THESIS
   Merlin A, 1975, P 5 POW SYST COMP C, P1
   Nara K, 2001, 2001 IEEE POWER ENGINEERING SOCIETY WINTER MEETING, CONFERENCE PROCEEDINGS, VOLS 1-3, P918, DOI 10.1109/PESW.2001.916995
   NARA K, 1992, IEEE T POWER SYST, V7, P1044, DOI 10.1109/59.207317
   Parizad A., 2010, CCECE 2010 MAY 2 5 C, P1
   PEPONIS GJ, 1995, IEEE T POWER DELIVER, V10, P1338, DOI 10.1109/61.400914
   Prabha DR, 2016, AIN SHAMS ENG J, V7, P683, DOI 10.1016/j.asej.2015.05.014
   Rao RS, 2013, IEEE T POWER SYST, V28, P317, DOI 10.1109/TPWRS.2012.2197227
   Ritchie W.M, 1988, POWER TECHNOL INT, P191
   Scheinerman Edward R., 2008, Matgraph: AMATLAB toolbox for graph theory, P1
   SHIRMOHAMMADI D, 1989, IEEE T POWER DELIVER, V4, P1492, DOI 10.1109/61.25637
   Sun BL, 2016, J SYST ARCHITECT, V63, P48, DOI 10.1016/j.sysarc.2016.01.007
   Syahputra R., 2012, 2012 International Conference on Innovation Management and Technology Research, P316, DOI 10.1109/ICIMTR.2012.6236410
   Taher SA, 2014, AIN SHAMS ENG J, V5, P735, DOI 10.1016/j.asej.2014.03.009
   Teng JH, 2007, IEEE T POWER DELIVER, V22, P1665, DOI 10.1109/TPWRD.2007.899523
   Teng JH, 2014, ENERGIES, V7, P365, DOI 10.3390/en7010365
   Ulinuha A, 2011, IET GENER TRANSM DIS, V5, P425, DOI 10.1049/iet-gtd.2010.0168
   Vignolo M., 1990, POWER, V1930, P4
   Vose M.D., 1999, COM ADAP SY
   Wang CS, 2004, IEEE T POWER SYST, V19, P2068, DOI 10.1109/TPWRS.2004.836189
   WHITLEY D, 1994, STAT COMPUT, V4, P65, DOI 10.1007/BF00175354
   Wu YK, 2010, IEEE T POWER DELIVER, V25, P1678, DOI 10.1109/TPWRD.2010.2046339
   Xie Y, 2017, J SYST ARCHITECT, V81, P101, DOI 10.1016/j.sysarc.2017.10.008
   Yang L, 2008, 2008 THIRD INTERNATIONAL CONFERENCE ON ELECTRIC UTILITY DEREGULATION AND RESTRUCTURING AND POWER TECHNOLOGIES, VOLS 1-6, P662
   Zhao QL, 2014, IEEE EMBED SYST LETT, V6, P8, DOI 10.1109/LES.2013.2273352
   Zhou ZY, 2018, IEEE T IND INFORM, V14, P2705, DOI 10.1109/TII.2018.2794320
   Zhu JZ, 2002, ELECTR POW SYST RES, V62, P37, DOI 10.1016/S0378-7796(02)00041-X
   Zidan A.R., 2012, P 16 INT WATER TECHN, P1
NR 44
TC 25
Z9 25
U1 2
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 197
EP 207
DI 10.1016/j.sysarc.2018.12.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500017
DA 2024-07-18
ER

PT J
AU Li, L
   Sau, C
   Fanni, T
   Li, JG
   Viitanen, T
   Christophe, F
   Palumbo, F
   Raffo, L
   Huttunen, H
   Takala, J
   Bhattacharyya, SS
AF Li, Lin
   Sau, Carlo
   Fanni, Tiziana
   Li, Jingui
   Viitanen, Timo
   Christophe, Francois
   Palumbo, Francesca
   Raffo, Luigi
   Huttunen, Heikki
   Takala, Jarmo
   Bhattacharyya, Shuvra S.
TI An integrated hardware/software design methodology for signal processing
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dataflow; Model-based design; Hardware/software co-design; Low power
   techniques; Deep learning; Signal processing systems
ID DATA-FLOW
AB This paper presents a new methodology for design and implementation of signal processing systems on system-on chip (SoC) platforms. The methodology is centered on the use of lightweight application programming interfaces for applying principles of dataflow design at different layers of abstraction. The development processes integrated in our approach are software implementation, hardware implementation, hardware-software co-design, and optimized application mapping. The proposed methodology facilitates development and integration of signal processing hardware and software modules that involve heterogeneous programming languages and platforms. As a demonstration of the proposed design framework, we present a dataflow-based deep neural network (DNN) implementation for vehicle classification that is streamlined for real-time operation on embedded SoC devices. Using the proposed methodology, we apply and integrate a variety of dataflow graph optimizations that are important for efficient mapping of the DNN system into a resource constrained implementation that involves cooperating multicore CPUs and field-programmable gate array subsystems. Through experiments, we demonstrate the flexibility and effectiveness with which different design transformations can be applied and integrated across multiple scales of the targeted computing system.
C1 [Li, Lin; Bhattacharyya, Shuvra S.] Univ Maryland, ECE Dept, College Pk, MD 20742 USA.
   [Sau, Carlo; Fanni, Tiziana; Raffo, Luigi] Univ Cagliari, Dept Elect & Elect Engn, Cagliari, Italy.
   [Li, Jingui; Viitanen, Timo; Huttunen, Heikki; Takala, Jarmo; Bhattacharyya, Shuvra S.] Tampere Univ, Tampere, Finland.
   [Palumbo, Francesca] Univ Sassari, PolComIng Informat Engn Unit, Sassari, Italy.
   [Christophe, Francois] Univ Helsinki, Dept Comp Sci, Helsinki, Finland.
C3 University System of Maryland; University of Maryland College Park;
   University of Cagliari; Tampere University; University of Sassari;
   University of Helsinki
RP Li, L (corresponding author), Univ Maryland, ECE Dept, College Pk, MD 20742 USA.
EM lli12311@umd.edu; carlo.sau@diee.unica.it; tiziana.fanni@diee.unica.it;
   jingui.li@tuni.fi; timo.2.viitanen@tuni.fi;
   francois.christophe@helsinki.fi; fpalumbo@uniss.it; raffo@unica.it;
   heikki.huttunen@tuni.fi; jarmo.takala@tuni.fi; ssb@umd.edu
RI Palumbo, Francesca/P-8648-2014; Christophe, Francois
   Michel/JZT-2184-2024; RAFFO, LUIGI/E-9713-2012; Takala,
   Jarmo/G-4321-2014
OI Palumbo, Francesca/0000-0002-6155-1979; Christophe, Francois
   Michel/0000-0002-4337-3291; RAFFO, LUIGI/0000-0001-9683-009X; Takala,
   Jarmo/0000-0003-0097-1010; Viitanen, Timo/0000-0003-1082-9587; Huttunen,
   Heikki/0000-0002-6571-0797; Fanni, Tiziana/0000-0002-4301-6497; Sau,
   Carlo/0000-0003-0436-2706; Bhattacharyya, Shuvra/0000-0001-7719-1106
FU Business Finland (FiDiPro project) [StreamPro1846/31/2014]; US National
   Science Foundation [CNS1514425]; H2020 Program CERBERO Project [732105];
   H2020 Program ALOHA Project [780788]; H2020 Program FitOptiVis Project
   [783162]; Sardinian Regional Project PROSSIMO (POR FESR 2014/20-ASSE I)
FX This research was supported in part by Business Finland (FiDiPro project
   StreamPro1846/31/2014); US National Science Foundation (CNS1514425);
   H2020 Program CERBERO (# 732105), ALOHA (# 780788), FitOptiVis (#
   783162) Projects; and the Sardinian Regional Project PROSSIMO (POR FESR
   2014/20-ASSE I).
CR [Anonymous], 2006, INT C APPL CONC SYST
   [Anonymous], P IEEE INT VEH S 201
   [Anonymous], EURASIP J APPL SIGNA
   [Anonymous], 2013, EMBEDDED SYSTEMS DES
   [Anonymous], 2013, P 21 ACM INT C MULT, DOI DOI 10.1145/2502081.2502231
   [Anonymous], 2016, COGNITIVE RADIO ORIE
   [Anonymous], 2014, P 2014 C DESIGN ARCH
   [Anonymous], P IEEE C COMP VIS PA
   [Anonymous], 2010, Proceedings of the Wireless Innovation Conference and Product Exposition
   [Anonymous], J VLSI SIGNAL PROCES
   [Anonymous], 1993, P INT C AC SPEECH SI
   [Anonymous], EURASIP J EMBED SYST
   Bezati E., 2014, Proceedings of the IEEE Electronic System Level Synthesis Conference ESLsyn, P1
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Bhattacharyya S.S., 2013, Handbook of Signal Processing Systems, Vsecond
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Brunet SC, 2013, CONF REC ASILOMAR C, P1796, DOI 10.1109/ACSSC.2013.6810611
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Desnos K, 2015, INT CONF ACOUST SPEE, P1111, DOI 10.1109/ICASSP.2015.7178142
   Eker J, 2012, CONF REC ASILOMAR C, P1120, DOI 10.1109/ACSSC.2012.6489194
   Fanni T, 2016, PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), P384, DOI 10.1145/2903150.2911713
   Fanni T, 2017, J SYST ARCHITECT, V78, P15, DOI 10.1016/j.sysarc.2017.06.003
   Ha S., 2017, Handbook of Hardware/Software Codesign
   Koch H.-J., 2006, The userspace i/o howto
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Li L, 2017, IEEE INT CONF ASAP, P170, DOI 10.1109/ASAP.2017.7995275
   Li L, 2016, CONF DESIGN ARCHIT, P82, DOI 10.1109/DASIP.2016.7853801
   Lin S., 2017, Handbook of Hardware/Software Codesign, P1
   Lin SX, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3157669
   Lin Shuoxin., 2016, Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems, P20
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Murthy PK, 2001, IEEE T COMPUT AID D, V20, P177, DOI 10.1109/43.908427
   Palumbo F, 2017, J SIGNAL PROCESS SYS, V87, P81, DOI 10.1007/s11265-016-1106-9
   Pelcat M, 2009, DES AUT TEST EUROPE, P1552
   Plishker W, 2008, LECT NOTES COMPUT SC, V5114, P157, DOI 10.1007/978-3-540-70550-5_18
   Sau C, 2016, J SIGNAL PROCESS SYS, V85, P143, DOI 10.1007/s11265-015-1026-0
   Silva J, 2015, IEEE EMBED SYST LETT, V7, P31, DOI 10.1109/LES.2015.2399656
   Simonyan K., 2014, Very Deep Convolutional Networks for Large-Scale Image Recognition
   Xie RJ, 2016, EUR SIGNAL PR CONF, P1862, DOI 10.1109/EUSIPCO.2016.7760571
NR 40
TC 15
Z9 16
U1 3
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2019
VL 93
BP 1
EP 19
DI 10.1016/j.sysarc.2018.12.010
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN3IN
UT WOS:000460077100001
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Lemaitre, F
   Couturier, B
   Lacassagne, L
AF Lemaitre, Florian
   Couturier, Benjamin
   Lacassagne, Lionel
TI Cholesky factorization on <i>SIMD</i> multi-core architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB Many linear algebra libraries, such as the Intel MKL, Magma or Eigen, provide fast Cholesky factorization. These libraries are suited for big matrices but perform slowly on small ones. Even though State-of-the Art studies begin to take an interest in small matrices, they usually feature a few hundreds rows. Fields like Computer Vision or High Energy Physics use tiny matrices. In this paper we show that it is possible to speed up the Cholesky factorization for tiny matrices by grouping them in batches and using highly specialized code. We provide High Level Transformations that accelerate the factorization for current multi-core and many-core SIMD architectures (SSE, AVX2, KNC, AVX512, Neon, Altivec). We focus on the fact that, on some architectures, compilers are unable to vectorize and on other architectures, vectorizing compilers are not efficient. Thus hand-made SIMDization is mandatory. We achieve with these transformations combined with SIMD a speedup from x 14 to x 28 for the whole resolution in single precision compared to the naive code on a AVX2 machine and a speedup from x 6 to x 14 on double precision, both with a strong scalability. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Lemaitre, Florian; Couturier, Benjamin] CERN, LHCb Collaborat, Geneva, Switzerland.
   [Lemaitre, Florian; Lacassagne, Lionel] UPMC Univ Paris 06, Sorbonne Univ, CNRS, UMR 7606,LIP6, Paris, France.
C3 European Organization for Nuclear Research (CERN); Sorbonne Universite;
   Centre National de la Recherche Scientifique (CNRS)
RP Lemaitre, F (corresponding author), CERN, LHCb Collaborat, Geneva, Switzerland.
EM florian.lemaitre@cern.ch; ben.couturier@cern.ch;
   lionel.lacassagne@lip6.fr
OI Couturier, Benjamin/0000-0001-6749-1033
CR [Anonymous], 2003, Technical report
   [Anonymous], 2001, OPTIMIZING COMPILERS
   [Anonymous], 2016, Instruction tables: Lists of instruction latencies, through-puts and micro-operation breakdowns for Intel, AMD and VIA CPUs
   Balasubramanian K., 1999, INTEL TECHNOL J, VQ2
   Beymer D, 1997, PROC CVPR IEEE, P495, DOI 10.1109/CVPR.1997.609371
   Dong TX, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P157, DOI 10.1109/HPCC.2014.30
   Dong TX, 2014, PROC INT CONF PARAL, P432, DOI 10.1109/ICPP.2014.52
   FRUHWIRTH R, 1987, NUCL INSTRUM METH A, V262, P444, DOI 10.1016/0168-9002(87)90887-4
   Guennebaud G., 2016, EIGEN V3
   Higham N.J., 2002, ACCURACY STABILITY N, V2nd ed.
   Higham NJ, 2009, WILEY INTERDISCIP RE, V1, P251, DOI 10.1002/wics.18
   Iliffe John K., 1961, ANN REV AUTOMATIC PR, V2, P1, DOI [10.1016/S0066-4138(61)80002-5, DOI 10.1016/S0066-4138(61)80002-5]
   Lacassagne L., 2014, WORKSHOP PROGRAM MOD, P49, DOI DOI 10.1145/2568058.2568067.[65]O
   Masliah I, 2016, LECT NOTES COMPUT SC, V9833, P659, DOI 10.1007/978-3-319-43659-3_48
   Masliah I, 2015, IEEE TRUST BIG, P69, DOI 10.1109/Trustcom.2015.614
   Pan VY., 1966, RuMaS, V21, P105, DOI 10.1070/RM1966v021n01ABEH004147
   Romero Mier y Teran Andres, 2013, 2013 Conference on Design and Architectures for Signal and Image Processing (DASIP), P104
   Sebah P, 2001, TECHNICAL REPORT
   Shin J., 2011, SOFTWARE AUTOMATIC T, P353
   Soderquist P, 1996, ACM COMPUT SURV, V28, P518, DOI 10.1145/243439.243481
   Tian XM, 2015, SCI PROGRAMMING-NETH, V2015, DOI 10.1155/2015/269764
   Tomov S., MAGMA MATRIX ALGEBRA
NR 22
TC 7
Z9 7
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2017
VL 79
BP 1
EP 15
DI 10.1016/j.sysarc.2017.06.005
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH9MB
UT WOS:000411534800001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Niu, LW
   Zhu, DK
AF Niu, Linwei
   Zhu, Dakai
TI Reliability-aware scheduling for reducing system-wide energy consumption
   for weakly hard real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reliability; Real-time scheduling; System-wide energy; Weakly hard
ID DYNAMIC POWER MANAGEMENT; ERRORS
AB While energy consumption is the primary concern for the design of real-time embedded systems, reliability and Quality of Service (QoS) are becoming increasingly important in the development of today's pervasive computing systems. In this paper, we present a reliability-aware energy management (RAEM) scheme for reducing the energy consumption for weakly hard real-time systems with (m, k)-constraints, which requires that at least m out of any k consecutive jobs of a task meet their deadlines. In order to ensure the (m, k) -constraints while preserving the system reliability, we propose to partition the real-time jobs into mandatory and optional ones as well as to reserve recovery space for mandatory ones in an adaptive way. Moreover, efficient on-line scheduling techniques are proposed to reduce the system-wide energy, which is consumed not only by the processor but also by other peripheral devices at run-time. Through extensive simulations, our experiment results demonstrate that the proposed techniques can significantly outperform the previous research in reducing system-wide energy consumption for weakly hard real-time systems while preserving the system reliability. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Niu, Linwei] West Virginia State Univ, Dept Math & Comp Sci, Institute, WV 25112 USA.
   [Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX USA.
C3 West Virginia State University; University of Texas System; University
   of Texas at San Antonio (UTSA)
RP Niu, LW (corresponding author), West Virginia State Univ, Dept Math & Comp Sci, Institute, WV 25112 USA.
EM lniu@wvstateu.edu; dakai.zhu@utsa.edu
RI Zhu, Dakai/L-8034-2015
FU Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [1422709] Funding Source: National Science Foundation
CR AlEnawy T. A., 2005, RTSS
   [Anonymous], THESIS
   [Anonymous], RTSS
   BURNS A, 1995, IEEE T SOFTWARE ENG, V21, P475, DOI 10.1109/32.387477
   CASTILLO X, 1982, IEEE T COMPUT, V31, P658, DOI 10.1109/TC.1982.1676063
   Chen JJ, 2012, J INF SCI ENG, V28, P1073
   Chen Jian-Jia, 2007, ICCAD
   Cheng H, 2009, INT J EMBED SYST, V4, P141, DOI 10.1504/IJES.2009.027938
   Degalahal V, 2005, IEEE T VLSI SYST, V13, P1157, DOI 10.1109/TVLSI.2005.859474
   Devadas V, 2012, IEEE T COMPUT, V61, P31, DOI 10.1109/TC.2010.248
   Doherty L., 2001, International Journal of Parallel and Distributed Systems & Networks, V4, P121
   Duan LT, 2013, J SYST ARCHITECT, V59, P1375, DOI 10.1016/j.sysarc.2013.08.011
   Ernst D, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.85
   Han QS, 2014, REAL-TIME SYST, V50, P592, DOI 10.1007/s11241-014-9210-z
   Huang K, 2011, REAL-TIME SYST, V47, P163, DOI 10.1007/s11241-011-9115-z
   Huang K, 2009, IEEE DECIS CONTR P, P6224, DOI 10.1109/CDC.2009.5400034
   Huang K, 2009, REAL TIM SYST SYMP P, P23, DOI 10.1109/RTSS.2009.25
   Ishihara T., 1998, ISLPED
   Jejurikar R., 2005, DAC
   JEJURIKAR R, 2004, ISLPED
   Kim M, 2001, ACM SIGPLAN NOTICES, V36, P11, DOI 10.1145/384196.384202
   Kim N., 1996, RTSS
   KOREN G, 1995, RTSS
   Kwon WC, 2003, DES AUT CON, P125, DOI 10.1109/DAC.2003.1218855
   Li YF, 2006, IEEE INT C NETW SENS, P528
   Li Z, 2013, INT SYMP OBJECT COMP
   Li Z, 2013, J SYST SOFTWARE, V86, P3060, DOI 10.1016/j.jss.2013.06.067
   Maxiaguine A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P111
   Niu L., 2011, DATE
   Niu LW, 2006, IEEE T VLSI SYST, V14, P717, DOI 10.1109/TVLSI.2006.878337
   Niu LW, 2015, INT J EMBED SYST, V7, P11, DOI 10.1504/IJES.2015.066138
   Niu LW, 2015, J SYST ARCHITECT, V61, P210, DOI 10.1016/j.sysarc.2015.04.006
   Niu LW, 2006, J LOW POWER ELECTRON, V2, P342, DOI 10.1166/jolpe.2006.101
   Perathoner S, 2010, ICCAD-IEEE ACM INT, P131, DOI 10.1109/ICCAD.2010.5654109
   Pillai P., 2001, SOSP
   Pradhan D.K., 1986, Fault-tolerant Computing: Theory and Techniques, V2
   Quan G, 2000, REAL TIM SYST SYMP P, P79, DOI 10.1109/REAL.2000.895998
   RAMAMRITHAM K, 1994, P IEEE, V82, P55, DOI 10.1109/5.259426
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Rizvandi N., 2012, CORR, V1203, P5160
   Seifert N, 2001, INT RELIAB PHY SYM, P259, DOI 10.1109/RELPHY.2001.922911
   Shin D, 2001, IEEE DES TEST COMPUT, V18, P20, DOI 10.1109/54.914596
   Stankovic J. A., 1998, Deadline Scheduling for RealTime Systems EDF and Related Algorithms
   Turnbull H.W., 1947, Theory of Equations
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zedlewski J, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P217
   Zhang Y, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P209
   Zhao B., 2012, P 2012 IEEE 18 REAL
   Zhao B., 2009, ICCAD
   Zhao BH, 2011, ADV MATER RES-SWITZ, V236-238, P381, DOI 10.4028/www.scientific.net/AMR.236-238.381
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
NR 52
TC 12
Z9 12
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2017
VL 78
BP 30
EP 54
DI 10.1016/j.sysarc.2017.06.004
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FD3CQ
UT WOS:000407411500003
DA 2024-07-18
ER

PT J
AU Lazcano, R
   Madroñal, D
   Salvador, R
   Desnos, K
   Pelcat, M
   Guerra, R
   Fabelo, H
   Ortega, S
   Lopez, S
   Callico, GM
   Juarez, E
   Sanz, C
AF Lazcano, R.
   Madronal, D.
   Salvador, R.
   Desnos, K.
   Pelcat, M.
   Guerra, R.
   Fabelo, H.
   Ortega, S.
   Lopez, S.
   Callico, G. M.
   Juarez, E.
   Sanz, C.
TI Porting a PCA-based hyperspectral image dimensionality reduction
   algorithm for brain cancer detection on a manycore architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dimensionality reduction; Hyperspectral imaging; Massively parallel
   processing; Real-time processing
AB This paper presents a study of the parallelism of a Principal Component Analysis (PCA) algorithm and its adaptation to a manycore MPPA (Massively Parallel Processor Array) architecture, which gathers 256 cores distributed among 16 clusters. This study focuses on porting hyperspectral image processing into many core platforms by optimizing their processing to fulfill real-time constraints, fixed by the image capture rate of the hyperspectral sensor. Real-time is a challenging objective for hyperspectral image processing, as hyperspectral images consist of extremely large volumes of data and this problem is often solved by reducing image size before starting the processing itself. To tackle the challenge, this paper proposes an analysis of the intrinsic parallelism of the different stages of the PCA algorithm with the objective of exploiting the parallelization possibilities offered by an MPPA manycore architecture. Furthermore, the impact on internal communication when increasing the level of parallelism, is also analyzed.
   Experimenting with medical images obtained from two different surgical use cases, an average speedup of 20 is achieved. Internal communications are shown to rapidly become the bottleneck that reduces the achievable speedup offered by the PCA parallelization. As a result of this study, PCA processing time is reduced to less than 6 s, a time compatible with the targeted brain surgery application requiring 1 frame-per-minute. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Lazcano, R.; Madronal, D.; Salvador, R.; Juarez, E.; Sanz, C.] Tech Univ Madrid UPM, Ctr Software Technol & Multimedia Syst CITSEM, Madrid, Spain.
   [Desnos, K.; Pelcat, M.] UEB, INSA Rennes, IETR, CNRS UMR 6164, Rennes, France.
   [Guerra, R.; Fabelo, H.; Ortega, S.; Lopez, S.; Callico, G. M.] ULPGC, Res Inst Appl Microelect IUMA, Las Palmas Gran Canaria, Las Palmas, Spain.
C3 Universidad Politecnica de Madrid; Centro de Investigacion en
   Tecnologias Software Sistemas Multimedia para la Sostenibilidad
   (CITSEM); Institut National des Sciences Appliquees de Rennes;
   Universite de Rennes; Centre National de la Recherche Scientifique
   (CNRS); CNRS - Institute for Engineering & Systems Sciences (INSIS);
   Universidad de Las Palmas de Gran Canaria
RP Lazcano, R (corresponding author), Tech Univ Madrid UPM, Ctr Software Technol & Multimedia Syst CITSEM, Madrid, Spain.
EM raquel.lazcano@upm.es; daniel.madronal@upm.es; ruben.salvador@upm.es;
   kdesnos@insa-rennes.fr; mpelcat@insa-rennes.fr; rguerra@iuma.ulpgc.es;
   hfabelo@iuma.ulpgc.es; sortega@iuma.ulpgc.es; seblopez@iuma.ulpgc.es;
   gustavo@iuma.ulpgc.es; eduardo.juarez@upm.es; cesar.sanz@upm.es
RI Lopez, Sebastian/HSH-0742-2023; Salvador, Ruben/ITT-3940-2023; Ortega,
   Samuel/C-3864-2018; Madroñal, Daniel/AAI-5858-2021; Callico, Gustavo
   Marrero/L-6036-2014; Salvador, Ruben/M-3455-2019; Fabelo,
   Himar/S-1009-2019; Lazcano, Raquel/AAG-8789-2021; Pelcat,
   Maxime/F-6443-2014; Salvador, Ruben/D-1375-2010; Juarez,
   Eduardo/L-1243-2014; Lopez, Sebastian/L-8108-2014; Guerra,
   Raul/L-5233-2018
OI Salvador, Ruben/0000-0002-0021-5808; Ortega, Samuel/0000-0002-7519-954X;
   Madroñal, Daniel/0000-0001-5994-7440; Callico, Gustavo
   Marrero/0000-0002-3784-5504; Salvador, Ruben/0000-0002-0021-5808;
   Fabelo, Himar/0000-0002-9794-490X; Lazcano, Raquel/0000-0002-2645-6749;
   Salvador, Ruben/0000-0002-0021-5808; Juarez,
   Eduardo/0000-0002-6096-1511; Lopez, Sebastian/0000-0002-2360-6721;
   Guerra, Raul/0000-0002-4303-3051; SANZ ALVARO, CESAR/0000-0002-2411-9132
FU EU FET HELICoiD (HypErspectraL Imaging Cancer Detection) project
   [FP7-ICT-2013.9.2 (FET Open) 618080]
FX This research has been funded by the EU FET HELICoiD (HypErspectraL
   Imaging Cancer Detection) project (FP7-ICT-2013.9.2 (FET Open) 618080).
CR [Anonymous], 26 INT S COMP ARCH H
   [Anonymous], HIGH PERF EXXTR COMP
   [Anonymous], DES ARCH SIGN IM PRO
   [Anonymous], P SPIE
   [Anonymous], DES ARCH SIGN IM PRO
   Bioucas-Dias JM, 2013, IEEE GEOSC REM SEN M, V1, P6, DOI 10.1109/MGRS.2013.2244672
   Edelman GJ, 2012, FORENSIC SCI INT, V223, P28, DOI 10.1016/j.forsciint.2012.09.012
   Eker Johan., 2003, CAL Language Report: Specification of the CAL Actor Language
   Fabelo Himar, 2016, BIOSTEC 2016. 9th International Joint Conference on Biomedical Engineering Systems and Technologies. Proceedings: Biosignals, P311
   Fernandez D, 2019, J REAL-TIME IMAGE PR, V16, P1395, DOI 10.1007/s11554-016-0650-7
   Forsythe C.A, 1960, Trans. Amer. Math. Soc., V94, P1
   Francesquini E, 2015, J PARALLEL DISTR COM, V76, P32, DOI 10.1016/j.jpdc.2014.11.002
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Gomez C, 2008, GEODERMA, V146, P403, DOI 10.1016/j.geoderma.2008.06.011
   Gonzalez C, 2015, IEEE J-STARS, V8, P2870, DOI 10.1109/JSTARS.2015.2425731
   Govender M, 2007, WATER SA, V33, P145
   Hege K, 2003, P SOC PHOTO-OPT INS, V5159, P380, DOI 10.1117/12.506426
   Kabwama S., 2016, 31 DES CIRC INT SYST
   Lai J, 2016, SENS IMAGING, V17, DOI 10.1007/s11220-016-0138-3
   Lazcano R., 2016, SPIE REMOTE SENSING
   Lu GL, 2014, J BIOMED OPT, V19, DOI 10.1117/1.JBO.19.1.010901
   Manolakis D., 2003, Lincoln Laboratory Journal, V14, P79
   Manolakis D, 2002, IEEE SIGNAL PROC MAG, V19, P29, DOI 10.1109/79.974724
   Martin ME, 2006, ANN BIOMED ENG, V34, P1061, DOI 10.1007/s10439-006-9121-9
   Matam K.K., 2013, HIGH PERF EXTR COMP, P1
   Panju M., 2011, WATERLOO MATH REV, V1, P9
   Quarteroni A., 2007, NUMERICAL MATH, P183
   Ramm-Pettersen J, 2011, ACTA NEUROCHIR, V153, P1367, DOI 10.1007/s00701-011-1004-7
   Rodarmel C., 2002, Surveying and Land Information Science, V62, P115, DOI DOI 10.1109/IGARSS.2001.976068
NR 29
TC 28
Z9 29
U1 1
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 101
EP 111
DI 10.1016/j.sysarc.2017.05.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhao, QL
   Gu, ZH
   Zeng, HB
AF Zhao, Qingling
   Gu, Zonghua
   Zeng, Haibo
TI Design optimization for AUTOSAR models with preemption thresholds and
   mixed-criticality scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time embedded systems; Real-time scheduling; Mixed-criticality
AB Safety-critical embedded systems are often subject to multiple certification requirements from different certification authorities, giving rise to the concept of Mixed-Criticality Systems. Preemption Threshold Scheduling (PTS) is an effective technique for reducing stack memory usage by selectively disabling preemption between pairs of tasks. In this paper, we consider the AUTOSAR standard in automotive embedded software development, where each task consists of multiple runnables that are scheduled with static priority and preemption threshold. We address the problems of design synthesis from an AUTOSAR model to minimize stack usage for mixed-criticality systems with preemption threshold scheduling, and present algorithms for schedulability analysis and system stack usage minimization. Experimental results demonstrate that our approach can significantly reduce the system stack usage. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Zhao, Qingling; Gu, Zonghua] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Peoples R China.
   [Zeng, Haibo] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
C3 Zhejiang University; Virginia Polytechnic Institute & State University
RP Gu, ZH (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Peoples R China.
EM zhaoqingling09@gmail.com; zonghua@gmail.com; hbzeng@vt.edu
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
FU NSFC [61272127, 61471165]; China HeGaoji Project [2014ZX01038-101-001];
   Specialized Research Fund for the Doctoral Program of Higher Education
FX This work was supported by NSFC Grant No. 61272127 and 61471165, China
   HeGaoji Project 2014ZX01038-101-001, and Specialized Research Fund for
   the Doctoral Program of Higher Education.
CR [Anonymous], TECHNICAL REPORT
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Bertogna M, 2010, IEEE T IND INFORM, V6, P579, DOI 10.1109/TII.2010.2049654
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Di Natale M., J SYST ARCHIT, V60, P315
   Saksena M, 2000, REAL TIM SYST SYMP P, P25, DOI 10.1109/REAL.2000.895993
   Wang Yun., 1999, Real-Time Computing Systems and Applications, P328, DOI 10.1109/RTCSA.1999.811269
   Yao G., 2010, P 10 ACM INT C EMB S, P109, DOI DOI 10.1145/1879021.1879036
   Zeng HB, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2632160
   Zhang LC, 2014, 36TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE COMPANION 2014), P606, DOI 10.1145/2591062.2591138
   Zhao QL, 2013, DES AUT TEST EUROPE, P141
   Zhu Q, 2010, IEEE T IND INFORM, V6, P621, DOI 10.1109/TII.2010.2053938
   Zhu Qi., 2014, Proceedings of the 2014 on International symposium on physical design, P141
NR 14
TC 25
Z9 25
U1 0
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 61
EP 68
DI 10.1016/j.sysarc.2016.08.003
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500007
DA 2024-07-18
ER

PT J
AU Short, M
   Sheikh, I
   Rizvi, SAI
AF Short, Michael
   Sheikh, Imran
   Rizvi, Syed Aley Imran
TI A transmission window technique for CAN networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Controller Area Network (CAN); Channel Errors; Fault-Tolerance; Static
   Scheduling
ID CONTROLLER-AREA-NETWORK; COMMUNICATION
AB The Controller Area Network (CAN) has become a de-facto communication protocol in automation systems over the last three decades. Some CAN networks now employ TDMA-based communication in order to help meet real-time constraints. Whilst this form of media access control brings several timeliness benefits, studies have also illustrated negative effects on transmission reliability; duplicated message instances can help to increase this reliability. In this paper a transmission window technique for CAN is proposed. A bounded amount of re-transmission is allowed for each message within this window, which can in many cases provides increased reliability in the presence of errors or bursts of errors. A probabilistic analysis of transmission windows is presented and used to develop a simple algorithm for calculating the optimal window size to achieve a specified statistical guarantee of message delivery. Stochastic simulations along with computational and empirical results are presented which validate the analysis, and indicate that in many circumstances the technique can potentially reduce the amount of bandwidth needed for specified reliability levels when compared to the use of message duplicates. Suggestions are also made to help increase the reliability of message duplications in error burst environments. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Short, Michael] Univ Teesside, Sch Sci & Engn, Borough Rd, Middlesbrough TS1 3BA, Cleveland, England.
   [Sheikh, Imran] GE Grid Solut Ltd, Stafford ST17 4LX, Staffs, England.
   [Rizvi, Syed Aley Imran] Univ Leicester, Embedded Syst Lab, Leicester LE1 7RH, Leics, England.
C3 University of Teesside; University of Leicester
RP Short, M (corresponding author), Univ Teesside, Sch Sci & Engn, Borough Rd, Middlesbrough TS1 3BA, Cleveland, England.
EM m.short@tees.ac.uk
OI Short, Michael/0000-0001-6290-4396
CR Almeida L, 2002, IEEE T IND ELECTRON, V49, P1189, DOI 10.1109/TIE.2002.804967
   Ayavoo D, 2007, MICROPROCESS MICROSY, V31, P326, DOI 10.1016/j.micpro.2006.11.002
   Aysan H., 2010, P 2010 IEEE C EM TEC, P1
   Barranco M., IEEE COMPUT, V42, P66
   Bosch R., 1991, CAN SPECIFICATION 2
   Broster I, 2004, EUROMICRO, P45, DOI 10.1109/EMRTS.2004.1310997
   BROSTER I, 2001, P 13 EUR C REAL TIM
   Cena G, 2015, IEEE T IND INFORM, V11, P83, DOI 10.1109/TII.2014.2365153
   Cook JE, 2007, P IEEE, V95, P334, DOI 10.1109/JPROC.2006.888384
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Ferreira J., 2004, P 3 INT WORKSH REAL, P15
   Gaujal B, 2005, IEEE T VEH TECHNOL, V54, P1103, DOI 10.1109/TVT.2005.844652
   GILBERT EN, 1960, BELL SYST TECH J, V39, P1253, DOI 10.1002/j.1538-7305.1960.tb03959.x
   Kim S, 2011, IEEE T VEH TECHNOL, V60, P3002, DOI 10.1109/TVT.2011.2161680
   Kopetz H., 2000, Annual Reviews in Control, V24, P177
   Leen G, 2002, MICROPROCESS MICROSY, V26, P77, DOI 10.1016/S0141-9331(01)00148-X
   Liu D., 2006, IEEE T COMPUT, V55, P1
   Marques L., 2013, 8 INT S IND EMB SYST
   Mary GI, 2013, J COMPUT NETW COMMUN, V2013, DOI 10.1155/2013/148015
   Miucic R, 2009, IEEE T VEH TECHNOL, V58, P2663, DOI 10.1109/TVT.2008.2011361
   Navet N, 2000, J SYST ARCHITECT, V46, P607, DOI 10.1016/S1383-7621(99)00016-8
   Oliver R. S., 2010, P 9 INT WORKSH REAL
   Real-Time at Work (RTaW), 2014, RTAW SIM US MAN V1 4, P183
   Rodriguez-Navas G, 2008, IEEE T IND INFORM, V4, P92, DOI 10.1109/TII.2008.922087
   Saket R., 2006, J EMBEDDED COMPUTING, V2, P93
   Schmidt K, 2007, IEEE T VEH TECHNOL, V56, P3431, DOI 10.1109/TVT.2007.906413
   Sheikh I., 2011, LECT NOTES ELECT E 2, V85, P129
   Sheikh I., 2011, THESIS
   Short M., 2011, P 16 IEEE INT C EM T
   Short M., 2007, IEEE T IND INF, V3
   Short M, 2008, CONTROL ENG PRACT, V16, P1293, DOI 10.1016/j.conengprac.2008.03.007
   Short M, 2013, EUROMICRO, P259, DOI 10.1109/ECRTS.2013.35
   Smith D. J., 2011, SAFETY CRITICAL SYST
   Tansa B., P 31 IEEE REAL TIM S
   Tran E., 1999, RES REPORT SERIES
   Yajnik M, 1999, IEEE INFOCOM SER, P345, DOI 10.1109/INFCOM.1999.749301
NR 36
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2016
VL 69
BP 15
EP 28
DI 10.1016/j.sysarc.2016.07.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DW7HB
UT WOS:000383820700002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Soumya, J
   Kumar, KN
   Chattopadhyay, S
AF Soumya, J.
   Kumar, K. Naveen
   Chattopadhyay, Santanu
TI Integrated core selection and mapping for mesh based Network-on-Chip
   design with irregular core sizes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Application task graph; Communication cost; Core selection; Mapping;
   Particle Swarm Optimization
ID ENERGY-AWARE; STRATEGIES
AB Network-on-Chip (NoC) has been proposed to replace traditional bus based System-on-Chip (SoC) architecture to address the global communication challenges in nanoscale technologies. A major challenge in NoC based system design is to select Intellectual Property (IP) cores for implementing tasks and associate the selected cores to the routers to optimize cost and performance. These are commonly known as the process of core selection and application mapping respectively. In this paper, integrated core selection and mapping problem has been addressed. Mesh architecture has been considered for experimentation. The integrated core selection and mapping problem takes as input the application task graph, topology graph and a core library. It outputs the selected cores for the tasks and their mapping onto the topology graph, such that, all communication requirements of the application are satisfied. The cores present in a core library may perform more than one task and have non-uniform sizes. For this, a technique based on Particle Swarm Optimization (PSO) has been proposed to select cores from the given core library and map the resultant core graph onto mesh based architectures. An efficient heuristic for mapping has also been proposed, which maps the selected cores onto mesh based architectures, considering non-uniform core sizes. Comparisons have been carried out with step-by-step core selection and mapping approach and also with mapping algorithms that exist in the literature. Significant reductions have been observed in terms of communication cost over all the cases. Area comparisons have also been made. On average, improvement of 13.05% in communication cost and 2.07% in area have been observed. The proposed approach has also been compared in dynamic environment and significant reductions in the average network latency could be observed. On average, improvement of 5.48% in average network latency and 15.68% in network throughput has been observed. Comparison of energy consumption has also been done in both the cases. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Soumya, J.] BITS Pilani, Dept Elect & Elect Engn, Hyderabad, Andhra Pradesh, India.
   [Kumar, K. Naveen] Mentor Graph India Pvt Ltd, Noida, India.
   [Chattopadhyay, Santanu] IIT Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur, W Bengal, India.
C3 Birla Institute of Technology & Science Pilani (BITS Pilani); Indian
   Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Soumya, J (corresponding author), BITS Pilani, Dept Elect & Elect Engn, Hyderabad Campus, Hyderabad, Andhra Pradesh, India.
EM soumyaj@hyderabad.bits-pilani.ac.in; Naveen_Kotapati@mentor.com;
   santanu@ece.iitkgp.ernet.in
OI Joshi, Soumya/0000-0003-2276-1698
CR [Anonymous], P DES AUT TEST EUR D
   [Anonymous], INT C VER LARG SCAL
   [Anonymous], 2011, P 2011 IEEE 2 LAT AM
   [Anonymous], IEEE T VERY LARGE SC
   [Anonymous], INTRO ALGORITHMS
   [Anonymous], 1995, 1995 IEEE INT C
   [Anonymous], INT J HIGH PERFORM S
   [Anonymous], 044 JONK U SCH ENG
   Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   Ascia G, 2006, J UNIVERS COMPUT SCI, V12, P370
   Atienza D, 2008, INTEGRATION, V41, P340, DOI 10.1016/j.vlsi.2007.12.002
   Bender A, 1996, EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, P190, DOI 10.1109/EURDAC.1996.558204
   Benyamina Abou El-Hassan, 2007, Journal of Digital Information Management, V5, P378
   Bhardwaj K, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P27, DOI 10.1109/SOCC.2009.5335684
   Chen GY, 2007, LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P155
   Chi HC, 2012, IEEE I C EMBED SOFTW, P1520, DOI 10.1109/HPCC.2012.222
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Ge F, 2010, CHINESE J ELECTRON, V19, P91
   Ghosh P, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P80, DOI 10.1109/NOCS.2009.5071448
   Haiyun Gu, 2007, IET Conference on Wireless, Mobile and Sensor Networks 2007 (CCWMSN07), P697, DOI 10.1049/cp:20070244
   Hansson A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P75
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Hu JC, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P688
   Jang WY, 2010, ASIA S PACIF DES AUT, P515
   Kundu S, 2009, 2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), P414, DOI 10.1109/ARTCom.2009.164
   Kwon S, 2011, INT SYM QUAL ELECT, P182
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   Li G., 2007, TSINGHUA SCI TECHNOL, V12, P146, DOI [10.1016/S1007-0214(07)70100-1, DOI 10.1016/S1007-0214(07)70100-1]
   Luo Guilan, 2008, 2008 First International Conference on Intelligent Networks and Intelligent Systems (ICINIS), P89, DOI 10.1109/ICINIS.2008.100
   Marcon C, 2005, DES AUT TEST EUROPE, P502, DOI 10.1109/DATE.2005.149
   Marcon C, 2005, ASIA S PACIF DES AUT, P33, DOI 10.1145/1120725.1120738
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Ostler C., 2007, P DESIGN AUTOMATION, P1
   Sahu PK, 2014, IEEE T VLSI SYST, V22, P300, DOI 10.1109/TVLSI.2013.2240708
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Sahu PK, 2011, IEEE COMP SOC ANN, P335, DOI 10.1109/ISVLSI.2011.21
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Singh AK, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P133, DOI 10.1109/DSD.2009.145
   Srinivasan K, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P387, DOI 10.1109/LPE.2005.195552
   Tornero R, 2009, INT PARALL DISTRIB P, P2314
   Tosun S, 2011, J SYST ARCHITECT, V57, P69, DOI 10.1016/j.sysarc.2010.10.001
   Wang KP, 2003, 2003 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-5, PROCEEDINGS, P1583, DOI 10.1109/ICMLC.2003.1259748
   Wang Lei, 2010, Proceedings of the 2010 International Conference on Communications and Mobile Computing (CMC 2010), P263, DOI 10.1109/CMC.2010.38
   Wang XH, 2010, ACM T ARCHIT CODE OP, V7, DOI 10.1145/1736065.1736066
   Yu H, 2010, IEEE INT SYMP CIRC S, P3232, DOI 10.1109/ISCAS.2010.5537920
   Zhou Wenbiao, 2007, WSEAS Transactions on Circuits and Systems, V6, P583
NR 48
TC 3
Z9 4
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2015
VL 61
IS 9
BP 410
EP 422
DI 10.1016/j.sysarc.2015.07.014
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV4YH
UT WOS:000364271900003
DA 2024-07-18
ER

PT J
AU Jiang, W
   Jiang, K
   Zhang, X
   Ma, Y
AF Jiang, Wei
   Jiang, Ke
   Zhang, Xia
   Ma, Yue
TI Energy Optimization of Security-Critical Real-Time Applications with
   Guaranteed Security Protection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded system; Security; Energy; Real-time; Design optimization
ID ALGORITHMS
AB Designing energy-efficient applications has become of critical importance for embedded systems, especially for battery-powered systems. Additionally, the emerging requirements on both security and real-time make it much more difficult to produce ideal solutions. In this work, we address the emerging scheduling problem existed in the design of secure and energy-efficient real-time embedded systems. The objective is to minimize the system energy consumption subject to security and schedulability constraints. Due to the complexity of the problem, we propose a dynamic programming based approximation approach to find efficient solutions under given constraints. The proposed technique has polynomial time complexity which is half of existing approximation approaches. The efficiency of our algorithm is validated by extensive experiments and a real-life case study. Comparing with other approaches, the proposed approach achieves energy-saving up to 37.6% without violating the real-time and security constraints of the system. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Jiang, Wei] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Sichuan, Peoples R China.
   [Jiang, Ke] Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
   [Zhang, Xia] Univ Texas Dallas, Dept Comp Sci, Dallas, TX 75230 USA.
   [Ma, Yue] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
C3 University of Electronic Science & Technology of China; Linkoping
   University; University of Texas System; University of Texas Dallas;
   University of Notre Dame
RP Jiang, W (corresponding author), Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Sichuan, Peoples R China.
EM weijiang@uestc.edu.cn
FU National Natural Science Foundation of China [61003032]; Research Fund
   of National Key Laboratory of Computer Architecture [CARCH201104]
FX This work was partly supported by the National Natural Science
   Foundation of China under Grant No. 61003032 and the Research Fund of
   National Key Laboratory of Computer Architecture under Grant No.
   CARCH201104.
CR Abdelzaher TF, 2000, IEEE T COMPUT, V49, P1170, DOI 10.1109/12.895935
   Chandramouli R., 2006, ACM Transactions on Information and Systems Security, V9, P162, DOI 10.1145/1151414.1151417
   Chaturvedi V, 2012, J SYST ARCHITECT, V58, P387, DOI 10.1016/j.sysarc.2012.08.002
   Cheminod M, 2013, IEEE T IND INFORM, V9, P277, DOI 10.1109/TII.2012.2198666
   Gong JY, 2010, IEEE T MOBILE COMPUT, V9, P1187, DOI 10.1109/TMC.2010.82
   Jenkins B.D., 1998, Security risk analysis and management
   Jiang K, 2013, DES AUT TEST EUROPE, P1765
   Jiang K, 2012, DES AUT TEST EUROPE, P947
   Jiang K, 2011, IEEE INT SYMP DESIGN, P243, DOI 10.1109/DDECS.2011.5783087
   Jiang W, 2014, ASIA S PACIF DES AUT, P317, DOI 10.1109/ASPDAC.2014.6742909
   Jiang W, 2013, J SYST ARCHITECT, V59, P1394, DOI 10.1016/j.sysarc.2013.09.008
   Junhe Gan, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P731, DOI 10.1109/ASPDAC.2011.5722283
   Karabacak B, 2005, COMPUT SECUR, V24, P147, DOI 10.1016/j.cose.2004.07.004
   Kellerer H, 2004, J COMB OPTIM, V8, P5, DOI 10.1023/B:JOCO.0000021934.29833.6b
   Lin M, 2009, IEEE T IND INFORM, V5, P22, DOI 10.1109/TII.2009.2014055
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Song SS, 2006, IEEE T COMPUT, V55, P703, DOI 10.1109/TC.2006.89
   Wang Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929946
   Wei Jiang, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P330, DOI 10.1109/RTCSA.2012.34
   Xie T, 2006, IEEE T COMPUT, V55, P864, DOI 10.1109/TC.2006.110
   Xie T, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275992
   Zhong XL, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347381
NR 22
TC 18
Z9 20
U1 0
U2 11
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2015
VL 61
IS 7
BP 282
EP 292
DI 10.1016/j.sysarc.2015.05.005
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CO3CA
UT WOS:000359033000002
DA 2024-07-18
ER

PT J
AU Luo, GH
   Huang, SK
   Chang, YS
   Yuan, SM
AF Luo, Guo-Heng
   Huang, Sheng-Kai
   Chang, Yue-Shan
   Yuan, Shyan-Ming
TI A parallel Bees Algorithm implementation on GPU
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Bees Algorithm; Parallel Bees Algorithm; Swarm intelligence; GPGPU; CUDA
ID ANT COLONY OPTIMIZATION; GENETIC ALGORITHM; SWARM; MODEL
AB Bees Algorithm is a population-based method that is a computational bound algorithm whose inspired by the natural behavior of honey bees to finds a near-optimal solution for the search problem. Recently, many parallel swarm based algorithms have been developed for running on GPU (Graphic Processing Unit). Since nowadays developing a parallel Bee Algorithm running on the GPU becomes very important. In this paper, we extend the Bees Algorithm (CUBA (i.e. CUDA based Bees Algorithm)) in order to be run on the CUDA (Compute Unified Device Architecture). CUBA (CUDA based Bees Algorithm). We evaluate the performance of CUBA by conducting some experiments based on numerous famous optimization problems. Results show that CUBA significantly outperforms standard Bees Algorithm in numerous different optimization problems. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Luo, Guo-Heng; Huang, Sheng-Kai; Yuan, Shyan-Ming] Natl Chiao Tung Univ, Dept Comp Sci & Engn, Hsinchu 300, Taiwan.
   [Chang, Yue-Shan] Natl Taipei Univ, Dept Comp Sci & Informat Engn, New Taipei City 237, Taiwan.
C3 National Yang Ming Chiao Tung University; National Taipei University
RP Yuan, SM (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci & Engn, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM lasifu@gmail.com; kkuume@gmail.com; ysc.ntpu@gmail.com; smyuan@gmail.com
RI chen, jenny/G-6723-2015; Yuan, Shyan-Ming/O-1809-2013
OI chen, jenny/0000-0003-3501-9046; Yuan, Shyan-Ming/0000-0002-3621-9528
FU Nation Science Council of Republic of China [NSC 101-2221-E-009-034-MY2]
FX We are grateful for the many excellent comments and suggestions made by
   the anonymous referees. This work was supported in part by the Nation
   Science Council of Republic of China under Grant no. NSC
   101-2221-E-009-034-MY2.
CR [Anonymous], 2006, INTELLIGENT PRODUCTI, DOI DOI 10.1016/B978-008045157-2/50081-X
   [Anonymous], 2012, NVIDIA CUDA BEST PRA
   [Anonymous], 2012, 2012 IEEE 3 LATIN AM
   [Anonymous], 2012, NVIDIA CUDA PROGR GU
   [Anonymous], 1992, OPTIMIZATION LEARNIN
   [Anonymous], 1999, Swarm Intelligence
   CAMAZINE S, 1991, J THEOR BIOL, V149, P547, DOI 10.1016/S0022-5193(05)80098-0
   Cecilia JM, 2013, J PARALLEL DISTR COM, V73, P42, DOI 10.1016/j.jpdc.2012.01.002
   Delévacq A, 2013, J PARALLEL DISTR COM, V73, P52, DOI 10.1016/j.jpdc.2012.01.003
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   Guney K, 2008, INT J RF MICROW C E, V18, P337, DOI 10.1002/mmce.20292
   Idris R. Mohamad, 2010, Asia Modelling Symposium. Proceedings 4th Asia International Conference on Mathematical Modelling and Computer Simulation (AMS 2010), P450, DOI 10.1109/AMS.2010.93
   Jevtic A, 2012, IEEE SYST J, V6, P296, DOI 10.1109/JSYST.2011.2167820
   Kai M., 2001 IEEE PAC RIM C, V1, P327
   Karaboga D, 2007, J GLOBAL OPTIM, V39, P459, DOI 10.1007/s10898-007-9149-x
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   LAKSHMIVARAHAN S, 1984, ADV COMPUT, V23, P295, DOI 10.1016/S0065-2458(08)60467-2
   Langdon WB, 2011, SOFT COMPUT, V15, P1657, DOI 10.1007/s00500-011-0695-2
   Li JM, 2009, INT J INNOV COMPUT I, V5, P3707
   Lu P., 2001, TRISTAN 4 TRIENN S T, P441
   MUHLENBEIN H, 1991, PARALLEL COMPUT, V17, P619, DOI 10.1016/S0167-8191(05)80052-3
   Mussi L, 2011, INFORM SCIENCES, V181, P4642, DOI 10.1016/j.ins.2010.08.045
   Nakazawa C, 2005, IEEE INT SYMP CIRC S, P4907, DOI 10.1109/ISCAS.2005.1465733
   Narasimhan H, 2009, WOR CONG NAT BIOL, P305
   Pettey C. B., 1987, Genetic Algorithms and their Applications: Proceedings of the Second International Conference on Genetic Algorithms, P155
   Pham DT, 2009, P I MECH ENG C-J MEC, V223, P2919, DOI 10.1243/09544062JMES1494
   Pham D.T., 2007, P 40 GRP INT MAN SYS
   Pham D. T., 2007, P INT C MAN AUT, P28
   Pham D.T., 2007, 8 INT C LASER METROL, P430
   Pham Duc Truong, IPROMS 2007 INN PROD
   Pospichal P, 2010, LECT NOTES COMPUT SC, V6024, P442, DOI 10.1007/978-3-642-12239-2_46
   Randall M, 2002, J PARALLEL DISTR COM, V62, P1421, DOI 10.1006/jpdc.2002.1854
   De Pablo IR, 2010, IEEE INT C INT ROBOT, P652, DOI 10.1109/IROS.2010.5653185
   Schutte JF, 2004, INT J NUMER METH ENG, V61, P2296, DOI 10.1002/nme.1149
   Songmuang P, 2011, IEEE T LEARN TECHNOL, V4, P209, DOI 10.1109/TLT.2010.29
   Stützle T, 1998, LECT NOTES COMPUT SC, V1498, P722, DOI 10.1007/BFb0056914
   Teodorovic D, 2006, NEUREL 2006: EIGHT SEMINAR ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING, PROCEEDINGS, P151
   Zhou Y, 2009, IEEE C EVOL COMPUTAT, P1493, DOI 10.1109/CEC.2009.4983119
NR 38
TC 39
Z9 40
U1 1
U2 26
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2014
VL 60
IS 3
SI SI
BP 271
EP 279
DI 10.1016/j.sysarc.2013.09.007
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AE3DI
UT WOS:000333856800004
DA 2024-07-18
ER

PT J
AU Herrera, F
   Posadas, H
   Peñil, P
   Villar, E
   Ferrero, F
   Valencia, R
   Palermo, G
AF Herrera, Fernando
   Posadas, Hector
   Penil, Pablo
   Villar, Eugenio
   Ferrero, Francisco
   Valencia, Raul
   Palermo, Gianluca
TI The COMPLEX methodology for UML/MARTE Modeling and design space
   exploration of embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DSE; UML; MARTE; Embedded systems; MDE; MBD; ESL; MDE; CBSE
ID CONSTRAINT
AB The design of embedded systems is being challenged by their growing complexity and tight performance requirements. This paper presents the COMPLEX UML/MARTE Design Space Exploration methodology, an approach based on a novel combination of Model Driven Engineering (MDE), Electronic System Level (ESL) and design exploration technologies. The proposed framework enables capturing the set of possible design solutions, that is, the design space, in an abstract, standard and graphical way by relying on UML and the standard MARIE profile. From that UML/MARTE based model, the automated generation framework proposed produces an executable, configurable and fast performance model which includes functional code of the application components. This generated model integrates an XML-based interface for communication with the tool which steers the exploration. This way, the DSE loop iterations are efficiently performed, without user intervention, avoiding slow manual editions, or regeneration of the performance model. The novel DSE suited modelling features of the methodology are shown in detail. The paper also presents the performance model generation framework, including the enhancements with regard the previous simulation and estimation technology, and the exploration technology. The paper uses an EFR vocoder system example for showing the methodology and for demonstrative results. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Herrera, Fernando; Posadas, Hector; Penil, Pablo; Villar, Eugenio] Univ Cantabria, ETSIIT, TEISA Dpt, Santander 39005, Spain.
   [Ferrero, Francisco; Valencia, Raul] GMV, Aerosp & Def SAU, Madrid 28760, Spain.
   [Palermo, Gianluca] Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy.
C3 Universidad de Cantabria; Polytechnic University of Milan
RP Herrera, F (corresponding author), Univ Cantabria, ETSIIT, TEISA Dpt, Av Castros Sn, Santander 39005, Spain.
EM fherrera@teisa.unican.es
RI Martín, Francisco J. Ferrero/AAV-2886-2020; Martin, Francisco
   Ferrero/I-9226-2019; PALERMO, GIANLUCA/U-5867-2019; Villar,
   Eugenio/C-4603-2012
OI Martín, Francisco J. Ferrero/0000-0003-3551-8160; Martin, Francisco
   Ferrero/0000-0003-3551-8160; PALERMO, GIANLUCA/0000-0001-7955-8012;
   Penil, Pablo/0000-0003-3741-9764; Villar, Eugenio/0000-0002-6541-6176
CR Alana E., 2012, EMB REAL TIME SOFT 2
   [Anonymous], WORKSH INT SIGN PROC
   Bakshi A, 2001, ACM SIGPLAN NOTICES, V36, P82, DOI 10.1145/384196.384210
   Bellard F., 2005, USENIX 2005 ANN TECH
   Benini L., 2005, J SIGNAL PROCESSING
   Bonfietti A, 2009, LECT NOTES COMPUT SC, V5547, P26, DOI 10.1007/978-3-642-01929-6_4
   Botella P., 2010, P 25 C DES CIRC INT
   Castillo J., 2010, 20 GREAT LAK S VLSI
   Chang H., 1999, SURVIVING SOC REVOLU
   Deb K., 2000, Parallel Problem Solving from Nature PPSN VI. 6th International Conference. Proceedings (Lecture Notes in Computer Science Vol.1917), P849
   Dekeyser J.-L., 2008, 1 INT C EMB SYST CRI
   ETSI/EN, 1998, 301245 ETSIEN ETSIEN
   Gonzalez P., 2011, P FOR SPEC DES LANG
   Gruettner K., 2012, P 15 EUR C DIG SYST
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   HERRERA F, 2012, 3 JORN COMP EMP 1 JO
   Herrera F., 2012, P FOR DES LANG FDL 2
   Herrera F., 2011, P FOR DES SPEC LANG
   Herrera F., 2012, 15 EUR C DIG SYST DE
   Herrera F, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P529
   Holzer M., 2008, THESIS TU VIENNA VIE
   Jaddoe S., 2011, T HIGH PERFORMANCE E
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Kempf T, 2011, MULTIPROCESSOR SYSTEMS ON CHIP: DESIGN SPACE EXPLORATION, P1, DOI 10.1007/978-1-4419-8153-0
   Kent S., 2002, Integrated Formal Methods. Third International Conference, IFM 2002. Proceedings (Lecture Notes in Computer Science Vol.2335), P286
   Kreku J., 2010, P DES AUT TEST EUR D
   Kumar A., 2012, ACM T DESIGN AUTOMAT
   Kunzli S., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P63
   Leupers R., 2012, P DES AUT TEST EUR D
   Liehr A.W., 2009, LECT NOTES ELECT ENG, V39, P43
   Mariani G, 2012, IEEE T COMPUT AID D, V31, P740, DOI 10.1109/TCAD.2011.2177457
   Mura M., 2008, P FOR SPEC DES LANG
   Nascimento F.A., 2012, INNOVATIONS SYSTEMS, V8
   Neema S, 2003, LECT NOTES COMPUT SC, V2855, P290
   Nikolov H, 2008, DES AUT CON, P574
   Object Management Group (OMG), UN MOD LANG
   OMG, 2012, UML PROF MARTE MOD A
   Ou J., MATLAB SIMULINK BASE
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Palermo G, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P641, DOI 10.1109/DSD.2008.21
   Palermo G, 2008, 2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P150, DOI 10.1109/ICSAMOS.2008.4664858
   Panunzio M., 2009, P 15 IEEE INT C EMB
   Panunzio M., 2010, P 36 EUR C SOFTW ENG
   Penil P., 2012, P 5 INT WORKSH MOD B
   Perathoner S., 2011, P DES AUT TEST DATE1
   Piel E., 2008, P DES AUT TEST EUR D
   Pimentel A.D., 2008, INT J EMBEDDED SYSTE, V3
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Plyaskin R., 2010, P INT C VLSI SYST CH
   Posadas H., 2009, P DES CIRC INT SYST
   Posadas H., 2011, P 26 C DES CIRC INT
   Robert T., 2012, COFLUENT METHODOLOGY
   SAXENA T, 2011, ENG COMP BAS SYST EC, P71
   Saxena T, 2010, LECT NOTES COMPUT SC, V6394, P46
   Schatz Bernhard, 2010, Proceedings of the 2010 17th IEEE International Conference and Workshops on Engineering of Computer-Based Systems (ECBS 2010), P173, DOI 10.1109/ECBS.2010.25
   Schnerr J., 2008, P DES AUT C DAC08
   Sheldon D, 2007, DES AUT TEST EUROPE, P821
   Shen H., 2012, IEEE T COMPUTER AIDE, V31
   Silvano C, 2011, MULTI-OBJECTIVE DESIGN SPACE EXPLORATION OF MULTIPROCESSOR SOC ARCHITECTURES: THE MULTICUBE APPROACH, P1, DOI 10.1007/978-1-4419-8837-9
   Silvano C, 2010, IEEE COMP SOC ANN, P488, DOI 10.1109/ISVLSI.2010.67
   Smith KI, 2008, IEEE T EVOLUT COMPUT, V12, P323, DOI 10.1109/TEVC.2007.904345
   Soudris D, 2012, SCALABLE MULTI-CORE ARCHITECTURES: DESIGN METHODOLOGIES AND TOOLS, P1, DOI 10.1007/978-1-4419-6778-7
   Streubuhr M., 2011, P FOR SPEC DES LANG
   Stuijk S., 2007, THESIS
   Stuijk S, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P548, DOI 10.1109/DSD.2010.31
   Szyperski C., 2002, Component Software: Beyond Object-Oriented Programming
   The COMPLEX project, 2013, COD POW MAN PLATF BA
   Vidal J., 2009, P DES AUT TEST EUR D
   Wang ZL, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P133
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yamashita Koichiro, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P805, DOI 10.1109/ASPDAC.2010.5419779
   Zai Jian Jia, 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P41, DOI 10.1109/ESTMED.2010.5666979
   Zhang QF, 2007, IEEE T EVOLUT COMPUT, V11, P712, DOI 10.1109/TEVC.2007.892759
NR 73
TC 31
Z9 34
U1 0
U2 10
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 55
EP 78
DI 10.1016/j.sysarc.2013.10.003
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Neishaburi, MH
   Zilic, Z
AF Neishaburi, M. H.
   Zilic, Zeljko
TI NISHA: A fault-tolerant NoC router enabling deadlock-free
   Interconnection of Subnets in Hierarchical Architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip (NoC); Reliability; Hierarchical topology; Subnet;
   Topology agnostic routing
ID NETWORKS
AB Decrease in the Integrated Circuit (IC) feature sizes leads to the increase in the susceptibility to transient and permanent errors. The growing rate of such errors in ICs intensifies the need for a wide range of solutions addressing reliability at various levels of abstractions. Network on Chip (NoC) architecture has been introduced to address the increasing demand for communication bandwidth among processing cores. The structural redundancy inherited in NoC-based system can be leveraged to improve reliability and compensate for the effects of failures. In this paper, we propose a fault-tolerant NoC router NISHA, which stands for No-deadlock Interconnection of Subnets in Hierarchical Architectures. Armed with a new flow control mechanism, as well as an enhanced Virtual Channel (VC) regulator, the proposed router can mitigate the effects of both transient and permanent errors. A Dynamic/Static virtual channel allocation with respect to the local and global traffic is supported in NISHA; thereby, it maintains a deadlock-free state in the presence of routers or link failures in hierarchical topologies. Experimental results show an enhanced operation of NoC applications as well as the decrease in the average latency and energy consumption. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Neishaburi, M. H.; Zilic, Zeljko] McGill Univ, Dept Elect Engn, Montreal, PQ H3A 2A7, Canada.
C3 McGill University
RP Neishaburi, MH (corresponding author), McGill Univ, Dept Elect Engn, 3480 Univ St, Montreal, PQ H3A 2A7, Canada.
EM mh.neishabouri@mail.mcgill.ca; zeljko.zilic@mcgill.ca
CR Aisopos K., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P298, DOI 10.1109/PACT.2011.61
   Bogdan P., 2007, VLSI DESIGN, V17
   Bourduas S, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P195
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Daneshtalab M, 2012, J LOW POWER ELECTRON, V8, P11, DOI 10.1166/jolpe.2012.1165
   Daneshtalab M, 2012, IEEE T COMPUT AID D, V31, P146, DOI 10.1109/TCAD.2011.2160348
   Das R, 2009, INT S HIGH PERF COMP, P175, DOI 10.1109/HPCA.2009.4798252
   Duato J., 2003, Interconnection networks
   Dumitras T, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P790
   Ebrahimi M, 2013, P 18 AS S PAC DES AU
   FRAZIER GL, 1989, PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P466, DOI 10.1109/ICCD.1989.63410
   Grbic A, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P66, DOI 10.1109/DAC.1998.724441
   Guerre Alexandre, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P189, DOI 10.1109/NOCS.2010.28
   Holsmark R, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P2, DOI 10.1109/NOCS.2009.5071439
   Hu JC, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P354, DOI 10.1109/ICCAD.2004.1382601
   Hu JC, 2004, DES AUT CON, P260
   Jovanovic S, 2009, I C FIELD PROG LOGIC, P326, DOI 10.1109/FPL.2009.5272274
   Kang YH, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P250, DOI 10.1109/NOCS.2009.5071474
   Kodi AK, 2008, CONF PROC INT SYMP C, P241, DOI 10.1109/ISCA.2008.14
   Kohler A., 2010, IEEE T COMPUTER AIDE, V29
   Kumar A, 2007, PR IEEE COMP DESIGN, P63, DOI 10.1109/ICCD.2007.4601881
   Lai MC, 2008, DES AUT CON, P630
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   Neishabouri M.H., 2010, P ACM IEEE DES AUT T
   Neishaburi MH, 2007, IEICE ELECTRON EXPR, V4, P755, DOI 10.1587/elex.4.755
   Neishaburi MH, 2011, INT SYM QUAL ELECT, P591
   Neishaburi MH, 2011, INT SYM DEFEC FAU TO, P445, DOI 10.1109/DFT.2011.12
   Neishaburi MH, 2011, INT SYM DEFEC FAU TO, P120, DOI 10.1109/DFT.2011.44
   Neishaburi M. H., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P29, DOI 10.1109/DSD.2011.9
   Neishaburi MH, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P511
   Neishaburi M.H., 2012, MICROELECTRONICS REL, V52
   Nicopoulos A., 2006, P IEEE ACM S MICR MI, P333
   Nicopoulos C, 2010, IEEE T DEPEND SECURE, V7, P240, DOI 10.1109/TDSC.2008.59
   Park D, 2006, I C DEPEND SYS NETWO, P93
   Pirretti M, 2004, IEEE COMP SOC ANN, P46, DOI 10.1109/ISVLSI.2004.1339507
   Pullini A, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P224
   Rodrigo S, 2011, IEEE T COMPUT AID D, V30, P534, DOI 10.1109/TCAD.2011.2119150
   SCHROEDER MD, 1991, IEEE J SELECTED AREA, V9
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Wang H., 2004, TECHNICAL REPORT
   Young Hoon Kang, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P79, DOI 10.1109/NOCS.2010.18
NR 43
TC 6
Z9 8
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 551
EP 569
DI 10.1016/j.sysarc.2012.12.002
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100018
DA 2024-07-18
ER

PT J
AU Roca, A
   Hernández, C
   Flich, J
   Silla, F
   Duato, J
AF Roca, Antoni
   Hernandez, Caries
   Flich, Jose
   Silla, Federico
   Duato, Jose
TI Silicon-aware distributed switch architecture for on-chip networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Networ-on-Chip; Switch design; Link power consumption
ID ROUTER
AB It is well-known that current Chip MultiProcessor (CMP) and high-end Multiprocessor System-on-Chip (MPSoC) designs are growing in their number of components. Networks-on-Chip (NoC) provide the required connectivity for such CMP and MPSoC designs at reasonable costs. As technology advances, links become the critical component in the NoC due to their long delay and power consumption, becoming unacceptable for long global interconnects.
   In this paper we present a new switch architecture that reduces the negative impact of links on the NoC. We call our proposal distributed switch. The distributed switch spreads the circuitry of the switch onto the links. Thus, packets are buffered, routed, and forwarded at the same time they are crossing the link.
   Distributing a modular switch onto the link improves the trade off between the power consumption and the operating frequency of the entire network. On the contrary, area resources are increased. Additionally, the distributed switch presents better fault tolerance and process variation behavior with respect to a non-distributed switch. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Roca, Antoni; Hernandez, Caries; Flich, Jose; Silla, Federico; Duato, Jose] Univ Politecn Valencia, Grp Arquitecturas Paralelas, Dept Informat Sistemas & Computadores, Valencia 46022, Spain.
C3 Universitat Politecnica de Valencia
RP Roca, A (corresponding author), Univ Politecn Valencia, Grp Arquitecturas Paralelas, Dept Informat Sistemas & Computadores, C Cami de Vera S-N, Valencia 46022, Spain.
EM anrope2@gap.upv.es
RI Hernandez, Carles/AAB-1614-2020; Silla, Federico/L-5469-2014
OI Hernandez, Carles/0000-0001-5393-3195; Silla,
   Federico/0000-0002-6435-1200; Duato, Jose/0000-0002-7785-0607; Flich,
   Jose/0000-0001-8581-6284
FU Spanish MEC; MICINN; European Commission FEDER funds [CSD2006-00046];
   project NaNoC [248972]; European Commission within the Research
   Programme FP7
FX This work was supported by the Spanish MEC and MICINN, as well as by
   European Commission FEDER funds, under Grant CSD2006-00046. It was also
   partly supported by the project NaNoC (project label 248972) which is
   funded by the European Commission within the Research Programme FP7.
CR Benini Luca, 2006, Networks on Chips: Technology and Tools (Systems on Silicon)
   Butts M, 2007, ANN IEEE SYM FIELD P, P55, DOI 10.1109/FCCM.2007.14
   Carloni Luca P, 2008, P 6 IEEE ACM IFIP IN, P215
   Carmona J, 2009, IEEE T COMPUT AID D, V28, P1437, DOI 10.1109/TCAD.2009.2030436
   Chen GQ, 2006, IEEE T VLSI SYST, V14, P161, DOI 10.1109/TVLSI.2005.863750
   Cong J, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P373, DOI 10.1109/ASPDAC.2001.913335
   Cortadella Jordi, 2010, 2010 8th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), P149, DOI 10.1109/MEMCOD.2010.5558639
   Flich J, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P183
   Flich J., 2010, COMPUTATIONAL SCI SE
   Flores A, 2008, J SUPERCOMPUT, V45, P341, DOI 10.1007/s11227-008-0178-0
   Galceran-Oms M, 2011, ACM J EMERG TECH COM, V7, DOI 10.1145/2043643.2043648
   Hegde R, 2000, IEEE T VLSI SYST, V8, P379, DOI 10.1109/92.863617
   Heo SM, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P369, DOI 10.1109/LPE.2005.195549
   Hernandez C., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P35, DOI 10.1109/NOCS.2010.13
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Jacobson HM, 2002, INT SYMP ASYNCHRON C, P3
   Jose AP, 2005, 2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P108
   Kim J, 2005, CONF PROC INT SYMP C, P420, DOI 10.1109/ISCA.2005.35
   Kim J, 2006, CONF PROC INT SYMP C, P4, DOI 10.1145/1150019.1136487
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   Liu C, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P176
   Michelogiannakis G., 2009, SC
   Michelogiannakis G, 2009, INT S HIGH PERF COMP, P151, DOI 10.1109/HPCA.2009.4798250
   Miller JF, 2010, MNEMOSYNE SUPPL, V321, P1, DOI 10.1163/ej.9789004177550.i-248.6
   Mizuno M., 2001, SOL STAT CIRC C 2001
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Nakagawa S.O., 1998, ON CHIP CROSS TALK N
   Pamunuwa D., 2003, VLSI-SOC, P362
   Park D, 2008, CONF PROC INT SYMP C, P251, DOI 10.1109/ISCA.2008.13
   Passas G., 2010, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, P87
   PEIR JK, 1993, J PARALLEL DISTR COM, V19, P1, DOI 10.1006/jpdc.1993.1085
   Roca A, 2011, MICROPROCESS MICROSY, V35, P742, DOI 10.1016/j.micpro.2011.08.011
   Schinkel D, 2009, IEEE T VLSI SYST, V17, P12, DOI 10.1109/TVLSI.2008.2001949
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Simone Medardoni, 2008, P DES AUT TEST EUR C, P1402
   Teodorescu R, 2007, INT SYMP MICROARCH, P27, DOI 10.1109/MICRO.2007.43
   Wang H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P105
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
   Zhang H, 2000, IEEE T VLSI SYST, V8, P264, DOI 10.1109/92.845893
   Zhang H, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P161, DOI 10.1109/LPE.1998.708182
NR 40
TC 6
Z9 6
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 505
EP 515
DI 10.1016/j.sysarc.2013.03.008
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100014
DA 2024-07-18
ER

PT J
AU Hu, JT
   Xue, CJ
   Tseng, WC
   Zhuge, QF
   Zhao, YC
   Sha, EHM
AF Hu, Jingtong
   Xue, Chun Jason
   Tseng, Wei-Che
   Zhuge, Qingfeng
   Zhao, Yingchao
   Sha, Edwin H. -M.
TI Memory access schedule minimization for embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memory scheduling; Memory access latency; Memory controller; Embedded
   systems
ID OPTIMIZATIONS
AB The growing gap between microprocessor speed and DRAM speed is a major problem that computer designers are facing. In order to narrow the gap, it is necessary to improve DRAM's speed and throughput. To achieve this goal, this paper proposes techniques to take advantage of the characteristics of the 3-stage access of contemporary DRAM chips by grouping the accesses of the same row together and interleaving the execution of memory accesses from different banks. A family of Bubble Filling Scheduling (BFS) algorithms are proposed in this paper to minimize memory access schedule length and improve memory access time for embedded systems. When the memory access trace is known in some application-specific embedded systems, this information can be fully utilized to generate efficient memory access schedules. The offline BFS algorithm can generate schedules which are 47.49% shorter than in-order scheduling and 8.51% shorter than existing burst scheduling on average.
   When memory accesses are received by the single memory controller in real time, the memory accesses have to be scheduled as they come. The online BFS algorithm in this paper serves this purpose and generates schedules which are 58.47% shorter than in-order scheduling and 4.73% shorter than burst scheduling on average. To improve the memory throughput and further reduce the memory access schedule, an architecture with dual memory controllers is proposed. According to the experimental results, the dual controller algorithm can generate schedules which are 62.89% shorter than in-order scheduling, 14.23% shorter than burst scheduling, and 10.07% shorter than single controller BFS algorithms on average. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Hu, Jingtong; Tseng, Wei-Che; Sha, Edwin H. -M.] Univ Texas Dallas, Dept Comp Sci, Dallas, TX 75230 USA.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
   [Zhuge, Qingfeng; Sha, Edwin H. -M.] Chongqing Univ, Coll Comp Sci, Chongqing 630044, Peoples R China.
   [Zhao, Yingchao] Caritas Inst Higher Educ, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
C3 University of Texas System; University of Texas Dallas; City University
   of Hong Kong; Chongqing University; Saint Francis University Hong Kong
RP Hu, JT (corresponding author), Univ Texas Dallas, Dept Comp Sci, Dallas, TX 75230 USA.
EM jthu@utdallas.edu; jasonxue@cityu.edu.hk; wxt043000@utdallas.edu;
   qfzhuge@gmail.com; zhaoyingchao@gmail.com; edsha@utdallas.edu
OI Xue, Chun Jason/0000-0002-6431-9868; Hu, Jingtong/0000-0003-4029-4034;
   ZHAO, Yingchao/0000-0001-8362-6735
FU NSF [CNS-1015802]; Texas NHARP [009741-0020-2009]; NSFC [61173014,
   61133005]; Research Grants Council of the Hong Kong Special
   Administrative Region, China [CityU 123609, CityU 123210]; Division Of
   Computer and Network Systems; Direct For Computer & Info Scie & Enginr
   [1015802] Funding Source: National Science Foundation
FX This work is partially supported by NSF CNS-1015802, Texas NHARP
   009741-0020-2009, NSFC 61173014, NSFC 61133005 and grants from the
   Research Grants Council of the Hong Kong Special Administrative Region,
   China [Project No. CityU 123609][Project No. CityU 123210].
CR Burger D, 1997, 1342 U WISC MAD COMP
   Crisp R, 1997, IEEE MICRO, V17, P18, DOI 10.1109/40.641593
   Cuppu V, 2001, IEEE T COMPUT, V50, P1133, DOI 10.1109/12.966491
   DAVIS B, 2001, THESIS U MICHIGAN
   Forsell M. J., 1994, Computer Architecture News, V22, P47, DOI 10.1145/190787.190804
   Grun P, 1998, HARDW SOFTW CODES, P145, DOI 10.1109/HSC.1998.666252
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   Hur I, 2004, INT SYMP MICROARCH, P343
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Peng F.Z., 2009, POWER ENERGY SOC GEN, P1, DOI DOI 10.1109/IWISA.2009.5073000
   Rixner S, 2004, INT SYMP MICROARCH, P355
   RIXNER S, 2000, ISCA 00, P128, DOI DOI 10.1145/339647.339668
   Shao J, 2007, INT S HIGH PERF COMP, P285
   Sheng T., 2007, INT C PAR PROC WORKS, P32
   VERBAUWHEDE IM, 1994, ACM IEEE D, P143
   Zhang Z, 2000, INT SYMP MICROARCH, P32, DOI 10.1109/MICRO.2000.898056
   Zhu ZC, 2005, INT S HIGH PERF COMP, P213
NR 20
TC 4
Z9 5
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2012
VL 58
IS 1
BP 48
EP 59
DI 10.1016/j.sysarc.2011.10.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888FD
UT WOS:000299988300005
DA 2024-07-18
ER

PT J
AU Short, M
AF Short, Michael
TI Analysis and redesign of the 'TTC' and 'TTH' schedulers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded and real-time systems; Cooperative/hybrid schedulers;
   Overheads; Timing analysis
AB The Time-Triggered Cooperative (TTC) and TT Hybrid (TTH) schedulers have previously been described in the literature as highly predictable static schedulers with very low overheads, which are suitable for use in resource-constrained embedded software applications. Although several previous papers have considered these schedulers to a certain degree of depth, to date there has not been (i) a serious comparative investigation of the scheduler properties or (ii) the attempt to apply mainstream scheduling theory within their frameworks. As designs based around the TTC framework seem to be increasing in popularity, with operating systems based around these schedulers now commercially available, these points should be investigated; this is the focus of the current paper. The investigation reveals that although it can be said that the schedulers are predictable, their underlying operation seems to be dynamic in the regular sense of task priorities and employs the Earliest Activation First (EAF) priority assignment rule. In addition, with their present design the TTC/TTH scheduling overheads do not scale well, and can be excessive in comparison to alternative techniques. Motivated by these observations, the paper goes onto describe: (i) a re-design of the schedulers which allows the overheads to scale at an acceptable level, and improves the flexibility of the scheduler, (ii) the formulation and proof of an optimal tie-breaking rule for the schedulers, and (iii) the application of mainstream scheduling theory to yield a schedulability test of improved efficiency. The effectiveness of these modifications is illustrated with a small comparative study. Finally, the paper provides an overview of TTC and TTH properties in comparison to other popular scheduler architectures. These latter points should be of interest to practitioners in the field. (C) 2011 Elsevier B.V. All rights reserved.
C1 Univ Teesside, Elect & Control Grp, Middlesbrough, Cleveland, England.
C3 University of Teesside
RP Short, M (corresponding author), Univ Teesside, Elect & Control Grp, Borough Rd, Middlesbrough, Cleveland, England.
EM m.short@tees.ac.uk
OI Short, Michael/0000-0001-6290-4396
CR Bini E, 2004, EUROMICRO, P196, DOI 10.1109/EMRTS.2004.1311021
   BURNS A, 1995, CONTROL ENG PRACT, V3, P151, DOI 10.1016/0967-0661(94)00072-O
   Buttazzo G., 2005, S COMP SCI
   Eisenbrand F., P 2008 REAL TIM SYST, P397
   Eisenbrand F, 2010, PROC APPL MATH, V135, P1029
   Fan X, 2009, COMPUT NETW, V53, P400, DOI 10.1016/j.comnet.2008.10.018
   Gendy AK, 2008, IEEE T IND INFORM, V4, P37, DOI 10.1109/TII.2008.916053
   Hughes ZM, 2008, T I MEAS CONTROL, V30, P427, DOI 10.1177/0142331207086183
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   Mok A., 1988, PROC 5 IEEE WORKSHOP, P42
   Pont MJ, 2008, ELEKTROTECH INFORMAT, V125, P401, DOI 10.1007/s00502-008-0587-z
   Pont M.J., 2001, PATTERNS TIME TRIGGE
   Sedgewick R., 2002, Algorithms in C++, V3rd
   Short M., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1856, DOI 10.1109/CIT.2010.319
   Short Michael, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P56, DOI 10.1109/RTAS.2010.22
   Short M., 2011, P 13 IEEE I IN PRESS
   Short M, 2010, EUR J OPER RES, V201, P329, DOI 10.1016/j.ejor.2009.03.011
   Stankovic J. A., 1998, Deadline Scheduling for RealTime Systems EDF and Related Algorithms
   TTE Systems Ltd, INFINITTY RTOS PROD
NR 19
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2012
VL 58
IS 1
BP 38
EP 47
DI 10.1016/j.sysarc.2011.08.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888FD
UT WOS:000299988300004
DA 2024-07-18
ER

PT J
AU Grund, D
   Reineke, J
   Gebhard, G
AF Grund, Daniel
   Reineke, Jan
   Gebhard, Gernot
TI Branch target buffers: WCET analysis framework and timing predictability
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Worst-case execution-time (WCET) analysis; Predictability; Branch target
   buffer (BTB)
ID EXECUTION TIME ANALYSIS; PREDICTION; PROCESSOR; SOFTWARE; DESIGN
AB One step in the verification of hard real-time systems is to determine upper bounds on the worst-case execution times (WCET) of tasks. To obtain tight bounds, a WCET analysis has to consider micro-architectural features like caches, branch prediction, and branch target buffers (BTB).
   We propose a modular WCET analysis framework for branch target buffers, which allows for easy adaptability to different BTBs. As an example, we investigate the MOTOROLA POWERPC 56x family (MPC56x), which is used in automotive and avionic systems. On a set of avionic and compiler benchmarks, our analysis improves WCET bounds on average by 17% over no BTB analysis.
   Capitalizing on the modularity of our framework, we explore alternative hardware designs. We propose more predictable designs, which improve obtainable WCET bounds by up to 20%, reduce analysis time considerably, and simplify the analysis. We generalize our findings and give advice concerning hardware used in real-time systems. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Grund, Daniel; Reineke, Jan] Univ Saarland, D-66123 Saarbrucken, Germany.
   [Gebhard, Gernot] Abslnt GmbH, D-66123 Saarbrucken, Germany.
C3 Saarland University
RP Grund, D (corresponding author), Univ Saarland, Campus E1 3, D-66123 Saarbrucken, Germany.
EM grund@cs.uni-saarland.de
FU European Community [FP7/2007-2013, 216008]
FX We thank AbsInt for providing hardware resources and our colleagues for
   discussions about drafts of this article. The research leading to these
   results has received funding from the European Community's Seventh
   Framework Programme FP7/2007-2013, grant agreement no. 216008
   (Predator).
CR [Anonymous], ERCIM DECOS WORKSH D
   [Anonymous], THESIS SAARLAND U
   [Anonymous], 2003, Computer Architecture
   Bate I, 2004, EUROMICRO, P215, DOI 10.1109/EMRTS.2004.1311023
   BELADY LA, 1969, COMMUN ACM, V12, P349, DOI 10.1145/363011.363155
   Bodin F, 2005, EUROMICRO, P33, DOI 10.1109/ECRTS.2005.33
   Burguière C, 2005, 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, Proceedings, P33, DOI 10.1109/RTCSA.2005.5
   Colin A, 2000, REAL-TIME SYST, V18, P249, DOI 10.1023/A:1008149332687
   Cousot P, 2004, INT FED INFO PROC, V156, P359
   Cousot P., 1977, S PRINC PROGR LANG P
   Cousot Patrick, 1978, P 5 ACM SIGACT SIGPL, p84S96, DOI DOI 10.1145/512760.512770
   Edwards SA, 2007, DES AUT CON, P264, DOI 10.1109/DAC.2007.375165
   ENGBLOM J, 2002, THESIS UPPSALA U
   Ermedahl A., 1997, Euro-Par '97 Parallel Processing. Third International Euro-Par Conference. Proceedings, P1298
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   FERDINAND C, 1997, P ACM SIGPLAN WORKSH, P37
   Ferdinand Christian., 2001, EMSOFT 01, P469
   *FREESC SEM, 2007, MPC565 REF MAN
   *FREESC SEM, 1999, RCPU RISC CENTR PROC
   *FREESC SEM, 2007, MPC565 D CUST ERR IN
   GRUND D, 2010, ECRTS 10
   Grund D, 2009, LECT NOTES COMPUT SC, V5673, P120, DOI 10.1007/978-3-642-03237-0_10
   HEALY C, 2000, J REAL TIME SYST, P121
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Li XF, 2005, REAL-TIME SYST, V29, P27, DOI 10.1023/B:TIME.0000048933.15922.f9
   LI YTS, 1995, DES AUT CON, P456
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   MATTSON RL, 1970, IBM SYST J, V9, P78, DOI 10.1147/sj.92.0078
   MUELLER F, 1994, LCTRTS 94
   REINEKE J, 2006, WCET 06
   REINEKE J, 2009, WCET 09
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Reineke J, 2008, LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P51
   SLEATOR DD, 1985, COMMUN ACM, V28, P202, DOI 10.1145/2786.2793
   STEIN I, 2007, WCET 07
   Theiling H, 2002, LECT NOTES COMPUT SC, V2491, P349
   Theiling H., 2002, THESIS U SAARLANDES
   THESING S, 2003, DSN 03, P625
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   White RT, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P192, DOI 10.1109/RTTAS.1997.601358
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
   MALARDALEN WCET BENC
NR 44
TC 9
Z9 11
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2011
VL 57
IS 6
SI SI
BP 625
EP 637
DI 10.1016/j.sysarc.2010.05.013
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 780FU
UT WOS:000291840700006
DA 2024-07-18
ER

PT J
AU Poroor, J
   Jayaraman, B
AF Poroor, Jayaraj
   Jayaraman, Bharat
TI Verifying security properties of internet protocol stacks: The split
   verification approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Protocol stack; Internet protocol; Formal verification; Software
   security; Model-checking; Theorem-proving; Split verification; Stack
   operations model; State transformer; Z notation; Computational tree
   logic
AB We propose a novel method to construct user-space internet protocol stacks whose security properties can be formally explored and verified. The proposed method allows construction of protocol stacks using a C++ subset. We define a formal state-transformer representation of protocol stacks in which the protocol stack is specified in terms of three primary operations, which are constructed from sub-operations, in a compositional manner. We also define a Kripke model that captures the sequencing and attributes of stack operations. We propose a novel approach, called split verification, which combines theorem-proving and model-checking to establish properties for a protocol stack specification. In split verification, properties to be established for the stack are expressed as a combination of properties for primitive operations to be established via theorem-proving as well as temporal properties on operation sequencing, called promotion conditions, to be established via model-checking on the stack operations model. We use abstract Z specifications to represent operation properties and computational tree logic (CTL) formulae to represent promotion conditions. Operation properties are established by checking whether the operation(s) under consideration are correct refinements of the abstract Z specification(s). Our conclusion is that split verification: (a) avoids scalability issues caused by state-space explosion in model-checking and long unwieldy proofs in theorem-proving, and, (b) lowers cost of proof maintenance for localized changes in the stack. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Poroor, Jayaraj] Amrita Vishwa Vidyapeetham, Ctr Cyber Secur, Amritapuri 690525, Kerala, India.
   [Jayaraman, Bharat] SUNY Buffalo, Dept Comp Sci & Engn, Buffalo, NY 14260 USA.
C3 Amrita Vishwa Vidyapeetham; Amrita Vishwa Vidyapeetham Amritapuri; State
   University of New York (SUNY) System; State University of New York
   (SUNY) Buffalo
RP Poroor, J (corresponding author), Amrita Vishwa Vidyapeetham, Ctr Cyber Secur, Clappana PO, Amritapuri 690525, Kerala, India.
EM jayaraj@am.amrita.edu; bharat@buffalo.edu
RI Poroor, Jayaraj/HLQ-2171-2023
CR [Anonymous], THESIS CARNEGIE MELL
   ATIYA D, 2005, ELECT NOTES THEORETI
   BASU A, 1997, P ACM SIGPLAN WORKSH, P87
   Ben-Ari M., 2008, Principles of the Spin Model Checker
   BENOIT J, 2008, ESK SO AFR POW SYST
   Berezin S., 2002, THESIS CARNEGIE MELL
   Biagioni E., 2001, Higher-Order and Symbolic Computation, V14, P309, DOI 10.1023/A:1014403914699
   Birman KennethP., 1999, The horus and ensemble projects: Accomplishments and limitations
   Clarke EM, 1995, LECT NOTES COMPUT SC, V1000, P455
   DAIGLE L, 2007, 4844 RFC INT ARCH BO
   DAS S, 2003, THESIS STANFORD U CA
   DIJKSTRA EW, 1975, COMMUN ACM, V18, P453, DOI [10.1145/360933.360975, 10.1145/390016.808417]
   Freitas L, 2008, FORM ASP COMPUT, V20, P117, DOI 10.1007/s00165-007-0059-y
   Freitas L, 2009, SCI COMPUT PROGRAM, V74, P238, DOI 10.1016/j.scico.2008.08.001
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Halpern J., 1991, Model Checking vs. Theorem Proving: A Manifest, P151
   Hatcliff J., 2000, Higher-Order and Symbolic Computation, V13, P315, DOI 10.1023/A:1026599015809
   Khanvilkar S, 2004, IEEE COMMUN MAG, V42, P146, DOI 10.1109/MCOM.2004.1341273
   Klein G, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P207
   KOLYANG G, 1996, TPHOLS 96, P283
   Leroy X, 2009, J AUTOM REASONING, V43, P363, DOI 10.1007/s10817-009-9155-4
   Lui Sha, 2008, 2008 IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing (SUTC '08), P1
   Madhavapeddy A., 2007, Operating Systems Review, V41, P101, DOI 10.1145/1272998.1273009
   Meisels I., 1997, Z EVES REFERENCE MAN
   Norrish Michael., 2008, A formal semantics for C++
   OWRE S, 1996, LNCS, V1102, P411
   Pnueli A., 1985, Proceedings of the NATO Advanced Study Institute on Logics and Models of Concurrent Systems, P123, DOI DOI 10.1007/978-3-642-82453-1_5
   Rajan S, 1995, LECT NOTES COMPUT SC, V939, P84
   Ridge T, 2008, LECT NOTES COMPUT SC, V5014, P294, DOI 10.1007/978-3-540-68237-0_21
   SAALTINK M, 1997, Z EVES USERS GUIDE
   SALTZER JH, 1975, P IEEE, V63, P1278, DOI 10.1109/PROC.1975.9939
   SMITH G, 2005, LECT NOTES COMPUTER
   Spivey J. M., 1989, The Z Notation: A Reference Manual
   Ten CW, 2007, IEEE SYS MAN CYBERN, P3922
   Tuch H, 2009, J AUTOM REASONING, V42, P125, DOI 10.1007/s10817-009-9120-2
   Visser W, 2000, FIFTEENTH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, P3, DOI 10.1109/ASE.2000.873645
NR 36
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2011
VL 57
IS 3
SI SI
BP 269
EP 281
DI 10.1016/j.sysarc.2010.09.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752PP
UT WOS:000289705000005
DA 2024-07-18
ER

PT J
AU Lotfi-Kamran, P
   Rahmani, AM
   Daneshtalab, M
   Afzali-Kusha, A
   Navabi, Z
AF Lotfi-Kamran, P.
   Rahmani, A. M.
   Daneshtalab, M.
   Afzali-Kusha, A.
   Navabi, Z.
TI EDXY - A low cost congestion-aware routing algorithm for
   network-on-chips
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-chip; Routing algorithm; Adaptive; Dynamic XY; Bursty
   traffic; Non uniform traffic; Low latency routing; Link failure tolerant
ID TURN MODEL
AB In this paper, an adaptive routing algorithm for two-dimensional mesh network-on-chips (NoCs) is presented. The algorithm, which is based on Dynamic XY (DyXY), is called Enhanced Dynamic XY (EDXY). It is congestion-aware and more link failure tolerant compared to the DyXY algorithm. On contrary to the DyXY algorithm, it can avoid the congestion when routing from the current switch to the destination whose X position (Y position) is exactly one unit apart from the switch X position (Y position). This is achieved by adding two congestion wires (one in each direction) between each two cores which indicate the existence of congestion in a row (column). The same wires may be used to alarm a link failure in a row (column). These signals enable the routing algorithm to avoid these paths when there are other paths between the source and destination pair. To assess the latency of the proposed algorithm, uniform, transpose, hotspot, and realistic traffic profiles for packet injection are used. The simulation results reveal that EDXY can achieve lower latency compared to those of other adaptive routing algorithms across all workloads examined, with a 20% average and 30% maximum latency reduction on SPLASH-2 benchmarks running on a 49-core CMP. The area of the technique is about the same as those of the other routing algorithms. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Lotfi-Kamran, P.; Rahmani, A. M.; Daneshtalab, M.; Afzali-Kusha, A.; Navabi, Z.] Univ Tehran, Sch Elect & Comp Engn, Nanoelect Ctr Excellence, Tehran 14174, Iran.
   [Daneshtalab, M.] Univ Turku, Comp Syst Lab, Turku, Finland.
   [Navabi, Z.] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA.
C3 University of Tehran; University of Turku; Northeastern University
RP Lotfi-Kamran, P (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Nanoelect Ctr Excellence, Tehran 14174, Iran.
EM plotfi@computer.org
RI Rahmani, Amir/AAF-4232-2019; Lotfi-Kamran, Pejman/AAB-6745-2022;
   Rahmani, Amir M./AAJ-8426-2020
OI Rahmani, Amir M./0000-0003-0725-1155
CR [Anonymous], IEEE COMPUTERS
   [Anonymous], 1992, Data networks
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Daily W. J., 2004, PRINCIPLES PRACTICES
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Duato J., 1997, INTERCONNECTION NETW
   Dumitras T, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P790
   FEIGE U, 1992, AN S FDN CO, P553
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   GLASS CJ, 1994, J ACM, V41, P874, DOI 10.1145/185675.185682
   GRATZ P, 2008, IEEE 14 INT S HIGH P, P203
   Hu JC, 2004, DES AUT CON, P260
   Intel Corporation, 1991, INT ADV INF
   Kim J., 2005, ISSCC, P150, DOI DOI 10.1109/ISSCC.2005.1493913
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   LIN X, 1993, IEEE T PARALL DISTR, P1105
   Nilsson E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1126
   Sankaralingam K, 2006, INT SYMP MICROARCH, P480
   Schmitz M.T., 2004, System-Level Design Techniques for Energy- Efficient Embedded Systems
   Vangal S., 2007, ISSCC, P98, DOI DOI 10.1109/IS-SCC.2007.373606
   Wu D, 2006, ASIA S PACIF DES AUT, P36, DOI 10.1109/ASPDAC.2006.1594642
NR 22
TC 60
Z9 64
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2010
VL 56
IS 7
SI SI
BP 256
EP 264
DI 10.1016/j.sysarc.2010.05.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 626PK
UT WOS:000279978400005
DA 2024-07-18
ER

PT J
AU Campanile, F
   Coppolino, L
   Giordano, S
   Romano, L
AF Campanile, Ferdinando
   Coppolino, Luigi
   Giordano, Salvatore
   Romano, Luigi
TI A business process monitor for a mobile phone recharging system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 15th Euromicro International Conference on Parallel, Distributed and
   Network-Based Processing
CY FEB 07-09, 2007
CL Naples, ITALY
SP ICAR, Facolta Sci Mat Fis Nat, AMD, STMicroelectronics
DE business process monitoring; Quality of Service; stream processing;
   dependable middleware; mobile phone operators
AB Dependable (i.e. accurate and timely) monitoring is a key aspect of business process management, since it provides information which is crucial for determining the actual Quality of Service (QoS) delivered to individual parties, and for promptly handling off-plan deviations. This paper describes a business process monitor for the recharging system of a mobile phone network provider. The monitored system is currently in operation for the major mobile phone company in Italy, namely Telecom Italia Mobile (TIM). Due to the amazingly high throughput of the monitored system, meeting the performance requirements for the monitor was a challenging issue. A buffer-based implementation of the monitor system failed to meet such requirements. In this paper, we propose a stream-based architecture, which exceeds the performance requirements imposed by the monitored application. The paper provides a detailed description of the monitor system architecture, including a discussion of technology choices, and an experimental evaluation of the performance boost achieved by resorting to a streaming approach. The proposed solution also exploits grammar-based pluggable parsers for rapid and seamless integration of heterogeneous data feeds. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Coppolino, Luigi; Giordano, Salvatore; Romano, Luigi] Univ Naples Parthenope, Ctr Direz Napoli, Dipartimento Tecnol, I-80143 Naples, Italy.
   [Campanile, Ferdinando] Sync Lab SRL, I-80138 Naples, Italy.
C3 Telecom Italia; Parthenope University Naples
RP Romano, L (corresponding author), Univ Naples Parthenope, Ctr Direz Napoli, Dipartimento Tecnol, Isola C4, I-80143 Naples, Italy.
EM f.campanile@synclab.it; luigi.coppolino@uniparthenope.it;
   salvatore.giordano@uniparthenope.it; luigi.romano@uniparthenope.it
RI Coppolino, Luigi/AAI-9532-2021
OI Coppolino, Luigi/0000-0002-2079-8713
CR ABADI DJ, 2005, P 2 BIENN C INN DAT
   ABADI DJ, 2005, CIDR, P277
   [Anonymous], ORACLE TIMESTEN IN M
   [Anonymous], 2000, ASN 1 COMMUNICATION
   Back G, 2002, LECT NOTES COMPUT SC, V2487, P66
   Balazinska M., 2004, ACM SIGMOD INT C MAN, P929
   BRABRAND C, 2005, LNCS, V3774
   Campanile F, 2007, 15TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P412, DOI 10.1109/PDP.2007.16
   Cherniack M., 2003, P 1 BIENN C INN DAT
   FISHER K, 2005, PLDI, P295
   GARCIAMOLINA H, 1992, IEEE T KNOWL DATA EN, V4, P509, DOI 10.1109/69.180602
   *H2 DAT, H2 DAT ENG
   *HSQL, HSQL IN MEM DAT
   Kodaganallur V, 2004, IEEE SOFTWARE, V21, P70, DOI 10.1109/MS.2004.16
   McCann P.J., 2000, SIGCOMM 00, P321
   *STREAMBASE SYST I, 2006, CUST SUCC FIN SERV
   TEAM CT, 1999, SIGMOD 99, P528
   Turmo J, 2006, ACM COMPUT SURV, V38, DOI 10.1145/1132956/1132957
NR 18
TC 7
Z9 7
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2008
VL 54
IS 9
BP 843
EP 848
DI 10.1016/j.sysarc.2008.02.005
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 347GO
UT WOS:000259128800002
DA 2024-07-18
ER

PT J
AU Tian, Y
   Wu, D
   Ng, KW
AF Tian, Ye
   Wu, Di
   Ng, Kam-Wing
TI A novel caching mechanism for peer-to-peer based media-on-demand
   streaming
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE peer-to-peer network; media-on-demand; overlay
ID MULTICAST
AB In recent years, peer-to-peer networks and application-level overlays without dedicated infrastructure have been widely proposed to provide on-demand media services on the Internet. However, the scalability issue, which is caused by the asynchronism and the sparsity of the online peers, is a major problem for deploying P2P-based MoD systems, especially when the media server's capacity is limited. In this paper, we propose a novel probabilistic caching mechanism for P2P-based MoD systems. Theoretical analysis is presented to show that by engaging our proposed mechanism with a flexible system parameter, better scalability could be achieved by a MoD system with less workload imposed oil the server, and the service capacity of the MoD system could be tradeoff with the peers' gossip cost. We verify these properties with simulation experiments. Moreover, we show by simulation results that our proposed caching mechanism could improve the quality of the streaming service conceived by peers when the capacity of the server is limited, but will not cause notable performance degradation under highly lossy network environments, compared with the conventional continuous caching mechanism. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Tian, Ye; Wu, Di; Ng, Kam-Wing] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
C3 Chinese University of Hong Kong
RP Tian, Y (corresponding author), Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
EM ytian@cse.cuhk.edu.hk; dwu@cse.cuhk.edu.hk; kwng@cse.cuhk.edu.hk
RI Wu, Di/G-6666-2011; Tian, Ye/B-3729-2015; Tian, Ye/ABI-7936-2020
OI Tian, Ye/0000-0002-3428-1889
CR Ahlswede R, 2000, IEEE T INFORM THEORY, V46, P1204, DOI 10.1109/18.850663
   ANNAPUREDDY S, 2007, P WWW 07 BANFF ALB C
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Chi HC, 2007, IEEE J SEL AREA COMM, V25, P119, DOI 10.1109/JSAC.2007.070112
   CHO K, 2006, P ACM SIGCOMM 06 PIS
   CHU Y, 2004, P USENIX 04 BOST MA
   Chu YH, 2002, IEEE J SEL AREA COMM, V20, P1456, DOI 10.1109/JSAC.2002.803066
   Cui Y, 2004, IEEE J SEL AREA COMM, V22, P91, DOI 10.1109/JSAC.2003.818799
   DO T, 2004, P ICC 04 PAR FRANC J
   GKANTSIDIS C, 2005, P IEEE INFOCOM 05 MI
   GKANTSIDIS C, 2006, P IEEE INFOCOM 06 BA
   Guo L, 2006, IEEE T KNOWL DATA EN, V18, P669, DOI 10.1109/TKDE.2006.79
   GUO Y, 2003, P WWW 03 BUD HUNG MA
   LIAO CS, 2006, P ICPADS 06 MINN MN
   Liu JC, 2006, MULTIMED TOOLS APPL, V29, P211, DOI 10.1007/s11042-006-0013-7
   PADMANABHAN V, 2002, P NOSSDAV 02 MIAM FL
   PARKER A, 2004, TRUE PICTURE PEER PE
   RATNASAMY S, 2001, P ACM SIGCOMM 01 SAN
   STOICA L, 2001, P ACM SIGCOMM 01 SAN
   TU Y, 2005, ACM T MULT COMP COMM, V354
   WANG D, 2006, P ICME 06 TOR CAN JU
   YU HL, 2006, P EUR LEUV BELG APR
   ZEGURA EW, 1996, P IEEE INFOCOM 96 SA
   ZHANG X, 2005, P IEEE INFOCOM 05 MI
NR 24
TC 10
Z9 12
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 55
EP 69
DI 10.1016/j.sysarc.2007.03.008
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400005
DA 2024-07-18
ER

PT J
AU Li, WT
   Rezaei, M
   Kavi, K
   Naz, A
   Sweany, P
AF Li, Wentong
   Rezaei, Mehran
   Kavi, Krishna
   Naz, Afrin
   Sweany, Philip
TI Feasibility of decoupling memory management from the execution pipeline
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE memory management; software allocators; hardware allocators; cache
   pollution
AB In conventional architectures, the central processing unit (CPU) spends a significant amount of execution time allocating and de-allocating memory. Efforts to improve memory management functions using custom allocators have led to only small improvements in performance. In this work, we test the feasibility of decoupling memory management functions from the main processing element to a separate memory management hardware. Such memory management hardware can reside on the same die as the CPU, in a memory controller or embedded within a DRAM chip. Using Simplescalar, we simulated our architecture and investigated the execution performance of various benchmarks selected from SPE-CInt2000, Olden and other memory intensive application suites.
   Hardware allocator reduced the execution time of applications by as much as 50%. In fact, the decoupled hardware results in a performance improvement even when we assume that both the hardware and software memory allocators require the same number of cycles. We attribute much of this improved performance to improved cache behavior since decoupling memory management functions reduces cache pollution caused by dynamic memory management software. We anticipate that even higher levels of performance can be achieved by using innovative hardware and software optimizations. We do not show any specific implementation for the memory management hardware. This paper only investigates the potential performance gains that can result from a hardware allocator. (C) 2007 Elsevier B.V. All rights reserved.
C1 Univ N Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA.
C3 University of North Texas System; University of North Texas Denton
RP Kavi, K (corresponding author), Univ N Texas, Dept Comp Sci & Engn, POB 311366, Denton, TX 76203 USA.
EM kavi@cse.unt.edu
RI Rezaei, Mehran/KVY-9152-2024
CR Balakrishnan S, 2006, CONF PROC INT SYMP C, P302, DOI 10.1145/1150019.1136512
   Burger D., 1997, CS1342 U WISC MAD
   Cam H., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P274, DOI 10.1109/ICCD.1999.808436
   Chang JM, 1996, IEEE T COMPUT, V45, P357, DOI 10.1109/12.485574
   DONAHUE S, 2002, P 2 WORKSH MEM PERF
   FENG Y, 2005, P 2005 WORKSH MEM SY, P68, DOI DOI 10.1145/1111583.1111594
   LAI VH, 2003, 77 WASH U DEP COMP S
   LEA D, MOM ALL
   MAVI KM, 2000, P 8 INT C ADV COMP C, P87
   PATTERSON D, 1997, CASE INTELLIGENT RAM, P34
   Rezaei M, 2006, J SYST ARCHITECT, V52, P41, DOI 10.1016/j.sysarc.2005.02.004
   Shalan M., 2000, P INT C COMP ARCH SY, P180
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   WILSON PR, 1995, DYNAMIC STORAGE ALLO, P986
   YEHIAY S, MEDEA WROKSH
   [No title captured]
NR 16
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2007
VL 53
IS 12
BP 927
EP 936
DI 10.1016/j.sysarc.2007.03.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 223FB
UT WOS:000250353900004
DA 2024-07-18
ER

PT J
AU Seceleanu, T
AF Seceleanu, Tiberiu
TI The <i>SegBus</i> platform -: architecture and communication mechanisms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE platform design; segmented bus; on-chip communication; FPGA
ID SEGMENTED BUS; SYSTEM; DESIGN
AB In this study, we introduce the SegBus architecture, a synchronous segmented bus platform for systems on chip. We present the envisioned structure in detail, and also address aspects of communication on the platform. The motivation behind SegBus is the search for performance improvements, in several directions, such as global throughput, power consumption, modularity, adaptability. By means of an example, we illustrate the capabilities of the described architecture. The implementation strategy targets FPGA technology, and allows for the utilization of multiple clock domains. The platform emerges as a highly design-time configurable system, adaptable to various design constraints. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Turku, Dept Informat Technol, FIN-20520 Turku, Finland.
C3 University of Turku
RP Seceleanu, T (corresponding author), Univ Turku, Dept Informat Technol, Lemminkaisenkatu 14B,5th Floor, FIN-20520 Turku, Finland.
EM tiberiu.seceleanu@utu.fi
OI seceleanu, tiberiu/0000-0003-1996-1234
CR *ALT CORP, 2001, TECHN MAK CLOCK SWIT
   *ALT CORP, 2005, STRAT DEV HDB
   *AM NAT STAND I, 1986, SMALL COMP SYST INT
   *ARM LTD, 1999, AMBA SPEC REV 2 0
   BAINBRIDGE WJ, 1998, P INT S ADV RES AS C
   CHAPIRO D, 1984, THESIS STANDFORD U
   Dally W.J., 1998, Digital System Engineering
   DALLY WJ, 1986, DISTRIB COMPUT, V1, P187, DOI 10.1007/BF01660031
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   EWERING C, 1990, ICCCAD, P58
   HSIEH CT, 2000, P DES
   JANTSCH A, 2002, NETWORKS CHIP
   Jone WB, 2003, ACM T DES AUTOMAT EL, V8, P38, DOI 10.1145/606603.606606
   KARTASHEV SI, 1979, IEEE T COMPUT, V28, P704, DOI 10.1109/TC.1979.1675238
   KATSINIS C, 1997, 9 INT C PAR DISTR CO
   Kessels J, 2003, LECT NOTES COMPUT SC, V2799, P141
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   KRISHNAMURTI R, 1992, IEEE T COMPUT, V41, P1572, DOI 10.1109/12.214665
   LINDROTH T, 2006, THESIS U TURKU
   PLOSILA J, 2003, IEEE J DESIGN TEST C, P44
   RABAEY JM, 2004, INTERCONNECT CENTRIC, P5
   Rämö S, 2004, 22ND NORCHIP CONFERENCE, PROCEEDINGS, P237, DOI 10.1109/NORCHP.2004.1423867
   Seceleanu T, 2005, IEEE INT SOC CONF, P129
   Seceleanu T, 2004, IEEE INT SOC CONF, P205, DOI 10.1109/SOCC.2004.1362409
   Seceleanu T, 2002, P IEEE INT ASIC C&E, P216, DOI 10.1109/ASIC.2002.1158059
   Sgroi M, 2001, DES AUT CON, P667, DOI 10.1109/DAC.2001.935591
   SHIN ES, 2002, ISSS 02 KYOT JAP
   SRINIVASAN S, P DATE 2005, P218
   Swaminathan AD, 2006, IEEE INT SOC CONF, P229
   VINCENTELLI AS, 2002, EEDESIGN EETIMES FEB
   Wang H, 2004, ASIA S PACIF DES AUT, P759
   YEH CH, P 2 AIZU INT S PAR A, P58
   ZIMMERMANN H, 1980, IEEE T COMMUNICATION, V28
NR 33
TC 9
Z9 9
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2007
VL 53
IS 4
BP 151
EP 169
DI 10.1016/j.sysarc.2006.07.002
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 152AA
UT WOS:000245331200001
DA 2024-07-18
ER

PT J
AU Fang, CL
   Liang, DR
   Lin, FY
   Lin, CC
AF Fang, Chen-Liang
   Liang, Deron
   Lin, Fengyi
   Lin, Chien-Cheng
TI Fault tolerant Web Services
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE fault-tolerance; Web Services; SOAP; automatic error detection and
   recovery; checkpointing; distributed computing environment
ID AVAILABILITY
AB Zwass suggested that middleware and message service is one of the five fundamental technologies used to realize Electronic Commerce (EC). The Simple Object Access Protocol (SOAP) is recognized as a more promising middleware for EC applications among other leading candidates such as CORBA. Many recent polls reveal however that security and reliability issues are major concerns that discourage people from engaging in EC transactions. We notice that the fault-tolerance issue is somewhat neglected in the current standard, i.e., SOAP 1.2. We therefore propose a fault tolerant Web Services called fault tolerant SOAP or FT-SOAP through which Web Services can be built with higher resilience to failure. FT-SOAP is based on our previous experience with an object fault tolerant service (OFS) and OMG's fault tolerant CORBA (FT-CORBA). There are many architectural differences between SOAP and CORBA. One of the major contributions of this work is to discuss the impact of these architectural differences on FT-SOAP design. Our experience shows that Web Services built on a SOAP framework enjoy higher flexibility compared to those built on CORBA. We also point out the limitations of the current feature sets of SOAP 1.2, e.g. the application of the intermediary. In addition, we examine two implementation approaches; namely, one based on the SOAP 1.2's intermediary, and the other on Axis handler. We conclude that the intermediary approach is infeasible due to the backward compatibility issue. We believe our experience is valuable not only to the fault-tolerance community, but also to other communities as well, in particular, to those who are familiar with the CORBA platform. (C) 2006 Elsevier B.V. All rights reserved.
C1 Acad Sinica, Inst Informat Sci, Taipei 11529, Taiwan.
   Jin Wen Inst Technol, Dept Informat Management, Taipei, Taiwan.
   Natl Taiwan Ocean Univ, Dept Comp & Informat Sci, Chilung, Taiwan.
   Chihlee Inst Technol, Dept Accounting Informat Syst, Taipei, Taiwan.
C3 Academia Sinica - Taiwan; National Taiwan Ocean University
RP Liang, DR (corresponding author), Acad Sinica, Inst Informat Sci, Taipei 11529, Taiwan.
EM drliang@iis.sinica.edu.tw; fang@jwit.edu.tw
CR Aghdaie N, 2002, IEEE IC COMP COM NET, P63, DOI 10.1109/ICCCN.2002.1043047
   [Anonymous], 2002, Computer and Communications Security, DOI [DOI 10.1145/586110.586140, 10.1145/586110.586140]
   *AP, 2003, AX ARCH GUID AP AX 1
   Birman K, 2004, PROC INT CONF SOFTW, P17, DOI 10.1109/ICSE.2004.1317410
   *CERT COORD CTR, CERT CC STAT 1988 20
   CRISTIAN F, 1991, COMMUN ACM, V34, P56, DOI 10.1145/102792.102801
   *CRM TOD, 2003, US INT US WILL SHOP
   Davis D, 2002, CCGRID 2002: 2ND IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, PROCEEDINGS, P407, DOI 10.1109/CCGRID.2002.1017169
   DIALANI V, 2002, 8 INT 12 EUR C EURO, P889
   *IONA TECHN LTD IS, 1994, INTR ORB IS
   JAMJOOM H, 2000, CSETR42700 U MICH
   LANDIS S, 1997, THEORY PRACTICE OBJE
   Liang D, 1999, J SYST SOFTWARE, V48, P197, DOI 10.1016/S0164-1212(99)00058-8
   LIANG D, 2004, IISTR04003 AC SIN
   LIANG D, 1998, INFORMATION SOFTWARE, P20
   Marchetti C, 2003, J INF SCI ENG, V19, P39
   Merideth MG, 2005, 24TH IEEE SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, P131, DOI 10.1109/RELDIS.2005.28
   *MICR INC, 2003, LOGG APPL BLOCK INTR
   *MICR INC, 2003, DCOM TECHN DOC
   *MICR INC, 2002, CLUST SERV CAUS CPU
   Narasimhan P, 1997, PROCEEDINGS OF THE THIRD USENIX CONFERENCE ON OBJECT-ORIENTED TECHNOLOGIES AND SYSTEMS (COOTS), P245
   Natarajan B, 2000, DOA'00: INTERNATIONAL SYMPOSIUM ON DISTRIBUTED OBJECTS AND APPL ICATIONS, PROCEEDINGS, P39, DOI 10.1109/DOA.2000.874174
   Northcutt S., 2002, Network Intrusion Detection: An Analyst's Handbook
   *OBJ MAN GROUP, 2004, FORMAL040321 OMG TEC
   *OBJ MAN GROUP, 2004, FORMAL20040312 CORBA
   *OBJ MAN GROUP, 2004, MARS040401 OMG TECHN
   PERRIG A, 2001, 7 ANN ACM INT C MOB
   POWELL D, 1988, P 18 INT S FAULT TOL, P246
   SALAMONE S, 2000, INTERNET WEEK   0508
   Santos GT, 2005, NINTH IEEE INTERNATIONAL EDOC ENTERPRISE COMPUTING CONFERENCE, PROCEEDINGS, P95, DOI 10.1109/EDOC.2005.15
   W3C, 2003, WEB SERV DESCR LANG
   *W3C, 2001, SOAP SEC EXT DIG SOF
   W3C, 2003, SIMPL OBJ ACC PROT S
   Zwass V., 1996, International Journal of Electronic Commerce, V1, P3
   ZWUCJY E, 2000, BUILDING INTERNET FI
NR 35
TC 34
Z9 36
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2007
VL 53
IS 1
BP 21
EP 38
DI 10.1016/j.sysarc.2006.06.001
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 130TY
UT WOS:000243823100002
DA 2024-07-18
ER

PT J
AU Papadakis, N
   Litke, A
   Skoutas, D
   Varvarigou, T
AF Papadakis, Nikolaos
   Litke, Antonios
   Skoutas, Dimitrios
   Varvarigou, Theodora
TI MEMPHIS: A mobile agent-based system for enabling acquisition of
   multilingual content and providing flexible format internet premium
   services
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB Mobile Agent technology is an interesting concept for large network-based system structures. In this paper we describe a Java-based agent environment which integrates agent execution platforms into World Wide Web servers promoting a world wide infrastructure for Mobile Agents. This system has been developed within the framework of MEMPHIS IST project, which involves the definition, development and validation of a new system for commercially significant multilingual premium services, focused on thin clients such as mobile phones, Personal Digital Assistants, etc. The concept relies on the extraction of multilingual information from various web-based content sources in different formats. The system is composed by three different Modules, namely the Acquisition, the Transformation and the Distribution Module. The content acquisition is based on dynamic user profiles. The acquired content is transformed into a meta-representation, which enables content storage independent both of source and destination format and language. The output format is based on the requirements of employed thin client terminals and the output document is distributed via the appropriate networks. The end-user receives the required information as premium services via the chosen output medium. The system supports both pull and push services. An evaluation of the system is also presented. (c) 2005 Elsevier B.V. All rights reserved.
C1 Natl Tech Univ Athens, Dept Elect & Comp Engn, GR-15773 Athens, Greece.
C3 National Technical University of Athens
RP Papadakis, N (corresponding author), Natl Tech Univ Athens, Dept Elect & Comp Engn, 9 Heroon Polytechneiou Str, GR-15773 Athens, Greece.
EM nkpap@telecom.ntua.gr
RI Papadakis, Nikolaos/AAU-6999-2020
OI Skoutas, Dimitrios/0000-0002-6118-5227; Papadakis,
   Nikolaos/0000-0002-0497-9565; Litke, Antonios/0000-0002-7658-2559
CR AHRENS JH, 1975, MERGING SORTING APPL
   Alam H, 2003, PROC INT CONF DOC, P1153
   ALKOFAHI K, 2001, P 10 INT C INF KNOWL
   [Anonymous], 1995, ALGORITHMS KNAPSACK
   BATAGELJ V, 1992, COMPUTATIONAL LINGUI, V18
   Brooks RR, 2004, IEEE INTERNET COMPUT, V8, P54, DOI 10.1109/MIC.2004.1297274
   BUTTLER D, 2001, FULLY AUTOMATED OBJE
   CAVNAR WB, 1994, 1994 S DOC AN INF RE
   CHOI KS, 2000, P 8 ACM INT C MULT O
   CHURCHER G, 1994, P 1994 AISB WORKSH C
   Düsterhöft A, 2000, 11TH INTERNATIONAL WORKSHOP ON DATABASE AND EXPERT SYSTEMS APPLICATION, PROCEEDINGS, P133, DOI 10.1109/DEXA.2000.875016
   Etzioni O, 1996, COMMUN ACM, V39, P65, DOI 10.1145/240455.240473
   FARKAS J, 1995, P 1995 C CTR ADV STU
   Gong YH, 2001, PROC INT CONF DOC, P903
   Gruser JR, 1998, 3RD IFCIS INTERNATIONAL CONFERENCE ON COOPERATIVE INFORMATION SYSTEMS - PROCEEDINGS, P14, DOI 10.1109/COOPIS.1998.706180
   Hahn U, 2000, COMPUTER, V33, P29, DOI 10.1109/2.881692
   Hammer J., 1997, EXTRACTING SEMISTRUC
   HAN W, 2001, WRAPPING WEB DATA XM
   HATTORI M, 2003, CONTEXT AWARE AGENT, P547
   HAYES J, 1993, LANGUAGE RECOGNITION
   *IKV TECHN AG, GRASSH
   Johnson S., 1993, SOLVING PROBLEM LANG
   KASPER W, 2003, P ASWN 2003 3 WORKSH
   KASPER W, 2002, P KONVENS 2002 SAARB
   KASPER W, 2004, P 4 INT C LANG RES E, P1939
   KO Y, 2000, P 17 C COMP LING JUL, V1
   Kushmerick N, 2000, ARTIF INTELL, V118, P15, DOI 10.1016/S0004-3702(99)00100-9
   *MEMPHIS, MULT CONT FLEX FORM
   Nobile N, 1997, PROC INT CONF DOC, P258, DOI 10.1109/ICDAR.1997.619852
   Padovitz A, 2003, 14TH INTERNATIONAL WORKSHOP ON DATABASE AND EXPERT SYSTEMS APPLICATIONS, PROCEEDINGS, P669, DOI 10.1109/DEXA.2003.1232098
   PAPADAKIS N, IN PRESS IEEE T KNOW
   POUTSMA A, 2000, P 17 C COMP LING JUL, V2
   Rahman AFR, 2001, PROC INT CONF DOC, P1064, DOI 10.1109/ICDAR.2001.953949
   SAHAGUET A, 1999, BUILDING LIGHT WEIGH
   SLOCULN J, 1985, COMPUTATIONAL LINGUI, V11
   [No title captured]
NR 36
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2006
VL 52
IS 6
BP 315
EP 331
DI 10.1016/j.sysarc.2005.05.007
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 047XO
UT WOS:000237912200001
DA 2024-07-18
ER

PT J
AU Puente, V
   Gregorio, JA
   Vallejo, F
   Beivide, R
   Izu, C
AF Puente, V.
   Gregorio, J. A.
   Vallejo, F.
   Beivide, R.
   Izu, C.
TI High-performance adaptive routing for networks with arbitrary topology
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE irregular topologies; routing; flow control; deadlock; cluster
   computing; networks of workstations; local area networks
AB A strategy to implement adaptive routing in irregular networks is presented and analyzed in this work. A simple and widely applicable deadlock avoidance method, applied to a ring embedded in the network topology, constitutes the basis of this high-performance packet switching. This adaptive router improves the network capabilities by allocating more resources to the fastest and most used virtual network, thus narrowing the performance gap with regular topologies. A thorough simulation process, which obtains statistically reliable measurements of irregular network behavior, has been carried out to evaluate it and compare with other state-of-the-art techniques. In all the experiments, our router exhibited the best behavior in terms of maximum/sustained performance and sensitivity to the network topology. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Adelaide, Dept Comp Sci, Adelaide, SA 5005, Australia.
   Univ Cantabria, Comp Architecture Grp, Santander 39005, Spain.
C3 University of Adelaide; Universidad de Cantabria
RP Izu, C (corresponding author), Univ Adelaide, Dept Comp Sci, Adelaide, SA 5005, Australia.
EM vpuente@atc.unican.es; jagm@atc.unican.es; fernando@atc.unican.es;
   mon@atc.unican.es; cruz@cs.adelaide.edu.au
RI Izu, Cruz/H-5673-2013
OI Izu, Cruz/0000-0002-7492-8886; Gregorio, Jose Angel/0000-0003-2214-303X
CR Adiga N.R., 2002, SUPERCOMPUTING 2002
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   BOLLOBAS B, 1987, COMBINATORICA, V7, P327, DOI 10.1007/BF02579321
   CARRION C, 1997, HIPC97 DEC
   CHERKASOVA L, 1995, P 29 HAW INT C SYST
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   *DOPH NICS INC, 1996, DOLPH SCI INT WHIT P
   DUATO J, 1996, IEEE T PARALLEL DIST, V7
   Glass C. J., 1992, INT S COMP ARCH
   KERMANI P, 1979, COMPUT NETWORKS ISDN, V3, P267, DOI 10.1016/0376-5075(79)90032-1
   KOCAY W, 1992, DISCRETE MATH, V101, P171, DOI 10.1016/0012-365X(92)90601-B
   KOIBUCHI M, 2001, INT C PAR PROC SEPT
   NISHI H, 2000, COOL CHIPS, V3
   Petrini F, 2002, IEEE MICRO, V22, P46, DOI 10.1109/40.988689
   PUENTE V, 2001, J PARALLEL DISTRIB C, V61
   PUENTE V, 1999, P 1999 INT C SUP JUN
   PUENTE V, 2002, P IEEE 10 EUR WORKSH
   PUENTE V, 2000, P 2000 INT C SUP COM
   Qiao WJ, 1999, IEEE T PARALL DISTR, V10, P1138, DOI 10.1109/71.809573
   ROSCOE AW, 1987, ROUTING MESSAGES NET
   SANCHO JC, 2000, CANPC 00 JAN
   SCHROEDER MD, 1990, 59 SRC DEC
   SILLA F, 1997, HIPC DEC 1997
   SOLE J, 1997, RR9017 UPC DAC
   TSENG Y, 1996, IEEE T PARALLEL DIST, V7
   WARNAKULASURIYA S, 1999, P INT C PAR PROC SEP
NR 26
TC 9
Z9 10
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2006
VL 52
IS 6
BP 345
EP 358
DI 10.1016/j.sysarc.2005.09.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 047XO
UT WOS:000237912200003
DA 2024-07-18
ER

PT J
AU De Florio, V
   Blondia, C
AF De Florio, V
   Blondia, C
TI The algorithm of pipelined gossiping
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE algorithms; combinatorics; gossiping; inter-process communication;
   finite-state automata
AB A family of gossiping algorithms depending on a parameter permutation is introduced, formalized, and discussed. Several of its members are analyzed and their asymptotic behaviour is revealed, including a member whose model and performance closely follows the one of hardware pipelined processors. This similarity is exposed. An optimizing algorithm is finally proposed and discussed as a general strategy to increase the performance of the base algorithms. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Antwerp, Dept Math & Comp Sci, Performance Anal Telecommun Syst Grp, B-2020 Antwerp, Belgium.
   Interdisciplinary Inst BroadBand Technol, B-9050 Ghent, Belgium.
C3 University of Antwerp
RP De Florio, V (corresponding author), Univ Antwerp, Dept Math & Comp Sci, Performance Anal Telecommun Syst Grp, Middelheimlaan 1, B-2020 Antwerp, Belgium.
EM vincenzo.deflorio@ua.ac.be
OI De Florio, Vincenzo/0000-0003-1443-9367
CR [Anonymous], 1973, FUNDAMENTAL ALGORITH
   Bermond JC, 1998, SIAM J COMPUT, V27, P917, DOI 10.1137/S0097539795283619
   De Florio V., 1995, Complex Systems, V9, P91
   De Florio V., 1998, IEE Proceedings-Software, V145, P203, DOI 10.1049/ip-sen:19982441
   De Florio V, 2000, LECT NOTES COMPUT SC, V1823, P313
   Gonzalez TF, 2003, IEEE T PARALL DISTR, V14, P701, DOI 10.1109/TPDS.2003.1214321
   Graham I., 1990, TRANSPUTER HDB
   GREEN DH, 1986, MATH ANAL ALGORITHMS
   HEDETNIEMI S, 1988, NETWORKS, V18, P419
   HOPFIELD JJ, 1985, BIOL CYBERN, V52, P141
   HOPFIELD JJ, 1982, P NATL ACAD SCI USA, V79, P554
   Hromkovic J., 1996, Combinatorial Network Theory, P125
   JOHNSON BW, 1989, DESIGN ANAL FAULT TO
   KRUMME DW, 1992, SIAM J COMPUT, V21, P111, DOI 10.1137/0221010
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P384
   PAGE ES, 1979, INTRO COMPUTATIONAL
   Patterson DavidA., 1996, Computer architecture: a quantitative approach, V2nd
   PURDON PW, 1985, ANAL ALGORITHMS
   Rojas R., 1996, NEURAL NETWORKS, P149, DOI 10.1007/978-3-642-61068-4{\_}7
   ROSENBLATT F, 1958, PSYCHOL REV, V65, P386, DOI 10.1037/h0042519
   Sima D., 1997, ADV COMPUTER ARCHITE
   *SUN MICR, 1994, SUNOS 5 5 1 MAN PAG
   Tanenbaum A. S., 1996, Computer Networks
   VILENKIN VY, 1971, COMBINATORICS
NR 24
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2006
VL 52
IS 4
BP 235
EP 256
DI 10.1016/j.sysarc.2005.08.001
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 032PA
UT WOS:000236785400003
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Józwiak, L
   Bieganski, S
   Chojnacki, A
AF Józwiak, L
   Bieganski, S
   Chojnacki, A
TI Information-driven circuit synthesis with the pre-characterized gate
   libraries
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Euromicro Symposium on Digital System Design
CY SEP 01-06, 2003
CL BELEK, TURKEY
ID FUNCTIONAL DECOMPOSITION; GENERAL DECOMPOSITION
AB The opportunities created by modern microelectronic technology cannot effectively be exploited, because of weaknesses in traditional circuit synthesis methods used in today's CAD tools. In this paper, a new information-driven circuit synthesis method is discussed that targets combinational circuits implemented with gates from the pre-characterized gate libraries. The method is based on our original information-driven approach to circuit synthesis, bottom up general functional decomposition and theory of information relationship measures. It differs considerably from all other known methods. The experimental results from the automatic circuit synthesis tool that implements the method demonstrate that the information-driven general decomposition produces very fast and compact gate-based circuits. (c) 2004 Elsevier B.V. All rights reserved.
C1 Eindhoven Univ Technol, Fac Elect Engn, NL-5600 MB Eindhoven, Netherlands.
   PDF Solut Inc, San Jose, CA USA.
C3 Eindhoven University of Technology
RP Eindhoven Univ Technol, Fac Elect Engn, EH 9-24,POB 513, NL-5600 MB Eindhoven, Netherlands.
EM l.jozwiak@tue.nl
CR ASHENHURST RL, 1959, P INT S THEOR SWITCH, P74
   Bertacco V, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P78, DOI 10.1109/ICCAD.1997.643371
   BRZOZOWSKI J, 1997, CS9701
   CHANG SC, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P159, DOI 10.1109/ICCD.1992.276240
   CHOJNACKI A, 2000, 30 IEEE INT S MULT L
   CURTIS HA, 1961, J ACM, V8, P484, DOI 10.1145/321088.321091
   ECKL K, 1997, P INT WORKSH LOG SYN
   Fujita M., 2002, LOGIC SYNTHESIS VERI
   Hartmanis J., 1966, ALGEBRAIC STRUCTURE
   Józwiak L, 2004, J SYST ARCHITECT, V50, P445, DOI [10.1016/j.sysarc.2003.11.002, 10.1016/j.sysarc.20O3.11.002]
   Józwiak L, 2003, J SYST ARCHITECT, V49, P227, DOI 10.1016/S1383-7621(03)00070-5
   Józwiak L, 2003, J SYST ARCHITECT, V49, P247, DOI 10.1016/S1383-7621(03)00071-7
   Jozwiak L, 1997, EUROMICRO CONF PROC, P13, DOI 10.1109/EURMIC.1997.617209
   Jozwiak L, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P30, DOI 10.1109/DSD.2001.952114
   Józwiak L, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P383, DOI 10.1109/DATE.2001.915053
   Jozwiak L., 1992, Proceedings. The European Conference on Design Automation (Cat. No.92TH0414-3), P114, DOI 10.1109/EDAC.1992.205905
   JOZWIAK L, 1995, VLSI DESIGN, V3
   JOZWIAK L, 1998, IEEE INT S MULT VAL
   JOZWIAK L, 1996, IWLAS 96, P30
   JOZWIAK L, 1999, 25 EUROMICRO C MIL I, P150
   KRAVETS VN, 2000, DATE 2000 C PAR FRAN, P208
   Lai YT, 1996, IEEE T COMPUT AID D, V15, P977, DOI 10.1109/43.511577
   LAI YT, 1993, ACM IEEE D, P642
   Legl C, 1998, IEEE T VLSI SYST, V6, P354, DOI 10.1109/92.711307
   LUBA T, 1990, P IFIP WORK C LOG AR, P77
   Minato S, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P111, DOI 10.1109/ICCAD.1998.742859
   MTFING RH, 1985, ANN OPER RES, V4, P195
   *N CAR STAT U, COLL BENCHM LAB
   Perkowski M, 1997, INT SYM MVL, P13, DOI 10.1109/ISMVL.1997.601367
   POVAROV GN, 1954, LECT USSR ACAD SCI, V44
   Rawski M, 2001, J SYST ARCHITECT, V47, P137, DOI 10.1016/S1383-7621(00)00062-X
   RAWSKI M, 1999, 25 EUROMICRO C MIL I
   ROTH JP, 1962, IBM J RESEARCH DEV, V23
   RZECHOWSKI R, 1999, 25 EUROMICRO C MIL I, P368
   SASAO T, 1993, LOGIC SYNTHESIS VLSI
   Sawada H, 1997, IEICE T INF SYST, VE80D, P1017
   Sawada H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P353, DOI 10.1109/ICCAD.1995.480140
   Scholl C, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P743, DOI 10.1109/DATE.1998.655941
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   SHANNON CE, 1949, BELL SYST TECH J, V28, P59, DOI 10.1002/j.1538-7305.1949.tb03624.x
   SHEN WZ, 1995, 32 ACM IEEE DES AUT
   STANION T, 1995, DES AUT CON, P60
   Volf F, 1995, VLSI DES, V3, P267, DOI 10.1155/1995/19823
   VOLF F, 1995, P 8 IEEE INT ASIC C
   WURTH B, 1999, ACM T DESING AUTOMAT, V4
   Yamashita S, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P59, DOI 10.1109/ASPDAC.1998.669399
   Yang CG, 2002, IEEE T COMPUT AID D, V21, P866, DOI 10.1109/TCAD.2002.1013899
NR 47
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-JUL
PY 2005
VL 51
IS 6-7
BP 405
EP 423
DI 10.1016/j.sysarc.2004.07.003
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 936ZD
UT WOS:000229893300006
DA 2024-07-18
ER

PT J
AU Rawski, M
   Selvaraj, H
   Luba, T
AF Rawski, M
   Selvaraj, H
   Luba, T
TI An application of functional decomposition in ROM-based FSM
   implementation in FPGA devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Euromicro Symposium on Digital System Design
CY SEP 01-06, 2003
CL BELEK, TURKEY
DE logic synthesis; FPGAs; functional decomposition; ROM; finite state
   machine
AB Modern FPLD devices have very complex structure. They combine PLA like structures, as well as FPGA and even memory-based structures. However lack of appropriate synthesis methods do not allow fully exploiting the possibilities the modern FPLDs offer. The paper presents a general method for the synthesis targeted to implementation of sequential circuits using embedded memory blocks. The method is based on the serial decomposition concept and relies on decomposing the memory block into two blocks: a combinational address modifier and a smaller memory block. An appropriately chosen decomposition strategy may allow reducing the required memory size at the cost of additional logic cells for address modifier implementation. This makes possible implementation of FSMs that exceed available memory by using embedded memory blocks and additional programmable logic. (c) 2004 Elsevier B.V. All rights reserved.
C1 Warsaw Univ Technol, Inst Telecommun, PL-00665 Warsaw, Poland.
   Univ Nevada, Las Vegas, NV 89154 USA.
C3 Warsaw University of Technology; Nevada System of Higher Education
   (NSHE); University of Nevada Las Vegas
RP Warsaw Univ Technol, Inst Telecommun, Nowowiejska 15-19, PL-00665 Warsaw, Poland.
EM rawski@tele.pw.edu.pl
RI Rawski, Mariusz/H-3801-2012
OI Rawski, Mariusz/0000-0002-7489-0785
CR [Anonymous], 1994, Synthesis and optimization of digital circuits
   BRZOZOWSKI I, 1999, P EUR C MIL, V1, P376
   BRZOZOWSKI JA, 1998, CS9701
   BURNS M, 1998, P EUROMICRO C VASTER
   Chang SC, 1996, IEEE T COMPUT AID D, V15, P1226, DOI 10.1109/43.541442
   Hartmanis J., 1966, ALGEBRAIC STRUCTURE
   Jozwiak L., 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium, P150, DOI 10.1109/EURMIC.1999.794461
   KRAVETS VN, 2000, P DES AUT TEST EUR C
   LUBA T, 1994, MICROPROCESS MICROSY, V18, P429, DOI 10.1016/0141-9331(94)90090-6
   Luba T, 1995, VLSI DES, V3, P289, DOI 10.1155/1995/67208
   Luba T, 2000, INT SYM MVL, P253, DOI 10.1109/ISMVL.2000.848628
   LUBA T, 1992, P EURO DAC HAMB
   LUBA T, 1996, P MIX DES INT CIRC S, P96
   LUBA T, 1995, LOGIC ARCH SYNTHESIS
   QIAO J, 2000, P FPL 2000 C VILL, P555
   Rawski M, 1997, EUROMICRO CONF PROC, P24, DOI 10.1109/EURMIC.1997.617211
   Ross T., 1991, PATTERN THEORY ENG P
   Zupan B., 1966, EXPT EVALUATION 3 PA
   Zupan B., 1966, LEARNING CONCEPT HIE
NR 19
TC 55
Z9 57
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-JUL
PY 2005
VL 51
IS 6-7
BP 424
EP 434
DI 10.1016/j.sysarc.2004.07.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 936ZD
UT WOS:000229893300007
DA 2024-07-18
ER

PT J
AU Park, JH
   Lee, MJ
   Kang, SJ
AF Park, JH
   Lee, MJ
   Kang, SJ
TI CORBA-based distributed and replicated resource repository architecture
   for hierarchically configurable home network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE middleware; home network; distributed system; ubiquitous network
AB Home networks are typically ubiquitous computing networks consisting of various consumer devices and services. Although many middlewares have already been developed and used to implement partial services in home networks, none has yet emerged as a generic home network middleware architecture, as existing middlewares are designed to accommodate specific services, making them unable to cover all services or satisfy the desires of home users. Accordingly, the current paper presents a hierarchically configurable home network architecture as a generic and conceptual home network model, plus a middleware framework is proposed to realize the conceptual model. In the middleware framework, a distributed and replicated resource repository architecture is introduced to realize multi-services within a single home network platform. The proposed middleware was developed and implemented using CORBA within an IEEE1394-based home network, and its performance verified experimentally. (C) 2004 Elsevier B.V. All rights reserved.
C1 Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, Taegu, South Korea.
C3 Kyungpook National University
RP Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, 1370 Sankuk Dong, Taegu, South Korea.
EM zec@palgong.knu.ac.kr
CR [Anonymous], 1995, 13941995 IEEE
   Carriero N., 1989, COMMUN ACM, V32
   *ECH, 1994, LONT PROT SPEC VERS
   JOHANSON B, 2002, 4 IEEE WORKSH MOB CO
   KANG SJ, 2001, MIDDL 2001 IFIP ACM
   OH JY, 2003, IEEE T CONSUMER  AUG
   SCHUCKMANN C, 1996, COMPUTER SUPPORTED C, P30
   Streitz N.A., 1999, P SIGCHI C HUMAN FAC, P120, DOI 10.1145/302979.303010 10.1145/302979.303010
   *SUN MICR, 2003, SURR ARCH SPEC REV 1
   Wyckoff P, 1998, IBM SYST J, V37, P454, DOI 10.1147/sj.373.0454
   2000, SPECIFICATION HOME V
   2002, LONMARK SNVT MASTER
   1998, IEC61883
   1999, JINI ARCHITECTURE SP
NR 14
TC 3
Z9 6
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2005
VL 51
IS 2
BP 125
EP 142
DI 10.1016/j.sysarc.2004.10.004
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 897VH
UT WOS:000227033100004
DA 2024-07-18
ER

PT J
AU Tenzakhti, F
   Day, K
   Ould-Khaoua, M
AF Tenzakhti, F
   Day, K
   Ould-Khaoua, M
TI Replication algorithms for the World-Wide Web
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE replication; centralized/distributed replication; load balancing; web;
   performance analysis
AB This paper addresses the two fundamental issues in replication, namely deciding on the number and placement of the replicas and the distribution of requests among replicas. We first introduce a centralized algorithm for replicating objects that can keep a balanced load on sites. In order to meet the requirement due to the dynamic nature of the Internet traffic and the rapid change in the access pattern of the World-Wide Web (Web), we also propose a distributed algorithm where each site relies on some collected information to decide on where to replicate and migrate objects to achieve good performance. The performance of the proposed algorithms is evaluated experimentally and a comparison of their measured performance is presented. (C) 2004 Elsevier B.V. All rights reserved.
C1 Univ Glasgow, Dept Comp Sci, Glasgow G12 8RZ, Lanark, Scotland.
   Sultan Qaboos Univ, Dept Comp Sci, Muscat 123, Oman.
C3 University of Glasgow; Sultan Qaboos University
RP Ould-Khaoua, M (corresponding author), Univ Glasgow, Dept Comp Sci, Glasgow G12 8RZ, Lanark, Scotland.
EM fathit@squ.edu.om; kday@computer.org; mohamed@dcs.gla.ac.uk
RI Day, Khaled/E-8351-2013
OI Day, Khaled/0000-0003-0242-2998
CR ABBADI AE, 1985, P S PRINC DAT SYST, V1195, P215
   Arlitt MF, 1997, IEEE ACM T NETWORK, V5, P631, DOI 10.1109/90.649565
   Awerbuch B., 1993, Proceedings of the Twenty-Fifth Annual ACM Symposium on the Theory of Computing, P164, DOI 10.1145/167088.167142
   Baentsch M., 1997, IEEE Internet Computing, V1, P18, DOI 10.1109/4236.601083
   BARTAL Y, 2001, THEORY COMPUTER SCI, V281, P164
   BARTAL Y, 1996, P DAGST WORKSH ONL A, P97
   Bestavros A., 1995, Proceedings. Seventh IEEE Symposium on Parallel and Distributed Processing (Cat. No.95TB8131), P338, DOI 10.1109/SPDP.1995.530703
   BIRMAN KP, 1985, IEEE T SOFTWARE ENG, V11, P502, DOI 10.1109/TSE.1985.232242
   Cardellini V, 1999, INT CON DISTR COMP S, P528, DOI 10.1109/ICDCS.1999.776555
   Cardellini V, 1999, IEEE INTERNET COMPUT, V3, P28, DOI 10.1109/4236.769420
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   HEDDAYA A, 1977, P 17 IEEE INT C DIST, P160
   KARGER D, 1999, 8 INT WORLD WID WEB
   Karger David, 1997, P 29 ANN ACM S THEOR, P654, DOI DOI 10.1145/258533.258660
   Kumar A., 1990, Proceedings. The 10th International Conference on Distributed Computing Systems (Cat. No.90CH2878-7), P378, DOI 10.1109/ICDCS.1990.89306
   Li B, 1999, J PARALLEL DISTR COM, V59, P229, DOI 10.1006/jpdc.1999.1572
   LITTLE M. C., 1991, THESIS NEWCASTLE U
   MAEKAWA M, 1985, ACM T COMPUT SYST, V3, P145, DOI 10.1145/214438.214445
   MCCUE DL, 1992, P 2 IEEE WORKSH MAN, P58
   NELSON ML, 1992, THESIS KANSAS STATE
   OKI BM, 1988, THESIS MIT
   Rangarajan S, 1995, IEEE T PARALL DISTR, V6, P1271, DOI 10.1109/71.476168
   SAYAL M, 1998, P INT SIT PERF WORKS
   SCHNEIDER FB, 1990, COMPUT SURV, V22, P299, DOI 10.1145/98163.98167
   Wolfson O, 1997, ACM T DATABASE SYST, V22, P255, DOI 10.1145/249978.249982
NR 25
TC 14
Z9 17
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2004
VL 50
IS 10
BP 591
EP 605
DI 10.1016/j.sysarc.2003.12.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 858GN
UT WOS:000224180400001
DA 2024-07-18
ER

PT J
AU Murakami, M
AF Murakami, M
TI A model of runtime transformation for distributed systems based on
   directed acyclic graph model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Adaptable Systems and Software Architectures (WASA)
CY JUN   25, 2002
CL Las Vegas, NV
DE theory of concurrency; linear logic; program transformation; multiset
   rewriting
AB This paper presents a formal model of runtime program transformation to optimize concurrent processes during executions based on a new representation of the scopes of names in distributed systems. We represent a site in a distributed system and the scopes of the local names in the site using a directed acyclic graph. It is possible to represent local names that their scope are not nested in a site in the model. Local names with overlapping scopes make possible to formalize folding transformation of process definitions for runtime program transformation. Computations in the system are represented with inferences on multisets of formulas of linear logic. We define rewriting system of directed acyclic graphs as the operational semantics of our model based on inference rules for linear logic. Each of the steps for runtime transformations are also represented using a rewriting for directed acyclic graphs. (C) 2003 Elsevier B.V. All rights reserved.
C1 Okayama Univ, Grad Sch Nat Sci & Technol, Dept Informat & Commun Syst, Okayama 7000082, Japan.
C3 Okayama University
RP Murakami, M (corresponding author), Okayama Univ, Grad Sch Nat Sci & Technol, Dept Informat & Commun Syst, 3-1-1 Tsushima Naka, Okayama 7000082, Japan.
EM murakami@momo.it.okayama-u.ac.jp
CR [Anonymous], 1999, Communicating and Mobile Systems: The Calculus
   Fournet Cedric, 1996, P CONCUR 96
   GIRARD JY, 1987, THEOR COMPUT SCI, V50, P1, DOI 10.1016/0304-3975(87)90045-4
   LINCOLN P, 1992, LINEAR LOGIC SIGACT
   Murakami M, 2003, COMPUT STAND INTER, V25, P233, DOI 10.1016/S0920-5489(02)00094-6
   MURAKAMI M, 2003, P SERP 03, V1, P119
   MURAKAMI M, 2000, P ISPSE 2000
   MURAKAMI M, 2002, P SCI 02, V11, P343
   ODERSKY M, 2000, LECT NOTES COMPUTER, V1782
   OKADA M, 1996, IPSJ MAGAZINE, V37, P327
   Sangiorgi D., 2001, CALCULUS THEORY MOBI
NR 11
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2004
VL 50
IS 7
BP 417
EP 425
DI 10.1016/j.sysarc.2003.09.009
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 834JG
UT WOS:000222406800006
DA 2024-07-18
ER

PT J
AU Kuchcinski, K
   Wolinski, C
AF Kuchcinski, K
   Wolinski, C
TI Global approach to assignment and scheduling of complex behaviors based
   on HCDG and constraint programming
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID HIGH-LEVEL SYNTHESIS; CONTROL-FLOW; SYSTEM
AB This paper presents global high-level synthesis (HLS) approach which addresses the problem of synthesis of conditional behaviors under resource constraints. In proposed methodology, the conditional behaviors are represented by hierarchical conditional dependency graphs (HCDG) and synthesized using derived constraints programming (CP) models. Our synthesis methods exploit multicycle operations and chaining as well as conditional resource sharing and speculative execution at the same time. We assign both functional units and registers while making possible to conditionally share these components. These techniques are essential in HLS and the experiments carried out using the developed prototype system showed good performance of the synthesized designs and proved the feasibility of the presented approach. (C) 2003 Elsevier B.V. All rights reserved.
C1 Lund Univ, Dept Comp Sci, SE-22100 Lund, Sweden.
   Los Alamos Natl Lab, Los Alamos, NM USA.
C3 Lund University; United States Department of Energy (DOE); Los Alamos
   National Laboratory
RP Lund Univ, Dept Comp Sci, POB 118, SE-22100 Lund, Sweden.
EM krzysztof.kuchcinski@cs.lth.se
RI Kuchcinski, Krzysztof/IQT-4167-2023
OI Kuchcinski, Krzysztof/0000-0001-8941-459X
CR Bergamaschi RA, 1997, IEEE T VLSI SYST, V5, P82, DOI 10.1109/92.555989
   CAMPOSANO R, 1991, IEEE T COMPUT AID D, V10, P85, DOI 10.1109/43.62794
   CARTER L, 1999, P INT C PAR ARCH COM, P245
   DOSSANTOS L, 1996, P PRORISC MIERL THE, P279
   ELES P, 1997, SYSTEM SYNTHESIS VHD
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   GIRKAR M, 1992, IEEE T PARALL DISTR, V3, P166, DOI 10.1109/71.127258
   KIFLI A, 1995, EUR CONF DESIG AUTOM, P234, DOI 10.1109/EDTC.1995.470397
   KIM T, 1991, P ICCAD 91, P84
   Kountouris AA, 2002, ACM T DES AUTOMAT EL, V7, P380, DOI 10.1145/567270.567272
   Kountouris AA, 2000, PROC INT SYMP SYST, P66, DOI 10.1109/ISSS.2000.874030
   Kuchcinski K, 2003, ACM T DES AUTOMAT EL, V8, P355, DOI 10.1145/785411.785416
   Kuchcinski K, 1998, EUROMICRO CONF PROC, P74, DOI 10.1109/EURMIC.1998.711780
   LAKSHMINARAYAMA G, IEEE T COMPUTER AIDE, V18
   Lakshminarayana G, 2000, IEEE T COMPUT AID D, V19, P308, DOI 10.1109/43.833200
   Li J, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P457, DOI 10.1109/DATE.1998.655898
   Parker A.C., 1986, P ACMIEEE DESIGN AUT, P461
   RADIVOJEVIC I, 1994, P 31 DAC, P479
   Radivojevic IP, 1995, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, P434, DOI 10.1109/ICCD.1995.528904
   TSENG C, 1988, P IEEE 1988 CUST INT
   Wakabayashi K., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P112, DOI 10.1109/DAC.1992.227852
   WAKABAYASHI K, 1989, P ICCAD 89, P62
   [No title captured]
NR 23
TC 15
Z9 17
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 489
EP 503
DI 10.1016/S1383-7621(03)00075-4
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000002
DA 2024-07-18
ER

PT J
AU Larrea, M
AF Larrea, M
TI On the weakest failure detector for hard agreement problems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE distributed computing; fault-tolerance; failure detector; consensus;
   atomic commit; terminating reliable broadcast
ID DISTRIBUTED SYSTEMS
AB Chandra and Toueg [J. ACM 43 (1996) 225] and Fromentin et al. [Proc. IEEE Internal. Conf. on Distrib. Comput., 1999, p. 470], respectively, stated that the weakest failure detector for any of non-blocking atomic commitment and terminating reliable broadcast is the perfect failure detector P. Recently, Guerraoui [IPL 79 (2001) 99] presented a counterexample of those results, exhibiting a failure detector called Marabout (M) that is incomparable to P and yet solves those problems.
   In this paper we present three new perfect failure detector classes as alternatives to P and M. All our classes are weaker than P. Furthermore, two of them are also weaker than M, and yet solve non-blocking atomic commitment and terminating reliable broadcast. Interestingly, our failure detector classes are implementable whenever P is implementable (e.g., in a synchronous system), which is not the case with M. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Basque Country, Dept Comp Architecture & Technol, San Sebastian, Spain.
C3 University of Basque Country
RP Larrea, M (corresponding author), Univ Basque Country, Dept Comp Architecture & Technol, Paseo Manuel Lardizabal 1, San Sebastian, Spain.
EM mikel.larrea@si.ehu.es
CR Chandra TD, 1996, J ACM, V43, P225, DOI 10.1145/226643.226647
   Fromentin E, 1999, INT CON DISTR COMP S, P470, DOI 10.1109/ICDCS.1999.776549
   Guerraoui R, 2002, DISTRIB COMPUT, V15, P17, DOI 10.1007/s446-002-8027-4
   Guerraoui R, 2001, INFORM PROCESS LETT, V79, P99, DOI 10.1016/S0020-0190(00)00171-X
   GUERRAOUI R, 1995, LNCS, V972, P87
   Hadzilacos V., 1993, DISTRIBUTED SYSTEMS, P97
   Skeen Dale, 1981, P 1981 ACM SIGMOD IN, P133
NR 7
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2003
VL 49
IS 7-9
BP 345
EP 353
DI 10.1016/S1383-7621(03)00064-X
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 747PE
UT WOS:000186812600004
DA 2024-07-18
ER

PT J
AU Senar, MA
   Ripoll, A
   Cortés, A
   Luque, E
AF Senar, MA
   Ripoll, A
   Cortés, A
   Luque, E
TI Clustering and reassignment-based mapping strategy for message-passing
   architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE mapping problem; task allocation/assignment; graph partitioning;
   clustering; heuristic algorithms
ID TASK ASSIGNMENT; PARALLEL PROGRAMS; GRAPHS; MODELS
AB A fundamental issue affecting the performance of a parallel application running on message-passing parallel systems is the assignment of tasks to processors. In this paper we present a compilation-time two stage mapping strategy (denoted as Task Allocation by Clustering, Reassignment and Embedding, TACRE) used for mapping arbitrary programs (modeled as task interaction graphs) onto message-passing parallel systems. The first stage is based on task clustering and task reassignment algorithms that contract the original task graph. The second stage takes the contracted graph and tries to well match the physical properties of the target system. The results shown that TACRE provides a good trade-off between mapping quality and computational complexity. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Univ Autonoma Barcelona, Dept Informat, Unitat Arquitectura Ordinadors & Sistemas Operati, Bellaterra 08193, Barcelona, Spain.
C3 Autonomous University of Barcelona
RP Univ Autonoma Barcelona, Dept Informat, Unitat Arquitectura Ordinadors & Sistemas Operati, Bellaterra 08193, Barcelona, Spain.
EM miquelangel.senar@uab.es; ana.ripoll@uab.es; ana.cortes@uab.es;
   emilio.luque@uab.es
RI luque, Emilio/B-6638-2014; Ripoll Aracil, Ana/L-3209-2014; Senar,
   Miquel/J-6930-2014; Cortes, Ana/J-6299-2014
OI luque, Emilio/0000-0002-2884-3232; Ripoll Aracil,
   Ana/0000-0001-6874-9278; Senar, Miquel/0000-0002-0316-5420; Cortes,
   Ana/0000-0003-1697-1293
CR AHMAD I, 1995, CONCURRENCY-PRACT EX, V7, P411, DOI 10.1002/cpe.4330070506
   [Anonymous], 1979, COMPUT INTRACTABILIT
   BOKHARI SH, 1981, IEEE T COMPUT, V30, P207, DOI 10.1109/TC.1981.1675756
   BULTAN T, 1992, J PARALLEL DISTR COM, V16, P292, DOI 10.1016/0743-7315(92)90013-D
   CHAUDHARY V, 1993, IEEE T PARALL DISTR, V4, P328, DOI 10.1109/71.210815
   Cosnard M., 1995, Parallel Processing Letters, V5, P527, DOI 10.1142/S0129626495000473
   DECKER T, 1997, P 5 EUR WORKSH PAR D, P5
   EFE K, 1982, COMPUTER, V15, P50, DOI 10.1109/MC.1982.1654050
   Foster I, 1995, DESIGNING BUILDING P
   GERASOULIS A, 1992, J PARALLEL DISTR COM, V16, P276, DOI 10.1016/0743-7315(92)90012-C
   Hui CC, 1997, IEEE T PARALL DISTR, V8, P908, DOI 10.1109/71.615437
   Kafil M, 1998, IEEE CONCURR, V6, P42, DOI 10.1109/4434.708255
   Kitajima JP, 1996, J SYST ARCHITECT, V42, P351, DOI 10.1016/S1383-7621(96)00022-7
   Kopidakis Y, 1997, J PARALLEL DISTR COM, V42, P21, DOI 10.1006/jpdc.1997.1311
   Lee C, 1997, J PARALLEL DISTR COM, V45, P29, DOI 10.1006/jpdc.1997.1360
   Lee CH, 1997, IEEE T PARALL DISTR, V8, P119, DOI 10.1109/71.577254
   LO VM, 1991, INT J PARALLEL PROG, V20, P237, DOI 10.1007/BF01379319
   Lor S, 1997, J SYST ARCHITECT, V43, P373, DOI 10.1016/S1383-7621(96)00052-5
   NORMAN MG, 1993, COMPUT SURV, V25, P263, DOI 10.1145/158439.158908
   Roig C, 2000, LECT NOTES COMPUT SC, V1900, P262
   SADAYAPPAN P, 1990, PARALLEL COMPUT, V13, P1, DOI 10.1016/0167-8191(90)90115-P
   SADAYAPPAN P, 1987, IEEE T COMPUT, V36, P1408, DOI 10.1109/TC.1987.5009494
   Schoneveld A, 1997, J PARALLEL DISTR COM, V47, P91, DOI 10.1006/jpdc.1997.1398
   SENAR MA, 1997, P 5 EUR WORKSH PAR D, P407
   SENAR MA, 1997, LNCS, P575
   SENAR MA, 2001, ADV THEORY C C MATH, V5, P69
   SHIELD J, 1987, IEE P E, V134, P24
   WU SS, 1994, PARALLEL COMPUT, V20, P1, DOI 10.1016/0167-8191(94)90109-0
   YANG T, 1992, P 6 ACM INT C SUP WA, P428
   YANG T, 1995, ICPP, P151
NR 30
TC 9
Z9 10
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2003
VL 48
IS 8-10
BP 267
EP 283
DI 10.1016/S1383-7621(03)00011-0
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 658CB
UT WOS:000181703100003
DA 2024-07-18
ER

PT J
AU Kwak, J
   Kim, K
   Lee, Y
   Shin, I
   Lee, J
AF Kwak, Jaeheon
   Kim, Kyunghoon
   Lee, Youngmoon
   Shin, Insik
   Lee, Jinkyu
TI Battery-aging-aware run-time slack management for power-consuming
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time system; Battery aging; Timely execution; Battery management;
   Slack management
ID ENERGY; PERFORMANCE; MODEL
AB As many safety-or mission-critical electric systems become equipped with batteries, we need to achieve seemingly conflicting goals: G1) timely execution of power-consuming tasks (for safety or mission) while G2) minimizing battery aging (for system sustainability). To this end, this paper proposes a novel scheduling framework for a set of power-consuming real-time tasks, which efficiently utilizes run-time slack (i.e., system idle time identified at run-time) to find the tasks' schedule that achieves both G1 and G2. The proposed framework is not only applicable to any existing prioritization policy (e.g., EDF and FP) but has also been proven to reduce battery aging by up to 32.6% without compromising G1.
C1 [Kwak, Jaeheon; Shin, Insik] Korea Adv Inst Sci & Technol, Sch Comp, Daejeon, South Korea.
   [Kim, Kyunghoon; Lee, Jinkyu] Sungkyunkwan Univ SKKU, Dept Comp Sci & Engn, Suwon, South Korea.
   [Lee, Youngmoon] Hanyang Univ, Dept Robot, Seoul, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Sungkyunkwan
   University (SKKU); Hanyang University
RP Lee, J (corresponding author), Sungkyunkwan Univ SKKU, Dept Comp Sci & Engn, Suwon, South Korea.
EM 0jaehunny0@kaist.ac.kr; kip0022@skku.edu; youngmoonlee@hanyang.ac.kr;
   insik.shin@kaist.ac.kr; youngmoonlee@hanyang.ac.kr
OI Lee, Jinkyu/0000-0002-2332-1996
FU National Research Foundation of Korea (NRF) - Korea government (MSIT)
   [2022R1A4A3018824, 2022R1G1A1003531, NRF-2018R1A5A1059921]; ERC - Korea
   government (MSIT) [2022K2A9A1A01097764];  [RS-2023-00248143]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant (2022R1A4A3018824, 2022R1G1A1003531, 2022K2A9A1A01097764,
   RS-2023-00248143) funded by the Korea government (MSIT) . This work was
   also supported in part by ERC (NRF-2018R1A5A1059921) funded by the Korea
   government (MSIT) .
CR Alipour M, 2020, BATTERIES-BASEL, V6, DOI 10.3390/batteries6030035
   Ansari M, 2019, IEEE T PARALL DISTR, V30, P161, DOI 10.1109/TPDS.2018.2858816
   Barré A, 2013, J POWER SOURCES, V241, P680, DOI 10.1016/j.jpowsour.2013.05.040
   Berkelaar M., 1997, P ACMIEEE INT WORKSH, P15
   Bizeray AM, 2015, J POWER SOURCES, V296, P400, DOI 10.1016/j.jpowsour.2015.07.019
   Bizeray Adrien M, 2016, Zenodo, DOI 10.5281/ZENODO.212178
   BURNS A, 1995, IEEE T SOFTWARE ENG, V21, P475, DOI 10.1109/32.387477
   Chetto M, 2019, J SYST ARCHITECT, V98, P243, DOI 10.1016/j.sysarc.2019.06.002
   Hoffmann JLC, 2022, IEEE T COMPUT, V71, P493, DOI 10.1109/TC.2021.3056070
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   George L., 1996, Preemptive and Non-Preemptive Real-Time Uniprocessor Scheduling
   Huang X, 2017, IEEE INT C INTELL TR, DOI 10.1109/TSUSC.2017.2743704
   Jafari-Nodoushan M, 2020, IEEE T CIRCUITS-I, V67, P4829, DOI 10.1109/TCSI.2020.3001064
   Jang S, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10010086
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   Jin X, 2017, J POWER SOURCES, V342, P750, DOI 10.1016/j.jpowsour.2016.12.099
   Karimi G, 2013, INT J ENERG RES, V37, P13, DOI 10.1002/er.1956
   Kim E, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P89, DOI [10.1109/RTSS.2016.018, 10.1109/RTSS.2016.23]
   Kwak J, 2019, REAL TIM SYST SYMP P, P353, DOI 10.1109/RTSS46320.2019.00039
   Lin XK, 2021, PROG ENERG COMBUST, V87, DOI 10.1016/j.pecs.2021.100953
   Liu LJ, 2017, IEEE T PARALL DISTR, V28, P3521, DOI 10.1109/TPDS.2017.2712778
   Luo J, 2001, DES AUT CON, P444, DOI 10.1109/DAC.2001.935550
   Moulik S, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101953
   Moulik S, 2021, INTEGRATION, V77, P59, DOI 10.1016/j.vlsi.2020.11.012
   Ploehn HJ, 2004, J ELECTROCHEM SOC, V151, pA456, DOI 10.1149/1.1644601
   Ramegowda D, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102708
   Ranjbar B, 2021, IEEE T COMPUT AID D, V40, P2009, DOI 10.1109/TCAD.2020.3033374
   Saldanha M, 2022, INDIAN J OTOLARYNGOL, V74, P3407, DOI 10.1007/s12070-021-02574-0
   Sharma Y, 2023, MICROPROCESS MICROSY, V96, DOI 10.1016/j.micpro.2022.104744
   Sharma Y, 2022, 37TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P501, DOI 10.1145/3477314.3507079
   Sharma Y, 2022, J SUPERCOMPUT, V78, P30, DOI 10.1007/s11227-021-04257-7
   Smith K, 2006, J POWER SOURCES, V160, P662, DOI 10.1016/j.jpowsour.2006.01.038
   Xu L, 2022, ENERGY STORAGE MATER, V45, P952, DOI 10.1016/j.ensm.2021.12.044
   Zhang LQ, 2014, J ELECTROCHEM SOC, V161, pA762, DOI 10.1149/2.048405jes
   Zhang XW, 2011, ELECTROCHIM ACTA, V56, P1246, DOI 10.1016/j.electacta.2010.10.054
   Zhang YW, 2013, J SYST SOFTWARE, V86, P2611, DOI 10.1016/j.jss.2013.04.075
   Ziegler MS, 2021, ENERG ENVIRON SCI, V14, P1635, DOI 10.1039/d0ee02681f
NR 37
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 103001
DI 10.1016/j.sysarc.2023.103001
EA OCT 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FZ1G5
UT WOS:001149579500001
DA 2024-07-18
ER

PT J
AU Guo, KC
   Xu, YX
   Qi, ZW
   Guan, HB
AF Guo, Kaicheng
   Xu, Yixiao
   Qi, Zhengwei
   Guan, Haibing
TI Optimum: Runtime optimization for multiple mixed model deployment deep
   learning inference
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Inference system; GPU inference serving; Mixed deployment; Performance
   prediction; Co-location
AB GPUs used in data centers to perform deep learning inference tasks are underutilized. Previous systems tended to deploy a single model on a GPU to ensure that inference tasks met throughput and latency requirements. The rapid increase in one GPU's resources, as well as the emergence of scenarios such as small models and small batches, have exacerbated the issue of low GPU utilization. In this case, a mixed model deployment-based solution can significantly improve GPU utilization while also providing greater flexibility to the inference system's upper layer. The selection of model combinations and optimization strategies in mixed model deployment, however, remain unresolved issues.This paper proposes Optimum, the first model-combination planning and runtime optimization framework for mixed model deployment. Facing enormous search spaces, Optimum uses performance prediction for model combination selection with low search overhead. The predictor is based on a multilayer perceptron. Its input features are the profiling results of the model engine, and the output is the performance degradation. The runtime optimization strategies allow Optimum to perform performance optimization and fine-grained tradeoff.The Optimum prototype is based on CUDA multi-stream and TensorRT. The test results show that we have a flat 10.3% performance improvement over mainstream single-model deployments. We have a performance improvement of up to 7.09% over the state-of-the-art with an order of magnitude reduction in search overhead.
C1 [Guo, Kaicheng; Xu, Yixiao; Qi, Zhengwei; Guan, Haibing] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Qi, ZW (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM guokaicheng@sjtu.edu.cn; xuyixiao.2019@sjtu.edu.cn; qizhwei@sjtu.edu.cn;
   hbguan@sjtu.edu.cn
OI Kaicheng, Guo/0000-0003-0493-1147; qi, zhengwei/0000-0003-2730-2319
FU National NSF of China [62141218]; Shanghai Key Laboratory of Scalable
   Computing and Systems
FX This work was supported in part by the National NSF of China (NO.
   62141218) , and Shanghai Key Laboratory of Scalable Computing and
   Systems.
CR Bai ZH, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P499
   Bochkovskiy A, 2020, Arxiv, DOI arXiv:2004.10934
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Crankshaw D, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P613
   Cui W., 2022, 2022 USENIX ANN TECH
   Cui WH, 2021, INT CONF HIGH PERFOR, DOI 10.1145/3458817.3476143
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Dhakal Aditya, 2020, SoCC '20: Proceedings of the 11th ACM Symposium on Cloud Computing, P492, DOI 10.1145/3419111.3421284
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Gujarati A, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P443
   Han MC, 2022, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, OSDI 2022, P539
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jain P, 2018, Arxiv, DOI arXiv:1901.00041
   Kwon W., 2020, Advances in Neural Information Processing Systems
   Lee M, 2014, INT S HIGH PERF COMP, P260, DOI 10.1109/HPCA.2014.6835937
   Li C, 2020, INT PARALL DISTRIB P, P326, DOI 10.1109/IPDPS47924.2020.00042
   Mars J., 2011, 44 ANN IEEE ACM INT
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   NVIDIA, 2022, Multi-Process Service
   NVIDIA,, 2022, Nvidia nsight compute
   NVIDIA, 2022, NVID NSIGHT SYST
   NVIDIA, 2022, MULT GPU
   NVIDIA, 2022, Nvidia TENSORRT
   NVIDIA, 2022, TRIT INF SERV
   NVIDIA, 2022, NVID DCGM
   NVIDIA, 2022, NVID CUDA C PROGR GU
   NVIDIA, 2022, CUDA C C STREAMS CON
   NVIDIA, 2022, NVID AMP GPU
   Olmedo IS, 2020, IEEE REAL TIME, P213, DOI 10.1109/RTAS48715.2020.000-5
   Olston C, 2017, Arxiv, DOI arXiv:1712.06139
   Pai S, 2013, ACM SIGPLAN NOTICES, V48, P407, DOI 10.1145/2499368.2451160
   Qasaimeh M, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101896
   Reddi VJ, 2020, ANN I S COM, P446, DOI 10.1109/ISCA45697.2020.00045
   Romero F, 2021, PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, P397
   Shen HC, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P322, DOI 10.1145/3341301.3359658
   Shen X., 2019, OPTIMIZING RECOMMEND
   Wang Q, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102133
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Xiao WC, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P533
   Xiao WC, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P595
   Yang CRE, 2020, Arxiv, DOI arXiv:2009.05257
   Yi J., 2020, ANN INT C MOBILE COM
   Ying-Chiao Liao, 2020, 2020 International Computer Symposium (ICS), P153, DOI 10.1109/ICS51289.2020.00039
   Yu FY, 2021, IEEE ICC, DOI 10.1109/ICC42927.2021.9500334
   Yu PF, 2019, Arxiv, DOI arXiv:1902.04610
   Zhao WY, 2019, INT PARALL DISTRIB P, P653, DOI 10.1109/IPDPS.2019.00074
   Zhao X, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P1371, DOI 10.1145/3373376.3378457
   Zhou GR, 2019, AAAI CONF ARTIF INTE, P5941
NR 52
TC 0
Z9 0
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102901
DI 10.1016/j.sysarc.2023.102901
EA JUN 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L8VE0
UT WOS:001025978400001
DA 2024-07-18
ER

PT J
AU Zhao, J
   Zheng, YF
   Huang, HJ
   Wang, J
   Zhang, XJ
   He, DJ
AF Zhao, Jie
   Zheng, Yifeng
   Huang, Hejiao
   Wang, Jing
   Zhang, Xiaojun
   He, Daojing
TI Lightweight certificateless privacy-preserving integrity verification
   with conditional anonymity for cloud-assisted medical cyber-physical
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Medical cyber-physical systems; Data integrity
   auditing; Conditional anonymity; Compensation mechanism
ID AWARE
AB Cloud-assisted medical cyber-physical systems (MCPSs) leverage the power of cloud computing for scalable storage and management of outsourced medical data. Based on the crucial outsourced medical data, guardians could know patient's health condition timely, doctors can make accurate diagnoses of patients, and medical research centers could also conduct medical big data analysis. However, medical data is highly sensitive and demands strong protection. Meanwhile, the integrity of outsourced medical data is vulnerable to hardware failures, software bugs or human errors. To date, a large number of data privacy-preserving integrity auditing schemes have been presented, but most of them suffer from the burden of complex public key certificate management or the key escrow problem of identity-based cryptography. In this paper, we propose a lightweight certificateless privacy-preserving integrity verification scheme (LCPPIV) with conditional anonymity for cloud -assisted MCPSs by developing an elliptic-curve digital signature and a key exchange mechanism, which can achieve the functionalities of medical data privacy protection, integrity verification of outsourced medical data, conditional anonymity, batch auditing, and secure compensation mechanism, simultaneously. Theoretical security analysis demonstrates that our scheme is provably secure in the random oracle model, with resistance to the public key replacement attack, malicious-but-passive-KGC attack, and response auditing proofs forgery. The performance evaluations indicate that LCPPIV is much more practical for cloud-assisted MCPSs compared with state-of-art data auditing schemes.
C1 [Zhao, Jie; Zheng, Yifeng; Huang, Hejiao; He, Daojing] Harbin Inst Technol, Sch Comp Sci & Technol, Shenzhen 518055, Guangdong, Peoples R China.
   [Wang, Jing] Huazhong Univ Sci & Technol, Sch Cyber Sci & Engn, Wuhan 430074, Hubei, Peoples R China.
   [Zhang, Xiaojun] Southwest Petr Univ, Sch Comp Sci, Chengdu 610500, Sichuan, Peoples R China.
C3 Harbin Institute of Technology; Huazhong University of Science &
   Technology; Southwest Petroleum University
RP Huang, HJ (corresponding author), Harbin Inst Technol, Sch Comp Sci & Technol, Shenzhen 518055, Guangdong, Peoples R China.
EM jiezhao@micc.hitsz.edu.cn; yifeng.zheng@hit.edu.cn; hjhuang@aliyun.com;
   cswjing@whu.edu.cn; zhangxjdzkd2012@163.com; yifeng.zheng@hit.edu.cn
OI He, Daojing/0000-0002-3820-8128
FU Shenzhen Science and Technol-ogy Program [GXWD20220817124827001,
   JCYJ20210324132406016]; National Key R&D Program of China [2021Y
   FB2700900]; National Nature Science Foundation of China [61902327,
   62202197]; Shenzhen Key Technical Project [2022N 009]; Fok Ying Tung
   Education Foundation of China [171058]; Guangdong Provincial Key
   Laboratory of Novel Security Intelligence Technologies [2022B1212010005]
FX This work is supported by the Shenzhen Science and Technology Program
   under Grant No. GXWD20220817124827001, and No. JCYJ20210324132406016,
   National Key R&D Program of China (2021Y FB2700900) , National Nature
   Science Foundation of China under Grant No. 61902327, and No. 62202197,
   Shenzhen Key Technical Project under Grant No. 2022N 009, Fok Ying Tung
   Education Foundation of China (Grant No. 171058) , Guangdong Provincial
   Key Laboratory of Novel Security Intelligence Technologies
   (2022B1212010005) .
CR Al-Abbasi AO, 2022, IEEE T NETW SCI ENG, V9, P622, DOI 10.1109/TNSE.2021.3127942
   Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   [Anonymous], 2003, P WORK C INT INT CON
   Ateniese G., 2007, P 2007 ACM C COMP CO
   Barbulescu R., 2019, IACR CRYPTOL EPRINT, P485
   Choudhary G, 2020, IEEE T NETW SERV MAN, V17, P2496, DOI 10.1109/TNSM.2020.3007535
   Duan YT, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102356
   Gong B, 2022, FUTURE GENER COMP SY, V127, P23, DOI 10.1016/j.future.2021.08.027
   Gudeme JR, 2021, COMPUT SECUR, V103, DOI 10.1016/j.cose.2020.102176
   Guo R, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102633
   Han YB, 2022, IEEE SYST J, V16, P1637, DOI 10.1109/JSYST.2021.3116029
   Hao Z, 2011, IEEE T KNOWL DATA EN, V23, P1432, DOI 10.1109/TKDE.2011.62
   He DB, 2018, IEEE SYST J, V12, P64, DOI 10.1109/JSYST.2015.2428620
   He DB, 2012, INT J COMMUN SYST, V25, P221, DOI 10.1002/dac.1265
   Huang K, 2014, IET COMMUN, V8, P2106, DOI 10.1049/iet-com.2013.0898
   Ji YY, 2022, CLUSTER COMPUT, V25, P337, DOI 10.1007/s10586-021-03408-y
   Juels A, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P584
   Kim D, 2017, SECUR COMMUN NETW, P1, DOI 10.1155/2017/6758618
   Li JG, 2021, IEEE T SERV COMPUT, V14, P71, DOI 10.1109/TSC.2018.2789893
   Li X, 2022, IEEE J BIOMED HEALTH, V26, P2020, DOI 10.1109/JBHI.2022.3140831
   Liu DZ, 2020, MULTIMED TOOLS APPL, V79, P10851, DOI 10.1007/s11042-019-08558-1
   Liu X., 2022, IEEE T DEPEND SECURE, DOI [10.1109/TDSC.2022.3141391, DOI 10.1109/TDSC.2022.3141391]
   Liu XM, 2021, IEEE T SERV COMPUT, V14, P222, DOI 10.1109/TSC.2017.2773604
   Liu YR, 2022, FUTURE GENER COMP SY, V128, P178, DOI 10.1016/j.future.2021.10.009
   Miao YB, 2018, IEEE INTERNET THINGS, V5, P3008, DOI 10.1109/JIOT.2017.2779124
   Shacham H, 2008, LECT NOTES COMPUT SC, V5350, P90, DOI 10.1007/978-3-540-89255-7_7
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Shen WT, 2019, IEEE T INF FOREN SEC, V14, P331, DOI 10.1109/TIFS.2018.2850312
   Syu Y, 2019, IEEE T NETW SERV MAN, V16, P56, DOI 10.1109/TNSM.2018.2884983
   Thumbur G, 2020, IEEE COMMUN LETT, V24, P1641, DOI 10.1109/LCOMM.2020.2988818
   Wang BY, 2013, IEEE CONF COMM NETW, P136, DOI 10.1109/CNS.2013.6682701
   Wang C, 2013, IEEE T COMPUT, V62, P362, DOI 10.1109/TC.2011.245
   Wang HQ, 2019, IEEE T SERV COMPUT, V12, P824, DOI 10.1109/TSC.2016.2633260
   Wang J, 2020, IEEE T IND INFORM, V16, P1984, DOI 10.1109/TII.2019.2936278
   Wang Q, 2009, LECT NOTES COMPUT SC, V5789, P355, DOI 10.1007/978-3-642-04444-1_22
   Xu YL, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102558
   Xue JT, 2019, SCI CHINA INFORM SCI, V62, DOI 10.1007/s11432-018-9462-0
   Yan H, 2017, IEEE T INF FOREN SEC, V12, P78, DOI 10.1109/TIFS.2016.2601070
   Yang K, 2013, IEEE T PARALL DISTR, V24, P1717, DOI 10.1109/TPDS.2012.278
   Yu HF, 2022, KNOWL-BASED SYST, V235, DOI 10.1016/j.knosys.2021.107655
   Yu Y, 2017, IEEE T INF FOREN SEC, V12, P767, DOI 10.1109/TIFS.2016.2615853
   Zhang XJ, 2021, IEEE T CLOUD COMPUT, V9, P1362, DOI 10.1109/TCC.2019.2927219
   Zhang XJ, 2022, IEEE T SERV COMPUT, V15, P334, DOI 10.1109/TSC.2019.2942297
   Zhang XJ, 2019, PERVASIVE MOB COMPUT, V56, P18, DOI 10.1016/j.pmcj.2019.03.004
   Zhang Y, 2021, IEEE T CLOUD COMPUT, V9, P923, DOI 10.1109/TCC.2019.2908400
   Zhao J, 2022, IEEE SYST J, V16, P4477, DOI 10.1109/JSYST.2021.3125835
   Zheng YF, 2020, IEEE T DEPEND SECURE, V17, P121, DOI 10.1109/TDSC.2017.2753245
   Zhou CX, 2021, SECUR COMMUN NETW, V2021, DOI 10.1155/2021/9974485
   Zhou YW, 2017, KNOWL-BASED SYST, V136, P27, DOI 10.1016/j.knosys.2017.08.019
NR 49
TC 5
Z9 5
U1 1
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102860
DI 10.1016/j.sysarc.2023.102860
EA MAR 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA E1KU6
UT WOS:000973218000001
DA 2024-07-18
ER

PT J
AU Luo, LF
   Li, SC
   Lv, YA
   Shi, L
AF Luo, Longfei
   Li, Shicheng
   Lv, Yina
   Shi, Liang
TI Performance and reliability optimization for high-density flash-based
   hybrid SSDs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hybrid storage; Garbage collection; Flash memory; Read disturb
ID RETENTION
AB Hybrid SSDs that integrate both large-capacity flash and high-performance flash have become the mainstream of the existing SSD architectures. Two or more flash modes have been supported to satisfy the complex and changeable application requirements, such as single-level-cell (SLC) mode and quad-level-cell (QLC) mode, which can be adaptively switched. However, our empirical studies show that the combination is not well-designed in existing hybrid architectures. We conduct experiments on different scenarios to study the performance and reliability of real hybrid SSDs. Three interesting findings about performance collapse, performance fluctuation, and read disturb of QLC region can be obtained. To solve these problems, this paper proposed HyFlex, including three novel schemes. First, a velocity-based I/O scheduling (VIS) scheme is a novel data placement scheme to avoid performance corrupt. Second, a garbage collection aware capacity tuning (GCT) scheme is a novel flash-mode management scheme to avoid burst performance degradation. Third, a read disturb-aware data migration (DAM) scheme is a novel data migration scheme to alleviate the read disturb of the QLC region. The experiments are conducted on an existing simulator with hybrid SSD extensions. Experimental results show that HyFlex achieves encouraging performance and reliability optimization.
C1 [Luo, Longfei; Li, Shicheng; Lv, Yina; Shi, Liang] Minist Educ, Software Hardware Codesign Engn Res Ctr, Shanghai, Peoples R China.
   [Luo, Longfei; Li, Shicheng; Lv, Yina; Shi, Liang] East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
   [Shi, Liang] Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, Wuhan, Hubei, Peoples R China.
C3 East China Normal University; Huazhong University of Science &
   Technology
RP Shi, L (corresponding author), Minist Educ, Software Hardware Codesign Engn Res Ctr, Shanghai, Peoples R China.; Shi, L (corresponding author), East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.; Shi, L (corresponding author), Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, Wuhan, Hubei, Peoples R China.
EM luffeyluo.22@gmail.com; shicheng9779@gmail.com; elainelv95@gmail.com;
   shi.liang.hk@gmail.com
OI Luo, Longfei/0000-0002-3769-1007
FU NSFC [62141213, 62072177]; Shanghai Science and Technology Project
   [20ZR1417200, 22QA1403300]; Open Project Program of Wuhan National
   Laboratory for Optoelectronics [2019WNLOKF008]
FX This work is supported by the NSFC (62141213, 62072177), Shanghai
   Science and Technology Project (20ZR1417200, 22QA1403300) and the Open
   Project Program of Wuhan National Laboratory for Optoelectronics NO.
   2019WNLOKF008. The corresponding author isLiang Shi
   (mailto:lshi@cs.ecnu.edu.cn).
CR [Anonymous], 2014, P 6 USENIX WORKSH HO
   Axboe Jens., 2022, Flexible I/O tester
   Bhattacharya S., 2008, LINUX ASYNCHRONOUS I
   Cai Y, 2017, INT S HIGH PERF COMP, P49, DOI 10.1109/HPCA.2017.61
   Cai Y, 2015, INT S HIGH PERF COMP, P551, DOI 10.1109/HPCA.2015.7056062
   Cai Y, 2015, I C DEPEND SYS NETWO, P438, DOI 10.1109/DSN.2015.49
   Cai Y, 2013, DES AUT TEST EUROPE, P1285
   Cai Y, 2012, PR IEEE COMP DESIGN, P94, DOI 10.1109/ICCD.2012.6378623
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chen H, 2020, PR IEEE COMP DESIGN, P175, DOI 10.1109/ICCD50377.2020.00042
   Deepak S., 2014, FLASH MEM SUMM, P1
   Gao CM, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P493, DOI 10.1145/3352460.3358323
   Ha K., 2013, P 4 ASIA PACIFIC WOR
   HU Y., 2011, P INT C SUPERCOMPUTI, P96
   hyperstone, 2019, PSEUD SLC MOD CAN MA
   I..Inc, 2019, INT OPT MEM H10 PROD
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Intel Inc, 2019, INT SSD 665P SER
   Intel Inc, 2021, INT 670P PROD
   Intel Inc, 2021, INT OPT MEM H20 PROD
   Kim DH, 2020, ISSCC DIG TECH PAP I, P218, DOI 10.1109/ISSCC19947.2020.9063053
   Lee S., 2009, Usenix ATC
   Li Q, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P483, DOI 10.1109/MICRO50266.2020.00048
   Li YK, 2017, IEEE T COMPUT AID D, V36, P815, DOI 10.1109/TCAD.2016.2604292
   Liu C-Y., 2015, P 8 ACM INT SYST STO, P1
   Liu D, 2017, MICROPROCESS MICROSY, V52, P343, DOI 10.1016/j.micpro.2016.12.009
   Luo YX, 2015, IEEE S MASS STOR SYS
   Micron Inc, 2018, MICR CRUC P1 PROD
   Murugan M., 2012, 2012 IEEE 20th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS), P481, DOI 10.1109/MASCOTS.2012.60
   Narayanan D, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P145
   Shi L, 2021, PR IEEE COMP DESIGN, P236, DOI 10.1109/ICCD53106.2021.00046
   Shi L, 2016, IEEE T VLSI SYST, V24, P334, DOI 10.1109/TVLSI.2015.2393299
   Stoica R, 2019, I S MOD ANAL SIM COM, P152, DOI 10.1109/MASCOTS.2019.00025
   Wang W, 2016, MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P238, DOI 10.1145/2989081.2989095
   Wu B, 2020, PR IEEE COMP DESIGN, P65, DOI 10.1109/ICCD50377.2020.00028
   Wu F, 2018, PR IEEE COMP DESIGN, P51, DOI 10.1109/ICCD.2018.00018
   Yadgar G, 2021, ACM T STORAGE, V17, DOI 10.1145/3423137
   Yang MC, 2016, IEEE T VLSI SYST, V24, P3132, DOI 10.1109/TVLSI.2016.2538182
   Yoo S., 2020, USENIX HOTSTORAGE
   Zhang WH, 2019, PR IEEE COMP DESIGN, P613, DOI 10.1109/ICCD46524.2019.00088
   Zhou B, 2021, ASIA S PACIF DES AUT, P645, DOI 10.1145/3394885.3431520
NR 41
TC 1
Z9 1
U1 2
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102830
DI 10.1016/j.sysarc.2023.102830
EA JAN 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8Q6TE
UT WOS:000927336300001
DA 2024-07-18
ER

PT J
AU Liu, YD
   Wang, LN
   Qouneh, A
   Fu, X
AF Liu, Yiding
   Wang, Lening
   Qouneh, Amer
   Fu, Xin
TI Enabling PIM-based AES encryption for online video streaming
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data encryption; Processing in Memory (PIM); Hybrid Memory Cube (HMC);
   Memory architectures; Memory designs
ID MEMORY
AB Encryption of streaming video is becoming critical to the success of commercial enterprise and to consumers alike. To meet copyright and privacy requirements, encrypting video data on-the-fly during transmission is necessary. In this work we employ Advanced Encryption Standard (AES) due to its security and flexibility. However, it is compute and memory-intensive. Increasing the number of concurrent streamers only exacerbates the problem. To ameliorate this situation, we propose a Processing-In Memory (PIM) architecture AESPIM to offload AES encryption computation to the memory side. Based on our experimental results, AES performance can be improved up to 42% with compared with the traditional CPU based implementation by significantly reducing data movement and increased memory bandwidth. We further study the data-level and user -level parallelism of the video streaming environment in our base design AESPIM architecture, and propose an advanced design based on user-level parallelism to achieve additional 34% performance improvement. Furthermore, we implement a QoS-aware scheduler to solve its potential workload imbalance bottleneck. Based on evaluation results, performance can be further optimized by up to 6% on average.
C1 [Liu, Yiding; Wang, Lening; Fu, Xin] Univ Houston, Elect & Comp Engn Dept, Houston, TX 77204 USA.
   [Qouneh, Amer] Western New England Univ, Coll Engn, Springfield, MA 01119 USA.
C3 University of Houston System; University of Houston; Western New England
   University
RP Fu, X (corresponding author), Univ Houston, Elect & Comp Engn Dept, Houston, TX 77204 USA.
EM xfu8@central.uh.edu
RI Liu, Yiding/IYS-7156-2023; Fu, Xin/ACZ-0627-2022
OI Liu, Yiding/0000-0002-1520-1441; Fu, Xin/0000-0002-9458-4769
FU NSF [CCF-2130688, CCF-1900904, CNS-2107057]
FX The authors thank the anonymous reviewers for their valuable comments.
   We also thank Sandia National Labs for providing the SST/VaultSim
   framework. This research is partially supported by NSF grants
   CCF-2130688, CCF-1900904, and CNS-2107057.
CR Abderrezzak K.E.K., 2013, Journal of Hydro-environment Research, Vxx, P1
   Abuteir RM, 2016, INT CON ADV INFO NET, P220, DOI 10.1109/AINA.2016.58
   Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P336, DOI 10.1145/2749469.2750385
   Akash Kiran Neelap, 2014, PERFORMANCE ANAL GPG
   [Anonymous], 2014, INT C INFORM COMMUNI
   [Anonymous], 2015, Hybrid memory cube specification 2.1. Technical report
   Appuswamy R., 2015, P 11 INT WORKSH DAT, DOI DOI 10.1145/2771937.2771947
   Castillo E., 2012, P IEEE 3 LAT AM S CI, P1
   Chakraborty P, 2015, INT CONF COMPUT INTE, P1394, DOI 10.1109/CICN.2015.333
   Che SA, 2008, 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, P101, DOI 10.1109/SASP.2008.4570793
   Concurrent users, 2020, CONCURRENT USERS
   Diehl W, 2017, I C FIELD PROG LOGIC
   Duanmu ZF, 2018, IEEE T BROADCAST, V64, P474, DOI 10.1109/TBC.2018.2822870
   Ethan Willoner, 2016, AES CRYPTOSYSTEM ACC
   Fan Wenqing, 2011, 2011 INT C SYST SCI, V2, P335
   Fang J, 2020, VLDB J, V29, P33, DOI 10.1007/s00778-019-00581-w
   French H., 2011, PROC 30 INT PERFORMA, P1
   Gaj K., 2009, Cryptographic Engineering, P235
   Garcia P, 2019, J IMAGING, V5, DOI 10.3390/jimaging5010007
   GOKHALE M, 1995, COMPUTER, V28, P23, DOI 10.1109/2.375174
   Hafsa Amal, 2017, 2017 International Conference on Advanced Systems and Electric Technologies (IC_ASET). Proceedings, P50, DOI 10.1109/ASET.2017.7983665
   Hall M., 1999, INT S SUPERCOMPUTING, P57
   Heron Simon, 2009, Network Security, V2009, P8, DOI 10.1016/S1353-4858(10)70006-4
   Hidayat T., 2020, International Journal of Artificial Intelligence Research, V4, P49
   Hyesoon KimJaekyu Lee., 2012, MACSIM CPU GPU HETER
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   Karpathy A, 2014, PROC CVPR IEEE, P1725, DOI 10.1109/CVPR.2014.223
   Kim D, 2016, CONF PROC INT SYMP C, P380, DOI 10.1109/ISCA.2016.41
   Kim H, 2018, PROCEEDINGS OF THE 2018 CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI 2018), DOI 10.1145/3173574.3173913
   Kua J, 2017, IEEE COMMUN SURV TUT, V19, P1842, DOI 10.1109/COMST.2017.2685630
   Langenberg B., 2020, IEEE Transactions on Quantum Engineering, V1, P1, DOI 10.1109/TQE.2020.2965697
   Lee YS, 2021, IEEE ACCESS, V9, P68561, DOI 10.1109/ACCESS.2021.3077294
   Li QJ, 2012, IEEE I C EMBED SOFTW, P843, DOI 10.1109/HPCC.2012.119
   Li XB, 2016, IEEE ACM INT SYMP, P106, DOI 10.1109/CCGrid.2016.49
   Liu JQ, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P655, DOI [10.1109/MICR0.2018.00059, 10.1109/MICRO.2018.00059]
   Luo T, 2020, INT CON DISTR COMP S, P1409, DOI 10.1109/ICDCS47774.2020.00186
   Manjith BC, 2018, ARAB J SCI ENG, V43, P6873, DOI 10.1007/s13369-017-2925-0
   Marinos Ilias, 2017, SIGCOMM
   Muralimanohar Naveen, 2009, CACTI 6 0 TOOL UNDE, V147
   Nai LF, 2017, INT S HIGH PERF COMP, P457, DOI 10.1109/HPCA.2017.54
   Nguyen T, 2002, 2002 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, P185, DOI 10.1109/ICIP.2002.1038936
   Osvik DA, 2010, LECT NOTES COMPUT SC, V6147, P75, DOI 10.1007/978-3-642-13858-4_5
   Padmavathi RA, 2022, WIRELESS PERS COMMUN, V123, P3081, DOI 10.1007/s11277-021-09278-2
   Patterson D, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.592312
   Pawlowski J. Thomas, 2011, 2011 IEEE Hot Chips 23 Symposium (HCS), P1, DOI 10.1109/HOTCHIPS.2011.7477494
   Pugsley SH, 2014, INT SYM PERFORM ANAL, P190, DOI 10.1109/ISPASS.2014.6844483
   Rajan MA, 2016, IEEE 30TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA 2016), P373, DOI 10.1109/WAINA.2016.101
   Reis D, 2022, IEEE T VLSI SYST, V30, P553, DOI 10.1109/TVLSI.2022.3157270
   Reis D, 2019, IEEE J EXPLOR SOLID-, V5, P123, DOI 10.1109/JXCDC.2019.2931889
   Rodrigues A. F., 2011, Performance Evaluation Review, V38, P37, DOI 10.1145/1964218.1964225
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Santos-González I, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17040846
   Shah JLY, 2011, Arxiv, DOI arXiv:1104.0800
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Sulaiman S., 2012, P TITLE 2012 INT C C, P23
   Sutradhar PR, 2021, PR IEEE COMP DESIGN, P252, DOI 10.1109/ICCD53106.2021.00049
   Tezcan C, 2021, IEEE ACCESS, V9, P67315, DOI 10.1109/ACCESS.2021.3077551
   Tsai KL, 2019, IEEE ACCESS, V7, P146348, DOI 10.1109/ACCESS.2019.2941972
   Ueno R, 2020, IEEE T COMPUT, V69, P534, DOI 10.1109/TC.2019.2957355
   Dao VL, 2015, 2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, MANAGEMENT AND TELECOMMUNICATIONS (COMMANTEL), P99, DOI 10.1109/ComManTel.2015.7394268
   Wang Canhui, 2019, GPU ACCELERATED AES
   Wang J., 2015, 2015 IEEE 11 INT C A, P1
   Wang YH, 2016, IEEE T INF FOREN SEC, V11, P2426, DOI 10.1109/TIFS.2016.2576903
   Wei Dai, 2019, CRYPTO
   Xiaoqi Chen, 2020, SPIN '20: Proceedings of the Workshop on Secure Programmable Network Infrastructure, P8, DOI 10.1145/3405669.3405819
   Xie MM, 2018, DES AUT TEST EUROPE, P625, DOI 10.23919/DATE.2018.8342085
   Yan LR, 2021, PROCEEDINGS OF THE 2021 IEEE INTERNATIONAL CONFERENCE ON HUMAN-MACHINE SYSTEMS (ICHMS), P193, DOI 10.1109/ICHMS53169.2021.9582456
   Yang M, 2004, IEEE POTENTIALS, V23, P28
   Yazdeen AA., 2021, QUBAHAN ACAD J, V1, P8, DOI [DOI 10.48161/QAJ.V1N2A38, 10.48161/qaj.v1n2a38]
   Yi Kang, 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P192, DOI 10.1109/ICCD.1999.808425
   Yitbarek SF, 2016, DES AUT TEST EUROPE, P1449
   Yuan Y., 2018, IEEE international conference on electron devices and solid state circuits, P1, DOI DOI 10.1109/EDSSC.2018.8487056
   Zhang MX, 2018, INT S HIGH PERF COMP, P544, DOI 10.1109/HPCA.2018.00053
   Zhang XY, 2020, INT S HIGH PERF COMP, P542, DOI 10.1109/HPCA47549.2020.00051
   Zhang Y, 2018, 3D RES, V9, DOI 10.1007/s13319-017-0154-7
   Zhou MX, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P330, DOI 10.23919/DATE51398.2021.9473227
   Zhou Y, 2021, IEEETrans. Appl. Supercond., V31, P1, DOI DOI 10.1109/TASC.2021.3101754.[12]G
   Zuo PF, 2021, DES AUT CON, P1255, DOI 10.1109/DAC18074.2021.9586199
NR 79
TC 5
Z9 5
U1 2
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102734
DI 10.1016/j.sysarc.2022.102734
EA SEP 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4R4DP
UT WOS:000856717100001
DA 2024-07-18
ER

PT J
AU Qian, L
   Qu, ZH
   Cai, M
   Ye, BL
   Wang, XL
   Wu, JY
   Duan, WG
   Zhao, M
   Lin, Q
AF Qian, Lin
   Qu, Zhihao
   Cai, Miao
   Ye, Baoliu
   Wang, Xiaoliang
   Wu, Jianyu
   Duan, Weiguo
   Zhao, Ming
   Lin, Qiang
TI FastCache: A write-optimized edge storage system via concurrent merging
   cache for IoT applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Things; Edge storage system; Write-optimized; Cache;
   Optimistic lock
ID FILE; MANAGEMENT
AB To tackle the microwrite issue in Internet-of-Things (IoT) applications, i.e., massive small size and concurrent random write requests, a straightforward approach is to establish cache mechanisms at the edge to reconstruct writing operations and flush data efficiently. In spite of recent research efforts on cache mechanisms, existing approaches still face unsolvable problems like frequent competition on cache blocks, massive fragments caused by merging, and cache pollution due to cache updating, especially in IoT scenarios with highly concurrent microwrites. To address these problems, we design and implement FastCache, a write-optimized edge storage system via concurrent microwrites merging. By leveraging an optimistic lock scheme, we implement a two-level cache structure that dispatches the concurrent write threads efficiently and significantly mitigates the cache block competition problem. Further, we propose a flexible merging scheme to avoid excessive fragments and the corresponding cache updating policy based on a throughput-aware threshold and a Poisson Distribution Sampling scheme. Extensive experiments on both synthetic workloads and a real-world trace from 20 million power meters with highly concurrent microwrites demonstrate that FastCache outperforms the state-of-the-art approaches, e.g., up to 14.6x and 5x improvement in terms of IOPS on synthetic and real-world workloads, respectively.
C1 [Qian, Lin; Qu, Zhihao; Cai, Miao; Ye, Baoliu; Wang, Xiaoliang; Wu, Jianyu] Nanjing Univ, Natl Key Lab Novel Software Technol, Xianlin St 163, Nanjing 210023, Peoples R China.
   [Qu, Zhihao; Cai, Miao] Hohai Univ, Key Lab Water Big Data Technol, Minist Water Resources, Focheng West Rd 8, Nanjing 211100, Peoples R China.
   [Qu, Zhihao; Cai, Miao] Hohai Univ, Sch Comp & Informat, Focheng West Rd 8, Nanjing 211100, Peoples R China.
   [Duan, Weiguo; Zhao, Ming; Lin, Qiang] China Southern Power Grid Digital Grid Res Inst Co, Yunsheng Sci Part, Guangzhou 510530, Peoples R China.
C3 Nanjing University; Hohai University; Hohai University
RP Qu, ZH; Ye, BL; Wang, XL (corresponding author), Nanjing Univ, Natl Key Lab Novel Software Technol, Xianlin St 163, Nanjing 210023, Peoples R China.; Qu, ZH (corresponding author), Hohai Univ, Key Lab Water Big Data Technol, Minist Water Resources, Focheng West Rd 8, Nanjing 211100, Peoples R China.; Qu, ZH (corresponding author), Hohai Univ, Sch Comp & Informat, Focheng West Rd 8, Nanjing 211100, Peoples R China.
EM dg1633014@smail.nju.edu.cn; quzhihao@hhu.edu.cn; mcai@hhu.edu.cn;
   yebl@nju.edu.cn; waxili@nju.edu.cn; jianyuwu@smail.nju.edu.cn;
   duanwg@csg.cn; zhaoming@szcomtop.com; linqiang@szcomtop.com
RI Qu, Zhihao/HJP-3178-2023
OI Zhao, Ming/0000-0002-9133-1088; Qu, Zhihao/0000-0001-7538-1985
FU Jiangsu Provincial Key Research and Development Program, China
   [BE2020001-3]; National Natural Science Foundation of China [61832005,
   62102131, 62172204]; Natural Science Foundation of Jiangsu Province,
   China [BK20210361]; China Southern Power Grid Shenzhen Digital Power
   Grid Research Institute, China [CGY21001]; China Huadian Corporation
   LTD. [CHDKJ20-02-184]
FX This research was supported by Jiangsu Provincial Key Research and
   Development Program, China under Grant BE2020001-3, the National Natural
   Science Foundation of China under Grant 61832005, 62102131 and 62172204,
   Natural Science Foundation of Jiangsu Province, China under Grant
   BK20210361, China Southern Power Grid Shenzhen Digital Power Grid
   Research Institute, China CGY21001, China Huadian Corporation LTD. under
   Grant CHDKJ20-02-184.
CR Abdulmasih D, 2014, J SYST ARCHITECT, V60, P405, DOI 10.1016/j.sysarc.2014.02.002
   Borthakur D., 2008, HADOOP APACHE PROJECT
   Bouganim Luc., 2009, uflip: Understanding flash io patterns
   Cheng MQ, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102556
   Cheng W, 2021, ACM T STORAGE, V17, DOI 10.1145/3404190
   Dalessandro L, 2010, LECT NOTES COMPUT SC, V6272, P2, DOI 10.1007/978-3-642-15291-7_2
   Dimakis AG, 2011, P IEEE, V99, P476, DOI 10.1109/JPROC.2010.2096170
   Eisenman A, 2019, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P65
   Esmet J., 2012, HotStorage
   Feng H, 2021, IEEE T VEH TECHNOL, V70, P9408, DOI 10.1109/TVT.2021.3099303
   FIO, about us
   Gu R, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.101994
   Gu R, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.5138
   Hahn SS, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P759
   Harter Tyler., 2014, 12 USENIX C FILE STO, P199
   He SQ, 2018, IEEE CONF COMPUT, P39, DOI 10.1109/INFCOMW.2018.8406927
   HOWARD JH, 1988, ACM T COMPUT SYST, V6, P51, DOI 10.1145/35037.35059
   Huang K, 2020, IEEE INTERNET THINGS, V7, P882, DOI 10.1109/JIOT.2019.2945921
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Kang W, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126537
   Lee Eunji., 2012, Mass Storage Systems and Technologies (MSST), 2012 IEEE 28th Symposium on, P1
   Li DD, 2018, IEEE INTERNET THINGS, V5, P3648, DOI 10.1109/JIOT.2018.2868334
   Li XG, 2014, COMPUT SCI INF SYST, V11, P271, DOI 10.2298/CSIS130127008L
   Li XQ, 2012, 2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), P467, DOI 10.1109/PDCAT.2012.77
   Liu YT, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101934
   Magnusson P., 1994, Proceedings Eighth International Parallel Processing Symposium (Cat. No.94TH0652-8), P165, DOI 10.1109/IPPS.1994.288305
   Magoutis K, 2008, IBM J RES DEV, V52, P367, DOI 10.1147/rd.524.0367
   Megiddo N, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P115
   Meint D., 2019, NETWORK, V25
   Nour B, 2018, IEEE GLOB COMM C GLO, P1, DOI [10.1109/GLOCOM.2018.8647629, DOI 10.1109/GLOCOM.2018.8647629]
   Oh M, 2021, INT CON DISTR COMP S, P104, DOI 10.1109/ICDCS51616.2021.00019
   Qian L., 2021, INT C ALGORITHMS ARC, P144
   Qian L, 2022, SCI CHINA INFORM SCI, V65, DOI 10.1007/s11432-019-2808-x
   Senolt J., 2021, ADV FILE SYSTEMS
   Shakarami A, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102362
   Shen ZY, 2018, ACM T STORAGE, V14, DOI 10.1145/3203410
   Siddiqui IF, 2020, WIRELESS PERS COMMUN, V113, P1495, DOI 10.1007/s11277-020-07312-3
   Srinivasan M., 2010, FACEBOOK
   Stergiou CL, 2021, IEEE INTERNET THINGS, V8, P5164, DOI 10.1109/JIOT.2020.3033131
   Sung H, 2020, 2020 20TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2020), P142, DOI 10.1109/CCGrid49817.2020.00-79
   Totterman P., 2015, PERFORMANCE SCALABIL
   Tripathy S, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102334
   Vangoor BKR, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P59
   Vera X., 2003, Performance Evaluation Review, V31, P272, DOI 10.1145/885651.781062
   Wang F, 2007, IEEE T MAGN, V43, P2295, DOI 10.1109/TMAG.2007.892331
   Wang T, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101971
   Wang T, 2019, IEEE INTERNET THINGS, V6, P4272, DOI 10.1109/JIOT.2018.2875915
   Weil SA, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P307
   Wu K, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P141
   Wu K, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P307
   Wu X., 2015, 2015 USENIX ANN TECH, P71
   Wu YF, 2011, PROCEEDINGS OF THE ASME INTERNATIONAL MANUFACTURING SCIENCE AND ENGINEERING CONFERENCE 2011, VOL 1, P1
   Xie RB, 2021, PROC INT CONF DATA, P636, DOI 10.1109/ICDE51399.2021.00061
   Xiong An-ping, 2011, Journal of Chongqing University of Posts and Telecommunication (Natural Science Edition), V23, P242, DOI 10.3979/j.issn.1673-825X.2011.02.022
   Xue MT, 2020, IEEE T CIRCUITS-II, V67, P1919, DOI 10.1109/TCSII.2019.2959661
   Yang JC, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P191
   Yang L, 2020, PROC VLDB ENDOW, V13, P1976, DOI 10.14778/3407790.3407803
   Yang ZH, 2018, IEEE T COMMUN, V66, P5415, DOI 10.1109/TCOMM.2018.2846633
   Yao JJ, 2021, IEEE INTERNET THINGS, V8, P3268, DOI 10.1109/JIOT.2020.3004394
   Zeng YM, 2021, IEEE INT CONF CLOUD, P189, DOI 10.1109/CLOUD53861.2021.00032
   Zhai YL, 2021, J PARALLEL DISTR COM, V156, P119, DOI 10.1016/j.jpdc.2021.05.011
   ZHANG J, 2006, ACM T STORAGE, V2, P283, DOI DOI 10.1145/1168910.1168913
   Zhong C, 2020, IEEE T COGN COMMUN, V6, P48, DOI 10.1109/TCCN.2020.2968326
   Zhu ZW, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101810
   US
NR 65
TC 2
Z9 2
U1 1
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102718
DI 10.1016/j.sysarc.2022.102718
EA SEP 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200017
DA 2024-07-18
ER

PT J
AU Ding, Y
   Li, YP
   Yang, WJ
   Zhang, K
AF Ding, Yan
   Li, Yanping
   Yang, Wenjie
   Zhang, Kai
TI Edge data integrity verification scheme supporting data dynamics and
   batch auditing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed edge computing; Edge data integrity; Corruption
   localization; Data dynamics; Privacy protection
AB With the rapid development of 5G technology and wireless networks, new applications such as VR/AR-based immersive online games have developed rapidly. These applications are very sensitive to network delays. To address the time delay of data transfer, the vendors of these delay-sensitive applications often deploy data replicas on edge servers to provide users with a low-latency application experience. However, the edge computing environment is highly distributed and dynamic, which makes the data replicas stored on edge servers often face intentional or unintentional damage. In addition, the computing resources of edge servers are very limited compared to cloud servers. Therefore, how to efficiently audit the integrity of data replicas stored on a large number of edge servers becomes an urgent problem to be solved. This paper first designs a data integrity verification scheme called EDI-DA in edge environment to help application vendors to check the integrity of data replicas stored on distributed edge servers. Then, we extend EDI-DA to allow application vendors to verify the integrity of different edge data replicas simultaneously, i.e., our EDI-DA supports batch auditing of multiple original data. Next, we propose an improved data structure I-SLT based on which EDI-DA supports full data dynamics, including insertion, deletion and modification. Finally, security and performance analyses indicate the security and practicability of our EDI-DA.
C1 [Ding, Yan; Li, Yanping; Zhang, Kai] Shaanxi Normal Univ, Sch Math & Stat, Xian 710119, Shaanxi, Peoples R China.
   [Li, Yanping] Guangxi Key Lab Cryptog & Informat Secur, Guilin 541004, Peoples R China.
   [Yang, Wenjie] Shaanxi Univ Sci & Technol, Sch Math & Data Sci, Xian 710021, Peoples R China.
C3 Shaanxi Normal University; Shaanxi University of Science & Technology
RP Li, YP (corresponding author), Shaanxi Normal Univ, Sch Math & Stat, Xian 710119, Shaanxi, Peoples R China.
EM 89913160yand@snnu.edu.cn; lyp@snnu.edu.cn; wjyang00@163.com;
   kzhang@snnu.edu.cn
FU National Natural Science Foundation of China [61802243]; Guangxi Key
   Laboratory of Cryptography and Information Security [GCIS202124]
FX ? This work are partly supported by the National Natural Science
   Foundation of China (61802243) , the Guangxi Key Laboratory of
   Cryptography and Information Security (No. GCIS202124) .
CR Ateniese G., 2008, P 4 INT C SEC PRIV C, P1, DOI 10.1145/1460877.1460889
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Babirye S, 2020, 2020 28TH TELECOMMUNICATIONS FORUM (TELFOR), P117, DOI 10.1109/telfor51502.2020.9306551
   Barsoum AF, 2015, IEEE T INF FOREN SEC, V10, P485, DOI 10.1109/TIFS.2014.2384391
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Chen FF, 2020, IEEE INT CONF CLOUD, P184, DOI 10.1109/CLOUD49709.2020.00037
   Cui GM, 2022, IEEE T SERV COMPUT, V15, P3233, DOI 10.1109/TSC.2021.3090173
   Cui Guangming, IEEE T MOBILE COMPUT, P1
   Curtmola R, 2008, INT CON DISTR COMP S, P411, DOI 10.1109/ICDCS.2008.68
   Du RY, 2014, IEEE INT CONF TRUST, P328, DOI 10.1109/TrustCom.2014.44
   Erway CC, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P213
   Han J, 2019, COMPUT STAND INTER, V62, P84, DOI 10.1016/j.csi.2018.08.004
   He Q, 2022, IEEE T DEPEND SECURE, V19, P2333, DOI 10.1109/TDSC.2021.3055559
   Huang Zeyu, 2020, 2020 International Conference on Big Data, Artificial Intelligence and Internet of Things Engineering (ICBAIE), P96, DOI 10.1109/ICBAIE49996.2020.00027
   Juels A, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P584
   Li B, 2021, IEEE T PARALL DISTR, V32, P1210, DOI 10.1109/TPDS.2020.3043755
   Li BZ, 2022, INT J ENVIRON HEAL R, V32, P2260, DOI 10.1080/09603123.2021.1952166
   Liu Y, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES (IEEE ICWS 2019), P99, DOI 10.1109/ICWS.2019.00027
   Ren J, 2020, ACM COMPUT SURV, V52, DOI 10.1145/3362031
   Shen J, 2017, IEEE T INF FOREN SEC, V12, P2402, DOI 10.1109/TIFS.2017.2705620
   Wu JJ, 2019, IEEE ACCESS, V7, P160482, DOI 10.1109/ACCESS.2019.2950750
   Xia XY, 2022, IEEE T PARALL DISTR, V33, P1144, DOI 10.1109/TPDS.2021.3104241
   Xiao Y, 2019, 2019 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING (DSC), P203, DOI [10.1109/JPROC.2019.2918437, 10.1109/dsc47296.2019.8937659]
   Yan H, 2017, IEEE T INF FOREN SEC, V12, P78, DOI 10.1109/TIFS.2016.2601070
   Yang AJ, 2021, IEEE T CLOUD COMPUT, V9, P212, DOI 10.1109/TCC.2018.2851256
   Yang Y, 2021, IEEE ACM T NETWORK, V29, P1197, DOI 10.1109/TNET.2021.3058130
   Zhang J, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATIONS AND COMPUTING (ICSPCC)
   Zhang YZ, 2020, PROCEEDINGS OF 2020 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INFORMATION SYSTEMS (ICAIIS), P137, DOI [10.1109/icaiis49377.2020.9194840, 10.1109/ICAIIS49377.2020.9194840]
   Zhang ZY, 2020, 2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), P168, DOI 10.1109/UEMCON51285.2020.9298173
NR 29
TC 5
Z9 5
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102560
DI 10.1016/j.sysarc.2022.102560
EA MAY 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400009
DA 2024-07-18
ER

PT J
AU Dou, WC
   Liu, BW
   Lin, CW
   Wang, XK
   Jiang, XT
   Qi, LY
AF Dou, Wanchun
   Liu, Bowen
   Lin, Chuangwei
   Wang, Xiaokang
   Jiang, Xutong
   Qi, Lianyong
TI Architecture of virtual edge data center with intelligent metadata
   service of a file System
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Virtual edge data center; Geo-distributed file system; Intelligent
   metadata service; Latency optimization
AB Metadata service of geo-distributed file systems plays an important role in many web-based applications, such as supply-chain management, process mining from log files, intelligent aggregation and collaboration among business processes deployed over Industrial Internet, etc. The edge computing paradigm provides an ideal infrastructure for some value-added services by using geo-distributed file systems. However, web-based applications among the geo-distributed file systems often need an intelligent metadata service mechanism for low-latency data visiting and processing. Unfortunately, it is often a challenge in practice, as the edge computing paradigm often lacks an edge data center that is indispensable for metadata storage and metadata operation. In view of this challenge, an architecture of a virtual edge data center with intelligent metadata service is investigated, in this paper, for taking full advantage of the geo-distributed file systems. Concretely, a prototype of the virtual edge data center is proposed by dynamically gathering the idle storage capability of edge servers into a virtual resource pool. Then, its intelligent metadata service mechanism is investigated The experimental results demonstrate the feasibility of the architecture and show the superior performances with comparison analysis.
C1 [Dou, Wanchun; Liu, Bowen; Lin, Chuangwei; Jiang, Xutong] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
   [Dou, Wanchun; Qi, Lianyong] Southwest Forestry Univ, Coll Big Data & Intelligent Engn, Kunming, Peoples R China.
   [Wang, Xiaokang] Hainan Univ, Sch Comp Sci, Haikou, Peoples R China.
   [Qi, Lianyong] Qufu Normal Univ, Sch Comp Sci, Jining, Peoples R China.
C3 Nanjing University; Southwest Forestry University - China; Hainan
   University; Qufu Normal University
RP Wang, XK (corresponding author), Hainan Univ, Sch Comp Sci, Haikou, Peoples R China.
EM douwc@nju.edu.cn; liubw@smail.nju.edu.cn; lcw@smail.nju.edu.cn;
   xkwang@stfx.ca; jiangxutong@smail.nju.edu.cn; lianyongqi@gmail.com
RI Qi, Lianyong/AAO-2681-2020
OI Liu, Bowen/0000-0001-5949-9756
FU National Key Research and Development Project [2020YFB1707601]; Dou
   Wanchun Expert Workstation of Yunnan Province [202105AF150013]
FX This work is supported in part by the National Key Research and
   Development Project under Grant No. 2020YFB1707601 and Dou Wanchun
   Expert Workstation of Yunnan Province No. 202105AF150013. Here, we
   deeply appreciated Ruihan Dou, Faculty of Mathematics, University of
   Waterloo, Canada, for his original contributions in our method design.
CR Abadi D.J., 2019, PROCE VLDB ENDOW, V12
   Alves MP, 2020, WORLD WIDE WEB, V23, P1127, DOI 10.1007/s11280-019-00722-9
   Benet J, 2014, ARXIV14073561
   Bogdanov KL, 2018, PROCEEDINGS OF THE 2018 ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '18), P386, DOI 10.1145/3267809.3267820
   Chen C, 2020, ACM T KNOWL DISCOV D, V14, DOI 10.1145/3385414
   Chen C, 2018, IEEE DATA MINING, P893, DOI 10.1109/ICDM.2018.00107
   Confais Bastien., 2017, T LARGE SCALE DATA A, VXXXIII, P40
   Facebook, RocksDB
   He Q, 2020, IEEE T PARALL DISTR, V31, P515, DOI 10.1109/TPDS.2019.2938944
   Huang YZ, 2019, PROC VLDB ENDOW, V12, P2155, DOI 10.14778/3352063.3352132
   Hunt P., 2010, P USENIX C USENIX AN, V10, P1
   Kubiatowicz J, 2000, ACM SIGPLAN NOTICES, V35, P190, DOI 10.1145/384264.379239
   Lin CW, 2021, LECT NOTES COMPUT SC, V13080, P87, DOI 10.1007/978-3-030-90888-1_7
   Lin L, 2019, P IEEE, V107, P1584, DOI 10.1109/JPROC.2019.2922285
   Liu KY, 2020, IEEE T PARALL DISTR, V31, P1575, DOI 10.1109/TPDS.2020.2968321
   Meng JY, 2019, IEEE INFOCOM SER, P2287, DOI [10.1109/infocom.2019.8737577, 10.1109/INFOCOM.2019.8737577]
   Nyamtiga BW, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8080828
   Oh K, 2020, IEEE T PARALL DISTR, V31, P294, DOI 10.1109/TPDS.2019.2935727
   Qi LY, 2020, WORLD WIDE WEB, V23, P1275, DOI 10.1007/s11280-019-00684-y
   Qi LY, 2021, IEEE T IND INFORM, V17, P4159, DOI 10.1109/TII.2020.3012157
   Ren YJ, 2019, MATH BIOSCI ENG, V16, P1874, DOI 10.3934/mbe.2019091
   Roselli D, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 2000 USENIX ANNUAL TECHNICAL CONFERENCE, P41
   Sandhu AK, 2022, BIG DATA MIN ANAL, V5, P32, DOI 10.26599/BDMA.2021.9020016
   Tao V., 2015, P 8 ACM INT SYST STO, P1, DOI DOI 10.1145/2757667.2757683
   Uluyol M, 2020, PROCEEDINGS OF THE 17TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P157
   Wang HY, 2021, INT CON DISTR COMP S, P149, DOI 10.1109/ICDCS51616.2021.00023
   Wang L, 2021, IEEE ACM T NETWORK, V29, P34, DOI 10.1109/TNET.2020.3025985
   Weil S.A., 2004, Dynamic Metadata Management for Petabyte-Scale File Systems. pages, P4, DOI DOI 10.1109/SC.2004.22
   Xia XY, 2022, IEEE T SERV COMPUT, V15, P2635, DOI 10.1109/TSC.2021.3062017
   Xia XY, 2021, IEEE T PARALL DISTR, V32, P31, DOI 10.1109/TPDS.2020.3010521
   Xing JR, 2018, J SYST ARCHITECT, V83, P1, DOI 10.1016/j.sysarc.2017.11.002
   Xu XL, 2021, IEEE T INTELL TRANSP, V22, P3720, DOI 10.1109/TITS.2020.3034197
   Yang SJ, 2020, WORLD WIDE WEB, V23, P2593, DOI 10.1007/s11280-020-00789-9
   Yang XL, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P923, DOI 10.1145/3219819.3219907
   Yu HL, 2014, FUTURE GENER COMP SY, V38, P47, DOI 10.1016/j.future.2013.08.001
   Yu JY, 2014, LECT NOTES COMPUT SC, V8631, P273, DOI 10.1007/978-3-319-11194-0_21
   Zhao H, 2022, TSINGHUA SCI TECHNOL, V27, P455, DOI 10.26599/TST.2021.9010043
NR 37
TC 1
Z9 1
U1 1
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102545
DI 10.1016/j.sysarc.2022.102545
EA MAY 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400003
DA 2024-07-18
ER

PT J
AU Phuong, TT
   Phong, L
AF Phuong, Tran Thi
   Phong, Le Trieu
TI Distributed differentially-private learning with communication
   efficiency
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data privacy in IoT; Distributed stochastic gradient descent;
   Communication efficiency
ID REGRESSION
AB In this paper, we propose a new algorithm for learning over distributed data such as in the IoT environment, in a privacy-preserving way. Our algorithm is a differentially private variant of distributed synchronous stochastic gradient descent method with multiple workers and one parameter server, and has the following two features: (1) each distributed worker only needs to send as small as O(1) gradients in each iteration, so that the communication from worker to server is modest; (2) the dataset of each worker is protected quantitatively by differential privacy. We mathematically prove the convergence of our algorithm, and experimentally verify that it converges and reaches standard testing results on a benchmark dataset, while simultaneously maintaining reasonable privacy budgets. Our results address two equally important issues in the IoT environment, communication efficiency and differential privacy, and potentially help reducing the tension caused by the issues.
C1 [Phuong, Tran Thi] Meiji Univ, Tokyo, Kanagawa 2148571, Japan.
   [Phuong, Tran Thi; Phong, Le Trieu] Natl Inst Informat & Commun Technol NICT, Tokyo 1848795, Japan.
C3 Meiji University; National Institute of Information & Communications
   Technology (NICT) - Japan
RP Phong, L (corresponding author), Natl Inst Informat & Commun Technol NICT, Tokyo 1848795, Japan.
EM phong@nict.go.jp
RI Tran, Phuong/S-6049-2019
OI Tran, Phuong/0000-0002-0383-8891
FU JST CREST, Japan [JPMJCR21M1]
FX The work of L. T. Phong is partially supported by JST CREST, Japan Grant
   JPMJCR21M1.
CR Abadi M, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P308, DOI 10.1145/2976749.2978318
   Agarwal Alekh, 2011, ADV NEURAL INFORM PR, P873
   Agarwal N., 2018, NEURIPS, P7564
   Alistarh D, 2018, ADV NEUR IN, V31
   Ananthanarayanan G., 2013, PROC USENIX S NETW S, V13, P185
   [Anonymous], 2017, ICLR
   Aono Y, 2016, IEICE T INF SYST, VE99D, P2079, DOI 10.1587/transinf.2015INP0020
   Balle B, 2018, ADV NEUR IN, V31
   Balle B, 2018, PR MACH LEARN RES, V80
   Basu D, 2019, ADV NEUR IN, V32
   Bell N., 2008, Efficient sparse matrix-vector multiplication on CUDA
   Bernstein Jeremy, 2018, PR MACH LEARN RES, V80, P559
   Bonawitz K, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1175, DOI 10.1145/3133956.3133982
   Cao TD, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102413
   Cummings Rachel, 2018, FAT 18 P C FAIRN ACC
   Da Wang, 2015, ACM SIGMETRICS Performance Evaluation Review, V43, P7, DOI 10.1145/2847220.2847223
   Dayan I, 2021, NAT MED, V27, P1735, DOI 10.1038/s41591-021-01506-3
   Dean J., 2012, ADV NEURAL INFORM PR, P1223
   Dean J, 2013, COMMUN ACM, V56, P74, DOI 10.1145/2408776.2408794
   Du W, 2020, IEEE INTERNET THINGS, V7, P11678, DOI 10.1109/JIOT.2020.2999594
   Dutta Sanghamitra, 2018, P 21 INT C ARTIFICIA, P803
   Dwork C, 2006, LECT NOTES COMPUT SC, V3876, P265, DOI 10.1007/11681878_14
   Dwork C, 2013, FOUND TRENDS THEOR C, V9, P211, DOI 10.1561/0400000042
   Dwork C, 2010, ANN IEEE SYMP FOUND, P51, DOI 10.1109/FOCS.2010.12
   El Mhamdi El Mahdi, 2018, P MACHINE LEARNING R, V80
   Elgabli A, 2021, IEEE T COMMUN, V69, P5194, DOI 10.1109/TCOMM.2021.3078783
   Gardner Kristen, 2015, ACM SIGMETRICS Performance Evaluation Review, V43, P347
   Geyer R.C., 2017, Differentially private federated learning: A client level perspective. ArXiv eprints, DOI DOI 10.1109/TCSS.2021.3074038
   Girgis Antonious M., 2021, IEEE Journal on Selected Areas in Information Theory, V2, P464, DOI 10.1109/JSAIT.2021.3056102
   Haddadpour F, 2021, PR MACH LEARN RES, V130
   Hu Rui, 2020, ABS200313761 CORR
   Phuong IT, 2020, IEEE ACCESS, V8, P64707, DOI 10.1109/ACCESS.2020.2984633
   Jia Q, 2018, IEEE T PARALL DISTR, V29, P1808, DOI 10.1109/TPDS.2018.2809624
   Kairouz P, 2015, PR MACH LEARN RES, V37, P1376
   Karakus C, 2019, J MACH LEARN RES, V20
   Karimireddy SP, 2019, PR MACH LEARN RES, V97
   Klein TE, 2009, NEW ENGL J MED, V360, P753
   Phong LT, 2019, IEEE T INF FOREN SEC, V14, P3003, DOI 10.1109/TIFS.2019.2911169
   Li Mu, 2014, USENIX OSDI, P583
   Li NH, 2012, 7 ACM S INFORM COMPU
   Li SN, 2020, PETROL SCI TECHNOL, V38, P905, DOI 10.1080/10916466.2020.1792490
   Liu DZ, 2021, IEEE J SEL AREA COMM, V39, P170, DOI 10.1109/JSAC.2020.3036948
   Liu RX, 2021, AAAI CONF ARTIF INTE, V35, P8688
   Lyu LJ, 2020, IEEE T PARALL DISTR, V31, P2524, DOI 10.1109/TPDS.2020.2996273
   Melis L, 2019, P IEEE S SECUR PRIV, P691, DOI 10.1109/SP.2019.00029
   Nasr M, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P634, DOI 10.1145/3243734.3243855
   Phong LT, 2018, IEEE T INF FOREN SEC, V13, P1333, DOI 10.1109/TIFS.2017.2787987
   Phuong TT, 2021, IEEE WIREL COMMUN LE, V10, P1939, DOI 10.1109/LWC.2021.3087156
   Recht Benjamin, 2011, 25 ANN C NEUR INF PR, DOI 10.48550/arXiv.1106.5730
   Rothchild D., 2020, PMLR, P8253
   Sattler F, 2020, IEEE T NEUR NET LEAR, V31, P3400, DOI 10.1109/TNNLS.2019.2944481
   Shah NB, 2016, IEEE T COMMUN, V64, P715, DOI 10.1109/TCOMM.2015.2506161
   Sheller MJ, 2020, SCI REP-UK, V10, DOI 10.1038/s41598-020-69250-1
   Shi SH, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P3411
   Shokri R, 2017, P IEEE S SECUR PRIV, P3, DOI 10.1109/SP.2017.41
   Shokri R, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1310, DOI 10.1145/2810103.2813687
   Tang HL, 2019, PR MACH LEARN RES, V97
   Phuong TT, 2021, INT J COMPUT INT SYS, V14, P1373, DOI 10.2991/ijcis.d.210412.001
   Truex Stacey, 2019, P 12 ACM WORKSH ART, P1, DOI [DOI 10.1145/3338501.3357370, 10.1145/3338501.3357370]
   Wang HZ, 2022, IEEE T PARALL DISTR, V33, P14, DOI 10.1109/TPDS.2021.3084104
   Wang Lun, 2021, D2p-fed: Differentially private federated learning with efficient communication
   Wang YX, 2019, 22 INT C ARTIFICIAL, V89
   Wei K, 2020, IEEE T INF FOREN SEC, V15, P3454, DOI 10.1109/TIFS.2020.2988575
   Xie Chulin, 2020, 8 INT C LEARNING REP
   Xing HQ, 2016, INT WORKS EARTH OB
   Xu XW, 2020, BMJ-BRIT MED J, V368, DOI [10.1136/bmj.m606, 10.1136/bmj.m792]
   Yadwadkar NJ, 2016, J MACH LEARN RES, V17
   Yin D, 2018, PR MACH LEARN RES, V80
   Zhang J, 2012, PROC VLDB ENDOW, V5, P1364, DOI 10.14778/2350229.2350253
   Zhang Zhaorui, 2022, IEEE T PARALL DISTR, P1
   Zheng S., 2019, ADV NEURAL INFORM PR, P11446
   Zhu L., 2019, CoRR
NR 72
TC 6
Z9 6
U1 0
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102555
DI 10.1016/j.sysarc.2022.102555
EA MAY 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400010
OA Bronze
DA 2024-07-18
ER

PT J
AU Li, WJ
   Wang, Y
   Li, J
AF Li, Wenjuan
   Wang, Yu
   Li, Jin
TI Enhancing blockchain-based filtration mechanism via IPFS for
   collaborative intrusion detection in IoT networks*
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Things; Intrusion detection; Distributed Denial-Of-Service
   attack; Blockchain technology; Packet filtration
ID DETECTION SYSTEMS; ATTACKS; FILTER; MODEL
AB Internet of Things (IoT) has become more important for setting up a smart environment, e.g., smart home. It is a network of connected devices, which can provide many benefits such as automating and controlling the tasks on a daily basis without human intervention. While due to the dispersed structure, IoT networks are vulnerable to various attacks, e.g., Distributed Denial of Service (DDoS). To protect such environment, building a suitable collaborative intrusion detection network (CIDN) is essential by enabling the exchange of required data among nodes. In addition, deploying a packet filtration mechanism with CIDN is necessary to reduce unwanted events and traffic. However, how to safeguard the integrity of exchanged information is a challenge, because a malicious internal node can manipulate and deliver untruthful data. Motivated by the blockchain technology, in this work, we develop a blockchain-based filtration mechanism with CIDN to help protect the security of IoT networks by refining unexpected events. In addition, we leverage IPFS technology to host and share information like blacklist. In the evaluation, we examine the filter performance with three real datasets, a simulated environment and a practical environment, respectively. The results demonstrate the effectiveness and scalability of our filter compared with similar studies.
C1 [Li, Wenjuan; Wang, Yu; Li, Jin] Guangzhou Univ, Inst Artificial Intelligence & Blockchain, Guangzhou, Peoples R China.
   [Li, Wenjuan] Hong Kong Polytech Univ, Dept Elect & Informat Engn, Hong Kong, Peoples R China.
C3 Guangzhou University; Hong Kong Polytechnic University
RP Li, WJ (corresponding author), Hong Kong Polytech Univ, Dept Elect & Informat Engn, Hong Kong, Peoples R China.
EM wenjuan.li@my.ciyu.edu.hk
RI Li, Wenjuan/AAE-4027-2019
OI Li, Wenjuan/0000-0003-3745-5669
FU National Natural Science Foundation of China [62102106]
FX Acknowledgments This work was partially supported by National Natural
   Science Foundation of China (No. 62102106) .
CR Abidoye AP, 2018, IET WIREL SENS SYST, V8, P52, DOI 10.1049/iet-wss.2017.0029
   [Anonymous], 2021, WIRELESS SENSOR NETW
   [Anonymous], Hyperledger - Open Source Blockchain Technologies
   [Anonymous], 2021, SIZE BLOCKCHAIN TECH
   [Anonymous], OP SOURC BLOCKCH
   [Anonymous], 2013, PROC INT C NETW SYST
   [Anonymous], Microsoft Azure IoT Hub Pricing -
   Axelsson S., 2000, ACM Transactions on Information and Systems Security, V3, P186, DOI 10.1145/357830.357849
   Bai HY, 2020, WIREL COMMUN MOB COM, V2020, DOI 10.1155/2020/8898847
   Butun I, 2014, IEEE COMMUN SURV TUT, V16, P266, DOI 10.1109/SURV.2013.050113.00191
   Chen HG, 2008, PROCEEDINGS OF THE 2008 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, P359, DOI 10.1109/NAS.2008.33
   Chiu W.Y., 2021, 2021 18 INT C PRIVAC, P1, DOI DOI 10.1109/PST52912.2021.9647821
   Chiu WY, 2021, PEER PEER NETW APPL, V14, P2874, DOI 10.1007/s12083-021-01119-0
   Dalati MS, 2021, IEEE GLOB COMM CONF, DOI 10.1109/GLOBECOM46510.2021.9685870
   Dang N, 2019, LECT NOTES COMPUT SC, V11604, P67, DOI 10.1007/978-3-030-23597-0_6
   De Aguiar EJ, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3376915
   Durante L, 2021, IEEE T INF FOREN SEC, V16, P2637, DOI 10.1109/TIFS.2021.3057552
   Fiessler A, 2017, IEEE ACM T NETWORK, V25, P3655, DOI 10.1109/TNET.2017.2749699
   Furong Wang, 2008, 2008 22nd International Conference on Advanced Information Networking and Applications - Workshops, P978, DOI 10.1109/AINA.2008.124
   Han LS, 2019, INFORM SCIENCES, V476, P491, DOI 10.1016/j.ins.2018.06.017
   Humayun Mamoona, 2020, IEEE Internet of Things Magazine, V3, P58, DOI 10.1109/IOTM.0001.1900097
   Hutchison K., 2005, SANS GSEC WHITEPA, P1
   Kasim Ö, 2020, COMPUT NETW, V180, DOI 10.1016/j.comnet.2020.107390
   Kolokotronis N, 2019, IEEE WORLD CONGR SER, P21, DOI 10.1109/SERVICES.2019.00019
   Kumar R, 2020, INT CONF COMMUN SYST, DOI 10.1109/comsnets48256.2020.9027313
   Leogrande M, 2015, IEEE ACM T NETWORK, V23, P42, DOI 10.1109/TNET.2013.2290739
   Li B, 2017, J SYST ARCHITECT, V81, P92, DOI 10.1016/j.sysarc.2017.10.011
   LI Wenchao, 2014, International Sinology, P61
   Li WJ, 2018, CLUSTER COMPUT, V21, P299, DOI 10.1007/s10586-017-0955-8
   Li WJ, 2016, INF COMPUT SECUR, V24, P265, DOI 10.1108/ICS-12-2014-0077
   Ma ZC, 2020, COMPUT SECUR, V96, DOI 10.1016/j.cose.2020.101898
   Meng W., 2017, P GLOBECOM, P1
   Meng WZ, 2018, LECT NOTES COMPUT SC, V11058, P474, DOI 10.1007/978-3-030-02744-5_35
   Meng WZ, 2018, IEEE ACCESS, V6, P10179, DOI 10.1109/ACCESS.2018.2799854
   Meng WZ, 2017, IEEE T NETW SERV MAN, V14, P233, DOI 10.1109/TNSM.2017.2664893
   Meng WZ, 2014, COMPUT SECUR, V43, P189, DOI 10.1016/j.cose.2014.02.006
   Meng YX, 2014, J NETW COMPUT APPL, V39, P83, DOI 10.1016/j.jnca.2013.05.009
   Murali S, 2020, IEEE INTERNET THINGS, V7, P379, DOI 10.1109/JIOT.2019.2948149
   Patsakis C, 2019, INT J INF SECUR, V18, P787, DOI 10.1007/s10207-019-00443-0
   Sourdis Ioannis, 2006, ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2006), P183, DOI 10.1109/ANCS.2006.4579536
   Trabelsi Z, 2016, INT CON ADV INFO NET, P808, DOI 10.1109/AINA.2016.178
   Vignau B, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102143
   Wu YS, 2003, 19TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P234
   Yang HD, 2011, J INTELL INF SYST, V36, P1, DOI 10.1007/s10844-010-0118-3
   Yuxin Meng, 2012, Network and System Security. 6th International Conference, NSS 2012. Proceedings, P1, DOI 10.1007/978-3-642-34601-9_1
   Yuxin Meng, 2011, 2011 7th International Conference on Information Assurance and Security (IAS), P74, DOI 10.1109/ISIAS.2011.6122798
   Zarpelao BB, 2017, J NETW COMPUT APPL, V84, P25, DOI 10.1016/j.jnca.2017.02.009
   Zhou CV, 2008, IEEE IFIP NETW OPER, P49, DOI 10.1109/NOMS.2008.4575116
NR 48
TC 8
Z9 9
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102510
DI 10.1016/j.sysarc.2022.102510
EA MAY 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1I5KZ
UT WOS:000797269300003
DA 2024-07-18
ER

PT J
AU Fernández, J
   Perez, J
   Agirre, I
   Allende, I
   Abella, J
   Cazorla, FJ
AF Fernandez, Javier
   Perez, Jon
   Agirre, Irune
   Allende, Imanol
   Abella, Jaume
   Cazorla, Francisco J.
TI Towards functional safety compliance of matrix-matrix multiplication for
   machine learning-based autonomous systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Machine learning; Functional safety; Error detection
ID FAULT-TOLERANCE; CORES
AB Autonomous systems execute complex tasks to perceive the environment and take self-aware decisions with limited human interaction. This autonomy is commonly achieved with the support of machine learning algorithms. The nature of these algorithms, that need to process large data volumes, poses high-performance demands on the underlying hardware. As a result, the embedded critical real-time domain is adopting increasingly powerful processors that combine multi-core processors with accelerators such as GPUs. The resulting hardware and software complexity makes it difficult to demonstrate that the system will run safely and reliably. This is the main objective of functional safety standards, such as IEC 61508 or ISO 26262, that deal with the avoidance, detection and control of hardware or software errors. In this paper, we adopt those measures for the safe inference of machine learning libraries on multi-core devices, two topics that are not explicitly covered in the current version of standards. To this end, we adapt the matrix-matrix multiplication function, a central element of existing machine learning libraries, according to the recommendations of functional safety standards. The paper makes the following contributions: (i) adoption of recommended programming practices for the avoidance of programming errors in the matrix-matrix multiplication, (ii) inclusion of diagnostic mechanisms based on widely used checksums to control runtime errors, and (iii) evaluation of the impact of previous measures in terms of performance and a quantification of the achieved diagnostic coverage. For this purpose, we implement the diagnostic mechanisms on one of the ARM R5 cores of a Zynq UltraScale+ multi-processor system-on-chip and we then adapt them to an Intel i7 processor with native code employing vectorization for the sake of performance.
C1 [Fernandez, Javier; Perez, Jon; Agirre, Irune; Allende, Imanol] Ikerlan Technol Res Ctr, Basque Res & Technol Alliance, Arrasate Mondragon, Spain.
   [Abella, Jaume; Cazorla, Francisco J.] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Fernandez, Javier] Univ Politecn Cataluna, Dept Arquitectura Comp, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya
RP Fernández, J (corresponding author), Ikerlan Technol Res Ctr, Basque Res & Technol Alliance, Arrasate Mondragon, Spain.
EM javier.fernandez@ikerlan.es; jmperez@ikerlan.es; iagirre@ikerlan.es;
   iallende@ikerlan.es; jaume.abella@bsc.es; francisco.cazorla@bsc.es
RI Cazorla, Francisco J/D-7261-2016; Agirre, Irune/JDC-6172-2023; Perez
   Cerrolaza, Jon/Y-7256-2018; Abella, Jaume/B-7422-2016
OI Perez Cerrolaza, Jon/0000-0001-6389-648X; Fernandez Munoz,
   Javier/0000-0002-4867-8115; Abella, Jaume/0000-0001-7951-4028
CR Adarsh P, 2020, INT CONF ADVAN COMPU, P687, DOI [10.1109/icaccs48705.2020.9074315, 10.1109/ICACCS48705.2020.9074315]
   Alcaide S, 2019, IEEE INT ON LINE, P90, DOI [10.1109/IOLTS.2019.8854378, 10.1109/iolts.2019.8854378]
   Alcaide S, 2019, DES AUT TEST EUROPE, P824, DOI [10.23919/date.2019.8715177, 10.23919/DATE.2019.8715177]
   [Anonymous], 2018, 26262111 ISO
   [Anonymous], 2010, IEC 61508
   [Anonymous], 2019, ISO/PAS Standard 21448
   [Anonymous], 2014, 32 BIT POW ARCH MICR
   [Anonymous], 2011, EN50128-railway applications: Communication, signalling and processing systems-software for railway control and protection systems
   Athavale J, 2020, 50TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS (DSN-W 2020), P74, DOI 10.1109/DSN-W50199.2020.00024
   Azizi A, 2019, INT J INTERACT DES M, V13, P373, DOI 10.1007/s12008-018-0501-9
   Ben Abdessalem R, 2018, IEEE INT CONF AUTOM, P143, DOI 10.1145/3238147.3238192
   Berger C, 2015, 2015 IEEE/ACM 1st International Workshop on Software Engineering for Smart Cyber-Physical Systems (SEsCPS), P2, DOI 10.1109/SEsCPS.2015.9
   Biondi A, 2019, IEEE Embedded Systems Letters
   Bochkovskiy A, 2020, ARXIV PREPRINT ARXIV, DOI DOI 10.48550/ARXIV.2004.10934
   Bosio A, 2019, 2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS)
   Boulanger J, 2013, STATIC ANAL SOFTWARE, P113
   Braun C, 2014, I C DEPEND SYS NETWO, P443, DOI 10.1109/DSN.2014.48
   Buttazzo G, 2018, P 9 INT REAL TIM SCH
   Czarnecki, 2018, ARXIV170902435
   Diaz J, 2012, IEEE T PARALL DISTR, V23, P1369, DOI 10.1109/TPDS.2011.308
   Dimitrov M., 2009, GPGPU 2, P94, DOI DOI 10.1145/1513895.1513907
   dos Santos FF, 2017, I C DEPENDABLE SYST, P169, DOI 10.1109/DSN-W.2017.47
   Falcini F, 2017, IEEE INT SYMP SOFTW, P286, DOI 10.1109/ISSREW.2017.45
   Fu J, 2013, 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), P255, DOI 10.1109/SAMOS.2013.6621132
   Gomaa M, 2003, CONF PROC INT SYMP C, P98, DOI 10.1109/ISCA.2003.1206992
   Gurel L., 2015, COMPUTATIONAL ELECTR, P1, DOI DOI 10.1109/CEM.2015.7237429
   Hall B., 2015, SECTION CYCLIC REDUN
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Huang ZB, 2019, J ENG-JOE, V2019, P9043, DOI 10.1049/joe.2018.9178
   Infineon, 2012, AURIX Multicore 32-bit Microcontroller Family to Meet Safety and Powertrain Requirements of Upcoming Vehicle Generations
   Iturbe X, 2019, ACM T COMPUT SYST, V36, DOI 10.1145/3323917
   Jain S, 2019, IEEE REAL TIME, P29, DOI 10.1109/RTAS.2019.00011
   Jeon H, 2012, INT SYMP MICROARCH, P37, DOI 10.1109/MICRO.2012.13
   Jiao LC, 2019, IEEE ACCESS, V7, P128837, DOI 10.1109/ACCESS.2019.2939201
   Kelefouras V, 2016, J SUPERCOMPUT, V72, P804, DOI 10.1007/s11227-015-1613-7
   LaFrieda C, 2007, I C DEPEND SYS NETWO, P317, DOI 10.1109/DSN.2007.100
   Li GP, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126964
   Lopes IC, 2018, 2018 IEEE 19TH LATIN-AMERICAN TEST SYMPOSIUM (LATS)
   Maxino TC, 2009, IEEE T DEPEND SECURE, V6, P59, DOI 10.1109/TDSC.2007.70216
   Meyer BH, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P125
   MISRA C, 2012, MISRA C 2012 GUID US
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Mushtaq H, 2013, DES AUT TEST EUROPE, P921
   Nathan R, 2015, IEEE COMPUT ARCHIT L, V14, P13, DOI 10.1109/LCA.2014.2298391
   Pei KX, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P1, DOI 10.1145/3132747.3132785
   Cerrolaza JP, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3398665
   PEREZ J, 2014, EUROMICRO C DIGITAL
   Pionteck, ARCHITECTURE COMPUTI
   Rana R, 2014, COMM COM INF SC, V457, P164, DOI 10.1007/978-3-662-44920-2_11
   Ray J, 2006, I C DEPEND SYS NETWO, P3, DOI 10.1109/DSN.2006.30
   Rech P, 2018, IET COMPUT DIGIT TEC, V13
   Redmon J, 2018, Arxiv, DOI [arXiv:1804.02767, DOI 10.1109/CVPR.2017.690, DOI 10.48550/ARXIV.1804.02767]
   Redmon J, 2017, PROC CVPR IEEE, P6517, DOI 10.1109/CVPR.2017.690
   Redmon Joseph, 2013, Darknet: Open Source Neural Networks in C, DOI DOI 10.1109/CVPR.2016.91
   REINHARDT SK, 2000, P 27 ANN INT S COMPU, V28
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   ROFFE S, 2020, IEEE AEROSPACE C, P1
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Ruospo A, 2020, 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), P672, DOI 10.1109/DSD51259.2020.00109
   Salay R., 2018, ARXIV180801614
   Schatz B, 2012, IGI GLOBAL
   Shye A, 2007, I C DEPEND SYS NETWO, P297, DOI 10.1109/DSN.2007.98
   Shye A, 2009, IEEE T DEPEND SECURE, V6, P135, DOI 10.1109/TDSC.2008.62
   So H, 2018, DES AUT TEST EUROPE, P533, DOI 10.23919/DATE.2018.8342065
   Sullivan MB, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P762, DOI [10.1109/MICR0.2018.00067, 10.1109/MICRO.2018.00067]
   Tabani H, 2020, I SYM OBJ-OR R-T D C, P144, DOI 10.1109/ISORC49007.2020.00030
   Tabani H, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317779
   Wadden J, 2014, CONF PROC INT SYMP C, P73, DOI 10.1109/ISCA.2014.6853227
   Zhao K, 2021, IEEE T PARALL DISTR, V32, P1677, DOI 10.1109/TPDS.2020.3043449
NR 69
TC 6
Z9 6
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102298
DI 10.1016/j.sysarc.2021.102298
EA OCT 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WN8XQ
UT WOS:000712050800002
OA Green Published
DA 2024-07-18
ER

PT J
AU Maurya, AK
   Das, AK
   Jamal, SS
   Giri, D
AF Maurya, Anup Kumar
   Das, Ashok Kumar
   Jamal, Sajjad Shaukat
   Giri, Debasis
TI Secure user authentication mechanism for IoT-enabled Wireless Sensor
   Networks based on multiple Bloom filters
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless Sensor Networks (WSNs); Internet of Things (IoT); Bloom filter;
   Fuzzy extractor; User authentication; Security
ID KEY AGREEMENT SCHEME; MUTUAL AUTHENTICATION; INTERNET; PROTOCOL;
   ANONYMITY; EXCHANGE
AB In this article, we propose an efficient Bloom filter and fuzzy extractor based user authentication technique, which is significant for an Internet of Things (IoT)-enabled multi-hop Wireless Sensor Networks (IoT-WSNs). The novelty of the proposed authentication technique is that it prevents fraudulent querying data delivery at the starting phase (i.e., at the querying sensor node itself) to stop false or counterfeit data flooding (which can exhaust the resources of IoT-WSNs) from the resource-constrained IoT-enabled sensor nodes to the nearby gateway node. The proposed authentication technique has the ability to significantly reduce the Bloom filter based false positive for user authentication in IoT-WSNs, while also preserving the constraint resources of WSNs. To estimate the security robustness of the proposed protocol based on the security goals of IoT-WSNs, we perform the formal security analysis using the random oracle and Real-Or-Random (ROR) models, informal security analysis and also the formal security verification using a widely-recognized automated software validation tool, known as Automated Validation of Internet Security Protocols and Applications (AVISPA). Next, communication and computational overheads analysis reveal that the proposed protocol is appropriate for resource-constrained sensor nodes. Furthermore, a correlative security feature and complexity analysis outcomes validate that the proposed protocol is reliable, secure, and efficient in comparison with other existing state of art related user authentication protocols.
C1 [Maurya, Anup Kumar] Goa Inst Management, Sattari 403505, Goa, India.
   [Das, Ashok Kumar] Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
   [Jamal, Sajjad Shaukat] King Khalid Univ, Coll Sci, Dept Math, Abha, Saudi Arabia.
   [Giri, Debasis] Maulana Abul Kalam Azad Univ Technol, Nadia 741249, W Bengal, India.
C3 Goa Institute of Management; International Institute of Information
   Technology Hyderabad; King Khalid University; Maulana Abul Kalam Azad
   University of Technology
RP Das, AK (corresponding author), Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
EM anupmaurya88@gmail.com; ashok.das@iiit.ac.in; shussain@kku.edu.sa;
   debasis_giri@hotmail.com
RI Das, Ashok Kumar/U-2790-2019; Jamal, Sajjad/AHE-6498-2022; Giri,
   Debasis/ABF-6428-2022
OI Das, Ashok Kumar/0000-0002-5196-9589; Giri, Debasis/0000-0003-3033-3036
FU Deanship of Scientific Research at King Khalid University, Saudi Arabia
   [R.G.P. 2/48/42]
FX The authors would like to thank the reviewers and the associate editor
   for their valuable suggestions that have improved the technical quality
   and presentation of the paper. The authors also extend their gratitude
   to the Deanship of Scientific Research at King Khalid University, Saudi
   Arabia for funding this work through research groups program under grant
   number R.G.P. 2/48/42.
CR Abdalla M, 2005, LECT NOTES COMPUT SC, V3386, P65
   Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   Al-Zubaidie M, 2019, SECUR COMMUN NETW, DOI 10.1155/2019/3263902
   Althobaiti O, 2013, INT J DISTRIB SENS N, DOI 10.1155/2013/407971
   Amin R, 2016, AD HOC NETW, V36, P58, DOI 10.1016/j.adhoc.2015.05.020
   [Anonymous], 2004, Proc. 2nd ACM workshop on Security of Ad hoc and Sensor Networks, DOI DOI 10.1145/1029102.1029113
   [Anonymous], 2019, TINYOS OPEN SOURCE O
   AVISPA, 2021, AUT VAL INT SEC PROT
   AVISPA, 2021, SPAN SEC PROT AN AVI
   Bellare M., 1993, P 1 ACM C COMP COMM, P62
   Benenson Z., 2005, REAL WORLD WIRELESS, V14, P52
   Benenson Z., 2004, GI JAHRESTAGUNG, V2, P385
   Bera B, 2022, IEEE INTERNET THINGS, V9, P2708, DOI 10.1109/JIOT.2020.3049003
   Bera B, 2020, IEEE T VEH TECHNOL, V69, P9097, DOI 10.1109/TVT.2020.3000576
   Canetti R, 2002, LECT NOTES COMPUT SC, V2332, P337
   Challa S, 2020, FUTURE GENER COMP SY, V108, P1267, DOI 10.1016/j.future.2018.04.019
   Chang CC, 2016, WIRELESS PERS COMMUN, V90, P1695, DOI 10.1007/s11277-016-3418-2
   Chatterjee S, 2014, AD HOC SENS WIREL NE, V21, P121
   Chazelle B., 2004, P THEFIFTEENTH ANN A, P30
   Chiou SY, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0453-1
   Choi Y, 2016, INT J DISTRIB SENS N, DOI [10.1155/2016/8572410, 10.1155/2016/3479247]
   Das AK, 2018, FUTURE GENER COMP SY, V89, P110, DOI 10.1016/j.future.2018.06.027
   Das AK, 2016, SECUR COMMUN NETW, V9, P2070, DOI 10.1002/sec.1464
   Das AK, 2017, INT J COMMUN SYST, V30, DOI 10.1002/dac.2933
   Dharmapurikar S, 2003, HOT INTERCONNECTS 11, P44
   Dodis Y, 2004, LECT NOTES COMPUT SC, V3027, P523
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Ever YK, 2020, COMPUT COMMUN, V155, P143, DOI 10.1016/j.comcom.2020.03.009
   Fan L, 2000, IEEE ACM T NETWORK, V8, P281, DOI 10.1109/90.851975
   Fang DF, 2020, IEEE INTERNET THINGS, V7, P3474, DOI 10.1109/JIOT.2020.2970974
   Fotouhi M, 2020, COMPUT NETW, V177, DOI 10.1016/j.comnet.2020.107333
   Gay D, 2014, ACM SIGPLAN NOTICES, V49, P41, DOI 10.1145/2641638.2641652
   Gope P, 2019, IEEE T IND INFORM, V15, P4957, DOI 10.1109/TII.2019.2895030
   Gope P, 2016, IEEE T IND ELECTRON, V63, P7124, DOI 10.1109/TIE.2016.2585081
   Guo D, 2006, IEEE INFOCOM SER, P2849
   Guo J, 2011, LECT NOTES COMPUT SC, V6841, P222, DOI 10.1007/978-3-642-22792-9_13
   Heiniger R. W., 2000, Proceedings of the 5th International Conference on Precision Agriculture, Bloomington, Minnesota, USA, 16-19 July, 2000, P1
   Heinzelman W. R., 1999, MobiCom'99. Proceedings of Fifth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P174, DOI 10.1145/313451.313529
   Heinzelman WB, 2002, IEEE T WIREL COMMUN, V1, P660, DOI 10.1109/TWC.2002.804190
   Jangirala S, 2020, IEEE T IND INFORM, V16, P7081, DOI 10.1109/TII.2019.2942389
   JANSMA N, 2004, PERFORMANCE COMP ELL
   Jiang Q, 2017, IEEE ACCESS, V5, P3376, DOI 10.1109/ACCESS.2017.2673239
   Jiang Q, 2015, PEER PEER NETW APPL, V8, P1070, DOI 10.1007/s12083-014-0285-z
   Kang D, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/9046064
   Ko LC, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON WIRELESS COMMUNICATION SYSTEMS (ISWCS 2008), P191
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kumar A, 2006, IEEE J SEL AREA COMM, V24, P2327, DOI 10.1109/JSAC.2006.884032
   Lai B., 2002, IEEE Workshop on Large Scale RealTime and Embedded Systems (LARTES), P7
   Laufer R.P., 2005, GTA0543 COPPE UFRJ
   Lee J, 2010, COMPUT NETW, V54, P2967, DOI 10.1016/j.comnet.2010.05.011
   Li CT, 2018, SOFT COMPUT, V22, P2495, DOI 10.1007/s00500-017-2504-z
   Li CT, 2018, J INF SCI ENG, V34, P155, DOI [10.6688/JISE.2018.34.1.10, 10.6688/J1SE.2018.34.1.10]
   Lin C, 2018, IEEE COMMUN MAG, V56, P64, DOI 10.1109/MCOM.2017.1700390
   Liu Z, 2014, LECT NOTES COMPUT SC, V8479, P361, DOI 10.1007/978-3-319-07536-5_22
   Mahajan S, 2014, EGYPT INFORM J, V15, P189, DOI 10.1016/j.eij.2014.09.001
   Maurya AK, 2017, INFORMATION, V8, DOI 10.3390/info8040136
   Maurya AK, 2017, 2017 IEEE 3RD INTERNATIONAL CONFERENCE ON COLLABORATION AND INTERNET COMPUTING (CIC), P173, DOI 10.1109/CIC.2017.00032
   May, 1995, FIPS PUB
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Mishra D, 2016, PEER PEER NETW APPL, V9, P171, DOI 10.1007/s12083-014-0321-z
   Mishra D, 2014, EXPERT SYST APPL, V41, P8129, DOI 10.1016/j.eswa.2014.07.004
   Mitzenmacher M, 2002, IEEE ACM T NETWORK, V10, P604, DOI 10.1109/TNET.2002.803864
   Mohit P, 2017, J MED SYST, V41, DOI 10.1007/s10916-017-0699-2
   Moon J, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17050940
   Odelu V, 2016, IEEE T CONSUM ELECTR, V62, P30, DOI 10.1109/TCE.2016.7448560
   Park GY, 2013, 2013 IEEE 27TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA), P910, DOI 10.1109/WAINA.2013.123
   Ren K, 2009, IEEE T VEH TECHNOL, V58, P4554, DOI 10.1109/TVT.2009.2019663
   Riaz R, 2017, SECUR COMMUN NETW, DOI 10.1155/2017/7041381
   Roy S, 2019, IEEE T IND INFORM, V15, P457, DOI 10.1109/TII.2018.2824815
   SHANMUGASUNDARAM K., 2004, CCS, P31
   Srinivas J, 2019, IEEE T VEH TECHNOL, V68, P6903, DOI 10.1109/TVT.2019.2911672
   Srinivas J, 2020, IEEE T DEPEND SECURE, V17, P1133, DOI 10.1109/TDSC.2018.2857811
   Srinivas J, 2017, AD HOC NETW, V54, P147, DOI 10.1016/j.adhoc.2016.11.002
   Stinson DR, 2006, DESIGN CODE CRYPTOGR, V38, P259, DOI 10.1007/s10623-005-6344-y
   Sutrala AK, 2018, INT J COMMUN SYST, V31, DOI 10.1002/dac.3514
   Tseng HR, 2007, GLOB TELECOMM CONF, P986
   Wander AS, 2005, Third IEEE International Conference on Pervasive Computing and Communications, Proceedings, P324, DOI 10.1109/PERCOM.2005.18
   Wang D, 2017, IEEE T INF FOREN SEC, V12, P2776, DOI 10.1109/TIFS.2017.2721359
   Wazid Mohammad, 2020, DroneCom '20: Proceedings of the 2nd MobiCom Workshop on Drone Assisted Wireless Communications for 5G and Beyond, P37, DOI 10.1145/3414045.3415941
   Wazid M., 2018, J. Ambient. Intell. Humaniz. Comput, P1, DOI [10.1007/s12652-018-1006-x, DOI 10.1007/S12652-018-1006-X]
   Wazid M, 2020, J NETW COMPUT APPL, V150, DOI 10.1016/j.jnca.2019.102496
   Wazid M, 2019, IEEE INTERNET THINGS, V6, P8804, DOI 10.1109/JIOT.2019.2923611
   Wazid M, 2019, IEEE INTERNET THINGS, V6, P3572, DOI 10.1109/JIOT.2018.2888821
   Wazid M, 2017, IEEE INTERNET THINGS, V4, P1634, DOI 10.1109/JIOT.2017.2706752
   Wong KHM, 2006, IEEE INTERNATIONAL CONFERENCE ON SENSOR NETWORKS, UBIQUITOUS, AND TRUSTWORTHY COMPUTING, VOL 1, PROCEEDINGS, P244
   Xue KP, 2013, J NETW COMPUT APPL, V36, P316, DOI 10.1016/j.jnca.2012.05.010
   Yoo SG, 2012, INT J DISTRIB SENS N, DOI 10.1155/2012/382810
   Yuan Jianjun, 2010, Wuhan University Journal of Natural Sciences, V15, P272, DOI 10.1007/s11859-010-0318-2
   Zhang YR, 2020, COMPUT COMMUN, V154, P455, DOI 10.1016/j.comcom.2020.02.067
NR 90
TC 14
Z9 14
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2021
VL 120
AR 102296
DI 10.1016/j.sysarc.2021.102296
EA OCT 2021
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WI1WT
UT WOS:000708159300002
DA 2024-07-18
ER

PT J
AU Wu, C
   Fresse, V
   Suffran, B
   Konik, H
AF Wu, Chen
   Fresse, Virginie
   Suffran, Benoit
   Konik, Hubert
TI Accelerating DNNs from local to virtualized FPGA in the Cloud: A survey
   of trends
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA virtualization; Cloud computing; Deep neural network; Accelerator;
   Trends
ID NEURAL-NETWORK; DESIGN; CNN; SCALE; FLOW
AB Field-programmable gate arrays (FPGAs) are widely used locally to speed up deep neural network (DNN) algorithms with high computational throughput and energy efficiency. Virtualizing FPGA and deploying FPGAs in the cloud are becoming increasingly attractive methods for DNN acceleration because they can enhance the computing ability to achieve on-demand acceleration across multiple users. In the past five years, researchers have extensively investigated various directions of FPGA-based DNN accelerators, such as algorithm optimization, architecture exploration, capacity improvement, resource sharing, and cloud construction. However, previous DNN accelerator surveys mainly focused on optimizing the DNN performance on a local FPGA, ignoring the trend of placing DNN accelerators in the cloud's FPGA.
   In this study, we conducted an in-depth investigation of the technologies used in FPGA-based DNN accelerators, including but not limited to architectural design, optimization strategies, virtualization technologies, and cloud services. Additionally, we studied the evolution of DNN accelerators, e.g., from a single DNN to framework-generated DNNs, from physical to virtualized FPGAs, from local to the cloud, and from single-user to multi-tenant. We also identified significant obstacles for DNN acceleration in the cloud. This article enhances the current understanding of the evolution of FPGA-based DNN accelerators.
C1 [Wu, Chen; Fresse, Virginie; Konik, Hubert] Univ Lyon, Hubert Curien Lab, Univ St Etienne, Lyon, France.
   [Suffran, Benoit] ST Microelect, F-38000 Grenoble, France.
C3 Universite Jean Monnet; STMicroelectronics
RP Wu, C (corresponding author), Univ Lyon, Hubert Curien Lab, Univ St Etienne, Lyon, France.
EM chen.wu@univ-st-etienne.fr
OI Suffran, Benoit/0000-0001-6747-9122
FU China Scholarship Council [201708070009]
FX The first author is funded by China Scholarship Council (Grant number,
   201708070009).
CR Abdelfattah MS, 2018, I C FIELD PROG LOGIC, P411, DOI 10.1109/FPL.2018.00077
   Abdelouahab K, 2017, IEEE EMBED SYST LETT, V9, P113, DOI 10.1109/LES.2017.2743247
   Agne A, 2014, IEEE MICRO, V34, P60, DOI 10.1109/MM.2013.110
   Aimar A, 2019, IEEE T NEUR NET LEAR, V30, P644, DOI 10.1109/TNNLS.2018.2852335
   Amazon, AMAZON EC2 F1
   [Anonymous], 2016, PRUNING CONVOLUTIONA
   Arora Aman, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P23, DOI 10.1145/3431920.3439282
   Asiatici M, 2017, IEEE ACCESS, V5, P1900, DOI 10.1109/ACCESS.2017.2661582
   Barnes J., 2015, MICROSOFT AZURE ESSE
   Bianco S, 2018, IEEE ACCESS, V6, P64270, DOI 10.1109/ACCESS.2018.2877890
   Blaiech AG, 2019, J SYST ARCHITECT, V98, P331, DOI 10.1016/j.sysarc.2019.01.007
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Byma S, 2014, ANN IEEE SYM FIELD P, P109, DOI 10.1109/FCCM.2014.42
   Chen Y, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P73, DOI 10.1145/3289602.3293915
   Chin SA, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P48, DOI 10.1145/3177540.3177553
   Chung E, 2018, IEEE MICRO, V38, P8, DOI 10.1109/MM.2018.022071131
   DiCecco R, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P265, DOI 10.1109/FPT.2016.7929549
   Ding W, 2019, J SYST ARCHITECT, V97, P278, DOI 10.1016/j.sysarc.2018.12.008
   Djedidi O, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101805
   Fanni T, 2017, J SYST ARCHITECT, V78, P15, DOI 10.1016/j.sysarc.2017.06.003
   Fleming K., 2014, International Conference on Field-Programmable Logic and Applications (FPL), P1, DOI DOI 10.1109/FPL.2014.6927488
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Geng T, 2020, IEEE HIGH PERF EXTR, DOI 10.1109/hpec43674.2020.9286194
   Geng T, 2018, ANN IEEE SYM FIELD P, P81, DOI 10.1109/FCCM.2018.00021
   Genssler P.R., 2018, P INT C EMBEDDED SYS, P3
   Gokhale V., 2017, IEEE INT S CIRCUITS, P1, DOI DOI 10.1109/ISCAS.2017.8050809
   Goodfellow I. J., 2015, 3 INT C LEARNING REP
   Guan YJ, 2017, ANN IEEE SYM FIELD P, P152, DOI 10.1109/FCCM.2017.25
   Guo KY, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3289185
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Gupta S, 2015, PR MACH LEARN RES, V37, P1737
   Gysel P, 2018, IEEE T NEUR NET LEAR, V29, P5784, DOI 10.1109/TNNLS.2018.2808319
   Hadjis S, 2019, I C FIELD PROG LOGIC, P360, DOI 10.1109/FPL.2019.00064
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hong S, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P497
   Hsu LC, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101831
   Huawei, HUAWEI ACC CLOUD SER
   Ijaz Q, 2020, FUTURE INTERNET, V12, DOI 10.3390/fi12040064
   Iordache A, 2016, INT CONF UTIL CLOUD, P1, DOI 10.1145/2996890.2996895
   Jiang W., 2019, ABS190708985 CORR
   Jiang WW, 2018, IEEE T COMPUT AID D, V37, P2542, DOI 10.1109/TCAD.2018.2857098
   Jouppi NP, 2018, COMMUN ACM, V61, P50, DOI 10.1145/3154484
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Ke He, 2020, FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, DOI 10.1145/3373087.3375389
   Khawaja A, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P107
   Kingma D. P., 2013, ARXIV13126114
   Knodel O., 2017, CENICS 2017 10 INT C, V2, P33
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Li F., 2016, ABS160504711 ARXIV
   Li HM, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577308
   Li XW, 2020, IEEE INT SYMP CIRC S, DOI [10.1109/ICRAS49812.2020.9135056, 10.1109/iscas45731.2020.9181072]
   Li XW, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3339861
   Li ZJ, 2020, J SEMICOND, V41, DOI 10.1088/1674-4926/41/2/021402
   Lopatovska I, 2019, J LIBR INF SCI, V51, P984, DOI 10.1177/0961000618759414
   Louizos C., 2018, ARXIV PREPRINT ARXIV
   Lu CZ, 2017, IEEE INT CONF BIG DA, P2884, DOI 10.1109/BigData.2017.8258257
   Ma JC, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P827, DOI 10.1145/3373376.3378482
   Ma YF, 2017, I C FIELD PROG LOGIC
   Ma YF, 2018, INTEGRATION, V62, P14, DOI 10.1016/j.vlsi.2017.12.009
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Matas K, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P11, DOI 10.1145/3373087.3375390
   Microsoft, MICR CAT
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Moolchandani D, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101887
   Potluri S, 2011, STUD COMPUT INTELL, V391, P255
   Powles J, 2017, HEALTH TECHNOL-GER, V7, P351, DOI 10.1007/s12553-017-0179-1
   Putnam A, 2015, IEEE MICRO, V35, P10, DOI 10.1109/MM.2015.42
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Quraishi MH, 2021, IEEE T PARALL DISTR, V32, P2216, DOI 10.1109/TPDS.2021.3063670
   Rahman A, 2016, DES AUT TEST EUROPE, P1393
   Raspa N., 2018, 2018 IEEE INT PAR DI
   Salamat S., 2019, ABS190806519 CORR
   Saldanha LB, 2015, J SYST ARCHITECT, V61, P693, DOI 10.1016/j.sysarc.2015.07.015
   Shafee A, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101940
   Shan JN, 2021, IEEE T COMPUT AID D, V40, P301, DOI 10.1109/TCAD.2020.2994256
   Shan JN, 2020, IEEE T CIRCUITS-II, V67, P3073, DOI 10.1109/TCSII.2020.2998284
   Sharma H, 2016, INT SYMP MICROARCH
   Shen JZ, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317906
   Shulin Zeng, 2020, FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, DOI 10.1145/3373087.3375346
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Skhiri R, 2019, INT J RECONFIGURABLE, V2019, DOI 10.1155/2019/8085461
   So HaydenKwok-Hay., 2016, FPGA OVERLAYS, P285
   Song MC, 2017, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2017.52
   Struharik RJR, 2020, MICROPROCESS MICROSY, V73, DOI 10.1016/j.micpro.2020.102991
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Tencent, TENCENT CLOUD INST
   Ting HY, 2020, IEEE INT CONF ASAP, P197, DOI 10.1109/ASAP49362.2020.00040
   Tridgell S, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3359983
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Vaishnav A, 2018, I C FIELD PROG LOGIC, P131, DOI 10.1109/FPL.2018.00031
   Vaishnav A, 2018, I C FIELD PROG LOGIC, P111, DOI 10.1109/FPL.2018.00028
   Vaswani A, 2017, ADV NEUR IN, V30
   Venieris S.I., 2021, ARXIV PREPRINT ARXIV
   Venieris SI, 2018, I C FIELD PROG LOGIC, P381, DOI 10.1109/FPL.2018.00072
   Venieris SI, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3186332
   Venieris SI, 2016, ANN IEEE SYM FIELD P, P40, DOI 10.1109/FCCM.2016.22
   Vipin K, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3193827
   Wang EW, 2020, IEEE T COMPUT, V69, P1795, DOI 10.1109/TC.2020.2978817
   Weerasinghe J, 2015, IEEE 12TH INT CONF UBIQUITOUS INTELLIGENCE & COMP/IEEE 12TH INT CONF ADV & TRUSTED COMP/IEEE 15TH INT CONF SCALABLE COMP & COMMUN/IEEE INT CONF CLOUD & BIG DATA COMP/IEEE INT CONF INTERNET PEOPLE AND ASSOCIATED SYMPOSIA/WORKSHOPS, P1078, DOI 10.1109/UIC-ATC-ScalCom-CBDCom-IoP.2015.199
   Xiao QC, 2017, DES AUT CON, DOI 10.1145/3061639.3062244
   Xiao QC, 2020, IEEE DES TEST, V37, P46, DOI 10.1109/MDAT.2019.2908549
   Xilinx, XILINX VITIS
   Xing Y, 2020, IEEE T COMPUT AID D, V39, P2668, DOI 10.1109/TCAD.2019.2930577
   Xu C, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P157, DOI 10.1145/3020078.3021747
   Xu Z, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101762
   Yao F., 2020, ARXIV ARXIVABS 20031
   Yazdanshenas S, 2019, IEEE T VLSI SYST, V27, P2272, DOI 10.1109/TVLSI.2019.2919644
   Zeng HQ, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P117, DOI 10.1145/3174243.3174265
   Zha Y, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P845, DOI 10.1145/3373376.3378491
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang C, 2019, IEEE T COMPUT AID D, V38, P2072, DOI 10.1109/TCAD.2017.2785257
   Zhang C, 2016, I SYMPOS LOW POWER E, P326, DOI 10.1145/2934583.2934644
   Zhang M, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8030295
   Zhang WT, 2019, DES AUT TEST EUROPE, P1241, DOI [10.23919/date.2019.8715174, 10.23919/DATE.2019.8715174]
   Zhang XF, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240801
   Zhang XF, 2017, I C FIELD PROG LOGIC
   Zhou YM, 2015, PROCEEDINGS OF 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2015), P829, DOI 10.1109/ICCSNT.2015.7490869
NR 118
TC 8
Z9 9
U1 2
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102257
DI 10.1016/j.sysarc.2021.102257
EA AUG 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500016
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Bahaei, SS
   Gallina, B
   Vidovic, M
AF Bahaei, Soheila Sheikh
   Gallina, Barbara
   Vidovic, Marko
TI A case study for risk assessment in AR-equipped socio-technical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Socio-technical systems; Augmented reality; Risk assessment; ISO 26262;
   ISO/PAS 21448-SOTIF
ID SAFETY; TAXONOMY; PROPAGATION; MANAGEMENT; FRAMEWORK
AB Augmented Reality (AR) technologies are used as human-machine interface within various types of safety critical systems. Several studies have shown that AR improves human performance. However, the introduction of AR might introduce risks due to new types of dependability threats. In order to avoid unreasonable risk, it is required to detect new types of dependability threats (faults, errors, failures). In our previous work, we have designed extensions for the SafeConcert metamodel (a metamodel for modeling socio-technical systems) to capture AR-related dependability threats (focusing on faults and failures). Despite the availability of various modeling techniques, there has been no detailed investigation of providing an integrated framework for risk assessment in AR-equipped socio-technical systems. Hence, in this paper, we provide an integrated framework based on our previously proposed extensions. In addition, in cooperation with our industrial partners, active in the automotive domain, we design and execute a case study. We aim at verifying the modeling and analysis capabilities of our framework and finding out if the proposed extensions are helpful in capturing system risks caused by new AR-related dependability threats. Our conducted qualitative analysis is based on the Concerto-FLA analysis technique, which is included in the CHESS toolset and targets socio-technical systems.
C1 [Bahaei, Soheila Sheikh; Gallina, Barbara] Malardalen Univ, Sch Innovat Design & Engn, Vasteras, Sweden.
   [Vidovic, Marko] Xylon Elect Co, Zagreb, Croatia.
C3 Malardalen University
RP Bahaei, SS; Gallina, B (corresponding author), Malardalen Univ, Sch Innovat Design & Engn, Vasteras, Sweden.
EM soheila.sheikhbahaei@mdh.se; barbara.gallina@mdh.se
RI Sheikh Bahaei, Soheila/ISB-8158-2023; Gallina, Barbara/AAP-7867-2021
OI Sheikh Bahaei, Soheila/0000-0003-0233-3194; Gallina,
   Barbara/0000-0002-6952-1053
FU EU H2020 MSC-ITN grant [764951]; Sive Collaborative Systems
FX This work is funded by EU H2020 MSC-ITN grant agreement No 764951. The
   author B. Gallina is also parweden's Knowledge Foundation via the SACSys
   (Safe and Secure Adapttially supported by Sive Collaborative Systems)
   project.
CR [Anonymous], 2018, Goal Structuring Notation Community Standard Version 2
   [Anonymous], 2016, CONCERTO D27 ANAL BA
   [Anonymous], 2021, IMMERSAFE IMMERSIVE
   [Anonymous], 2021, TAXONOMY DEFINITIONS
   [Anonymous], 2003, TECHNOMETRICS
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Azuma RT, 1997, PRESENCE-VIRTUAL AUG, V6, P355, DOI 10.1162/pres.1997.6.4.355
   Bahaei S. Sheikh, 2019, P ANN INT S MOD BAS
   Bahaei S. Sheikh, 2021, EUR SAF REL C ESREL
   Bahaei S. Sheikh, 2019, EUR SAF REL C ESREL, DOI [10.3850/978-981-11-2724-3_0922-cd, DOI 10.3850/978-981-11-2724-3_0922-CD]
   Bahaei SS, 2019, 2019 4TH INTERNATIONAL CONFERENCE ON SYSTEM RELIABILITY AND SAFETY (ICSRS 2019), P236, DOI [10.1109/icsrs48664.2019.8987586, 10.1109/ICSRS48664.2019.8987586]
   Bahaei SS, 2019, 2019 4TH INTERNATIONAL CONFERENCE ON SYSTEM RELIABILITY AND SAFETY (ICSRS 2019), P275, DOI [10.1109/icsrs48664.2019.8987702, 10.1109/ICSRS48664.2019.8987702]
   Becker C., 2020, Safety of the Intended Functionality of Lane-Centering and Lane-Changing Maneuvers of a Generic Level 3 Highway Chauffeur System
   Bressan L, 2018, 2018 14TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2018), P49, DOI 10.1109/EDCC.2018.00019
   Canny A., 2019, LNCS, V11262, P164, DOI [10.1007/978-3-030-05909-5_10, DOI 10.1007/978-3-030-05909-5_10]
   Cockton G, 2001, BCS CONF SERIES, P171
   Dimitrakopoulos G., 2020, The Future of Intelligent Transport Systems, DOI DOI 10.1016/C2018-0-02715-2
   Feiler P.H., 2007, DEPENDABILITY MODELI
   Fenelon P., 1994, WORKSH SAF CAS CONST
   Fu WT, 2013, INT SYM MIX AUGMENT, P59, DOI 10.1109/ISMAR.2013.6671764
   Gallina B, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW), P287, DOI 10.1109/ISSREW.2014.49
   Gertman D., 2005, The SPAR-H human reliability analysis method, V230
   Goldiez B.F., 2006, Human performance assessments when using augmented reality for navigation
   Grunske L, 2008, IEEE HI ASS SYS ENGR, P283, DOI 10.1109/HASE.2008.32
   Haasl D.F., 1981, FAULT TREE HANDBOOK, DOI [10.1002/9780470612484, DOI 10.1002/9780470612484]
   Hecht T., 2017, TAGUNG FAHRERASSISTE, V8
   Hendy K.C., 2003, A tool for human factors accident investigation, classification and risk management
   International Organization for Standardization, 2018, 26262 ISO
   International Organization for Standardization (ISO), 2019, 21448 ISO PAS
   International Organization for Standardization (ISO), 21448 ISO DIS, P2021
   Le Coze J.-C., Post Normal Accident: Revisiting Perrow's Classic, P2020, DOI DOI 10.1201/9781003039693
   Lutz RR, 2018, PROC INT SYMP SOFTW, P70, DOI 10.1109/ISSRE.2018.00018
   Mazzini S., 2016, EduSymp/OSS4MDE@ MoDELS, P59
   Miller MR, 2019, PLOS ONE, V14, DOI 10.1371/journal.pone.0216290
   Montecchi Leonardo, 2017, Model-Based Safety and Assessment. 5th International Symposium, IMBSA 2017. Proceedings: LNCS 10437, P129, DOI 10.1007/978-3-319-64119-5_9
   Naweed A, 2018, SAFETY SCI, V109, P157, DOI 10.1016/j.ssci.2018.05.018
   Noll J, 2016, COMM COM INF SC, V609, P227, DOI 10.1007/978-3-319-38980-6_17
   Norman DA, 1980, Technical report
   Organ J, 2019, IFAC PAPERSONLINE, V52, P148, DOI 10.1016/j.ifacol.2019.12.463
   Papadopoulos Y., 2000, THESIS CITESEER
   Park CS, 2013, AUTOMAT CONSTR, V33, P95, DOI 10.1016/j.autcon.2012.09.012
   Patig S, 2004, BIOMED SCI INSTRUM, V3084, P127
   Pumfrey D.J., 1999, The Principled Design of Computer System Safety Analyses
   RASMUSSEN J, 1982, J OCCUP ACCID, V4, P311, DOI 10.1016/0376-6349(82)90041-4
   Reason J, 2017, HUMAN CONTRIBUTION U, DOI [10.1016/j.ssci.2009.09.006, DOI 10.1016/J.SSCI.2009.09.006]
   Ruiz A, 2015, DES AUT TEST EUROPE, P393
   Runeson P, 2009, EMPIR SOFTW ENG, V14, P131, DOI 10.1007/s10664-008-9102-8
   Ryan B, 2021, SAFETY SCI, V140, DOI 10.1016/j.ssci.2021.105279
   Schall MC, 2013, HUM FACTORS, V55, P643, DOI 10.1177/0018720812462029
   Shalev-Shwartz S., 2017, arXiv
   Shappell S., 2000, The Human Factors Analysis and Classification System - HFACS, DOI DOI 10.1177/1062860613491623
   Sljivo I, 2017, J SYST SOFTWARE, V131, P570, DOI 10.1016/j.jss.2016.07.034
   Sljivo I, 2015, IEEE PAC RIM INT SYM, P129, DOI 10.1109/PRDC.2015.12
   Stanton NA, 2009, SAFETY SCI, V47, P227, DOI 10.1016/j.ssci.2008.03.006
   Van Krevelen D. W. F., 2010, Int. J. Virtual Real., V9, P1, DOI [10.20870/IJVR.2010.9.2.2767, DOI 10.20870/IJVR.2010.9.2.2767]
   Wallace M, 2005, ELECTRON NOTES THEOR, V141, P53, DOI 10.1016/j.entcs.2005.02.051
   Ye F., 2004, Proceedings of the 28th Annual International Computer Software and Applications Conference. COMPSAC 2004, P258
   Zhang Y., 2021, STUDY FUNCTIONAL SAF, DOI [10.4271/2021-01-0858, DOI 10.4271/2021-01-0858]
NR 58
TC 5
Z9 6
U1 1
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102250
DI 10.1016/j.sysarc.2021.102250
EA AUG 2021
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UY7CV
UT WOS:000701678200005
OA hybrid
DA 2024-07-18
ER

PT J
AU Liu, BW
   Meng, SM
   Jiang, XT
   Xu, XL
   Qi, LY
   Dou, WC
AF Liu, Bowen
   Meng, Shunmei
   Jiang, Xutong
   Xu, Xiaolong
   Qi, Lianyong
   Dou, Wanchun
TI A QoS-guaranteed online user data deployment method in edge cloud
   computing environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge cloud computing; Data deployment; Resource management; QoS
   guaranteed; Constraint optimization
ID MOBILE CLOUD; NETWORKS; GAME
AB App vendors now have a new way to deploy applications on edge servers thanks to the rise of edge cloud computing. App vendors will be able to deliver better services to users throughout this form. Compared to the traditional centralized system, the new distributed computing paradigm constructs a novel cyber-physical- social system. However, how to design a data deployment method to meet the requirement of the CPS system is a challenge. A QoS-guaranteed edge user data deployment method needs to maximize the reduction in service latency and minimize the overall system cost (SC) with available resources. The EDD (edge data deployment) problem is formulated as an online problem and we propose a convinced method to solving this problem. We analyze the performance of our approach theoretically and conduct experiments to compare the proposed method to three different baseline methods with a real-word dataset. Our method's efficiency and efficacy are shown by the experimental results.
C1 [Liu, Bowen; Jiang, Xutong; Dou, Wanchun] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
   [Meng, Shunmei] Nanjing Univ Sci & Technol, Dept Comp Sci & Engn, Nanjing, Peoples R China.
   [Xu, Xiaolong] Nanjing Univ Informat Sci & Technol, Sch Comp & Software, Nanjing, Peoples R China.
   [Qi, Lianyong] Qufu Normal Univ, Sch Informat Sci & Engn, Qufu, Shandong, Peoples R China.
C3 Nanjing University; Nanjing University of Science & Technology; Nanjing
   University of Information Science & Technology; Qufu Normal University
RP Dou, WC (corresponding author), Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
EM liubw@smail.nju.edu.cn; mengshunmei@njust.edu.cn;
   dg20330009@smail.nju.edu.cn; njuxlxu@gmail.com; lianyongqi@gmail.com;
   douwc@nju.edu.cn
RI Qi, Lianyong/AAO-2681-2020; Xu, Xiaolong/U-2547-2019
OI Xu, Xiaolong/0000-0003-4879-9803; Liu, Bowen/0000-0001-5949-9756
FU National Key Research and Development Project, China [2020YFB1707600];
   Key Research and Development Project of Jiangsu Province, China
   [BE2019104]; Collaborative Innovation Center of Novel Software
   Technology and Industrialization, Nanjing University, China
FX This work is supported in part by the National Key Research and
   Development Project, China under Grant No. 2020YFB1707600, Key Research
   and Development Project of Jiangsu Province, China under Grant No.
   BE2019104 and the Collaborative Innovation Center of Novel Software
   Technology and Industrialization, Nanjing University, China.
CR Al-Shuwaili A, 2017, IEEE WIREL COMMUN LE, V6, P398, DOI 10.1109/LWC.2017.2696539
   Alaoui EA, 2021, BIG DATA MIN ANAL, V4, P33, DOI 10.26599/BDMA.2020.9020023
   [Anonymous], 2020, Cisco Annual Internet Report (2018-2023) White Paper
   Barbarossa S, 2014, IEEE SIGNAL PROC MAG, V31, P45, DOI 10.1109/MSP.2014.2334709
   Bi R, 2021, TSINGHUA SCI TECHNOL, V26, P239, DOI 10.26599/TST.2019.9010062
   Boyar J, 2016, ALGORITHMICA, V74, P507, DOI 10.1007/s00453-014-9955-8
   Chard K, 2014, IEEE CLOUD COMPUT, V1, P46, DOI 10.1109/MCC.2014.52
   Dou H, 2020, MM '20: PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON MULTIMEDIA, P1891, DOI 10.1145/3394171.3413590
   Feng J., 2018, 2018 IEEE INT C COMM, P1
   Guezzaz A, 2021, BIG DATA MIN ANAL, V4, P18, DOI 10.26599/BDMA.2020.9020019
   He Q, 2022, IEEE T DEPEND SECURE, V19, P2333, DOI 10.1109/TDSC.2021.3055559
   Hu XY, 2012, IEEE T SIGNAL PROCES, V60, P1075, DOI 10.1109/TSP.2011.2179650
   JOHNSON DS, 1974, J COMPUT SYST SCI, V8, P272, DOI 10.1016/S0022-0000(74)80026-7
   Khan L.U., 2020, ARXIV PREPRINT ARXIV
   Kim D, 2020, TSINGHUA SCI TECHNOL, V25, P28, DOI 10.26599/TST.2019.9010025
   Lai P, 2018, LECT NOTES COMPUT SC, V11236, P230, DOI 10.1007/978-3-030-03596-9_15
   Li B, 2021, IEEE T PARALL DISTR, V32, P1210, DOI 10.1109/TPDS.2020.3043755
   Li L, 2014, IEEE T IND INFORM, V10, P1497, DOI 10.1109/TII.2014.2306782
   Liu J, 2016, IEEE T MOBILE COMPUT, V15, P1348, DOI 10.1109/TMC.2015.2446461
   Malek YN, 2021, BIG DATA MIN ANAL, V4, P56, DOI 10.26599/BDMA.2020.9020027
   Merluzzi M, 2020, IEEE T SIGNAL INF PR, V6, P342, DOI 10.1109/TSIPN.2020.2981266
   Peng QL, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES (IEEE ICWS 2019), P91, DOI 10.1109/ICWS.2019.00026
   Poularakis K, 2019, IEEE INFOCOM SER, P10, DOI [10.1109/INFOCOM.2019.8737385, 10.1109/infocom.2019.8737385]
   Ren L., 2020, IEEE INTERNET THINGS
   Ren L, 2020, IEEE T NETW SCI ENG, V7, P2286, DOI 10.1109/TNSE.2019.2942042
   Rimal BP, 2017, IEEE COMMUN MAG, V55, P192, DOI 10.1109/MCOM.2017.1600156CM
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Shepard Clayton, 2010, Performance Evaluation Review, V38, P15, DOI 10.1145/1925019.1925024
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   Wang T, 2020, J PARALLEL DISTR COM, V136, P75, DOI 10.1016/j.jpdc.2019.10.009
   Wang XK, 2017, IEEE COMMUN MAG, V55, P80, DOI 10.1109/MCOM.2017.1700360
   Xia XY, 2021, IEEE T PARALL DISTR, V32, P281, DOI 10.1109/TPDS.2020.3016344
   Xiao L, 2017, IEEE T MOBILE COMPUT, V16, P2742, DOI 10.1109/TMC.2017.2687918
   Xie RC, 2020, IEEE NETWORK, V34, P224, DOI 10.1109/MNET.011.1900369
   Yi Y., 2020, RELIABILITY AVAILABI
   Yin H, 2017, IEEE T PARALL DISTR, V28, P1031, DOI 10.1109/TPDS.2016.2604803
   Yin ZY, 2015, IEEE T WIREL COMMUN, V14, P4020, DOI 10.1109/TWC.2015.2416177
   Yuan L, 2021, PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2021 (WWW 2021), P2245, DOI 10.1145/3442381.3449994
   Zhang W, 2021, TSINGHUA SCI TECHNOL, V26, P95, DOI 10.26599/TST.2019.9010044
   Zhao M., 2020, FUTURE GENER COMP SY
   Zheng JC, 2019, IEEE T MOBILE COMPUT, V18, P771, DOI 10.1109/TMC.2018.2847337
NR 42
TC 6
Z9 6
U1 1
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102185
DI 10.1016/j.sysarc.2021.102185
EA JUN 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200001
DA 2024-07-18
ER

PT J
AU Ray, PP
AF Ray, Partha Pratim
TI A perspective on 6G: Requirement, technology, enablers, challenges and
   future road map
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 6G; Next generation communication; New&nbsp; radio; Wireless
   communications
ID INTELLIGENT REFLECTING SURFACE; VISIBLE-LIGHT COMMUNICATION;
   NONORTHOGONAL MULTIPLE-ACCESS; ORBITAL ANGULAR-MOMENTUM; THE-AIR
   COMPUTATION; MILLIMETER-WAVE; MASSIVE MIMO; WIRELESS NETWORKS; CELLULAR
   INTERNET; PERFORMANCE EVALUATION
AB Mobile network operators are at the verge of distribution and allotment of existing mobile communications with 5G. It is a high time that we should be focused on the forthcoming sixth generation (6G) networking. Though, it is mandated that 6G would leverage best of the existing network functions and cover an extended geographical range, we need to first understand the importance of 6G. In this article, we discuss about the vision of 6G and elaborate how it should look like with relevant elaborations. Key objective of this paper is to present analysis of the crucial requirements to develop 6G network infrastructure. We present a list of important networking and communication technologies that shall indeed play the vital role to design 6G. We also present how key enablers of 6G shall highlight their significance to emerge 6G. The article also presents important use case scenarios which may be overserved in the 6G era. Lastly, we find open research challenges and discuss way outs. Discussion about future road map designing concludes this literature.
C1 [Ray, Partha Pratim] Sikkim Univ, Dept Comp Applicat, Gangtok 737102, Sikkim, India.
C3 Sikkim University
RP Ray, PP (corresponding author), Sikkim Univ, Dept Comp Applicat, Gangtok 737102, Sikkim, India.
EM ppray@ieee.org
RI Ray, Partha Pratim/HRC-0757-2023
OI Ray, Partha Pratim/0000-0003-2306-2792
CR 6G Flagship, 2020, CISC VIS NETW IND GL
   Abdel-Raouf R, 2018, 2018 INTERNATIONAL CONFERENCE ON COMPUTING, ELECTRONICS & COMMUNICATIONS ENGINEERING (ICCECE), P210, DOI 10.1109/iCCECOME.2018.8658428
   Abeywickrama S, 2020, IEEE T COMMUN, V68, P5849, DOI 10.1109/TCOMM.2020.3001125
   Afolabi I, 2018, IEEE COMMUN SURV TUT, V20, P2429, DOI 10.1109/COMST.2018.2815638
   Akan OB, 2017, P IEEE, V105, P306, DOI 10.1109/JPROC.2016.2537306
   Akyildiz IF, 2018, IEEE COMMUN MAG, V56, P102, DOI 10.1109/MCOM.2018.1700928
   Akyildiz IF, 2016, NANO COMMUN NETW, V8, P46, DOI 10.1016/j.nancom.2016.02.001
   Akyildiz IF, 2014, PHYS COMMUN-AMST, V12, P16, DOI 10.1016/j.phycom.2014.01.006
   Al-Eryani Y, 2019, IEEE VEH TECHNOL MAG, V14, P92, DOI 10.1109/MVT.2019.2919279
   Alhajri M, 2018, ACCURATE ROBUST LOCA
   AlHajri MI, 2016, IEEE ANTENNAS PROP, P1447, DOI 10.1109/APS.2016.7696430
   AlHajri MI, 2015, 2015 INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY RESEARCH (ICTRC), P238, DOI 10.1109/ICTRC.2015.7156466
   AlHajri MI, 2018, IEEE GLOB CONF SIG, P1060, DOI 10.1109/GlobalSIP.2018.8646600
   AlHajri MI, 2018, IEEE ANTENN WIREL PR, V17, P2164, DOI 10.1109/LAWP.2018.2869548
   AlHajri MI, 2019, IEEE ANTENN WIREL PR, V18, P2306, DOI 10.1109/LAWP.2019.2915047
   Altahrawi MA, 2017, 2017 IEEE 13TH MALAYSIA INTERNATIONAL CONFERENCE ON COMMUNICATIONS (MICC), P113, DOI 10.1109/MICC.2017.8311743
   Alzidaneen A, 2020, IEEE WIREL COMMUN LE, V9, P543, DOI 10.1109/LWC.2019.2961906
   Amorosi L., 2018, IEEE International Conference on Environmental Engineering, EE 2018-Proceedings, P1, DOI [10.1109/EE1.2018.8385250, DOI 10.1109/EE1.2018.8385250]
   Andrews JG, 2014, IEEE J SEL AREA COMM, V32, P1065, DOI 10.1109/JSAC.2014.2328098
   [Anonymous], 2017, P 21 INT ITG WORKSH
   [Anonymous], 2008, M2134 ITUR
   [Anonymous], 2015, IMT VISION FRAMEWORK
   [Anonymous], 2015, NATURE, DOI [DOI 10.1038/NATURE14539, 10.1038/nature14539]
   [Anonymous], 2017, 38913 ETSI
   [Anonymous], 2020, IEEE WIREL COMMUN
   [Anonymous], 2020, IEEE JIOT
   [Anonymous], 2017, 5G WHAT IT MEANS WHY
   [Anonymous], 2018, 5G ENABLED TACTILE R
   [Anonymous], 2019, IEEE ACCESS
   [Anonymous], 2014, Google White Paper
   [Anonymous], 2016, 2016 9 INT C CONT CO
   [Anonymous], 2019, P1589D3 IEEE, P1
   Anuja, 2019, 2019 International Conference on Machine Learning, Big Data, Cloud and Parallel Computing (COMITCon), P237, DOI 10.1109/COMITCon.2019.8862219
   Aoudia FA, 2019, IEEE J SEL AREA COMM, V37, P2503, DOI 10.1109/JSAC.2019.2933891
   Arnold M., 2019, P 12 INT ITG C SYST, P1
   Atzeni I., 2020, DISTRIBUTED PRECODIN
   Avakian T., 2017, TRAVEL LEISURE
   Ayvaz EN, 2019, 2019 42ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), P660, DOI [10.1109/TSP.2019.8769042, 10.1109/tsp.2019.8769042]
   Bahrami H, 2016, IEEE T MICROW THEORY, V64, P3332, DOI 10.1109/TMTT.2016.2600301
   Baiqing Z., 2017, P AS COMM PHOT C
   Baiqing Z., 2018, PROC 6 INT C PHOTON, P155
   Bao X, 2019, IEEE WIREL COMMUN LE, V8, P957, DOI 10.1109/LWC.2019.2902093
   Berardinelli G., 2018, Proceedings of the 2018 IEEE Globecom Workshops (GC Workshops), P1, DOI DOI 10.1109/GLOCOMW.2018.8644245
   Bjornson E., 2019, P AS C SIGN SYST COM
   Bjornson E., 2019, POWER SCALING LAWS N
   Björnson E, 2019, UEEE INT SYM PERS IN, P632, DOI 10.1109/pimrc.2019.8904101
   Björnson E, 2020, IEEE T WIREL COMMUN, V19, P77, DOI 10.1109/TWC.2019.2941478
   Björnson E, 2019, DIGIT SIGNAL PROCESS, V94, P3, DOI 10.1016/j.dsp.2019.06.007
   Bjornson E, 2018, CONF REC ASILOMAR C, P1252, DOI 10.1109/ACSSC.2018.8645227
   Björnson E, 2017, FOUND TRENDS SIGNAL, V11, P154, DOI 10.1561/2000000093
   Björnson E, 2010, IEEE T SIGNAL PROCES, V58, P4298, DOI 10.1109/TSP.2010.2049996
   Bohagen F, 2007, IEEE T WIREL COMMUN, V6, P1420, DOI [10.1109/TWC.2007.348338, 10.1109/TWC.2007.05548]
   Botsinis P, 2019, IEEE COMMUN SURV TUT, V21, P1209, DOI 10.1109/COMST.2018.2882385
   Boulogeorgos AAA, 2018, IEEE COMMUN MAG, V56, P144, DOI 10.1109/MCOM.2018.1700890
   Brim A, 2020, 2020 10TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), P222, DOI [10.1109/ccwc47524.2020.9031159, 10.1109/CCWC47524.2020.9031159]
   Buzzi S, 2020, IEEE T WIREL COMMUN, V19, P1250, DOI 10.1109/TWC.2019.2952117
   Buzzi S, 2019, IEEE T COMMUN, V67, P3323, DOI 10.1109/TCOMM.2019.2896122
   Buzzi S, 2018, IEEE T GREEN COMMUN, V2, P385, DOI 10.1109/TGCN.2018.2800537
   Cacciapuoti AS, 2020, IEEE T COMMUN, V68, P3808, DOI 10.1109/TCOMM.2020.2978071
   Cacciapuoti AS, 2018, IEEE COMMUN MAG, V56, P110, DOI 10.1109/MCOM.2018.1700924
   Caleffi M, 2020, IEEE J SEL AREA COMM, V38, P575, DOI 10.1109/JSAC.2020.2969035
   Chaintoutis C, 2018, PHOTONICS-BASEL, V5, DOI 10.3390/photonics5030021
   Chen L, 2018, IEEE INTERNET THINGS, V5, P5296, DOI 10.1109/JIOT.2018.2843321
   Chen SZ, 2020, IEEE WIREL COMMUN, V27, P218, DOI 10.1109/MWC.001.1900333
   Chen SZ, 2016, IEEE WIREL COMMUN, V23, P78, DOI 10.1109/MWC.2016.7462488
   Chen SZ, 2014, IEEE COMMUN MAG, V52, P36, DOI 10.1109/MCOM.2014.6815891
   Chen X., 2019, MASSIVE ACCESS CELLU
   Chen XM, 2017, IEEE J SEL AREA COMM, V35, P2207, DOI 10.1109/JSAC.2017.2724420
   Chen XM, 2015, IEEE COMMUN MAG, V53, P133, DOI 10.1109/MCOM.2015.7081086
   Chen Y-X., 2019, INT C ELECTR MACH SY, P1, DOI [10.1109/ICEMS.2019.8922469, DOI 10.1109/VCIP47243.2019.8965826, DOI 10.1109/icems.2019.8922469]
   Chen Z, 2019, CHINA COMMUN, V16, P1, DOI 10.12676/j.cc.2019.02.001
   Cheng ST, 2005, IEEE J SEL AREA COMM, V23, P1424, DOI 10.1109/JSAC.2005.851157
   Cheng WC, 2019, IEEE WIREL COMMUN, V26, P100, DOI 10.1109/MWC.2017.1700370
   Cheng WC, 2018, IEEE ACCESS, V6, P2732, DOI 10.1109/ACCESS.2017.2785125
   Chiaraviglio Luca, 2017, 2017 27th International Telecommunication Networks and Applications Conference (ITNAC), P1, DOI 10.1109/ATNAC.2017.8215406
   Chiaraviglio L., 2018, 2018 20 INT C TRANSP, P1, DOI DOI 10.1109/ICTON.2018.8473712
   Chowdhury MZ, 2019, WIREL COMMUN MOB COM, DOI 10.1155/2019/2578784
   Coletta T, 2020, IEEE T CONTROL NETW, V7, P221, DOI 10.1109/TCNS.2019.2913554
   Corre Y., 2019, 6G WIRELESS SUMMIT
   Cui Y, 2011, IEEE WIREL COMMUN, V18, P46, DOI 10.1109/MWC.2011.6108333
   Dai A, 2017, PROC CVPR IEEE, P6545, DOI 10.1109/CVPR.2017.693
   Dai YY, 2019, IEEE NETWORK, V33, P10, DOI 10.1109/MNET.2019.1800376
   David K, 2018, IEEE VEH TECHNOL MAG, V13, P72, DOI 10.1109/MVT.2018.2848498
   Demir ÖT, 2020, IEEE OPEN J COMM SOC, V1, P109, DOI 10.1109/OJCOMS.2019.2959913
   Di BY, 2019, IEEE T WIREL COMMUN, V18, P47, DOI 10.1109/TWC.2018.2875980
   Di Renzo M, 2020, IEEE J SEL AREA COMM, V38, P2450, DOI 10.1109/JSAC.2020.3007211
   Di Renzo M, 2019, EURASIP J WIREL COMM, DOI 10.1186/s13638-019-1438-9
   Dinc E, 2017, IEEE COMMUN MAG, V55, P142, DOI 10.1109/MCOM.2017.1601181
   Dörner S, 2018, IEEE J-STSP, V12, P132, DOI 10.1109/JSTSP.2017.2784180
   Dong DY, 2008, IEEE T SYST MAN CY B, V38, P1207, DOI 10.1109/TSMCB.2008.925743
   Dong W, 2020, IEEE INTERNET THINGS, V7, P4816, DOI 10.1109/JIOT.2020.2969247
   Dore J.-B., 2018, P INT C TEL ICT SEPT
   Edfors O, 2012, IEEE T ANTENN PROPAG, V60, P1126, DOI 10.1109/TAP.2011.2173142
   Eisen M, 2019, IEEE T SIGNAL PROCES, V67, P2775, DOI 10.1109/TSP.2019.2908906
   El Ouadrhiri Ahmed, 2016, 2016 International Conference on Wireless Networks and Mobile Communications (WINCOM), P220, DOI 10.1109/WINCOM.2016.7777217
   Elayan H., 2016, 2016 17 INT S ANTENN, P1
   Elayan H., 2018, 2018 INT C ADV COMM, P1, DOI [10.1109/COMMNET.2018.8360286, DOI 10.1109/COMMNET.2018.8360286]
   Elayan H, 2018, IEEE T NANOBIOSCI, V17, P464, DOI 10.1109/TNB.2018.2869124
   Elayan H, 2017, IEEE T NANOBIOSCI, V16, P755, DOI 10.1109/TNB.2017.2757906
   Elayan H, 2017, NANO COMMUN NETW, V14, P9, DOI 10.1016/j.nancom.2017.08.005
   Elayan H, 2017, IEEE T NANOBIOSCI, V16, P491, DOI 10.1109/TNB.2017.2718967
   Elbir AM, 2020, IEEE T VEH TECHNOL, V69, P552, DOI 10.1109/TVT.2019.2951501
   Elmeadawy S., 2019, ICECTA 2019, P1, DOI [10.1109/ICECTA48151.2019, DOI 10.1109/ICECTA48151.2019]
   Fadlullah ZM, 2022, IEEE T EMERG TOP COM, V10, P112, DOI 10.1109/TETC.2020.2986238
   Fadlullah ZM, 2017, IEEE COMMUN SURV TUT, V19, P2432, DOI 10.1109/COMST.2017.2707140
   Fanan A, 2017, 2017 25TH TELECOMMUNICATION FORUM (TELFOR), P159
   Faraci G, 2018, 2018 4TH IEEE CONFERENCE ON NETWORK SOFTWARIZATION AND WORKSHOPS (NETSOFT), P237, DOI 10.1109/NETSOFT.2018.8459960
   Farsad N, 2016, IEEE COMMUN SURV TUT, V18, P1887, DOI 10.1109/COMST.2016.2527741
   Federici J, 2010, J APPL PHYS, V107, DOI 10.1063/1.3386413
   Foschini GJ, 2006, IEE P-COMMUN, V153, P548, DOI 10.1049/ip-com:20050423
   Fotouhi A, 2019, IEEE COMMUN SURV TUT, V21, P3417, DOI 10.1109/COMST.2019.2906228
   Francis H., 2016, SYDNEY MORNING HERAL
   Gabriel C., 2018, 1 XRAN FRONTHAUL SPE
   Jimenez JG, 2018, INT CONF NETW FUT, P52, DOI 10.1109/NOF.2018.8598123
   Gatherer A., 2018, WHAT WILL 6G BE
   George R MacCartney J., 2016, All Things Cellular'16 Proceedings of the 5th Workshop on All Things Cellular: Operations, Applications and Challenges, P31, DOI DOI 10.1145/2980055.2987353
   Ghani MU, 2020, IEEE T COMPUT IMAG, V6, P181, DOI 10.1109/TCI.2019.2937221
   Ghosh A, 2019, IEEE ACCESS, V7, P127639, DOI 10.1109/ACCESS.2019.2939938
   Giordani M, 2020, IEEE COMMUN MAG, V58, P55, DOI 10.1109/MCOM.001.1900411
   Goian A, 2015, IEEE CONF WIREL MOB, P168, DOI 10.1109/WiMOB.2015.7347957
   Gong Dong, 2020, IEEE Trans Neural Netw Learn Syst, V31, P5468, DOI 10.1109/TNNLS.2020.2968289
   Gougeon G., 2020, PROC EUR CONF ANTENN
   Goussal D. M., 2017, HDB ICT DEV COUNTRIE
   Guan K., 2017, 2017 15th International Conference on ITS Telecommunications, P1, DOI 10.1109/ ITST.2017.7972207
   Guan K, 2019, IEEE T THZ SCI TECHN, V9, P291, DOI 10.1109/TTHZ.2019.2909975
   Gui G, 2020, IEEE WIREL COMMUN, V27, P126, DOI 10.1109/MWC.001.1900516
   Gui G, 2018, IEEE T VEH TECHNOL, V67, P8440, DOI 10.1109/TVT.2018.2848294
   Guo HY, 2019, IEEE WIREL COMMUN LE, V8, P1191, DOI 10.1109/LWC.2019.2911500
   Guo YJ, 2018, IEEE ACCESS, V6, P5780, DOI 10.1109/ACCESS.2017.2789199
   Gupta AK, 2019, IEEE T WIREL COMMUN, V18, P4605, DOI 10.1109/TWC.2019.2919022
   Gupta S, 2017, 2017 8TH ANNUAL INDUSTRIAL AUTOMATION AND ELECTROMECHANICAL ENGINEERING CONFERENCE (IEMECON), P268, DOI 10.1109/IEMECON.2017.8079602
   Gyongyosi L, 2018, IEEE COMMUN SURV TUT, V20, P1149, DOI 10.1109/COMST.2017.2786748
   Haas E, 2002, IEEE T VEH TECHNOL, V51, P254, DOI 10.1109/25.994803
   Hamamreh JM, 2019, IEEE COMMUN SURV TUT, V21, P1773, DOI 10.1109/COMST.2018.2878035
   Hamza AS, 2016, IEEE COMMUN SURV TUT, V18, P1572, DOI 10.1109/COMST.2016.2521678
   Han C, 2020, IEEE COMMUN LETT, V24, P414, DOI 10.1109/LCOMM.2019.2955469
   Han SF, 2017, IEEE COMMUN MAG, V55, P150, DOI 10.1109/MCOM.2017.1600911
   Hasan M, 2016, NANO COMMUN NETW, V10, P68, DOI 10.1016/j.nancom.2016.07.011
   Hasegawa G, 2020, CONF INNOV CLOUD, P95, DOI [10.1109/ICIN48450.2020.9059427, 10.1109/icin48450.2020.9059427]
   Hassan NU, 2020, IEEE WIREL COMMUN, V27, P96, DOI 10.1109/MWC.001.1900394
   Hassan NU, 2019, IEEE IND ELECTRON M, V13, P106, DOI 10.1109/MIE.2019.2940335
   Heath RW, 2019, IEEE SIGNAL PROC MAG, V36, P3, DOI 10.1109/MSP.2019.2899083
   Hefele A, 2020, 2020 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC)
   Henry S, 2020, IEEE ACCESS, V8, P42828, DOI 10.1109/ACCESS.2020.2977406
   Hong W, 2017, OVERVIEW CHINA MILLI
   Hong YQ, 2020, IEEE PHOTONIC TECH L, V32, P35, DOI 10.1109/LPT.2019.2956207
   Hossain Khan M. Saddam, 2019, 2019 International Conference of Artificial Intelligence and Information Technology (ICAIIT). Proceedings, P506, DOI 10.1109/ICAIIT.2019.8834633
   Nguyen HC, 2018, IEEE ACCESS, V6, P12304, DOI 10.1109/ACCESS.2018.2808998
   Huang CW, 2020, IEEE WIREL COMMUN, V27, P118, DOI 10.1109/MWC.001.1900534
   Huang CW, 2019, IEEE T WIREL COMMUN, V18, P4157, DOI 10.1109/TWC.2019.2922609
   Huang HZ, 2020, 2020 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC)
   Huang H, 2020, IEEE T VEH TECHNOL, V69, P1065, DOI 10.1109/TVT.2019.2949122
   Huang TY, 2019, IEEE ACCESS, V7, P175758, DOI 10.1109/ACCESS.2019.2957648
   Huang XJ, 2019, IEEE VEH TECHNOL MAG, V14, P84, DOI 10.1109/MVT.2019.2921244
   Huang XJ, 2017, IEEE T MICROW THEORY, V65, P3336, DOI 10.1109/TMTT.2017.2654218
   Huo YM, 2019, IEEE INTERNET THINGS, V6, P7103, DOI 10.1109/JIOT.2019.2914414
   Husák M, 2019, IEEE COMMUN SURV TUT, V21, P640, DOI 10.1109/COMST.2018.2871866
   IDC, 2019, IDC MARKET FORECAST, Patent No. [US45066919, 45066919]
   IEEE Standards Association, 2020, IEEE DRAFT STAND BRO, P1
   Interdonato G, 2019, EURASIP J WIREL COMM, DOI 10.1186/s13638-019-1507-0
   International Telecommunications Union, 2019, FOC GROUP TECHN NETW
   Iscan O, 2019, IEEE ACCESS, V7, P22579, DOI 10.1109/ACCESS.2019.2898103
   ITU, 2015, AND BEYOND
   Jaimes L. G., 2020, CONSUM COMM NETWORK, P1, DOI DOI 10.1109/ccnc46108.2020.9045642
   Jain M, 2020, IEEE WIREL COMMUN LE, V9, P1291, DOI 10.1109/LWC.2020.2988887
   Jangra Seema, 2019, 2019 International Conference on Machine Learning, Big Data, Cloud and Parallel Computing (COMITCon), P211, DOI 10.1109/COMITCon.2019.8862202
   Jha AK, 2020, IEEE T MICROW THEORY, V68, P1598, DOI 10.1109/TMTT.2019.2957369
   Jia RD, 2019, IEEE J-STSP, V13, P538, DOI 10.1109/JSTSP.2019.2898331
   Jiang CX, 2017, IEEE WIREL COMMUN, V24, P98, DOI 10.1109/MWC.2016.1500356WC
   Jin C, 2019, INT WIREL COMMUN, P67
   Jung T., 2016, Instruments for the Exploration of Organisational Culture - Compendium of Instruments, P1, DOI [10.13140/RG.2.1.4337, DOI 10.13140/RG.2.1.4337]
   Kahn C, 2015, IEEE COMMUN MAG, V53, P26, DOI 10.1109/MCOM.2015.7263369
   Kanazawa K, 2020, IEEE T ANTENN PROPAG, V68, P5613, DOI 10.1109/TAP.2020.2972633
   Kato N, 1999, IEEE T PATTERN ANAL, V21, P258, DOI 10.1109/34.754617
   Kato N, 2017, IEEE WIREL COMMUN, V24, P146, DOI 10.1109/MWC.2016.1600317WC
   Katz M, 2019, INT J LIGHT ELECT OP, V195
   Katz M., 2020, 2020 2 6G WIRELESS S
   Kaushal H, 2017, IEEE COMMUN SURV TUT, V19, P57, DOI 10.1109/COMST.2016.2603518
   Kaya A, 2019, IEEE T WIRELESS COMM
   Khan M. K. M., 2018, P INT C COMP COMM CH, P1
   Khan MF, 2018, 2018 16TH IEEE INT CONF ON DEPENDABLE, AUTONOM AND SECURE COMP, 16TH IEEE INT CONF ON PERVAS INTELLIGENCE AND COMP, 4TH IEEE INT CONF ON BIG DATA INTELLIGENCE AND COMP, 3RD IEEE CYBER SCI AND TECHNOL CONGRESS (DASC/PICOM/DATACOM/CYBERSCITECH), P626, DOI 10.1109/DASC/PiCom/DataCom/CyberSciTec.2018.00113
   Khan WU, 2020, PHYS COMMUN-AMST, V39, DOI 10.1016/j.phycom.2020.101043
   Khorov E, 2019, IEEE COMMUN SURV TUT, V21, P197, DOI 10.1109/COMST.2018.2871099
   Kibria MG, 2018, IEEE ACCESS, V6, P32328, DOI 10.1109/ACCESS.2018.2837692
   Kim J, 2020, 2020 34TH INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN 2020), P32, DOI [10.1109/icoin48656.2020.9016571, 10.1109/ICOIN48656.2020.9016571]
   Kim J, 2020, J LIGHTWAVE TECHNOL, V38, P101, DOI [10.1109/JLT.2019.2931318, 10.22553/keas.2020.38.3.101]
   Kim MY, 2020, INT CONF BIG DATA, P8, DOI 10.1109/BigComp48618.2020.0-108
   Kim WH, 2020, 2020 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC)
   Kolodziej KE, 2019, IEEE T MICROW THEORY, V67, P3025, DOI 10.1109/TMTT.2019.2896561
   Konkol MR, 2017, J LIGHTWAVE TECHNOL, V35, P2010, DOI 10.1109/JLT.2017.2662604
   Koo BH, 2016, IEEE J SEL AREA COMM, V34, P600, DOI 10.1109/JSAC.2016.2525538
   Kotobi K, 2018, IEEE VEH TECHNOL MAG, V13, P32, DOI 10.1109/MVT.2017.2740458
   Krolik J., 2013, 100 GBS RF BACKBONE
   Lampiris E, 2018, IEEE J SEL AREA COMM, V36, P1176, DOI 10.1109/JSAC.2018.2844960
   Latva-Aho M., 2020, Key drivers and research challenges for 6G ubiquitous wireless intelligence
   Lau BPL, 2019, INFORM FUSION, V52, P357, DOI 10.1016/j.inffus.2019.05.004
   Letaief KB, 2019, IEEE COMMUN MAG, V57, P84, DOI 10.1109/MCOM.2019.1900271
   Li B, 2019, IEEE INTERNET THINGS, V6, P2241, DOI 10.1109/JIOT.2018.2887086
   Li R., 2018, P 1 INT TEL UN WORKS
   Li XY, 2019, IEEE T WIREL COMMUN, V18, P3437, DOI 10.1109/TWC.2019.2914046
   Li YX, 2020, CHINA COMMUN, V17, P151, DOI 10.23919/JCC.2020.01.012
   Liaskos C, 2018, IEEE COMMUN MAG, V56, P162, DOI 10.1109/MCOM.2018.1700659
   Lin XT, 2020, IEEE COMMUN LETT, V24, P577, DOI 10.1109/LCOMM.2019.2958629
   Liu JJ, 2018, IEEE COMMUN SURV TUT, V20, P2714, DOI 10.1109/COMST.2018.2841996
   Liu J, 2018, IEEE COMMUN MAG, V56, P35, DOI 10.1109/MCOM.2018.1700827
   Liu J, 2019, IEEE COMMUN LETT, V23, P1276, DOI 10.1109/LCOMM.2019.2916797
   Liu XB, 2019, PROCEEDINGS OF 2019 IEEE 3RD INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC 2019), P1404, DOI [10.1109/itnec.2019.8729377, 10.1109/ITNEC.2019.8729377]
   Lorences-Riesgo A, 2020, J LIGHTWAVE TECHNOL, V38, P394, DOI 10.1109/JLT.2019.2952930
   Lv ZH, 2020, COMPUT COMMUN, V153, P42, DOI 10.1016/j.comcom.2020.01.060
   Lv Zhou, 2018, 2018 IEEE Innovative Smart Grid Technologies - Asia (ISGT Asia). Proceedings, P103, DOI 10.1109/ISGT-Asia.2018.8467927
   Ma H, 2018, IEEE T COMMUN, V66, P3571, DOI 10.1109/TCOMM.2018.2817222
   Ma XY, 2020, NANO COMMUN NETW, V24, DOI 10.1016/j.nancom.2020.100284
   Maddah-Ali MA, 2014, IEEE T INFORM THEORY, V60, P2856, DOI 10.1109/TIT.2014.2306938
   Mahmood A, 2020, IEEE ACCESS, V8, P23264, DOI 10.1109/ACCESS.2020.2970224
   Maksymyuk Taras, 2019, 2019 3rd International Conference on Advanced Information and Communications Technologies (AICT). Proceedings, P36, DOI 10.1109/AIACT.2019.8847762
   Mao BM, 2017, IEEE T COMPUT, V66, P1946, DOI 10.1109/TC.2017.2709742
   Mao Q, 2018, IEEE COMMUN SURV TUT, V20, P2595, DOI 10.1109/COMST.2018.2846401
   Marzetta TL, 2016, FUNDAMENTALS OF MASSIVE MIMO, P1, DOI 10.1017/9781316799895
   Mata J, 2018, OPT SWITCH NETW, V28, P43, DOI 10.1016/j.osn.2017.12.006
   Mei W, 2018, PHYS LAYER SERVICE I
   Mohammed A, 2011, P IEEE, V99, P1939, DOI 10.1109/JPROC.2011.2159690
   Mollah MB, 2021, IEEE INTERNET THINGS, V8, P4157, DOI 10.1109/JIOT.2020.3028368
   Mozaffari M, 2019, IEEE COMMUN SURV TUT, V21, P2334, DOI 10.1109/COMST.2019.2902862
   Mukherjee C, 2017, IEEE T DEVICE MAT RE, V17, P490, DOI 10.1109/TDMR.2017.2710303
   Narang M, 2017, IEEE CONF COMPUT, P60, DOI 10.1109/INFCOMW.2017.8116353
   Nawaz SJ, 2019, IEEE ACCESS, V7, P46317, DOI 10.1109/ACCESS.2019.2909490
   Nguyen KTD, 2019, INT CONF COMP INFO, P86, DOI 10.1109/cits.2019.8862072
   Nie S, 2019, INT CONF ACOUST SPEE, P7849, DOI 10.1109/ICASSP.2019.8683394
   O'Shea TJ, 2018, EUR SIGNAL PR CONF, P529, DOI 10.23919/EUSIPCO.2018.8553233
   Okamoto S, 2020, J LIGHTWAVE TECHNOL, V38, P1061, DOI 10.1109/JLT.2019.2962178
   ornson E. Bj, 2019, MASSIVE MIMO IS REAL
   OShea T., 2016, P GNU RAD C, V1, P1
   Ozdogan O., 2020, IEEE WIRELESS COMMUN
   Palattella MR, 2016, IEEE J SEL AREA COMM, V34, P510, DOI 10.1109/JSAC.2016.2525418
   Pathak PH, 2015, IEEE COMMUN SURV TUT, V17, P2047, DOI 10.1109/COMST.2015.2476474
   Patwary MN, 2020, IEEE ACCESS, V8, P11352, DOI 10.1109/ACCESS.2020.2964673
   Philbeck I., 2017, P BACKGR SPEC SESS B, P1
   Piran M., 2019, LEARNING DRIVEN WIRE
   Pometcu L., 2018, 12 EUR C ANT PROP EU
   Pouttu A, 2018, P IEEE C STAND COMM
   Puerta R., 2017, P OPT FIB C
   Qi Q, 2020, IEEE COMMUN LETT, V24, P1333, DOI 10.1109/LCOMM.2020.2982151
   Qi Q, 2019, IEEE T WIREL COMMUN, V18, P5780, DOI 10.1109/TWC.2019.2938962
   Qi Q, 2019, IEEE INTERNET THINGS, V6, P3110, DOI 10.1109/JIOT.2018.2878860
   Qi W., IEEE WIRELESS COMMUN, DOI [10.1109/ MWC.001.2000393, DOI 10.1109/MWC.001.2000393]
   Qin Y, 2019, ASIA-PAC NETW OPER M, DOI 10.23919/apnoms.2019.8893089
   Qu Z., 2019, 2019 INT S ADV ELECT, P1
   Qualcomm, 2019, NR LIT REL 17 QUALC
   Raj D, 2020, INT CONF COMMUN SYST, DOI [10.1109/comsnets48256.2020.9027424, 10.1109/COMSNETS48256.2020.9027424]
   Ranasinghe V., 2020, IEEE ICC
   Rappaport TS, 2019, IEEE ACCESS, V7, P78729, DOI 10.1109/ACCESS.2019.2921522
   Ray PP, 2018, IEEE ACCESS, V6, DOI 10.1109/ACCESS.2017.2775042
   Ren YX, 2017, IEEE T WIREL COMMUN, V16, P3151, DOI 10.1109/TWC.2017.2675885
   Rommel S., 2018, PROC IEEE PSC, P1, DOI DOI 10.1109/PS.2018.8751363
   Rost P, 2016, IEEE COMMUN MAG, V54, P84, DOI 10.1109/MCOM.2016.7470940
   Saad M, 2019, IEEE WCNC
   Saad W, 2020, IEEE NETWORK, V34, P134, DOI 10.1109/MNET.001.1900287
   Saha C, 2018, IEEE ICC
   Sahu PP, 2020, IEEE J SEL TOP QUANT, V26, DOI 10.1109/JSTQE.2020.2975537
   Sami H, 2021, IEEE T NETW SERV MAN, V18, P3527, DOI 10.1109/TNSM.2021.3066625
   Samra M, 2021, IEEE T INTELL TRANSP, V22, P1161, DOI 10.1109/TITS.2019.2963876
   Sarieddeen H, 2019, IEEE J SEL AREA COMM, V37, P2040, DOI 10.1109/JSAC.2019.2929455
   Saud MS, 2019, T EMERG TELECOMMUN T, V30, DOI 10.1002/ett.3562
   Sekander S, 2018, IEEE COMMUN MAG, V56, P104, DOI 10.1109/MCOM.2018.1700666
   Senel K, 2019, IEEE J-STSP, V13, P597, DOI 10.1109/JSTSP.2019.2899252
   Shah SHA, 2019, IEEE INT WORK SIGN P, DOI 10.1109/spawc.2019.8815451
   Shaikh TA, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (CIT), P112, DOI 10.1109/CIT.2016.79
   Shariatpanahi SP, 2019, IEEE T INFORM THEORY, V65, P2792, DOI 10.1109/TIT.2018.2888615
   Sharma VS, 2019, INT CONF GLOBAL SOFT, P80, DOI 10.1109/ICGSE.2019.00029
   Shirvanimoghaddam M, 2017, IEEE COMMUN MAG, V55, P55, DOI 10.1109/MCOM.2017.1600618
   Shubair R. M., 2015, IN VIVO WIRELESS BOD, P1, DOI DOI 10.1109/LAPC.2015.7366014
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Simpson Grace, 2019, 2019 International Conference on Cyber Security and Internet of Things (ICSIoT). Proceedings, P1, DOI 10.1109/ICSIoT47925.2019.00006
   Singh A.P., 2016, INT J INNOV RES COMP, V4, P871
   Singh A, 2020, IEEE J SEL AREA COMM, V38, P2104, DOI 10.1109/JSAC.2020.3000881
   Singh A, 2020, PROC EUR CONF ANTENN
   Skaletsky M, 2016, J GLOB INF TECH MAN, V19, P44, DOI 10.1080/1097198X.2016.1134171
   Sohail M, 2019, IET INTELL TRANSP SY, V13, P1814, DOI 10.1049/iet-its.2019.0323
   Song LY, 2017, IEEE NETWORK, V31, P8, DOI 10.1109/MNET.2017.1600287
   Strinati EC, 2019, IEEE VEH TECHNOL MAG, V14, P42, DOI 10.1109/MVT.2019.2921162
   Sung M, 2020, J LIGHTWAVE TECHNOL, V38, P409, DOI 10.1109/JLT.2019.2942636
   Tang FX, 2020, P IEEE, V108, P292, DOI 10.1109/JPROC.2019.2954595
   Tang FX, 2018, IEEE WIREL COMMUN, V25, P154, DOI 10.1109/MWC.2017.1700244
   Tareq F, 2019, SPECULATIVE STUDY 6G
   Tariq F, 2020, IEEE WIREL COMMUN, V27, P118, DOI 10.1109/MWC.001.1900488
   Tervo O., 2020, 2020 2 6G WIRELESS S
   Thidé B, 2007, PHYS REV LETT, V99, DOI 10.1103/PhysRevLett.99.087701
   Tilghman P, 2019, IEEE SPECTRUM, V56, P28, DOI 10.1109/MSPEC.2019.8727143
   Tölli A, 2020, IEEE T WIREL COMMUN, V19, P2091, DOI 10.1109/TWC.2019.2962686
   Tölli A, 2019, IEEE COMMUN MAG, V57, P58, DOI 10.1109/MCOM.2018.1700199
   Torabi M, 2019, 2019 2ND WEST ASIAN COLLOQUIUM ON OPTICAL WIRELESS COMMUNICATIONS (WACOWC), P167, DOI [10.1109/wacowc.2019.8770196, 10.1109/WACOWC.2019.8770196]
   Truong KT, 2013, CONF REC ASILOMAR C, P1318, DOI 10.1109/ACSSC.2013.6810508
   Tuor A., 2017, P WORKSH 31 AAAI C A
   Vardhan H, 2014, COMPUT NETW, V58, P192, DOI 10.1016/j.comnet.2013.09.020
   Viswanathan H, 2020, IEEE ACCESS, V8, P57063, DOI 10.1109/ACCESS.2020.2981745
   Vizcaíno JL, 2016, 2016 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC)
   WANG D, IEEE T CYBERNETICS, DOI DOI 10.1109/TSMC.2019.2933005
   Wang DY, 2020, IEEE T ELECTRON DEV, V67, P314, DOI 10.1109/TED.2019.2952540
   Wang F, 2020, ISSCC DIG TECH PAP I, P372, DOI 10.1109/ISSCC19947.2020.9063157
   Wang J., 2020, IEEE COMMUN SURVEYS
   Wang L, 2020, CHIN CONTR CONF, P1, DOI 10.23919/CCC50068.2020.9188862
   Wei L, 2021, IEEE T COMMUN, V69, P4144, DOI 10.1109/TCOMM.2021.3063236
   Weiss M. B., 2019, IEEE T COGNITIVE COM
   Wu D, 2018, IEEE WIREL COMMUN, V25, P43, DOI 10.1109/MWC.2018.1700325
   Wu JS, 2018, IEEE COMMUN SURV TUT, V20, P2389, DOI 10.1109/COMST.2018.2812301
   Wu L, 2020, IEEE T WIREL COMMUN, V19, P1113, DOI 10.1109/TWC.2019.2951148
   Wu QQ, 2020, IEEE T COMMUN, V68, P1838, DOI 10.1109/TCOMM.2019.2958916
   Wu QQ, 2020, IEEE COMMUN MAG, V58, P106, DOI 10.1109/MCOM.001.1900107
   Wu QQ, 2019, IEEE T WIREL COMMUN, V18, P5394, DOI 10.1109/TWC.2019.2936025
   Wu YP, 2018, IEEE J SEL AREA COMM, V36, P679, DOI 10.1109/JSAC.2018.2825560
   Xiong K, 2021, IEEE T INTELL TRANSP, V22, P2226, DOI 10.1109/TITS.2020.3015210
   Xiong ZH, 2019, IEEE VEH TECHNOL MAG, V14, P44, DOI 10.1109/MVT.2019.2903655
   Xu B, 2017, INT CONF WIRE COMMUN
   Yaacoub E, 2020, P IEEE, V108, P533, DOI 10.1109/JPROC.2020.2976703
   Yala L, 2020, CONF INNOV CLOUD, P159, DOI [10.1109/ICIN48450.2020.9059458, 10.1109/icin48450.2020.9059458]
   Yang H., 2016, IEEE T WIRELESS COMM
   Yang H, 2019, I C OPT COMMUN NETW, DOI 10.1109/icocn.2019.8934148
   Yang J., 2007, MILCOM 2007, P29
   Yang P, 2019, IEEE NETWORK, V33, P70, DOI 10.1109/MNET.2019.1800418
   Yang P, 2018, IEEE VEH TECHNOL MAG, V13, P124, DOI 10.1109/MVT.2018.2814023
   Yang YW, 2018, IEEE T VEH TECHNOL, V67, P10704, DOI 10.1109/TVT.2018.2867566
   Yao HP, 2018, IEEE COMMUN MAG, V56, P178, DOI 10.1109/MCOM.2018.1700038
   Zhang J, 2020, CELL FREE MASSIVE MI
   Zhang JA, 2015, IEEE WIREL COMMUN, V22, P79, DOI 10.1109/MWC.2015.7054722
   Zhang JX, 2020, CHINA COMMUN, V17, P128, DOI 10.23919/JCC.2020.09.011
   Zhang L, 2019, IEEE T WIREL COMMUN, V18, P3281, DOI 10.1109/TWC.2019.2912754
   Zhang L, 2017, IEEE WIREL COMMUN, V24, P44, DOI 10.1109/MWC.2017.1700069
   Zhang N, 2017, IEEE COMMUN MAG, V55, P101, DOI 10.1109/MCOM.2017.1601156
   Zhang QQ, 2019, IEEE J SEL AREA COMM, V37, P452, DOI 10.1109/JSAC.2018.2872382
   Zhang YT, 2020, IEEE T VEH TECHNOL, V69, P4379, DOI 10.1109/TVT.2020.2975559
   Zhang ZQ, 2019, IEEE VEH TECHNOL MAG, V14, P28, DOI 10.1109/MVT.2019.2921208
   Zhao ZC, 2020, IEEE T IND INFORM, V16, P5424, DOI 10.1109/TII.2019.2949348
   Zheng G, 2014, IEEE COMMUN MAG, V52, P152, DOI 10.1109/MCOM.2014.6957156
   Zheng Wang, 2018, 2018 IEEE 4th International Conference on Computer and Communications (ICCC). Proceedings, P806, DOI 10.1109/CompComm.2018.8781066
   Zhou FH, 2019, IEEE NETWORK, V33, P54, DOI 10.1109/MNET.2019.1800439
   Zhu GX, 2019, IEEE INTERNET THINGS, V6, P6089, DOI 10.1109/JIOT.2018.2871070
   Zhu LP, 2019, IEEE ACCESS, V7, P116123, DOI 10.1109/ACCESS.2019.2935169
   Zong BQ, 2019, IEEE VEH TECHNOL MAG, V14, P18, DOI 10.1109/MVT.2019.2921398
NR 338
TC 24
Z9 25
U1 2
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102180
DI 10.1016/j.sysarc.2021.102180
EA MAY 2021
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200016
DA 2024-07-18
ER

PT J
AU Liu, T
   Fu, YZ
   Xu, XT
   Yan, W
AF Liu, Ting
   Fu, Yuzhuo
   Xu, Xiaotong
   Yan, Wei
TI A cross-layer fault propagation analysis method for edge intelligence
   systems deployed with DNNs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Soft error; Reliability; Convolutional neural networks (CNNs);
   Activation detection; Bayesian networks
ID ERROR; NETWORKS
AB To evaluate the impact of soft errors on convolutional neural networks (CNNs) deployed in edged computation systems, we propose a data-driven assessment strategy to characterize the propagation flow across hardware and software abstraction layers of the system in an interpretable way. Single-bit-flip injections in underlying hardware architecture are performed on virtual embedded system with a CNN-based image classifier deployed on it. We depict the local activation and global dependencies caused by soft errors across the system in form of a directed acyclic graph by using generative adversarial networks and Bayesian networks as data modeling methods. The cross-layer fault propagation paths and component sensitivities show that the deep neural networks like CNNs can effectively prevent the faults that may cause critical failures from propagating to the system output via the channel sparsity and regular pooling mechanism in the network pipelines.
C1 [Liu, Ting] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Dongchuan 800, Shanghai, Peoples R China.
   [Fu, Yuzhuo] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Intelligent Comp Architecture & Technol Lab iCAT, Dongchuan 800, Shanghai, Peoples R China.
   [Xu, Xiaotong; Yan, Wei] Shanghai Jiao Tong Univ, Integrated Circuit Engn, Dongchuan 800, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University; Shanghai Jiao Tong University; Shanghai
   Jiao Tong University
RP Liu, T (corresponding author), Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Dongchuan 800, Shanghai, Peoples R China.
EM louisa_liu@sjtu.edu.cn
RI Xu, Xiaotong/ABF-5041-2021; Liu, Ting/AAZ-7386-2021
OI Xu, Xiaotong/0000-0003-3973-5410; Liu, Ting/0000-0003-3489-4578
FU National Natural Science Foundation of China [61977045]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant No. 61977045.
CR Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Brewer RM, 2020, IEEE T NUCL SCI, V67, P108, DOI 10.1109/TNS.2019.2957477
   Chen Z, 2020, ARXIV PREPRINT ARXIV
   Darwiche A, 2009, MODELING AND REASONING WITH BAYESIAN NETWORKS, P1, DOI 10.1017/CBO9780511811357
   dos Santos FF, 2019, IEEE T RELIAB, V68, P663, DOI 10.1109/TR.2018.2878387
   ECKMANN JP, 1987, EUROPHYS LETT, V4, P973, DOI 10.1209/0295-5075/4/9/004
   Grossman D., 2004, P 21 INT C MACH LEAR, P46
   Hanif MA, 2018, DES AUT TEST EUROPE, P913, DOI 10.23919/DATE.2018.8342139
   Hazucha P, 2000, IEEE T NUCL SCI, V47, P2586, DOI 10.1109/23.903813
   Ibrahim Y, 2020, IEEE ACCESS, V8, P19490, DOI 10.1109/ACCESS.2020.2968129
   Hoang LH, 2020, DES AUT TEST EUROPE, P1241, DOI 10.23919/DATE48585.2020.9116571
   Leveugle R, 2009, DES AUT TEST EUROPE, P502
   Li GP, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126964
   Li T, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2996357
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   MeSS J.-G., 2019, EUROPEAN WORKSHOP ON
   Natella R, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2841425
   Sabokrou M, 2018, PROC CVPR IEEE, P3379, DOI 10.1109/CVPR.2018.00356
   Santos FFd, 2019, 2019 IEEE EUR TEST S, P1
   Savino A, 2018, IEEE T COMPUT, V67, P1462, DOI 10.1109/TC.2018.2818735
   Schorn C, 2019, DES AUT TEST EUROPE, P1507, DOI [10.23919/date.2019.8714885, 10.23919/DATE.2019.8714885]
   Torres-Huitzil C, 2017, IEEE ACCESS, V5, P17322, DOI 10.1109/ACCESS.2017.2742698
   Tsamardinos I, 2006, MACH LEARN, V65, P31, DOI 10.1007/s10994-006-6889-7
   Vallero A, 2016, INT TEST CONF P
   Vallero A, 2019, IEEE T COMPUT, V68, P765, DOI 10.1109/TC.2018.2887225
   Vallero A, 2015, MICROPROCESS MICROSY, V39, P1204, DOI 10.1016/j.micpro.2015.06.003
   Vallero A., 2015, 2015 20 IEEE EUR TES, P1, DOI [10.1109/ETS.2015.7138745, DOI 10.1109/ETS.2015.7138745]
NR 27
TC 1
Z9 1
U1 2
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102057
DI 10.1016/j.sysarc.2021.102057
EA FEB 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100021
DA 2024-07-18
ER

PT J
AU Acosta-Quinonez, RI
   Torres-Roman, D
   Rodriguez-Avila, R
AF Acosta-Quinonez, R., I
   Torres-Roman, D.
   Rodriguez-Avila, R.
TI HOSVD prototype based on modular SW libraries running on a
   high-performance CPU plus GPU platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Digital signal processing; Heterogeneous computing platform; GPU;
   Parallel; HOSVD
ID TENSOR DECOMPOSITIONS; IMPLEMENTATION; COMPRESSION
AB Efficient prototyping is an invaluable resource for modern enterprises and research centers. An efficient prototyping tool exhibits high throughput while maintaining flexibility, and reduces design and validation efforts, resulting in low time-to-market and high competitiveness. This paper presents a modular implementation of high-performance software (SW) libraries running on a Heterogeneous Computing Platform (HCP) based on CPU+GPU. The proposed SW libraries enable a fast and easy comparison of a prototype under different implementation criteria and maintain a high throughput and reusability due to their modular definition. These features accelerate the prototyping task by removing the overhead of designing and validating ad-hoc implementations. The novelty and benefits of this proposal are presented by prototyping and analysis of the multilinear SVD or Higher-Order SVD (HOSVD), an important, widely-used, and computationally demanding tensor decomposition. The mean square error (MSE), processing time, and speedup of this case study show its high performance, while modularity maintains flexibility. The HOSVD prototype reaches a maximum speedup of 17x that of one of the most important implementations in the state of the art.
C1 [Acosta-Quinonez, R., I; Torres-Roman, D.] CINVESTAV IPN, Guadalajara Unit, Dept Elect Engn & Comp Sci, Telecommun, Guadalajara, Jalisco, Mexico.
   [Rodriguez-Avila, R.] Intel Labs, GDL, Guadalajara, Jalisco, Mexico.
C3 CINVESTAV - Centro de Investigacion y de Estudios Avanzados del
   Instituto Politecnico Nacional; Intel Corporation
RP Acosta-Quinonez, RI (corresponding author), CINVESTAV IPN, Guadalajara Unit, Dept Elect Engn & Comp Sci, Telecommun, Guadalajara, Jalisco, Mexico.
EM Renee.Acosta@cinvestav.mx; deni.torres@cinvestav.mx;
   roel.rodriguez.avila@intel.com
FU CONACyT, Mexico
FX The authors would like to thank CONACyT, Mexico for supporting this
   research and our colleagues Dr. Josue Lopez and M. J.M. TrejoArellano
   for comments that greatly improved the manuscript; both are at
   CINVESTAV, Guadalajara. Thank you to the anonymous reviewers for their
   constructive criticism that allowed us to improve important key points
   of this work.
CR Absil PA, 2008, OPTIMIZATION ALGORITHMS ON MATRIX MANIFOLDS, P1
   Acos Ramada., 2016, Catalogo - Improving Together, P1
   Acosta-Quiñonez RI, 2018, IEEE LATAMER CONF, DOI 10.1109/LATINCOM.2018.8613218
   Acosta-Quinonez R.I., 2019, IEEE LATAMER CONF, P1, DOI DOI 10.1109/latincom48065.2019.8937926
   [Anonymous], 1994, LOOP TRANSFORMATION
   [Anonymous], 2013, ING INVESTIG TECNOL, P11
   Austin W, 2016, INT PARALL DISTRIB P, P912, DOI 10.1109/IPDPS.2016.67
   Bader B. W., 2015, MATLAB TENSOR TOOLBO
   Brandenburg J, 2017, J SYST ARCHITECT, V77, P26, DOI 10.1016/j.sysarc.2016.12.009
   Cai JR, 2020, IEEE T IMAGE PROCESS, V29, P3612, DOI 10.1109/TIP.2020.2963956
   Chen YD, 2020, IEEE T PARALL DISTR, V31, P2329, DOI 10.1109/TPDS.2020.2990429
   Cichocki A, 2015, IEEE SIGNAL PROC MAG, V32, P145, DOI 10.1109/MSP.2013.2297439
   De Lathauwer L, 2000, SIAM J MATRIX ANAL A, V21, P1253, DOI 10.1137/S0895479896305696
   De Lathauwer L, 2000, SIAM J MATRIX ANAL A, V21, P1324, DOI 10.1137/S0895479898346995
   Fanaee H, 2016, NEUROCOMPUTING, V203, P22, DOI 10.1016/j.neucom.2016.04.006
   Ferreira Marianela, 2016, Porto Biomed J, V1, P112, DOI 10.1016/j.pbj.2016.06.002
   Golub G. H., 1983, MATRIX COMPUTATIONS
   Grossman S.I, 1993, ELEMENTARY LINEAR AL, Vfifth
   Hai T, 2014, J APPL RES TECHNOL, V12, P122, DOI 10.1016/S1665-6423(14)71612-8
   Hartmann C, 2019, J SYST ARCHITECT, V97, P304, DOI 10.1016/j.sysarc.2018.10.005
   Hsiao TY, 2019, J SYST ARCHITECT, V95, P9, DOI 10.1016/j.sysarc.2019.02.008
   Hu CF, 2019, MECH SYST SIGNAL PR, V122, P273, DOI 10.1016/j.ymssp.2018.12.012
   Huang WP, 2019, MICROPROCESS MICROSY, V64, P120, DOI 10.1016/j.micpro.2018.10.004
   Kiele P, 2020, IEEE OPEN J ENG MED, V1, P91, DOI 10.1109/OJEMB.2020.2981254
   Kim Y, 2019, J SYST ARCHITECT, V98, P41, DOI 10.1016/j.sysarc.2019.06.005
   Kolda TG, 2009, SIAM REV, V51, P455, DOI 10.1137/07070111X
   Kossaifi J., 2018, ABS161009555 CORR
   Lahabar S, 2009, INT PARALL DISTRIB P, P840
   Li L, 2019, J SYST ARCHITECT, V93, P1, DOI 10.1016/j.sysarc.2018.12.010
   Li R., 2014, J SYST ARCHIT, P280
   Li Yan, 2020, American Journal of Roentgenology, V214, P1280, DOI 10.2214/AJR.20.22954
   Liang TY, 2016, J SYST ARCHITECT, V62, P63, DOI 10.1016/j.sysarc.2015.10.003
   Liu X., 2017, INT PARALLEL DISTRIB, P1
   López J, 2020, REMOTE SENS-BASEL, V12, DOI 10.3390/rs12030517
   Markopoulos PP, 2018, IEEE GLOB CONF SIG, P1353, DOI 10.1109/GlobalSIP.2018.8646385
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Park J.I., 2014, J APPL RES TECHNOL, P213
   Phan A.-H., 2014, INT C AC SPEECH SIGN, P1
   Quitin F, 2013, IEEE T WIREL COMMUN, V12, P1418, DOI 10.1109/TWC.2013.012513.121029
   Rodríguez A, 2019, J SYST ARCHITECT, V98, P27, DOI 10.1016/j.sysarc.2019.06.006
   Stewart R, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101657
   STRANG G, 1993, AM MATH MON, V100, P848, DOI 10.2307/2324660
   Töreyin H, 2016, IEEE SENS J, V16, P2892, DOI 10.1109/JSEN.2016.2522964
   Wang R., 2012, INTRO ORTHOGONAL TRA
   Wang XK, 2021, IEEE T SUST COMPUT, V6, P456, DOI 10.1109/TSUSC.2018.2881439
   Wang XK, 2018, IEEE T COMPUT SOC SY, V5, P481, DOI 10.1109/TCSS.2018.2813320
   Xu Y., 2016, IEEE INFOCOM 2016 TH, P1, DOI DOI 10.1145/2909609
   Xu Z., 2020, J SYST ARCHIT, V109, P10
   Yang WD, 2019, ACM T KNOWL DISCOV D, V13, DOI 10.1145/3363575
   Zahaf HE, 2017, J SYST ARCHITECT, V74, P46, DOI 10.1016/j.sysarc.2017.01.002
   Zhang K., 2019, 2019 IEEEACM INT C C, P1
   Zhang W, 2018, J SYST ARCHITECT, V88, P13, DOI 10.1016/j.sysarc.2018.05.005
   Zniyed Y, 2020, LINEAR ALGEBRA APPL, V588, P304, DOI 10.1016/j.laa.2019.11.005
NR 54
TC 1
Z9 1
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101897
DI 10.1016/j.sysarc.2020.101897
EA FEB 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000010
DA 2024-07-18
ER

PT J
AU Kauffman, S
   Dunne, M
   Gracioli, G
   Khan, W
   Benann, N
   Fischmeister, S
AF Kauffman, Sean
   Dunne, Murray
   Gracioli, Giovani
   Khan, Waleed
   Benann, Nirmal
   Fischmeister, Sebastian
TI Palisade: A framework for anomaly detection in embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Anomaly detection; Real-time embedded systems; Software architecture;
   Streaming-based architecture
ID TIME-SERIES
AB In this article, we propose Palisade, a distributed framework for streaming anomaly detection. Palisade is motivated by the need to apply multiple detection algorithms for distinct anomalies in the same scenario. Our solution blends low latency detection with deployment flexibility and ease-of-modification. This work includes a thorough description of the choices made in designing Palisade and the reasons for making those choices. We carefully define symptoms of anomalies that may be detected, and we use this taxonomy in characterizing our work. The article includes two case studies using a variety of anomaly detectors on streaming data to demonstrate the effectiveness of our approach in an embedded setting.
C1 [Kauffman, Sean; Dunne, Murray; Khan, Waleed; Benann, Nirmal; Fischmeister, Sebastian] Univ Waterloo, Real Time Embedded Software Grp, Waterloo, ON, Canada.
   [Gracioli, Giovani] Univ Fed Santa Catarina, Software Hardware Integrat Lab, Florianopolis, SC, Brazil.
C3 University of Waterloo; Universidade Federal de Santa Catarina (UFSC)
RP Kauffman, S (corresponding author), Univ Waterloo, Real Time Embedded Software Grp, Waterloo, ON, Canada.
EM sean.kauffman@uwaterloo.ca; mdunne@uwaterloo.ca; giovani@lisha.ufsc.br;
   wqkhan@uwaterloo.ca; njbenann@uwaterloo.ca; sfischme@uwaterloo.ca
RI Kauffman, Sean/HGC-8229-2022; Gracioli, Giovani/E-7406-2013
OI Kauffman, Sean/0000-0001-6341-3898; 
CR Agarwal B, 2012, PROC TECH, V1, P996, DOI 10.1016/j.protcy.2012.10.121
   Agrawal S, 2015, PROCEDIA COMPUT SCI, V60, P708, DOI 10.1016/j.procs.2015.08.220
   Agyemang M, 2006, INTELL DATA ANAL, V10, P521, DOI 10.3233/IDA-2006-10604
   ALLEN JF, 1983, COMMUN ACM, V26, P832, DOI 10.1145/182.358434
   [Anonymous], 2006, VLDB'06
   [Anonymous], 2017, TRICEPS INNOVATIVE C
   [Anonymous], 1887, LONDON EDINBURGH DUB
   Bakar Z.A., 2006, 2006 IEEE conference on cybernetics and intelligent systems, P1
   Basu S, 2007, KNOWL INF SYST, V11, P137, DOI 10.1007/s10115-006-0026-6
   Bellovin S. M., 1993, Computer Communication Review, V23, P26, DOI 10.1145/174194.174199
   Bengio Y, 2000, NEURAL COMPUT, V12, P1889, DOI 10.1162/089976600300015187
   Bolshev A., 2016, 10 USENIX WORKSH OFF, P1
   Chen JJ, 2000, SIGMOD REC, V29, P379, DOI 10.1145/335191.335432
   Convent L., 2018, LNCS, V11254, P144, DOI [DOI 10.1007/978-3-030-03044-5_10, 10.1007/978-3-030-03044, DOI 10.1007/978-3-030-03044]
   Cranor Chuck., 2003, ACM SIGMOD
   Cugola G, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187677
   Demers A, 2006, LECT NOTES COMPUT SC, V3896, P627
   Donoho S., 2004, Proceedings of the 10th ACM SIGKDD Conference on Knowledge Discovery and Data Mining, P420
   Dragoni N., 2017, PRESENT ULTERIOR SOF, P195, DOI DOI 10.1007/978-3-319-67425-4_12
   Du YT, 2014, INT C INTEL HUM MACH, P275, DOI 10.1109/IHMSC.2014.168
   Dunne M., 2018, P 1 INT WORKSH SEC P, P30
   ECMA International, 2017, ECMA404
   Fawcett T., 1999, P 5 ACM SIGKDD INT C, V99, P53, DOI [DOI 10.1016/J.EC0LENG.2010.11.031, DOI 10.1145/312129.312195]
   Feichtinger H., 1991, J APPROX THEORY, P333
   Feurer M, 2019, SPRING SER CHALLENGE, P3, DOI 10.1007/978-3-030-05318-5_1
   Fischmeister N.B.S., 2020, **DATA OBJECT**, DOI 10.21227/44z5-9k90
   Frankowski G, 2015, COMPUT SCI-AGH, V16, P351, DOI 10.7494/csci.2015.16.4.351
   Ghosh S., 1994, Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences. Vol.III: Information Systems: Decision Support and Knowledge-Based Systems (Cat. No.94TH0607-2), P621, DOI 10.1109/HICSS.1994.323314
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Halle S., 2018, EVENT STREAM PROCESS
   Hallé S, 2016, LECT NOTES COMPUT SC, V10012, P68, DOI 10.1007/978-3-319-46982-9_6
   Haque A, 2017, HUST'17: PROCEEDINGS OF THE FOURTH INTERNATIONAL WORKSHOP ON HPC USER SUPPORT TOOLS, DOI 10.1145/3152493.3152559
   Iegorov O, 2018, IEEE REAL TIME, P251, DOI 10.1109/RTAS.2018.00033
   Kauffman S, 2018, FORM METHOD SYST DES, V53, P54, DOI 10.1007/s10703-018-0317-z
   Kauffman S, 2017, 6TH INTERNATIONAL WORKSHOP ON SOFTWARE MINING (SOFTWAREMINING), P1, DOI 10.1109/SOFTWAREMINING.2017.8100847
   Kauffman S, 2016, IEEE INT CONF EMBED, P188, DOI 10.1109/RTCSA.2016.45
   Kauffman S, 2016, LECT NOTES COMPUT SC, V10012, P235, DOI 10.1007/978-3-319-46982-9_15
   KAZMAN R, 1994, PROC INT CONF SOFTW, P81, DOI 10.1109/ICSE.1994.296768
   Kazman R., 2000, Tech. Rep. CMU/SEI-2000-TR-004
   Keogh E, 2007, KNOWL INF SYST, V11, P1, DOI [10.1007/s10115-006-0034-6, 10.1007/S10115-006-0034-6]
   KRAMER MA, 1991, AICHE J, V37, P233, DOI 10.1002/aic.690370209
   Kuncheva L. I., 2004, COMBINING PATTERN CL, V390, P413
   Lin J., 2003, 8THACM SIGMOD WORKSH, DOI [10.1145/882082. 882086, DOI 10.1145/882082.882086]
   LIN TTY, 1990, IEEE T RELIAB, V39, P419, DOI 10.1109/24.58720
   Liu X., 2006, SIGBED REV, V3, P23
   Lopez M.A., 2016, 2016 IEEE GLOBAL COM, P1, DOI DOI 10.1109/GLOCOM.2016.7841533
   Marin E, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P113, DOI 10.1145/2857705.2857746
   MARVASTI F, 1991, IEEE T SIGNAL PROCES, V39, P872, DOI 10.1109/78.80909
   McCarthy C., 2014, Characterization of potential security threats in modern automobiles: A composite modeling approach
   Miller C., 2015, REMOTE EXPLOITATION, V2015, P1
   Mitre, 2018, COMM ATT PATT EN CLA
   Mo YL, 2009, ANN ALLERTON CONF, P911, DOI 10.1109/ALLERTON.2009.5394956
   Moreno C, 2016, DES AUT TEST EUROPE, P1556
   Moreno C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499369.2465570
   Mukherjee S, 2016, LECT NOTES COMPUT SC, V10063, P23, DOI 10.1007/978-3-319-49806-5_2
   Narayan A, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3147660
   Patcha A, 2007, COMPUT NETW, V51, P3448, DOI 10.1016/j.comnet.2007.02.001
   Petit J., 2015, BLACK HAT EUROPE, V11, P995
   Pevny T, 2016, MACH LEARN, V102, P275, DOI 10.1007/s10994-015-5521-0
   PICKANDS J, 1975, ANN STAT, V3, P119
   Pimentel MAF, 2014, SIGNAL PROCESS, V99, P215, DOI 10.1016/j.sigpro.2013.12.026
   Prasad NR, 2009, CMC-COMPUT MATER CON, V14, P1, DOI 10.1145/1541880.1541882
   Rollick K., 2010, INTECH MAG
   Roudjane M, 2018, IEEE INT ENTERP DIST, P123, DOI 10.1109/EDOC.2018.00025
   Rumbaugh J., 2004, UNIFIED MODELING LAN, V2nd
   SAUER KD, 1987, IEEE T CIRCUITS SYST, V34, P1497, DOI 10.1109/TCS.1987.1086088
   Seiter M, 2012, HANDBOOK OF INTELLIGENT VEHICLES, VOLS 1 AND 2, P829, DOI 10.1007/978-0-85729-085-4_31
   Shi WW, 2017, J SIGNAL PROCESS SYS, V86, P221, DOI 10.1007/s11265-016-1119-4
   Shin D., 2018, UWSPACE
   Snyder D., 2001, On-line intrusion detection using sequences of system calls
   Solaimani M, 2016, SOFTWARE PRACT EXPER, V46, P1479, DOI 10.1002/spe.2390
   Song F, 2018, INT CONF DAT MIN WOR, P1435, DOI 10.1109/ICDMW.2018.00204
   Stark H., 1987, IMAGE RECOVERY THEOR
   Suhothayan S., 2011, Proceedings of the 2011 ACM workshop on Gateway computing environments, P43, DOI DOI 10.1145/2110486.2110493
   Swenson BP, 2012, W PRIN ADV DISTR SIM, P44, DOI 10.1109/PADS.2012.3
   Taylor A, 2016, PROCEEDINGS OF 3RD IEEE/ACM INTERNATIONAL CONFERENCE ON DATA SCIENCE AND ADVANCED ANALYTICS, (DSAA 2016), P130, DOI 10.1109/DSAA.2016.20
   Thakkar H, 2008, P 2 INT WORKSH SCAL, P79
   Wang K, 2004, LECT NOTES COMPUT SC, V3224, P203
   Warrender C, 1999, P IEEE S SECUR PRIV, P133, DOI 10.1109/SECPRI.1999.766910
   Weber M., 2018, PROC 9 EUR C EMBEDDE, P1
   Wong W. -K., 2003, ICML, P808
   Zadeh M. M. Z., 2014, PROC INT C EMBEDDED, P1
   Zhang HP, 2010, PROC VLDB ENDOW, V3, P244
   Zhou YX, 2018, AAAI CONF ARTIF INTE, P4605
NR 84
TC 11
Z9 12
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101876
DI 10.1016/j.sysarc.2020.101876
EA FEB 2021
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000002
DA 2024-07-18
ER

PT J
AU Xia, M
   Huang, ZK
   Tian, L
   Wang, H
   Chang, VC
   Zhu, YX
   Feng, SL
AF Xia, Ming
   Huang, Zunkai
   Tian, Li
   Wang, Hui
   Chang, Victor
   Zhu, Yongxin
   Feng, Songlin
TI SparkNoC: An energy-efficiency FPGA-based accelerator using optimized
   lightweight CNN for edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; CNN; SparkNet; Hardware acceleration; Edge computing
ID ARCHITECTURE; NETWORKS
AB Over the past few years, Convolution Neural Networks (CNN) have been extensively adopted in broad AI applications and have achieved noticeable effect. Deploying the feedforward inference of CNN on edge devices has now been considered a research hotspot in Edge Computing. In terms of the mobile embedded devices that exhibit constrained resources and power budget, the considerable parameters and computational bottlenecks raised rigorous requirements of deploying the CNN feedforward inference. To address this challenge, the present study develops a lightweight neural network architecture termed as SparkNet, capable of significantly reducing the weight parameters and computation demands. The feasibility of the SparkNet is verified on four datasets, i.e., MINIST, CIFAR-10, CIFAR-100 and SVHN. Besides, the SparkNet is reported exhibiting the ability to effectively compress the convolutional neural network by a factor of 150x. Compared with GPU and ASIC, an FPGA-based accelerator exhibits obvious advantages for its reconfigurable property, flexibility, power efficiency, as well as massive parallelism. Moreover, the network model of the SparkNet and the proposed accelerator architecture are both specifically built for FPGA. The SparkNet on chip (SparkNOC) that maps all the layers of the network to their own dedicated hardware unit for simultaneous pipelined work has been implemented on FPGA. The proposals of this study are assessed by deploying SparkNet model on Intel Arria 10 GX1150 FPGA platform. As revealed from the experimental results, the fully pipelined CNN hardware accelerator achieves 337.2 GOP/s performance under the energy efficiency of 44.48 GOP/s/w, indicating that it outperforms the previous methods.
C1 [Xia, Ming; Huang, Zunkai; Tian, Li; Wang, Hui; Zhu, Yongxin; Feng, Songlin] Chinese Acad Sci, Shanghai Adv Res Inst, Shanghai 201210, Peoples R China.
   [Xia, Ming] Univ Chinese Acad Sci, Beijing 100049, Peoples R China.
   [Chang, Victor] Univ Teesside, Sch Comp & Digital Technol, Middlesbrough, Cleveland, England.
C3 Chinese Academy of Sciences; Shanghai Advanced Research Institute, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; University of Teesside
RP Huang, ZK; Wang, H; Zhu, YX (corresponding author), Chinese Acad Sci, Shanghai Adv Res Inst, Shanghai 201210, Peoples R China.
EM xiam@sari.ac.cn; huangzk@sari.ac.cn; wanghui@sari.ac.cn;
   zhuyongxin@sari.ac.cn
RI Chang, Victor/AAC-7582-2019
OI Chang, Victor/0000-0002-8012-5852
FU National Key Research and Development Project [2019YFB2204204]; National
   Natural Science Foundation of China [U1831118, 62004201, 61704179];
   Shanghai Municipal Science and Technology Commission Project
   [19511131202]; Pudong Economic and Technological Commission Project
   [PKX2019-D02]; Cross-project of SARI [E0560W1ZZ0]; Shanghai Advanced
   Research Institute Talents Project [E052891ZZ1]; VC Research [VCR
   0000067]
FX This research was funded by National Key Research and Development
   Project (No. 2019YFB2204204), National Natural Science Foundation of
   China (No. U1831118, No. 62004201 and No. 61704179), Shanghai Municipal
   Science and Technology Commission Project (No. 19511131202), Pudong
   Economic and Technological Commission Project (No. PKX2019-D02),
   Cross-project of SARI (E0560W1ZZ0), Shanghai Advanced Research Institute
   Talents Project (No. E052891ZZ1) and VC Research (VCR 0000067) for Prof
   Victor Chang. Our first gratitude goes to Hu Ting for his support in
   network architecture design. We would also like to thank Victor Chang
   for his constructive advice on this study.
CR [Anonymous], 2013, ICML
   [Anonymous], 2015, Comput. Sci.
   [Anonymous], 2011, IMPROVING SPEED NEUR
   Ardakani A, 2018, IEEE T CIRCUITS-I, V65, P1349, DOI 10.1109/TCSI.2017.2757036
   Ding W, 2019, J SYST ARCHITECT, V97, P278, DOI 10.1016/j.sysarc.2018.12.008
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   Gong L, 2018, IEEE T COMPUT AID D, V37, P2601, DOI 10.1109/TCAD.2018.2857078
   Han  S., 2015, ARXIV151000149
   He KM, 2020, IEEE T PATTERN ANAL, V42, P386, DOI [10.1109/TPAMI.2018.2844175, 10.1109/ICCV.2017.322]
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Huang XW, 2015, ACTA POLYM SIN, P1133
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Law H, 2018, LECT NOTES COMPUT SC, V11218, P765, DOI 10.1007/978-3-030-01264-9_45
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li HY, 2016, STEM CELLS INT, V2016, DOI 10.1155/2016/6786184
   Li Z, 2017, PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P6, DOI 10.1109/CompComm.2017.8322505
   Liu ZQ, 2017, ACM T RECONFIG TECHN, V10, DOI 10.1145/3079758
   Medus LD, 2019, IEEE ACCESS, V7, P76084, DOI 10.1109/ACCESS.2019.2920885
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Redmon J., 2016, PROC CVPR IEEE, DOI [10.1109/CVPR.2016.91, DOI 10.1109/CVPR.2016.91]
   Sainath T.N., 2015, ICASSP 2015 2015 IEE
   Shawahna A, 2019, IEEE ACCESS, V7, P7823, DOI 10.1109/ACCESS.2018.2890150
   Shelhamer E, 2017, IEEE T PATTERN ANAL, V39, P640, DOI 10.1109/TPAMI.2016.2572683
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song H., 2016, ISCA
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Tsai TH, 2021, PSYCHOL MED, V51, P579, DOI 10.1017/S0033291719003271
   Yang YF, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P23, DOI 10.1145/3289602.3293902
   Zeiler M.D., 2013, ARXIV201313013557, P1
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
NR 34
TC 28
Z9 29
U1 6
U2 55
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 101991
DI 10.1016/j.sysarc.2021.101991
EA JAN 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100012
DA 2024-07-18
ER

PT J
AU Moulik, S
   Sarkar, A
   Kapoor, HK
AF Moulik, Sanjay
   Sarkar, Arnab
   Kapoor, Hemangee K.
TI TARTS: A Temperature-Aware Real-Time Deadline-Partitioned Fair Scheduler
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multicore; Utilisation; Temperature-aware; Real-Time and Scheduler
ID ALGORITHM; ENERGY
AB Modern multicore systems, which perform complex functionalities on densely packed multi-million gate platforms at high frequencies, are often susceptible to inappropriate surges in core temperatures, if not effectively controlled. Increasing temperature above specified limits not only leads to high cost of cooling but also results in higher dissipation of leakage power together with a reduction in performance and lower system life expectancy. In this work, we propose a two-level low-overhead proportional fair resource allocation strategy called Temperature-Aware Real-Time Deadline-Partitioned Fair Scheduler (TARTS), for periodic real-time tasks to be executed on a thermally bounded multicore device. The proposed algorithm's first level divides time into distinct slices based on deadlines of tasks, so that exact proportional fairness is maintained at all slice boundaries. The second level accomplishes intra-slice scheduling with the aim of maximising the use of resources while not breaching a specified thermal threshold. Experimental results show that our scheme can deliver a significantly higher resource usage efficiency compared to a baseline greedy approach, TA-MTS. For example, TARTS is able to achieve up to 42% higher task acceptance ratios compared to TA-MTS on a fully loaded quad-core system with 80 tasks and temperature threshold of 90 degrees C.
C1 [Moulik, Sanjay] Indian Inst Informat Technol, Dept Comp Sci & Engn, Gauhati 781015, Assam, India.
   [Sarkar, Arnab] Indian Inst Technol, Adv Technol Dev Ctr, Kharagpur 721302, W Bengal, India.
   [Kapoor, Hemangee K.] Indian Inst Technol, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Guwahati
RP Moulik, S (corresponding author), Indian Inst Informat Technol, Dept Comp Sci & Engn, Gauhati 781015, Assam, India.
EM sanjay@iiitg.ac.in
RI Moulik, Sanjay/AFL-0557-2022; Kapoor, Hemangee/GLN-7272-2022
OI Moulik, Sanjay/0000-0003-3654-781X; Kapoor, Hemangee/0000-0002-9376-7686
CR Anderson JH, 2000, EUROMICRO, P35, DOI 10.1109/EMRTS.2000.853990
   Andersson B, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P33, DOI 10.1109/EMRTS.2003.1212725
   [Anonymous], REAL TIME NETWORKS S
   [Anonymous], 2010, OP SYST PLATF EMB RE
   Bampis E, 2013, J SCHEDULING, V16, P529, DOI 10.1007/s10951-013-0319-z
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bienia Christian, 2009, P 5 ANN WORKSH MOD B
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Birks M, 2014, SUSTAIN COMPUT-INFOR, V4, P151, DOI 10.1016/j.suscom.2014.07.006
   Bygde S, 2009, IEEE INT CONF EMBED, P13, DOI 10.1109/RTCSA.2009.9
   Freund RF, 1998, SEVENTH HETEROGENEOUS COMPUTING WORKSHOP (HCW '98), P184, DOI 10.1109/HCW.1998.666558
   Funaoka K, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P13, DOI 10.1109/ECRTS.2008.15
   Ghahfarokhi F. S., 2010, Proceedings 2010 IEEE/IFIP 8th International Conference on Embedded and Ubiquitous Computing (EUC 2010), P1, DOI 10.1109/EUC.2010.11
   Huang H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544390
   Levin G, 2010, EUROMICRO, P3, DOI 10.1109/ECRTS.2010.34
   Li TT, 2018, J SYST ARCHITECT, V89, P118, DOI 10.1016/j.sysarc.2018.08.003
   Lian Tuu Yeh R. C. C., 2002, THERMAL MANAGEMENT M
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   MCNAUGHTON R, 1959, MANAGE SCI, V6, P1, DOI 10.1287/mnsc.6.1.1
   Moulik Sanjay, 2017, 2017 18th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT). Proceedings, P204, DOI 10.1109/PDCAT.2017.00041
   Moulik S, 2020, ASIA S PACIF DES AUT, P500, DOI 10.1109/ASP-DAC47756.2020.9045240
   Moulik S, 2019, TENCON IEEE REGION, P1578, DOI [10.1109/tencon.2019.8929501, 10.1109/TENCON.2019.8929501]
   Moulik S, 2018, IEEE 20TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS / IEEE 16TH INTERNATIONAL CONFERENCE ON SMART CITY / IEEE 4TH INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (HPCC/SMARTCITY/DSS), P659, DOI 10.1109/HPCC/SmartCity/DSS.2018.00117
   Moulik S, 2018, SUSTAIN COMPUT-INFOR, V18, P66, DOI 10.1016/j.suscom.2018.03.003
   Moulik S, 2018, I CONF VLSI DESIGN, P43, DOI 10.1109/VLSID.2018.35
   Munawar W, 2014, INT C PAR DISTRIB SY, P200, DOI 10.1109/PADSW.2014.7097809
   Paul S, 2019, J SYST ARCHITECT, V98, P271, DOI 10.1016/j.sysarc.2019.08.002
   Shaobo Liu, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1780, DOI 10.1109/CIT.2010.309
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Stan M. R, 2015, HOTSPOT 6 0 VALIDATI
   Van Thourhout D, 2015, 2015 OPTO-ELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC)
   Yang J, 2008, INT SYM PERFORM ANAL, P191
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhou JL, 2017, J SYST SOFTWARE, V133, P1, DOI 10.1016/j.jss.2017.07.032
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
   Zhou JL, 2016, J SIGNAL PROCESS SYS, V84, P111, DOI 10.1007/s11265-015-0994-4
   Zhu DK, 2011, J PARALLEL DISTR COM, V71, P1411, DOI 10.1016/j.jpdc.2011.06.003
NR 38
TC 12
Z9 12
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101847
DI 10.1016/j.sysarc.2020.101847
EA JAN 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600010
DA 2024-07-18
ER

PT J
AU Niu, N
   Fu, FF
   Yang, B
   Yuan, JC
   Lai, FC
   Zhao, CX
   Wang, JX
AF Niu, Na
   Fu, Fangfa
   Yang, Bing
   Yuan, Jiacai
   Lai, Fengchang
   Zhao, Chengxin
   Wang, Jinxiang
TI PRO: A periodical reset optimized page migration scheme for hybrid
   memory system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hybrid main memory; Migration efficiency; Memory controller;
   Inter-reference distance
ID PHASE-CHANGE MEMORY; MAIN MEMORY; DRAM; LOCALITY; ALGORITHM; PCM
AB Due to its attractive characteristics, phase change memory (PCM) has emerged as a promising candidate to be used in main memory of embedded systems in the future. However, the write endurance problem has restricted its application in practical. Discussions regarding on hybrid memory page replacement mechanism have dominated research in recent years. Most existing schemes lack the detection for the locality regulations of memory access and do not take migration efficiency into consideration. In this paper, we rethink data access features and conduct further research on inter-reference distance to exploit the locality regulations of workloads in embedded systems. Then, propose a novel page migration scheme, Periodical Reset Optimized Page Migration Scheme (PRO), which is a hardware-software coordination algorithm. PRO largely reduces the number of write operations in PCM with limited swap operations. Meanwhile, it reduces the write operations by an average of 88.75% and decreases the average access time by an average 11.47% compared with the typical migration schemes.
C1 [Niu, Na; Fu, Fangfa; Yuan, Jiacai; Lai, Fengchang; Wang, Jinxiang] Harbin Inst Technol, Dept Microelect Ctr, Harbin 150000, Peoples R China.
   [Yang, Bing] Harbin Univ Sci & Technol, Dept Software, Harbin 150000, Peoples R China.
   [Yang, Bing] Harbin Univ Sci & Technol, Microelect Sch, Harbin 150000, Peoples R China.
   [Zhao, Chengxin] Chinese Acad Sci Lanzhou, Inst Modern Phys, Lanzhou 730000, Peoples R China.
   [Zhao, Chengxin] Univ Chinese Acad Sci, Sch Nucl Sci & Technol, Beijing, Peoples R China.
C3 Harbin Institute of Technology; Harbin University of Science &
   Technology; Harbin University of Science & Technology; Chinese Academy
   of Sciences; Institute of Modern Physics, CAS; Chinese Academy of
   Sciences; University of Chinese Academy of Sciences, CAS
RP Fu, FF (corresponding author), Harbin Inst Technol, Dept Microelect Ctr, Harbin 150000, Peoples R China.
EM niuna_niuniu@sina.com; fff1984292@hit.edu.cn; fclai@hit.edu.cn;
   chengxin.zhao@impcas.ac.cn; jxwang@hit.edu.cn
RI yuan, jiacai/KJL-7840-2024
FU National Natural Science Foundation of China (NSFC) [61504032]
FX This work was supported by a grant from the National Natural Science
   Foundation of China (NSFC, no. 61504032).
CR AHO AV, 1971, J ACM, V18, P80, DOI 10.1145/321623.321632
   Almeida V, 1996, PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED INFORMATION SYSTEMS, P92, DOI 10.1109/PDIS.1996.568672
   [Anonymous], 1993, ACM SIGMOD RECORD, DOI DOI 10.1145/170035.170081
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Burr GW, 2010, J VAC SCI TECHNOL B, V28, P223, DOI 10.1116/1.3301579
   Chen XZ, 2017, FUTURE GENER COMP SY, V77, P52, DOI 10.1016/j.future.2017.06.012
   Cheng SW, 2016, IEEE T VLSI SYST, V24, P2535, DOI 10.1109/TVLSI.2015.2511147
   Dhiman G, 2009, DES AUT CON, P664
   Ding C, 2003, ACM SIGPLAN NOTICES, V38, P245, DOI 10.1145/780822.781159
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hu JT, 2011, IEEE T COMPUT AID D, V30, P584, DOI 10.1109/TCAD.2010.2097307
   Jin S, 2001, COMPUT COMMUN, V24, P174, DOI 10.1016/S0140-3664(00)00312-1
   Jinyu Z., 2018, J SYST ARCHIT
   Johnson TL, 1997, INT SYMP MICROARCH, P57, DOI 10.1109/MICRO.1997.645797
   Kim S, 2018, MICROPROCESS MICROSY, V57, P65, DOI 10.1016/j.micpro.2018.01.003
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee M, 2015, 30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, P2001, DOI 10.1145/2695664.2695675
   Lee S, 2014, IEEE T COMPUT, V63, P2187, DOI 10.1109/TC.2013.98
   Megiddo N, 2004, COMPUTER, V37, P58, DOI 10.1109/MC.2004.1297303
   Niu N., 2019, IEEE ACCESS
   Poremba M, 2015, IEEE COMPUT ARCHIT L, V14, P140, DOI 10.1109/LCA.2015.2402435
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Radke W.H., 2011, US Patent, Patent No. [8,060,719, 8060719]
   Ramos Luiz E, 2011, P INT C SUP, P85
   Sim J, 2014, INT SYMP MICROARCH, P13, DOI 10.1109/MICRO.2014.56
   Snir M., 2005, TECHNICAL REPORT
   Song Jiang, 2002, Performance Evaluation Review, V30, P31, DOI 10.1145/511399.511340
   Soyoon Lee, 2011, Proceedings of the 2011 IEEE 19th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS 2011), P168, DOI 10.1109/MASCOTS.2011.68
   Yoo YS, 2007, LECT NOTES COMPUT SC, V4705, P201
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 31
TC 4
Z9 4
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101786
DI 10.1016/j.sysarc.2020.101786
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800008
DA 2024-07-18
ER

PT J
AU Du, YZ
   Gu, JH
   Xiao, ZZ
   Huang, M
AF Du, Yazhi
   Gu, Jihua
   Xiao, Zhongzhe
   Huang, Min
TI SSW: A strictly sequential writing method for open-channel SSD
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Open-channel SSD; Strictly sequential writing; Garbage collection;
   Reliability; I/O performance
ID NAND FLASH MEMORY; TRANSLATION LAYER; PERFORMANCE
AB While the NAND flash based solid state drive (SSD) has been widely adopted by both custom electronics and enterprise storages, the isolation of the file system and the information of the real status of the physical storage space will inevitably degrade the overall efficiency as well as the reliability of the storage and could become the bottleneck of the high-performance test systems. Open Channel Solid State Drive (OCSSD) has been proposed to resolve this dilemma by exposing details of the physical storage state to the host system.
   Base on the OCSSD architecture, this paper presents Strictly Sequential Writing (SSW), a highly efficient strictly sequential writing method to further reduce the garbage collection operations of SSD and ultimately prolong its lifetime and meanwhile improve the I/O performance of the storage system. The basic idea is to avoid any unwanted interruptions of random read/write operations for sequential write operations by exploiting the metadata of the file system. Thus, we can reduce the number of garbage collection operations a lot by properly allocating these unbroken sequential write operations. Then the reliability of the storage system will be greatly enhanced. We propose two strategies to optimize the identification and the reallocation of sequential write operations. The experimental results show that SSW can reduce the number of garbage collection operations on average 26.65% compared with the baseline scheme.
C1 [Du, Yazhi; Gu, Jihua; Xiao, Zhongzhe; Huang, Min] Soochow Univ, Sch Optoelect Sci & Engn, Suzhou, Peoples R China.
C3 Soochow University - China
RP Huang, M (corresponding author), Soochow Univ, Sch Optoelect Sci & Engn, Suzhou, Peoples R China.
EM yzdu@stu.suda.edu.cn; jhgu@suda.edu.cn; xiaozhongzhe@suda.edu.cn;
   hmin@suda.edu.cn
RI Xiao, Zhongzhe/HJG-9564-2022
FU National Natural Science Foundation of China [61906128, 61802272];
   National Natural Science Foundation of Jiangsu Province [SBK2018042503]
FX This work was supported in part by the National Natural Science
   Foundation of China under Project 61906128 and Project 61802272, in part
   by the National Natural Science Foundation of Jiangsu Province under
   project SBK2018042503.
CR Ab Karim MB, 2016, IEEE CONF OPEN SYST, P18, DOI 10.1109/ICOS.2016.7881982
   Anwar U, 2017, IEEE T CONSUM ELECTR, V63, P77, DOI 10.1109/TCE.2017.7931973
   Bjorling M, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P359
   Chang YH, 2010, IEEE T COMPUT, V59, P53, DOI 10.1109/TC.2009.134
   Chen J, 2019, DES AUT TEST EUROPE, P216, DOI [10.23919/date.2019.8715197, 10.23919/DATE.2019.8715197]
   Chen R., 2010, IEEE T COMPUT, V64, P1729
   Chen RH, 2019, IEEE T COMPUT AID D, V38, P2201, DOI 10.1109/TCAD.2018.2878179
   Chen RH, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P849, DOI 10.1145/3352460.3358266
   Chen RH, 2019, J SYST ARCHITECT, V98, P434, DOI 10.1016/j.sysarc.2019.05.001
   Fairbanks KD, 2015, P INT COMP SOFTW APP, P18, DOI 10.1109/COMPSAC.2015.164
   Gao CM, 2018, IEEE NON-VOLATILE ME, P31, DOI 10.1109/NVMSA.2018.00018
   Gao CM, 2018, IEEE T COMPUT AID D, V37, P168, DOI 10.1109/TCAD.2017.2693281
   Han G, 2014, 2014 11TH INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (FSKD), P554, DOI 10.1109/FSKD.2014.6980894
   Hu JT, 2010, DES AUT CON, P350
   Huang M, 2015, ASIA S PACIF DES AUT, P334, DOI 10.1109/ASPDAC.2015.7059027
   Huang M, 2015, IEEE I C EMBED SOFTW, P746, DOI 10.1109/HPCC-CSS-ICESS.2015.180
   Kim Bryan S, 2018, P 10 USENIX C HOT TO, P16, DOI [10.5555/3277332.3277348, DOI 10.5555/3277332.3277348]
   Kim SY, 2006, 8th International Conference on Advanced Communication Technology, Vols 1-3, pU1641
   Lee HS, 2009, IEEE T CONSUM ELECTR, V55, P2005, DOI 10.1109/TCE.2009.5373762
   Lei Jiang, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P127, DOI 10.1109/ISLPED.2011.5993624
   Liao JW, 2015, IEEE COMPUT ARCHIT L, V14, P1, DOI 10.1109/LCA.2014.2329871
   Lim H, 2019, 2019 IEEE 26TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC), P247, DOI 10.1109/HiPC.2019.00039
   Liu D, 2012, IEEE T VLSI SYST, V20, P1094, DOI 10.1109/TVLSI.2011.2142015
   Lun ZY, 2014, INT CONF SIM SEMI PR, P141, DOI 10.1109/SISPAD.2014.6931583
   Mao B, 2018, IEEE T COMPUT AID D, V37, P472, DOI 10.1109/TCAD.2017.2697961
   Park B, 2012, IEEE INT SYMP CIRC S, P420, DOI 10.1109/ISCAS.2012.6272053
   Park M, 2010, INT REL PHY, P975, DOI 10.1109/IRPS.2010.5488692
   Picoli IL, 2017, PROCEEDINGS OF THE 8TH ASIA-PACIFIC WORKSHOP ON SYSTEMS (APSYS '17), DOI 10.1145/3124680.3124741
   Qin HW, 2019, DES AUT TEST EUROPE, P1064, DOI [10.23919/date.2019.8715049, 10.23919/DATE.2019.8715049]
   Qin XL, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON PROGNOSTICS AND HEALTH MANAGEMENT (ICPHM), P1, DOI [10.1109/ATNAC.2017.8215431, 10.1109/ICPHM.2017.7998297]
   Shi L, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390199
   Sun C, 2013, ASIA S PACIF DES AUT, P81, DOI 10.1109/ASPDAC.2013.6509566
   Wang HS, 2018, PALAEONTOL ELECTRON, V21, DOI 10.26879/841
   Wang Y, 2019, IEEE T COMPUT AID D, V38, P617, DOI 10.1109/TCAD.2018.2821442
   Wang Y, 2014, IEEE T COMPUT AID D, V33, P1623, DOI 10.1109/TCAD.2014.2347929
   Wang Y, 2010, LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, P163
   Wei Y, 2012, 2011 6TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY (ICCIT), P574
   Wu CH, 2010, IEEE T COMPUT AID D, V29, P953, DOI 10.1109/TCAD.2010.2048362
   Yang P, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3339474
   Yazhi Huang, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P129, DOI 10.1109/ASPDAC.2011.5722171
   Ye X, 2017, INT CONF SYST INFORM, P762, DOI 10.1109/ICSAI.2017.8248388
   Zhang JC, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126545
   Zhang L, 2014, CURR MOL MED, V14, P762
NR 43
TC 5
Z9 5
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101828
DI 10.1016/j.sysarc.2020.101828
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500017
DA 2024-07-18
ER

PT J
AU Huang, YH
   Guo, B
   Shen, Y
AF Huang, Yanhui
   Guo, Bing
   Shen, Yan
TI GPU Energy optimization based on task balance scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy consumption; Streaming multiprocessor; Task balance scheduling;
   Task migration
ID MIGRATION
AB Graphics processing units (GPUs) can process massive amounts of data efficiently, but the complex computational demands of smart technologies have caused GPUs to consume increasing amounts of power. Moreover, current task scheduling strategies do not consider the loss of energy consumption due to task migration. To reduce GPU power usage, we proposed a dynamic GPU task balance scheduling called coefficient of balance and equipment history ratio value (CB-HRV) task scheduling. The CB-HRV task scheduling method was developed to reduce system energy consumption during task execution by allocating tasks based on workload balance, thereby achieving improved GPU energy use. The CB-HRV algorithm was shown to be more balanced, and it allowed the computing device to be utilized more reasonably and efficiently. To demonstrate the effectiveness of the proposed approach, we compared the energy consumption of the CB-HRV method with that of some common scheduling methods. The results showed that the CB-HRV task scheduling algorithm yielded an energy savings of 7.84%12.92% over existing methods.
C1 [Huang, Yanhui; Guo, Bing] Sichuan Univ, Coll Comp Sci, Chengdu 610065, Sichuan, Peoples R China.
   [Shen, Yan] Chengdu Univ Informat Technol, Sch Control Engn, Chengdu 610225, Sichuan, Peoples R China.
C3 Sichuan University; Chengdu University of Information Technology
RP Huang, YH (corresponding author), Sichuan Univ, Coll Comp Sci, Chengdu 610065, Sichuan, Peoples R China.
EM 1005568118@qq.com; guobing@scu.edu.cn
RI Huang, Yanhui/H-8829-2018
FU National Natural Science Foundation of China [61772352]; Science and
   Technology Planning Project of Sichuan Province [2019YFG0400,
   2018GZDZX0031, 2018GZDZX0004, 2017GZDZX0003, 2018JY0182, 19ZDYF1286]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant No. 61772352; the Science and Technology
   Planning Project of Sichuan Province under Grant No. 2019YFG0400,
   2018GZDZX0031, 2018GZDZX0004, 2017GZDZX0003, 2018JY0182, 19ZDYF1286.
CR [Anonymous], 2013, P INT S COMP ARCH IS
   [Anonymous], [No title captured]
   [Anonymous], 2009, NVIDIAS NEXT GEN CUD
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Coplin J, 2016, IEEE SYM PARA DISTR, P1190, DOI 10.1109/IPDPSW.2016.164
   Jin SHZ, 2017, IEEE INT SYMP PARAL, P525, DOI 10.1109/ISPA/IUCC.2017.00087
   Li JK, 2016, IEEE I C EMBED SOFTW, P30, DOI 10.1109/ICESS.2016.29
   Li T, 2015, INT C PAR DISTRIB SY, P562, DOI 10.1109/ICPADS.2015.76
   Mohammadi R, 2016, 2016 6TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), P218, DOI 10.1109/ICCKE.2016.7802143
   Pham NS, 2017, J SYST ARCHITECT, V79, P19, DOI 10.1016/j.sysarc.2017.07.003
   Paul S, 2019, J SYST ARCHITECT, V98, P271, DOI 10.1016/j.sysarc.2019.08.002
   Dinh Q, 2016, IEEE T MAGN, V52, DOI 10.1109/TMAG.2015.2477602
   Ren JK, 2019, J SYST ARCHITECT, V93, P20, DOI 10.1016/j.sysarc.2019.01.001
   Song S, 2012, POLITENESS AND CULTURE IN SECOND LANGUAGE ACQUISITION, P1, DOI 10.1057/9781137030634
   Tang X, 2017, INT S HIGH PERF COMP, P649, DOI 10.1109/HPCA.2017.14
   Wicaksana Arief, 2017, 2017 International Symposium on Rapid System Prototyping (RSP), P16, DOI 10.1145/3130265.3130316
   Yu GJ, 2004, J SYST ARCHITECT, V50, P177, DOI 10.1016/S1383-7621(03)00098-5
   Zeng G, 2016, FUTURE GENER COMP SY, V56, P220, DOI 10.1016/j.future.2015.07.008
NR 19
TC 5
Z9 5
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101808
DI 10.1016/j.sysarc.2020.101808
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LZ3XG
UT WOS:000541160800010
DA 2024-07-18
ER

PT J
AU Chang, YM
   Liao, WC
   Wang, SC
   Yang, CC
   Hwang, YS
AF Chang, Yuan-Ming
   Liao, Wei-Cheng
   Wang, Shao-Chung
   Yang, Chun-Chieh
   Hwang, Yuan-Shin
TI A framework for scheduling dependent programs on GPU architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 47th International Conference on Parallel Processing (ICPP) /
   International Workshop on Embedded Multicore Systems (EMS)
CY AUG 13-16, 2018
CL Eugene, OR
DE GPU; ONNX; Scheduling; Memory; Simulator
ID PARALLELISM
AB In recent years, the parallel computing performance on GPUs (graphics processing units) has grown rapidly. As a result, GPUs have been widely applied in computationally intensive applications such as image processing, deep learning, and artificial intelligence. Because these applications can be modeled by multiple GPU kernels, some of which might even be dependent, it is essential to identify an efficient method for scheduling dependent kernels on GPU cores. Simply observing kernel dependencies by executing them in sequence results in performance degradation. Furthermore, dependent kernels generally need to share data. Consequently, without properly scheduling dependent kernels, unnecessary memory accesses and copies will be generated. Neural network model environments include many operators that are suitable for both parallel and dependent kernels. This paper proposes an efficient and clear method for creating a framework to analyze the ONNX (open neural network exchange) model and find the pattern of dependent kernels, which can then be used for scheduling with the GPU architecture. The preliminary experimental results show that this technique improves the overall performance by 8% and reduces the cache miss rate by 14% on average by combining neural network operators and appropriate memory policies.
C1 [Chang, Yuan-Ming; Wang, Shao-Chung; Yang, Chun-Chieh] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Liao, Wei-Cheng; Hwang, Yuan-Shin] Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
C3 National Tsing Hua University; National Taiwan University of Science &
   Technology
RP Hwang, YS (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
EM ymchang@pllab.cs.nthu.edu.tw; shin@csie.ntust.edu.tw
OI Chang, Yuan-Ming/0000-0001-7831-987X
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], NVIDIAAS NEXT GENERA
   [Anonymous], TVM DEEP LEARN COMP
   [Anonymous], 2018, APR 2018 WORKSH COMP
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Bi ZR, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084685
   Chang YM, 2017, J SYST ARCHITECT, V81, P71, DOI 10.1016/j.sysarc.2017.10.004
   Chen TJ, 2018, PROCEEDINGS OF 2018 CHINA INTERNATIONAL CONFERENCE ON INSURANCE AND RISK MANAGEMENT, P28
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Kayiran O, 2013, INT CONFER PARA, P157, DOI 10.1109/PACT.2013.6618813
   Kim G, 2016, 2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), P339, DOI 10.1145/2967938.2967952
   Lin YT, 2016, CONCURR COMP-PRACT E, V28, P1629, DOI 10.1002/cpe.3714
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Tanasic I, 2014, CONF PROC INT SYMP C, P193, DOI 10.1109/ISCA.2014.6853208
   Yu LY, 2017, INT CONF PARA PROC, P45, DOI 10.1109/ICPPW.2017.20
NR 16
TC 3
Z9 4
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2020
VL 106
AR 101712
DI 10.1016/j.sysarc.2020.101712
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA LK7CN
UT WOS:000531020300001
DA 2024-07-18
ER

PT J
AU Chang, AXM
   Zaidy, A
   Vitez, M
   Burzawa, L
   Culurciello, E
AF Chang, Andre Xian Ming
   Zaidy, Aliasger
   Vitez, Marko
   Burzawa, Lukasz
   Culurciello, Eugenio
TI Deep neural networks compiler for a trace-based accelerator
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DNN; Compiler; Accelerator
AB Convolutional Neural Networks (CNNs) are the algorithm of choice for image processing applications. CNNs are a highly parallel workload that leads to the emergence of custom hardware accelerators. Deep Learning (DL) models specialized in different tasks require programmable custom hardware and a compiler/mapper to efficiently translate different CNNs into an efficient dataflow in the accelerator. The goal of this paper is to present a compiler for running CNNs on programmable custom hardware accelerators with a domain-specific ISA that targets CNNs. In this work, the compiler was evaluated and tested on a hardware accelerator that was presented in [18]. The compiler uses model definition files created from popular frameworks to generate custom instructions. The model goes through static compilation and different levels of hardware aware optimizations that improve performance and data reuse of the generated program. The software also exposes an interface to run on various FPGA platforms, providing an end-to-end solution. Various CNN models were benchmarked on different systems while scaling the number of processing units.
C1 [Chang, Andre Xian Ming; Zaidy, Aliasger; Vitez, Marko; Burzawa, Lukasz; Culurciello, Eugenio] FWDNXT Inc, 1281 Win Hentschel Blvd, W Lafayette, IN 47906 USA.
RP Chang, AXM (corresponding author), FWDNXT Inc, 1281 Win Hentschel Blvd, W Lafayette, IN 47906 USA.
EM achang@fwdnxt.com; azaidy@fwdnxt.com; marko.vitez@fwdnxt.com;
   lburzawa@fwdnxt.com; euge@fwdnxt.com
FU FWDNXT Inc.; Micron
FX This work was supported by FWDNXT Inc. and Micron.
CR Abadi M, ARXIV, DOI DOI 10.48550/ARXIV.1603.04467
   [Anonymous], 2017, P 44 ANN INT S COMPU
   [Anonymous], ARXIV180508166
   [Anonymous], TECHNICAL PREVIEW IN
   [Anonymous], CPLEX OPTIM INCLINE
   [Anonymous], ARXIV190207463
   [Anonymous], 2009, USING MACHINE LEARNI
   [Anonymous], 1997, NEURAL COMPUT
   [Anonymous], TVM END END IT STACK
   [Anonymous], THNETS
   [Anonymous], 2018, ARXIV180704188
   [Anonymous], 2017, ARXIV170500125
   [Anonymous], 2011, Torch7: A matlab-like environment for machine learning
   [Anonymous], ARXIV70905943
   [Anonymous], IEEE C COMP VIS PATT
   [Anonymous], AC 510 ULTRASCALE FP
   [Anonymous], ARXIV170106420
   [Anonymous], 2017, ARXIV170309039
   [Anonymous], TENS COMP
   [Anonymous], 2014, Intel Math Kernel Library, DOI DOI 10.1007/978-3-319-06486-47
   Ansel J, 2014, INT CONFER PARA, P303, DOI 10.1145/2628071.2628092
   Bahrampour S., 2015, Comparative study of deep learning software frameworks
   Catanzaro B., 2014, ARXIV NEURAL EVOLUTI
   Chang A.X. M., 2016, Comput. Sci.
   Chaurasia A, 2017, 2017 IEEE VISUAL COMMUNICATIONS AND IMAGE PROCESSING (VCIP)
   Cheng T, 2016, AIDS BEHAV, V20, P377, DOI 10.1007/s10461-015-1101-3
   Dumoulin V, 2018, Arxiv, DOI [arXiv:1603.07285, DOI 10.48550/ARXIV.1603.07285]
   Farabet C., 2011, CVPR 2011 WORKSH, P109
   Gatys L. A., 2015, arXiv
   Gokhale V, 2017, IEEE INT SYMP CIRC S, P2082
   Han S, 2016, ARXIV161200694
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Liu SL, 2016, CONF PROC INT SYMP C, P393, DOI 10.1109/ISCA.2016.42
   Rotem N., 2018, ARXIV180500907
   Sharma H, 2016, WORKSH COGN ARCH
   Strigl D, 2010, EUROMICRO WORKSHOP P, P317, DOI 10.1109/PDP.2010.43
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Vasilache Nicolas., 2018, Technical report
   Wu X, 2018, IEEE T INF FOREN SEC, V13, P2884, DOI 10.1109/TIFS.2018.2833032
NR 41
TC 1
Z9 1
U1 0
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2020
VL 102
AR 101659
DI 10.1016/j.sysarc.2019.101659
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ7EG
UT WOS:000512220500006
DA 2024-07-18
ER

PT J
AU Martins, ALD
   da Silva, AHL
   Rahmani, AM
   Dutt, N
   Moraes, FG
AF del Mestre Martins, Andre Luis
   Lucas da Silva, Alzemiro Henrique
   Rahmani, Amir M.
   Dutt, Nikil
   Moraes, Fernando Gehm
TI Hierarchical adaptive Multi-objective resource management for many-core
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Self-Awareness; Adaptability; Multi-Objective; Many-Core; Resource
   management
ID POWER MANAGEMENT; ENERGY
AB The typical workload of many-core systems produces peaks and valleys of resources utilization throughout the time. The power capping limits the full system utilization in a workload peak, but also creates a power slack to apply different resource management (RM) policy in a valley phase. Related works do not consider this workload behavior, by proposing RMs with fixed goals. This work proposes a hierarchical adaptive Multi-Objective Resource Management (MORM) for many-core systems under a power cap. MORM works with dynamic workloads, which presents peaks and valleys of utilization. The hierarchical approach allows clusters of processing elements (PEs) to execute applications according to different objectives simultaneously. A cluster can drive the PEs to optimize either performance or energy. MORM can dynamically shift the goals of a cluster according to the workload behavior. Comparison with a state-of-the-art RM optimized for single objective shows that MORM achieves equivalent results in a workload valley while outperforming up to 37.19-49.03% the performance in a workload peak regardless of the power cap. The comparison reveals relevant features to be considered in large many-core systems: hierarchical organization, multi-task mapping, and joint adaptability between software (remapping) and hardware (DVFS) actuation.
C1 [del Mestre Martins, Andre Luis] IFSul, Sul Rio Grandense Fed Inst, Pelotas, RS, Brazil.
   [Lucas da Silva, Alzemiro Henrique; Moraes, Fernando Gehm] Pontificia Univ Catolica Rio Grande do Sul, Sch Technol, Porto Alegre, RS, Brazil.
   [Rahmani, Amir M.; Dutt, Nikil] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Irvine, CA USA.
C3 Instituto Federal Sul-Rio-Grandense (IFSul); Pontificia Universidade
   Catolica Do Rio Grande Do Sul; University of California System;
   University of California Irvine
RP Moraes, FG (corresponding author), Pontificia Univ Catolica Rio Grande do Sul, Sch Technol, Porto Alegre, RS, Brazil.
EM almmartins@charqueadas.ifsul.edu.br; alzemiro.silva@acad.pucrs.br;
   amirr1@uci.edu; dutt@uci.edu; fernando.moraes@pucrs.br
RI Rahmani, Amir M./AAJ-8426-2020; Rahmani, Amir/AAF-4232-2019; Moraes,
   Fernando Gehm/F-7488-2012
OI Rahmani, Amir M./0000-0003-0725-1155; rahmani,
   mohammad/0000-0002-7408-7992; Silva, Alzemiro/0000-0002-4547-4133;
   Moraes, Fernando Gehm/0000-0001-6126-6847
FU FAPERGS [17/2551-0001196-1]; CNPq [302531/2016-5]
FX The Author Fernando Moraes is supported by FAPERGS (17/2551-0001196-1)
   and CNPq (302531/2016-5), Brazilian funding agencies.
CR [Anonymous], 2015, P IEEE ACM INT S NET
   Bansal N, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P474, DOI 10.1109/DATE.2004.1268891
   Castilhos Guilherme, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P153, DOI 10.1109/ISVLSI.2013.6654651
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   Dutt N, 2015, ICCAD-IEEE ACM INT, P46, DOI 10.1109/ICCAD.2015.7372548
   Esmaeilzadeh H, 2012, IEEE MICRO, V32, P122, DOI 10.1109/MM.2012.17
   Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
   Haghbayan MH, 2014, PR IEEE COMP DESIGN, P509, DOI 10.1109/ICCD.2014.6974729
   Kanduri A, 2017, IEEE T VLSI SYST, V25, P2749, DOI 10.1109/TVLSI.2017.2694388
   Kanduri A, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P573, DOI 10.1109/ICCD.2015.7357167
   Kapadia N, 2015, DES AUT TEST EUROPE, P1060
   Khdr H, 2017, IEEE T COMPUT, V66, P488, DOI 10.1109/TC.2016.2595560
   Kim T, 2017, IEEE T VLSI SYST, V25, P2561, DOI 10.1109/TVLSI.2017.2707401
   Mandelli Marcelo, 2015, 2015 Sixteenth International Symposium on Quality Electronic Design (ISQED). Proceedings, P392, DOI 10.1109/ISQED.2015.7085457
   Martins ALM, 2016, IEEE I C ELECT CIRC, P380, DOI 10.1109/ICECS.2016.7841212
   Martins ALM, 2014, IEEE I C ELECT CIRC, P427, DOI 10.1109/ICECS.2014.7050013
   Moazzemi K, 2018, 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), P62, DOI 10.1109/DSD.2018.00025
   Ng J, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P345, DOI 10.1109/PDP.2015.16
   NVIDIA Corporation, 2011, TECHNICAL REPORT
   Olsen D, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P119, DOI 10.1145/3060403.3060426
   Pathania A, 2017, DES AUT TEST EUROPE, P864, DOI 10.23919/DATE.2017.7927108
   Pathania A, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3050437
   Quan W, 2016, DES AUTOM EMBED SYST, V20, P311, DOI 10.1007/s10617-016-9179-z
   Rahman A, 2018, STOCH ENV RES RISK A, V32, P123, DOI 10.1007/s00477-017-1384-1
   Rahmani AM, 2015, I SYMPOS LOW POWER E, P219, DOI 10.1109/ISLPED.2015.7273517
   Rahmani AmirM., 2017, The Dark Side of Silicon, DOI DOI 10.1007/978-3-319-31596-6
   Ruaro M, 2017, IEEE INT SYMP CIRC S, P148
   Shafique M, 2013, DES AUT TEST EUROPE, P51
   Singh AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057267
   Zhang HZ, 2016, ACM SIGPLAN NOTICES, V51, P545, DOI 10.1145/2954679.2872375
   Zhang L, 2011, 2011 AASRI CONFERENCE ON APPLIED INFORMATION TECHNOLOGY (AASRI-AIT 2011), VOL 3, P435
NR 31
TC 9
Z9 12
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 416
EP 427
DI 10.1016/j.sysarc.2019.01.006
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500031
OA Green Published
DA 2024-07-18
ER

PT J
AU Morales, LGG
   Cobo, JEA
   Bagherzadeh, N
AF Garcia Morales, L. G.
   Aedo Cobo, J. E.
   Bagherzadeh, N.
TI A new approach to the Population-Based Incremental Learning algorithm
   using virtual regions for task mapping on NoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Multi-Applications; Multi-Processor system-on-Chip;
   Population-Based Incremental Learning; Task mapping
AB Network-On-Chip (NoC) platforms were proposed to increase system performance in current and future generations of Multi-Processor System-on-Chip ranging from a few cores to hundreds. For such platforms, efficient mechanisms to perform the mapping of executable tasks are required in order to improve metrics such as execution time, latency, energy, and others. The Population-Based Incremental Learning (PBIL) algorithm has been used as an optimization technique for the mapping of tasks onto the cores of NoC platforms. However, it does not scale well in terms of latency and other relevant metrics when the size of the platform and the number of tasks are increased. In this work, we propose a new approach, that relies on the PBIL algorithm, for the mapping of tasks called Virtual Regions PBIL (VRPBIL-NoC). This strategy consists of dividing the platform into virtual regions in order to improve the search of quality solutions. We evaluate the performance of our technique by comparing it against a set of heuristic techniques available in the literature, using an extended version of a well-known state-of-the-art simulator called Noxim. The results demonstrated that our approach can deliver better solutions compared to those provided by the other techniques in NoCs for varied configurations.
C1 [Garcia Morales, L. G.; Aedo Cobo, J. E.] Univ Antioquia, Dept Elect Engn, Medellin, Colombia.
   [Bagherzadeh, N.] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Comp Engn, Irvine, CA USA.
C3 Universidad de Antioquia; University of California System; University of
   California Irvine
RP Morales, LGG (corresponding author), Univ Antioquia, Dept Elect Engn, Medellin, Colombia.
EM german.garcia@udea.edu.co; jose.aedo@udea.edu.co; nader@uci.edu
OI Bagherzadeh, Nader/0000-0001-7216-0546
FU Departamento Administrativo de Ciencia, Tecnologia e Innovacion
   COLCIENCIAS [647]; Universidad de Antioquia, Medellin, Colombia
FX This research was supported by Departamento Administrativo de Ciencia,
   Tecnologia e Innovacion COLCIENCIAS (Scholarship Program No. 647) and
   Universidad de Antioquia, Medellin, Colombia.
CR Abad P., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P99, DOI 10.1109/NOCS.2012.19
   [Anonymous], 2012, INT J COMPUTER SCI I
   [Anonymous], 1990, COMPUT INTRACTABILIT
   [Anonymous], 1994, TECH REP
   Asanovic K., 2006, UCBEECS2006183, V18, P19
   Ben Atitallah R, 2006, LECT NOTES COMPUT SC, V3894, P298
   Ben-Itzhak Y, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P51, DOI 10.1109/SAMOS.2012.6404157
   Benini L, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P418, DOI 10.1109/DATE.2002.998307
   Bolanos F, 2013, J SYST ARCHITECT, V59, P429, DOI 10.1016/j.sysarc.2013.04.009
   Bolanos F, 2012, J UNIVERS COMPUT SCI, V18, P901
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   Carvalho ELD, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.106
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fattah M, 2014, EUROMICRO WORKSHOP P, P458, DOI 10.1109/PDP.2014.100
   Morales LGG, 2018, EUROMICRO WORKSHOP P, P622, DOI 10.1109/PDP2018.2018.00104
   Hamedani P. K., 2012, 2012 20 EUR INT C PA, DOI [10.1109/PDP.2012.68, DOI 10.1109/PDP.2012.68]
   He O, 2012, IEEE T VLSI SYST, V20, P1496, DOI 10.1109/TVLSI.2011.2159280
   Hosseinabady M, 2012, IET COMPUT DIGIT TEC, V6, P1, DOI 10.1049/iet-cdt.2010.0097
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Huang J, 2011, EUROMICRO WORKSHOP P, P447, DOI 10.1109/PDP.2011.10
   Kadri N, 2019, J SYST ARCHITECT, V92, P39, DOI 10.1016/j.sysarc.2018.10.001
   Kaushik S., 2011, Proceedings of the 2011 Fourth International Symposium on Parallel Architectures, Algorithms and Programming (PAAP 2011), P203, DOI 10.1109/PAAP.2011.32
   Li JS, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P9, DOI 10.1109/ICCD.2015.7357078
   Liu JD, 2018, ACCIDENT ANAL PREV, V120, P211, DOI 10.1016/j.aap.2018.06.005
   Mandelli M, 2011, IEEE INT SYMP CIRC S, P1676, DOI 10.1109/ISCAS.2011.5937903
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Moréac E, 2017, J SYST ARCHITECT, V77, P112, DOI 10.1016/j.sysarc.2017.05.002
   Racu A., 2012, RECOSOC 2012 7 INT W, DOI [10.1109/ReCoSoC.2012.6322893, DOI 10.1109/RECOSOC.2012.6322893]
   Raina A, 2009, PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, P877, DOI 10.1109/ITNG.2009.239
   Sacanamboy M, 2016, PROC INT C TOOLS ART, P938, DOI [10.1109/ICTAI.2016.142, 10.1109/ICTAI.2016.0145]
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Singh AK, 2010, PROCEDIA COMPUT SCI, V1, P1013, DOI 10.1016/j.procs.2010.04.113
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Wang C, 2017, J SYST ARCHITECT, V79, P59, DOI 10.1016/j.sysarc.2017.07.004
   Zhang H, 2013, 2013 6TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), VOLS 1-3, P86, DOI 10.1109/CISP.2013.6744071
NR 36
TC 4
Z9 4
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 443
EP 454
DI 10.1016/j.sysarc.2019.01.013
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500033
DA 2024-07-18
ER

PT J
AU Rosa, NS
   Campos, GMM
   Cavalcanti, DJM
AF Rosa, Nelson S.
   Campos, Glaucia M. M.
   Cavalcanti, David J. M.
TI Lightweight formalisation of adaptive middleware
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Adaptive middleware; Software architecture; Lightweight formalisation;
   Process mining
ID FRAMEWORK; DESIGN
AB The development of adaptive middleware systems is still a challenge due to the complexity of dealing with traditional adaptation issues, such as Why to adapt? When to adapt? Where is the need for change? What kind of change is needed? How is the adaptation performed? The emerging of new technologies (e.g., process mining) and maturation of existing ones (e.g., model checkers) create new opportunities to face those challenges. This paper presents an end-to-end solution for developing adaptive middleware that integrates software architecture concepts, lightweight formalisation and process mining to handle the mentioned challenges. The proposed solution allows developers to build adaptive middleware by working at a high level of abstraction, i.e., at the architectural level. In this way, it potentially reduces the effort to implement the middleware and reinforces structural, safety and quantitative properties at development time and when the middleware is already in execution.
C1 [Rosa, Nelson S.; Campos, Glaucia M. M.; Cavalcanti, David J. M.] Univ Fed Pernambuco, Ctr Informat, Ave Jornalista Anibal Fernandes,S-N Cidade Univ, BR-50740560 Recife, PE, Brazil.
C3 Universidade Federal de Pernambuco
RP Rosa, NS (corresponding author), Univ Fed Pernambuco, Ctr Informat, Ave Jornalista Anibal Fernandes,S-N Cidade Univ, BR-50740560 Recife, PE, Brazil.
EM nsr@cin.ufpe.br
OI Campos, Glaucia Melissa/0000-0001-6511-6432; Cavalcanti,
   David/0000-0001-9323-927X
CR [Anonymous], 2005, ARCHITECTURAL BLUEPR
   [Anonymous], 2011, LONDON
   Arlat J, 2002, IEEE T COMPUT, V51, P138, DOI 10.1109/12.980005
   Bersani MM, 2018, J SOFTW-EVOL PROC, V30, DOI 10.1002/smr.1880
   Blair G. S., 2001, IEEE DISTRIB SYST, V2
   Blair G, 2009, COMPUTER, V42, P22, DOI 10.1109/MC.2009.326
   brahm E., 2014, LECT NOTES COMPUTER, V8413, P187
   Caporuscio M, 2004, PROC INT CONF SOFTW, P221, DOI 10.1109/ICSE.2004.1317444
   Clarke M., 2001, P IFIPACM INT C DIST, P160
   Costa FM, 2017, INT CON DISTR COMP S, P1961, DOI 10.1109/ICDCS.2017.197
   Dwyer M. B., 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002), P411, DOI 10.1109/ICSE.1999.841031
   Garcia-Valls  M., 2018, J SYST SOFTW
   García-Valls M, 2014, IEEE INTL CONF IND I, P164, DOI 10.1109/INDIN.2014.6945502
   Garlan D., SOFTWARE ARCHITECTUR, P31
   Ghezzi Carlo, 2010, Proceedings of the 2010 8th IEEE International Conference on Software Engineering and Formal Methods (SEFM 2010), P3, DOI 10.1109/SEFM.2010.8
   Hesketh J., 1998, Automated Software Engineering, V5, P183, DOI 10.1023/A:1008669014807
   Hoare CAR., 1985, Communicating Sequential Processes
   Issarny V, 2002, COMMUN ACM, V45, P53, DOI 10.1145/508448.508474
   Issarny V, 2007, FOSE 2007: FUTURE OF SOFTWARE ENGINEERING, P244, DOI 10.1109/FOSE.2007.2
   Kliem A, 2014, 2014 IEEE 16TH INTERNATIONAL CONFERENCE ON E-HEALTH NETWORKING, APPLICATIONS AND SERVICES (HEALTHCOM), P298, DOI 10.1109/HealthCom.2014.7001858
   Kon F, 2000, LECT NOTES COMPUT SC, V1795, P121
   Kwiatkowska Marta, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P585, DOI 10.1007/978-3-642-22110-1_47
   Leemans M, 2015, 2015 ACM/IEEE 18TH INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS (MODELS), P44, DOI 10.1109/MODELS.2015.7338234
   McKinley PK, 2004, COMPUTER, V37, P56, DOI 10.1109/MC.2004.48
   McNeile A, 2010, SERV ORIENTED COMPUT, V4, P109, DOI 10.1007/s11761-010-0060-9
   Medvidovic N, 2000, IEEE T SOFTWARE ENG, V26, P70, DOI 10.1109/32.825767
   MEYER B, 1992, COMPUTER, V25, P40, DOI 10.1109/2.161279
   Norman G., 2014, TECHNICAL REPORT
   Park S, 2015, 2015 IEEE 4TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), P81, DOI 10.1109/GCCE.2015.7398741
   Pereira FAQ, 2006, SOFTWARE PRACT EXPER, V36, P495, DOI 10.1002/spe.706
   Portocarrero JMT., 2016, Samson: selfadaptive middleware for wireless sensor networks, P1315, DOI [10.1145/2851613.2851766, DOI 10.1145/2851613.2851766]
   Qinru Qiu, 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P194, DOI 10.1109/LPE.1999.799438
   Rafique A., 2017, CROSSCLOUD 17
   Rosa N, 2017, INT CON ADV INFO NET, P244, DOI 10.1109/AINA.2017.25
   Rosa N, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P648, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.93
   Salehie M, 2009, ACM T AUTON ADAP SYS, V4, DOI 10.1145/1516533.1516538
   Shaw M., 1996, SOFTWARE ARCHITECTUR
   Singhai A, 1998, INT CON DISTR COMP S, P192, DOI 10.1109/ICDCS.1998.679502
   Sylla A. N., 2016, ARM 2016
   van der Aalst WMP, 2016, PROCESS MINING DATA, V2nd, DOI DOI 10.1007/978-3-662-49851-4
   van Dongen BF, 2005, LECT NOTES COMPUT SC, V3536, P444
   Vergnaud T., POLYORB SCHIZOPHRENI, P106
   Warren I, 2006, IEEE INT CONF AUTOM, P37
   Weyns D., 2012, CAN C COMP SCI SOFTW, P67, DOI 10.1145/2347583.2347592
   Yaghoobirafi K, 2016, 2016 IEEE 1ST INTERNATIONAL WORKSHOPS ON FOUNDATIONS AND APPLICATIONS OF SELF* SYSTEMS (FAS*W), P293, DOI 10.1109/FAS-W.2016.70
   Zdun U, 2004, IEEE INTERNET COMPUT, V8, P60, DOI 10.1109/MIC.2004.70
NR 46
TC 8
Z9 8
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 54
EP 64
DI 10.1016/j.sysarc.2018.12.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500008
DA 2024-07-18
ER

PT J
AU Sun, YC
   Di Natale, M
AF Sun, Youcheng
   Di Natale, Marco
TI Pessimism in multicore global schedulability analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 33rd Annual ACM/SIGAPP Symposium on Applied Computing (ACM SAC) -
   Embedded Systems in Applied Computing (ESAC)
CY APR 09-13, 2018
CL Univ Pau Pays Adour, Pau, FRANCE
SP Assoc Comp Machinery, ACM SIGAPP
HO Univ Pau Pays Adour
DE Multicore scheduling; Schedulability analysis; Fixed priority; Global;
   Partitioned
ID SPORADIC TASKS; MULTIPROCESSOR; EDF; BOUNDS; TESTS
AB When it comes to multicore real-time systems, the global scheduling that allows tasks to migrate between different cores and the partitioned scheduling that statically allocates tasks to individual cores are two popular policies. However, due to the complexity and pessimism of multicore schedulability tests, there is no simple way to compare the effectiveness of global versus partitioned scheduling, and it is hard to improve existing analysis methods.
   In this paper, we formally prove that, according to state-of-the-art global schedulability tests, if a multicore task system (with D-i <= T-i) is deemed schedulable under global fixed priority policy, we can easily find a schedulable partitioning for it too. This result holds also for self-suspending tasks that can suspend its own execution voluntarily. Such a fact reveals the high pessimism in current global schedulability tests. To tackle this, we propose a 2-part execution scenario, by simply considering the task execution into two parts, that helps better estimate the interference a task suffers. Using this method, a new global schedulability test can detect schedulable tasksets that will be non-schedulable by any partitioned scheduling algorithm.
   Our proposed method indicates a new direction for designing global schedulability tests. In the experiments, comparisons with other global and partitioned schedulability tests confirm the improvement by using our new test.
C1 [Sun, Youcheng] Univ Oxford, Oxford, England.
   [Di Natale, Marco] Scuola Super Sant Anna, Pisa, Italy.
C3 University of Oxford; Scuola Superiore Sant'Anna
RP Sun, YC (corresponding author), Univ Oxford, Oxford, England.
EM youcheng.sun@cs.ox.ac.uk; marco@sssup.it
RI Sun, Youcheng/JMC-4942-2023
OI Sun, Youcheng/0000-0002-1893-6259
CR Al-bayati Z, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P172, DOI 10.1109/RTAS.2015.7108440
   [Anonymous], 2014, 2014 IEEE 20 INT C E
   Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   Audsley N, 1991, IEEE WORKSH REAL TIM
   Baker TP, 2007, LECT NOTES COMPUT SC, V4878, P62
   Baker TP, 2009, EUROMICRO, P141, DOI 10.1109/ECRTS.2009.25
   Baker TP, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/REAL.2003.1253260
   Baruah S, 2008, P 2008 C DES ARCH SI
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2011, J SYST ARCHITECT, V57, P487, DOI 10.1016/j.sysarc.2010.09.004
   Biondi A, 2018, REAL-TIME SYST, V54, P515, DOI 10.1007/s11241-018-9303-1
   Bonifaci V, 2012, ALGORITHMICA, V63, P763, DOI 10.1007/s00453-011-9505-6
   Brandenburg BB, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P99, DOI [10.1109/RTSS.2016.019, 10.1109/RTSS.2016.38]
   Burmyakov A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P225, DOI 10.1145/2834848.2834877
   Chen JJ, 2016, PROC EUROMICR, P251, DOI 10.1109/ECRTS.2016.26
   Cucu-Grosjean L, 2011, J SYST ARCHITECT, V57, P561, DOI 10.1016/j.sysarc.2011.02.007
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Fisher N, 2006, EUROMICRO, P118, DOI 10.1109/ECRTS.2006.30
   Geeraerts G, 2013, REAL-TIME SYST, V49, P171, DOI 10.1007/s11241-012-9172-y
   Guan N, 2007, LECT NOTES COMPUT SC, V4761, P263
   Guan N, 2015, IEEE INT CONF EMBED, P11, DOI 10.1109/RTCSA.2015.9
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Huang WH, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P215, DOI 10.1145/2834848.2834849
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Lee J, 2015, IEEE T COMPUT, V64, P941, DOI 10.1109/TC.2014.2308183
   Lee J, 2014, REAL TIM SYST SYMP P, P294, DOI 10.1109/RTSS.2014.18
   Lee J, 2013, J SYST ARCHITECT, V59, P372, DOI 10.1016/j.sysarc.2013.05.012
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Lipari Giuseppe, 2013, REAL TIME SCHEDULABI
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu C, 2013, EUROMICRO, P271, DOI 10.1109/ECRTS.2013.36
   Pathan RM, 2014, REAL-TIME SYST, V50, P411, DOI 10.1007/s11241-013-9198-9
   Spuri M., 1996, RES REPORT
   Sun Y., 2014, P 22 INT C REAL TIM, P35
   Sun Y.C., 2015, THESIS
   Sun YC, 2018, 33RD ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P575, DOI 10.1145/3167132.3167195
   Sun YC, 2016, REAL-TIME SYST, V52, P323, DOI 10.1007/s11241-015-9245-9
   Sun YC, 2015, REAL TIM SYST SYMP P, P130, DOI 10.1109/RTSS.2015.20
   Wieder A, 2013, INT SYM IND EMBED, P49, DOI 10.1109/SIES.2013.6601470
   Zhou Q, 2017, IEEE T PARALL DISTR, V28, P2527, DOI 10.1109/TPDS.2017.2679195
NR 44
TC 6
Z9 6
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 142
EP 152
DI 10.1016/j.sysarc.2018.12.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA IL0BR
UT WOS:000476961500013
DA 2024-07-18
ER

PT J
AU Sinaei, S
   Fatemi, O
AF Sinaei, Siena
   Fatemi, Omid
TI Run-time mapping algorithm for dynamic workloads using association rule
   mining
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB Task mapping exploration plays an important role in the high performance achieved by heterogeneous multi-processor system-on-chip (MPSoC) platforms. The dynamic of application workloads in modern MPSoC-based embedded systems are consistently growing. Nowadays, the execution of different applications is done concurrently, and these applications compete for resources in such systems. To cope with the dynamism of application workloads at runtime and improve the efficiency of the underlying system architecture, this paper presents a hybrid task mapping algorithm for multimedia applications. That consists of two phases: design-time and run-time. During design-time, static mapping exploration is performed, and the applications are clustered based on their efficient mapping, then a set of rules for mapping is extracted by Association Rule Mining techniques. During run-time, when a new application enters to the system, this application is classified to one of the existing clusters using the rule sets extracted at design-time phase. The objective of application mapping is to minimize execution time in a predefined budget of energy consumption. A heterogeneous MPSoC system is used to evaluate the proposed algorithm. The experimental results revealed that during run-time by using the proposed algorithm, suitable resources regarding energy consumption and execution time are selected for mapping.
C1 [Sinaei, Siena; Fatemi, Omid] Univ Tehran, Elect & Comp Engn Dept, Tehran, Iran.
C3 University of Tehran
RP Fatemi, O (corresponding author), Univ Tehran, Elect & Comp Engn Dept, Tehran, Iran.
EM omid@fatemi.net
OI Sinaei, Sima/0000-0001-5951-9374; Fatemi, Omid/0000-0001-9654-0607
CR Agrawal R., 1993, P ACM SIGMOD C MAN D, P207
   [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], P INT C HARDW SOFTW
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Carvalho E.L.d.S., 2012, IEEE DES TEST COMPUT, V27, P26
   Chen L, 2012, DES AUT TEST EUROPE, P582
   Deb K., 2000, Parallel Problem Solving from Nature PPSN VI. 6th International Conference. Proceedings (Lecture Notes in Computer Science Vol.1917), P849
   Erbas C, 2011, THESIS
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Ghribi I, 2018, IEEE ACCESS, V6, P14078, DOI 10.1109/ACCESS.2018.2799852
   Han JJ, 2015, IEEE T PARALL DISTR, V26, P691, DOI 10.1109/TPDS.2014.2307866
   Huang Jia., 2011, DESIGN AUTOMATION TE, P1
   Hussien AMA, 2015, IEEE T VLSI SYST, V23, P392, DOI 10.1109/TVLSI.2014.2309013
   Jia ZJ, 2014, MICROPROCESS MICROSY, V38, P9, DOI 10.1016/j.micpro.2013.10.005
   Madalozzo G, 2016, IEEE I C ELECT CIRC, P640, DOI 10.1109/ICECS.2016.7841283
   Marculescu R., 2012, IEEE T COMPUT AID D, V28, P3
   Moghadas M, 2015, CAN J ELECT COMPUT E, V38, P204, DOI 10.1109/CJECE.2015.2431220
   Nikolov H., 2010, IEEE T COMPUT AID D, V27, P542
   Page AJ, 2010, J PARALLEL DISTR COM, V70, P758, DOI 10.1016/j.jpdc.2010.03.011
   Pimentel AD, 2008, J SIGNAL PROCESS SYS, V50, P99, DOI 10.1007/s11265-007-0085-2
   Quan W., 2013, P 50 ANN DES AUT C
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Quan W, 2013, IEEE SYM EMBED SYST, P115, DOI 10.1109/ESTIMedia.2013.6704510
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Schranzhofer A, 2010, IEEE T IND INFORM, V6, P692, DOI 10.1109/TII.2010.2062192
   Singh A.K., 2014, ELSEVIER J SYST ARCH, V56, P242
   Singh AK, 2016, IEEE T COMPUT AID D, V35, P72, DOI 10.1109/TCAD.2015.2446938
   Tang Q, 2017, J PARALLEL DISTR COM, V101, P79, DOI 10.1016/j.jpdc.2016.11.012
   Thiele L., 2011, P INT C APPL CONC AP, P29
   Thompson M, 2013, J SYST ARCHITECT, V59, P351, DOI 10.1016/j.sysarc.2013.05.023
   Wang F, 2011, IEEE T COMPUT AID D, V30, P295, DOI 10.1109/TCAD.2010.2077830
   Yang L, 2016, IEEE T VLSI SYST, V24, P3027, DOI 10.1109/TVLSI.2016.2535359
NR 33
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2018
VL 91
BP 1
EP 10
DI 10.1016/j.sysarc.2018.09.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HD5RK
UT WOS:000452587400001
DA 2024-07-18
ER

PT J
AU Sosa-Reyna, CM
   Tello-Leal, E
   Lara-Alabazares, D
AF Sosa-Reyna, Claudia M.
   Tello-Leal, Edgar
   Lara-Alabazares, David
TI Methodology for the model-driven development of service oriented IoT
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Thing; IoT; MDD; SOA; Transformation
ID INTERNET; THINGS
AB The main problem with the current technology solutions for Internet of Things (IoT) is located at the application level, in which there is still a lack of software components, frameworks, and tools which can help end-users to easily develop IoT applications and to manage the things or objects. These requirements lead to the use of the principles of Model-Driven Development (MDD) and Service-Oriented Architecture (SOA) for the construction of software applications, allowing the generation of models at different levels of abstraction, with the possibility of generating software implementation artifacts (code) on different platforms, as well as allow the decomposition of complex and monolithic systems into loosely coupled components. In this paper, we propose a methodology based on the MDD for solving the challenges in the IoT system developments. The methodology is composed of four phases with different levels of abstraction, viewpoint, granularity, and service-oriented. Furthermore, a set of MDD methods for the transformation of models using formal rules are proposed. We present a smart vehicle scenario in which the methodology and methods are implemented, allowing the generation of executable code as a component of a real-time system. In addition, an architecture for IoT systems composed of four layers is presented, which is based on the SOA approach. In this way, the methodology and the architecture allow the interoperability (from the perspective of models and software components) between heterogeneous devices to be guaranteed in multiple ways, establishing a bridge between the digital and physical world of the IoT domain.
C1 [Sosa-Reyna, Claudia M.; Tello-Leal, Edgar; Lara-Alabazares, David] Autonomous Univ Tamaulipas Victoria, Tamaulipas 87000, Mexico.
RP Tello-Leal, E (corresponding author), Autonomous Univ Tamaulipas Victoria, Tamaulipas 87000, Mexico.
EM a2062038267@alumnos.uat.edu.mx; etello@uat.edu.mx;
   dlara@docentes.uat.edu.mx
RI Alabazares, David Lara/ABI-7160-2020
OI Alabazares, David Lara/0000-0001-5510-1990
CR Al Nuaimi E, 2015, J INTERNET SERV APPL, V6, DOI 10.1186/s13174-015-0041-5
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Bandyopadhyay D, 2011, WIRELESS PERS COMMUN, V58, P49, DOI 10.1007/s11277-011-0288-5
   Blair G, 2016, ANN TELECOMMUN, V71, P87, DOI 10.1007/s12243-016-0493-z
   Brambilla M., 2017, Model-Driven Software Engineering in Practice, Second Edition, ser. Synthesis Lectures on Software Engineering, VSecond
   Brambilla M, 2017, J INTERNET SERV APPL, V8, DOI 10.1186/s13174-017-0064-1
   Ciccozzi F, 2017, STUD COMPUT INTELL, V678, P67, DOI 10.1007/978-3-319-48829-5_7
   Conzon D, 2015, INT CONF INTELL NEXT, P168, DOI 10.1109/ICIN.2015.7073828
   Einarsson AF, 2017, 2017 IEEE 2ND INTERNATIONAL CONGRESS ON INTERNET OF THINGS (IEEE ICIOT), P82, DOI 10.1109/IEEE.ICIOT.2017.35
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   ITU-T, 2013, OV INT THINGS SPEC
   Li SC, 2015, INFORM SYST FRONT, V17, P243, DOI 10.1007/s10796-014-9492-7
   Miorandi D, 2012, AD HOC NETW, V10, P1497, DOI 10.1016/j.adhoc.2012.02.016
   Nguyen XT, 2015, 2015 IEEE 2ND WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P387, DOI 10.1109/WF-IoT.2015.7389085
   Patel P, 2015, J SYST SOFTWARE, V103, P62, DOI 10.1016/j.jss.2015.01.027
   Gomes BDP, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.4043
   Pramudianto F, 2014, 2014 IEEE 11TH INTL CONF ON UBIQUITOUS INTELLIGENCE AND COMPUTING AND 2014 IEEE 11TH INTL CONF ON AUTONOMIC AND TRUSTED COMPUTING AND 2014 IEEE 14TH INTL CONF ON SCALABLE COMPUTING AND COMMUNICATIONS AND ITS ASSOCIATED WORKSHOPS, P1, DOI 10.1109/UIC-ATC-ScalCom.2014.95
   Rademacher F, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ARCHITECTURE WORKSHOPS (ICSAW), P38, DOI 10.1109/ICSAW.2017.32
   Stastny S, 2015, LECT NOTES COMPUT SC, V9425, P313, DOI 10.1007/978-3-319-26005-1_21
   Tsai CW, 2014, WIREL NETW, V20, P2201, DOI 10.1007/s11276-014-0731-0
   Yin CT, 2015, SCI CHINA INFORM SCI, V58, DOI 10.1007/s11432-015-5397-4
NR 21
TC 53
Z9 56
U1 0
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2018
VL 90
SI SI
BP 15
EP 22
DI 10.1016/j.sysarc.2018.08.008
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GZ2VC
UT WOS:000449245500002
DA 2024-07-18
ER

PT J
AU García-Valls, M
   Domínguez-Poblete, J
   Touahria, IE
   Lu, CY
AF Garcia-Valls, Marisol
   Dominguez-Poblete, Jorge
   Eddine Touahria, Imad
   Lu, Chenyang
TI Integration of Data Distribution Service and distributed partitioned
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID MIDDLEWARE; VIRTUALIZATION
AB Avionics systems are complex and time-critical systems that are progressively adopting more flexible (though equally robust) architectural designs. Although a number of current avionics systems follow federated architectures, the Integrated Modular Avionics (IMA) paradign is becoming the dominant style in the more modern developments. The reason is that the IMA concept promotes modular designs where applications with different levels of criticality can execute in an isolated manner in the same hardware. This approach complies with the requirements of cost, safety, and weight of the avionics systems. FACE standard (Future Airborne Capability Environment) defines the architectural baseline for easing integration in avionics systems, including the communication functions across distributed components. As specified in FACE, middleware will be integrated into avionics systems to ease development of portable components that can interoperate effectively. This paper describes the usage of publish-subscribe middleware (precisely, DDS - Data Distribution Service for real-time systems) into a fully distributed partitioned system. We describe, from a practical point of view, the integration of the middleware communication overhead into the hierarchical scheduling (as compliant with ARINC 653) to allow the usage of middleware in the partitions. We explain the design of a realiable communication setting, exemplified on a distributed monitoring application in a partitioned environment. The obtained implementation results show that, given the stable communication overhead of the middleware, it can be integrated in the time windows of partitions.
C1 [Garcia-Valls, Marisol; Dominguez-Poblete, Jorge; Eddine Touahria, Imad] Univ Carlos III Madrid, Av Univ 30, Leganes 28911, Spain.
   [Lu, Chenyang] Washington Univ, 1 Brookings Dr, St Louis, MO 63130 USA.
C3 Universidad Carlos III de Madrid; Washington University (WUSTL)
RP García-Valls, M (corresponding author), Univ Carlos III Madrid, Av Univ 30, Leganes 28911, Spain.
EM mvalls@it.uc3m.es
RI Garcia-Valls, Marisol/D-6064-2013
OI Garcia-Valls, Marisol/0000-0003-2383-5310
FU Spanish Ministry of Economy and Competitiveness through project REM4VSS
   [TIN 2011-28339]; Spanish Ministry of Economy and Competitiveness
   through project M2C2 [TIN2014-56158-C4-3-P]
FX This work has been partly supported by the Spanish Ministry of Economy
   and Competitiveness through projects REM4VSS (TIN 2011-28339) and M2C2
   (TIN2014-56158-C4-3-P).
CR AEEC, 2016, FUNCT DESCR EL INT 1
   Airbus Deutschland GmbH AFDX, 2016, AVIONICS FULL DUPLEX
   [Anonymous], 2014, P 2014 DES AUT TEST
   [Anonymous], 2003, OMG document
   [Anonymous], 2016, DO297ED124 RTCA
   ARINC Specification, 2016, AV APPL SOFTW STAN 1
   Burns Alan., 2016, MIXED CRITICALITY SY
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Esposito C, 2013, COMPUT NETW, V57, P1318, DOI 10.1016/j.comnet.2012.10.023
   Fuchsen R., 2017, ADDRESS CERTIFICATIO
   Valls MG, 2013, IEEE T IND INFORM, V9, P567, DOI 10.1109/TII.2012.2211028
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Garcia-Valls M., 2017, ACM SIGHED REV
   Garcia-Valls M., 2017, 32 ACM SIGAPP S APPL
   García-Valls M, 2017, COMPUT STAND INTER, V49, P11, DOI 10.1016/j.csi.2016.06.007
   García-Valls M, 2014, J SYST ARCHITECT, V60, P726, DOI 10.1016/j.sysarc.2014.07.004
   Groesbrink S., 2013, ACM SIGBED REV, V10
   Hakiri A, 2013, J SYST SOFTWARE, V86, P2574, DOI 10.1016/j.jss.2013.04.074
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Obermaisser R, 2009, PROCEEDINGS OF THE 12TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, P3, DOI 10.1109/ISORC.2009.12
   Object Management Group (OMG), 2014, REAL TIM PUBL SUBSCR
   Parkinson P., 2016, CISC VIS NETW IND GL
   Pérez H, 2017, J SYST SOFTWARE, V123, P145, DOI 10.1016/j.jss.2016.08.088
   Rizano T., 2014, P 2 INT WORKSH REAL
   RTCA, 2011, DO-178c
   RTCA, 1992, DO-178B Software Considerations in Airborne Systems and Equipment Certification
   Schantz R. E., 2002, Encyclopedia of Software Engineering
   Trujillo S, 2014, MICROPROCESS MICROSY, V38, P921, DOI 10.1016/j.micpro.2014.09.004
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 29
TC 15
Z9 16
U1 0
U2 25
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2018
VL 83
BP 23
EP 31
DI 10.1016/j.sysarc.2017.11.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW8GU
UT WOS:000425570100003
OA Green Accepted, Green Published
DA 2024-07-18
ER

PT J
AU Lai, CK
   Yeh, CW
   Tu, CH
   Hung, SH
AF Lai, Cheng-Kung
   Yeh, Chih-Wei
   Tu, Chia-Heng
   Hung, Shih-Hao
TI Fast profiling framework and race detection for heterogeneous system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Timing emulator; Heterogeneous systems; Race detection
AB Heterogeneous computing is a growing trend in recent computer architecture design and is often used to improve the performance and power efficiency for computing applications by utilizing the special-purpose processors or accelerators, such as the Graphic Computing Unit (GPU), Field Programmable Gate Array (FPGA) and Digital Signal Processor (DSP). With the increase of complexity, the interaction among accelerators and processors could be deadfall if a race condition happens. However, the existing tools for such task are either too slow or hard to extend the race condition detection mechanism. Therefore, tools for application profiling with approximate timing model are important to the design of such heterogeneous systems in a timing manner.
   In this paper, we proposed a pluggable GPU interface on an existing timing approximate CPU simulator based on QEMU for analyzing the memory behavior of heterogeneous systems. Monitoring the memory behavior, the pluggable interface could be extended to any kinds of accelerators, such as GPU, DSP and FPGA, for race condition detection. Taking the GPU as an example, we integrated the detailed GPU simulator from Multi2Sim with the existing timing approximate CPU simulator, VPA, to showcase the efficiency of the proposed work. The experimental results showed that the emulation speed of the proposed framework could even reach 9 x faster than Multi2Sim in some cases. In addition, the race condition detection mechanism further indicates the problematic memory accesses to users.
C1 [Lai, Cheng-Kung] 1,Sec 4,Roosevelt Rd, Taipei, Taiwan.
   [Lai, Cheng-Kung; Yeh, Chih-Wei] Natl Taiwan Univ, Coll Comp Sci & Informat Engn, Taipei, Taiwan.
   [Tu, Chia-Heng; Hung, Shih-Hao] Natl Cheng Kung Univ, Coll Comp Sci & Informat Engn, Tainan, Taiwan.
C3 National Taiwan University; National Cheng Kung University
RP Yeh, CW (corresponding author), Natl Taiwan Univ, Coll Comp Sci & Informat Engn, Taipei, Taiwan.
EM r03922124@csie.ntu.edu.tw; f02922034@csie.ntu.edu.tw;
   chiaheng@mail.ncku.edu.tw; hungsh@csie.ntu.edu.tw
FU Ministry of Science and Technology of Taiwan [MOST 105-2622-8-002-002];
   MediaTek Inc., Hsin-chu, Taiwan
FX This work was financially supported by the Ministry of Science and
   Technology of Taiwan under grants MOST 105-2622-8-002-002, and sponsored
   by MediaTek Inc., Hsin-chu, Taiwan.
CR [Anonymous], P 6 WORKSH PAR DISTR
   [Anonymous], P 2014 INT C HARDW S
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Che S., 2010, IEEE INT S WORKL CHA, P1, DOI [DOI 10.1109/IISWC.2010.5650274, 10.1109/IISWC.2010.5650274]
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Cheng-Shiuan Peng, 2010, 2010 International Symposium on Next-Generation Electronics (ISNE 2010), P69, DOI 10.1109/ISNE.2010.5669196
   Edler J., 1998, DINERO 4 TRACE DRIVE
   Hung SH, 2012, ASIA S PACIF DES AUT, P395, DOI 10.1109/ASPDAC.2012.6164980
   Ma JL, 2015, J COMPUT SYST SCI, V81, P57, DOI 10.1016/j.jcss.2014.06.017
   Maiya P, 2014, ACM SIGPLAN NOTICES, V49, P316, DOI [10.1145/2666356.2594311, 10.1145/2594291.2594311]
   Mühlenfeld A, 2007, PROCEEDINGS OF THE 2007 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING PPOPP'07, P142
   O'Callahan R., 2003, SIGPLAN Notices, V38, P166, DOI 10.1145/966049.781528
   OpenWorks L., 2007, HELGRIND DATA RACE D
   Power J, 2015, IEEE COMPUT ARCHIT L, V14, P34, DOI 10.1109/LCA.2014.2299539
   Sanchez D., 2013, P 40 ANN INT S COMP, P475
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Shah M, 2012, INT SYM QUAL ELECT, P444, DOI 10.1109/ISQED.2012.6187531
   Tse-Chen Yeh, 2010, 2010 International Symposium on Next-Generation Electronics (ISNE 2010), P73, DOI 10.1109/ISNE.2010.5669197
   Ubal R, 2012, INT CONFER PARA, P335
   Wen-Chang Hsu, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P2255, DOI 10.1109/CIT.2010.389
   Whelan R, 2010, LECT NOTES COMPUT SC, V6307, P512, DOI 10.1007/978-3-642-15512-3_38
   Yeh TC, 2010, IEEE MEDITERR ELECT, P1033, DOI 10.1109/MELCON.2010.5475901
   Yourst MT, 2007, INT SYM PERFORM ANAL, P23
   Zakharenko V., 2012, FUSIONSIM CHARACTERI
NR 25
TC 9
Z9 11
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 83
EP 91
DI 10.1016/j.sysarc.2017.10.010
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700009
DA 2024-07-18
ER

PT J
AU Li, B
   Lin, Y
   Zhang, SM
AF Li, Bo
   Lin, Ying
   Zhang, Simin
TI Multi-Task Learning for Intrusion Detection on web logs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Intrusion detection; Multi-Task learning; Web logs; Gaussian Mixture
   Model (GMM)
ID ANOMALY DETECTION; ENSEMBLE
AB In this paper, we aim to detect malicious network activities based on the analysis of web logs. Despite recent advances, classifying all malicious activities into specific types as well as identifying novel attacks are still serious issues. Various kinds of attacks have different representations. In traditional approaches, detecting each kind of attack is usually considered as an independent task. However, it is observed that different types share some common features in URL, which can be formulated as a multi-task problem. Inspired by this observation, we propose a novel Multi-Task Learning Intrusion Detection (MTLID) approach to share these common features across all types, which improves the performance of classification. Moreover, in order to detect the false negatives introduced by multi-task classification, we adopt Gaussian Mixture Model (GMM) to build the profile of normal activities, and thereby novel attacks could be further identified. We obtain a real-world dataset of web logs from different websites to demonstrate the effectiveness of MTLID. Experiment results illustrate that our proposed approach outperforms existing methods in both detection rate and false alarm rate.
C1 [Li, Bo; Lin, Ying; Zhang, Simin] Beihang Univ, Sch Comp Sci & Engn, Beijing 100191, Peoples R China.
C3 Beihang University
RP Li, B (corresponding author), Beihang Univ, Sch Comp Sci & Engn, Beijing 100191, Peoples R China.
EM libo@act.buaa.edu.cn; linying@act.buaa.edu.cn; zhangsm14@act.buaa.edu.cn
RI Li, Bo/AAA-8968-2020; Li, bo/IWL-9318-2023
OI Li, Bo/0000-0002-7294-6888; 
FU China 863 program [2015AA01A202]; China National Science Foundation
   [61502017]; Guangxi Key Lab of Multi-source Information Mining Security
   [MIMS15-02]
FX The authors gratefully acknowledge the anonymous reviewers for their
   helpful suggestions and insightful comments to improve the quality of
   the paper. The work reported in this paper has been supported by China
   863 program (No. 2015AA01A202), China National Science Foundation (No.
   61502017), and Research Fund of Guangxi Key Lab of Multi-source
   Information Mining & Security (grant number MIMS15-02).
CR [Anonymous], EXP SYST APPL
   [Anonymous], 2014, J. Intell. Learn. Syst. Appl., DOI DOI 10.4236/JILSA.2014.61005
   [Anonymous], ENCY BIOMETRICS
   Barbara Daniel., 2001, P IEEE WORKSHOP INFO, P11
   Bhuyan MH, 2014, IEEE COMMUN SURV TUT, V16, P303, DOI 10.1109/SURV.2013.052213.00046
   Chai W, 2014, ENG APPL ARTIF INTEL, V28, P1, DOI 10.1016/j.engappai.2013.10.005
   Das S, 2014, ENG APPL ARTIF INTEL, V30, P189, DOI 10.1016/j.engappai.2013.12.014
   Este A, 2009, COMPUT NETW, V53, P2476, DOI 10.1016/j.comnet.2009.05.003
   Gai KK, 2021, IEEE T BIG DATA, V7, P678, DOI 10.1109/TBDATA.2017.2705807
   Gai KK, 2017, IEEE T SMART GRID, V8, P2431, DOI 10.1109/TSG.2017.2664043
   Gai KK, 2016, SECUR COMMUN NETW, V9, P3049, DOI 10.1002/sec.1224
   Giacinto G, 2008, INFORM FUSION, V9, P69, DOI 10.1016/j.inffus.2006.10.002
   Gowrison G, 2013, APPL SOFT COMPUT, V13, P921, DOI 10.1016/j.asoc.2012.09.017
   He R, 2012, PROC CVPR IEEE, P2504, DOI 10.1109/CVPR.2012.6247966
   Hu W, 2005, 2005 IEEE/WIC/ACM INTERNATIONAL CONFERENCE ON WEB INTELLIGENCE, PROCEEDINGS, P712
   Hu WM, 2008, IEEE T SYST MAN CY B, V38, P577, DOI 10.1109/TSMCB.2007.914695
   Hu WM, 2014, IEEE T CYBERNETICS, V44, P66, DOI 10.1109/TCYB.2013.2247592
   Khanna Rahul., 2006, INT WIRELESS COMMUNI, P349
   Khor KC, 2012, APPL INTELL, V36, P320, DOI 10.1007/s10489-010-0263-y
   Kruegel C, 2005, COMPUT NETW, V48, P717, DOI 10.1016/j.comnet.2005.01.009
   Kruegel Christopher., 2003, P 10 ACM C COMPUTER, P251
   Lazarevic A, 2003, SIAM PROC S, P25
   Li YB, 2016, ACM T MULTIM COMPUT, V12, DOI 10.1145/2978575
   Li YB, 2016, IEEE T COMPUT, V65, P1339, DOI 10.1109/TC.2015.2470247
   Liu GW, 2015, PROCEEDINGS OF THE TWENTY-FOURTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI), P2162
   Nikolova M, 2005, SIAM J SCI COMPUT, V27, P937, DOI 10.1137/030600862
   Parvin H, 2015, ENG APPL ARTIF INTEL, V37, P34, DOI 10.1016/j.engappai.2014.08.005
   Qiu MK, 2017, IEEE SYST J, V11, P813, DOI 10.1109/JSYST.2014.2345733
   Qiu MK, 2015, IEEE T COMPUT, V64, P3528, DOI 10.1109/TC.2015.2409857
   Rehman A, 2014, ARTIF INTELL REV, V42, P1029, DOI 10.1007/s10462-012-9372-9
   Robertson W., 2006, DISTR SYST SEC S
   Song XM, 2015, PROCEEDINGS OF THE TWENTY-FOURTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI), P2371
   Song Y., 2009, Network and Distributed System Security Symposium 2009: February 8-11, 2009, San Diego, California: Proceedings, P121
   Sun Q, 2015, KDD'15: PROCEEDINGS OF THE 21ST ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P2147, DOI 10.1145/2783258.2788575
   Threepak T, 2014, 2014 INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN 2014), P244, DOI 10.1109/ICOIN.2014.6799699
   Torrano-Gimenez C, 2015, SECUR COMMUN NETW, V8, P2750, DOI 10.1002/sec.603
   Wagner D, 2001, P IEEE S SECUR PRIV, P156, DOI 10.1109/SECPRI.2001.924296
   Wang W, 2014, KNOWL-BASED SYST, V70, P103, DOI 10.1016/j.knosys.2014.06.018
   Wang Y, 2005, COMPUT SECUR, V24, P662, DOI 10.1016/j.cose.2005.05.003
   Wu K, 2014, IEEE DATA MINING, P600, DOI 10.1109/ICDM.2014.45
   Xiao LY, 2014, 2014 38TH ANNUAL IEEE INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE WORKSHOPS (COMPSACW 2014), P128, DOI 10.1109/COMPSACW.2014.25
   Ye N, 2001, IEEE T SYST MAN CY A, V31, P266, DOI 10.1109/3468.935043
   Zhang JX, 2013, ADV MATER RES-SWITZ, V602-604, P405, DOI 10.4028/www.scientific.net/AMR.602-604.405
   Zhang J, 2008, IEEE T SYST MAN CY C, V38, P649, DOI 10.1109/TSMCC.2008.923876
   Zhang J, 2006, IEEE ICC, P2388
   Zhang J, 2015, IEEE ACM T NETWORK, V23, P1257, DOI 10.1109/TNET.2014.2320577
   Zhang J, 2013, IEEE T PARALL DISTR, V24, P104, DOI 10.1109/TPDS.2012.98
   Zhao L, 2015, KDD'15: PROCEEDINGS OF THE 21ST ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P1503, DOI 10.1145/2783258.2783377
NR 48
TC 10
Z9 10
U1 0
U2 31
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 92
EP 100
DI 10.1016/j.sysarc.2017.10.011
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700010
DA 2024-07-18
ER

PT J
AU Chatterjee, N
   Paul, S
   Mukherjee, P
   Chattopadhyay, S
AF Chatterjee, Navonil
   Paul, Suraj
   Mukherjee, Priyajit
   Chattopadhyay, Santanu
TI Deadline and energy aware dynamic task mapping and scheduling for
   Network-on-Chip based multi-core platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Dynamic mapping and scheduling; Communication energy;
   Deadline
ID TIME; ALLOCATION; ALGORITHMS; GRAPHS
AB Task allocation and scheduling is a challenging problem in Network-on-Chip (NoC) based multi-core systems. It affects the performance of the application in terms of energy consumption and timing. The complexity of the problem increases further for dynamic scenarios where new applications can arrive in the multi-core platform at any time instant. In real-time systems, validity of computation is dependent on both the correctness of the result and temporal constraint satisfactio'n. Although a significant amount of work has been done in this domain, existing algorithms either ignore task scheduling or assume an as-soon-as possible scheduling strategy when determining task allocation at design-time. In this paper, we propose an improved deadline and energy aware dynamic task mapping and scheduling algorithm for multi-core platform. A detailed evaluation of the performance of the proposed algorithin has been conducted for different types of applications. The simulation results show that the use of task slack time while allocating tasks to processing elements can produce on an average 28% reduction in communication energy, compared to communication-aware packing based nearest neighbour algorithm. For real-time dynamic scenarios, the proposed algorithm performs an intelligent resource allocation which fmproves the rate of deadline satisfaction for the applications. We have also augmented the proposed algorithm to incorporate task migration for further improvement in the quality of solution. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Chatterjee, Navonil; Paul, Suraj; Mukherjee, Priyajit; Chattopadhyay, Santanu] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Chatterjee, N (corresponding author), Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
EM navonil@iitkgp.ac.in; csuraj.ece@gmail.com; priyajit@iitkgp.ac.in;
   santanu@ece.iitkgp.ernet.in
RI MUKHERJEE, PRIYAJIT/HNR-5482-2023; Chatterjee, Navonil/T-7658-2019
OI MUKHERJEE, PRIYAJIT/0000-0001-9561-3683; Chatterjee,
   Navonil/0000-0002-8402-8195
CR Ali HIAA, 2013, IEEE INT CONF EMBED, P201, DOI 10.1109/RTCSA.2013.6732220
   Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], RES REV J ECOLOGY EN, DOI DOI 10.1145/2463209.2488734
   [Anonymous], 2007, WILEY SERIES PARALLE
   [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
   [Anonymous], 1990, COMPUT INTRACTABILIT
   [Anonymous], 17 IFIP INT C VER LA
   Arpaci-Dusseau R., 2015, OPERATING SYSTEMS 3
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bolanos F, 2013, J SYST ARCHITECT, V59, P429, DOI 10.1016/j.sysarc.2013.04.009
   Carvalho E, 2007, P IEEE RAP SYST PROT, P34
   Carvalho E, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P87, DOI 10.1109/SOCC.2009.5335672
   Catania V, 2015, IEEE INT CONF ASAP, P162, DOI 10.1109/ASAP.2015.7245728
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Chou CL, 2008, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.2008.4751856
   Carvalho ELD, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.106
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Dziurzanski P, 2016, 2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2016), P100, DOI 10.1109/ISORC.2016.23
   Ghosh P, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P80, DOI 10.1109/NOCS.2009.5071448
   He O, 2012, IEEE T VLSI SYST, V20, P1496, DOI 10.1109/TVLSI.2011.2159280
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Khajekarimi E, 2013, IRAN CONF ELECTR ENG
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   Liulin Zhong, 2011, Proceedings of the 2011 IEEE 9th International Conference on ASIC (ASICON 2011), P389, DOI 10.1109/ASICON.2011.6157203
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Mehran A, 2008, IEICE ELECTRON EXPR, V5, P464, DOI 10.1587/elex.5.464
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Ruaro M, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P341, DOI 10.1145/2902961.2903027
   Sahu PK, 2014, J SYST ARCHITECT, V60, P562, DOI 10.1016/j.sysarc.2014.04.004
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Sahu PK, 2011, IEEE COMP SOC ANN, P335, DOI 10.1109/ISVLSI.2011.21
   Singh AK, 2016, 2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2016), P190, DOI 10.1109/ISORC.2016.34
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Singh AK, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P133, DOI 10.1109/DSD.2009.145
   Yang PF, 2014, MATH PROBL ENG, V2014, DOI 10.1155/2014/202748
   ZHAO W, 1987, J SYST SOFTWARE, V7, P195, DOI 10.1016/0164-1212(87)90041-0
NR 40
TC 20
Z9 25
U1 1
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2017
VL 74
BP 61
EP 77
DI 10.1016/j.sysarc.2017.01.008
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8PN
UT WOS:000396952100005
DA 2024-07-18
ER

PT J
AU Ashjaei, M
   Behnam, M
   Almeida, L
   Nolte, T
AF Ashjaei, Mohammad
   Behnam, Moris
   Almeida, Luis
   Nolte, Thomas
TI MTU configuration for real-time switched Ethernet networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 17th IEEE International Conference on High Performance Computing and
   Communications (HPCC) / 12th IEEE International Conference on Embedded
   Software and Systems (ICESS)
CY AUG 24-26, 2015
CL New York, NY
SP IEEE
DE Switched Ethernet; HaRTES; Response time analysis; MTU; Optimization
AB In this paper, we show that in real-time switched Ethernet networks reducing the Maximum Transmission Unit (MTU) size may cause an increase or decrease in the response time of messages. This contradicting behavior arises an optimization problem for configuring the MTU size. We formulate the optimization problem in the context of the multi-hop HaRTES architecture, which is a hard real-time Ethernet protocol. As part of the solution, we propose a search-based algorithm to achieve optimum solutions. We modify the algorithm by presenting two techniques to reduce the search space. Then, we propose a heuristic algorithm with a pseudo-polynomial time complexity based on the search-based algorithm. We perform several experiments, and we show that the proposed heuristic results in an improvement regarding messages response times, compared with configuring the MTU to the maximum or minimum values. Moreover, we show in small network configurations that the heuristic performs as good as the search-based algorithm in many cases. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Ashjaei, Mohammad; Behnam, Moris; Almeida, Luis; Nolte, Thomas] Malardalen Univ, MRTC, POB 883, SE-72123 Vasteras, Sweden.
   [Almeida, Luis] Univ Porto, IT DEEC, Oporto, Portugal.
C3 Malardalen University; Universidade do Porto
RP Ashjaei, M (corresponding author), Malardalen Univ, MRTC, POB 883, SE-72123 Vasteras, Sweden.
EM mohammad.ashjaei@mdh.se
RI ; Almeida, Luis/K-2054-2014
OI Ashjaei, Mohammad/0000-0003-3469-1834; Almeida, Luis/0000-0002-9544-3028
CR [Anonymous], 301 EPSG
   Ashjaei M, 2014, PROCEEDINGS OF 2014 10TH IEEE WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2014)
   Ashjaei M, 2013, P 12 INT WORKSH REAL
   Behnam M., 2011, P 16 C EM TECHN FACT
   Bertogna M., 2011, P 23 EUR REAL TIM SY
   Bertogna M., 2011, P IEEE 32 REAL TIM S
   Bril R., 2007, P 19 EUR REAL TIM SY
   Chen J., 2006, P 6 INT C ITS TEL P
   Cho CS, 2005, IEEE T IND ELECTRON, V52, P1073, DOI 10.1109/TIE.2005.851648
   Chudasama S., 2014, P INT C ADV COMP COM
   Creedon E., 2009, P INT C NETW PAR COM
   Frantti T., 2010, P 2 INT C UB FUT NET
   Gomez-Molinero F., 2007, P INT 19 EUR REAL TI
   Jung L. T., 2011, P INT C EL CONTR COM
   Kantarjiev C.A., 1987, P ACM WORKSH FRONT C, P390, DOI [10.1145/55482.55524, DOI 10.1145/55482.55524]
   Kodikara C., 2005, IEE P COMMUN, V152
   Lee Y., 2013, P INT IEEE INT VEH S
   Lim H. T., 2011, P DES AUT C 48 ACM E
   Lin Y. J., 2007, P IEEE INT S POW LIN
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Marau R., 2006, P 6 IEEE INT WORKSH
   Marau R., 2010, P IEEE C EM TECHN FA
   Navet N, 2005, P IEEE, V93, P1204, DOI 10.1109/JPROC.2005.849725
   Sankarasubramaniam Y., 2003, P INT WORKSH SENS NE
   Santos R, 2011, P INT C EMB SOFTW
   Santos R., 2010, P 8 IEEE INT WORKSH
   Vuran M., 2008, P 27 C COMP COMM
   Xu C., 2012, 1 P IEEE INT C COMM
   Yaakob N., 2010, P 10 IEEE INT C INF
   Younis M., 2009, P MIL COMM C
NR 30
TC 2
Z9 2
U1 1
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2016
VL 70
SI SI
BP 15
EP 25
DI 10.1016/j.sysarc.2016.04.009
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EC3XS
UT WOS:000388061000003
DA 2024-07-18
ER

PT J
AU Mirsoleimani, SA
   Khunjush, F
   Karami, A
AF Mirsoleimani, S. Ali
   Khunjush, Farshad
   Karami, Ali
TI A two-tier design space exploration algorithm to construct GPU
   performance model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Statistical performance model; Plackett-Burman design; GPU; Design space
   exploration
AB Graphics Processing Units (GPUs) have a large and complex design space that needs to be explored in order to optimize the performance of future GPUs. Statistical techniques are useful tools to help computer architects to predict performance of complex processors. In this study, these methods are utilized to build a model which predicts the GPU performance efficiently. The design space of targeted Fermi GPU has more than 8 million points which cause exploring this huge design space a challenging process. In order to build an accurate model, we propose a two-tier algorithm in our algorithm which builds a multiple linear regression model from a small set of simulated data. In this algorithm the Plackett Burman design is used to find the key parameters of the GPU, and further simulations are guided by a fractional factorial design for the most important parameters. Our algorithm is able to construct a GPU performance predictor which can predict the performance of any point in the design space with an average prediction error between 1% and 5% for different benchmark applications. In addition, in comparison to other methods which need a large number of sampling points, the accuracy in our method is achieved by only sampling between 0.0003% and 0.0015% of the full design space. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Mirsoleimani, S. Ali; Khunjush, Farshad; Karami, Ali] Shiraz Univ, Sch Elect & Comp Engn, Shiraz, Iran.
   [Khunjush, Farshad] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
   [Mirsoleimani, S. Ali] Leiden Univ, NL-2333 CA Leiden, Netherlands.
C3 Shiraz University; Leiden University - Excl LUMC; Leiden University
RP Khunjush, F (corresponding author), Shiraz Univ, Sch Elect & Comp Engn, Shiraz, Iran.
EM s.a.mirsoleimani@liacs.leidenuniv.nl; khunjush@cse.shirazu.ac.ir;
   karami@cse.shirazu.ac.ir
RI Karami, Ali/O-2261-2017; Khunjush, farshad/X-1101-2018
OI Karami, Ali/0000-0001-9912-6217; Khunjush, farshad/0000-0002-3339-6051
FU School of Computer Science, Institute for Research in Fundamental
   Sciences (IPM) [CS 3/1392/34]
FX This work was supported in part by School of Computer Science, Institute
   for Research in Fundamental Sciences (IPM) under Grant No. CS 3/1392/34.
CR [Anonymous], 1946, Biometrika, DOI [10.2307/2332195, DOI 10.2307/2332195, 10.1093/biomet/33.4.305]
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Jia WH, 2013, INT CONFER PARA, P257, DOI 10.1109/PACT.2013.6618822
   Jooya A, 2013, LECT NOTES COMPUT SC, V7640, P518, DOI 10.1007/978-3-642-36949-0_60
   Joseph PJ, 2006, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA.2006.1598116
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Montgomery D.C., 2010, Applied Statistics and Probability for Engineers (Edicao: 6)
   Wenhao Jia, 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P2, DOI 10.1109/ISPASS.2012.6189201
   Wittenbrink CM, 2011, IEEE MICRO, V31, P50, DOI 10.1109/MM.2011.24
   Yi JJ, 2005, IEEE T COMPUT, V54, P1360, DOI 10.1109/TC.2005.184
NR 11
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 576
EP 583
DI 10.1016/j.sysarc.2015.07.006
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700007
DA 2024-07-18
ER

PT J
AU Tchamgoue, GM
   Seo, J
   Kim, KH
   Jun, YK
AF Tchamgoue, Guy Martin
   Seo, Junho
   Kim, Kyong Hoon
   Jun, Yong-Kee
TI Compositional power-aware real-time scheduling with discrete frequency
   levels
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Compositional real-time scheduling; Periodic resource model; Periodic
   task model; Power-aware scheduling; DVFS; Discrete frequencies
ID FRAMEWORK; ENERGY; TASKS
AB Power consumption remains a hot issue in all areas of computing ranging from embedded systems that rely on batteries to large scale data centers where reducing the power consumption of computing devices directly affects not only the management cost, but also contributes to a greener computing environment. The power-aware real-time scheduling problem has recently been addressed for a compositional framework with periodic task model under the assumption that a processor can continuously vary its operating frequency and voltage. However, in practice, this technique is only suboptimal and still produce the waste of computational resources. This paper introduces new frequency scaling schemes that statically determine optimal processor speeds at system, component, and task levels with the objective of minimizing the total energy consumption of the entire framework. Since real-world processors support only a finite set of operating frequencies, our algorithms also consider only discrete speed levels and guarantee still that each task meets its deadline. We implemented and evaluated the performance of a prototype framework that incorporates our algorithms on top of the RT-Xen hypervisor in order to provide power-aware compositional real-time scheduling framework to virtual machines. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Tchamgoue, Guy Martin; Seo, Junho; Kim, Kyong Hoon; Jun, Yong-Kee] Gyeongsang Natl Univ, Dept Informat, Jinju 660701, South Korea.
   [Tchamgoue, Guy Martin] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
C3 Gyeongsang National University; University of Waterloo
RP Kim, KH (corresponding author), Gyeongsang Natl Univ, Dept Informat, 501 Jinju Daero, Jinju 660701, South Korea.
EM guymt@ymail.com; joy2net@gnu.ac.kr; khkim@gnu.ac.kr; jun@gnu.ac.kr
RI Kim, Sun/GSN-4867-2022
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Science, ICT & Future Planning
   [NRF-2015R1A1A1A05001369]; BK21+ program by the Ministry of Education
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Science, ICT & Future Planning (No. NRF-2015R1A1A1A05001369) and
   BK21+ program by the Ministry of Education.
CR Asberg M., 2013, P 21 INT C REAL TIM, P77
   Åsberg M, 2013, IEEE REAL TIME, P129, DOI 10.1109/RTAS.2013.6531086
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Aydin H, 2001, EUROMICRO, P225, DOI 10.1109/EMRTS.2001.934038
   Burmyakov A, 2014, REAL-TIME SYST, V50, P342, DOI 10.1007/s11241-013-9199-8
   Buyya R., 2010, EPRINT ARXIV, P6
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   Cerqueira F, 2014, IEEE REAL TIME, P263, DOI 10.1109/RTAS.2014.6926008
   Chen JJ, 2007, IEEE IC CAD, P289, DOI 10.1109/ICCAD.2007.4397279
   Chen SJ, 2011, IEEE REAL TIME, P81, DOI 10.1109/RTAS.2011.16
   Devadas V, 2012, IEEE T COMPUT, V61, P31, DOI 10.1109/TC.2010.248
   Easwaran A, 2009, IEEE INT CONF EMBED, P371, DOI 10.1109/RTCSA.2009.46
   Gruian F, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P46, DOI 10.1109/LPE.2001.945370
   Guan N, 2008, REAL TIM SYST SYMP P, P137, DOI 10.1109/RTSS.2008.17
   Jejurikar R, 2006, IEEE T COMPUT, V55, P1588, DOI 10.1109/TC.2006.204
   Marinoni M, 2007, IEEE T IND INFORM, V3, P51, DOI 10.1109/TII.2006.890494
   Martello S, 2000, EUR J OPER RES, V123, P325, DOI 10.1016/S0377-2217(99)00260-X
   Mei J, 2013, MICROPROCESS MICROSY, V37, P99, DOI 10.1016/j.micpro.2012.11.002
   Mejia-Alvarez Pedro., 2004, ACM Transactions in Embedded Computing Systems, V3, P284
   Phan LTX, 2013, IEEE REAL TIME, P237, DOI 10.1109/RTAS.2013.6531096
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   RT-Xen, 2011, RT XEN REAL TIM VIRT
   Shieh WY, 2013, J PARALLEL DISTR COM, V73, P1225, DOI 10.1016/j.jpdc.2013.05.003
   Shin I, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347383
   Shin I, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P181, DOI 10.1109/ECRTS.2008.28
   Singh A.K., 2013, P 50 ANN DES AUT C D
   Sisu Xi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P39
   Tchamgoue GM, 2013, J SYST SOFTWARE, V86, P1712, DOI 10.1016/j.jss.2013.02.052
   Tchamgoue GM, 2012, IEEE INT C COMPUT, P540, DOI 10.1109/ICCSE.2012.80
   Wang WX, 2012, SUSTAIN COMPUT-INFOR, V2, P128, DOI 10.1016/j.suscom.2012.04.001
   Xu M, 2013, REAL TIM SYST SYMP P, P1, DOI 10.1109/RTSS.2013.9
   Yun H, 2011, REAL-TIME SYST, V47, P489, DOI 10.1007/s11241-011-9125-x
   Zhong XL, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347381
   Zitterell T, 2010, DES AUT CON, P42
NR 34
TC 2
Z9 2
U1 1
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2015
VL 61
IS 7
BP 269
EP 281
DI 10.1016/j.sysarc.2015.05.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CO3CA
UT WOS:000359033000001
DA 2024-07-18
ER

PT J
AU Gran, R
   Segarra, J
   Pedro-Zapater, A
   Aparicio, LC
   Viñals, V
   Rodríguez, C
AF Gran, R.
   Segarra, J.
   Pedro-Zapater, A.
   Aparicio, L. C.
   Vinals, V.
   Rodriguez, C.
TI A predictable hardware to exploit temporal reuse in real-time and
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WCET; Data cache; Tiling; Real-time
ID INSTRUCTION CACHE; WCET; ALLOCATION
AB In this paper we propose a new hardware data cache (FAFB, fully-associative FIFO tagged buffers) to complement the data cache in processors. It provides predictability when exploiting temporal reuse in array data structures, i.e. it allows an accurate WCET analysis, which is required in real-time systems. With our hardware proposal, compiler transformations that exploit such reuse (essentially tiling) can be safely applied. Moreover, our proposal has other features of particular interest to embedded systems, where a set of well-tuned applications run in a hardware platform which may be constrained in size, complexity and energy consumption. In order to test the most uncommon features of the FAFBs (predictability and effectiveness with a small size), we perform a worst-case analysis on several kernel algorithms for embedded and real-time computing, showing the interaction between tiling and our hardware architecture. Our results show that the number of data cache misses is reduced between 1.3 and 19 times on such algorithms. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Gran, R.; Segarra, J.; Pedro-Zapater, A.; Aparicio, L. C.; Vinals, V.] Univ Zaragoza, Dept Informat & Ingn Sistemas, E-50009 Zaragoza, Spain.
   [Gran, R.; Segarra, J.; Aparicio, L. C.; Vinals, V.] Univ Zaragoza, I3A, E-50009 Zaragoza, Spain.
   [Rodriguez, C.] Univ Basque Country, Dept Arquitectura & Tecnol Comp, E-48080 Bilbao, Spain.
C3 University of Zaragoza; University of Zaragoza; University of Basque
   Country
RP Segarra, J (corresponding author), Univ Zaragoza, I3A, E-50009 Zaragoza, Spain.
EM rgran@unizar.es; jsegarra@unizar.es; albapz@unizar.es;
   luisapa@unizar.es; victor@unizar.es; acprolac@ehu.es
RI Gran, Rubén/F-5669-2016; Segarra, Juan/HKN-2150-2023; Vinals Yufera,
   Victor/F-6451-2016
OI Gran Tejero, Ruben/0000-0002-4031-5651; Segarra,
   Juan/0000-0003-1550-735X; Vinals Yufera, Victor/0000-0002-5976-1352
FU Spanish Gov [TIN2013-46957-C2-1-P, Consolider NoE TIN2014-52608-REDC];
   Aragon Gov [gaZ: T48 research group]; European ESF [gaZ: T48 research
   group]
FX This work was supported in part by grants TIN2013-46957-C2-1-P and
   Consolider NoE TIN2014-52608-REDC (Spanish Gov.), and gaZ: T48 research
   group (Aragon Gov. and European ESF).
CR Ahmed Nawaaz., 2000, Supercomputing, ACM/IEEE 2000 Conference, P31
   Aparicio LC, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P393, DOI 10.1109/RTCSA.2008.10
   Aparicio LC, 2011, J SYST ARCHITECT, V57, P695, DOI 10.1016/j.sysarc.2010.08.008
   Aparicio LC, 2010, IEEE INT CONF EMBED, P319, DOI 10.1109/RTCSA.2010.8
   Bensaali F, 2005, IEE P-CIRC DEV SYST, V152, P236, DOI 10.1049/ip-cds:20040838
   Bondhugula U, 2008, ACM SIGPLAN NOTICES, V43, P101, DOI 10.1145/1379022.1375595
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Cong J, 2011, DES AUT CON, P960
   Deverge JF, 2007, EUROMICRO, P179, DOI 10.1109/ECRTS.2007.37
   Gonzalez-Alberquilla R, 2010, J SYST ARCHITECT, V56, P685, DOI 10.1016/j.sysarc.2010.10.002
   Gustafsson Jan., 2010, WCET2010, P137
   Hartono A., 2009, OSUCISRC209TR04 COMP
   Khan F., 2008, 2 INT C EL ENG ICEE, P1
   LAM MS, 1991, SIGPLAN NOTICES, V26, P63, DOI 10.1145/106973.106981
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   Ma L, 2011, IEEE T SIGNAL PROCES, V59, P1858, DOI 10.1109/TSP.2011.2105485
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Ramaprasad H, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P148
   Reutemann R.D., 2008, THESIS U YORK
   Rupp A, 2011, INTEGRATION, V44, P290, DOI 10.1016/j.vlsi.2010.09.001
   Segarra J, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2677093
   Sen Rathijit., 2007, Proceedings of the 7th ACM IEEE international conference on Embedded software, P203
   Seoul National University Real-Time Research Group, 2008, SNU RT BENCHM SUIT W
   Song Y.-H., 2000, Languages and Compilers for Parallel Computing. 12th International Workshop, LCPC'99. Proceedings (Lecture Notes in Computer Science Vol.1863), P185
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Suhendra V, 2005, REAL TIM SYST SYMP P, P223
   Targhi E.H.A.T., 2006, COMPUTER VISION
   Uh GR, 1999, ACM SIGPLAN NOTICES, V34, P10, DOI 10.1145/315253.314419
   Vera X, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P154, DOI 10.1109/REAL.2003.1253263
   White RT, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P192, DOI 10.1109/RTTAS.1997.601358
   WOLF ME, 1991, SIGPLAN NOTICES, V26, P30
   WOLFE M, 1989, PROCEEDINGS : SUPERCOMPUTING 89, P655, DOI 10.1145/76263.76337
NR 32
TC 3
Z9 3
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2015
VL 61
IS 5-6
BP 227
EP 238
DI 10.1016/j.sysarc.2015.05.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CM0DD
UT WOS:000357347700003
DA 2024-07-18
ER

PT J
AU Zompakis, N
   Bartzas, A
   Soudris, D
AF Zompakis, Nikolaos
   Bartzas, Alexandros
   Soudris, Dimitrios
TI Using Chaos Theory based workload analysis to perform Dynamic Frequency
   Scaling on MPSoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Workload; Analysis; Chaos; Systematic; DFS; NoC; Power
AB Embedded systems sometimes experience transient overloads due to workload bursts. Such systems have to be designed to take timely reactions at the occurrences of unexpected situations. The development of smart techniques that focus the available computing power on these urgent events and at the same time, slow down the processing frequency during inactive periods could be the key for preserving energy. In the context of this study, we present a Dynamic Frequency Scaling technique based on the workload trend of a dynamic wireless application. The system can adjust the operation frequency by analyzing the worldoad fluctuations without degrading the final performance or violating any deadlines. In this direction, we employ an abstract model of workload analysis that combines mathematical tools from the Chaos Theory field, allowing the dynamic handling of data streams with complex behavior. To evaluate the efficiency of the proposed approach we applied it using a real application workload on a cycle-accurate Network-on-Chip simulation framework. The simulation results showed that the proposed technique could achieve remarkable improvements at the final power consumption, between 17.5% and 37.8%, depending on the system constraints. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Zompakis, Nikolaos; Bartzas, Alexandros; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-10682 Athens, Greece.
C3 National Technical University of Athens
RP Zompakis, N (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-10682 Athens, Greece.
RI Soudris, Dimitrios/I-5252-2014; Soudris, Dimitrios/O-8843-2019
OI Soudris, Dimitrios/0000-0002-6930-6847; Zompakis,
   Nikolaos/0000-0003-0904-3237
CR Aguirre J, 2009, REV MOD PHYS, V81, P333, DOI 10.1103/RevModPhys.81.333
   Bang SY, 2009, IEEE T COMPUT AID D, V28, P1334, DOI 10.1109/TCAD.2009.2024706
   Bartzas Alexandros, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P434
   Berg Pierre., 1986, Order within chaos: Towards a deterministic approach to turbulence
   Cheng AMK, 2008, J SIGNAL PROCESS SYS, V52, P45, DOI 10.1007/s11265-007-0098-x
   Choudhury MAAS, 2008, ADV IND CONTROL, P93
   Crilly A.J., 1991, FRACTALS CHAOS
   Feitelson D, 2012, WORKLOAD MODELING CO
   Ferrari D., 1984, Performance Evaluation Review, V12, P8, DOI 10.1145/1031382.809309
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   Golda A, 2007, MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems:, P381
   Guang-Liang Li, 1995, Proceedings. International Computer Performance and Dependability Symposium (Cat. No.95TH8034), P256, DOI 10.1109/IPDS.1995.395826
   Haring G., 1995, MASCOTS '95. Proceedings of the Third International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (Cat. No.95TH8028), P8, DOI 10.1109/MASCOT.1995.378717
   Henderson T., 2004, P MOBICOM
   Jantsch A., 2006, P ACSD IEEE COMP SOC, V6, P165
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Le Sueur Etienne, 2010, Proceedings of the 2010 international conference on Power aware computing and systems, HotPower'10, P1, DOI DOI 10.5555/1924920.1924921
   Liang G, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P649
   Millberg M, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P693, DOI 10.1109/ICVD.2004.1261005
   Mineo A, 2013, 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), P113, DOI 10.1109/SAMOS.2013.6621113
   Minh TN, 2009, LECT NOTES COMPUT SC, V5798, P101, DOI 10.1007/978-3-642-04633-9_6
   Murali S, 2009, LECT NOTES ELECTR EN, V34, P1, DOI 10.1007/978-1-4020-9757-7
   Nicolis G., 1989, Exploring complexity: An introduction
   Pavlos GP, 2004, PLANET SPACE SCI, V52, P513, DOI 10.1016/j.pss.2003.06.009
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Postel J., 1981, Rfc0793: Transmission control protocol
   Pullini A, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P273
   Rajan D, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P251, DOI 10.1109/RTCSA.2006.64
   Seong YR, 2005, LECT NOTES COMPUT SC, V3768, P94, DOI 10.1007/11582267_9
   Sgroi M, 2001, DES AUT CON, P667, DOI 10.1109/DAC.2001.935591
   Song BY, 2005, LECT NOTES COMPUT SC, V3277, P47
   Steenhof F., 2006, P DESIGN AUTOMATION, V2, P1
   Takens F, 1981, Lecture Notes in Mathematics, V898, P366, DOI [10.1007/BFb0091924, DOI 10.1007/BFB0091924]
   Tan Y, 2006, ASIA S PACIF DES AUT, P911
   Theiler J., 1992, USING SURROGATE DATA
   Wall M.E., 2004, PRACTICAL APPROACH M, P91
   Wang CF, 2011, EUROMICRO WORKSHOP P, P409, DOI 10.1109/PDP.2011.37
   Wang GD, 2000, PHYS PLASMAS, V7, P1181, DOI 10.1063/1.873927
   Weissel A., 2002, P 2002 INT C COMPILE, P238
   WOLF A, 1985, PHYSICA D, V16, P285, DOI 10.1016/0167-2789(85)90011-9
   Yang CX, 2012, NONLINEAR DYNAM, V69, P1493, DOI 10.1007/s11071-012-0364-8
NR 41
TC 2
Z9 2
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2015
VL 61
IS 1
BP 28
EP 39
DI 10.1016/j.sysarc.2014.10.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AZ8SX
UT WOS:000348485900003
DA 2024-07-18
ER

PT J
AU He, DP
   Mujica, G
   Liang, GX
   Portilla, J
   Riesgo, T
AF He, Danping
   Mujica, Gabriel
   Liang, Guixuan
   Portilla, Jorge
   Riesgo, Teresa
TI Radio propagation modeling and real test of ZigBee based indoor wireless
   sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3D ray tracing; Indoor environment reconstruction; Modeling; WSN
   measurement; ZigBee propagation
AB The deployment of nodes in Wireless Sensor Networks (WSNs) arises as one of the biggest challenges of this field, which involves in distributing a large number of embedded systems to fulfill a specific application. The connectivity of WSNs is one of the main issues to assure the efficiency of the system implementation and the quality of the service of the deployment, which is difficult to estimate due to the diversity and irregularity of the applied environment and it affects the WSN designers' decision on deploying sensor nodes. Therefore, in this paper, a new method is proposed to enhance the efficiency and accuracy on ZigBee propagation modeling and simulation in indoor environments. The method consists of two steps: automatic 3D indoor reconstruction and 3D ray-tracing based radio simulation. The automatic 3D indoor reconstruction employs unattended image classification algorithm and image vectorization algorithm to accurately build the environment database, which also significantly reduces time and efforts spent on non-radio propagation issues. The 3D ray tracing is developed by using a kd-tree space division algorithm and a modified polar sweep algorithm, which accelerates the searching of rays over the entire space. A ZigBee signal propagation model is proposed for the ray-tracing engine by considering both the materials of obstacles and the impact of positions along the ray path of the radio. Three different WSN deployments are realized in the indoor environment of an office and the simulation results are verified to be accurate. Experimental results also indicate that the proposed method is efficient in the pre-simulation strategy and the 3D ray searching scheme, and it is robust for different indoor environments. (C) 2014 Elsevier B.V. All rights reserved.
C1 [He, Danping; Mujica, Gabriel; Liang, Guixuan; Portilla, Jorge; Riesgo, Teresa] Univ Politecn Madrid, Ctr Elect Ind, E-28006 Madrid, Spain.
C3 Universidad Politecnica de Madrid
RP He, DP (corresponding author), Univ Politecn Madrid, Ctr Elect Ind, Jose Gutierrez Abascal 2, E-28006 Madrid, Spain.
EM danping.he@upm.es
OI He, Danping/0000-0002-0917-5013; MUJICA ROJAS, GABRIEL
   NOE/0000-0002-2964-2846
FU ARTEMIS JU; Spanish Ministry of Industry and Commerce for WSN DPCM
   project [ART-010000-2011-1]
FX The authors would like to acknowledge the support of ARTEMIS JU and
   Spanish Ministry of Industry and Commerce for WSN DPCM project under
   grant ART-010000-2011-1.
CR [Anonymous], 2004, THESIS SAARLAND U
   [Anonymous], 2010, P INFOCOM IEEE C COM
   Bikker J., 2012, THESIS NHTV U
   Chrysikos T., 2011, Wireless Telecommunications Symposium (WTS), 2011, P1, DOI DOI 10.1109/WTS.2011.5960879
   COST231, 1999, COST231 COMM EUR COM
   Coughlan J. M., 1999, P IEEE INT C COMPUTE, DOI DOI 10.1109/ICCV.1999.790349
   Danping He, 2012, Proceedings of the 2012 6th European Conference on Antennas and Propagation (EuCAP), P1445, DOI 10.1109/EuCAP.2012.6206457
   Harris C., 1988, ALVEY VISION C, P147151
   HAVRAN V, 2000, THESIS CZECH TU PRAG
   Kamarudin L. M., 2010, Proceedings of the 2010 Second International Conference on Network Applications Protocols and Services (NETAPPS 2010), P78, DOI 10.1109/NETAPPS.2010.21
   Kenyeres J., 2010, 2010 33rd International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO), P863
   Korkalainen M, 2008, 2010 FOURTH INTERNATIONAL CONFERENCE ON SENSOR TECHNOLOGIES AND APPLICATIONS (SENSORCOMM), P342, DOI 10.1109/SENSORCOMM.2010.58
   Lansing E., FLOOR PLAN E LANSING
   McNamara D. A., 1990, Introduction to the Uniform Geometrical Theory of Diffraction
   Pellegrini R.M., 2011, WIR COMM VEH TECHN I, P1
   Portilla J, 2006, J UNIVERS COMPUT SCI, V12, P328
   Rautiainen  T., 2007, P IEEE 18 INT S PERS, P1, DOI [10.1109/PIMRC.2007.4394431, DOI 10.1109/PIMRC.2007.4394431]
   Zhihua Lai, 2012, Proceedings of the 2012 6th European Conference on Antennas and Propagation (EuCAP), P2396, DOI 10.1109/EuCAP.2012.6205808
NR 18
TC 1
Z9 1
U1 0
U2 33
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2014
VL 60
IS 9
BP 711
EP 725
DI 10.1016/j.sysarc.2014.08.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AS7MD
UT WOS:000344439200001
DA 2024-07-18
ER

PT J
AU Panunzio, M
   Vardanega, T
AF Panunzio, Marco
   Vardanega, Tullio
TI An architectural approach with separation of concerns to address
   extra-functional requirements in the development of embedded real-time
   software systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded real-time systems; Extra-functional properties; Software
   architecture; Component-based software engineering; Separation of
   concerns
ID MODEL
AB A large proportion of the requirements on embedded real-time systems stems from the extra-functional dimensions of time and space determinism, dependability, safety and security, and it is addressed at the software level. The adoption of a sound software architecture provides crucial aid in conveniently apportioning the relevant development concerns. This paper takes a software-centered interpretation of the ISO 42010 notion of architecture, enhancing it with a component model that attributes separate concerns to distinct design views. The component boundary becomes the border between functional and extrafunctional concerns. The latter are treated as decorations placed on the outside of components, satisfied by implementation artifacts separate from and composable with the implementation of the component internals. The approach was evaluated by industrial users from several domains, with remarkably positive results. (C) 2014 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY-NC-ND license.
C1 [Panunzio, Marco; Vardanega, Tullio] Univ Padua, Dept Math, I-35121 Padua, Italy.
C3 University of Padua
RP Panunzio, M (corresponding author), Univ Padua, Dept Math, Via Trieste 63, I-35121 Padua, Italy.
EM panunzio@math.unipd.it; tullio.vardanega@math.unipd.it
RI Vardanega, Tullio/P-1739-2015
OI Vardanega, Tullio/0000-0002-0089-0889
FU Networking/Partnering Initiative of the European Space Agency; CHESS
   project under ARTEMIS JU grant [216682]
FX This work was supported by the Networking/Partnering Initiative of the
   European Space Agency and by the CHESS project under ARTEMIS JU grant
   No. 216682.
CR Aeronautical Radio, 2003, 6531 ARINC
   [Anonymous], 2011, 420102011 ISOIEC
   [Anonymous], 2004, The rational unified process: an introduction
   Balasubramanian K, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P190
   Balasubramanian K, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P123, DOI 10.1109/RTAS.2008.36
   BORDIN M, 2008, P 20 EUR C REAL TIM, P135
   Bordin M, 2007, LECT NOTES COMPUT SC, V4498, P114
   BURNS A, 2003, YCS2003348 U YORK
   CHAUDRON M, 2008, SOFTWARE ENG PRINCIP, pCH18
   Ciccozzi F., 2011, 2011 6th IEEE International Symposium on Industrial Embedded Systems (SIES), P63, DOI 10.1109/SIES.2011.5953681
   Crnkovic I, 2005, LECT NOTES COMPUT SC, V3549, P257
   Dijkstra E.W., 1982, EWD 447: On the role of scientific thought. Selected Writings on Computing: A Personal Perspective, P60, DOI DOI 10.1007/978-1-4612-5695-3
   Douglass G., 1992, REAL-TIME SYST, V4, P37
   *ECSS, 2003, ECSSE7041A
   Goodenough J. B., 1988, Ada Letters, V8, P20
   Kiczales G, 1997, LECT NOTES COMPUT SC, V1241, P220, DOI 10.1007/BFb0053381
   Kopetz H, 2003, ISORC 2003: SIXTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P51
   Mehta N. R., 2000, Proceedings of the 2000 International Conference on Software Engineering. ICSE 2000 the New Millennium, P178, DOI 10.1109/ICSE.2000.870409
   Mezzetti E, 2010, LECT NOTES COMPUT SC, V6106, P153, DOI 10.1007/978-3-642-13550-7_11
   Montecchi L., 2011, 2011 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, P254, DOI 10.1109/ISORCW.2011.32
   Montecchi L, 2011, 2011 16TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS), P157, DOI 10.1109/ICECCS.2011.23
   Object Management Group, SYSML SPEC VERS 1 3
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Panunzio Marco, 2012, Reliable Software Technologies - Ada-Europe 2012. Proceedings 17th Ada-Europe International Conference on Reliable Software Technologies, P1, DOI 10.1007/978-3-642-30598-6_1
   Panunzio M., 2011, THESIS U BOLOGNA ITA
   Panunzio M, 2010, EUROMICRO CONF PROC, P57, DOI 10.1109/SEAA.2010.39
   Panunzio M, 2009, IEEE INT CONF EMBED, P79, DOI 10.1109/RTCSA.2009.15
   Schmidt DC, 2006, COMPUTER, V39, P25, DOI 10.1109/MC.2006.58
   Sifakis J, 2005, SEFM 2005: THIRD IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, PROCEEDINGS, P293
   Software Engineering Institute, DEF SOFTW ARCH MOD C
   Spitznagel B, 2001, WORKING IEEE/IFIP CONFERENCE ON SOFTWARE ARCHITECTURE, PROCEEDINGS, P148, DOI 10.1109/WICSA.2001.948424
   Szyperski C., 2002, Component Software: Beyond Object-Oriented Programming
   van Ommering R, 2002, ICSE 2002: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P255, DOI 10.1109/ICSE.2002.1007973
   Vardanega T, 2002, SOFTWARE PRACT EXPER, V32, P233, DOI 10.1002/spe.436
   VARDANEGA T, 1999, STR260 ESA
   Vardanega T, 2009, PROCEEDINGS OF THE 12TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, P125, DOI 10.1109/ISORC.2009.19
NR 36
TC 10
Z9 15
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2014
VL 60
IS 9
BP 770
EP 781
DI 10.1016/j.sysarc.2014.06.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AS7MD
UT WOS:000344439200005
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Lim, SH
   Jeong, YS
AF Lim, Seung-Ho
   Jeong, Young-Sik
TI Journaling deduplication with invalidation scheme for flash
   storage-based smart systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Filesystem; Journaling; FTL; Invalidation; Smart system
ID TRANSLATION LAYER; FILE SYSTEM; MEMORY
AB Transaction support for filesystems has become a common feature in modern operating systems where data atomicity is achieved by writing transactions to the log region in advance. The logging mechanism is appropriate for flash storage devices due to the inherent nature of flash memory. However, the logging schemes inherently create multiple copies of data, leading to a decrease in the bandwidth of storage systems. In this paper, we present a simple and efficient invalidation scheme for multiple copies of data in a common journaling module. We identify two types of duplications, one in which there is an explicit duplication of the journal region and original region with the same data, and the other in which there is an implicit duplication of transaction commit operations. The invalidation of duplicated data reduces internal write and erase operations and garbage collection, overhead for flash devices, which would otherwise increases external I/O bandwidth. Experimental results show that the overall performance improves roughly from 5% to 35% with the invalidation scheme for journal transactions. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Lim, Seung-Ho] Hankuk Univ Foreign Studies, Dept Digital Informat Engn, Seoul, South Korea.
   [Jeong, Young-Sik] Dongguk Univ, Dept Multimedia Engn, Seoul, South Korea.
C3 Hankuk University Foreign Studies; Dongguk University
RP Jeong, YS (corresponding author), Dongguk Univ, Dept Multimedia Engn, Seoul, South Korea.
EM slim@hufs.ac.kr; ysjeong@dongguk.edu
FU Hankuk University of Foreign Studies
FX This work was supported by Hankuk University of Foreign Studies Research
   Fund of 2014.
CR *AL ON LTD, EMB DEB YAFFS NAND F
   [Anonymous], 1997, TR3022 NETW APPL INC
   Avantika Mathur M.C., 2007, P LIN S, P21
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Best S, 2003, LINUX J
   Gupta A., 2009, P 14 INT C ARCH SUPP
   Hyun Jin Choi S.-H.L., 2009, ACM T STORAGE, V4, P1
   Intel Corporation, UND FLASH TRANSL LAY
   JEDEC, 45 JEDEC MMC
   Kang J., 2006, P 6 ACM IEEE INT C E
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee E., 2012, P 28 IEEE MASS STOR
   Lee SW, 2006, LECT NOTES COMPUT SC, V4097, P879
   Lim SH, 2011, COMPUT ELECTR ENG, V37, P1122, DOI 10.1016/j.compeleceng.2011.06.007
   Lim SH, 2006, IEEE T COMPUT, V55, P906, DOI 10.1109/TC.2006.96
   Ma D, 2011, P ACM SIGMOD
   MOHAN C, 1992, ACM T DATABASE SYST, V17, P94, DOI 10.1145/128765.128770
   Park SH, 2006, J INF PROCESS SYST, V2, P147
   Reiser H, 2007, REISERFS
   Samsung electronics co, 2009, K9XXG08XXM FLASH MEM
   Shim H, 2010, DES AUTOM EMBED SYST, V14, P415, DOI 10.1007/s10617-010-9066-y
   Shu F., 2007, T13 TECHNICAL COMMIT
   Sweeney A., 1996, USENIX ANN TECHN C
   Tandon R., 2012, RECOVERY PROTOCOLS F
   Vijayan Prabhakaran T.L.R., 2008, P 8 USENIX C OP SYST, P147
   Woodhouse D., 2001, OTT LIN S
NR 26
TC 5
Z9 5
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2014
VL 60
IS 8
BP 684
EP 692
DI 10.1016/j.sysarc.2014.04.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR5LT
UT WOS:000343626900007
DA 2024-07-18
ER

PT J
AU Ma, RH
   Ye, W
   Liang, AL
   Guan, HB
   Li, J
AF Ma, Ruhui
   Ye, Wei
   Liang, Alei
   Guan, Haibing
   Li, Jian
TI Cache isolation for virtualization of mixed general-purpose and
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cache; Soft real-time; Hypervisor; Multi-core
ID PERFORMANCE
AB Shared cache has been widely used to lessen the communication overhead between multi-core processors and off-chip main memories. In a virtualization execution environment, real-time tasks supported by real-time operating systems (RTOS) need to share the last level cache with other general purpose tasks (supported by general purpose operating systems (GPOS) or execute on bare metal). Since current hypervisors are not aware of the attributes of tasks in the virtual machines, real-time tasks cannot be adequately supported by the hypervisor. Therefore, real-time task will suffer from many cache misses, and the response of a virtual machine may be poor due to cache pollution, especially if real-time tasks compete for cache resources with heavy general-purpose tasks. To address this issue, we propose two cache optimization management policies. One is cache partitioning (CAP) - which isolates the cache statically for real-time tasks and general-purpose tasks using page coloring. Hence the predictability of cache usage is greatly increased. CAP reduces both cache pollution, and the amount of cache space that real-time tasks use, even if other cache is not used by general purpose tasks. We also study allocating different proportions of the cache for real-time tasks and find that, a proper cache ratio is optimal to guarantee response time. Due to this, another dynamic cache optimization policy is proposed, called page table prefetching (PTP). PTP employs a daemon-like thread to maintain the cache, so as to make the contents used by real-time tasks be in cache. PIP is implemented by utilizing a dedicated core assigned to general-purpose tasks to do prefectching of a page table into shared physical cache for a soft real-time task. As the page table is referenced frequently by tasks, PTP gives a considerable advantage because fewer TLB misses occur. The results from the Cyclitest and CPUspec2006 benchmarks show that both CAP and PTP can provide better response for real-time tasks. CAP has benefits due to its simplicity, but PTP has advantages in flexibility and high cache utilization due to its dynamic cached maintenance. In addition, the experimental results show that PTP improves real-time performance more but sacrifices some GP performance. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Ma, Ruhui; Ye, Wei; Liang, Alei; Guan, Haibing; Li, Jian] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai Key Lab Scalable Comp & Syst, Shanghai 200240, Peoples R China.
   [Ye, Wei; Liang, Alei; Li, Jian] Shanghai Jiao Tong Univ, Sch Software, Shanghai 200240, Peoples R China.
   [Ma, Ruhui; Guan, Haibing] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200240, Peoples R China.
C3 Shanghai Jiao Tong University; Shanghai Jiao Tong University; Shanghai
   Jiao Tong University
RP Li, J (corresponding author), Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai Key Lab Scalable Comp & Syst, Shanghai 200240, Peoples R China.
EM ruhuima@sjtu.edu.cn; weiye@sjtu.edu.cn; liangalei@sjtu.edu.cn;
   hbguan@sjtu.edu.cn; li-jian@sjtu.edu.cn
RI guan, haibing/G-8142-2011
OI guan, haibing/0000-0002-4714-7400
FU National Natural Science Foundation of China [61272100, 61202374]; 863
   Program of China [2012AA010905]; 973 Program of China [2012CB723401];
   International Cooperation Program of Shanghai (STCSM) [12510706100];
   China Postdoctoral Science Foundation [2012M511096]; SRF for ROCS, SEM
FX This work was supported by The National Natural Science Foundation of
   China (Nos. 61272100, 61202374), 863 Program of China (No.
   2012AA010905), 973 Program of China (No. 2012CB723401), International
   Cooperation Program of Shanghai (STCSM No.12510706100), China
   Postdoctoral Science Foundation (No. 2012M511096), and the
   Project-sponsored by SRF for ROCS, SEM.
CR [Anonymous], 2007, P 2007 OTT LIN S OLS
   Barham B., 2003, P 2003 S OP SYST PRI
   Bhattacharjee A., 2010, ASPLOS 2010
   Bui BD, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P101, DOI 10.1109/RTCSA.2008.42
   Chang J., 2007, P ICS 07
   Ding X, 2011, P 16 ACM SIGPLAN ANN
   Jin X., 2009, IEEE INT S PAR DISTR
   Koolwal Kushal, 2009, RTLWS11
   Lee M, 2010, ACM SIGPLAN NOTICES, V45, P97
   Lin J, 2008, INT S HIGH PERF COMP, P339
   Lu QD, 2009, INT CONFER PARA, P246, DOI 10.1109/PACT.2009.35
   Nagle D., 1993, INT S COMP ARCH
   Nesbit K. J., 2007, P ISCA 07
   NISHIGUCHI N, 2008, XEN SUMM AS 2008
   Patnaik D., 2009, IPTCOMM 2009
   Rostedt Steven, 2007, P LIN S
   Saulsbury A., 2000, INT S COMP ARCH
   Tam D., 2007, WIOSCA 07
   Wang HP, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P230, DOI 10.1145/1454115.1454148
   Xie YJ, 2009, CONF PROC INT SYMP C, P174, DOI 10.1145/1555815.1555778
   Zhang X, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P89
   Zhou X, 2009, INT CONFER PARA, P384, DOI 10.1109/PACT.2009.40
NR 22
TC 6
Z9 6
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1405
EP 1413
DI 10.1016/j.sysarc.2013.07.004
PN D
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800023
DA 2024-07-18
ER

PT J
AU Powell, A
   Savvas-Bouganis, C
   Cheung, PYK
AF Powell, Adam
   Savvas-Bouganis, Christos
   Cheung, Peter Y. K.
TI High-level power and performance estimation of FPGA-based soft
   processors and its application to design space exploration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Design space exploration; Modeling; Soft processors; Performance
   estimation; Power estimation; Regression tree; Image compression
ID CUSTOMIZATION
AB This paper presents a design space exploration framework for an FPGA-based soft processor that is built on the estimation of power and performance metrics using algorithm and architecture parameters. The proposed framework is based on regression trees, a popular machine learning technique, that can capture the relationship of low-level soft-processor parameters and high-level algorithm parameters of a specific application domain, such as image compression. In doing this, power and execution time of an algorithm can be predicted before implementation and on unseen configurations of soft processors. For system designers this can result in fast design space exploration at an early stage in design. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Powell, Adam; Savvas-Bouganis, Christos; Cheung, Peter Y. K.] Univ London Imperial Coll Sci Technol & Med, London SW7 2AZ, England.
C3 Imperial College London
RP Powell, A (corresponding author), Univ London Imperial Coll Sci Technol & Med, London SW7 2AZ, England.
EM powellad@gmail.com; christos-savvas.bouganis@imperial.ac.uk;
   p.cheung@imperial.ac.uk
OI Bouganis, Christos-Savvas/0000-0002-4906-4510
FU EPSRC [EP/I012036/1] Funding Source: UKRI
CR [Anonymous], 2009, T832 ITU
   Azizi O, 2010, CONF PROC INT SYMP C, P26, DOI 10.1145/1816038.1815967
   Barnsley M. F., 1987, METHODS APPARATUS IM
   Breiman L, 2001, MACH LEARN, V45, P5, DOI 10.1023/A:1010933404324
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Breiman L, 2017, CLASSIFICATION REGRE, DOI DOI 10.1201/9781315139470
   Cambre David M., 2008, 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P151, DOI 10.1109/ReConFig.2008.37
   Cho CB, 2007, INT SYMP MICROARCH, P274, DOI 10.1109/MICRO.2007.26
   Dimond R, 2006, IEE P-COMPUT DIG T, V153, P173, DOI 10.1049/ip-cdt:20050177
   Fisher Y., 1992, Image and text compression, P35
   Fisher Y., 1995, Fractal Image Compression: Theory and Application
   Fowler JE, 2000, P SOC PHOTO-OPT INS, V4115, P294, DOI 10.1117/12.411554
   Friedman JH, 2001, ANN STAT, V29, P1189, DOI 10.1214/aos/1013203451
   FRIEDMAN JH, 1991, ANN STAT, V19, P1, DOI 10.1214/aos/1176347963
   Google, 2012, WEBP IM FORM
   Hallschmid P, 2008, IEEE T COMPUT AID D, V27, P508, DOI 10.1109/TCAD.2008.915532
   Ipek E., 2008, ACM T ARCHIT CODE OP, V4, p20:1, DOI DOI 10.1145/1328195.1328196
   Kohavi R., 1995, INT JOINT C ART INT, V2, P1137, DOI DOI 10.1067/MOD.2000.109031
   Laurent J., 2001, HIGH LEVEL ENERGY ES
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Macq B., 2012, UCL ICTEAM B MACQ OP
   Ou JZ, 2004, IEEE INT SOC CONF, P285
   Phillips PJ, 2000, IEEE T PATTERN ANAL, V22, P1090, DOI 10.1109/34.879790
   Powell A., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P587, DOI 10.1109/FPL.2012.6339213
   Schafer BC, 2012, IET COMPUT DIGIT TEC, V6, P153, DOI 10.1049/iet-cdt.2011.0115
   Sheldon David., 2006, ICCAD 06, P261, DOI DOI 10.1145/1233501
   Sinha A, 2001, DES AUT CON, P220, DOI 10.1109/DAC.2001.935508
   Sourceware.org, 2013, GPROF DOC
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Yiannacouras P, 2007, IEEE T COMPUT AID D, V26, P266, DOI 10.1109/TCAD.2006.887921
   Zipf P, 2007, I C FIELD PROG LOGIC, P171, DOI 10.1109/FPL.2007.4380643
NR 31
TC 10
Z9 10
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1144
EP 1156
DI 10.1016/j.sysarc.2013.08.003
PN D
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800004
DA 2024-07-18
ER

PT J
AU Bengueddach, A
   Senouci, B
   Niar, S
   Beldjilali, B
AF Bengueddach, A.
   Senouci, B.
   Niar, S.
   Beldjilali, B.
TI Two-level caches tuning technique for energy consumption in
   reconfigurable embedded MPSoC
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded system; MPSoC; Cache memories; Reconfigurable architecture;
   Energy consumption; Optimization
ID EXPLORATION
AB In order to meet the ever-increasing computing requirement in the embedded market, multiprocessor chips were proposed as the best way out. In this work we investigate the energy consumption in these embedded MPSoC systems. One of the efficient solutions to reduce the energy consumption is to reconfigure the cache memories. This approach was applied for one cache level/one processor architecture, but has not yet been investigated for multiprocessor architecture with two level caches. The main contribution of this paper is to explore two level caches (L1/L2) multiprocessor architecture by estimating the energy consumption. Using a simulation platform, we first built a multiprocessor architecture, and then we propose a new algorithm that tunes the two-level cache memory hierarchy (L1 and L2). The tuning caches approach is based on three parameters: cache size, line size, and associativity. To find the best cache configuration, the application is divided into several execution intervals. And then, for each interval, we generate the best cache configuration. Finally, the approach is validated using a set of open source benchmarks; Spec 2006, Splash-2, MediaBench and we discuss the performance in terms of speedup and energy reduction. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Bengueddach, A.; Beldjilali, B.] Univ Oran, Dept Comp Sci, El Mnaouer, Algeria.
   [Bengueddach, A.; Senouci, B.; Niar, S.] Univ Valenciennes Hainaut Cambresis, Le Mont Houy ISTV2, LAMIH CNRS UMR, F-59313 Valenciennes 9, France.
C3 Universite d'Oran; Universite Polytechnique Hauts-de-France
RP Niar, S (corresponding author), Univ Valenciennes Hainaut Cambresis, Le Mont Houy ISTV2, LAMIH CNRS UMR, F-59313 Valenciennes 9, France.
EM smail.niar@univ-valenciennes.fr
CR ALBONESI DH, 2000, J INSTRUCTION LEVEL
   [Anonymous], MCPAT 1 0 INTEGRATED
   Bengueddach A, 2013, INT DES TEST SYMP
   Benitez D, 2006, LECT NOTES COMPUT SC, V3985, P230
   GIVARGIS T, 2002, IEEE T COMPUT AID D, V21, P1
   Gordon-Ross A., 2004, P C DES AUT TEST EUR
   Gordon-Ross A., P ISLPED 2005 INT S
   Gordon-Ross A, 2007, DES AUT TEST EUROPE, P755
   Huang C., 2008, DYNAMIC TUNING CONFI
   Kaseridis D., 2009, BANK AWARE DYNAMIC C
   MALIK A, 2000, P INT S LOW POW EL D
   Palesi M., 2002, INT WORKSH HW SW COD
   Rawlins M., 2012, APPL CLASSIFICAITON
   Rawlins M, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P396, DOI 10.1109/ICCD.2011.6081429
   Reddy R., 2007, ELIMINATING INTERPRO
   Silva AG, 2006, LECT NOTES COMPUT SC, V4148, P75
   Silva AG, 2011, EURASIP J EMBED SYST, DOI 10.1155/2011/620578
   Ubal R., 19 INT S COMP ARCH H
   Wang W., 2011, DAC 2011 JUN 5 10 20
   Zhang C., P ISCA 2008 30 ANN I
   Zhang C., 2004, ACM T EMBED COMPUT S, V3, P407
   Zhang CJ, 2003, P IEEE RAP SYST PROT, P164
NR 22
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2013
VL 59
IS 8
SI SI
BP 656
EP 666
DI 10.1016/j.sysarc.2013.05.018
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 212PK
UT WOS:000323995100008
DA 2024-07-18
ER

PT J
AU Arpinen, T
   Salminen, E
   Hämäläinen, TD
   Hännikäinen, M
AF Arpinen, Tero
   Salminen, Erno
   Hamalainen, Timo D.
   Hannikainen, Marko
TI MARTE profile extension for modeling dynamic power management of
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic power management; MARTE; System-on-chip
ID PLATFORM; DESIGN
AB The profile for Modeling and Analysis of Real-time and Embedded systems (MARTE) is a standard UML profile promoted by the Object Management Group (OMG). MARTE defines a framework for annotating non-functional properties of embedded systems to UML models as well as a generic package for modeling power consumption and heat dissipation of NW components. However, for modeling and analysing systems that adopt complex dynamic power management (DPM) policies and techniques additional expression power is needed. This article presents a way of modeling system-wide dynamic power management aspects of embedded systems with a UML2 profile extension. The proposed profile is compatible with the MARTE profile and can be used as its extension. The main idea of our proposal is that each HW component is associated with a state machine description that defines its time-variant power characteristics. Based on these, the system-wide power configurations are identified and modeled. Finally, application use cases or operational modes are bound to execute on certain power configurations. The models can be analysed to estimate the total energy dissipation. The MARTE and proposed DPM profile are used to model two case study platforms with different kind of DPM strategies. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Arpinen, Tero; Salminen, Erno; Hamalainen, Timo D.; Hannikainen, Marko] Tampere Univ Technol, Dept Comp Syst, FI-33101 Tampere, Finland.
C3 Tampere University
RP Arpinen, T (corresponding author), Tampere Univ Technol, Dept Comp Syst, POB 553, FI-33101 Tampere, Finland.
EM tero.arpinen@tut.fi
RI Hämäläinen, Timo D/G-4317-2014
CR [Anonymous], 2009, UML PROF MARTE MOD A
   [Anonymous], UML PROF SCHED PERF
   [Anonymous], 2006, OBJ CONSTR LANG VERS
   Arpinen T., 2010, P M BED 1 WORKSHOP M, P1
   Arpinen T, 2006, DES AUT TEST EUROPE, P1324
   Arpinen T, 2009, EURASIP J EMBED SYST, DOI 10.1155/2009/826296
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Green P, 2002, DES AUTOM EMBED SYST, V6, P333, DOI 10.1023/A:1016599225218
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kukkala P, 2005, DES AUT TEST EUROPE, P710, DOI 10.1109/DATE.2005.321
   Kukkala P., 2007, IST SPIE 19 ANN S EL
   Lagarde Francois., 2007, Proceedings of the twenty-second IEEE/ACM international conference on Automated software engineering, ASE'07, P445
   Martin G, 2005, UML for SOC Design, P1, DOI 10.1007/0-387-25745-4_1
   Martin G, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P23, DOI 10.1109/HSC.2001.924645
   Mellor SJ, 2003, IEEE SOFTWARE, V20, P14, DOI 10.1109/MS.2003.1231145
   Montanaro J., 1996, IEEE J SOLID-ST CIRC, V31, P49
   No Magic Inc., 2009, MAGICDRAW US MAN VER
   *OBJ MAN GROUP, 2007, OMG SYST MOD LANG SY
   *OBJ MAN GROUP, 2007, OMG UN MOD LANG OMG
   Object Management Group, 2006, UML PROF SYST CHIP S
   Object Management Group, 2006, MET FAC MOF COR SPEC
   Pedram M., 2002, POWER AWARE DESIGN M
   Quadri I.R., 2010, 1 WORKSH MOD BAS ENG, P11
   Rabaey J, 2009, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71713-5
   RongChen Marco Sgroi, 2003, UML REAL, P107
   Salminen E, 2006, J VLSI SIG PROC SYST, V43, P185, DOI 10.1007/s11265-006-7270-6
   Selic B., 1998, Languages, Compilers, and Tools for Embedded Systems. ACM SIGPLAN Workshop LCTES'98. Proceedings, P250, DOI 10.1007/BFb0057795
   Tessier P, 2003, P IEEE RAP SYST PROT, P9, DOI 10.1109/IWRSP.2003.1207024
NR 28
TC 12
Z9 12
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2012
VL 58
IS 5
SI SI
BP 209
EP 219
DI 10.1016/j.sysarc.2011.01.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 959KD
UT WOS:000305310400004
DA 2024-07-18
ER

PT J
AU Bravo, I
   Gardel, A
   Pérez, B
   Lázaro, JL
   García, J
   Salido, D
AF Bravo, Ignacio
   Gardel, Alfredo
   Perez, Beatriz
   Luis Lazaro, Jose
   Garcia, Jorge
   Salido, David
TI A new approach to evaluating internal Xilinx FPGA resources
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Internal faults; FPGA-tests; Automatic multi-load bitstream
AB In this paper, a new approach of application test process is presented aimed at verifying internal Xilinx FPGA (field programmable gate array) resources using a multi-load bitstream system. Basically, the new system comprises an algorithmic part, running on a PC (the software aspect), and an ad hoc hardware architecture. The bitstreams necessary for testing FPGA internal resources are automatically generated on a PC using a sequential algorithm, which varies according to the FPGA chip to be evaluated, and are subsequently downloaded onto the hardware architecture. Next, a customized application, also run on a PC, downloads the previously generated bitstreams consecutively, using the Xilinx Impact tool.
   The hardware architecture comprises two boards based on FPGAs. The first, called the Mother Board (MB) is used to implement the design which is responsible for sending and receiving the tests to and from the second board, called the FUT (FPGA under test) Board, where the FPGA to be tested is located and where the evaluation test is conducted. Thus, in order to ensure correct transmission of the test/results patterns, a communication bus between both boards is required.
   The two FPGAs are configured using JTAG protocol, and reconfiguration of both is carried out via a multi-load algorithm which, once each resource unit has been tested, downloads a new bitstream onto the FUT.
   The present proposal enables the resources of an FPGA to be tested and provides an exhaustive, complete report on the status of the FPGAs different internal resources, with a view to reusing the FPGA for another application. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Bravo, Ignacio; Gardel, Alfredo; Perez, Beatriz; Luis Lazaro, Jose; Garcia, Jorge; Salido, David] Univ Alcala, Dept Elect, Escuela Politecn Super, Madrid 28871, Spain.
C3 Universidad de Alcala
RP Bravo, I (corresponding author), Univ Alcala, Dept Elect, Escuela Politecn Super, Campus Univ,Ctra Madrid Barcelona Km 33-6, Madrid 28871, Spain.
EM ibravo@depeca.uah.es
RI GARDEL, ALFREDO/R-5727-2016; Esparteiro Garcia, Jorge/C-7694-2016;
   Bravo, Ignacio/R-6344-2016
OI GARDEL, ALFREDO/0000-0001-7887-4689; lazaro galilea, jose
   luis/0000-0001-5048-7134; Garcia, Jorge/0000-0001-7174-2827; Bravo,
   Ignacio/0000-0002-6964-0036; Salido Monzu, David/0000-0003-4274-6874
FU Spanish Ministry for Science and Innovation [DPI2009-10143]
FX Work supported by ESPIRA Project (DPI2009-10143) of the Spanish Ministry
   for Science and Innovation.
CR Abramovici M, 2000, INT TEST CONF P, P785
   Abramovici M, 2001, IEEE T VLSI SYST, V9, P159, DOI 10.1109/92.920830
   *DIG INC, DIG NEXYS2 BOARD REF
   Krasniewski A, 2003, J SYST ARCHITECT, V49, P283, DOI 10.1016/S1383-7621(03)00066-3
   Liao Y. B., 2009, 2009 12th International Symposium on Integrated Circuits (ISIC 2009), P478
   LIN T, 2008, P 9 INT C SOL STAT I
   LIN T, NOVEL SCHEME APPL DE
   NIAMAT MY, 2007, 50 MIDW S CIRC SYST, P229
   QUIN J, BRIEF INTRO APPL DEP
   Stroud C, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P387, DOI 10.1109/VTEST.1996.510883
   Stroud C, 1997, INT TEST CONF P, P539, DOI 10.1109/TEST.1997.639662
   Stroud C, 1998, INT TEST CONF P, P404, DOI 10.1109/TEST.1998.743180
   Tahoori MB, 2005, IEEE T COMPUT AID D, V24, P1774, DOI 10.1109/TCAD.2005.852452
   TAHOORI MB, 2004, P 22 IEEE VLSI TEST, P1093
   *XIL INC, VIRTEX 2 PRO FF672 P
   *XIL INC, US DED MULT SPART 3
   ZHAO L, 1999, P AS TEST S, P375
   NEW SCHEME FPGA GLOB
NR 18
TC 5
Z9 5
U1 2
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2011
VL 57
IS 8
BP 749
EP 760
DI 10.1016/j.sysarc.2011.05.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 828MC
UT WOS:000295504100002
DA 2024-07-18
ER

PT J
AU Ramaswamy, R
   Weng, N
   Wolf, T
AF Ramaswamy, Ramaswamy
   Weng, Ning
   Wolf, Tilman
TI Analysis of network processing workloads
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network processor; Workload characterization; Router design
AB Network processing is becoming an increasingly important paradigm as the Internet moves towards an architecture with more complex functionality in the data path. Modern routers not only forward packets, but also process headers and payloads to implement a variety of functions related to security, performance, and customization. It is important to get a detailed understanding of the workloads associated with this processing in order to be able to develop efficient network processing engines. We present a tool called PacketBench, which provides a framework for implementing network processing applications and obtaining an extensive set of workload characteristics. For statistics collection, PacketBench provides the ability to derive a number of microarchitectural and networking related metrics. We show a range of workload results that focus on individual packets and the variation between them. The understanding of workload details of network processing has many practical applications. We discuss how PacketBench results can be used to estimate network processing delay that are very close to those obtained from measurement. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Wolf, Tilman] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
   [Weng, Ning] So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
   [Ramaswamy, Ramaswamy] Cisco Syst Inc, San Jose, CA USA.
C3 University of Massachusetts System; University of Massachusetts Amherst;
   Southern Illinois University System; Southern Illinois University; Cisco
   Systems Inc
RP Wolf, T (corresponding author), Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
EM ramramas@cisco.com; nweng@siu.edu; wolf@ecs.umass.edu
RI Wolf, Tilman/B-4782-2019
OI Wolf, Tilman/0000-0003-0449-0441
CR *AMCC, 2006, NP7300 10 GBPS NETW
   [Anonymous], 2008, CISC QUANTUMFLOW PRO
   [Anonymous], 2004, OP SOURC NETW INTR D
   [Anonymous], INT 2 GEN NETW PROC
   [Anonymous], 2001, ACM
   [Anonymous], P 13 US SEC S SEC 20
   Apostolopoulos G., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P1117, DOI 10.1109/INFCOM.2000.832470
   *ARM LTD, 2003, ARM7 DAT
   BAKER F, 1995, 1812 RFC NETW WORK G
   BURGER C, 1997, HLTH CARE INFORMATIO, V2, P13
   *COWARE INC, 2006, COWARE PROC DES
   CROWLEY P, 2000, P 14 INT C SUP MAY, P54
   CROWLEY P, 2002, 8 IEEE INT S HIGH PE, P86
   CROWLEY P, 1999, IEEE 2 ANN WORKSH WO
   Eatherton W., 2005, ACM IEEE S ARCH NETW
   EGEVANG KB, 1994, 1631 RFC NETW WORK G
   *EZCHIP TECHN LTD, 2007, YOKN ISR NP 3 30 GIG
   Feldmann A, 2007, ACM SIGCOMM COMP COM, V37, P59, DOI 10.1145/1273445.1273453
   FRANKLIN MA, 2002, 8 IEEE INT S HIGH PE, P63
   GOGLIN SD, 2003, INTEL TECHNOLOGY J, V7, P64
   GUTHAUS MR, 2001, P IEEE 4 ANN WORKSH
   KENT S, 1998, 2406 RFC NETW WORK G
   *LBNL, XER PARC UCB USC ISI
   Lee BK, 2003, PR IEEE COMP DESIGN, P226, DOI 10.1109/ICCD.2003.1240899
   Luo Y, 2004, IEEE MICRO, V24, P34, DOI 10.1109/MM.2004.52
   MCCANNE S, 1993, PROCEEDINGS OF THE WINTER 1993 USENIX CONFERENCE, P259
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   MOGUL JC, 1989, USENIX C P BALT MD J, P203
   *NAT I STAND TECHN, 1999, 463 DES FIPS NAT I S
   *NAT I STAND TECHN, 2001, 197 AES FIPS NAT I S
   *NAT LAB APPL NETW, 2003, PASS MEAS AN PASS ME
   *NETBSD PROJ, NETBSD REL 1 3 1
   *NETW PROC FOR, 2003, BENCHM IMPL AGR
   Nilsson S, 1999, IEEE J SEL AREA COMM, V17, P1083, DOI 10.1109/49.772439
   Rabin Michael O., 1981, TR1581 HARV U DEP CO
   Ramaswamy R, 2004, GLOB TELECOMM CONF, P1629
   Ramaswamy R, 2007, IEEE ACM T NETWORK, V15, P26, DOI 10.1109/TNET.2006.890128
   SINGH S, 2004, P ACM USENIX S OP SY
   Spring NT, 2000, ACM SIGCOMM COMP COM, V30, P87, DOI 10.1145/347057.347408
   *STAND PERF EV COR, 2001, SPEC CPU2000 VERS 1
   *TCPDUMP, 2003, TCPDUMP PUBL REP
   *TENS INC, 2007, XTENS LX2 PROD BRIEF
   THIELE L, 2002, P 1 NETW PROC WORKSH, P30
   Weng N, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1509288.1509290
   Wolf T, 2006, IEEE T PARALL DISTR, V17, P548, DOI 10.1109/TPDS.2006.75
   WOLF T, 2000, P IEEE INT S PERF AN, P154
   Wolf T., 2006, P IEEE SARN S PRINC
   Xu J, 2002, 10TH IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS, PROCEEDINGS, P280, DOI 10.1109/ICNP.2002.1181415
NR 48
TC 18
Z9 20
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-DEC
PY 2009
VL 55
IS 10-12
BP 421
EP 433
DI 10.1016/j.sysarc.2009.09.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ZT
UT WOS:000273154000001
DA 2024-07-18
ER

PT J
AU Guo, RR
   Delgado-Frias, JG
AF Guo, Ruirui
   Delgado-Frias, Jose G.
TI IP Routing table compaction and sampling schemes to enhance TCAM cache
   performance
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE High speed internet; IP routing table compaction; Route lookup; Ternary
   cache
AB Routing table lookup is an important operation in packet forwarding. This operation has a significant influence on the overall performance of the network processors. Routing tables are usually stored in main memory which has a large access time. Consequently, small fast cache memories are used to improve access time. In this paper, we propose a novel routing table compaction scheme to reduce the number of entries in the routing table. The proposed scheme has three versions. This scheme takes advantage of ternary content addressable memory (TCAM) features. Two or more routing entries are compacted into one using don't care elements in TCAM. A small compacted routing table helps to increase cache hit rate: this in turn provides fast address lookups. We have evaluated this compaction scheme through extensive simulations involving IPv4 and IPv6 routing tables and routing traces. The original routing tables have been compacted over 60% of their original sizes. The average cache hit rate has improved by LIP to 15% over the original tables. We have also analyzed port errors caused by caching, and developed a new sampling technique to alleviate this problem. The Simulations show that sampling is an effective scheme in port error-control without degrading cache performance. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Delgado-Frias, Jose G.] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA.
   [Guo, Ruirui] Digi Int, Davis, CA 95616 USA.
C3 Washington State University
RP Delgado-Frias, JG (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA.
EM ruirui_guo@digi.com; jdelgado@eecs.wsu.edu
RI Delgado-Frias, Jose G./A-6016-2008
CR *6TAP, 6TAP ROUT INF
   [Anonymous], 2003, Computer Architecture
   [Anonymous], ACM SIGMETRICS
   Chao HJ, 2002, P IEEE, V90, P1518, DOI 10.1109/JPROC.2002.802001
   Chiueh T.C., 2000, PROC INT S HIGH PERF, V6, P409
   CHIUEH TC, 2000, 6 INT S HIGH PERF CO, P409
   Delgado-Frias JG, 2000, IEEE T CIRCUITS-I, V47, P1390, DOI 10.1109/81.883335
   Delgado-Frias JG, 2005, IEEE T CIRCUITS-I, V52, P2139, DOI 10.1109/TCSI.2005.853358
   Feldmeier D. C., 1988, IEEE INFOCOM '88 - The Conference on Computer Communications Proceedings. Seventh Annual Joint Conference of the IEEE Computer and Communcations Societies - Networks: Evolution or Revolution? (Cat. No.88CH2534-6), P298, DOI 10.1109/INFCOM.1988.12930
   GUO R, 2004, INT C COMM COMP NETW
   GUO R, 2007, IASTED INT C CIRC SI, P70
   Gupta P, 1998, IEEE INFOCOM SER, P1240, DOI 10.1109/INFCOM.1998.662938
   Huitema C., 1998, IPv6: The New Internet Protocol
   Liu H, 2002, IEEE MICRO, V22, P58, DOI 10.1109/40.988690
   Liu H, 2001, IEEE IC COMP COM NET, P18, DOI 10.1109/ICCCN.2001.956214
   Nilsson S, 1999, IEEE J SEL AREA COMM, V17, P1083, DOI 10.1109/49.772439
   PAO D, 2002, P IEEE C COMP COMM I
   *RFC, 1998, 2373 RFC
   Rooney JJ, 2004, IEE P-COMPUT DIG T, V151, P409, DOI 10.1049/ip-cdt:20041014
   ROONEY JJ, 2002, THESIS STATE U NEW Y
   Talbot B, 1999, GLOBECOM'99: SEAMLESS INTERCONNECTION FOR UNIVERSAL SERVICES, VOL 1-5, P1565, DOI 10.1109/GLOCOM.1999.830043
   Tzeng NF, 2006, IEEE T PARALL DISTR, V17, P481, DOI 10.1109/TPDS.2006.65
   Waldvogel M, 2001, ACM T COMPUT SYST, V19, P440, DOI 10.1145/502912.502914
NR 23
TC 4
Z9 5
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2009
VL 55
IS 1
BP 61
EP 69
DI 10.1016/j.sysarc.2008.08.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 394CO
UT WOS:000262423200006
DA 2024-07-18
ER

PT J
AU Blume, H
   von Livonius, J
   Rotenberg, L
   Noll, TG
   Bothe, H
   Brakensiek, J
AF Blume, H.
   von Livonius, J.
   Rotenberg, L.
   Noll, T. G.
   Bothe, H.
   Brakensiek, J.
TI OpenMP-based parallelization on an MPCore multiprocessor platform - A
   performance and power analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multicore processors; Parallelization; Power estimation; Optimization
AB In this contribution, the potential of parallelized software that implements algorithms of digital signal processing on a multicore processor platform is analyzed. For this purpose various digital signal processing tasks have been implemented on a prototyping platform i.e. an ARM MPCore featuring four ARM11 processor cores. In order to analyze the effect of parallelization on the resulting performance-power ratio, influencing parameters like e.g. the number of issued program threads have been studied. For parallelization issues the OpenMP programming model has been used which can be efficiently applied on C-level. In order to elaborate power efficient code also a functional and instruction level power model of the MPCore has been derived which features a high estimation accuracy. Using this power model and exploiting the capabilities of OpenMP a variety of exemplary tasks could be efficiently parallelized. The general efficiency potential of parallelization for multiprocessor architectures can be assembled. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Blume, H.; von Livonius, J.; Rotenberg, L.; Noll, T. G.] Univ Aachen, Rhein Westfal TH Aachen, Chair Elect Engn & Comp Syst, D-52062 Aachen, Germany.
   [Bothe, H.; Brakensiek, J.] Nokia Res Ctr, D-44807 Bochum, Germany.
C3 RWTH Aachen University; Nokia Corporation
RP Blume, H (corresponding author), Univ Aachen, Rhein Westfal TH Aachen, Chair Elect Engn & Comp Syst, Schinkelstr 2, D-52062 Aachen, Germany.
EM blume@eecs.rwth-aachen.de; livonius@eecs.rwth-aachen.de;
   rotenberg@eecs.rwth-aachen.de; tgn@eecs.rwth-aachen.de;
   harald.bothe@nokia.com; jorg.bra-kensiek@nokia.com
RI Blume, Holger/AAP-9409-2021
OI Blume, Holger/0000-0002-0640-6875
CR *ARM LTD, 2004, 0207C ARM DUI
   *ARM LTD, 2005, 0174G ARM DUI
   *ARM LTD, 2006, ARM 11 MPCORE PROC T
   Blume H, 2007, J SYST ARCHITECT, V53, P689, DOI 10.1016/j.sysarc.2007.01.002
   BLUME H, 2004, P TI DEV C 2004 HOUS
   Chandra R., 2001, PARALLEL PROGRAMMING, DOI DOI 10.5555/355074
   *CRADL TECHN INC, 2003, 3SOC 2003 HARDW ARCH
   de Haan G., 2000, VIDEO PROCESSING MUL
   Dimakopoulos V., 2003, European Workshop on OpenMP (EWOMP), P5
   *DUI, 2006, 0318C DUI
   Gries Matthias., 2005, BUILDING ASIPS
   HOTTA Y, 2004, P 6 EUR WORKSH OPENM
   KANEKO S, P ISSCC 2003, V1, P254
   LIU F, P 2003 INT C PAR PRO
   Wolf W, 2004, DES AUT CON, P681, DOI 10.1145/996566.996753
NR 15
TC 12
Z9 15
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 11
SI SI
BP 1019
EP 1029
DI 10.1016/j.sysarc.2008.04.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 369QE
UT WOS:000260708200002
DA 2024-07-18
ER

PT J
AU Mohamood, F
   Ghosh, M
   Lee, HHS
AF Mohamood, Fayez
   Ghosh, Mrinmoy
   Lee, Hsien-Hsin S.
TI DLL-conscious instruction fetch optimization for SMT processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Simultaneous multithreading; Dynamic linked libraries; Translation
   lookaside buffer; Caches
AB Simultaneous multithreading (SMT) processors can issue Multiple instructions from distinct processes or threads in the same cycle. This technique effectively increases the overall throughput by keeping the pipeline resources more Occupied at the potential expense of reducing single thread performance due to resource sharing. In the software domain, in increasing number of dynamically linked libraries (DLL) are used by applications and operating systems, providing better flexibility and modularity, and enabling code sharing. It is observed that a Significant amount Of execution time in software today is spent in executing standard DLL instructions, that are shared among Multiple threads or processes. However, for an SMT processor with a virtually-indexed cache implementation, existing instruction fetching mechanisms can induce unnecessary false I-TLB and I-Cache misses caused by the DLL-based instructions that are intended to be shared. This problem is more prominent when multiple independent threads are executing Concurrently oil an SMT processor.
   In this work, we investigate a neglected form of contention between running threads in the I-TLB and Cache (including both VIVT and VIPT) due to DLLs. To address these shortcomings, we propose a system level technique involving a light-weight modification in the microarchitecture and the OS. By exploiting the nature of the DLLs in Our optimized system, we can reinstate the intended sharing of the DLLs in an SMT machine. Using Microsoft Windows based applications, our simulation results show that the optimized instruction fetching mechanism can reduce the number of DLL misses up to 5.5 times and improve the instruction cache hit rates by up to 62%, resulting in up to 30% DLL IPC improvements and up to 15% overall IPC improvements. (c) 2008 Elsevier B.V. All Lights reserved.
C1 [Mohamood, Fayez; Ghosh, Mrinmoy; Lee, Hsien-Hsin S.] Georgia Tech Elect & Comp Engn, Sch ECE Georgia Tech, Atlanta, GA 30332 USA.
RP Lee, HHS (corresponding author), Georgia Tech Elect & Comp Engn, Sch ECE Georgia Tech, 266 Ferst Dr, Atlanta, GA 30332 USA.
EM leehs@gatech.edu
RI Lee, Hsien-Hsin S./AAI-4932-2020
CR [Anonymous], 20012 HP W RES LABS
   *ARM, ARM92EJS
   *ARM, ARM920T
   Barroso LA, 1998, CONF PROC INT SYMP C, P3, DOI 10.1109/ISCA.1998.694758
   Chen JB, 1996, ACM T COMPUT SYST, V14, P3, DOI 10.1145/225535.225536
   Diefendorff Keith., 1999, Microprocessor Report, V13, P1
   ENDO Y, 1996, SIGOPS OPER SYST REV, V30, P185
   FLAUTNER K, 2000, P INT C ARCH SUPP PR
   HARPER J, SURVEY DATA CACHE PA
   *INT, PIP DEPTH TRAD INT P
   *INT, INT XSCALE COR DEV M
   *INT, 2007, 317080001 INT
   *INT, INTR 45 NM HI K NEXT
   Jacob B, 1998, IEEE MICRO, V18, P60, DOI 10.1109/40.710872
   JACOB B, 1997, P 3 IEEE S HIGH PERF
   JACOB BL, 1998, P 8 S ARCH SUPP PROG
   KUMAR R, 2002, P INT S MICR
   LAWTON K, 2008, WELCOME BOCHS X86 PC
   Lee DC, 1998, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.1998.694760
   Lo JL, 1997, ACM T COMPUT SYST, V15, P322, DOI 10.1145/263326.263382
   LO JL, 1998, P INT S COMP ARCH
   LO JL, 1997, P INT S MICR
   Marr D. T., 2002, Intel Technology Journal
   MCGHAN H, 2006, MICROPROCESSOR REPOR, V20, P1
   NEMIROVSKY MD, 1998, PRIORITIZED INSTRUCT
   Raasch S., 2003, P INT C PAR ARCH COM
   REDSTONE JA, 2000, P INT C ARCH SUPP PR
   SHAR LE, 1974, IEEE COMPUTER    FEB, P42
   SNAVELY A, 2002, P INT C MEAS MOD COM
   *SUN, ULTRASPARC IV PROC U
   Tuck N, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P26
   TULLSEN D, 1995, P INT S COMP ARCH, P157
   Tullsen D., 1996, P INT S COMP ARCH
   Vlaovic S, 2002, PR IEEE COMP DESIGN, P508, DOI 10.1109/ICCD.2002.1106821
   VLAOVIC S, 2000, P INT S MICR
   YAMAMOTO W, 1994, P HAW INT C SYST SCI, V1
NR 36
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 12
BP 1089
EP 1100
DI 10.1016/j.sysarc.2008.04.014
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 378FQ
UT WOS:000261307000002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chaudhuri, P
   Elcock, J
AF Chaudhuri, Pranay
   Elcock, Jeffrey
TI Task scheduling in multiprocessing systems using duplication
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Design, Analysis and Simulation of
   Distributed Systems
CY 2005
CL San Diego, CA
DE task scheduling; distributed computing environment; distributed
   algorithm; optimal schedule; time complexity
ID ALGORITHM
AB Task scheduling continues to be one of the most challenging problems in both parallel and distributed computing environments. In this paper, we present a task scheduling algorithm, which uses duplication, to optimally schedule any application represented in the form of a directed acyclic graph (DAG). It has a time complexity of O(d vertical bar V vertical bar(3)), where vertical bar V vertical bar represents the number of tasks and d the maximum indegree of tasks. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Chaudhuri, Pranay; Elcock, Jeffrey] Univ W Indies, Dept Comp Sci Math & Phys, Bridgetown, Barbados.
C3 University West Indies Mona Jamaica; University of the West Indies Open
   Campus
RP Chaudhuri, P (corresponding author), Univ W Indies, Dept Comp Sci Math & Phys, Cave Hill Campus,POB 64, Bridgetown, Barbados.
EM pchaudhuri@uwichill.edu.bb; jel-cock@uwichill.edu.bb
CR Ahmad I, 1998, IEEE T PARALL DISTR, V9, P872, DOI 10.1109/71.722221
   Bansal S, 2003, IEEE T PARALL DISTR, V14, P533, DOI 10.1109/TPDS.2003.1206502
   CHAUDHURI P, 2005, P 2005 DES AN SIM DI
   COLIN JY, 1991, OPER RES, V39, P680, DOI 10.1287/opre.39.4.680
   Darbha S, 1998, IEEE T PARALL DISTR, V9, P87, DOI 10.1109/71.655248
   Garey MichaelR., 1979, Computers and Intractability: A Guide to the Theory of NP-Completeness, page, P238
   Graham R. L., 1979, Discrete Optimisation, P287
   KASAHARA H, 1984, IEEE T COMPUT, V33, P1023, DOI 10.1109/TC.1984.1676376
   Park CK, 2002, IEEE T COMPUT, V51, P444, DOI 10.1109/12.995454
   RUAN Y, 2004, P 4 INT C COMP INF T
   SHIRAZI B, 1990, J PARALLEL DISTR COM, V10, P222, DOI 10.1016/0743-7315(90)90014-G
NR 11
TC 3
Z9 3
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2008
VL 54
IS 5
BP 519
EP 529
DI 10.1016/j.sysarc.2007.09.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315FL
UT WOS:000256863400004
DA 2024-07-18
ER

PT J
AU Amor, M
   Bóo, M
AF Amor, M.
   Boo, M.
TI A new architecture for efficient hybrid representation of terrains
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE hardware architecture; hybrid representation model; terrain
   visualization; FPGA implementation
AB Interactive visualization of highly detailed terrain models is a challenging problem as the size of the data sets can easily exceed the capabilities of current hardware. Hybrid representation of terrains tries to solve the problem by combining the advantages in terms of reduced size associated with multiple levels-of-detail of digital elevation models with the high quality associated with the triangulated irregular networks. However, as the measurements of both representations have different origins, a direct representation of the hybrid system would result in discontinuities.
   In this paper, we present an architecture for hybrid representation of terrains based on a local convexification algorithm. The architecture we propose permits the generation of the additional triangles required to join the models and thereby avoid the discontinuities. The architecture is simple and regular and a high triangle generation rate is achieved. Different optimizations have been performed that avoid waiting cycles between tessellator units and so increase the productivity rate of the system. Implementation results are shown for a Virtex-II FPGA as an application example. (C) 2007 Elsevier B.V. All rights reserved.
RP Amor, M (corresponding author), Univ A Coruna, Dept Elect & Syst, La Coruna, Spain.
EM margamor@udc.es
RI Amor, Margarita/O-9232-2015
OI Amor, Margarita/0000-0003-4641-7891
CR Amor M, 2005, IEEE COMPUT GRAPH, V25, P46, DOI 10.1109/MCG.2005.30
   AMOR M, 2004, HARDWARE SUPPORT HYB
   [Anonymous], 2003, Level of detail for 3D graphics
   [Anonymous], GEOMETRIC MODELING T
   [Anonymous], 1998, COMPUTATIONAL GEOMET
   BAUMANN K, 2000, JOINT EUR IEEE TVCG, P157
   BOO M, 2001, SIGGRAPH WORKSH GRAP, P33
   BOO M, GEOINFORMAT IN PRESS, DOI DOI 10.1007/S10707-006-0003-Y
   DOGGETT M, 2000, SIGGRAPH EUR WORKSH, P59
   Dykes J., 2005, Exploring geovisualization
   Kraus M, 2001, IEEE VISUAL, P215, DOI 10.1109/VISUAL.2001.964514
   KRAUS M, 2000, NSF DOE LAK TAH WORK
   PEUCKER TK, 1978, P ASP ACSM S DTMS
   WILLIAMS PL, 1992, ACM T GRAPHIC, V11, P103, DOI 10.1145/130826.130899
   *XIL, XIL 4000 SER DAT
NR 15
TC 5
Z9 5
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 145
EP 160
DI 10.1016/j.sysarc.2007.04.005
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400011
DA 2024-07-18
ER

PT J
AU de Dormale, GM
   Quisquater, JJ
AF de Dormale, Guerric Meurice
   Quisquater, Jean-Jacques
TI High-speed hardware implementations of Elliptic Curve Cryptography: A
   survey
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE public-key cryptography; Elliptic Curve Cryptography; high-speed
   hardware implementation; efficiency-flexibility tradeoffs; network
   applications
ID MODULAR DIVISION; MULTIPLICATION; ALGORITHM; GF(2(M)); GF(P)
AB For the last decade, Elliptic Curve Cryptography (ECC) has gained increasing acceptance in the industry and the academic community and has been the subject of several standards. This interest is mainly due to the high level of security with relatively small keys provided by ECC. To sustain the high throughput required by applications like network servers, highspeed implementations of public-key cryptosystems are needed. For that purpose, hardware-based accelerators are often the only solution reaching an acceptable performance-cost ratio. The fundamental question that arises is how to choose the appropriate efficiency-flexibility tradeoff.
   In this survey, techniques for implementing Elliptic Curve Cryptography at a high-speed are explored. A classification of the work available in the open literature in function of the level of efficiency and flexibility is also proposed. In particular, the subjects of reconfigurable, dedicated, generator, versatile and general purpose scalar multipliers are addressed. Finally, some words about future work that should be tackled are provided. (c) 2006 Elsevier B.V. All rights reserved.
C1 Catholic Univ Louvain, Microelect Lab, UCL Crypto Grp, B-1348 Louvaine La Neuve, Belgium.
RP de Dormale, GM (corresponding author), Catholic Univ Louvain, Microelect Lab, UCL Crypto Grp, Pl Levant 3, B-1348 Louvaine La Neuve, Belgium.
EM gmeurice@dice.ucl.ac.be; quisquater@dice.ucl.ac.be
CR Agnew G. B., 1993, Journal of Cryptology, V6, P3, DOI 10.1007/BF02620228
   Akishita T., 2001, P INT WORKSH SEL AR, P255
   [Anonymous], LNCS
   [Anonymous], 1985, LNCS
   Ansari B., 2006, 200601 CACR
   *ANSI, ANSI X9 62 ELL CURV
   Bai G., 2005, SKLOIS INFORM SECURI, P315
   Bajard JC, 2003, P S COMP ARITHM, P181, DOI 10.1109/ARITH.2003.1207677
   Bajracharya S, 2004, LECT NOTES COMPUT SC, V3203, P1001
   Batina L, 2004, LECT NOTES COMPUT SC, V2964, P250
   Batina L, 2003, INTEGRATION, V34, P1, DOI 10.1016/S0167-9260(02)00053-6
   Bednara M., 2002, IEEE S CIRC SYST ISC, V5, P797
   BEDNARA M, 2002, RECONFIGURABLE ARCHI
   Bertoni G, 2003, LECT NOTES COMPUT SC, V2612, P158
   Blake I., 1999, London Mathematical Society Lecture Note Series
   Canvel B, 2003, LECT NOTES COMPUT SC, V2729, P583
   *CERT RES, 2000, SEC, V2
   Cheung RCC, 2005, DES AUT TEST EUROPE, P24, DOI 10.1109/DATE.2005.254
   Cilardo A, 2006, P IEEE, V94, P395, DOI 10.1109/JPROC.2005.862438
   Crowe F, 2005, ITCC 2005: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 1, P568, DOI 10.1109/ITCC.2005.33
   DANESHBEH AK, 2004, IEEE S INF TECHN COD, V2, P588
   de Dormale GM, 2004, LECT NOTES COMPUT SC, V3203, P231
   de Dormale GM, 2006, LECT NOTES COMPUT SC, V3985, P370
   Dyka Z, 2005, DES AUT TEST EUROPE, P70, DOI 10.1109/DATE.2005.67
   Eberle H, 2004, IEEE INT CONF ASAP, P98, DOI 10.1109/ASAP.2004.1342462
   Eberle H, 2003, IEEE INT CONF ASAP, P444, DOI 10.1109/ASAP.2003.1212867
   *ECR VAMP LAB, 2006, SID CHANN CRYPT LOUN
   Ernst M, 2002, LECT NOTES COMPUT SC, V2523, P381
   ERNST M, 2001, IEEE RAPID SYSTEM PR, P24
   Gaudry P, 2002, J CRYPTOL, V15, P19, DOI 10.1007/s00145-001-0011-x
   Gordon DM, 1998, J ALGORITHMS, V27, P129, DOI 10.1006/jagm.1997.0913
   GRABBE C, 2003, RECONFIGURABLE ARCHI
   Gura N, 2002, LECT NOTES COMPUT SC, V2523, P349
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   Hauck O., 2000, P 6 INT S ADV RES AS, P188
   HUSS SA, 2004, INT SCI APPL C INF S
   *IEEE, 1999, P1363 IEEE
   Itoh K, 1999, LECT NOTES COMPUT SC, V1717, P61
   ITOH T, 1988, INFORM COMPUT, V78, P171, DOI 10.1016/0890-5401(88)90024-7
   Jae Wook Chung, 2000, Cryptographic Hardware and Embedded Systems - CHES 2000. Second International Workshop. Proceedings (Lecture Notes in Computer Science Vol.1965), P57
   Järvinen K, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P303, DOI 10.1109/FPT.2004.1393285
   Kerins T., 2004, Irish Signals and Systems Conference 2004, P577, DOI 10.1049/cp:20040604
   KERINS T, 2005, RECONFIGURABLE COMPU
   King B., 2001, LNCS, V2259, P134
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   Leong PHW, 2002, IEEE T VLSI SYST, V10, P550, DOI 10.1109/TVLSI.2002.801608
   López J, 1999, LECT NOTES COMPUT SC, V1717, P316
   Lutz J, 2004, ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, P486, DOI 10.1109/ITCC.2004.1286701
   Lutz J, 2003, P SOC PHOTO-OPT INS, V5205, P541, DOI 10.1117/12.506144
   May D, 2001, LECT NOTES COMPUT SC, V2119, P115
   McIvor C., 2004, Irish Signals and Systems Conference 2004, P589, DOI 10.1049/cp:20040606
   Menezes A, 2004, LECT NOTES COMPUT SC, V2964, P366
   MENTENS N, 2004, ACM GREAT LAK S VLSI, P454
   Moller Bodo, 2001, INT WORKSHOP SELECTE, P165, DOI DOI 10.1007/3-540-45537-X_13
   MONTGOMERY PL, 1987, MATH COMPUT, V48, P243, DOI 10.1090/S0025-5718-1987-0866113-7
   Naccache D, 2004, LECT NOTES COMPUT SC, V3027, P257
   Nguyen N, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P60, DOI 10.1109/FPT.2003.1275732
   Okada S, 2001, LECT NOTES COMPUT SC, V1965, P25
   Okeya K, 2002, LECT NOTES COMPUT SC, V2523, P564
   OKEYA K, 2001, LNCS, V2162, P126
   Orlando G, 2001, LECT NOTES COMPUT SC, V1965, P41
   Orlando G., 2001, P WORKSHOP CRYPTOGRA, P356
   Örs SB, 2003, IEEE INT CONF ASAP, P433, DOI 10.1109/ASAP.2003.1212866
   Potgieter M.J., 2002, IEEE AFR C AFR AFRIC
   Rodriguez-Henriquez F., 2003, P INT C COMP SCI TEC, P405
   Saqib NA, 2004, ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, P493, DOI 10.1109/ITCC.2004.1286702
   SAQIB NA, 2004, PAR DISTR PROC S IPD
   Satoh A, 2003, IEEE T COMPUT, V52, P449, DOI 10.1109/TC.2003.1190586
   Savas E, 2001, LECT NOTES COMPUT SC, V1965, P277
   Shu C., 2005, IEEE FIELD PROGRAMMA, P309
   SOLINAS JA, 2001, 0141 CORR DEP COMB O
   Song LL, 1998, J VLSI SIG PROC SYST, V19, P149, DOI 10.1023/A:1008013818413
   Sozzani F, 2005, ITCC 2005: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 1, P626, DOI 10.1109/ITCC.2005.25
   Telle N, 2004, LECT NOTES COMPUT SC, V3133, P274
   U.S. Dept of Commerce/NIST, 2000, FIPS PUB
   von zur Gathen J, 2006, LECT NOTES COMPUT SC, V3897, P359
   Wolkerstorfer J, 2002, LECT NOTES COMPUT SC, V2523, P500
   WU H, 2000, LNCS, V2012, P118
   WU H, 2002, IEEE T COMPUT, V51, P521
   Wu HP, 1999, LECT NOTES COMPUT SC, V1717, P280
NR 80
TC 66
Z9 70
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2007
VL 53
IS 2-3
BP 72
EP 84
DI 10.1016/j.sysarc.2006.09.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 140MB
UT WOS:000244508200002
DA 2024-07-18
ER

PT J
AU Negre, C
AF Negre, Christophe
TI Efficient parallel multiplier in shifted polynomial basis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE binary field; parallel multiplier; shifted polynomial basis
AB In this paper we study the multiplication in fields F-2" using the Shifted Polynomial Basis (SPB) representation of Fan and Dai [H. Fan, Y. Dai, Fast bit-parallel GF(2") multiplier for all trinomials, IEEE Transactions on Computers 54 (4) (2005) 485-490]. We give a simpler construction than in Fan and Dai (2005) of the matrix associated to the SPB used to perform the field multiplication. We present also a novel parallel architecture to multiply in SPB. This multiplier have a smaller time complexity (for good field it is equal to T-A + [log(2)(n)] T-X) than all previously presented architecture. For practical field F-2", i.e., for n similar or equal to 163, this roughly improves the delay by 10%. On the other hand the space complexity is increased by 25%: the space complexity is a little greater than the time gain. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Perpignan, Equipe DALI, Lab LP2A, F-66860 Perpignan, France.
C3 Universite Perpignan Via Domitia
RP Negre, C (corresponding author), Univ Perpignan, Equipe DALI, Lab LP2A, Ave P Alduy, F-66860 Perpignan, France.
EM christophe.negre@univ-perp.fr
CR BERLEKAMP ER, 1982, IEEE T INFORM THEORY, V28
   Fan HN, 2005, IEEE T COMPUT, V54, P485, DOI 10.1109/TC.2005.64
   KATTI R, 2003, IEEE T COMPUTERS, V52
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   Koc CK, 1998, IEEE T COMPUT, V47, P353, DOI 10.1109/12.660172
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Reyhani-Masoleh A, 2004, IEEE T COMPUT, V53, P945, DOI 10.1109/TC.2004.47
   Rodríguez-Henríquez F, 2003, IEEE T COMPUT, V52, P1535, DOI 10.1109/TC.2003.1252850
   SUNAR B, 1999, IEEE T COMPUTERS MAY
NR 9
TC 11
Z9 11
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2007
VL 53
IS 2-3
BP 109
EP 116
DI 10.1016/j.sysarc.2006.09.004
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 140MB
UT WOS:000244508200005
DA 2024-07-18
ER

PT J
AU Shi, W
   Srimani, PK
AF Shi, W
   Srimani, PK
TI Hierarchical star: a new two level interconnection network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID FOLDED HYPERCUBES; GRAPH
AB We propose a new two level interconnection network topology, hierarchical star networks, HSn, that uses the star graphs as building blocks. Two level networks have been previously proposed that use hypercube and its variants as building blocks;, it has been shown that these two level networks are superior to the networks, that are used as building blocks, in terms of various performance metrics including diameter, cost, fault tolerance, fault diameter etc. Our results show that the proposed family of hierarchical star networks perform very competitively in comparison to star graphs; in addition, the proposed network outperforms all of the two level hierarchical networks proposed earlier that uses hypercubes (or its variations) as building blocks. Thus, our results further reinforce the notion that the star graphs are strong competitors of hypercubes for large multiprocessor design. We also investigate various topological properties of the network including embedding, mapping of parallel algorithms, fault tolerance and broadcasting algorithms. (C) 2004 Elsevier B.V. All rights reserved.
C1 Clemson Univ, Dept Comp Sci, Clemson, SC 29634 USA.
C3 Clemson University
RP Srimani, PK (corresponding author), Clemson Univ, Dept Comp Sci, 401 Edwards, Clemson, SC 29634 USA.
EM srimani@cs.clemson.edu
CR Akers S. B., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P393
   AKERS SB, 1989, IEEE T COMPUT, V38, P555, DOI 10.1109/12.21148
   BHUYAN LN, 1984, IEEE T COMPUT, V33, P323, DOI 10.1109/TC.1984.1676437
   DAY K, 1994, IEEE T PARALL DISTR, V5, P31, DOI 10.1109/71.262586
   DAY K, 1991, 9110 TR U MINN COMP
   DUH DR, 1995, IEEE T PARALL DISTR, V6, P714, DOI 10.1109/71.395400
   ELAMAWY A, 1991, IEEE T PARALL DISTR, V2, P31, DOI 10.1109/71.80187
   FRAGOPOULOU P, 1991, P INT C PARALLEL PRO, V3, P100
   GHOSE K, 1989, PROCEEDINGS : SUPERCOMPUTING 89, P426, DOI 10.1145/76263.76310
   Ghose K., 1990, P INT C PAR PROC P INT C PAR PROC, V1, P355
   JOHNSSON SL, 1989, IEEE T COMPUT, V38, P1249, DOI 10.1109/12.29465
   JWO JS, 1991, J CIRCUIT SYST COMP, V1, P43, DOI DOI 10.1142/S0218126691000215
   LI Y, 2002, P 7 AS PAC C COMP SY, P29
   MENDIA VE, 1992, IEEE T PARALL DISTR, V3, P389, DOI 10.1109/71.149958
   MENN A, 1990, P INT C PARALLEL PRO, V3, P1
   NIGAM M, 1990, P INT C PARALLEL PRO, V3, P340
   QIU K, 1991, INFORM PROCESS LETT, V39, P125, DOI 10.1016/0020-0190(91)90107-S
   QIU K, 1992, 92341 QUEENS U DEP C
   QIU K, 1994, J PAR DISTR COMP, V22
   ROUSKOV Y, 1993, INFORMATIN PROCESSIN, V48
NR 20
TC 22
Z9 23
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2005
VL 51
IS 1
BP 1
EP 14
DI 10.1016/j.sysarc.2004.05.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 887YZ
UT WOS:000226342700001
DA 2024-07-18
ER

PT J
AU Li, P
   Ravindran, B
AF Li, P
   Ravindran, B
TI Efficiently tolerating failures in asynchronous real-time distributed
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE real-time parallel and distributed systems; resource allocation and
   management; fault-tolerance; real-time distributed algorithms
AB We present a proactive resource allocation algorithm, called BEA, for fault-tolerant asynchronous real-time distributed systems. BEA considers an application model where trans-node application timeliness requirements are expressed using benefit functions, and anticipated workload during future time intervals are expressed using adaptation functions. Furthermore, BEA considers an adaptation model where subtasks of application tasks are replicated at run-time for tolerating failures as well as for sharing workload increases. Given such models, the objective of the algorithm is to maximize the aggregate real-time benefit and the ability to tolerate host failures during the time window of adaptation functions. Since determining the optimal solution is computationally intractable, BEA heuristically computes suboptimal resource allocations in polynomial-time. We show that BEA can achieve almost the same fault-tolerance ability as full replication, and accrue most of real-time benefit that full replication can accrue. In the meanwhile, BEA requires much fewer replicas than full replication, and hence is cost effective. (C) 2004 Elsevier B.V. All rights reserved.
C1 Virginia Polytech Inst & State Univ, Dept Elect & Comp Engn, Real Time Syst Lab, Blacksburg, VA 24061 USA.
C3 Virginia Polytechnic Institute & State University
RP Li, P (corresponding author), Virginia Polytech Inst & State Univ, Dept Elect & Comp Engn, Real Time Syst Lab, 1776 Liberty Lane,D41, Blacksburg, VA 24061 USA.
EM peli2@vt.edu; binoy@vt.edu
CR Abdelzaher T, 1998, FOURTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM - PROCEEDINGS, P121, DOI 10.1109/RTTAS.1998.683195
   BETTATI R, 1997, 18 IEEE REAL TIM SYS
   BIRMAN KP, 1993, COMMUN ACM, V36, P127
   Brandt S, 1998, REAL TIM SYST SYMP P, P307, DOI 10.1109/REAL.1998.739756
   CLARK R, 1999, LNCS, V1586, P353
   CLARK RK, 1990, CMUCS90155
   Hegazy T, 2002, IEEE T COMPUT, V51, P945, DOI 10.1109/TC.2002.1024741
   HEGAZY T, 2001, THESIS VIRGINIA TECH
   Jensen ED, 2002, IEEE T COMPUT, V51, P881, DOI 10.1109/TC.2002.1024736
   JENSEN ED, 1992, P NATO ADV STUD I OC
   Kao B, 1997, IEEE T PARALL DISTR, V8, P1268, DOI 10.1109/71.640019
   KOOB G, 1996, P DAPRA ITO GEN PI M
   LEE C, 1999, THESIS CARNEGIE MELL
   Li P, 2001, INT SYM PERFORM ANAL, P22
   MILLS DL, 1995, IEEE ACM T NETWORK, V3, P245, DOI 10.1109/90.392384
   *OP GROUP RES I RE, 1998, MK73A
   Ravindran B, 2002, IEEE T SOFTWARE ENG, V28, P30, DOI 10.1109/32.979988
   Rosu D, 1997, REAL TIM SYST SYMP P, P320, DOI 10.1109/REAL.1997.641293
   SHIRAZI B, 2000, J PARALLEL DISTRIBUT, V3, P89
   Welch LR, 1998, REAL TIM SYST SYMP P, P72, DOI 10.1109/REAL.1998.739732
NR 20
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2004
VL 50
IS 10
BP 607
EP 621
DI 10.1016/j.sysarc.2004.02.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 858GN
UT WOS:000224180400002
DA 2024-07-18
ER

PT J
AU Sinanoglu, O
   Orailoglu, A
AF Sinanoglu, O
   Orailoglu, A
TI Fast and energy-frugal deterministic test through efficient compression
   and compaction techniques
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID SCAN; ARCHITECTURES; DECOMPRESSION
AB Conversion of the flip-flops of the circuit into scan cells helps ease the test challenge; yet test application time is increased as serial shift operations are employed. Furthermore, the transitions that occur in the scan chains during these shifts reflect into significant levels of circuit switching unnecessarily, increasing the power dissipated. Judicious encoding of the correlation among the test vectors and construction of a test vector through predecessor updates helps reduce not only test application time but also scan chain transitions as well. Such an encoding scheme, which additionally reduces test data volume, can be further enhanced through appropriately ordering and padding of the test cubes given. The experimental results confirm the significant reductions in test application time, test data volume and test power achieved by the proposed compression methodology. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM ozgur@cs.ucsd.edu; alex@cs.ucsd.edu
OI Sinanoglu, Ozgur/0000-0003-0782-0397
CR Bonhomme Y, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P253, DOI 10.1109/ATS.2001.990291
   BONHOMME Y, 2001, VTS, P306
   BRGLEZ F, 1985, IEEE ISCAS       JUN
   BRGLEZ F, 1989, IEEE ISCAS, V14, P1929
   Chandra A, 2001, IEEE T COMPUT AID D, V20, P355, DOI 10.1109/43.913754
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   Dandapani R., 1984, International Test Conference 1984 Proceedings (Cat. No. 84CH2084-2), P315
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Ichihara H., 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design, P294, DOI 10.1109/ICVD.2000.812624
   Jas A, 1998, INT TEST CONF P, P458, DOI 10.1109/TEST.1998.743186
   JAS A, 2000, VTS, P73
   Lee H. K., 1293 VIRG POL I STAT
   Ng ME, 2000, AUTOTESTCON 2000: IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, PROCEEDINGS, P348, DOI 10.1109/AUTEST.2000.885613
   Pearl J., 1984, Heuristics: Intelligent Search Strategies for Computer Problem Solving
   Sinanoglu O, 2002, IEEE VLSI TEST SYMP, P166, DOI 10.1109/VTS.2002.1011129
   Sinanoglu O, 2002, INT TEST CONF P, P844, DOI 10.1109/TEST.2002.1041838
   SINANOGLU O, 2003, JETTA
   SU CC, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P981, DOI 10.1109/TEST.1993.470601
   Whetsel L, 2000, INT TEST CONF P, P863, DOI 10.1109/TEST.2000.894297
NR 19
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2004
VL 50
IS 5
BP 257
EP 266
DI 10.1016/j.sysarc.2003.08.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 821VK
UT WOS:000221490900004
DA 2024-07-18
ER

PT J
AU Bernaschi, M
   Iannello, G
   Lauria, M
AF Bernaschi, M
   Iannello, G
   Lauria, M
TI Efficient implementation of reduce-scatter in MPI
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE parallel algorithms; collective communication primitives; performance
   characterization; MPI
ID ALGORITHMS
AB We discuss the efficient implementation of a collective operation called reduce-scatter, which is defined in the MPI standard. The reduce-scatter is equivalent to the combination of a reduction on vectors of length n with a scatter of the resulting n-vector to all processors.
   We describe the implementation issues and the performance characterization of two recently proposed algorithms for the reduce-scatter that have been proven to be highly efficient in theory under the assumption of fully connected parallel system.
   A performance comparison with existing mainstream implementations of the operation is presented which confirms the practical advantage of the new algorithms. Experiments show that the two algorithms have different characteristics which make them complementary in providing a performance gain over standard algorithms.
   Our study has been carried out on two different platforms: an SP2 and a Myrinet interconnected cluster of Pentium PRO. However, most of the results reported here are not specific for either MPI or the platforms used, and they hold in general for any message passing programming system. (C) 2003 Elsevier B.V. All rights reserved.
C1 CNR, Ist Applicaz Calcolo, I-00161 Rome, Italy.
   Univ Naples Federico II, Dipartimento Informat & Sistemist, I-80125 Naples, Italy.
   Ohio State Univ, Dept Comp & Informat Sci, Columbus, OH 43210 USA.
C3 Consiglio Nazionale delle Ricerche (CNR); University of Naples Federico
   II; University System of Ohio; Ohio State University
RP CNR, Ist Applicaz Calcolo, Viale Policlin 137, I-00161 Rome, Italy.
EM massimo@iac.rm.cnr.it
RI Iannello, Giulio/G-7331-2011; Lauria, Mario/G-6796-2012
OI Lauria, Mario/0000-0001-5983-7292; Iannello, Giulio/0000-0003-3864-5800
CR Alexeyev A. A., 1995, Proceedings of the the 3rd International Specialist Workshop on Nonlinear Dynamics of Electronic Systems. NDES '95, P95, DOI 10.1145/215399.215427
   Bae S, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P321, DOI 10.1109/IPPS.1998.669934
   BALA V, 1995, IEEE T PARALL DISTR, V6, P154, DOI 10.1109/71.342126
   Bar-Noy A., 1992, P ACM S PAR ALG ARCH, P11
   Barnett M., 1994, Proceedings Supercomputing '94 (Cat. No.94CH34819), P107, DOI 10.1109/SUPERC.1994.344270
   Barnett M., 1993, Proceedings of Seventh International Parallel Processing Symposium (Cat. No.93TH0513-2), P156, DOI 10.1109/IPPS.1993.262873
   BARNOY A, 1995, DISCRETE APPL MATH, V58, P213, DOI 10.1016/0166-218X(94)E0148-6
   BARNOY A, 1994, MATH SYST THEORY, V27, P431, DOI 10.1007/BF01184933
   Bernaschi M, 1998, CONCURRENCY-PRACT EX, V10, P359, DOI 10.1002/(SICI)1096-9128(19980425)10:5<359::AID-CPE323>3.0.CO;2-7
   BLACKMORE R, 1998, COMMUNICATION    FEB
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   Bokhari S. H., 1992, Proceedings. Scalable High Performance Computing Conference SHPCC-92 (Cat. No.92TH0432-5), P300, DOI 10.1109/SHPCC.1992.232628
   Bruck Jehoshua., 1994, Proceedings of the sixth annual ACM symposium on Parallel algorithms and architectures, SPAA '94, P298
   Culler David., 1993, P 4 ACM SIGPLAN S PR, P1
   FRANKE H, 1995, INT CON DISTR COMP S, P127, DOI 10.1109/ICDCS.1995.500011
   GRAHAM RL, 1988, CONRETE MATH FDN COM, P1
   Gropp W., HIGH PERFORMANCE POR
   Iannello G, 1997, IEEE T PARALL DISTR, V8, P970, DOI 10.1109/71.615442
   *IBM AIX PVME, IBM AIX PVME US GUID
   Karp R.M., 1993, Proc. 5th ACM Symp. on Parallel Algorithms and Architectures, P142
   Lauria M, 1997, J PARALLEL DISTR COM, V40, P4, DOI 10.1006/jpdc.1996.1264
   SUNDAR NS, 1994, PROCEEDINGS OF THE SCALABLE HIGH-PERFORMANCE COMPUTING CONFERENCE, P406, DOI 10.1109/SHPCC.1994.296672
   *U TENN, 1993, CS93214 U TENN
NR 23
TC 10
Z9 10
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2003
VL 49
IS 3
BP 89
EP 108
DI 10.1016/S1383-7621(03)00059-6
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734VT
UT WOS:000186079200004
DA 2024-07-18
ER

PT J
AU Meng, F
AF Meng, Fei
TI Online/offline attribute-based searchable encryption revised:
   Flexibility, security and efficiency
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE ABKS; Online/offline; Flexibility; Security; Efficiency
ID PUBLIC-KEY ENCRYPTION; KEYWORD SEARCH; CLOUD DATA; DECRYPTION
AB Attribute-based encryption with keyword search (ABKS) is a versatile public-key encryption system that supports access control and ciphertext retrieval. However, it often involves complex computations for ciphertext generation. To overcome this challenge, researchers have proposed several online/offline ABKS (OOABKS) schemes. These schemes optimize online ciphertext generation by pre-generating intermediate ciphertexts in an offline manner.However, we find some limitations of existing OOABKS schemes: (1) Some schemes lack flexibility because the intermediate ciphertext is embedded with an access structure and therefore it cannot be used to generate a final ciphertext encrypted under another access structure. (2) Other schemes fail to achieve the basic security requirement.In this work, we conduct a comprehensive analysis of existing OOABKS schemes. Next, we propose a revised OOABKS scheme that offers provable security based on the well-known Bethencourt et al.'s attribute -based encryption scheme. Our scheme retains the advantages of online/offline ciphertext generation in previous OOAKBS schemes while addressing their limitations. Experiment results show that our revised scheme achieves comparable efficiency to previous OOABKS schemes without sacrificing flexibility or security.
C1 [Meng, Fei] Yanqi Lake Beijing Inst Math Sci & Applicat, Beijing, Peoples R China.
   [Meng, Fei] Tsinghua Univ, Yau Math Sci Ctr, Beijing, Peoples R China.
C3 Yanqi Lake Beijing Institute of Mathematical Sciences & Applications;
   Tsinghua University
RP Meng, F (corresponding author), Tsinghua Univ, Yau Math Sci Ctr, Beijing, Peoples R China.
EM mengfei_sdu@163.com
CR Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Cui H, 2016, LECT NOTES COMPUT SC, V9879, P570, DOI 10.1007/978-3-319-45741-3_29
   Cui J, 2019, INFORM SCIENCES, V489, P63, DOI 10.1016/j.ins.2019.03.043
   Dong QX, 2015, INT C PAR DISTRIB SY, P298, DOI 10.1109/ICPADS.2015.45
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Fu XB, 2018, J SYST SOFTWARE, V135, P157, DOI 10.1016/j.jss.2017.10.020
   Goyal V., 2006, P 13 ACM C COMP COMM, P89, DOI DOI 10.1145/1180405.1180418
   Green Matthew., 2011, USENIX SECURITY S, V2011
   Hohenberger S, 2014, LECT NOTES COMPUT SC, V8383, P293, DOI 10.1007/978-3-642-54631-0_17
   Lai JZ, 2018, LECT NOTES COMPUT SC, V11099, P527, DOI 10.1007/978-3-319-98989-1_26
   Li HB, 2019, INFORM SCIENCES, V481, P330, DOI 10.1016/j.ins.2019.01.004
   Li HW, 2020, IEEE T CLOUD COMPUT, V8, P484, DOI 10.1109/TCC.2017.2769645
   Li HW, 2016, IEEE T DEPEND SECURE, V13, P312, DOI 10.1109/TDSC.2015.2406704
   Li HW, 2015, IEEE T EMERG TOP COM, V3, P127, DOI 10.1109/TETC.2014.2371239
   Li J, 2021, IEEE T DEPEND SECURE, V18, P460, DOI 10.1109/TDSC.2019.2894411
   Liang KT, 2016, IEEE T INF FOREN SEC, V11, P2365, DOI 10.1109/TIFS.2016.2581316
   Liang KT, 2015, IEEE T INF FOREN SEC, V10, P1981, DOI 10.1109/TIFS.2015.2442215
   Lynn B., 2013, PBC library-the pairing-based cryptography library
   Ma MM, 2018, IEEE T IND INFORM, V14, P759, DOI 10.1109/TII.2017.2703922
   Miao YB, 2023, IEEE T SERV COMPUT, V16, P525, DOI 10.1109/TSC.2021.3140098
   Miao YB, 2022, IEEE T CLOUD COMPUT, V10, P835, DOI 10.1109/TCC.2020.2989296
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1804, DOI 10.1109/TDSC.2019.2940573
   Miao YB, 2018, IEEE INTERNET THINGS, V5, P3008, DOI 10.1109/JIOT.2017.2779124
   Ning JT, 2022, IEEE T SERV COMPUT, V15, P1619, DOI 10.1109/TSC.2020.3004988
   Ning JT, 2018, IEEE T DEPEND SECURE, V15, P883, DOI 10.1109/TDSC.2016.2608343
   Ning JT, 2015, LECT NOTES COMPUT SC, V9327, P270, DOI 10.1007/978-3-319-24177-7_14
   Ning JT, 2015, IEEE T INF FOREN SEC, V10, P1274, DOI 10.1109/TIFS.2015.2405905
   Ning JT, 2014, LECT NOTES COMPUT SC, V8713, P55, DOI 10.1007/978-3-319-11212-1_4
   Niu SF, 2023, J SYST ARCHITECT, V139, DOI 10.1016/j.sysarc.2023.102889
   Qin BD, 2019, INFORM SCIENCES, V490, P74, DOI 10.1016/j.ins.2019.03.053
   Qin BD, 2018, LECT NOTES COMPUT SC, V11261, P504, DOI 10.1007/978-3-030-02641-7_25
   Rouselakis Y., 2013, P 2013 ACM SIGSAC C, P463
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Sun WH, 2016, IEEE T PARALL DISTR, V27, P1187, DOI 10.1109/TPDS.2014.2355202
   Wang HJ, 2021, IEEE T DEPEND SECURE, V18, P1307, DOI 10.1109/TDSC.2019.2916569
   Xiong L, 2022, IEEE T CLOUD COMPUT, V10, P2309, DOI 10.1109/TCC.2020.3029878
   Xu Q, 2019, FUTURE GENER COMP SY, V97, P306, DOI 10.1016/j.future.2019.02.067
   Yu Y, 2020, IEEE J SEL AREA COMM, V38, P1242, DOI 10.1109/JSAC.2020.2986620
   Zhang K, 2022, IEEE T INF FOREN SEC, V17, P1771, DOI 10.1109/TIFS.2022.3172627
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
   Zheng XY, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101666
   Zhou YY, 2023, IEEE T CLOUD COMPUT, V11, P383, DOI 10.1109/TCC.2021.3095498
   Zhou YY, 2022, INFORM SCIENCES, V604, P80, DOI 10.1016/j.ins.2022.05.007
NR 46
TC 0
Z9 0
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2024
VL 146
AR 103047
DI 10.1016/j.sysarc.2023.103047
EA DEC 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EL8K6
UT WOS:001139172000001
DA 2024-07-18
ER

PT J
AU Yang, L
   Zou, YF
   Yu, DX
   Yu, JG
AF Yang, Li
   Zou, Yifei
   Yu, Dongxiao
   Yu, Jiguo
TI Distributed Age-of-Information optimization in edge computing for
   Internet of Vehicles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Age-of-Information; Edge computing; Internet of Vehicles; Distributed
   algorithm
ID AOI MINIMIZATION
AB As an important concept to depict the freshness of an information when it arrives at the destination, the Age of-Information (AoI) and its relative scheduling works can be a very useful tool to aggregate the information from the end devices to the edge servers in Internet of Vehicles, which can strongly support those time-sensitive services in intelligent transportation system. However, most of the previous works about the AoI scheduling on edge computing are the centralized ones, rely on the reliable communications, and ignore the mobility of vehicles, which may not suit the dynamic environment in Internet of Vehicles. In this paper, we consider the AoI optimization problem in a more comprehensive vehicle model, and present a distributed AoI optimization algorithm based on a single hop end-to-edge wireless network. With an arbitrary power control technique, our algorithm reaches an asymptotically optimal performance on minimizing the expectation of AoI. Both of theoretical analysis and extensive simulations are conducted to verify the correctness and efficiency of our proposed algorithm.
C1 [Yang, Li; Zou, Yifei; Yu, Dongxiao] Shandong Univ, Inst Intelligent Comp, Sch Comp Sci & Technol, Qingdao 266237, Peoples R China.
   [Yu, Jiguo] Qilu Univ Technol, Big Data Inst, Shandong Acad Sci, Jinan 250353, Peoples R China.
   [Yu, Jiguo] Shandong Lab Comp Networks, Jinan 250014, Peoples R China.
C3 Shandong University; Qilu University of Technology
RP Zou, YF (corresponding author), Shandong Univ, Inst Intelligent Comp, Sch Comp Sci & Technol, Qingdao 266237, Peoples R China.
EM 202020632@mail.sdu.edu.cn; yfzou@sdu.edu.cn; dxyu@sdu.edu.cn;
   dxyu@sdu.edu.cn
RI yu, ya dong/KRO-7922-2024; Yu, Jiguo/I-5242-2014
OI Yu, Jiguo/0000-0001-6451-1158; Yang, Li/0009-0007-4178-8446; Zou,
   Yifei/0000-0003-4579-5380
FU National Natural Sci-ence Foundation of China (NSFC) [62102232,
   62122042, 61971269]; Shandong Science Fund for Excellent Young Scholars,
   China [2023HWYQ-007]; Natural Science Foundation of Shandong, China
   province [ZR2021QF064]
FX This work was supported in part by the National Natural Sci-ence
   Foundation of China (NSFC) under Grant 62102232, 62122042, 61971269,
   Shandong Science Fund for Excellent Young Scholars, China (No.
   2023HWYQ-007) and Natural Science Foundation of Shandong, China province
   under Grant ZR2021QF064.
CR Awerbuch B, 2008, PODC'08: PROCEEDINGS OF THE 27TH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, P45, DOI 10.1145/1400751.1400759
   Bayraktaroglu E, 2008, IEEE INFOCOM SER, P1939
   Chen C, 2023, IEEE INTERNET THINGS, V10, P3215, DOI 10.1109/JIOT.2022.3143529
   Chen C, 2022, IEEE T GREEN COMMUN, V6, P1481, DOI 10.1109/TGCN.2022.3167643
   Chen MJ, 2021, COMPUT COMMUN, V175, P1, DOI 10.1016/j.comcom.2021.04.028
   Chlebus BS, 2009, PODC'09: PROCEEDINGS OF THE 2009 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, P111, DOI 10.1145/1582716.1582738
   Clementi AEF, 2004, J PARALLEL DISTR COM, V64, P89, DOI 10.1016/j.jpdc.2003.09.002
   Cong PZ, 2019, IEEE GLOBE WORK, DOI 10.1109/gcwkshps45667.2019.9024562
   Cong PZ, 2021, IEEE T NETW SERV MAN, V18, P3583, DOI 10.1109/TNSM.2021.3059696
   Cornejo A., 2012, PODC
   Deng X., 2023, J. Syst. Archit.
   Dinitz M, 2015, LECT NOTES COMPUT SC, V9363, P513, DOI 10.1007/978-3-662-48653-5_34
   Fineman JT, 2016, PROCEEDINGS OF THE 2016 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING (PODC'16), P155, DOI 10.1145/2933057.2933091
   Goussevskaia O., 2008, DIALM POMC
   Halldórsson MM, 2020, THEOR COMPUT SCI, V811, P21, DOI 10.1016/j.tcs.2019.01.024
   He Q, 2016, 2016 14TH INTERNATIONAL SYMPOSIUM ON MODELING AND OPTIMIZATION IN MOBILE, AD HOC, AND WIRELESS NETWORKS (WIOPT), P115
   Hou XW, 2020, IEEE INTERNET THINGS, V7, P7097, DOI 10.1109/JIOT.2020.2982292
   Kadota I, 2018, IEEE INFOCOM SER, P1853
   Kadota I, 2016, ANN ALLERTON CONF, P844, DOI 10.1109/ALLERTON.2016.7852321
   Kaul S, 2012, IEEE INFOCOM SER, P2731, DOI 10.1109/INFCOM.2012.6195689
   Kuhn F., 2004, MOBICOM
   Kuhn F, 2010, ACM S THEORY COMPUT, P513
   Kuhn F, 2009, PODC'09: PROCEEDINGS OF THE 2009 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, P330, DOI 10.1145/1582716.1582794
   Lv HT, 2021, IEEE J SEL AREA COMM, V39, P1277, DOI 10.1109/JSAC.2021.3065078
   Motwani Rajeev, 1995, RANDOMIZED ALGORITHM
   Peng YF, 2022, J SYST ARCHITECT, V126, DOI 10.1016/j.sysarc.2022.102505
   Richa A, 2011, INT CON DISTR COMP S, P507, DOI 10.1109/ICDCS.2011.8
   Salman SM, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102358
   Schneider J., 2009, PODC
   Talak R, 2020, IEEE ACM T NETWORK, V28, P15, DOI 10.1109/TNET.2019.2946481
   Talak R, 2017, ANN ALLERTON CONF, P486, DOI 10.1109/ALLERTON.2017.8262777
   Wang LL, 2023, J SYST ARCHITECT, V141, DOI 10.1016/j.sysarc.2023.102902
   Wang LL, 2023, IEEE T INTELL TRANSP, V24, P10012, DOI 10.1109/TITS.2023.3274307
   Wu Y., 2022, Elsevier High-Confid. Comput., V2
   Xia Q., 2021, Elsevier High-Confid. Comput., V1
   Yu DX, 2021, IEEE INTERNET THINGS, V8, P15160, DOI 10.1109/JIOT.2020.3038595
   Yu DX, 2019, INT PARALL DISTRIB P, P835, DOI 10.1109/IPDPS.2019.00092
   Yu DX, 2017, INT PARALL DISTRIB P, P337, DOI 10.1109/IPDPS.2017.78
   Zeng PJ, 2022, IEEE T GREEN COMMUN, V6, P1635, DOI 10.1109/TGCN.2022.3172367
   Zhao L., 2023, IEEE T MOBILE COMPUT
   Zhu J., 2022, arXiv
   Zhu TX, 2023, IEEE T MOBILE COMPUT, V22, P1343, DOI 10.1109/TMC.2021.3106013
   Zhu XY, 2022, IEEE T INTELL TRANSP, V23, P2422, DOI 10.1109/TITS.2021.3114295
   Zou P, 2021, IEEE ACM T NETWORK, V29, P949, DOI 10.1109/TNET.2021.3053937
   Zou YF, 2022, TSINGHUA SCI TECHNOL, V27, P257, DOI 10.26599/TST.2021.9010011
   Zou YF, 2019, IEEE INFOCOM SER, P1027, DOI [10.1109/infocom.2019.8737477, 10.1109/INFOCOM.2019.8737477]
NR 46
TC 2
Z9 2
U1 3
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 103000
DI 10.1016/j.sysarc.2023.103000
EA OCT 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X3DJ6
UT WOS:001097289600001
DA 2024-07-18
ER

PT J
AU Bellassai, D
   Biondi, A
   Biasci, A
   Morelli, B
AF Bellassai, Davide
   Biondi, Alessandro
   Biasci, Alessandro
   Morelli, Bruno
TI Supporting logical execution time in multi-core POSIX systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE LET; POSIX; Multicore; Logical execution time; Real-time; Embedded
   systems
AB Safety-critical automotive applications require predictable and deterministic execution to not miss the timing requirements. Logical Execution Time (LET) is a paradigm already established in the automotive industry to improve the predictability and correctness of time-critical applications. Despite LET being already part of the AUTOSAR Classic standard, no prior work has addressed the design of this model on POSIX-based operating systems, which will be the base of next-generation automotive Electronic Control Units (ECUs). This paper proposes and discusses possible LET design approaches for these novel systems. Different implementations are then evaluated and compared through the WATERS Challenge automotive application running on a multi-core heterogeneous hardware platform.
C1 [Bellassai, Davide; Biondi, Alessandro] Scuola Super Sant Anna, Pisa, Italy.
   [Bellassai, Davide; Biasci, Alessandro; Morelli, Bruno] Huawei Res Ctr, Pisa, Italy.
C3 Scuola Superiore Sant'Anna
RP Bellassai, D; Biondi, A (corresponding author), Scuola Super Sant Anna, Pisa, Italy.
EM davide.bellassai@huawei.com; alessandro.biondi@santannapisa.it
RI Biondi, Alessandro/KDO-0511-2024
OI Biondi, Alessandro/0000-0002-6625-9336
CR [Anonymous], 2017, WATERS industrial challenge
   AUTOSAR, Autosar classic
   AUTOSAR, Specification of timing extensions
   AUTOSAR, The AUTOSAR standard
   AUTOSAR, Autosar adaptive
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Baruah S, 1999, REAL-TIME SYST, V17, P5, DOI 10.1023/A:1008030427220
   Beckert M., 2018, INT WORKSHOP NEW PLA
   Beckert M, 2016, IEEE INT C EMERG
   Biondi A, 2018, IEEE REAL TIME, P240, DOI 10.1109/RTAS.2018.00032
   Cervin A., 2002, P 2 WORKSHOP REAL TI
   Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   Eugster PT, 2003, ACM COMPUT SURV, V35, P114, DOI 10.1145/857076.857078
   Gemlau KB, 2021, ACM TRANS CYBER-PHYS, V5, DOI 10.1145/3381847
   Hennig Julien, 2016, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). Proceedings, DOI 10.1109/RTAS.2016.7461355
   Henzinger TA, 2003, IEEE CONTR SYST MAG, V23, P50, DOI 10.1109/MCS.2003.1172829
   Henzinger Thomas A., 2001, LNCS, V2211, P166
   IEEE, Std 1003.13-2003 Standardized Application Environment Profile (AEP)-POSIX(TM) Realtime and Embedded Application Support
   Kirsch C.M., 2012, Advances in Real-Time Systems (to Georg Farber on the occasion of his appointment as Professor Emeritus at TU Munchen after leading the Lehrstuhl fur Realzeit-Computersysteme for 34 illustrious years, P103
   Kluge F., 2016, SIGBED Rev., V13, P61, DOI [10.1145/3015037.3015047, DOI 10.1145/3015037.3015047]
   Kluge F, 2014, INT SYMP OBJECT COMP, P238, DOI 10.1109/ISORC.2014.30
   Kohler L., 2022, ACM Trans. Embedded Comput. Syst.
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lohstroh M, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3448128
   Menard C, 2020, DES AUT TEST EUROPE, P822, DOI 10.23919/DATE48585.2020.9116430
   Resmerita S, 2015, 2015 IEEE 18th International Symposium on Real-Time Distributed Computing (ISORC), P1, DOI 10.1109/ISORC.2015.36
   Scordino C, 2022, IEEE ACCESS, V10, P109626, DOI 10.1109/ACCESS.2022.3213664
   Wentzlaff David, 2009, Operating Systems Review, V43, P76, DOI 10.1145/1531793.1531805
   Yano A., 2022, J. Inf. Process., V30, P646
   Yano A, 2021, IEEE ACM DIS SIM, DOI 10.1109/DS-RT52167.2021.9576147
   Zmaranda D., 2009, J. Comput. Sci. Control Syst., P83
   US
NR 32
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 102987
DI 10.1016/j.sysarc.2023.102987
EA OCT 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FZ1L3
UT WOS:001149584300001
DA 2024-07-18
ER

PT J
AU Zhang, Y
   Zheng, Y
   Ling, YH
   Meng, HT
   Chen, G
AF Zhang, Yu
   Zheng, Yi
   Ling, Yehua
   Meng, Haitao
   Chen, Gang
TI A robust and real-time DNN-based multi-baseline stereo accelerator in
   FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Stereo vision; Hardware accelerator; Real-time; Resource-efficient; BNN
ID DEPTH ESTIMATION
AB Stereo vision is essential to many robotic applications such as obstacle avoidance and 3D mapping in autonomous-driving cars, requiring substantial design efforts to achieve an appropriate balance between robustness and speed. Currently, most existing solutions for stereo vision accelerators are designed under twocamera stereo setups using handcrafted features for stereo estimation. This setup generally suffers from several drawbacks, including limited sensing range and high error rates. To resolve the above issues, we present a deep neural network based multi-baseline stereo accelerator for resource-constrained FPGAs, called Ultra-Stereo, that provides a robust and real-time solution for depth sensing. In Ultra-Stereo, binary neural network (BNN) is leveraged to obtain discriminative feature descriptors while a dynamic weighted cost fusion strategy helps to suppress the local minima in the matching cost function which effectively avoids incorrect stereo estimates. In addition, we provide a set of optimized hardware modules for Ultra-Stereo to estimate the depth map from multi-cameras in real-time. To process the data streams from multi-cameras efficiently, we first propose specific multi-baseline fusion hardware architectures against shorter and larger baseline stereo pairs. Then a time-sharing BNN is used to bridge the gap between processing speed and resource efficiency. Evaluation results demonstrate that Ultra-Stereo achieves higher matching accuracy while guaranteeing real-time responsiveness when compared with existing solutions.
C1 [Zhang, Yu; Zheng, Yi; Ling, Yehua; Meng, Haitao; Chen, Gang] Sun Yat sen Univ, Guangzhou, Peoples R China.
C3 Sun Yat Sen University
RP Chen, G (corresponding author), Sun Yat sen Univ, Guangzhou, Peoples R China.
EM cheng83@mail.sysu.edu.cn
CR Campos C, 2021, IEEE T ROBOT, V37, P1874, DOI 10.1109/TRO.2021.3075644
   Chang Q, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102366
   Chang Q, 2018, IEEE ACCESS, V6, P42030, DOI 10.1109/ACCESS.2018.2859445
   Chen G, 2020, IEEE T COMPUT AID D, V39, P4179, DOI 10.1109/TCAD.2020.3012864
   Chen G, 2020, IEEE T PARALL DISTR, V31, P2896, DOI 10.1109/TPDS.2020.3006238
   da Silveira TLT, 2019, 2019 26TH IEEE CONFERENCE ON VIRTUAL REALITY AND 3D USER INTERFACES (VR), P9, DOI [10.1109/VR.2019.8798281, 10.1109/vr.2019.8798281]
   Denker K., 2011, ACCURATE REAL TIME M
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Drouin MA, 2005, FIFTH INTERNATIONAL CONFERENCE ON 3-D DIGITAL IMAGING AND MODELING, PROCEEDINGS, P540, DOI 10.1109/3DIM.2005.40
   Fan R, 2018, IEEE CONF IMAGING SY, P63
   Feng Y, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P643, DOI 10.1145/3352460.3358253
   Gao T, 2021, 2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), DOI 10.1109/AICAS51828.2021.9458401
   Geiger A, 2012, PROC CVPR IEEE, P3354, DOI 10.1109/CVPR.2012.6248074
   Hartley R, 2003, MULTIPLE VIEW GEOMET, DOI 10.1016/S0143-8166(01)00145-2
   Hirschmüller H, 2008, IEEE T PATTERN ANAL, V30, P328, DOI 10.1109/TPAMl.2007.1166
   Honegger D., 2017, 2017 IEEE INT C ROB
   Jung S.-H., 2003, OCCLUSION DETECTION
   Kallwies J, 2020, IEEE WINT CONF APPL, P192, DOI 10.1109/WACV45572.2020.9093372
   Kumar A, 2018, IEEE COMPUT SOC CONF, P1924, DOI 10.1109/CVPRW.2018.00238
   Li JK, 2022, PROC CVPR IEEE, P16242, DOI 10.1109/CVPR52688.2022.01578
   Li Y, 2021, IEEE T IMAGE PROCESS, V30, P2288, DOI 10.1109/TIP.2021.3051761
   Ling YH, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102110
   Mei X, 2011, 2011 IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION WORKSHOPS (ICCV WORKSHOPS)
   Meng H., J FIELD ROBOT
   Milella A, 2014, INTEL SERV ROBOT, V7, P79, DOI 10.1007/s11370-014-0146-x
   Min F, 2021, IEEE T CIRCUITS-I, V68, P4207, DOI 10.1109/TCSI.2021.3101296
   Mur-Artal R, 2017, IEEE T ROBOT, V33, P1255, DOI 10.1109/TRO.2017.2705103
   Doval GN, 2019, IEEE INT C INTELL TR, P1411, DOI [10.1109/itsc.2019.8916958, 10.1109/ITSC.2019.8916958]
   OKUTOMI M, 1993, IEEE T PATTERN ANAL, V15, P353, DOI 10.1109/34.206955
   Sanket NJ, 2021, IEEE INT CONF ROBOT, P413, DOI 10.1109/ICRA48506.2021.9561116
   Wang HL, 2021, IEEE ROBOT AUTOM LET, V6, P4353, DOI 10.1109/LRA.2021.3068108
   Wang HY, 2022, IEEE T CIRCUITS-I, V69, P2893, DOI 10.1109/TCSI.2022.3161266
   Xilinx, 2023, ZYNQ 7000 SOC
   Yang GS, 2019, PROC CVPR IEEE, P5510, DOI 10.1109/CVPR.2019.00566
   Yuan WH, 2020, IEEE ROBOT AUTOM LET, V5, P3113, DOI 10.1109/LRA.2020.2974422
NR 35
TC 0
Z9 0
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102966
DI 10.1016/j.sysarc.2023.102966
EA AUG 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S0SU6
UT WOS:001068361700001
DA 2024-07-18
ER

PT J
AU Lu, JY
   Peng, ZX
   Yang, SC
   Ma, Y
   Wang, R
   Pang, ZW
   Feng, XJ
   Chen, YY
   Cao, YG
AF Lu, Jiayi
   Peng, Zhaoxia
   Yang, Shichun
   Ma, Yuan
   Wang, Rui
   Pang, Zhaowen
   Feng, Xinjie
   Chen, Yuyi
   Cao, Yaoguang
TI A review of sensory interactions between autonomous vehicles and drivers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Human-machine interactions; Sensory; Autonomous vehicles; Architecture
ID ACTIVE NOISE-CONTROL; AUGMENTED-REALITY; INTELLIGENT VEHICLES;
   MONITORING-SYSTEM; ROAD NOISE; E-NOSE; RECOGNITION; SOUND; OPTIMIZATION;
   PERFORMANCE
AB Nowadays, human-oriented has already become the direction of the development of the intelligent vehicle, among which, the cabin, in constant contact with drivers, is getting more and more attention. Intelligent assisted systems have alleviated the burden on drivers during long journeys and provided a remedy for operational errors. As the trend towards increasingly intelligent vehicles, the issue of human-machine codriving is receiving attention from scientific researchers. The technologies of human-machine interactions usually contain two parts, the human-to-vehicle and vehicle-to-human. This paper analyzes the potential innovation of human-machine systems from the perspective of human sensing, including visual, auditory, tactile, and olfactory. Based on the review of human-machine technologies, the current intelligentization of vehicles is divided into driver interaction and crew service systems. Then, the structure of a future intelligent interaction system considering multi-sensing is proposed and further discussed. Finally, by analyzing the relationship between the system for human and autonomous systems, a classification of the intelligence level for interaction systems is presented.
C1 [Lu, Jiayi; Peng, Zhaoxia; Yang, Shichun; Ma, Yuan; Wang, Rui; Pang, Zhaowen; Feng, Xinjie; Chen, Yuyi] Beihang Univ, Sch Transportat Sci & Engn, Xueyuan St, Beijing 100083, Peoples R China.
   [Cao, Yaoguang] Beihang Univ, Res Inst Frontier Sci, Xueyuan St, Beijing 100083, Peoples R China.
C3 Beihang University; Beihang University
RP Cao, YG (corresponding author), Beihang Univ, Res Inst Frontier Sci, Xueyuan St, Beijing 100083, Peoples R China.
EM caoyaoguang@buaa.edu.cn
RI yang, ying/KHW-9378-2024; Li, Bo/KHX-7246-2024; ZHANG,
   JING/KHY-1073-2024
OI Pang, Zhaowen/0009-0009-8656-9890
FU National Key Ramp;D Program of China [2022YFB2503300]
FX This work is supported by the National Key R&D Program of China (Grant
   No. 2022YFB2503300.)
CR Abdulazim A., 2021, PUTTING SAFETY INTEN, DOI [10.4271/2021-01-0196, DOI 10.4271/2021-01-0196]
   Altché F, 2017, IEEE INT C INTELL TR
   Andreeva S., 2022, RES MARKETING TECHNO
   [Anonymous], 2015, 2015 ROAD SAFETY SIM
   [Anonymous], 2018, Computational analysis of sound scenes and events, DOI DOI 10.1007/978-3-319-63450-0
   Bachute MR, 2021, MACH LEARN APPL, V6, DOI 10.1016/j.mlwa.2021.100164
   Baofeng Ji, 2020, IEEE Communications Standards Magazine, V4, P34, DOI 10.1109/MCOMSTD.001.1900053
   Batra EK, 2015, J PEDIATR-US, V167, P183, DOI 10.1016/j.jpeds.2015.03.044
   Bergasa LM, 2014, IEEE INT VEH SYM, P240, DOI 10.1109/IVS.2014.6856461
   [王宏雁 Wang Hongyan], 2019, [中国公路学报, China Journal of Highway and Transport], V32, P1
   Brianza G, 2022, ACM T COMPUT-HUM INT, V29, DOI 10.1145/3526950
   BROWN ID, 1965, ERGONOMICS, V8, P475, DOI 10.1080/00140136508930828
   Burczyk C., 2013, AUTO TECH REV, V2, P38, DOI [10.1365/s40112-013-0492-7, DOI 10.1365/S40112-013-0492-7]
   Burnett G., 2013, Proceedings of the 5th International Conference on Automotive User Interfaces and Interactive Vehicular ApplicationsACM, P22, DOI DOI 10.1145/2516540.2516545
   Burnett K, 2019, 2019 16TH CONFERENCE ON COMPUTER AND ROBOT VISION (CRV 2019), P209, DOI 10.1109/CRV.2019.00036
   Chen H, 2022, IEEE T BIOMED CIRC S, V16, P169, DOI 10.1109/TBCAS.2022.3166530
   Chen QP, 2021, SENSOR ACTUAT A-PHYS, V319, DOI 10.1016/j.sna.2021.112566
   Chiariotti P, 2018, APPL ACOUST, V129, P47, DOI 10.1016/j.apacoust.2017.07.009
   Chillakuru T.R., 2022, THESIS WICHITA STATE
   Ching-Han Yang, 2016, 2016 13th IEEE Annual Consumer Communications & Networking Conference (CCNC), P1, DOI 10.1109/CCNC.2016.7444722
   Choi PG, 2022, SCI REP-UK, V12, DOI 10.1038/s41598-022-18117-8
   Deng Q, 2022, IEEE T INTELL VEHICL, V7, P21, DOI 10.1109/TIV.2021.3065933
   Dhanaji D.U., 2022, NOISE CONTROL ELECT
   Dong YC, 2011, IEEE T INTELL TRANSP, V12, P596, DOI 10.1109/TITS.2010.2092770
   Doukas C., 2008, P ACM PETRA, P1
   Doukas C., 2009, J INFORM TECH HEALTH, V7, P111
   Doukas CN, 2011, IEEE T INF TECHNOL B, V15, P277, DOI 10.1109/TITB.2010.2091140
   Duarte F, 2018, J URBAN TECHNOL, V25, P3, DOI 10.1080/10630732.2018.1493883
   Fan H, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19030685
   Feldman V, 2020, ACM S THEORY COMPUT, P954, DOI 10.1145/3357713.3384290
   Fuller Helen, 2008, Proceedings of the Human Factors and Ergonomics Society. 52nd Annual Meeting, P1893, DOI 10.1518/107118108X350177
   Gad S, 2017, J VIB CONTROL, V23, P1248, DOI 10.1177/1077546315591620
   Gaffary Y., 2018, Frontiers in ICT, V5, DOI [DOI 10.3389/FICT.2018.00005, 10.3389/fict.2018.00005/full]
   Gan C, 2019, IEEE I CONF COMP VIS, P7052, DOI 10.1109/ICCV.2019.00715
   Gao BY, 2020, IEEE SYS MAN CYBERN, P1316, DOI [10.1109/smc42975.2020.9283161, 10.1109/SMC42975.2020.9283161]
   Gorbunov AL, 2014, AEROSP SCI TECHNOL, V38, P116, DOI 10.1016/j.ast.2014.08.002
   Grabe V, 2018, BIOSYSTEMS, V164, P94, DOI 10.1016/j.biosystems.2017.10.010
   Greifenstein R., 2020, ATZELECTRON WORLDWID, V15, P46
   Grumiaux PA, 2022, J ACOUST SOC AM, V152, P107, DOI 10.1121/10.0011809
   Gu XG, 2015, STRUCT MULTIDISCIP O, V51, P533, DOI 10.1007/s00158-014-1150-7
   Guo H., 2022, PROC ISCSLP
   Gust P, 2019, ADV INTELL SYST, V880, P856, DOI 10.1007/978-3-030-02686-8_64
   Haid M, 2019, I SYMP CONSUM ELECTR
   Hasegawa S., 1992, The development of an active noise control system for automobiles (0148-7191)
   Hogema JH, 2009, IEEE T HAPTICS, V2, P181, DOI 10.1109/ToH.2009.35
   Hwang S., 2010, proceedings of PERCOM'10, P660
   Jang Y, 2015, ASIAPAC SIGN INFO PR, P1241, DOI 10.1109/APSIPA.2015.7415472
   Jing CH, 2022, TRAFFIC INJ PREV, V23, P277, DOI 10.1080/15389588.2022.2055752
   Kalra P, 2023, IETE TECH REV, V40, P303, DOI 10.1080/02564602.2022.2100493
   Karali S, 2017, ERGONOMICS, V60, P533, DOI 10.1080/00140139.2016.1182648
   Kashevnik A, 2020, IEEE SENS J, V20, P6701, DOI 10.1109/JSEN.2020.2975382
   Kawamura R, 2011, IEEE INT C INTELL TR, P1710, DOI 10.1109/ITSC.2011.6082947
   Keller A, 2011, FRONT PSYCHOL, V2, DOI 10.3389/fpsyg.2011.00380
   Kern D, 2009, LECT NOTES COMPUT SC, V5538, P42, DOI 10.1007/978-3-642-01516-8_5
   Kettle L, 2022, SAFETY, V8, DOI 10.3390/safety8040084
   Khayyam H., 2020, NONLINEAR APPROACHES, P39, DOI DOI 10.1007/978-3-030-18963-1_2
   Kim C, 2021, BIOSENSORS-BASEL, V11, DOI 10.3390/bios11090337
   Geok TK, 2021, APPL SCI-BASEL, V11, DOI 10.3390/app11010279
   Kodera Kenji, 2007, 2007 IEEE Intelligent Transportation Systems Conference, P1054, DOI 10.1109/ITSC.2007.4357768
   Kuo SM, 1999, P IEEE, V87, P943, DOI 10.1109/5.763310
   Kurebayashi I., 2023, INT THINGS, V22
   Langlois S, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P1571, DOI 10.1109/ITSC.2016.7795767
   Lashkov I., 2022, INTELLIGENT SYSTEMS, V2, P574, DOI [10.1007/978-3-030-82196-8_42, DOI 10.1007/978-3-030-82196-8_42]
   Le Coz M., 2022, EMOTIONIMX CONSIDERI
   Lee D, 2017, IEEE INT C INTELL TR
   Liaw P, 2019, PEDIATRICS, V144, DOI 10.1542/peds.2018-2576
   Lindenmaier L, 2019, INT SYMP COMP INTELL, P199, DOI [10.1109/CINTI-MACRo49179.2019.9105224, 10.1109/cinti-macro49179.2019.9105224]
   Liu MW, 2022, NAT COMMUN, V13, DOI 10.1038/s41467-021-27672-z
   Lu JY, 2023, APPL SCI-BASEL, V13, DOI 10.3390/app13074099
   Ludewig T., 2012, ATZ WORLDWIDE, V114, P36
   Luo YY, 2021, PROC CVPR IEEE, P11250, DOI 10.1109/CVPR46437.2021.01110
   Luo YY, 2021, NAT ELECTRON, V4, P193, DOI 10.1038/s41928-021-00558-0
   [马锦飞 Ma Jinfei], 2014, [心理科学进展, Advances in Psychological Science], V22, P782
   Ma XD, 2021, IEEE ACCESS, V9, P129951, DOI 10.1109/ACCESS.2021.3112240
   Makhija H., 2019, REV VOICE CONTROL HO
   Marburg S, 2002, ARCH COMPUT METHOD E, V9, P291, DOI 10.1007/BF03041465
   Marques I, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11050766
   Messaoud K, 2021, IEEE T INTELL VEHICL, V6, P175, DOI 10.1109/TIV.2020.2991952
   Minaee S, 2022, IEEE T PATTERN ANAL, V44, P3523, DOI 10.1109/TPAMI.2021.3059968
   Moray N., 2004, HUM PERFORM SITUAT A
   Moslemi N, 2021, CONCURR COMP-PRACT E, V33, DOI 10.1002/cpe.6475
   Murali PK, 2022, ADV INTELL SYST-GER, V4, DOI 10.1002/aisy.202100122
   Nascimento AM, 2020, IEEE T INTELL TRANSP, V21, P4928, DOI 10.1109/TITS.2019.2949915
   Nibbe N, 2017, SPRINGER HBK, P1053
   Orasanu J.M., 2017, DECISION MAKING AVIA, P103
   OVR, 2022, ABOUT US
   Qi A, 2023, IEEE WIREL COMMUN, V30, P106, DOI 10.1109/MWC.012.2100656
   Rafaely B, 2005, IEEE T SPEECH AUDI P, V13, P135, DOI 10.1109/TSA.2004.839244
   Rao MD, 2003, J SOUND VIB, V262, P457, DOI 10.1016/S0022-460X(03)00106-8
   Samarasinghe PN, 2016, IEEE SIGNAL PROC MAG, V33, P61, DOI 10.1109/MSP.2016.2601942
   San Vito PD, 2019, CHI 2019: PROCEEDINGS OF THE 2019 CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, DOI 10.1145/3290605.3300440
   Sankaran S, 2012, SENSOR ACTUAT B-CHEM, V171, P1, DOI 10.1016/j.snb.2012.03.029
   Sano H, 2001, IEEE T SPEECH AUDI P, V9, P755, DOI 10.1109/89.952494
   Sharan RV, 2016, NEUROCOMPUTING, V200, P22, DOI 10.1016/j.neucom.2016.03.020
   Shepherd GM, 2006, NATURE, V444, P316, DOI 10.1038/nature05405
   Shi WJ, 2017, INTEGRATION, V59, P148, DOI 10.1016/j.vlsi.2017.07.007
   Simmons S., 2016, SYSTEMATIC REV METAA, DOI [10.11575/PRISM/25733, DOI 10.11575/PRISM/25733]
   Smyth CC, 1999, HUM FAC ERG SOC P, P1045
   Soliman D., 2020, THESIS POLITECNICO T
   Stateczny A, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21196586
   Sudo Y, 2019, IEEE INT C INT ROBOT, P5340, DOI [10.1109/iros40897.2019.8967954, 10.1109/IROS40897.2019.8967954]
   Sun GH, 2015, NOISE CONTROL ENG J, V63, P72, DOI 10.3397/1/376308
   Sun XH, 2018, LECT NOTES COMPUT SC, V10902, P440, DOI 10.1007/978-3-319-91244-8_35
   Sun YX, 2018, IEEE T IND ELECTRON, V65, P6403, DOI 10.1109/TIE.2017.2786219
   Tamamura M., 1996, JSAE Review, V17, P37
   Tan JZ, 2020, ARTIF INTELL AGR, V4, P104, DOI 10.1016/j.aiia.2020.06.003
   Tan ZY, 2022, IEEE T INTELL TRANSP, V23, P13954, DOI 10.1109/TITS.2021.3127217
   Tengilimoglu O, 2023, TRANSPORT POLICY, V133, P209, DOI 10.1016/j.tranpol.2023.02.001
   Toffin D, 2007, VEHICLE SYST DYN, V45, P375, DOI 10.1080/00423110601058874
   Tong W, 2019, IEEE ACCESS, V7, P10823, DOI 10.1109/ACCESS.2019.2891073
   Tran VT, 2020, IEEE ACCESS, V8, P75702, DOI 10.1109/ACCESS.2020.2988986
   Tsoli S, 2018, BMJ OPEN, V8, DOI 10.1136/bmjopen-2017-018974
   Vasconez JP, 2019, BIOSYST ENG, V179, P35, DOI 10.1016/j.biosystemseng.2018.12.005
   Wang FH, 2021, J ELECTRON INF TECHN, V43, P1389, DOI 10.11999/JEIT200065
   Wang MJ, 2017, PROCEEDINGS OF THE 2017 ACM SIGCHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI'17), P2814, DOI 10.1145/3025453.3025634
   Wang W, 2019, 12TH ACM INTERNATIONAL CONFERENCE ON PERVASIVE TECHNOLOGIES RELATED TO ASSISTIVE ENVIRONMENTS (PETRA 2019), P36, DOI 10.1145/3316782.3321521
   Wu S., 2023, SPIE, V12609, P600
   Xing Y, 2019, IEEE T VEH TECHNOL, V68, P5379, DOI 10.1109/TVT.2019.2908425
   Yöntem AÖ, 2021, IEEE VEH TECHNOL MAG, V16, P83, DOI 10.1109/MVT.2020.3013832
   Yu T, 2010, INT CONF ACOUST SPEE, P2834, DOI 10.1109/ICASSP.2010.5496189
   Yuanyuan S., 2021, Virt Real Intell Hardw, V3, P183, DOI [DOI 10.1016/J.VRIH.2021.05.001, 10.1016/j.vrih.2021.05.001]
   Yue YM, 2022, APPL MATER TODAY, V27, DOI 10.1016/j.apmt.2022.101440
   Zepf S, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3388790
   Zexin Chen, 2021, 2021 IEEE 4th International Conference on Electronics Technology (ICET), P790, DOI 10.1109/ICET51757.2021.9451088
   Zhaojun Lu, 2019, IEEE Transactions on Intelligent Transportation Systems, V20, P760, DOI 10.1109/TITS.2018.2818888
   Zhou CX, 2020, MATH PROBL ENG, V2020, DOI 10.1155/2020/7268963
   Zhu H, 2017, IEEE T INTELL TRANSP, V18, P2584, DOI 10.1109/TITS.2017.2658662
NR 127
TC 7
Z9 7
U1 52
U2 85
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102932
DI 10.1016/j.sysarc.2023.102932
EA JUL 2023
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N5MA2
UT WOS:001037439100001
OA hybrid
DA 2024-07-18
ER

PT J
AU Xiao, C
   Tang, M
   Guilley, S
AF Xiao, Chong
   Tang, Ming
   Guilley, Sylvain
TI Exploiting the microarchitectural leakage of prefetching activities for
   side-channel attacks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Microarchitectural leakage; Hardware prefetcher; Reverse-engineer;
   Side-Channel Attack; AES
ID CACHE TIMING ANALYSIS
AB Microarchitectural optimizations are designed to maximize CPU usage from all aspects of instruction execution. While they effectively shorten the overall timing of execution by executing instructions or load data speculatively, observable traces, which can be used to infer sensitive information about programs on the fly, are left behind. The Instruction Pointer (IP) based stride prefetcher is implemented by Intel since Sandy Bridge, which uses sequential load history to determine whether to fetch additional lines in advance. Shin et al. (2018) discovered that lines near the lookup table are prefetched by the IP-based stride prefetcher, and they conducted side-channel attack on ECDH in face of constant-time algorithm. Their exploitation of prefetching leakage leverage secret bits which directly relate to prefetching themselves, hence such attacks cannot be applied to algorithms without bit-dependent control/data flow, e.g., AES. @We believe the potential of prefetching leakage is not fully explored as many details of prefetcher implementation are unrevealed. Understanding how the prefetching works will help us to construct more powerful attacks. Motivated by this, we reverse-engineer three prefetching rules of IP-based stride prefetcher. A novel side-channel attack to recover the secret key of AES-128 is proposed to exemplify the exploitation, in which 3 or 4 consecutive bytes of the secret key are inferred according to observed prefetching activities combined with our concluded rules. Other unknown bytes can be complemented one at a time iteratively with our complement method. Besides, we verify that little interference is introduced by delaying the probing phase. In that case, it is rather reasonable and practical to schedule probing after the entire encryption is completed, instead of the first round where attackers need to interrupt the execution of encryption. Based on the inference, our side-channel attack successfully recovered all bytes of the secret key of AES-128. The microarchitectural leakage of prefetching activities is proved to contribute in terms of direct sensitive information recovery when detailed prefetching mechanisms are offered.
C1 [Xiao, Chong; Tang, Ming] Wuhan Univ, Sch Cyber Sci & Engn, Key Lab Aerosp Informat Secur & Trusted Comp, Minist Educ, Wuhan 430070, Peoples R China.
   [Guilley, Sylvain] Secure IC SAS, F-75015 Paris, France.
   [Guilley, Sylvain] Inst Polytech Paris, TELECOM Paris, F-91120 Paris, France.
C3 Wuhan University; IMT - Institut Mines-Telecom; Institut Polytechnique
   de Paris; Telecom Paris
RP Tang, M (corresponding author), Wuhan Univ, Sch Cyber Sci & Engn, Key Lab Aerosp Informat Secur & Trusted Comp, Minist Educ, Wuhan 430070, Peoples R China.
EM xiaoch@whu.edu.cn; m.tang@126.com; sylvain.guilley@secure-ic.com
RI Xiao, Chong/HZK-4326-2023
OI Xiao, Chong/0000-0002-8413-4430
FU National Key R&D Program of China [2022YFB3103800]; National Natural
   Science Foundation of China [61972295]
FX This work was supported in part by the National Key R&D Program of China
   (No. 2022YFB3103800) , the National Natural Science Foundation of China
   (No. 61972295) .
CR Aciiçmez O, 2007, CSAW'07: PROCEEDINGS OF THE 2007 ACM COMPUTER SECURITY ARCHITECTURE WORKSHOP, P11
   Aciiçmez O, 2007, LECT NOTES COMPUT SC, V4377, P271
   Aciiçmez O, 2006, LECT NOTES COMPUT SC, V4307, P112
   [Anonymous], 2005, 180333 ISOIEC
   BAER JL, 1991, SUPERCOMPUTING 91, P176
   Bernstein D. J., 2005, CACHE TIMING ATTACKS
   Bhattacharya S, 2012, 2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE WORKSHOPS, P17, DOI 10.1109/MICROW.2012.13
   Bhattacharya Sarani, 2016, P HARDW ARCH SUPP SE, DOI [10.1145/2948618.2948624, DOI 10.1145/2948618.2948624]
   Bonneau J, 2006, LECT NOTES COMPUT SC, V4249, P201
   Brumley BB, 2009, LECT NOTES COMPUT SC, V5912, P667, DOI 10.1007/978-3-642-10366-7_39
   CHEN TF, 1995, IEEE T COMPUT, V44, P609, DOI 10.1109/12.381947
   Chen Y., 2021, Leaking control flow information via the hardware prefetcher
   Cronin P, 2019, PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P101, DOI 10.1109/HST.2019.8741033
   Daemen J., 1999, AES proposal: Rijndael
   Doweck J., 2006, Inside Intel Core Microarchitecture and Smart Memory Access
   Fang Z., 2015, ACM T ARCHIT CODE OP, V11, P1
   Fu J. W. C., 1992, SIGMICRO Newsletter, V23, P102
   Grabher P, 2007, LECT NOTES COMPUT SC, V4887, P170
   Gullasch D, 2011, P IEEE S SECUR PRIV, P490, DOI 10.1109/SP.2011.22
   Henricksen M, 2010, LECT NOTES COMPUT SC, V6168, P53, DOI 10.1007/978-3-642-14081-5_4
   Ibrahim A., 2022, P 2022 ACM SIGSAC C, P1489
   Intel, 2010, BENCHM COD EX TIM IN
   Intel Corporation, 2018, Intel 64 and IA-32 architectures optimization reference manual
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Leander G, 2009, LECT NOTES COMPUT SC, V5921, P433, DOI 10.1007/978-3-642-10868-6_26
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Neve Michael., 2006, ACM Symposium on Information, Computer and Communications Security, ASIACCS'06, P369
   OpenSSL, 2022, OPENSSL CRYPT SSL TL
   Oren Y, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1406, DOI 10.1145/2810103.2813708
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Page D., 2002, 2002169 IACR CRYPT E, P1
   Percival C., 2005, Cache Missing for Fun and Profit
   Rebeiro C, 2009, LECT NOTES COMPUT SC, V5922, P104, DOI 10.1007/978-3-642-10628-6_7
   Rohan A., 2020, 2020 IEEE EUR S SEC, P682
   Shin Y, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P131, DOI 10.1145/3243734.3243736
   software.intel, DISCLOSURE HW PREFET
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
   Tiri K, 2007, LECT NOTES COMPUT SC, V4593, P399
   Tromer E, 2010, J CRYPTOL, V23, P37, DOI 10.1007/s00145-009-9049-y
   Tsunoo Y, 2003, LECT NOTES COMPUT SC, V2779, P62, DOI 10.1007/978-3-540-45238-6_6
   Yarom Y, 2017, J CRYPTOGR ENG, V7, P99, DOI 10.1007/s13389-017-0152-y
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
   Zenner E, 2009, LECT NOTES COMPUT SC, V5381, P199, DOI 10.1007/978-3-642-04159-4_13
NR 44
TC 3
Z9 3
U1 2
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2023
VL 139
AR 102877
DI 10.1016/j.sysarc.2023.102877
EA APR 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G4XJ7
UT WOS:000989199500001
DA 2024-07-18
ER

PT J
AU Thieu, NV
   Mirjalili, S
AF Thieu, Nguyen Van
   Mirjalili, Seyedali
TI MEALPY: An open-source library for latest meta-heuristic algorithms in
   Python
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Meta-heuristic algorithms; Nature-inspired algorithms; Swarm-based
   computing; Global search optimization; Optimization library; Python
   software
ID QUEUING SEARCH ALGORITHM; OPTIMIZATION ALGORITHM; EVOLUTIONARY
   ALGORITHMS; METAHEURISTIC ALGORITHM; GLOBAL OPTIMIZATION;
   NEURAL-NETWORK; MODEL; MACHINE
AB Meta-heuristic algorithms are becoming more prevalent and have been widely applied in various fields. There are numerous reasons for the success of such techniques in both science and industry, including but not limited to simplicity in search/optimization mechanisms, implementation readiness, black-box nature, and ease of use. Although the solutions obtained by such algorithms are not guaranteed to be exactly global optimal, they usually find reasonably good solutions in a reasonable time. Many algorithms have been proposed and developed in the last two decades. However, there is no library implementing meta-heuristic algorithms, which is easy to use and has a vast collection of algorithms. This paper proposes an open-source and cross-platform Python library for nature-inspired optimization algorithms called Mealpy. To propose Mealpy, we analyze the features of existing libraries for meta-heuristic algorithms. After, we propose the designation and the structure of Mealpy and validate it with a case study discussion. Compared with other libraries, our proposed Mealpy has the largest number of classical and state-of-the-art meta-heuristic algorithms, with more than 160 algorithms. Mealpy is an open-source library with well-documented code, has a simple interface, and benefits from minimum dependencies. Mealpy includes a wide range of well-known and recent meta-heuristics algorithms capable of optimizing challenge benchmark functions (e.g. CEC-2017). Mealpy can also be used for practical problems such as optimizing parameters for machine learning models. We invite the research community for widespread evaluations of this comprehensive library as a promising tool for research study and real-world optimization. The source codes, supplementary materials, and guidance is publicly available on GitHub: https://github.com/thieu1995/mealpy.
C1 [Thieu, Nguyen Van] PHENIKAA Univ, Fac Comp Sci, Yen Nghia,Ha Dong, Hanoi 12116, Vietnam.
   [Mirjalili, Seyedali] Torrens Univ, Ctr Artificial Intelligence Res & Optimizat, Adelaide, Australia.
   [Mirjalili, Seyedali] Yonsei Univ, Yonsei Frontier Lab, Seoul, South Korea.
   [Mirjalili, Seyedali] Obuda Univ, Univ Res & Innovat Ctr, Budapest, Hungary.
   [Thieu, Nguyen Van] Phenikaa Univ, Hanoi, Vietnam.
C3 Yonsei University; Obuda University
RP Thieu, NV (corresponding author), Phenikaa Univ, Hanoi, Vietnam.
EM thieu.nguyenvan@phenikaa-uni.edu.vn; ali.mirjalili@gmail.com
RI Nguyen Van, Thieu/U-9430-2019; Mirjalili, S. Z./ABD-9714-2021
OI Nguyen Van, Thieu/0000-0001-9994-8747; 
CR Abderazek H, 2021, MATER TEST, V63, P442, DOI 10.1515/mt-2020-0075
   Abdollahzadeh B, 2021, INT J INTELL SYST, V36, P5887, DOI 10.1002/int.22535
   Abdollahzadeh B, 2021, COMPUT IND ENG, V158, DOI 10.1016/j.cie.2021.107408
   Abedinpourshotorban H, 2016, SWARM EVOL COMPUT, V26, P8, DOI 10.1016/j.swevo.2015.07.002
   Abualigah L, 2021, COMPUT IND ENG, V157, DOI 10.1016/j.cie.2021.107250
   Abualigah L, 2021, COMPUT METHOD APPL M, V376, DOI 10.1016/j.cma.2020.113609
   Agushaka JO, 2022, COMPUT METHOD APPL M, V391, DOI 10.1016/j.cma.2022.114570
   Ahmadianfar I, 2022, EXPERT SYST APPL, V195, DOI 10.1016/j.eswa.2022.116516
   Ahmadianfar I, 2021, EXPERT SYST APPL, V181, DOI 10.1016/j.eswa.2021.115079
   Ahmadianfar I, 2020, INFORM SCIENCES, V540, P131, DOI 10.1016/j.ins.2020.06.037
   Ahmed AN, 2021, APPL SOFT COMPUT, V105, DOI 10.1016/j.asoc.2021.107282
   Al-Betar MA, 2021, NEURAL COMPUT APPL, V33, P5011, DOI 10.1007/s00521-020-05296-6
   Alsattar HA, 2020, ARTIF INTELL REV, V53, P2237, DOI 10.1007/s10462-019-09732-5
   Amali DGB, 2019, J INTELL FUZZY SYST, V37, P8063, DOI 10.3233/JIFS-190495
   [Anonymous], 2006, Intelligent Production Machines and Systems
   Arnold DV, 2002, IEEE T EVOLUT COMPUT, V6, P30, DOI 10.1023/A:1015059928466
   Atashpaz-Gargari E, 2007, IEEE C EVOL COMPUTAT, P4661, DOI 10.1109/CEC.2007.4425083
   Bakhshipour M, 2017, APPL SOFT COMPUT, V57, P708, DOI 10.1016/j.asoc.2017.02.028
   Bayraktar Z, 2013, IEEE T ANTENN PROPAG, V61, P2745, DOI 10.1109/TAP.2013.2238654
   Beheshti Z., 2013, INT J ADV SOFT COMPU, V5, P1
   Nguyen BM, 2022, INT J COMPUT INT SYS, V15, DOI 10.1007/s44196-022-00156-8
   Chen B., 2009, 2009 INT C SUSTAINAB, DOI [10.1109/SUPERGEN.2009.5348174, DOI 10.1109/SUPERGEN.2009.5348174]
   Cheng MY, 2014, COMPUT STRUCT, V139, P98, DOI 10.1016/j.compstruc.2014.03.007
   Chou JS, 2020, APPL SOFT COMPUT, V93, DOI 10.1016/j.asoc.2020.106339
   Chu SC, 2006, LECT NOTES ARTIF INT, V4099, P854
   Civicioglu P, 2013, APPL MATH COMPUT, V219, P8121, DOI 10.1016/j.amc.2013.02.017
   Das B, 2020, ADV ENG SOFTW, V146, DOI 10.1016/j.advengsoft.2020.102804
   De Farias DP, 2003, OPER RES, V51, P850, DOI 10.1287/opre.51.6.850.24925
   Dhiman G, 2019, KNOWL-BASED SYST, V165, P169, DOI 10.1016/j.knosys.2018.11.024
   Dhiman G, 2017, ADV ENG SOFTW, V114, P48, DOI 10.1016/j.advengsoft.2017.05.014
   Eid A, 2020, IEEE ACCESS, V8, P178493, DOI 10.1109/ACCESS.2020.3027654
   El-Abd M, 2017, SWARM EVOL COMPUT, V37, P27, DOI 10.1016/j.swevo.2017.05.001
   Eskandar H, 2012, COMPUT STRUCT, V110, P151, DOI 10.1016/j.compstruc.2012.07.010
   De León-Aldaco SE, 2015, IEEE T POWER ELECTR, V30, P6791, DOI 10.1109/TPEL.2015.2397311
   Fan Y, 2020, EXPERT SYST APPL, V159, DOI 10.1016/j.eswa.2020.113502
   Faramarzi A, 2020, EXPERT SYST APPL, V152, DOI 10.1016/j.eswa.2020.113377
   Faramarzi A, 2020, KNOWL-BASED SYST, V191, DOI 10.1016/j.knosys.2019.105190
   Faris H, 2016, PROCEEDINGS OF THE 8TH INTERNATIONAL JOINT CONFERENCE ON COMPUTATIONAL INTELLIGENCE, VOL 1: ECTA, P171, DOI 10.5220/0006048201710177
   Farshi TR, 2021, NEURAL COMPUT APPL, V33, P1139, DOI 10.1007/s00521-020-05004-4
   Fathy A, 2021, IEEE ACCESS, V9, P18974, DOI 10.1109/ACCESS.2021.3054552
   Fortin FA, 2012, J MACH LEARN RES, V13, P2171
   Gandomi AH, 2011, COMPUT STRUCT, V89, P2325, DOI 10.1016/j.compstruc.2011.08.002
   Ghasemi M, 2017, ELECTRON LETT, V53, P1360, DOI 10.1049/el.2017.2112
   Ghasemi M, 2019, SOFT COMPUT, V23, P9701, DOI 10.1007/s00500-018-3536-8
   Gupta S, 2020, APPL SOFT COMPUT, V96, DOI 10.1016/j.asoc.2020.106542
   Gupta S, 2019, SWARM EVOL COMPUT, V44, P101, DOI 10.1016/j.swevo.2018.01.001
   Hashim FA, 2022, MATH COMPUT SIMULAT, V192, P84, DOI 10.1016/j.matcom.2021.08.013
   Hashim FA, 2021, APPL INTELL, V51, P1531, DOI 10.1007/s10489-020-01893-z
   Hashim FA, 2019, FUTURE GENER COMP SY, V101, P646, DOI 10.1016/j.future.2019.07.015
   Heidari AA, 2019, FUTURE GENER COMP SY, V97, P849, DOI 10.1016/j.future.2019.02.028
   Ho YC, 2002, J OPTIMIZ THEORY APP, V115, P549, DOI 10.1023/A:1021251113462
   Hussain K, 2019, NEURAL COMPUT APPL, V31, P7665, DOI 10.1007/s00521-018-3592-0
   Iacca G, 2021, EXPERT SYST APPL, V165, DOI 10.1016/j.eswa.2020.113902
   Jaddi NS, 2015, APPL SOFT COMPUT, V37, P71, DOI 10.1016/j.asoc.2015.08.002
   Karaboga D, 2008, APPL SOFT COMPUT, V8, P687, DOI 10.1016/j.asoc.2007.05.007
   Kaur S, 2020, ENG APPL ARTIF INTEL, V90, DOI 10.1016/j.engappai.2020.103541
   Kaveh A, 2023, IJST-T CIV ENG, V47, P713, DOI 10.1007/s40996-022-00884-z
   Kaveh A., 2017, Advances in Metaheuristic Algorithms for Optimal Design of Structures, P451, DOI [DOI 10.1007/978-3-319-46173-1_15, 10.1007/978-3-319-46173-1_15]
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   Khatri A, 2020, SOFT COMPUT, V24, P9121, DOI 10.1007/s00500-019-04443-z
   Lee CY, 2001, IEEE C EVOL COMPUTAT, P568, DOI 10.1109/CEC.2001.934442
   Li LL, 2021, J CLEAN PROD, V316, DOI 10.1016/j.jclepro.2021.128318
   Li MD, 2016, ADV ENG SOFTW, V92, P65, DOI 10.1016/j.advengsoft.2015.11.004
   Li SM, 2020, FUTURE GENER COMP SY, V111, P300, DOI 10.1016/j.future.2020.03.055
   Liang JJ, 2006, IEEE T EVOLUT COMPUT, V10, P281, DOI 10.1109/TEVC.2005.857610
   Lim WJ, 2015, SOFT COMPUT, V19, P3571, DOI 10.1007/s00500-015-1767-5
   Liu B, 2005, CHAOS SOLITON FRACT, V25, P1261, DOI 10.1016/j.chaos.2004.11.095
   Luque-Chang A, 2018, MATH PROBL ENG, V2018, DOI 10.1155/2018/6843923
   Mallipeddi R, 2011, APPL SOFT COMPUT, V11, P1679, DOI 10.1016/j.asoc.2010.04.024
   Mallouk TE, 2013, NAT CHEM, V5, P362, DOI 10.1038/nchem.1634
   Masadeh R, 2021, INT J WEB INF SYST, V17, P99, DOI 10.1108/IJWIS-11-2020-0071
   Masadeh R, 2019, INT J ADV COMPUT SC, V10, P388
   Mehrabian AR, 2006, ECOL INFORM, V1, P355, DOI 10.1016/j.ecoinf.2006.07.003
   Menesy AS, 2020, IEEE ACCESS, V8, P31892, DOI 10.1109/ACCESS.2020.2973351
   Meng XB, 2016, J EXP THEOR ARTIF IN, V28, P673, DOI 10.1080/0952813X.2015.1042530
   Mirjalili S, 2017, ADV ENG SOFTW, V114, P163, DOI 10.1016/j.advengsoft.2017.07.002
   Mirjalili S, 2016, ADV ENG SOFTW, V95, P51, DOI 10.1016/j.advengsoft.2016.01.008
   Mirjalili S, 2016, KNOWL-BASED SYST, V96, P120, DOI 10.1016/j.knosys.2015.12.022
   Mirjalili S, 2016, NEURAL COMPUT APPL, V27, P1053, DOI 10.1007/s00521-015-1920-1
   Mirjalili S, 2015, KNOWL-BASED SYST, V89, P228, DOI 10.1016/j.knosys.2015.07.006
   Mirjalili S, 2016, NEURAL COMPUT APPL, V27, P495, DOI 10.1007/s00521-015-1870-7
   Mirjalili S, 2015, ADV ENG SOFTW, V83, P80, DOI 10.1016/j.advengsoft.2015.01.010
   Mirjalili S, 2014, ADV ENG SOFTW, V69, P46, DOI 10.1016/j.advengsoft.2013.12.007
   Mohamed AW, 2020, INT J MACH LEARN CYB, V11, P1501, DOI 10.1007/s13042-019-01053-x
   Mohamedahmed AYY, 2020, INT J COLORECTAL DIS, V35, P1477, DOI 10.1007/s00384-020-03681-0
   Moosavi SHS, 2017, ENG APPL ARTIF INTEL, V60, P1, DOI 10.1016/j.engappai.2017.01.006
   Morrison DR, 2016, DISCRETE OPTIM, V19, P79, DOI 10.1016/j.disopt.2016.01.005
   Moscato PJC., 1989, Technical Report C3P Report 826, V826, P1989
   Neapolitan R. E., 2004, Foundations of Algorithms Using C Pseudocode
   Nguyen BM, 2021, J AMB INTEL HUM COMP, V12, P27, DOI 10.1007/s12652-020-02849-4
   Obadina OO, 2022, J VIB CONTROL, V28, P1992, DOI 10.1177/10775463211003402
   Pan WT, 2012, KNOWL-BASED SYST, V26, P69, DOI 10.1016/j.knosys.2011.07.001
   Passino KM, 2002, IEEE CONTR SYST MAG, V22, P52, DOI 10.1109/MCS.2002.1004010
   Pham DT, 2015, COGENT ENG, V2, DOI 10.1080/23311916.2015.1091540
   Pierezan J, 2018, IEEE C EVOL COMPUTAT, P2633, DOI 10.1109/CEC.2018.8477769
   Prügel-Bennett A, 2004, THEOR COMPUT SCI, V320, P135, DOI 10.1016/S0304-3975(04)00199-9
   Qais MH, 2022, MATHEMATICS-BASEL, V10, DOI 10.3390/math10101626
   Qin AK, 2005, IEEE C EVOL COMPUTAT, P1785, DOI 10.1109/CEC.2005.1554904
   Rao R., 2012, Int. J. Ind. Eng. Comput., V3, P535, DOI [10.5267/J.IJIEC.2012.03.007, DOI 10.5267/J.IJIEC.2012.03.007]
   Rao R., 2016, Int J Ind Eng Comput, V7, P19, DOI [DOI 10.5267/J.IJIEC.2015.8.004, 10.5267/j.ijiec.2015.8.004]
   Rao RV, 2011, COMPUT AIDED DESIGN, V43, P303, DOI 10.1016/j.cad.2010.12.015
   Rao RV, 2013, SCI IRAN, V20, P710, DOI 10.1016/j.scient.2012.12.005
   Rizk-Allah RM, 2021, INT J HYDROGEN ENERG, V46, P37612, DOI 10.1016/j.ijhydene.2020.06.256
   Rubinstein R., 1999, Methodology and computing in applied probability, V1, P127
   Salcedo-Sanz S, 2014, SCI WORLD J, DOI 10.1155/2014/739768
   Salgotra R, 2019, NEURAL COMPUT APPL, V31, P8837, DOI 10.1007/s00521-019-04464-7
   Saremi S, 2017, ADV ENG SOFTW, V105, P30, DOI 10.1016/j.advengsoft.2017.01.004
   Seyyedabbasi A, 2023, ENG COMPUT-GERMANY, V39, P2627, DOI 10.1007/s00366-022-01604-x
   Shabani A, 2019, MATH PROBL ENG, V2019, DOI 10.1155/2019/2482543
   Shadravan S, 2019, ENG APPL ARTIF INTEL, V80, P20, DOI 10.1016/j.engappai.2019.01.001
   Shaqfa M, 2021, SOFT COMPUT, V25, P9077, DOI 10.1007/s00500-021-05853-8
   Shi YH, 2011, LECT NOTES COMPUT SC, V6728, P303, DOI 10.1007/978-3-642-21515-5_36
   Simionescu P., 2002, PROC DETC 02 ASME 20, V2, P891
   Simon D, 2008, IEEE T EVOLUT COMPUT, V12, P702, DOI 10.1109/TEVC.2008.919004
   Socha K, 2008, EUR J OPER RES, V185, P1155, DOI 10.1016/j.ejor.2006.06.046
   Sulaiman MH, 2020, ENG APPL ARTIF INTEL, V87, DOI 10.1016/j.engappai.2019.103330
   Talatahari S, 2021, IEEE ACCESS, V9, P92815, DOI 10.1109/ACCESS.2021.3091495
   Talatahari S, 2021, ARTIF INTELL REV, V54, P917, DOI 10.1007/s10462-020-09867-w
   Tan Y, 2010, LECT NOTES COMPUT SC, V6145, P355
   Tanabe R, 2014, 2014 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), P1658, DOI 10.1109/CEC.2014.6900380
   Tanabe R, 2013, 2013 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), P71
   Tang CJ, 2019, IEEE INT CONF CON AU, P362, DOI 10.1109/ICCA.2019.8900003
   Teo J, 2006, SOFT COMPUT, V10, P673, DOI 10.1007/s00500-005-0537-1
   Tharwat A, 2020, NEURAL COMPUT APPL, V32, P6925, DOI 10.1007/s00521-019-04159-z
   Nguyen T, 2020, PROCEDIA COMPUT SCI, V170, P362, DOI 10.1016/j.procs.2020.03.063
   Nguyen T, 2019, INT J COMPUT INT SYS, V12, P1144, DOI 10.2991/ijcis.d.190930.003
   Nguyen T, 2019, LECT NOTES COMPUT SC, V11436, P501, DOI 10.1007/978-3-030-14812-6_31
   Thieu NV, 2023, J HYDROL, V617, DOI 10.1016/j.jhydrol.2022.129034
   Van Laarhoven P., 1987, SIMULATED ANNEALING
   Villaseñor C, 2019, INT J COMPUT INT SYS, V12, P13, DOI 10.2991/ijcis.2018.25905179
   Wang GG, 2018, INT J BIO-INSPIR COM, V12, P1, DOI 10.1504/IJBIC.2015.10004283
   Wang GG, 2018, MEMET COMPUT, V10, P151, DOI 10.1007/s12293-016-0212-3
   Wang GG, 2015, 2015 3RD INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL AND BUSINESS INTELLIGENCE (ISCBI 2015), P1, DOI 10.1109/ISCBI.2015.8
   Wang LY, 2022, ENG APPL ARTIF INTEL, V114, DOI 10.1016/j.engappai.2022.105082
   Wei ZL, 2019, IEEE ACCESS, V7, P66084, DOI 10.1109/ACCESS.2019.2918406
   WHITLEY D, 1994, STAT COMPUT, V4, P65, DOI 10.1007/BF00175354
   WOLBERG WH, 1995, ANAL QUANT CYTOL, V17, P77
   Wu G., 2017, Problem definitions and evaluation criteria for the CEC 2017 competition on constrained real-parameter optimization
   Wunnava A, 2020, ENG APPL ARTIF INTEL, V94, DOI 10.1016/j.engappai.2020.103836
   Xiaowei Wang, 2013, Intelligent Computing Theories and Technology. 9th International Conference, ICIC 2013. Proceedings. LNCS 7996, P216, DOI 10.1007/978-3-642-39482-9_25
   Xie L, 2021, COMPUT INTEL NEUROSC, V2021, DOI 10.1155/2021/9210050
   Xin-She Yang, 2012, Unconventional Computation and Natural Computation. Proceedings of the 11th International Conference, UCNC 2012, P240, DOI 10.1007/978-3-642-32894-7_27
   Xue JK, 2020, SYST SCI CONTROL ENG, V8, P22, DOI 10.1080/21642583.2019.1708830
   Yang XS, 2009, WOR CONG NAT BIOL, P210, DOI 10.1109/nabic.2009.5393690
   Yang XS, 2010, STUD COMPUT INTELL, V284, P65, DOI 10.1007/978-3-642-12538-6_6
   Yang XS, 2014, NATURE-INSPIRED OPTIMIZATION ALGORITHMS, P1
   Yang YT, 2021, EXPERT SYST APPL, V177, DOI 10.1016/j.eswa.2021.114864
   Yao X, 1999, IEEE T EVOLUT COMPUT, V3, P82, DOI 10.1109/4235.771163
   Yapici H, 2019, APPL SOFT COMPUT, V78, P545, DOI 10.1016/j.asoc.2019.03.012
   Yu JJQ, 2015, APPL SOFT COMPUT, V30, P614, DOI 10.1016/j.asoc.2015.02.014
   Zhang JQ, 2009, IEEE T EVOLUT COMPUT, V13, P945, DOI 10.1109/TEVC.2009.2014613
   Zhang JH, 2018, APPL MATH MODEL, V63, P464, DOI 10.1016/j.apm.2018.06.036
   Zhang ST, 2005, OPT ENG, V44, DOI 10.1117/1.1839892
   Zhao WG, 2020, NEURAL COMPUT APPL, V32, P9383, DOI 10.1007/s00521-019-04452-x
   Zhao WG, 2020, ENG APPL ARTIF INTEL, V87, DOI 10.1016/j.engappai.2019.103300
   Zhao WG, 2019, KNOWL-BASED SYST, V163, P283, DOI 10.1016/j.knosys.2018.08.030
   Zheng XL, 2022, CHEMOSPHERE, V287, DOI 10.1016/j.chemosphere.2021.132251
NR 157
TC 32
Z9 33
U1 14
U2 33
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2023
VL 139
AR 102871
DI 10.1016/j.sysarc.2023.102871
EA APR 2023
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA F8IO5
UT WOS:000984732600001
HC Y
HP N
DA 2024-07-18
ER

PT J
AU Ma, Y
   Jiang, X
   Guan, N
   Yi, W
AF Ma, Ye
   Jiang, Xu
   Guan, Nan
   Yi, Wang
TI Anomaly detection based on multi-teacher knowledge distillation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Anomaly detection; Multi-teacher; Knowledge distillation; Semantic and
   pixel anomaly; Normal feature
ID NETWORKS
AB Anomaly detection on high-dimensional data is crucial for real-world industrial applications. Recent works adopt the Knowledge Distillation (KD) technique to improve the accuracy of anomaly detection Neural Networks (NN). Most KD-based solutions only adopt a single teacher NN and have not yet fully incorporated the distinct advantages of different NN structures. To fill this gap, this paper proposes a novel Multi-teacher Knowledge Distillation approach, which effectively integrates multiple teachers with importance weights to provide guidance for the accurate anomaly detection of students. However, the importance weights are hard to get when training only with normal data. To overcome this challenge, we use an autoencoder-based reconstruction process to update teacher importance weights. In the meantime, the student model parameters are optimized by giving a set of teacher importance weights. Anomalies are then detected based on the deviations between the outputs of teacher and student, as well as the reconstruction errors through the student network. Our proposed approach is evaluated on both CIFAR10 and MVTec datasets. The results show good performance on both high-level semantic anomaly detection and low-level pixel anomaly detection.
C1 [Ma, Ye; Jiang, Xu; Yi, Wang] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
   [Guan, Nan] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Peoples R China.
   [Yi, Wang] Uppsala Univ, Dept Informat Technol, Uppsala, Sweden.
C3 Northeastern University - China; City University of Hong Kong; Uppsala
   University
RP Jiang, X (corresponding author), Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
EM mayeneu@gmail.com; jiangxu617@163.com; nanguan@cityu.edu.hk; yi@it.uu.se
RI zhang, jingxing/KCY-4726-2024; Zhang, Ge/KGL-7634-2024; WU,
   SHAN/KGM-5484-2024; wang, yi/KBB-3614-2024
OI Guan, Nan/0000-0003-3775-911X
CR Akcay S, 2019, LECT NOTES COMPUT SC, V11363, P622, DOI 10.1007/978-3-030-20893-6_39
   [Anonymous], 2020, IJCAI
   Bai Y., 2022, ARXIV
   Bergmann P, 2020, PROC CVPR IEEE, P4182, DOI 10.1109/CVPR42600.2020.00424
   Bergmann P, 2019, PROC CVPR IEEE, P9584, DOI 10.1109/CVPR.2019.00982
   Carrara F, 2021, INT C PATT RECOG, P3939, DOI 10.1109/ICPR48806.2021.9412253
   Choudhary T, 2020, ARTIF INTELL REV, V53, P5113, DOI 10.1007/s10462-020-09816-7
   DiMattia F, 2019, ARXIV
   Goodfellow I, 2020, COMMUN ACM, V63, P139, DOI 10.1145/3422622
   Han X, 2021, AAAI CONF ARTIF INTE, V35, P4090
   Hinton G., 2015, COMPUT SCI, V2
   Huang Z., 2017, ARXIV
   Kim JH, 2018, ADV NEUR IN, V31
   Li CL, 2021, PROC CVPR IEEE, P9659, DOI 10.1109/CVPR46437.2021.00954
   Liu Boyang, 2021, IJCAI (U S), V2021, P1505, DOI 10.24963/ijcai.2021/208
   Liu Y, 2020, NEUROCOMPUTING, V415, P106, DOI 10.1016/j.neucom.2020.07.048
   LUAN S, 2023, ANGEW CHEM INT EDIT
   Luan SY, 2023, CONCURR COMP-PRACT E, V35, DOI 10.1002/cpe.7351
   Luan Siyu, 2021, IEEE Access, V9
   Meng W., 2017, ARXIV
   Pang GS, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3439950
   Perera P, 2019, PROC CVPR IEEE, P2893, DOI 10.1109/CVPR.2019.00301
   Salehi M, 2021, PROC CVPR IEEE, P14897, DOI 10.1109/CVPR46437.2021.01466
   Salehi Mohammadreza, 2021, ARXIV
   Schlegl T, 2017, LECT NOTES COMPUT SC, V10265, P146, DOI 10.1007/978-3-319-59050-9_12
   Wang JY, 2020, PROC CVPR IEEE, P469, DOI 10.1109/CVPR42600.2020.00055
   Wang S, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9207377
   Wang XY, 2021, PATTERN ANAL APPL, V24, P1025, DOI 10.1007/s10044-021-00968-y
   Wang XH, 2020, KNOWL-BASED SYST, V190, DOI 10.1016/j.knosys.2019.105187
   Yan XD, 2021, AAAI CONF ARTIF INTE, V35, P3110
   You S, 2017, KDD'17: PROCEEDINGS OF THE 23RD ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P1285, DOI 10.1145/3097983.3098135
   Yuan F, 2021, AAAI CONF ARTIF INTE, V35, P14284
   Zavrtanik V, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P8310, DOI 10.1109/ICCV48922.2021.00822
   Zenati H, 2018, ARXIV
   Zhao Q, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3540198
NR 35
TC 6
Z9 6
U1 10
U2 31
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102861
DI 10.1016/j.sysarc.2023.102861
EA MAR 2023
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA D8GB9
UT WOS:000971046100001
DA 2024-07-18
ER

PT J
AU Song, YH
   Sha, EHM
   Zhuge, QF
   Xu, R
   Xu, XW
   Li, BZ
   Yang, L
AF Song, Yuhong
   Sha, Edwin Hsing-Mean
   Zhuge, Qingfeng
   Xu, Rui
   Xu, Xiaowei
   Li, Bingzhe
   Yang, Lei
TI Hardware-aware neural architecture search for stochastic computing-based
   neural networks on tiny devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Stochastic computing; Hardware; software co-optimization; Neural
   architecture search
ID COMPUTATION
AB Along with the progress of artificial intelligence (AI) democratization, there is an increasing potential for the deployment of deep neural networks (DNNs) to tiny devices, such as implantable cardioverter defibrillators (ICD). However, tiny devices with extremely limited energy supply (e.g., battery) have high demands on low-power execution, while guaranteeing the model accuracy. Stochastic computing (SC) as a new promising paradigm significantly reduces the power consumption of DNNs by simplifying arithmetic circuits, but often sacrifices the model accuracy. To make up for the accuracy loss, previous works mainly focus on either only-hardware (only-HW) circuit design or software-to-hardware (SW -> HW) sequential workflow, which leads to unilateral optimization. Therefore, as the first attempt, aiming at both the hardware (HW) and software (SW) performance, we innovatively propose an HW <-> SW co-exploration framework for SC-based NNs, namely SC-NAS, which is the first to couple SC with neural architecture search (NAS) for HW/SW co-optimization. We redefine the optimization problem and show a complete workflow to intelligently search for a set of configurations of NNs with hardware consumption as low as possible and accuracy as high as possible. We comprehensively explore the influencing factors, which have impacts on both the HW and SW performance for SC-based NNs, to build a search space for NAS. Furthermore, in order to improve the search efficiency of NAS, we contract the search space and set an energy constraint to early terminate unnecessary model inference. Experiments show that SC-NAS achieves up to 7.0 x energy saving than FP-NAS, and exceeds pure SC methods by over 3.8% in accuracy. Meanwhile, SC-NAS obtains around 8.6 x 1019 x search efficiency improvement than exhaustive search using VGGNet.
C1 [Song, Yuhong; Sha, Edwin Hsing-Mean; Zhuge, Qingfeng; Xu, Rui] East China Normal Univ, Software Hardware Codesign Engn Res Ctr, Minist Educ, Shanghai 200062, Peoples R China.
   [Song, Yuhong; Sha, Edwin Hsing-Mean; Zhuge, Qingfeng; Xu, Rui] East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200062, Peoples R China.
   [Xu, Xiaowei] Guangdong Prov Peoples Hosp, Cardiovasc Inst, Guangdong Acad Med Sci, Guangdong Prov Key Lab South China Struct Heart Di, Guangzhou 510080, Peoples R China.
   [Li, Bingzhe] Oklahoma State Univ, Dept Elect & Comp Engn, Stillwater, OK 74074 USA.
   [Yang, Lei] George Mason Univ, Dept Informat Sci & Technol, Fairfax, VA 22030 USA.
C3 East China Normal University; East China Normal University; Guangdong
   Academy of Medical Sciences & Guangdong General Hospital; Southern
   Medical University - China; Oklahoma State University System; Oklahoma
   State University - Stillwater; George Mason University
RP Sha, EHM (corresponding author), East China Normal Univ, Software Hardware Codesign Engn Res Ctr, Minist Educ, Shanghai 200062, Peoples R China.; Sha, EHM (corresponding author), East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200062, Peoples R China.
EM yhsong@stu.ecnu.edu.cn; edwinsha@cs.ecnu.edu.cn; qfzhuge@cs.ecnu.edu.cn;
   ruixu@stu.ecnu.edu.cn; xiao.wei.xu@foxmail.com; bingzhe.li@okstate.edu;
   lyang29@gmu.edu
RI Xu, Rui/HTN-0651-2023
OI Li, Bingzhe/0000-0002-5815-9706
FU National Natural Science Founda-tion of China (NSFC) [61972154];
   Shanghai Science and Technology Commission Project, China [20511101600]
FX Acknowledgments This work was supported by the National Natural Science
   Founda-tion of China (NSFC) 61972154 and Shanghai Science and Technology
   Commission Project, China 20511101600.
CR Abdelfattah MS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218596
   Ashok A, 2017, Arxiv, DOI arXiv:1709.06030
   Cai H, 2019, Arxiv, DOI arXiv:1812.00332
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Dong XY, 2020, Arxiv, DOI arXiv:2001.00326
   Gaines B. R., 1969, Advances in Information Systems Science, P37, DOI 10.1007/978-1-4899-5841-9_2
   Garvey C, 2018, AAAI CONF ARTIF INTE, P8079
   JEAVONS P, 1994, IEEE T INFORM THEORY, V40, P716, DOI 10.1109/18.335883
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4805, DOI 10.1109/TCAD.2020.2986127
   Jiang WW, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317757
   Kim K, 2016, DES AUT CON, DOI 10.1145/2897937.2898011
   Kumar A., 2017, International Conference on Machine Learning, V70, P1935
   Lee VT, 2018, DES AUT TEST EUROPE, P1417, DOI 10.23919/DATE.2018.8342234
   Li BZ, 2017, PR IEEE COMP DESIGN, P97, DOI 10.1109/ICCD.2017.23
   Li P, 2014, IEEE T VLSI SYST, V22, P449, DOI 10.1109/TVLSI.2013.2247429
   Lin, 2020, ADV NEURAL INFORM PR, V33, P11711, DOI DOI 10.48550/ARXIV.2007.10319
   Liu ST, 2017, DES AUT TEST EUROPE, P650, DOI 10.23919/DATE.2017.7927069
   Liu YD, 2021, IEEE T NEUR NET LEAR, V32, P2809, DOI 10.1109/TNNLS.2020.3009047
   Najafi MH, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240797
   Qian WK, 2011, IEEE T COMPUT, V60, P93, DOI 10.1109/TC.2010.202
   Real E, 2019, AAAI CONF ARTIF INTE, P4780
   Song YH, 2021, Arxiv, DOI arXiv:2111.06686
   Wang HR, 2020, Arxiv, DOI arXiv:2005.14187
   WILLIAMS RJ, 1992, MACH LEARN, V8, P229, DOI 10.1007/BF00992696
   Wu D, 2020, ANN I S COM, P377, DOI 10.1109/ISCA45697.2020.00040
   Zhakatayev A, 2018, DES AUT CON, DOI [10.1145/3195970.3196113, 10.1109/DAC.2018.8465807]
   Zoph B, 2017, Arxiv, DOI [arXiv:1611.01578, DOI 10.48550/ARXIV.1611.01578]
NR 27
TC 1
Z9 1
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102810
DI 10.1016/j.sysarc.2022.102810
EA DEC 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7W4NE
UT WOS:000913489800001
DA 2024-07-18
ER

PT J
AU Mehmood, U
   Roy, S
   Damare, A
   Grosu, R
   Smolka, SA
   Stoller, SD
AF Mehmood, Usama
   Roy, Shouvik
   Damare, Amol
   Grosu, Radu
   Smolka, Scott A.
   Stoller, Scott D.
TI A distributed simplex architecture for multi-agent systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Runtime assurance; Simplex control architecture; Control barrier
   functions; Distributed flocking
ID BARRIER CERTIFICATES; STABILITY
AB We present the Distributed Simplex Architecture (DSA), a new runtime assurance technique that provides safety guarantees for multi-agent systems (MASs). DSA is inspired by the Simplex control architecture of Sha et al., but with some significant differences. The traditional Simplex approach is limited to single-agent systems or a MAS with a centralized control scheme. DSA addresses this limitation by extending the scope of Simplex to include MASs under distributed control. In DSA, each agent runs a local instance of traditional Simplex such that the preservation of safety in the local instances implies safety for the entire MAS. Control Barrier Functions (CBFs) play a critical role. They are used to define DSA's core components - the baseline controller and the decision module's logic for switching between advanced and baseline control - and they provide the basis for the proof of safety. We present a general proof of safety for DSA, provided the CBF-related optimization problem solved by the baseline controller is feasible (has a solution) at each time step for which the baseline controller is in control. We also propose a novel extension to the switching logic designed to avoid states in which this optimization problem is infeasible. Finally, we present experimental results for several case studies, including flocking with collision avoidance, safe navigation of ground rovers through way-points, and safe operation of a microgrid.
C1 [Roy, Shouvik; Damare, Amol; Smolka, Scott A.; Stoller, Scott D.] SUNY Stony Brook, Stony Brook, NY USA.
   [Mehmood, Usama] Informat Technol Univ, Lahore, Pakistan.
   [Grosu, Radu] Tech Univ Wien, Vienna, Austria.
C3 State University of New York (SUNY) System; State University of New York
   (SUNY) Stony Brook; Technische Universitat Wien
RP Mehmood, U (corresponding author), Informat Technol Univ, Lahore, Pakistan.
EM umehmood@cs.stonybrook.edu
FU NSF [OIA-2040599, ITE-2134840, CCF-1918225, CCF-1954837, CPS-1446832];
   ONR [N000142012751]; U.S. Department of Defense (DOD) [N000142012751]
   Funding Source: U.S. Department of Defense (DOD)
FX We thank the reviewers for their valuable comments. This research was
   supported in part by NSF awards OIA-2040599, ITE-2134840, CCF-1918225,
   CCF-1954837, CPS-1446832 and ONR award N000142012751.
CR Aiello M., 2010, PROC AIAA GUID NAVIG, P2010, DOI DOI 10.2514/6.2010-8041
   Alotaibi H., 2010, Proceedings 10th International Conference on Intelligent Systems Design and Applications (ISDA 2010), P356, DOI 10.1109/ISDA.2010.5687238
   Ames AD, 2019, 2019 18TH EUROPEAN CONTROL CONFERENCE (ECC), P3420, DOI [10.23919/ECC.2019.8796030, 10.23919/ecc.2019.8796030]
   Ames AD, 2017, IEEE T AUTOMAT CONTR, V62, P3861, DOI 10.1109/TAC.2016.2638961
   Blanchini F, 1999, AUTOMATICA, V35, P1747, DOI 10.1016/S0005-1098(99)00113-2
   Blanchini F, 2008, SYST CONTROL-FOUND A, P1
   Borrmann Urs, 2015, IFAC - Papers Online, V48, P68, DOI 10.1016/j.ifacol.2015.11.154
   Boussaada Z, 2016, INT J INTERACT DES M, V10, P1, DOI 10.1007/s12008-014-0257-9
   Coelho EAA, 2002, IEEE T IND APPL, V38, P533, DOI 10.1109/28.993176
   Egerstedt M, 2018, ANNU REV CONTROL, V46, P1, DOI 10.1016/j.arcontrol.2018.09.006
   Gurriet T, 2018, ACM IEEE INT CONF CY, P98, DOI 10.1109/ICCPS.2018.00018
   Kundu S, 2019, P AMER CONTR CONF, P1042, DOI 10.23919/acc.2019.8815296
   Kundur P, 1994, POWER SYSTEM STABILI, V7
   Lim YJ, 2016, INT CONF BIG DATA, P509, DOI 10.1109/BIGCOMP.2016.7425981
   Mehmood U, 2018, 33RD ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P816, DOI 10.1145/3167132.3167222
   Nasir M, 2019, IEEE T POWER ELECTR, V34, P1773, DOI 10.1109/TPEL.2018.2828538
   Phan D., 2020, P NASA FORMAL METHOD
   Pogaku N, 2007, IEEE T POWER ELECTR, V22, P613, DOI 10.1109/TPEL.2006.890003
   Prajna S, 2006, AUTOMATICA, V42, P117, DOI 10.1016/j.automatica.2005.08.007
   Prajna S, 2004, LECT NOTES COMPUT SC, V2993, P477
   Raju D, 2020, Arxiv, DOI arXiv:1910.10380
   Reynolds CW., 1987, SIGGRAPH Comput. Graph., V21, P25, DOI [10.1145/37402.37406, DOI 10.1145/37402.37406]
   Schierman J., 2012, AIAA GUIDANCE NAVIGA
   Schiffer J, 2014, AUTOMATICA, V50, P2457, DOI 10.1016/j.automatica.2014.08.009
   Seto D, 1998, P AMER CONTR CONF, P3504, DOI 10.1109/ACC.1998.703255
   Seto D., 1999, CMUSEI99TR023
   Sha L, 2001, IEEE SOFTWARE, V18, P20
   Tahir A, 2019, J IND INF INTEGR, V16, DOI 10.1016/j.jii.2019.100106
   Tynan R, 2005, LECT NOTES COMPUT SC, V3516, P687
   Wang L, 2018, P AMER CONTR CONF, P585, DOI 10.23919/ACC.2018.8431617
   Wang L, 2017, IEEE T ROBOT, V33, P661, DOI 10.1109/TRO.2017.2659727
   Wang L, 2016, P AMER CONTR CONF, P5213, DOI 10.1109/ACC.2016.7526486
   Wieland P., 2007, IFAC P, V40, P462
NR 33
TC 1
Z9 1
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102784
DI 10.1016/j.sysarc.2022.102784
EA DEC 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000001
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Dong, F
   Ge, XH
   Li, QY
   Zhang, JH
   Shen, D
   Liu, SQ
   Liu, X
   Li, G
   Wu, F
   Luo, JZ
AF Dong, Fang
   Ge, Xinghua
   Li, Qinya
   Zhang, Jinghui
   Shen, Dian
   Liu, Siqi
   Liu, Xiao
   Li, Gang
   Wu, Fan
   Luo, Junzhou
TI PADP-FedMeta: A personalized and adaptive differentially private
   federated meta learning mechanism for AIoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Federated learning; Differential privacy; Meta learning; AIoT
ID COMPUTATION
AB Powered by edge computing, the last few years have seen a rapid growth in AIoT applications. Federated learning (FL), as a typical machine learning framework for edge intelligence, has attracted a large number of attention since it can protect user privacy. However, recent studies have shown that FL cannot fully ensure privacy. To address this, differential privacy technique is widely used in FL. Nevertheless, existing works neglect that data on devices are non-independent and identically distributed (Non-IID), which largely degrades model accuracy and convergence speed. In this paper, we propose PADP-FedMeta, a personalized and adaptive differentially private federated meta learning mechanism with a provable privacy and convergence guarantee. PADP-FedMeta mitigates the negative effect of Non-IID upon model accuracy by introducing federated meta learning, and significantly improves the convergence speed with an adaptive privacy parameter. Comprehensive experimental results show the effectiveness of our mechanism and its superior performance over the state-of-the-art differentially private FL schemes.
C1 [Dong, Fang; Ge, Xinghua; Zhang, Jinghui; Shen, Dian; Liu, Siqi; Luo, Junzhou] Southeast Univ, Nanjing, Peoples R China.
   [Li, Qinya; Wu, Fan] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Liu, Xiao; Li, Gang] Deakin Univ, Geelong, Australia.
C3 Southeast University - China; Shanghai Jiao Tong University; Deakin
   University
RP Dong, F; Shen, D (corresponding author), Southeast Univ, Nanjing, Peoples R China.
EM fdong@seu.edu.cn; xinghuage@seu.edu.cn; qinyali@sjtu.edu.cn;
   jhzhang@seu.edu.cn; dshen@seu.edu.cn; siqiliu@seu.edu.cn;
   siqiliu@seu.edu.cn; qinyali@sjtu.edu.cn; fwu@cs.sjtu.edu.cn;
   jluo@seu.edu.cn
RI Li, Yan/JUU-5189-2023; Liu, Xiao/AAG-1593-2020; long, wang/KGM-0871-2024
OI Liu, Xiao/0000-0001-8400-5754; 
FU National Key R&D Program of China [2018AAA01-00500]; National Natural
   Science Foundation of China [618720-79, 61632008, 61702096, 61702097,
   6190-2065, 61972085]; Natural Science Foundation of Jiangsu Province
   [BK20190345, BK20190335]; Jiangsu Provincial Key Laboratory of Network
   and Information Security [BM2003-201]; Key Laboratory of Computer
   Network and Information Integration of Ministry of Education of China
   [93K-9]; University Synergy Innovation Program of Anhui Province
   [GXXT-2020-012]; Collaborative Innovation Center of Novel Software
   Technology and Industrialization; Collaborative Innovation Center of
   Wireless Communications Technology
FX This work is supported by National Key R&D Program of China
   2018AAA01-00500, National Natural Science Foundation of China under
   Grants No. 618720-79, 61632008, 61702096, 61702097, 6190-2065, 61972085,
   the Natural Science Foundation of Jiangsu Province under grant
   BK20190345, BK20190335, Jiangsu Provincial Key Labora-tory of Network
   and Information Security under Grants No. BM2003-201, Key Laboratory of
   Computer Network and Information Integration of Ministry of Education of
   China under Grants No. 93K-9, the University Synergy Innovation Program
   of Anhui Province No. GXXT-2020-012, and partially supported by
   Collaborative Innovation Center of Novel Software Technology and
   Industrialization and Collaborative Innovation Center of Wireless
   Communications Technology. We also thank the Big Data Computing Center
   of Southeast University for providing the experiment environment and
   computing facility.
CR Abadi M, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P308, DOI 10.1145/2976749.2978318
   Bagdasaryan E, 2019, ADV NEUR IN, V32
   Cheng HP, 2019, LECT NOTES COMPUT SC, V11513, P130, DOI 10.1007/978-3-030-23502-4_10
   Dinh C. T, 2020, Advances in Neural Information Processing Systems, V33, p21 394
   Dwork C., 2016, PODS 05 P 24 ACM SIG, P128
   Dwork C, 2013, FOUND TRENDS THEOR C, V9, P211, DOI 10.1561/0400000042
   Fallah A, 2020, Arxiv, DOI arXiv:2002.07948
   Geyer Robin C., 2017, arXiv
   Hao M, 2020, IEEE T IND INFORM, V16, P6532, DOI 10.1109/TII.2019.2945367
   Huang YT, 2021, AAAI CONF ARTIF INTE, V35, P7865
   Jiang WB, 2019, FUTURE GENER COMP SY, V96, P185, DOI 10.1016/j.future.2019.01.026
   Jiang YH, 2023, Arxiv, DOI arXiv:1909.12488
   Karimireddy SP, 2020, PR MACH LEARN RES, V119
   Khodak M, 2019, ADV NEUR IN, V32
   Konečny J, 2017, Arxiv, DOI arXiv:1610.05492
   Kuri S., 2017, 2017 IEEE S SERIES C
   Li HW, 2018, IEEE T EMERG TOP COM, V6, P97, DOI 10.1109/TETC.2015.2511457
   Li T., 2020, PROC MACH LEARN SYST, V2, P429, DOI DOI 10.48550/ARXIV.1812.06127
   Li X, 2020, 8 INT C LEARNING REP
   McMahan H.B., 2018, C TRACK P
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Wang K., 2019, ARXIV
   Wang SW, 2019, IEEE T PARALL DISTR, V30, P2046, DOI 10.1109/TPDS.2019.2899097
   Wang ZB, 2019, IEEE INFOCOM SER, P2512, DOI [10.1109/infocom.2019.8737416, 10.1109/INFOCOM.2019.8737416]
   Wei K, 2020, IEEE T INF FOREN SEC, V15, P3454, DOI 10.1109/TIFS.2020.2988575
   Xu GW, 2019, IEEE T VEH TECHNOL, V68, P3854, DOI 10.1109/TVT.2019.2895834
   Xu GW, 2019, IEEE T INF FOREN SEC, V14, P870, DOI 10.1109/TIFS.2018.2868162
   Yan XD, 2021, IEEE ACM T COMPUT BI, V18, P871, DOI 10.1109/TCBB.2019.2940583
   Young T, 2018, IEEE COMPUT INTELL M, V13, P55, DOI 10.1109/MCI.2018.2840738
   Zhang SM, 2018, IEEE INTERNET THINGS, V5, P5076, DOI 10.1109/JIOT.2018.2867113
   Zhao C, 2019, INFORM SCIENCES, V476, P357, DOI 10.1016/j.ins.2018.10.024
   Zhu LG, 2019, ADV NEUR IN, V32
NR 32
TC 4
Z9 5
U1 4
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102754
DI 10.1016/j.sysarc.2022.102754
EA NOV 2022
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000006
DA 2024-07-18
ER

PT J
AU Yuan, SJ
   Li, J
   Wu, CT
AF Yuan, Shijing
   Li, Jie
   Wu, Chentao
TI JORA: Blockchain-based efficient joint computing offloading and resource
   allocation for edge video streaming systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Video streaming; Resource allocation; Computing offloading; Blockchain;
   Incentive mechanism
AB Edge computing has been widely applied in video streaming systems, aiming to provide low-latency video streaming services. However, limited resources and a lack of incentivization affect the performance of edge video streaming systems. In this paper, we propose an efficient Joint computing Offloading and Resource Allocation (JORA) method for blockchain-supported edge video streaming systems (BEVS). Specifically, we develop a novel incentive mechanism based on the blockchain smart contract to enable automatic incentivization. Meanwhile, we customize a system prototype of BEVS on Amazon EC2 using Apache Storm. Preliminary experiments with the customized prototype reveal the coupling impacts of the offloading mode, the allocation scheme, and video redundancy on system performance and resource demand. Motivated by the results, we formulate joint computing offloading, resource allocation, and video adaptive compression as an optimization problem. We transform the original problem into a convex problem and a mixed-integer programming problem (MIP). We then develop an algorithm based on the generalized Benders decomposition (GBD) to solve the original problem in an iterative way. Extensive experiments demonstrate that the proposed scheme achieves full resource utilization and an effective trade-off between energy consumption and accuracy.
C1 [Yuan, Shijing; Li, Jie; Wu, Chentao] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200240, Peoples R China.
C3 Shanghai Jiao Tong University
RP Li, J (corresponding author), Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200240, Peoples R China.
EM 2019ysj@sjtu.edu.cn; lijiecs@sjtu.edu.cn; wuct@cs.sjtu.edu.cn
RI Li, jie/GXG-4583-2022
OI Li, Jie/0000-0002-4974-6116; Yuan, Shijing/0000-0002-7243-9595
FU National Key R&D Program of China [2020YFB1806700, 2020YFB1710900]; NSFC
   [61932014]; Key R&D Program of Jiangsu, China [BE2020026]
FX We thank anonymous reviewers for their insightful comments. We would
   like to thank Yuxuan Zhu and Xiang Yu for their help in improving this
   paper. National Key R&D Program of China (No.
   2020YFB1806700,2020YFB1710900),NSFC Grant (No. 61932014),Project
   BE2020026 supported by the Key R&D Program of Jiangsu, China.
CR Angelo Marletta S.S., 2015, CPULIMIT
   [Anonymous], 2017, Introducing Ethereum and solidity
   [Anonymous], 2010, INT J COMPUT VISION, DOI [DOI 10.1007/s11263-009-0275-4, 10.1007/s11263-009-0275-4]
   Barman N, 2020, COMPUTER, V53, P45, DOI 10.1109/MC.2020.2989051
   Cai ZP, 2021, IEEE T MOBILE COMPUT, V20, P2576, DOI 10.1109/TMC.2020.2987881
   Chattopadhyay R, 2022, IEEE T MOBILE COMPUT, V21, P139, DOI 10.1109/TMC.2020.3003079
   Deng XH, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101778
   FLOUDAS CA, 1989, COMPUT CHEM ENG, V13, P1117, DOI 10.1016/0098-1354(89)87017-6
   Galanopoulos A, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488704
   Herbaut N, 2017, IEEE COMMUN MAG, V55, P70, DOI 10.1109/MCOM.2017.1700117
   Hung YH, 2020, IEEE T MOBILE COMPUT, V19, P922, DOI 10.1109/TMC.2019.2901786
   Iqbal Muhammad H., 2015, International Journal of Computer Trends and Technology, V19, P9, DOI [DOI 10.14445/22312803/IJCTT-V19P103, 10.14445/22312803/IJCTT-V19P103]
   Islam A, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102225
   Li LX, 2021, IEEE T MOBILE COMPUT, V20, P63, DOI 10.1109/TMC.2019.2941934
   Liu MT, 2019, IEEE T WIREL COMMUN, V18, P695, DOI 10.1109/TWC.2018.2885266
   Liu Q, 2018, I C NETWORK PROTOCOL, P1, DOI 10.1109/ICNP.2018.00011
   Long CC, 2018, IEEE T MULTIMEDIA, V20, P1126, DOI 10.1109/TMM.2017.2764330
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Mehrotra S, 1992, SIAM J OPTIMIZ, V2, P575, DOI 10.1137/0802028
   Mikhail D.R., 2022, JSON RPC
   Ming ZX, 2022, IEEE INTERNET THINGS, V9, P9249, DOI 10.1109/JIOT.2021.3090513
   Redmon J, 2018, Arxiv, DOI [arXiv:1804.02767, DOI 10.1109/CVPR.2017.690, DOI 10.48550/ARXIV.1804.02767]
   Shi FR, 2018, INT CON DISTR COMP S, P961, DOI 10.1109/ICDCS.2018.00097
   Wang C, 2020, IEEE ACM T NETWORK, V28, P2378, DOI 10.1109/TNET.2020.3012410
   Wang C, 2020, IEEE INFOCOM SER, P257, DOI [10.1109/INFOCOM41043.2020.9155524, 10.1109/infocom41043.2020.9155524]
   Wang CM, 2017, IEEE T WIREL COMMUN, V16, P4924, DOI 10.1109/TWC.2017.2703901
   Wang JJ, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P159, DOI 10.1109/SEC.2018.00019
   Wu B, 2019, INT CON DISTR COMP S, P1106, DOI 10.1109/ICDCS.2019.00113
   Xu HY, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101932
   Yisong Yue, 2007, 30th Annual International ACM SIGIR Conference on Research and Development in Information Retrieval, P271
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Yuan S., 2020, PROC IEEE INT C PARA
   Zhang S, 2022, IEEE ACM T NETWORK, V30, P285, DOI 10.1109/TNET.2021.3106937
   Zhang WY, 2019, IEEE INFOCOM SER, P1270, DOI [10.1109/INFOCOM.2019.8737478, 10.1109/infocom.2019.8737478]
NR 34
TC 14
Z9 15
U1 1
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102740
DI 10.1016/j.sysarc.2022.102740
EA OCT 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5U3RC
UT WOS:000876467300001
DA 2024-07-18
ER

PT J
AU Abeni, L
   Biondi, A
   Bini, E
AF Abeni, Luca
   Biondi, Alessandro
   Bini, Enrico
TI Partitioning real-time workloads on multi-core virtual machines
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Virtual machines; Hierarchical scheduling; Cloud computing
ID SCHEDULABILITY ANALYSIS; EDF; FRAMEWORK; MODEL
AB Modern real-time virtual machines and containers are starting to make it possible to support the execution of real-time applications in virtualized environments. Real-time scheduling theory already provides techniques for analyzing the schedulability of real-time applications executed in virtual machines, but most of the previous work focused on global scheduling while, excluding a few exceptions, the problem of partitioning real-time workloads on multi-core VMs has not been properly investigated yet. This paper discusses and presents a set of partitioning algorithms, based on both mathematical optimization and some heuristics, to tackle the problem of online admission control and partitioning. An experimental evaluation shows that some of the heuristic algorithms can be effectively used in practical settings, being capable to partition complex task sets in short times and introducing an allocation overhead near to the optimum one.
C1 [Abeni, Luca; Biondi, Alessandro] Scuola Super Sant Anna, Pisa, Italy.
   [Bini, Enrico] Univ Torino, Turin, Italy.
C3 Scuola Superiore Sant'Anna; University of Turin
RP Abeni, L (corresponding author), Scuola Super Sant Anna, Pisa, Italy.
EM luca.abeni@santannapisa.it; alessandro.biondi@santannapisa.it;
   bini@di.unito.it
RI Abeni, Luca/AAF-8220-2020; Biondi, Alessandro/KDO-0511-2024
OI Abeni, Luca/0000-0002-7080-9601; Biondi, Alessandro/0000-0002-6625-9336
CR Abeni Luca, 2019, ACM SIGBED Review, V16, P33, DOI 10.1145/3373400.3373405
   Abeni L., 2016, MULTICORE CPU RECLAI, P1877, DOI DOI 10.1145/2851613.2851743
   Abeni L, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101709
   Abeni L, 2019, INT SYMP OBJECT COMP, P18, DOI 10.1109/ISORC.2019.00014
   Abeni L, 2019, J SYST SOFTWARE, V149, P234, DOI 10.1016/j.jss.2018.12.008
   Almeida L, 2004, P 4 ACM INT C EMB SO
   Amurrio A, 2020, IEEE ACCESS, V8, P196700, DOI 10.1109/ACCESS.2020.3033461
   Andersson B, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P322, DOI 10.1109/RTCSA.2006.45
   [Anonymous], 2011, SC 2011
   Baker TP, 2007, LECT NOTES COMPUT SC, V4878, P62
   Baker TP, 2005, IEEE T PARALL DISTR, V16, P760, DOI 10.1109/TPDS.2005.88
   Baker TP, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/REAL.2003.1253260
   Balteanu VD, 2020, PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), P1264, DOI 10.1145/3341105.3374046
   Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Baruah S, 2022, REAL-TIME SYST, V58, P85, DOI 10.1007/s11241-021-09370-7
   Baruah SK, 2003, IEEE T COMPUT, V52, P966, DOI 10.1109/TC.2003.1214344
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Bini E, 2004, IEEE T COMPUT, V53, P1462, DOI 10.1109/TC.2004.103
   Bini E, 2009, REAL TIM SYST SYMP P, P437, DOI 10.1109/RTSS.2009.35
   Biondi A, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P257, DOI 10.1145/2997465.2997489
   Biondi A, 2014, EUROMICRO, P153, DOI 10.1109/ECRTS.2014.39
   Bonifaci V, 2012, ALGORITHMICA, V63, P763, DOI 10.1007/s00453-011-9505-6
   Boyd S, 2007, OPTIM ENG, V8, P67, DOI 10.1007/s11081-007-9001-7
   Burmyakov A., 2022, IEEE T COMPUT, P1
   Burmyakov A, 2014, REAL-TIME SYST, V50, P342, DOI 10.1007/s11241-013-9199-8
   Palencia JC, 2017, IEEE T PARALL DISTR, V28, P2017, DOI 10.1109/TPDS.2016.2642960
   Cho HJ, 2006, REAL TIM SYST SYMP P, P101, DOI 10.1109/RTSS.2006.10
   Chuah SP, 2014, IEEE WIREL COMMUN, V21, P78, DOI 10.1109/MWC.2014.6882299
   Easwaran A, 2009, REAL-TIME SYST, V43, P25, DOI 10.1007/s11241-009-9073-x
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Feng X, 2002, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.2002.1181559
   Fizza K, 2022, IEEE T SERV COMPUT, V15, P372, DOI 10.1109/TSC.2019.2944360
   Funk S, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P183, DOI 10.1109/REAL.2001.990609
   Ghobaei-Arani M, 2019, J NETW COMPUT APPL, V142, P76, DOI 10.1016/j.jnca.2019.06.002
   Goossens J, 2003, REAL-TIME SYST, V25, P187, DOI 10.1023/A:1025120124771
   Grant M, 2006, NONCON OPTIM ITS APP, V84, P155
   Guan N, 2007, LECT NOTES COMPUT SC, V4761, P263
   Johnson D. S., 1974, SIAM Journal on Computing, V3, P299, DOI 10.1137/0203025
   Khalilzad NM, 2013, IEEE INT CONF EMBED, P320, DOI 10.1109/RTCSA.2013.6732233
   Lelli J, 2016, SOFTWARE PRACT EXPER, V46, P821, DOI 10.1002/spe.2335
   Levin G, 2010, EUROMICRO, P3, DOI 10.1109/ECRTS.2010.34
   Li H., 2019, P 15 ACM SIGPLAN SIG, P31, DOI [10.1145/3313808.3313816, DOI 10.1145/3313808.3313816]
   Lin J, 2011, INT CONF ACOUST SPEE, P1605
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Lipari G, 2000, EUROMICRO, P193, DOI 10.1109/EMRTS.2000.854007
   Lipari G, 2010, REAL TIM SYST SYMP P, P249, DOI 10.1109/RTSS.2010.12
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   López JM, 2000, EUROMICRO, P25, DOI 10.1109/EMRTS.2000.853989
   Lorente J. L., 2006, Proceedings. 20th International Parallel and Distributed Processing Symposium (IEEE Cat. No.06TH8860)
   Meiländer D, 2018, FUTURE GENER COMP SY, V86, P1019, DOI 10.1016/j.future.2017.07.041
   Mok AK, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P75, DOI 10.1109/RTTAS.2001.929867
   Nelissen G, 2012, EUROMICRO, P13, DOI 10.1109/ECRTS.2012.36
   Oh DI, 1998, REAL-TIME SYST, V15, P183, DOI 10.1023/A:1008098013753
   Phan L.T. X., 2011, SIGBED Rev, V8, P62, DOI DOI 10.1145/1967021.1967029
   Regnier P., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P104, DOI 10.1109/RTSS.2011.17
   Salman SM, 2019, PROCEEDINGS OF THE 2019 WORKSHOP ON FOG COMPUTING AND THE IOT (IOT-FOG '19), P41, DOI 10.1145/3313150.3313225
   Shaik MS, 2020, IEEE INT C EMERG, P61, DOI [10.1109/ETFA46521.2020.9211887, 10.1109/etfa46521.2020.9211887]
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   Shin I, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P181, DOI 10.1109/ECRTS.2008.28
   Struhar V., 2020, OPENACCESS SERIES IN, V80
   Struhar V., 2021, P 2021 26 IEEE INT C, P1
   Sun YC, 2019, J SYST ARCHITECT, V97, P142, DOI 10.1016/j.sysarc.2018.12.006
   Xi SS, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656061
   Xi SS, 2015, 2015 IEEE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, P179, DOI 10.1109/CLOUD.2015.33
   Yang KC, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P215, DOI [10.1109/RTSS.2016.029, 10.1109/RTSS.2016.20]
NR 66
TC 1
Z9 1
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102733
DI 10.1016/j.sysarc.2022.102733
EA SEP 2022
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200014
DA 2024-07-18
ER

PT J
AU Long, T
   Ren, XT
   Wang, Q
   Wang, C
AF Long, Teng
   Ren, Xingtao
   Wang, Qing
   Wang, Chao
TI Verifying the safety properties of distributed systems via mergeable
   parallelism
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Asynchronous; Distributed systems; Hoare triples; Mergeable parallelism;
   Message passing programs
ID REFINEMENT; PROGRAMS; PROOFS
AB With the development of network technology and the increasing popularity of distributed systems, the society pays more and more attention to the reliability of distributed systems. Distributed systems establish services and communications among a large number of terminals, and message passing is a common communication method in distributed systems. In practice, asynchronous mode has better performance than synchronous mode, but asynchronous completion makes the task of specifying correct behaviors more difficult. Verification of asynchronous distributed systems is challenging due to unpredictable interleaving and possible network failures. Aiming to verify the safety properties of asynchronous programs, we propose a simple procedure with the assumption of mergeable parallelism in this paper. Then we characterize inference rules to describe the sequence combination that satisfies the conditions of the receive operations. The program's execution can be reduced to executions with sets of fixed order. A proof is provided to show its soundness. The correctness of the mergeable message passing programs could be verified by a state-of-the-art verification framework. Experimental results show that our method is efficient and applicable in various message passing cases.
C1 [Long, Teng; Ren, Xingtao; Wang, Qing] China Univ Geosci, Sch Informat Engn, Beijing 100083, Peoples R China.
   [Long, Teng] Chinese Acad Sci, Inst Informat Engn, Key Lab Network Assessment Technol, Beijing 100093, Peoples R China.
   [Wang, Chao] Southwest Univ, Ctr Res & Innovat Software Engn, Sch Comp & Informat Sci, Chongqing, Peoples R China.
C3 China University of Geosciences; Chinese Academy of Sciences; Institute
   of Information Engineering, CAS; Southwest University - China
RP Long, T (corresponding author), China Univ Geosci, Sch Informat Engn, Beijing 100083, Peoples R China.; Long, T (corresponding author), Chinese Acad Sci, Inst Informat Engn, Key Lab Network Assessment Technol, Beijing 100093, Peoples R China.
EM longteng@cugb.edu.cn
FU National Natural Science Foundation of China [62002332, 62072443,
   62002298, 61972364]
FX The authors would like to thank Yue Fan for help with the experiments.
   They would also like to thank the anonymous reviewers for their helpful
   and constructive comments which greatly contributed to the improvement
   of the final version of the paper. This work was supported by National
   Natural Science Foundation of China under Grants No. 62002332, 62072443,
   62002298 and 61972364.
CR Al-Houmaily Yousef J., 2010, International Journal of Intelligent Information and Database Systems, V4, P373, DOI 10.1504/IJIIDS.2010.035582
   Bakst A, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133934
   BERNSTEIN AJ, 1966, IEEE TRANS ELECTRON, VEC15, P757, DOI 10.1109/PGEC.1966.264565
   Bouajjani A, 2018, LECT NOTES COMPUT SC, V10982, P372, DOI 10.1007/978-3-319-96142-2_23
   Bouajjani A, 2014, INT J SOFTW TOOLS TE, V16, P127, DOI 10.1007/s10009-013-0276-z
   Desai A, 2014, ACM SIGPLAN NOTICES, V49, P709, DOI [10.1145/2660193.2660211, 10.1145/2714064.2660211]
   Di Giusto C, 2020, LECT NOTES COMPUT SC, V12077, P157, DOI 10.1007/978-3-030-45231-5_9
   Elmas T, 2009, ACM SIGPLAN NOTICES, V44, P2, DOI 10.1145/1594834.1480885
   Esparza J, 2016, J ACM, V63, DOI 10.1145/2842603
   Farzan A, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3371081
   Farzan A, 2016, PROCEEDINGS OF THE 31ST ANNUAL ACM-IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE (LICS 2016), P185, DOI 10.1145/2933575.2935310
   Farzan A, 2015, ACM SIGPLAN NOTICES, V50, P407, DOI [10.1145/2676726.2677012, 10.1145/2775051.2677012]
   Farzan A, 2014, ACM SIGPLAN NOTICES, V49, P151, DOI 10.1145/2535838.2535885
   Flanagan C, 2005, ACM SIGPLAN NOTICES, V40, P110, DOI 10.1145/1047659.1040315
   Garcia-Perez Alvaro, 2018, Programming Languages and Systems. 27th European Symposium on Programming, ESOP 2018, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2018. Proceedings: LNCS 10801, P912, DOI 10.1007/978-3-319-89884-1_32
   Gleissenthall KV, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290372
   Gleissenthall KV, 2016, ACM SIGPLAN NOTICES, V51, P599, DOI [10.1145/2908080.2908129, 10.1145/2980983.2908129]
   Hawblitzel C, 2015, LECT NOTES COMPUT SC, V9207, P449, DOI 10.1007/978-3-319-21668-3_26
   Heizmann M, 2009, LECT NOTES COMPUT SC, V5673, P69, DOI 10.1007/978-3-642-03237-0_7
   Kragl Bernhard, 2021, 2021 Formal Methods in Computer Aided Design (FMCAD), P143, DOI 10.34727/2021/isbn.978-3-85448-046-4_23
   Kragl B, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P227, DOI 10.1145/3385412.3385980
   Kragl B, 2020, LECT NOTES COMPUT SC, V12224, P275, DOI 10.1007/978-3-030-53288-8_14
   Kragl B, 2018, LECT NOTES COMPUT SC, V10981, P79, DOI 10.1007/978-3-319-96145-3_5
   Kragl Bernhard, 2018, CONCUR, DOI [10.4230/LIPIcs.CONCUR.2018.21, DOI 10.4230/LIPICS.CONCUR.2018.21]
   Lamport L, 1998, ACM T COMPUT SYST, V16, P133, DOI 10.1145/279227.279229
   Lampson B., 1976, CRASH RECOVERY DISTR
   Lipton R. J., 1975, Conference Record of the 2nd ACM Symposium on Principles of Programming Languages, P78
   Long T., 2021, LECT NOTES COMPUTER, V13071, P122, DOI [10.1007/978-3- 030- 91265-9_7, DOI 10.1007/978-3-030-91265-9_7]
   Ma HJ, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P370, DOI 10.1145/3341301.3359651
   McMillan KL, 2020, LECT NOTES COMPUT SC, V12225, P190, DOI 10.1007/978-3-030-53291-8_12
   McMillan KL, 2018, LECT NOTES COMPUT SC, V11002, P43, DOI 10.1007/978-3-319-99725-4_4
   Padon O, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3140568
   Padon O, 2018, PROCEEDINGS OF THE 2018 18TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), P3
   Padon O, 2016, ACM SIGPLAN NOTICES, V51, P614, DOI [10.1145/2908080.2908118, 10.1145/2980983.2908118]
   Sergey I, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3158116
   Tasharofi Samira, 2012, Formal Techniques for Distributed Systems. Joint 14th IFIP WG 6.1 International Conference, FMOODS 2012 and 32nd IFIP WG 6.1 International Conference, FORTE 2012, P219, DOI 10.1007/978-3-642-30793-5_14
   Taube M, 2018, PROCEEDINGS OF THE 39TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, PLDI 2018, P662, DOI 10.1145/3192366.3192414
   Teperman A., 2005, INT C PARALLEL DISTR, P31
   Yu HBA, 2020, PROC INT CONF SOFTW, P1248, DOI 10.1145/3377811.3380419
NR 39
TC 0
Z9 0
U1 2
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102646
DI 10.1016/j.sysarc.2022.102646
EA JUL 2022
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100006
DA 2024-07-18
ER

PT J
AU Zhang, YW
   Chen, RK
AF Zhang, Yi-Wen
   Chen, Rong-Kun
TI A survey of energy-aware scheduling in mixed-criticality systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed-criticality system; Real-time scheduling; Energy; Reliability
ID SPORADIC TASK; MANAGEMENT; OPTIMIZATION; SCHEDULABILITY; RECLAMATION;
   DEADLINE; DEMAND; MODEL
AB Unlike traditional embedded systems only have one criticality level, mixed-criticality (MC) systems integrate different types of applications or functionalities into a common and shared platform. There are many studies focusing on energy-aware scheduling in MC systems. This paper presents a survey of energy-aware scheduling algorithms in MC systems that have been published in 2013 until the end of 2021. The survey first presents a classification of the presented algorithms which have been classified based on system platforms, scheduling scheme and reliability. Firstly, we review the energy-aware scheduling without reliability, which can further be divided into uniprocessor and multiprocessor MC scheduling algorithms based on the processor platform. Secondly, we investigate the studies that integrate reliability into energy consumption in MC systems. Finally, we find some conclusive observations that can help in identifying possible new research directions.
C1 [Zhang, Yi-Wen; Chen, Rong-Kun] Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
   [Zhang, Yi-Wen] Xiamen Key Lab Data Secur & Blockchain Technol, Xiamen, Peoples R China.
C3 Huaqiao University
RP Zhang, YW (corresponding author), Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
EM zyw@hqu.edu.cn; 21014083040@stu.hqu.edu.cn
RI Rongkun, Chen/GSM-8976-2022
FU Youth Innovation Fund Projects of Xiamen City [3502Z20206012]; Guiding
   Project of Fujian Science and Technology Plan [2021 H0019]
FX Acknowledgments This work has been supported by the Youth Innovation
   Fund Projects of Xiamen City under Grant 3502Z20206012 and the Guiding
   Project of Fujian Science and Technology Plan under Grant 2021 H0019.
CR Ali I, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P438, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.63
   [Anonymous], 2016, RTAS
   Asyaban S, 2018, REAL-TIME SYST, V54, P32, DOI 10.1007/s11241-017-9287-2
   BAHRAMI F, IEEE T EMERG TOP COM
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968488
   Baruah S, 2016, PROC EUROMICR, P131, DOI 10.1109/ECRTS.2016.12
   Baruah S, 2014, REAL TIM SYST SYMP P, P31, DOI 10.1109/RTSS.2014.15
   Baruah S, 2013, REAL TIM SYST SYMP P, P68, DOI 10.1109/RTSS.2013.15
   Baruah S, 2013, IEEE INT CONF EMBED, P237, DOI 10.1109/RTCSA.2013.6732224
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Behera L., COMPUTING, P1
   Behera L, 2020, DES AUTOM EMBED SYST, V24, P79, DOI 10.1007/s10617-019-09232-3
   Behera L, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3073415
   Benini L, 1999, IEEE T COMPUT AID D, V18, P813, DOI 10.1109/43.766730
   Bhuiyan A., REAL-TIME SYST, P1
   Bhuiyan A., 2019, Proceedings of the 27th International Conference on Real-Time Networks and Systems, RTNS'19, page, P123
   Bhuiyan A, 2020, IEEE T COMPUT AID D, V39, P3906, DOI 10.1109/TCAD.2020.3012231
   Bilbao A, 2017, IEEE INTL CONF IND I, P59, DOI 10.1109/INDIN.2017.8104747
   Broekaert F., 2013, OSPERT, P30
   Burns A., 2013, Dept. Comput. Sci., Univ. York, Tech. Rep., P1
   Cao K, 2019, FUTURE GENER COMP SY, V100, P165, DOI 10.1016/j.future.2019.05.022
   Caplan J, 2018, IEEE T COMPUT, V67, P582, DOI 10.1109/TC.2017.2762293
   Chai HX, 2019, J CIRCUIT SYST COMP, V28, DOI 10.1142/S0218126619300071
   Chen G, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101688
   Chen G, 2018, IEEE T COMPUT AID D, V37, P2393, DOI 10.1109/TCAD.2018.2857359
   Chen G, 2018, IEEE T COMPUT, V67, P543, DOI 10.1109/TC.2017.2763133
   Chen Y, 2016, INFORM PROCESS LETT, V116, P508, DOI 10.1016/j.ipl.2016.02.009
   Chwa HS, 2022, IEEE T PARALL DISTR, V33, P1520, DOI 10.1109/TPDS.2021.3118610
   Davis RI, 2018, IEEE REAL TIME, P140, DOI 10.1109/RTAS.2018.00024
   Dong XY, 2021, J CIRCUIT SYST COMP, V30, DOI 10.1142/S0218126621503060
   Draskovic S., 2021, REAL-TIME SYST, P1, DOI DOI 10.1007/S11241-021-09365-4#ARTICLE-INFO
   Ejlali A, 2012, IEEE T COMPUT AID D, V31, P329, DOI 10.1109/TCAD.2011.2173488
   Ekberg P, 2014, REAL-TIME SYST, V50, P48, DOI 10.1007/s11241-013-9187-z
   El Sayed MA, 2021, COMPUTERS, V10, DOI 10.3390/computers10010010
   Fadlelseed S., ELECTRONICS, V10, P1352
   Fakih M, 2017, MICROPROCESS MICROSY, V52, P89, DOI 10.1016/j.micpro.2017.05.016
   Gerards MET, 2016, J SCHEDULING, V19, P3, DOI 10.1007/s10951-015-0463-8
   Gu XZ, 2019, REAL-TIME SYST, V55, P552, DOI 10.1007/s11241-019-09330-2
   Gu XS, 2017, AM J CARDIOVASC DIS, V7, P1
   Guo Z., 2014, LEIBNIZ T EMBEDD SYS, V1, P1
   Guo Z., IEEE T COMPUT AIDED
   Guo ZS, 2013, INT SYM IND EMBED, P161, DOI 10.1109/SIES.2013.6601488
   Haque MA, 2017, IEEE T PARALL DISTR, V28, P813, DOI 10.1109/TPDS.2016.2600595
   Haque MA, 2015, SUSTAIN COMPUT-INFOR, V6, P81, DOI 10.1016/j.suscom.2014.05.001
   Hu BA, 2019, IEEE INT CONF CON AU, P1494, DOI 10.1109/ICCA.2019.8899993
   Huang L, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273909
   Huang P., 2014, 2014 51 ACM EDAC IEE, P1
   Huang PC, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656057
   Hussain I, 2021, REAL-TIME SYST, V57, P141, DOI 10.1007/s11241-020-09357-w
   Jejurikar R, 2005, DES AUT CON, P111
   Jiang W, 2019, IEEE T COMPUT AID D, V38, P1413, DOI 10.1109/TCAD.2018.2846652
   Jiang Z, 2022, IEEE T COMPUT AID D, V41, P320, DOI 10.1109/TCAD.2021.3059566
   Jun Wu, 2021, 2021 7th International Conference on Applied System Innovation (ICASI), P58, DOI 10.1109/ICASI52993.2021.9568416
   Lee, IEEE T COMPUT, V2021
   Legout V., 2013, 1 WORKSH REAL TIM MI, P1
   Li Z, 2016, J SYST SOFTWARE, V112, P1, DOI 10.1016/j.jss.2015.10.029
   Liu D, 2018, IEEE T COMPUT, V67, P975, DOI 10.1109/TC.2018.2789879
   Mahdiani M, 2021, REAL-TIME SYST, V57, P55, DOI 10.1007/s11241-020-09355-y
   Medina R, 2021, IEEE T COMPUT, V70, P457, DOI 10.1109/TC.2020.2990229
   Mittal Sparsh, 2014, International Journal of Computer Aided Engineering and Technology, V6, P440, DOI 10.1504/IJCAET.2014.065419
   Naghavi A., IEEE T EMERG TOP COM, P1
   Narayanan S. N., 2016, 2016 IEEE INT C SMAR, P1, DOI DOI 10.1109/SMARTCOMP.2016.7501710
   Pathan RM, 2017, REAL-TIME SYST, V53, P45, DOI 10.1007/s11241-016-9258-z
   Pautet L, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102221
   Pavic I, 2020, REAL-TIME SYST, V56, P112, DOI 10.1007/s11241-020-09345-0
   Qin XL, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON PROGNOSTICS AND HEALTH MANAGEMENT (ICPHM), P1, DOI [10.1109/ATNAC.2017.8215431, 10.1109/ICPHM.2017.7998297]
   Ranjbar B, 2022, IEEE T COMPUT AID D, V41, P1509, DOI 10.1109/TCAD.2021.3082495
   Ranjbar B, 2021, IEEE T COMPUT AID D, V40, P2009, DOI 10.1109/TCAD.2020.3033374
   Reghenzani F, 2019, I SYMPOS LOW POWER E
   Safari S, 2022, IEEE T PARALL DISTR, V33, P1678, DOI 10.1109/TPDS.2021.3123544
   Safari S, 2020, IEEE T COMPUT AID D, V39, P4601, DOI 10.1109/TCAD.2020.2977063
   Safari S, 2019, IEEE T PARALL DISTR, V30, P2338, DOI 10.1109/TPDS.2019.2907846
   Sobhani H, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102090
   Sruti S, 2018, REAL TIM SYST SYMP P, P173, DOI 10.1109/RTSS.2018.00033
   Su H, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2984633
   Su H, 2013, DES AUT TEST EUROPE, P147
   Sun R., J CIRCUIT SYST COMP, V30
   Taherin A, 2018, IEEE T SUST COMPUT, V3, P195, DOI 10.1109/TSUSC.2018.2801123
   Taherkhani A., 2015, Neural Networks (IJCNN), 2015 International Joint Conference on, P1, DOI DOI 10.1109/IJCNN.2015.7280743
   Tang B, 2013, IEEE SYS MAN CYBERN, P1, DOI 10.1109/SMC.2013.8
   Thekkilakattil A, 2015, PROCEDIA COMPUT SCI, V46, P1148, DOI 10.1016/j.procs.2015.01.027
   Tianyu Zhang, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P179, DOI 10.1109/SIES.2014.6871202
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Völp M, 2014, IEEE REAL TIME, P275, DOI 10.1109/RTAS.2014.6926009
   Xiang Y, 2018, INTEGRATION, V61, P114, DOI 10.1016/j.vlsi.2017.11.007
   Xu H, 2019, J SYST SOFTWARE, V150, P51, DOI 10.1016/j.jss.2019.01.015
   Yang C., J SUPERCOMPUT, P1
   Yang J., J SYST ARCHIT, V117
   Yang KC, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415716
   Yang KC, 2020, REAL TIM SYST SYMP P, P25, DOI 10.1109/RTSS49844.2020.00014
   Yi-Wen Z, 2019, COMPUT STAND INTER, V61, P129, DOI 10.1016/j.csi.2018.06.004
   Zeng LN, 2019, IEEE ACCESS, V7, P87837, DOI 10.1109/ACCESS.2019.2926299
   Zhan JY, 2018, J PARALLEL DISTR COM, V117, P115, DOI 10.1016/j.jpdc.2018.02.014
   Zhang Y., IN PRESS
   Zhang YW, 2022, IEEE T COMPUT AID D, V41, P2891, DOI 10.1109/TCAD.2021.3120326
   Zhang YW, 2021, MICROPROCESS MICROSY, V87, DOI 10.1016/j.micpro.2021.104362
   Zhang YW, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102246
   Zhang YW, 2022, COMPUT STAND INTER, V79, DOI 10.1016/j.csi.2021.103563
   Zhang YW, 2021, IEEE T COMPUT AID D, V40, P78, DOI 10.1109/TCAD.2020.2992999
   Zhang YW, 2019, MICROPROCESS MICROSY, V64, P170, DOI 10.1016/j.micpro.2018.11.005
   Zhang YW, 2018, J SYST ARCHITECT, V83, P12, DOI 10.1016/j.sysarc.2017.11.004
   Zhang YW, 2017, MICROPROCESS MICROSY, V52, P312, DOI 10.1016/j.micpro.2017.06.020
   Zhang YW, 2020, INT J EMBED SYST, V12, P166
   Zhang YW, 2019, SUSTAIN COMPUT-INFOR, V23, P38, DOI 10.1016/j.suscom.2019.06.004
   Zhao MX, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.101661
   Zhou YB, 2019, J SYST ARCHITECT, V98, P191, DOI 10.1016/j.sysarc.2019.07.007
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
NR 111
TC 13
Z9 13
U1 3
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102524
DI 10.1016/j.sysarc.2022.102524
EA MAY 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q3FZ
UT WOS:000802579100004
DA 2024-07-18
ER

PT J
AU Wu, CG
   Chen, YB
   Qi, ZW
   Guan, HB
AF Wu, Chenggang
   Chen, Yongbiao
   Qi, Zhengwei
   Guan, Haibing
TI DSPR: Secure decentralized storage with proof-of-replication for edge
   devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed storage; Edge computing; Internet of things
ID CLOUD; CODES
AB The evolving edge and IoT devices collect and process massive data and need tremendous storage space for those data. It is more efficient and reliable to establish a distributed storage system for their storage need. However, the conventional erasure codes used in distributed storage are designed for reliable data centers. Edge and IoT devices are highly vulnerable and unreliable. The conventional distributed storage systems cannot prevent malicious attackers and require very high redundancy in wild environments. This paper presents DSPR, a new decentralized distributed storage system with proof of replication for edge and IoT devices. By providing the cryptographic proofs of stored data, the system can actively find the data corruption and recover the data before it is unrecoverable in vulnerable environments. Therefore, we can apply high efficient coding schemes with low storage redundancy. Our LDPC coding achieves about 6x encoding and 20x recovering speedup than Intel ISA-L. With an IoT device Xavier AGX, the system can prove over 180GB of data per day to securely store the data, which is about 4x faster than public auditing schemes with an even stronger threat model that every device in the network can be malicious.
C1 [Wu, Chenggang; Chen, Yongbiao; Qi, Zhengwei; Guan, Haibing] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Wu, CG (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM wuchenggang@sjtu.edu.cn
RI guan, haibing/G-8142-2011; chen, yongbiao/IQW-9694-2023
OI guan, haibing/0000-0002-4714-7400; 
FU Shanghai Pujiang Program, China [19PJ1430900]; Shanghai Key Laboratory
   of Scalable Computing and Systems, China; NSF of China [61732010]
FX This work is sponsored by Shanghai Pujiang Program, China 19PJ1430900,
   Shanghai Key Laboratory of Scalable Computing and Systems, China, and
   supported in part by NSF of China (NO. 61732010).
CR Amazon Corporation, 2021, DUR AV
   [Anonymous], 2016, Intel  Xeon  Processor E7-8800 / 4800 v4 Product Families - Thermal Mechanical Specification and Design Guide
   Bailleu Maurice, 2021, 2021 USENIX ANN TECH, P65
   Benet J, 2014, ARXIV14073561
   Benet J., 2017, PROTOC LABS, V20
   Blass EO, 2012, 28TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2012), P71
   Blog T.C., 2017, DANGERS INTELS FREQU
   Blum M., 2019, Providing sound foundations for cryptography: on the work of shafi goldwasser and silvio micali, P329
   Budati K., 2007, Proceedings of the 16th international symposium on High performance distributed computing, P55
   Damgård I, 2019, LECT NOTES COMPUT SC, V11692, P355, DOI 10.1007/978-3-030-26948-7_13
   Ding Yi, 2021, 18 USENIX S NETWORKE
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Ford D., 2010, PROC USENIX OSDI
   Greenan KM, 2010, IEEE S MASS STOR SYS
   Halderman JA, 2009, COMMUN ACM, V52, P91, DOI 10.1145/1506409.1506429
   Hu YC, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P233
   Huang Cheng, 2012, P USENIX ATC
   I. Center, 2016, INT INT STOR ACC LIB
   Jonathan A, 2017, IEEE T PARALL DISTR, V28, P3229, DOI 10.1109/TPDS.2017.2717883
   Kalcher S, 2011, IEEE INT C CL COMP, P290, DOI 10.1109/CLUSTER.2011.40
   Liu J, 2015, IEEE T INF FOREN SEC, V10, P1513, DOI 10.1109/TIFS.2015.2416688
   Markettos AT, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23194
   Muralidhar S., 2014, P 11 USENIX C OP SYS, P383
   NVIDIA Corporation, 2021, JETS AGX XAV DEV KIT
   NVIDIA Corporation, 2020, DATA SHEET NVIDIA JE
   Pan S, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P217
   Plank JS, 2005, I C DEPEND SYS NETWO, P326, DOI 10.1109/DSN.2005.86
   Protocol Labs, 2021, LIBP2P
   Protocol Labs, 2021, IPFS POW DISTR WEB
   Qin XM, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101854
   REED IS, 1960, J SOC IND APPL MATH, V8, P300, DOI 10.1137/0108018
   Sobe P, 2008, J SYST ARCHITECT, V54, P861, DOI 10.1016/j.sysarc.2008.02.007
   Wang C, 2013, IEEE T COMPUT, V62, P362, DOI 10.1109/TC.2011.245
   Wang T, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101971
   Weil SA, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P307
   Wu JJ, 2021, AD HOC NETW, V117, DOI 10.1016/j.adhoc.2021.102494
   Wu Y, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102217
   Xia M, 2015, P 13 USENIX C FIL ST, P213
   Xing JR, 2018, J SYST ARCHITECT, V83, P1, DOI 10.1016/j.sysarc.2017.11.002
   Yan L, 2013, IEEE INT C CL COMP
   Zhang JD, 2021, IEEE T INF FOREN SEC, V16, P1288, DOI 10.1109/TIFS.2020.3032283
   Zhang Y, 2016, DRMINGDRMERLRC ERASU
   Zhao H, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION (ICIA), P1, DOI 10.1109/ICInfA.2013.6720260
NR 43
TC 3
Z9 3
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102441
DI 10.1016/j.sysarc.2022.102441
EA MAR 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P7LR
UT WOS:000819918100005
DA 2024-07-18
ER

PT J
AU Sarma, R
   Kumar, C
   Barbhuiya, FA
AF Sarma, Richa
   Kumar, Chandan
   Barbhuiya, Ferdous Ahmed
TI MACFI: A multi-authority access control scheme with efficient ciphertext
   and secret key size for fog-enhanced IoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CP-ABE; Access control; IoT; Cloud computing; Fog computing
ID ATTRIBUTE-BASED ENCRYPTION; CP-ABE; HIDDEN
AB With the rapid development of Internet of things (IoT), the number of connected devices and the data generated by them are increasing dramatically. This led to the development of paradigm fog computing, which facilitates data analysis and processing at the edge. Along with fog, cloud co-exists to provide massive storage, processing resources, etc. However, data storage and computation at multiple levels raise the risk of data security. Ciphertext-policy attribute-based encryption (CP-ABE) is a well-known cryptographic technique for providing fine-grained access control. Unfortunately, the existing multi-authority CP-ABE schemes are incompatible with resource-limited IoT devices as the ciphertext and secret key size grow linearly with the number of attributes. Therefore, we propose a multi-authority CP-ABE scheme named MACFI, where the ciphertext and secret key size are efficient. The size of the secret key held by the user is constant irrespective of the number of attributes. And, the ciphertext size increases linearly with the number of authorities rather than the number of attributes. Further, expensive decryption operations are outsourced to fog, which reduces the computation overhead of data users. Additionally, the overall encryption and decryption time are highly efficient. According to security and performance analysis, MACFI is secure and suitable for IoT applications.
C1 [Sarma, Richa; Kumar, Chandan; Barbhuiya, Ferdous Ahmed] Indian Inst Informat Technol, Gauhati 781015, Assam, India.
   [Kumar, Chandan] Indian Inst Technol, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Sarma, R (corresponding author), Indian Inst Informat Technol, Gauhati 781015, Assam, India.
EM richa@iiitg.ac.in
RI kumar, chandan/IVH-1304-2023
OI Sarma, Richa/0000-0001-9376-7515; Kumar, Chandan/0000-0003-4379-9011
CR Belguith S, 2018, COMPUT NETW, V133, P141, DOI 10.1016/j.comnet.2018.01.036
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Chase M, 2007, LECT NOTES COMPUT SC, V4392, P515
   Cheung L, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P456
   Cui H, 2018, COMPUT NETW, V133, P157, DOI 10.1016/j.comnet.2018.01.034
   Guo FC, 2014, IEEE T INF FOREN SEC, V9, P763, DOI 10.1109/TIFS.2014.2309858
   Han JG, 2015, IEEE T INF FOREN SEC, V10, P665, DOI 10.1109/TIFS.2014.2382297
   Horváth M, 2015, LECT NOTES COMPUT SC, V8939, P566, DOI 10.1007/978-3-662-46078-8_47
   Lewko A, 2011, LECT NOTES COMPUT SC, V6632, P568, DOI 10.1007/978-3-642-20465-4_31
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1080, DOI 10.1109/TDSC.2019.2897675
   Miao YB, 2019, IEEE T SERV COMPUT, V12, P772, DOI 10.1109/TSC.2018.2823309
   Mu Y., 2018, INTRO SECURITY REDUC, P29, DOI [10.1007/978-3-319-93049-74, DOI 10.1007/978-3-319-93049-74]
   Odelu V, 2017, COMPUT STAND INTER, V54, P3, DOI 10.1016/j.csi.2016.05.002
   Sarma R., SUSTAIN COMPUT-INFOR, V30
   Sarma R, 2020, IEEE SYS MAN CYBERN, P2782, DOI [10.1109/SMC42975.2020.9283362, 10.1109/smc42975.2020.9283362]
   Xiong SM, 2020, IEEE INTERNET THINGS, V7, P2914, DOI 10.1109/JIOT.2020.2963899
   Yang K, 2013, IEEE T INF FOREN SEC, V8, P1790, DOI 10.1109/TIFS.2013.2279531
NR 18
TC 14
Z9 14
U1 5
U2 26
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102347
DI 10.1016/j.sysarc.2021.102347
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200001
DA 2024-07-18
ER

PT J
AU Wazid, M
   Das, AK
   Hussain, R
   Kumar, N
   Roy, S
AF Wazid, Mohammad
   Das, Ashok Kumar
   Hussain, Rasheed
   Kumar, Neeraj
   Roy, Sandip
TI BUAKA-CS: Blockchain-enabled user authentication and key agreement
   scheme for crowdsourcing system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Crowdsourcing; Blockchain; Security; User authentication and key
   agreement; Simulation
ID SECURITY; PRIVACY; PROTOCOL; INTERNET; EXCHANGE; STORAGE; ACCESS
AB Crowdsourcing is a practice of using collective intelligence of a group in order to achieve a common goal to solve complex problems in an innovative way. It involves obtaining information and opinions from a group of participants who submit their data (i.e., solutions) via the Internet using some applications. The application domains, where crowdsourcing can be used, include, but not limited to, healthcare, environment, public safety, disaster management, and transportation. Despite the unprecedented advantages of crowdsourcing, security and privacy are rising concerns that need to be addressed. Therefore, it is crucially important to provide effective solutions that address the security and privacy issues in crowdsourcing systems. To this end, the salient features of blockchain technology such as immutability, decentralization, transparency and resiliency can play a pivotal role to address the afore-mentioned security challenges. To fill these gaps, in this paper, we propose a new blockchain-based user authentication and key agreement scheme for crowdsourcing (BUAKA-CS) through lightweight cryptographic techniques. The security of the BUAKA-CS is proved through the formal method and also through other mathematical methods that depict the resilience of BUAKA-CS against various types of possible attacks. Moreover, the robustness of BUAKA-CS against possible attacks is proved through widely-recognized automated software validation tools. We also compare BUAKA-CS with other existing schemes and prove its out performance in terms of security, functionality, computation and communication costs. Finally, we conduct the extensive blockchain-based simulations to measure the impact of BUAKA-CS on the performance of the system.
C1 [Wazid, Mohammad] Graph Era Deemed Univ, Dept Comp Sci & Engn, Dehra Dun 248002, Uttarakhand, India.
   [Das, Ashok Kumar] Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
   [Hussain, Rasheed] Innopolis Univ, Networks & Blockchain Lab, Innopolis 420500, Russia.
   [Kumar, Neeraj] Thapar Univ, Dept Comp Sci & Engn, Patiala 147004, Punjab, India.
   [Roy, Sandip] Asansol Engn Coll, Dept Comp Sci & Engn, Asansol 713305, W Bengal, India.
C3 Graphic Era University; International Institute of Information
   Technology Hyderabad; Innopolis University; Thapar Institute of
   Engineering & Technology
RP Das, AK (corresponding author), Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
EM wazidkec2005@gmail.com; ashok.das@iiit.ac.in; r.hussain@innopolis.ru;
   neeraj.kumar@thapar.edu; sandiproy9500@gmail.com
RI Das, Ashok Kumar/U-2790-2019; Kumar, Neeraj/L-3500-2016; wazid,
   mohammad/X-4211-2018; Hussain, Rasheed/D-2102-2010
OI Das, Ashok Kumar/0000-0002-5196-9589; Kumar, Neeraj/0000-0002-3020-3947;
   wazid, mohammad/0000-0001-9898-0921; Hussain,
   Rasheed/0000-0002-3771-7537; Roy, Sandip/0000-0003-4743-0342
FU Mathematical Research Impact Centric Support (MATRICS) - Science and
   Engineering Research Board (SERB), India [MTR/2019/000699]; Ripple
   Centre of Excellence Scheme, CoE in Blockchain, IIIT Hyderabad, India
   [001/2019]
FX The authors thank the anonymous reviewers, the associate editor and the
   editor-in-chief for their valuable feedback on the paper, which helped
   us to improve its quality and presentation. This work was supported by
   the Mathematical Research Impact Centric Support (MATRICS) project
   funded by the Science and Engineering Research Board (SERB), India
   (Reference No. MTR/2019/000699) and also by the Ripple Centre of
   Excellence Scheme, CoE in Blockchain (Sanction No. IIIT/R&D
   Office/Internal Projects/001/2019), IIIT Hyderabad, India.
CR Abadi M, 2009, LECT NOTES COMPUT SC, V5643, P35, DOI 10.1007/978-3-642-02658-4_5
   Abbasinezhad-Mood D, 2018, IEEE T IND INFORM, V14, P4815, DOI 10.1109/TII.2018.2806974
   Abdalla M, 2005, LECT NOTES COMPUT SC, V3386, P65
   Amin R, 2018, FUTURE GENER COMP SY, V78, P1005, DOI 10.1016/j.future.2016.12.028
   [Anonymous], 2020, ONLINE MEDICAL DIAGN
   AVISPA, 2019, AVISPA AUTOMATED VAL
   Bera B, 2020, COMPUT COMMUN, V153, P229, DOI 10.1016/j.comcom.2020.02.011
   Bhattacharya M, 2020, IEEE ACCESS, V8, P221330, DOI 10.1109/ACCESS.2020.3043621
   Canetti R, 2001, LECT NOTES COMPUT SC, V2045, P453
   Canetti R, 2002, LECT NOTES COMPUT SC, V2332, P337
   Dasgupta D., 2019, Journal of Banking and Financial Technology, V3, P1, DOI DOI 10.1007/S42786-018-00002-6
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Duan ZJ, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16040481
   Fan MC, 2019, IEEE ACCESS, V7, P35929, DOI 10.1109/ACCESS.2019.2905298
   Garg N, 2020, IEEE ACCESS, V8, P95956, DOI 10.1109/ACCESS.2020.2995917
   Ghaffar Z, 2020, IEEE ACCESS, V8, P47144, DOI 10.1109/ACCESS.2020.2977264
   He DB, 2014, IEEE T CONSUM ELECTR, V60, P30, DOI 10.1109/TCE.2014.6780922
   Howe J, 2006, WIRED, V14, P1, DOI DOI 10.1086/599595
   Kearns, 2013, 9 GREAT EXAMPLES CRO
   Kumar V, 2019, IEEE T COGN COMMUN, V5, P625, DOI 10.1109/TCCN.2019.2909028
   Li M, 2019, IEEE T PARALL DISTR, V30, P1251, DOI 10.1109/TPDS.2018.2881735
   McCarty, 2021, TOP 4 CROWDSOURCING
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   Mo JQ, 2019, WIREL COMMUN MOB COM, DOI 10.1155/2019/4520685
   Park K, 2019, IEEE ACCESS, V7, P76812, DOI 10.1109/ACCESS.2019.2921399
   Srivastava P, 2018, INFRASTRUCTURES-BASE, V3, DOI 10.3390/infrastructures3040051
   Sun G, 2019, J NETW COMPUT APPL, V134, P89, DOI 10.1016/j.jnca.2019.02.018
   Tiwari D, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.4072
   Wang D, 2017, IEEE T INF FOREN SEC, V12, P2776, DOI 10.1109/TIFS.2017.2721359
   Wang JZ, 2018, IEEE ACCESS, V6, P17545, DOI 10.1109/ACCESS.2018.2805837
   Wang WB, 2019, IEEE ACCESS, V7, P22328, DOI 10.1109/ACCESS.2019.2896108
   Wang X, 2019, IEEE ACCESS, V7, P45061, DOI 10.1109/ACCESS.2019.2909004
   Wang ZB, 2019, IEEE T MOBILE COMPUT, V18, P1356, DOI 10.1109/TMC.2018.2861765
   Wazid M, 2020, IEEE ACCESS, V8, P88700, DOI 10.1109/ACCESS.2020.2992467
   Wazid M, 2019, IEEE ACCESS, V7, P182459, DOI 10.1109/ACCESS.2019.2960412
   Wazid M, 2020, IEEE T DEPEND SECURE, V17, P391, DOI 10.1109/TDSC.2017.2764083
   XU X, 2019, IEEE T COMPUT SOC SY, V6
   Xu ZS, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.5295
   Yang K, 2015, IEEE COMMUN MAG, V53, P75, DOI 10.1109/MCOM.2015.7180511
   Yang MM, 2019, FUTURE GENER COMP SY, V94, P408, DOI 10.1016/j.future.2018.11.046
   Zhang HW, 2019, ENERGY, V180, P955, DOI 10.1016/j.energy.2019.05.127
   Zhou L, 2019, FUTURE GENER COMP SY, V91, P244, DOI 10.1016/j.future.2018.08.038
   Zhuo GQ, 2017, IEEE INTERNET THINGS, V4, P572, DOI 10.1109/JIOT.2016.2585592
NR 43
TC 17
Z9 17
U1 2
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102370
DI 10.1016/j.sysarc.2021.102370
EA DEC 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200005
DA 2024-07-18
ER

PT J
AU Senouci, MR
   Benkhaddra, I
   Senouci, A
   Li, FG
AF Senouci, Mohammed Raouf
   Benkhaddra, Ilyas
   Senouci, Abdelkader
   Li, Fagen
TI An efficient and secure certificateless searchable encryption scheme
   against keyword guessing attacks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Certificateless public key encryption with keyword search; Offline
   keyword guessing attack; Online keyword guessing attack; Inside keyword
   guessing attack; Outside keyword guessing attack
ID PUBLIC-KEY ENCRYPTION; AUTHENTICATED ENCRYPTION
AB As the wave of data breaches continues crashing down on companies, specially for companies that provide cloud storage services, the data security and privacy have become the main concern of most clients that use this kind of services. Certificateless public key encryption with keyword search (CLPEKS) is a novel cryptographic primitives that if implemented correctly, provides the possibility to search over an encrypted data that has been outsourced to the cloud server, while guaranteeing the privacy of the search-keyword used in the process. Several CLPEKS schemes have been presented in the literature, but many of them are found vulnerable to offline/online keyword guessing attacks either performed by inside attackers, outside attackers or by both. To overcome these security weaknesses, we propose an efficient and secure certificateless searchable encryption scheme that is proven to be resistant against different keyword guessing attacks under both, the hardness of solving the discrete logarithm (DL) and the computational Diffie-Hellman (CDH) problems in the random oracle model. Then, by conducting a comprehensive comparison between our proposed scheme and other related schemes, we found that the proposed scheme has better overall performance in terms of communication and computation complexities, while guaranteeing security against online and offline KGA performed by either outside attackers or inside attacker.
C1 [Senouci, Mohammed Raouf; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Benkhaddra, Ilyas] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu 611731, Peoples R China.
   [Senouci, Abdelkader] Northumbria Univ, Fac Engn & Environm, Newcastle Upon Tyne, Tyne & Wear, England.
C3 University of Electronic Science & Technology of China; University of
   Electronic Science & Technology of China; Northumbria University
RP Senouci, MR (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM senoucimedraouf@gmail.com; benkhaddra.ilyas@hotmail.com;
   abdelkader.senouci@northumbria.ac.uk; fagenli@uestc.edu.cn
RI BENKHADDRA, Ilyas/ABF-7300-2021
OI BENKHADDRA, Ilyas/0000-0002-7266-5226; Senouci, Mohammed
   Raouf/0000-0002-0695-1136
CR Abdalla M, 2005, LECT NOTES COMPUT SC, V3621, P205
   Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   [Anonymous], 2015, INT C NETW SYST SEC
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Byun JW, 2006, LECT NOTES COMPUT SC, V4165, P75
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Hassan A, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101776
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Hwang YH, 2007, LECT NOTES COMPUT SC, V4575, P2
   Islam S.H., 2017, INT C MATH COMPUTING, V655, P3, DOI [10.1007/978-981-10-4642-1_1, DOI 10.1007/978-981-10-4642-1_1]
   Khader D, 2007, LECT NOTES COMPUT SC, V4707, P1086
   Li CT, 2015, NONLINEAR DYNAM, V80, P1601, DOI 10.1007/s11071-015-1965-9
   Liang YR, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101741
   Lu Y, 2019, IEEE T SERV COMPUT, V99, P1
   Lu Y., 2021, IEEE Trans. Mob. Comput.
   Lu Y, 2021, IEEE T IND INFORM, V17, P2696, DOI 10.1109/TII.2020.3006474
   Lu Y, 2019, INFORM SCIENCES, V479, P270, DOI 10.1016/j.ins.2018.12.004
   Lynn B., Pbc library the pairing-based cryptography library
   Ma MM, 2018, COMPUT ELECTR ENG, V65, P413, DOI 10.1016/j.compeleceng.2017.05.014
   Ma MM, 2018, IEEE T IND INFORM, V14, P759, DOI 10.1109/TII.2017.2703922
   Olakanmi OO, 2022, T EMERG TELECOMMUN T, V33, DOI 10.1002/ett.4257
   Peng Jiang, 2016, Information Security and Privacy. 21st Australasian Conference, ACISP 2016. Proceedings: LNCS 9723, P170, DOI 10.1007/978-3-319-40367-0_11
   Peng YG, 2014, CHINA COMMUN, V11, P100, DOI 10.1109/CC.2014.7004528
   Qin BD, 2020, INFORM SCIENCES, V516, P515, DOI 10.1016/j.ins.2019.12.063
   Rhee HS, 2010, J SYST SOFTWARE, V83, P763, DOI 10.1016/j.jss.2009.11.726
   Shao J, 2010, INFORM SCIENCES, V180, P2576, DOI 10.1016/j.ins.2010.03.026
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Standards for Efficient Cryptography Group (SECG), 2000, SEC 2 REC ELL CURV D
   Tang QA, 2010, LECT NOTES COMPUT SC, V6391, P163
   Tian XX, 2008, I C WIREL COMM NETW, P12518
   UWIZEYE E, 2019, ANN TELECOMMUN, P1
   Wang BY, 2021, J HUM HYPERTENS, V35, P74, DOI 10.1038/s41371-020-0314-8
   Wu B, 2020, PLOS ONE, V15, DOI 10.1371/journal.pone.0230722
   Wu LB, 2019, ANN TELECOMMUN, V74, P423, DOI 10.1007/s12243-018-00701-7
   Wu TY, 2018, SMART INNOV SYST TEC, V81, P191, DOI 10.1007/978-3-319-63856-0_24
   Yang L, 2020, IEEE INTERNET THINGS, V7, P2553, DOI 10.1109/JIOT.2019.2943379
   Yau WC, 2008, LECT NOTES COMPUT SC, V5060, P100
   Zhang R, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES (ICWS), P428, DOI 10.1109/ICWS.2016.62
NR 39
TC 21
Z9 22
U1 1
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102271
DI 10.1016/j.sysarc.2021.102271
EA SEP 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500017
DA 2024-07-18
ER

PT J
AU Gao, BY
   Chen, ZG
   Chen, X
   Tu, HW
   Huang, FR
AF Gao, BoYu
   Chen, Zhiguo
   Chen, Xian
   Tu, Huawei
   Huang, Feiran
TI The effects of audiovisual landmarks on spatial learning and recalling
   for interface in virtual environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Spatial memory; Image browsing interface; Spatial auditory cues; Virtual
   Reality
ID MEMORY
AB To allow more accurate and efficient browsing performance, existing works showed that visual landmarks (e.g.3D pins) can facilitate spatial learning and recalling of browsing performance in Virtual Reality (VR). Compared with visual cues, the additional auditory cue is well known to provide benefits of navigational performance in virtual environments. However, less is known about the effects of such audiovisual landmarks on facilitating spatial learning and recalling for VR browsing interfaces. In this work, we followed and extended our previous work to further investigate this study (no landmark (N), 3D visual pin (V)), and newly implemented another two types of landmark interfaces, including spatial auditory landmark (S) and spatial audiovisual landmark (SV) in VR. We examined their effects on facilitating learning and recalling items' locations in small and large item sets in these four interfaces. We found that three landmark interfaces outperform no landmark in terms efficiency, and the participants performed the best with audiovisual landmark interface, however, no significant difference of retrieval and recall performances between the visual and the audio interfaces. The findings provide the suggestion of enabling audiovisual landmarks for VR browsing interfaces.
   To allow more accurate and efficient browsing performance, existing works showed that visual landmarks (e.g.3D pins) can facilitate spatial learning and recalling of browsing performance in Virtual Reality (VR). Compared with visual cues, the additional auditory cue is well known to provide benefits of navigational performance in virtual environments. However, less is known about the effects of such audiovisual landmarks on facilitating spatial learning and recalling for VR browsing interfaces. In this work, we followed and extended our previous work to further investigate this study (no landmark (N), 3D visual pin (V)), and newly implemented another two types of landmark interfaces, including spatial auditory landmark (S) and spatial audiovisual landmark (SV) in VR. We examined their effects on facilitating learning and recalling items' locations in small and large item sets in these four interfaces. We found that three landmark interfaces outperform no landmark in terms efficiency, and the participants performed the best with audiovisual landmark interface, however, no significant difference of retrieval and recall performances between the visual and the audio interfaces. The findings provide the suggestion of enabling audiovisual landmarks for VR browsing interfaces.
C1 [Gao, BoYu; Huang, Feiran] Jinan Univ, Coll Informat Sci & Technol Cyber Secur, Guangzhou, Peoples R China.
   [Chen, Zhiguo] Nanjing Univ Informat Sci & Technol, Sch Comp & Software, Nanjing, Peoples R China.
   [Chen, Xian] Chongqing Univ Posts & Telecommun, Coll Comp Sci & Technol, Chongqing, Peoples R China.
   [Tu, Huawei] La Trobe Univ, Dept Comp Sci & Informat Technol, Melbourne, Vic, Australia.
C3 Jinan University; Nanjing University of Information Science &
   Technology; Chongqing University of Posts & Telecommunications; La Trobe
   University
RP Huang, FR (corresponding author), Jinan Univ, Coll Informat Sci & Technol Cyber Secur, Guangzhou, Peoples R China.
EM bygao@jnu.edu.cn; chenzhiguo@nuist.edu.cn; chenxian@cqupt.edu.cn;
   h.tu@latrobe.edu.au; huangfr@jnu.edu.cn
RI Gao, Boyu/JNE-3525-2023
FU National Science Foundation of China [61902147, 61877029, 61906075,
   61932010]; Natural Science Foundation of Guangdong Province
   [2021A1515012629, 2019A1515011920]; Fundamental Research of Central
   Universities [21619312]; Scientific and Technological Projects of
   Chongqing Education Committee [KJQN201900626]; Project of Chongqing
   University of Posts and Telecommunications [A2019301]
FX This work was supported by the National Science Foundation of China
   (61902147, 61877029, 61906075, 61932010) , Natural Science Foundation of
   Guangdong Province (2021A1515012629, 2019A1515011920) , Fundamental
   Research of Central Universities (21619312) , Scientific and
   Technological Projects of Chongqing Education Committee (No.
   KJQN201900626) , and the Project of Chongqing University of Posts and
   Telecommunications (NO. A2019301) . Special thanks to every participant
   in these two experiments.
CR Argelaguet F, 2013, COMPUT GRAPH-UK, V37, P121, DOI 10.1016/j.cag.2012.12.003
   Burkins A, 2015, P IEEE VIRT REAL ANN, P155, DOI 10.1109/VR.2015.7223342
   Cockburn A, 2004, INT J HUM-COMPUT ST, V61, P359, DOI 10.1016/j.ijhcs.2004.01.005
   Cockburn A., 2002, Conference Proceedings. Conference on Human Factors in Computing Systems. CHI 2002, P203, DOI 10.1145/503376.503413
   Cockburn A, 2007, CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, VOLS 1 AND 2, P627
   de Albuquerque AP, 2019, J SYST ARCHITECT, V97, P77, DOI 10.1016/j.sysarc.2018.12.001
   Ehret B. D., 2002, Conference Proceedings. Conference on Human Factors in Computing Systems. CHI 2002, P211, DOI 10.1145/503376.503414
   Ekin CÇ, 2018, J SYST ARCHITECT, V89, P95, DOI 10.1016/j.sysarc.2018.08.001
   Ens B., 2015, Proceedings of the 3rd ACM Symposium on Spatial User Interaction, SUI '15, P65, DOI DOI 10.1145/2788940.2788954
   Ens B, 2014, 32ND ANNUAL ACM CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI 2014), P3171
   Gao B, 2019, INT J HUM-COMPUT INT, V35, P831, DOI 10.1080/10447318.2018.1498654
   Gao B, 2018, INT CONF BIG DATA, P475, DOI 10.1109/BigComp.2018.00076
   Grossman T., 2006, P UIST 2006, P3, DOI [10.1145/1166253.1166257, DOI 10.1145/1166253.1166257]
   Gutwin C, 2012, HUM-COMPUT INTERACT, V6, P1
   Hoffman H, 1999, INTERACT
   Janzen I, 2016, 34TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, CHI 2016, P188, DOI 10.1145/2858036.2858244
   Karim AM, 2018, GAIT POSTURE, V60, P171, DOI 10.1016/j.gaitpost.2017.12.003
   Khanwalkar S, 2016, MM'16: PROCEEDINGS OF THE 2016 ACM MULTIMEDIA CONFERENCE, P596, DOI 10.1145/2964284.2967291
   Kopper R., 2011, Proceedings 2011 IEEE Symposium on 3D User Interfaces (3DUI 2011), P67, DOI 10.1109/3DUI.2011.5759219
   Lokki T, 2005, IEEE MULTIMEDIA, V12, P80, DOI 10.1109/MMUL.2005.33
   Marples D., 2020, S INT 3D GRAPH GAM, P1
   Mou WM, 2002, J EXP PSYCHOL LEARN, V28, P162, DOI 10.1037//0278-7393.28.1.162
   Müller J, 2016, 34TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, CHI 2016, P1245, DOI 10.1145/2858036.2858043
   Newell A., 1981, COGNITIVE SKILLS THE, P1, DOI DOI 10.4324/9780203728178
   Poupyrev I, 1998, COMPUT GRAPH FORUM, V17, pC41
   Robertson G., 1998, 11th Annual Symposium on User Interface Software and Technology. UIST. Proceedings of the ACM Symposium, P153, DOI 10.1145/288392.288596
   Ruddle RA, 2004, INT J HUM-COMPUT ST, V60, P299, DOI 10.1016/j.ijhcs.2003.10.001
   Rutherford P, 1997, UK VIRT REAL SIG C
   SACHS JS, 1967, PERCEPT PSYCHOPHYS, V2, P437, DOI 10.3758/BF03208784
   Scarr J., 2012, CHI 12, P257
   Scarr J., 2013, P SIGCHI C HUM FACT, P3139, DOI [10.1145/2470654.2466430, DOI 10.1145/2470654.2466430]
   Schoeffmann K, 2014, IEEE T MULTIMEDIA, V16, P1942, DOI 10.1109/TMM.2014.2333666
   Shupp L, 2006, PROC GRAPH INTERF, P123
   Steck SD, 2000, PRESENCE-TELEOP VIRT, V9, P69, DOI 10.1162/105474600566628
   Sun HM, 2010, MEM COGNITION, V38, P1049, DOI 10.3758/MC.38.8.1049
   Teather R. J., 2011, Proceedings 2011 IEEE Symposium on 3D User Interfaces (3DUI 2011), P87, DOI 10.1109/3DUI.2011.5759222
   Teather R.J., 2014, Proceedings of the 2nd ACM Symposium on Spatial User Interaction, P127
   Uddin M.S., ACM CHI, P1
   Uddin MS, 2017, SUI'17: PROCEEDINGS OF THE 2017 SYMPOSIUM ON SPATIAL USER INTERACTION, P48, DOI 10.1145/3131277.3132184
   Uddin MS, 2017, PROCEEDINGS OF THE 2017 ACM SIGCHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI'17), P3843, DOI 10.1145/3025453.3025497
   Vurro M, 2013, J VISION, V13, DOI 10.1167/13.7.20
   Werkhoven P, 2014, DISPLAYS, V35, P110, DOI 10.1016/j.displa.2014.04.001
   Yeh SC, 2018, J SYST ARCHITECT, V89, P30, DOI 10.1016/j.sysarc.2018.06.004
NR 43
TC 2
Z9 2
U1 3
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102096
DI 10.1016/j.sysarc.2021.102096
EA APR 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Social Science Citation Index (SSCI)
SC Computer Science
GA SV1QI
UT WOS:000663599300013
DA 2024-07-18
ER

PT J
AU Elkhalil, A
   Zhang, JS
   Elhabob, R
   Eltayieb, N
AF Elkhalil, Ahmed
   Zhang, Jiashu
   Elhabob, Rashad
   Eltayieb, Nabeil
TI An efficient signcryption of heterogeneous systems for Internet of
   Vehicles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Vehicles; Certificateless; Signcryption; Heterogeneous
   systems; Discrete Logarithm (DL)
ID SIGNATURE SCHEME; SECURE
AB The rapid development of the Internet of Vehicles (IoVs) leads to a significant increase in the number of automobiles connected to the Internet. Therefore, to make all vehicles under a shared Internet, we need distributed systems and efficient communication design known as the vehicles cloud. When IoV transmits the monitored data to the server, it can delete, modify, or eavesdrop. Thus, this can cause traffic accidents and other mobility issues. Therefore, privacy and authentication are the main objectives of secure communication. To secure communication between the server and IoVs, we propose an efficient signcryption of a heterogeneous system for IoV (HSC-IoV) that can achieve confidentiality, key revocation, integrity, authentication, and no-repudiation as the high-level security features. An essential characteristic of the proposed scheme is to allow the IoVs nodes in a certificateless cryptography (CLC) environment to send a message to the server in a Public Key Infrastructure (PKI) environment. Therefore, the proposed protocol avoids the key escrow problem in IBC and also overcomes the burden of certification management in PKI. The formal analysis in a random oracle model (ROM) proves that the proposed protocol is secure under the Discrete Logarithm (DL) problem and the Computational Diffie-Hellman (CDH) problem. Furthermore, the analysis shows that our protocol has the advantage of being efficient compared to the existing protocols due to the computation without pairing.
C1 [Elkhalil, Ahmed; Zhang, Jiashu] Southwest Jiaotong Univ, Sch Informat Sci & Technol, Chengdu 611756, Peoples R China.
   [Eltayieb, Nabeil] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu 611731, Peoples R China.
   [Elhabob, Rashad] Karary Univ, Fac Comp Sci & Informat Technol, Khartoum, Sudan.
C3 Southwest Jiaotong University; University of Electronic Science &
   Technology of China
RP Elkhalil, A (corresponding author), Southwest Jiaotong Univ, Sch Informat Sci & Technol, Chengdu 611756, Peoples R China.
EM Engkhalil31@my.swjtu.edu.cn
RI ELKHALIL, AHMED/KFT-3417-2024; Elkhalil, Ahmed/JVO-8222-2024; Elhabob,
   Rashad/GWC-0135-2022
OI Elkhalil, Ahmed/0000-0002-1465-9661; Eltayieb,
   Nabeil/0000-0003-0189-4352; Wake Hundera, Negalign/0000-0003-2294-9279
FU Fund for the National Nature Science Foundation of China [61671392]
FX This work was supported by the Fund for the National Nature Science
   Foundation of China (Grant: 61671392).
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Barreto PSLM, 2007, DESIGN CODE CRYPTOGR, V42, P239, DOI 10.1007/s10623-006-9033-6
   Barreto PSLM, 2002, LECT NOTES COMPUT SC, V2442, P354
   Contreras-Castillo J, 2018, IEEE INTERNET THINGS, V5, P3701, DOI 10.1109/JIOT.2017.2690902
   Daemen J., 2013, DESIGN RIJNDAEL AES
   Dang Thu Hien, 2010, Proceedings 2010 Second International Conference on Knowledge and Systems Engineering (KSE), P209, DOI 10.1109/KSE.2010.17
   Dong Y., 2008, WORKSH I O VIRT, V2
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Gerla M, 2014, 2014 IEEE WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P241, DOI 10.1109/WF-IoT.2014.6803166
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Hartenstein H, 2008, IEEE COMMUN MAG, V46, P164, DOI 10.1109/MCOM.2008.4539481
   Hassan A., 2020, J SYST ARCHIT
   He D, 2012, INT J COMMUN SYST, V25, P1432, DOI 10.1002/dac.1330
   Jin CH, 2018, PLOS ONE, V13, DOI 10.1371/journal.pone.0208311
   Khan Z, 2015, J CLOUD COMPUT-ADV S, V4, DOI 10.1186/s13677-015-0026-8
   Kim I. T., 2011, INT S WIR PERV COMP, P1, DOI DOI 10.1109/ISWPC.2011.5751323
   Kumar M, INT J COMPUT APPL, V168
   Kumar N, 2014, IEEE INTERNET THINGS, V1, P544, DOI 10.1109/JIOT.2014.2374606
   Kumaran US, 2015, WIREL NETW, V21, P443, DOI 10.1007/s11276-014-0792-0
   Lee EK, 2016, INT J DISTRIB SENS N, V12, DOI 10.1177/1550147716665500
   Li FG, 2016, COMPUT COMMUN, V89-90, P154, DOI 10.1016/j.comcom.2016.03.007
   Li MY, 2014, 2014 10TH INTERNATIONAL CONFERENCE ON MOBILE AD-HOC AND SENSOR NETWORKS (MSN), P58, DOI 10.1109/MSN.2014.15
   Li YP, 2017, 2017 INTERNATIONAL CONFERENCE ON NETWORKING AND NETWORK APPLICATIONS (NANA), P93, DOI 10.1109/NaNA.2017.54
   Luo M, 2019, WIRELESS PERS COMMUN, V109, P505, DOI 10.1007/s11277-019-06576-8
   Mershad K, 2013, IEEE T VEH TECHNOL, V62, P536, DOI 10.1109/TVT.2012.2226613
   Mwitende G., 2020, J SYST ARCHIT
   Nkenyereye L, 2019, FUTURE GENER COMP SY, V95, P488, DOI 10.1016/j.future.2018.12.031
   Omala AA, 2018, J MED SYST, V42, DOI 10.1007/s10916-018-0964-z
   Rahbari M., ARXIV PREPRINT ARXIV
   Rawat DB, 2014, 2014 EIGHTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS (CISIS),, P44, DOI 10.1109/CISIS.2014.7
   Saeed MES, 2018, WIREL NETW, V24, P3141, DOI 10.1007/s11276-017-1524-z
   Sayid J, 2016, INT J SECUR APPL, V10, P103, DOI 10.14257/ijsia.2016.10.7.10
   Schneider M, 1996, INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL III, P227, DOI 10.1109/ICIP.1996.560425
   Sha KW, 2006, INT CONF ELECTRO INF, P239, DOI 10.1109/EIT.2006.252145
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Shao ZH, 2014, APPL MATH INFORM SCI, V8, P1553, DOI 10.12785/amis/080408
   Tian MM, 2013, INT J COMMUN SYST, V26, P1375, DOI 10.1002/dac.2310
   Tso R, 2012, J SYST SOFTWARE, V85, P1409, DOI 10.1016/j.jss.2012.01.016
   Ullah I, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8101171
   Wang FW, 2018, IEEE T VEH TECHNOL, V67, P11084, DOI 10.1109/TVT.2018.2868869
   Whitmore A, 2015, INFORM SYST FRONT, V17, P261, DOI 10.1007/s10796-014-9489-2
   Yin AH, 2015, WIRELESS PERS COMMUN, V80, P1049, DOI 10.1007/s11277-014-2070-y
   Zhang B., 2018, IEEE INT CONF COMM
   Zheng YL, 1997, LECT NOTES COMPUT SC, V1294, P165
   Zhou CX, 2018, CHINESE J ELECTRON, V27, P1002, DOI 10.1049/cje.2018.06.002
   [周彦伟 Zhou Yanwei], 2016, [计算机学报, Chinese Journal of Computers], V39, P543
   Zhou YY, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101754
NR 47
TC 28
Z9 29
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101885
DI 10.1016/j.sysarc.2020.101885
EA FEB 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000007
DA 2024-07-18
ER

PT J
AU Liu, JX
   Zhang, RX
   Han, G
   Sun, N
   Kwong, S
AF Liu, Jixin
   Zhang, Ruxue
   Han, Guang
   Sun, Ning
   Kwong, Sam
TI Video action recognition with visual privacy protection based on
   compressed sensing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Action recognition; Visual privacy protection; Compressed sensing;
   Sparse representation-based classification; AdaBoost
AB Action recognition in video involves interpreting complex semantic information, which remains a challenge in computer vision. Research on the use of deep neural networks for video action recognition has made significant progress in recent years, but most available recognition frameworks cannot satisfactorily perform the video action recognition task in privacy scene. In light of this issue, this paper proposes a method for video action recognition that employs a compressed sensing-based visual privacy protection framework. The proposed method protects visual privacy by balancing operational efficiency with the accuracy of recognition. It consists of three steps. First, compressed sensing is used to realize visual privacy protection and significantly enhance efficiency at the same time. Second, the convolutional 3D network model is used due to its speed to represent features of video actions in the compressed sensing data, and PCA is used to reduce the dimensionality of the extracted feature vectors to reduce temporal complexity. Finally, a sparse representation-based classification algorithm is integrated into the AdaBoost architecture to improve the recognition performance of the proposed method. Experiments were performed on three commonly used video action datasets to verify the proposed method, and the results show that it is robust in video action recognition tasks, and adequately protects visual privacy.
C1 [Liu, Jixin; Zhang, Ruxue; Han, Guang; Sun, Ning] Nanjing Univ Posts & Telecommun, Engn Res Ctr Wideband Wireless Commun Technol, Minist Educ, Nanjing 210003, Peoples R China.
   [Liu, Jixin; Kwong, Sam] City Univ Hong Kong, Dept Comp Sci, Kowloon, 83 Tat Chee Ave, Hong Kong, Peoples R China.
C3 Nanjing University of Posts & Telecommunications; City University of
   Hong Kong
RP Liu, JX (corresponding author), Nanjing Univ Posts & Telecommun, Engn Res Ctr Wideband Wireless Commun Technol, Minist Educ, Nanjing 210003, Peoples R China.
EM liujixin@njupt.edu.cn
RI LIU, Jixin/AHC-0596-2022; Kwong, Sam/C-9319-2012
OI Kwong, Sam/0000-0001-7484-7261
FU Provincial Natural Science Foundation of the Science and Technology
   Bureau of Jiangsu Province [BK20180088]; China Postdoctoral Science
   Foundation [2019M651916]; Scientific Research Foundation of Nanjing
   University of Posts and Telecommunications [NY218066]; Natural Science
   Foundation of China [61871445]
FX This work was supported by funds from the Provincial Natural Science
   Foundation of the Science and Technology Bureau of Jiangsu Province
   (Grant No. BK20180088), the China Postdoctoral Science Foundation (Grant
   No. 2019M651916), the Scientific Research Foundation of Nanjing
   University of Posts and Telecommunications (Grant No. NY218066) and the
   Natural Science Foundation of China (Grant No. 61871445).
CR Chaaraoui AA, 2014, SENSORS-BASEL, V14, P8895, DOI 10.3390/s140508895
   [Anonymous], 2011, VISUAL COMMUN-US, DOI DOI 10.1109/VCIP.2011.6115917
   Boujelben O, 2018, J SYST ARCHITECT, V88, P54, DOI 10.1016/j.sysarc.2018.05.010
   Brox T, 2011, IEEE T PATTERN ANAL, V33, P500, DOI 10.1109/TPAMI.2010.143
   Candès EJ, 2006, IEEE T INFORM THEORY, V52, P489, DOI 10.1109/TIT.2005.862083
   Candes EJ, 2005, IEEE T INFORM THEORY, V51, P4203, DOI 10.1109/TIT.2005.858979
   Candès E, 2007, INVERSE PROBL, V23, P969, DOI 10.1088/0266-5611/23/3/008
   Candes EJ, 2006, IEEE T INFORM THEORY, V52, P5406, DOI 10.1109/TIT.2006.885507
   Carreira J, 2017, PROC CVPR IEEE, P4724, DOI 10.1109/CVPR.2017.502
   Chen HF, 2017, CHINA COMMUN, V14, P163, DOI 10.1109/CC.2017.7868164
   Chen QQ, 2017, IEEE SIGNAL PROC LET, V24, P712, DOI 10.1109/LSP.2017.2689921
   Cossalter M, 2009, AVSS: 2009 6TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED VIDEO AND SIGNAL BASED SURVEILLANCE, P436, DOI 10.1109/AVSS.2009.13
   Cózar JR, 2015, J SYST ARCHITECT, V61, P659, DOI 10.1016/j.sysarc.2015.09.003
   Dai J, 2015, IEEE IMAGE PROC, P4238, DOI 10.1109/ICIP.2015.7351605
   Donoho DL, 2006, IEEE T INFORM THEORY, V52, P1289, DOI 10.1109/TIT.2006.871582
   Tran D, 2015, IEEE I CONF COMP VIS, P4489, DOI 10.1109/ICCV.2015.510
   Duta IC, 2017, PROC CVPR IEEE, P3205, DOI 10.1109/CVPR.2017.341
   Fan ZY, 2017, PR IEEE I C PROGR IN, P209, DOI 10.1109/PIC.2017.8359544
   Feichtenhofer C, 2016, PROC CVPR IEEE, P1933, DOI 10.1109/CVPR.2016.213
   Fernando B, 2016, PROC CVPR IEEE, P1924, DOI 10.1109/CVPR.2016.212
   Fernando B, 2015, PROC CVPR IEEE, P5378, DOI 10.1109/CVPR.2015.7299176
   Karpathy A, 2014, PROC CVPR IEEE, P1725, DOI 10.1109/CVPR.2014.223
   Kuehne H, 2011, IEEE I CONF COMP VIS, P2556, DOI 10.1109/ICCV.2011.6126543
   Li B, 2017, J SYST ARCHITECT, V81, P92, DOI 10.1016/j.sysarc.2017.10.011
   Li YangD., 2011, WPES, P177, DOI DOI 10.1145/2046556.2046581
   Li Y, 2016, PROC CVPR IEEE, P1951, DOI 10.1109/CVPR.2016.215
   Liu AA, 2017, IEEE T PATTERN ANAL, V39, P102, DOI 10.1109/TPAMI.2016.2537337
   Liu GQ, 2018, 2018 IEEE 3RD INTERNATIONAL CONFERENCE ON IMAGE, VISION AND COMPUTING (ICIVC), P251, DOI 10.1109/ICIVC.2018.8492864
   Marszalek M, 2009, PROC CVPR IEEE, P2921, DOI 10.1109/CVPRW.2009.5206557
   Molchanov P, 2016, PROC CVPR IEEE, P4207, DOI 10.1109/CVPR.2016.456
   Ni BB, 2015, PROC CVPR IEEE, P3698, DOI 10.1109/CVPR.2015.7298993
   Padilla-López JR, 2015, EXPERT SYST APPL, V42, P4177, DOI 10.1016/j.eswa.2015.01.041
   Ryoo MS, 2017, AAAI CONF ARTIF INTE, P4255
   Simonyan K, 2014, ADV NEUR IN, V27
   Soomro Khurram, 2012, UCF101 DATASET 101 H
   Tong SB, 2019, J SYST ARCHITECT, V93, P40, DOI 10.1016/j.sysarc.2019.01.002
   Wang H, 2016, INT J COMPUT VISION, V119, P219, DOI 10.1007/s11263-015-0846-5
   Wang H, 2013, IEEE I CONF COMP VIS, P3551, DOI 10.1109/ICCV.2013.441
   Wang LL, 2017, PATTERN RECOGN LETT, V92, P33, DOI 10.1016/j.patrec.2017.04.004
   Wang LM, 2016, LECT NOTES COMPUT SC, V9912, P20, DOI 10.1007/978-3-319-46484-8_2
   Wang LM, 2018, PROC CVPR IEEE, P1430, DOI 10.1109/CVPR.2018.00155
   Wang P, 2017, IEEE T CIRC SYST VID, V27, P2613, DOI 10.1109/TCSVT.2016.2576761
   Wang SL, 2018, PROC CVPR IEEE, P2589, DOI 10.1109/CVPR.2018.00274
   Wang YB, 2017, PROC CVPR IEEE, P2097, DOI 10.1109/CVPR.2017.226
   Wright J, 2008, IEEE INT CONF AUTOMA, P942
   Yang H, 2015, IEEE I CONF COMP VIS, P4633, DOI 10.1109/ICCV.2015.526
   Zhao SC, 2018, IEEE T CIRC SYST VID, V28, P1839, DOI 10.1109/TCSVT.2017.2682196
   Zhu J, 2009, STAT INTERFACE, V2, P349
NR 48
TC 7
Z9 7
U1 3
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101882
DI 10.1016/j.sysarc.2020.101882
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000005
DA 2024-07-18
ER

PT J
AU Han, K
   Shin, D
AF Han, Kyuhwa
   Shin, Dongkun
TI Command queue-aware host I/O stack for mobile flash storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; Scheduling; System software; Consumer electronics; Command
   queue
ID EXPLOITING INTERNAL PARALLELISM
AB Recently, mobile storage devices such as an embedded multimedia card (eMMC) and universal flash storage (UFS) support command queuing. However, the current Linux I/O stack is not designed considering flash memory devices that support command queuing. In this paper, we observe the I/O performance at a command queue-supporting device and introduce several pitfalls of the current host I/O stack. First, although the latency of synchronous I/O requests can be increased due to the priority inversion in the command queue, the Linux I/O scheduler has no concern about the issue. Second, although the I/O bandwidth is determined by the total size of pending I/O requests rather than the total number of them in the command queue, the current I/O scheduler does not have a size-based scheduling scheme. Third, there can be interference between different types of requests in the command queue degrading the overall I/O performance. To resolve these problems, we introduce a novel command queue-aware host I/O stack, which consists of three techniques, latency-aware throttling, aggressive readahead, and interference-preventive scheduling. The experiments show that the command queue-aware techniques can improve both the foreground synchronous request latency and the background sequential I/O bandwidth when the two different types of tasks run concurrently.
C1 [Han, Kyuhwa; Shin, Dongkun] Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Shin, D (corresponding author), Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon, South Korea.
EM dongkun@skku.edu
FU Institute for Information & communications Technology Planing &
   Evaluation (IITP) - Korea government (MSIT) [IITP-2017-0-00914]
FX This work was supported by Institute for Information & communications
   Technology Planing & Evaluation (IITP) grant funded by the Korea
   government (MSIT) (No. IITP-2017-0-00914, Software Framework for
   Intelligent IoT Devices).
CR Ahn JS, 2016, IEEE T COMPUT, V65, P902, DOI 10.1109/TC.2015.2435779
   [Anonymous], 2015, SERVICES OVERVIEW AN
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Chen RH, 2019, J SYST ARCHITECT, V98, P434, DOI 10.1016/j.sysarc.2019.05.001
   Chen RH, 2017, IEEE T COMPUT AID D, V36, P1203, DOI 10.1109/TCAD.2016.2618881
   Dees B, 2005, IEEE POTENTIALS, V24, P4, DOI 10.1109/MP.2005.1549750
   Draa IC, 2019, J SYST ARCHITECT, V97, P320, DOI 10.1016/j.sysarc.2018.10.004
   Gazzoli G, 2012, INT J HOSP TOUR ADM, V13, P1, DOI 10.1080/15256480.2012.640180
   Gutierrez A, 2011, I S WORKL CHAR PROC, P81, DOI 10.1109/IISWC.2011.6114205
   Hahn SS, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P15
   He Xiao, 2017, J CONTROL SCI ENG, V2017, P1, DOI DOI 10.1109/GL0C0M.2017.8253985
   Hedayati M, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P301
   Huang SM, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2815622
   Jeong Daeho., 2015, 13th USENIX Conference on File and Storage Technologies (FAST 15), P191
   Jeong S, 2013, FUTURE INTERNET, V5, P591, DOI 10.3390/fi5040591
   Kang YM, 2018, J SYST ARCHITECT, V88, P33, DOI 10.1016/j.sysarc.2018.05.006
   Nam EH, 2011, IEEE T COMPUT, V60, P653, DOI 10.1109/TC.2010.209
   Paik JY, 2017, IEEE T COMPUT AID D, V36, P600, DOI 10.1109/TCAD.2016.2589901
   Park SY, 2010, IEEE COMPUT ARCHIT L, V9, P9, DOI 10.1109/L-CA.2010.3
   Sandoval Omar, KYBER MULTIQUEUE I O
   Son Y, 2015, 2015 INTERNATIONAL CONFERENCE ON CLOUD AND AUTONOMIC COMPUTING (ICCAC), P275, DOI 10.1109/ICCAC.2015.41
   Universal Flash Storage (UFS), 2011, JESD220 JEDEC
   Valente P., 2012, P 5 ANN INT SYST STO
   Wu Fengguang, 2008, Operating Systems Review, V42, P75, DOI 10.1145/1400097.1400106
   Wu G., 2012, P 10 USENIX C FIL ST
   Yan KG, 2019, J SYST ARCHITECT, V98, P126, DOI 10.1016/j.sysarc.2019.07.004
   Yeon J, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P201
   Yu K, 2013, I IEEE EMBS C NEUR E, P673, DOI 10.1109/NER.2013.6696024
   2011, COUCHBASE NOSQL DATA
NR 29
TC 4
Z9 4
U1 2
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101758
DI 10.1016/j.sysarc.2020.101758
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500005
DA 2024-07-18
ER

PT J
AU de Oliveira, DB
   de Oliveira, RS
   Cucinotta, T
AF de Oliveira, Daniel B.
   de Oliveira, Romulo S.
   Cucinotta, Tommaso
TI A thread synchronization model for the PREEMPT_RT Linux kernel
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 22nd IEEE International Symposium on Real-Time Distributed Computing
   (ISORC)
CY MAY 07-09, 2019
CL Valencia, SPAIN
SP IEEE, IEEE Comp Soc
DE Real-time computing; Operating systems; Linux kernel; Automata; Software
   verification; Synchronization
ID VERIFICATION
AB This article proposes an automata-based model for describing and validating sequences of kernel events in Linux PREEMPT_RT and how they influence the timeline of threads' execution, comprising preemption control, interrupt handling and control, scheduling and locking. This article also presents an extension of the Linux tracing framework that enables the tracing of kernel events to verify the consistency of the kernel execution compared to the event sequences that are legal according to the formal model. This enables cross-checking of a kernel behavior against the formalized one, and in case of inconsistency, it pinpoints possible areas of improvement of the kernel, useful for regression testing. Indeed, we describe in details three problems in the kernel revealed by using the proposed technique, along with a short summary on how we reported and proposed fixes to the Linux kernel community. As an example of the usage of the model, the analysis of the events involved in the activation of the highest priority thread is presented, describing the delays occurred in this operation in the same granularity used by kernel developers. This illustrates how it is possible to take advantage of the model for analyzing the preemption model of Linux.
C1 [de Oliveira, Daniel B.] Red Hat Inc, Real Time Team, RHEL Platform, Pisa, Italy.
   [de Oliveira, Daniel B.; de Oliveira, Romulo S.] Univ Fed Santa Catarina, Dept Syst Automat, Florianopolis, SC, Brazil.
   [de Oliveira, Daniel B.; Cucinotta, Tommaso] Scuola Super Sant Anna, RETIS Lab, Pisa, Italy.
C3 Universidade Federal de Santa Catarina (UFSC); Scuola Superiore
   Sant'Anna
RP de Oliveira, DB (corresponding author), Retis Lab, Via Giuseppe Moruzzi,1, I-56124 Pisa, PI, Italy.
EM bristot@redhat.com; romulo.deoliveira@ufsc.br;
   tommaso.cucinotta@santannapisa.it
RI de Oliveira, Rômulo/AAM-3694-2021; de Oliveira, Romulo Silva/C-3544-2013
OI de Oliveira, Romulo Silva/0000-0002-8853-9021
CR Akesson K, 2006, WODES 2006: EIGHTH INTERNATIONAL WORKSHOP ON DISCRETE EVENT SYSTEMS, PROCEEDINGS, P384
   Alglave J, 2018, ACM SIGPLAN NOTICES, V53, P405, DOI [10.1145/3296957.3177156, 10.1145/3173162.3177156]
   Amnell T, 2003, LECT NOTES COMPUT SC, V2791, P60
   Andre Etienne, 2012, FM 2012: Formal Methods. Proceedings of the 18th International Symposium, P33, DOI 10.1007/978-3-642-32759-9_6
   [Anonymous], 2007, P 22 IEEE ACM INT C, DOI [DOI 10.1145/1321631.1321719, 10.1145/1321631.1321719]
   [Anonymous], 2011, SCHEDULING LOCKING M, DOI DOI 10.1007/0-306-47055-1_10
   [Anonymous], 2017, 2017 IEEE 24 INT C E
   Ball T, 2002, ACM SIGPLAN NOTICES, V37, P1, DOI 10.1145/565816.503274
   Bartocci Ezio, 2018, Lecture Notes in Computer Science, V10457, DOI DOI 10.1007/978-3-319-75632-5
   Blackham B., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P339, DOI 10.1109/RTSS.2011.38
   Bouajjani A, 1997, REAL TIM SYST SYMP P, P25, DOI 10.1109/REAL.1997.641266
   Brandenbug B., 2009, P 11 REAL TIM LIN WO, P19
   Brandenburg BB, 2007, EUROMICRO, P61, DOI 10.1109/ECRTS.2007.17
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   Cassandras C., 2010, INTRO DISCRETE EVENT, V2nd
   Cerqueira F., 2013, P 9 ANN WORKSH OP SY, P19
   Chaki S, 2005, FORM ASP COMPUT, V17, P461, DOI 10.1007/s00165-005-0071-z
   Chaki S, 2004, IEEE T SOFTWARE ENG, V30, P388, DOI 10.1109/TSE.2004.22
   Chishiro H., P 2016 IEEE 19 INT S
   Cimatti A, 2008, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2008.36
   Condliffe J., 2014, US MILITARY DRONES A
   Corbet J., 2006, KERNEL LOCK VALIDATO
   Corbet J., 2018, STAT 4 17 KERNEL DEV
   Corbet J., 2010, LINUX NASDAQ OMX
   Cotroneo Domenico, 2011, Computer Safety, Reliability, and Security. Proceedings 30th International Conference, SAFECOMP 2011, P213, DOI 10.1007/978-3-642-24270-0_16
   Cotroneo D, 2013, IEEE INT CONF AUTOM, P125, DOI 10.1109/ASE.2013.6693073
   Cucinotta T, 2009, IEEE T IND INFORM, V5, P267, DOI 10.1109/TII.2009.2027013
   Daws C, 1995, IEEE REAL TIME, P66, DOI 10.1109/REAL.1995.495197
   de Oliveira D. B., 2018, P EMB OP SYST WORKSH
   de Oliveira D. B., 2018, CAN WE CATCH PROBLEM
   de Oliveira D. B., 2018, MIND GAP REAL TIME 2
   de Oliveira D.B., 2018, LATENCY NEW METRICS
   de Oliveira D. B., 2018, MIND GAP REAL TIME 1
   de Oliveira DB, 2016, SOFTWARE PRACT EXPER, V46, P789, DOI 10.1002/spe.2333
   deOliveira D.B., 2019, EARLY CONTEXT TRACKI
   deOliveira D.B., 2018, SCHEDULE BEING CALLE
   deOliveira D.B., 2019, P IEEE 22 INT S REAL
   deOliveira D.B., 2019, LINUX TASK MODEL
   deOliveira D.B., 2018, BUG FTRACE PERF DROP
   deOliveira D.B., 2019, BUG RT SCHEDULING AT
   deOliveira D.B., 2018, P 9 INT REAL TIM SCH
   Dubey A, 2009, PROCEEDINGS OF THE 12TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, P55, DOI 10.1109/ISORC.2009.28
   Ellson J, 2002, LECT NOTES COMPUT SC, V2265, P483
   Fersman E, 2002, LECT NOTES COMPUT SC, V2280, P67
   Gleixner T., 2010, LINUX WEEKLY NEWS
   Henzinger TA, 2002, ACM SIGPLAN NOTICES, V37, P58, DOI 10.1145/565816.503279
   Intel Corporation, 2016, Intel 64 and IA-32 Architectures Software Developer's Manual: Volume 3A: System Programming Guide, Part 1, V3
   Kaynar DK, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166, DOI 10.1109/REAL.2003.1253264
   Klein G, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P207
   Lampka Kai, 2013, International Journal on Software Tools for Technology Transfer, V15, P155, DOI 10.1007/s10009-012-0257-7
   LAMPORT L, 1994, ACM T PROGR LANG SYS, V16, P872, DOI 10.1145/177492.177726
   Larsen KG, 2014, THEOR COMPUT SCI, V515, P96, DOI 10.1016/j.tcs.2013.08.015
   Lei B, 2010, ELECTRON NOTES THEOR, V260, P173, DOI 10.1016/j.entcs.2009.12.037
   Li P, 2004, IEEE T SOFTWARE ENG, V30, P613, DOI 10.1109/TSE.2004.45
   Lynch N, 2003, INFORM COMPUT, V185, P105, DOI 10.1016/S0890-5401(03)00067-1
   Marinas C., 2018, FORMAL METHODS KERNE
   Matni Gabriel, 2009, 2009 Canadian Conference on Electrical and Computer Engineering (CCECE 2009), P970, DOI 10.1109/CCECE.2009.5090273
   McKenney P., 2005, A realtime preemption overview
   Posadas Hector, 2010, Proceedings of the 2010 13th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC 2010). Volume I: Main Symposium, P238, DOI 10.1109/ISORC.2010.18
   Pullum L.L., 2001, ART H COMP SCI LIBR
   RAMADGE PJ, 1987, SIAM J CONTROL OPTIM, V25, P206, DOI 10.1137/0325013
   ROSTEDT S., 2011, Using kernelshark to analyze the real-time scheduler
   Rostedt S., 2010, LINUX WEEKLY NEWS
   San Vicente Gutierrez C., 2018, REAL TIME LINUX COMM
   Shahpasand R, 2016, 2016 6TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), P159, DOI 10.1109/ICCKE.2016.7802133
   Spear A, 2012, COMPUTER, V45, P60, DOI 10.1109/MC.2012.191
   Sun Y, 2014, INT CONF ADV COMMUN, P1217, DOI 10.1109/ICACT.2014.6779152
   Thi Thieu Hoa Le, 2013, International Journal on Software Tools for Technology Transfer, V15, P211, DOI 10.1007/s10009-012-0245-y
   Toupin D, 2011, IEEE SOFTWARE, V28, P87, DOI 10.1109/MS.2011.20
   Vardhan V, 2009, INT J EMBED SYST, V4, P152, DOI 10.1504/IJES.2009.027939
   Wang X, 2016, IEEE T IND INFORM, V12, P101, DOI 10.1109/TII.2015.2500161
   Yovine S., 1997, International Journal on Software Tools for Technology Transfer, V1, P123, DOI 10.1007/s100090050009
NR 72
TC 2
Z9 2
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101729
DI 10.1016/j.sysarc.2020.101729
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA LZ3XG
UT WOS:000541160800005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kao, TJ
   Fink, W
AF Kao, Tzyy-Juin
   Fink, Wolfgang
TI Stochastic multi-objective Pareto-optimization framework for fully
   automated ab initio network-on-chip design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Automated ab initio network-on-chip design; Multi-objective stochastic
   Pareto-optimization; BookSim2.0 and gem5; Network latency; Power
   consumption
ID POWER; NOC
AB With the advent of multi-core processors, network-on-chip design has been crucial in addressing network performances, such as bandwidth, power consumption, and communication delays when dealing with on-chip communication between the increasing number of processor cores. As the numbers of cores increase, network design becomes inherently more complex. Therefore, there is a critical need in soliciting computer aid in determining network configurations that afford optimal performance given multi-objectives, such as resource and design constraints. We have devised a stochastic multi-objective Pareto-optimization framework that fully automatically explores the space of possible network configurations to determine optimal network latencies, power consumption, and the corresponding link allocations, i.e., the actual network-on-chip design, ab initio with only the number of routers given. For a given number of routers, average network latency and power consumption as example performance objectives can be displayed in form of Pareto-optimal fronts, thus not only offering a powerful automatic network-on-chip design tool, but also affording trade-off studies for the chip designers.
C1 [Kao, Tzyy-Juin; Fink, Wolfgang] Univ Arizona, Dept Elect & Comp Engn, Visual & Autonomous Explorat Syst Res Lab, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Fink, W (corresponding author), Univ Arizona, Dept Elect & Comp Engn, Visual & Autonomous Explorat Syst Res Lab, Tucson, AZ 85721 USA.
EM wfink@email.arizona.edu
CR [Anonymous], 2010, BOOKSIM 2 0 USERS GU
   [Anonymous], P 10 IEEE INT S SIGN
   Balfour J., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P187
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   da Silva MVC, 2010, LECT NOTES ARTIF INT, V6097, P143, DOI 10.1007/978-3-642-13025-0_16
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Fink W, 2008, P SOC PHOTO-OPT INS, V6960, pN9600, DOI 10.1117/12.784440
   Gebhart M, 2009, TR0932 U TEX AUST DE
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   Grot B, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P401, DOI 10.1145/2024723.2000112
   Holland JH., 1975, Ann Arbor
   Jena Rabindra Kumar, 2007, International Innovative Computing and Applications, V1, P121, DOI 10.1504/IJICA.2007.016793
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kao TJ, 2015, IEEE PHOTONIC TECH L, V27, P2051, DOI 10.1109/LPT.2015.2450177
   Kao YH, 2011, IEEE T COMPUT AID D, V30, P1897, DOI 10.1109/TCAD.2011.2164538
   Kim J, 2007, INT SYMP MICROARCH, P172, DOI 10.1109/MICRO.2007.29
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Li F, 2013, IEEE IPCCC
   Locatelli M, 2000, J OPTIMIZ THEORY APP, V104, P121, DOI 10.1023/A:1004680806815
   Lotov A.V., 2008, Visualizing the Pareto Frontier
   METROPOLIS N, 1953, J CHEM PHYS, V21, P1087, DOI 10.1063/1.1699114
   Nedjah N, 2011, J SYST ARCHITECT, V57, P79, DOI 10.1016/j.sysarc.2010.07.004
   Park S, 2012, DES AUT CON, P398
NR 24
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2020
VL 103
AR 101686
DI 10.1016/j.sysarc.2019.101686
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KO0AO
UT WOS:000515208600005
DA 2024-07-18
ER

PT J
AU Chetto, M
   El Ghor, H
AF Chetto, Maryline
   El Ghor, Hussein
TI Scheduling and power management in energy harvesting computing systems
   with real-time constraints
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time computations; Energy harvesting; Uniprocessor; Power
   management; On-line scheduling; Clairvoyance; Idling
AB Recently, a new class of energy autonomous systems has emerged. They scavenge regenerative energy from the environment which allows them perpetual operation. In this paper we focus on systems with energy harvesting and DPM (Dynamic Power Management) capabilities under real-time requirements expressed in terms of deadlines. The classical Earliest Deadline First (EDF) scheduler is optimal when dedicated to deadline-constrained job sets in systems with no energy limitation. However, greediness in consuming the energy makes EDF not always the most appropriate solution to energy harvesting conditions. The purpose of this paper is to answer the following question: How to choose a scheduler for the design of a real-time energy harvesting application where the real-time jobs execute on a single processor?
   We consider a system model composed of a uniprocessor platform provided with energy harvester (e.g. solar panel) and energy reservoir (e.g. battery or capacitor). Firstly, we investigate three distinct schedulers based on the earliest deadline rule, namely ED-H, EH-EDF and EDF. They are respectively proved optimal for clairvoyant, idling and non-idling settings. Secondly, we evaluate the relative performance of the proposed scheduling algorithms based on simulation experiments.
   We bring to light the effect of clairvoyance and idling capabilities of the scheduler on the improvement in quality of service which is related to deadline success rate and energy storage capacity requirement for maintaining zero deadline miss rate. In addition, this paper gives a selection guide that leads any software designer to find the scheduler that is most pertinent in accordance to operational specifications.
C1 [Chetto, Maryline] Univ Nantes, LS2N Lab, 1 Rue Noe, F-44321 Nantes, France.
   [El Ghor, Hussein] Lebanese Univ, LENS Lab, Fac Technol, BP 813, Saida, Lebanon.
C3 Nantes Universite; Lebanese University
RP El Ghor, H (corresponding author), Lebanese Univ, LENS Lab, Fac Technol, BP 813, Saida, Lebanon.
EM maryline.chetto@univ-nantes.fr; husseinelghor@ul.edu.lb
OI chetto, maryline/0000-0003-1118-2279
CR Babayo AA, 2017, RENEW SUST ENERG REV, V76, P1176, DOI 10.1016/j.rser.2017.03.124
   Buttazzo G., 2005, S COMP SCI
   Chalasani S, 2008, PROCEEDINGS IEEE SOUTHEASTCON 2008, VOLS 1 AND 2, P442
   Chetto M, 2014, IEEE T EMERG TOP COM, V2, P122, DOI 10.1109/TETC.2013.2296537
   Chetto M, 2014, IEEE T COMPUT, V63, P1037, DOI 10.1109/TC.2013.21
   Ghadaksaz E, 2018, J SYST ARCHITECT, V89, P10, DOI 10.1016/j.sysarc.2018.03.005
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kuo C.-F., 2016, ENG COMPUT, V33
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Moser C, 2007, REAL-TIME SYST, V37, P233, DOI 10.1007/s11241-007-9027-0
   Qiu Q., 2011, IEEE T VERY LARGE SC, V99, P1
   Seo Y, 2012, J COMPUT SCI TECH-CH, V27, P781, DOI 10.1007/s11390-012-1264-6
   Soyata T, 2016, IEEE CIRC SYST MAG, V16, P22, DOI 10.1109/MCAS.2015.2510198
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
NR 15
TC 13
Z9 14
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 243
EP 248
DI 10.1016/j.sysarc.2019.06.002
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300020
DA 2024-07-18
ER

PT J
AU Lima, GF
   Santos, RCM
   Ierusalimschy, R
   Haeusler, EH
   Sant'Anna, F
AF Lima, Guilherme F.
   Santos, Rodrigo C. M.
   Ierusalimschy, Roberto
   Haeusler, Edward H.
   Sant'Anna, Francisco
TI A memory-bounded, deterministic and terminating semantics for the
   synchronous programming language CEU
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for
   Embedded Systems (LCTES)
CY JUN 19-20, 2018
CL Philadelphia, PA
SP ACM SIGPLAN, ACM SIGBED
DE Determinism; Termination; Operational semantics; Synchronous languages
AB CEU is a synchronous programming language for embedded soft real-time systems. It focuses on control-flow safety features in the presence of shared-memory concurrency and abortion of lines of execution, while enforcing memory-bounded, deterministic, and terminating reactions to the environment. In this work, we present a small step structural operational semantics for CEU and prove that reactions have the properties enumerated above: that for a given arbitrary timeline of input events, multiple executions of the same program always react in bounded time and arrive at the same final finite memory state.
C1 [Lima, Guilherme F.; Haeusler, Edward H.] Pontificia Univ Catolica Rio de Janeiro, Rio de Janeiro, Brazil.
   [Ierusalimschy, Roberto] Pontificia Univ Catolica Rio de Janeiro, Comp Sci, Rio de Janeiro, Brazil.
   [Santos, Rodrigo C. M.] IBM Res, Rio De Janeiro, Brazil.
   [Sant'Anna, Francisco] Univ Estado Rio De Janeiro, Comp Sci, Rio De Janeiro, Brazil.
C3 Pontificia Universidade Catolica do Rio de Janeiro; Pontificia
   Universidade Catolica do Rio de Janeiro; Universidade do Estado do Rio
   de Janeiro
RP Lima, GF (corresponding author), Pontificia Univ Catolica Rio de Janeiro, Rio de Janeiro, Brazil.
EM glima@inf.puc-rio.br; rodrigo.costa@ibm.com; roberto@inf.puc-rio.br;
   hermann@inf.puc-rio.br; francisco@ime.uerj.br
RI Santos, Rodrigo Rodrigues da Silva/HJH-6210-2023
OI Lima, Guilherme/0000-0002-7660-9256; Sant'Anna,
   Francisco/0000-0003-2182-4167
CR Adya A, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P289
   Andalam S., 2010, 2010 8th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), P159, DOI 10.1109/MEMCOD.2010.5558636
   [Anonymous], WEBMEDIA
   [Anonymous], 2009, P 7 ACM INT C EMB SO
   [Anonymous], DELAYS ESTEREL SYNCH
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berry G., 1993, Foundations of Software Technology and Theoretical Computer Science. 13th Conference Proceedings, P72
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Berry G., 2000, ESTEREL V5 LANGUAGE
   Berry Gerard, 1999, The constructive semantics of pure Esterel.
   BOUSSINOT F, 1991, SOFTWARE PRACT EXPER, V21, P401, DOI 10.1002/spe.4380210406
   BOUSSINOT F, 1991, P IEEE, V79, P1293, DOI 10.1109/5.97299
   de Simone R, 2005, EMBEDDED SYSTEMS CRC
   Dunkels Adam, 2006, Proceedings of the 4th International Conference on Embedded Networked Sensor Systems. SenSys'06, P29, DOI DOI 10.1145/1182807.1182811
   Harel D., 1996, ACM Transactions on Software Engineering and Methodology, V5, P293, DOI 10.1145/235321.235322
   Karpinski M, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P610, DOI 10.1109/SAHCN.2007.4292873
   Maier I., 2010, TECHNICAL REPORT
   ORACLE, 2011, JAV THREAD PRIM DEPR
   Plotkin G. D., 1981, TECHNICAL REPORT
   Salvaneschi Guido, 2014, P 13 INT C MOD, P25, DOI DOI 10.1145/2577080.2577083
   Sant'Anna F, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3035544
   SantAnna F., 2015, P MOD 15
   SantAnna F., 2013, P SENSYS 13
   von der Beeck M., 1994, Formal Techniques in Real-Time and Fault-Tolerant Systems. Third International Symposium Proceedings. ProCoS, P128
NR 24
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 239
EP 257
DI 10.1016/j.sysarc.2019.01.014
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA IL0BR
UT WOS:000476961500020
DA 2024-07-18
ER

PT J
AU Benedicte, P
   Hernandez, C
   Abella, J
   Cazorla, FJ
AF Benedicte, Pedro
   Hernandez, Carles
   Abella, Jaume
   Cazorla, Francisco J.
TI Locality-aware cache random replacement policies
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WCET; Cache memory; Replacement policy
AB Measurement-Based Probabilistic Timing Analysis (MBPTA) facilitates the analysis of complex software running on hardware comprising high-performance features. MBPTA also aims at preventing additional analysis costs for timing analysis techniques and preserving the confidence on derived WCET estimates. Cache behavior has a deep influence on WCET estimates and hence on "the amount of software" that can be consolidated onto a single hardware platform. Deterministic replacement policies such as LRU (Least Recently Used) and NMRU (Non-Most Recently Used) have systematic pathological cases that may lead to high execution times and WCET estimates. Instead, random replacement (RR) decreases pathological cases probability, at the cost of temporal locality.
   We present two new MBPTA-amenable replacement policies that completely remove the presented pathological cases. The first policy, Random Permutations (RP) preserves higher temporal locality than RR; while the second, NMRU Random Permutations (NMRURP), also protects the Most Recently Used line from eviction. Both proposed policies build upon restricted random replacement choices. Our simulation evaluation (validated against a real prototype) using the Malardalen benchmarks and a case study shows that RP and NMRURP deliver both high average performance (within 1% of LRUs and NRMU performance) and tight WCET estimates 11% and 24% lower than those of RR.
C1 [Benedicte, Pedro; Hernandez, Carles; Abella, Jaume; Cazorla, Francisco J.] BSC, Jordi Girona 31, Barcelona, Spain.
   [Benedicte, Pedro] UPC, Jordi Girona 31, Barcelona, Spain.
   [Cazorla, Francisco J.] CSIC, IIIA, Campus UAB, Bellaterra, Spain.
   [Benedicte, Pedro; Hernandez, Carles; Abella, Jaume; Cazorla, Francisco J.] Carrer Jordi Girona 29, Barcelona, Spain.
   [Hernandez, Carles] Univ Politecn Valencia, Valencia, Spain.
C3 Universitat Politecnica de Catalunya; Consejo Superior de
   Investigaciones Cientificas (CSIC); CSIC - Instituto de Investigacion en
   Inteligencia Artificial (IIIA); Autonomous University of Barcelona;
   Universitat Politecnica de Valencia
RP Benedicte, P (corresponding author), BSC, Jordi Girona 31, Barcelona, Spain.; Benedicte, P (corresponding author), UPC, Jordi Girona 31, Barcelona, Spain.; Benedicte, P (corresponding author), Carrer Jordi Girona 29, Barcelona, Spain.
EM pbenedic@bsc.es
RI Cazorla, Francisco J/D-7261-2016; Hernandez, Carles/AAB-1614-2020;
   Abella, Jaume/B-7422-2016
OI Hernandez, Carles/0000-0001-5393-3195; Abella,
   Jaume/0000-0001-7951-4028; Benedicte, Pedro/0000-0003-1670-7783
FU Spanish Ministry of Economy and Competitiveness (MINECO)
   [TIN2015-65316-P]; European Research Council (ERC) under the European
   Union [772773]; MINECO [FPU15/01394]; Ramon y Cajal postdoctoral
   fellowship [RYC-2013-14717]; HiPEACH Network of Excellence
FX This work has been partially supported by the Spanish Ministry of
   Economy and Competitiveness (MINECO) under grant TIN2015-65316-P, the
   European Research Council (ERC) under the European Union's Horizon 2020
   research and innovation programme (grant agreement No. 772773) and the
   HiPEACH Network of Excellence. Pedro Benedicte and Jaume Abella have
   been partially supported by the MINECO under FPU15/01394 grant and Ramon
   y Cajal postdoctoral fellowship number RYC-2013-14717 respectively.
CR Abella J., 2015, SIES, P1
   Abella J, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3065924
   Agirre  I., 2015, 61508 IEC 1
   Al-Zoubi H., 2004, Proceedings of the 42nd annual Southeast regional conference, P267, DOI DOI 10.1145/986537.986601
   Alfke P., 1996, Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators
   [Anonymous], 2005, MPC7450 RISC Microprocessor Family Reference Manual
   [Anonymous], 2012, ECRTS
   [Anonymous], 2 INT FOR NEXT GEN M
   [Anonymous], P INT S OBJ COMP SER
   [Anonymous], 2007, ISCA
   [Anonymous], 2014, ECRTS
   ARM, 2006, CORTEX R4 CORTEX R4F
   Bartolini  S., 2018, FUTURE GENERATION CO
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Benedicte  P., 2018, ACM SIGAPP S APPL CO
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Bernat  G., 2003, PWCET TOOL PROBABILI
   Buttle D., 2012, ECRTS
   Chaudhuri M., 2009, MICRO
   Chen W., 2006, US Patent, Patent No. [7,069,390, 7069390]
   Cobham  G., 2011, QUAD CORE LEON4 SPAR
   COBHAM LEON3 Processor, LEON3 PROC PROB PLAT
   Esterel Technologies SA, 2006, METH HDB
   Gustafsson J., 2010, WCET WORKSH
   Hahn S, 2012, EUROMICRO, P102, DOI 10.1109/ECRTS.2012.14
   Hernandez C., 2016, DAC
   International Electrotechnical Commission, 2009, 61508 IEC 1
   International Standards Organization, 2009, ISO/DIS 26262
   Jaleel A., 2010, ISCA
   Jalle J., 2016, DASIA
   Jalle  J., 2014, BUS DESIGNS TIME PRO
   KAREDLA R, 1994, COMPUTER, V27, P38, DOI 10.1109/2.268884
   Kosmidis  L., 2013, PROBABILISTIC TIMING
   Kosmidis  L., 2013, CACHE DESIGN PROBABI
   Kosmidis L., 2016, ICCAD
   Kosmidis L, 2016, MICROPROCESS MICROSY, V47, P287, DOI 10.1016/j.micpro.2016.07.014
   Kotz S., 2000, Extreme Value Distributions: Theory and Applications
   Lahiri K, 2001, DES AUT CON, P15, DOI 10.1109/DAC.2001.935469
   Lima G, 2016, PROC EUROMICR, P200, DOI 10.1109/ECRTS.2016.20
   Machado  P., 2017, PROBABILISTIC TIMING
   Mezzetti E., 2013, RTAS
   Owens J., 2015, DAC
   Reineke Jan., 2014, Leibniz Transactions on Embedded Systems, V1, P03
   Scolari  A., 2018, ACM T ARCHITECTURE C
   Silva K. P., 2017, USING GEV GUMBEL MOD, DOI [10.1109/111'SS.2017.00028, DOI 10.1109/111'SS.2017.00028]
   Stephenson Z., 2013, INDIN
   Wartel  F., 2015, TIMING ANAL AVIONICS
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 48
TC 1
Z9 1
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2019
VL 93
BP 48
EP 61
DI 10.1016/j.sysarc.2018.12.007
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN3IN
UT WOS:000460077100005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yantir, HE
   Eltawil, AM
   Niar, S
   Kurdahi, FJ
AF Yantir, Hasan Erdem
   Eltawil, Ahmed M.
   Niar, Smail
   Kurdahi, Fadi J.
TI Power optimization techniques for associative processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Low-power processor; In-memory computing; Associative processors; SIMD
AB The toughness and complexity of the computational problems which human beings tackle rise faster than the computational platforms themselves. Moreover, the dark silicon era negatively effects the traditional computational platforms and contributes unfavorably to this gap. These situations require the alternative computing paradigms, ranging from multi-core CPUs to GPUs and even untraditional paradigms such as in-memory computing. Associative processing (AP) is a promising candidate for in-memory computing where the computation is performed on the memory rows without moving the data. Even though APs propose a good solution for the memory bottleneck, their power density poses an issue because of the huge switching activity on the rows happens during the operations. In this study, we seek a low-power AP implementation by proposing architectural and instructional improvements to decrease the switching activity. The simulations on various benchmarks from different domains show that the proposed low-power AP methods provide energy reduction up to 48% with a negligible impact on the area and performance.
C1 [Yantir, Hasan Erdem; Eltawil, Ahmed M.; Kurdahi, Fadi J.] Univ Calif Irvine, Ctr Embedded & Cyber Phys Syst, Irvine, CA 92697 USA.
   [Niar, Smail] Polytech Univ Hauts de France, Lab Automat Mcan & Informat Ind & Humaines LAMIH, F-59313 Valenciennes, France.
C3 University of California System; University of California Irvine;
   Universite Polytechnique Hauts-de-France
RP Yantir, HE (corresponding author), Univ Calif Irvine, Ctr Embedded & Cyber Phys Syst, Irvine, CA 92697 USA.
EM hyantir@uci.edu; aeltawil@uci.edu; smail.niar@uphf.fr; kurdahi@uci.edu
RI Yantir, Hasan/AAJ-3472-2021; Eltawil, Ahmed/M-6893-2019
OI Eltawil, Ahmed/0000-0003-1849-083X
CR A. S. University, 2012, PREDICTIVE TECHNOLOG
   [Anonymous], 1976, Content Addressable Parallel Processors
   [Anonymous], 1991, ASS COMPUTING PROGRA
   [Anonymous], 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, DOI [DOI 10.1145/2485922.2485939, 10.1145/2508148.2485939]
   [Anonymous], IEEE T EMERGING TOPI
   [Anonymous], 2011, 22 INT JT C ART INT, DOI 10.5555/2283516.2283603
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Halawani Y, 2016, IEEE T VLSI SYST, V24, P1003, DOI 10.1109/TVLSI.2015.2440392
   Imani M, 2017, DES AUT CON, DOI 10.1145/3061639.3062337
   Ipek E., RESISTIVE MEMORIES A, P201, DOI [10.1007/978-1-4419-9551-3_8, DOI 10.1007/978-1-4419-9551-3_8]
   Khasanvis S, 2014, J PARALLEL DISTR COM, V74, P2497, DOI 10.1016/j.jpdc.2013.08.002
   Li J, 2014, IEEE J SOLID-ST CIRC, V49, P896, DOI 10.1109/JSSC.2013.2292055
   Mingoo Seok, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P342, DOI 10.1109/ISSCC.2011.5746346
   Pant M., 2010, MICROPROCESSOR POWER
   Parveen F., 2017, 2017 IEEE/ACM International Symposium on Low Power Electronics and Design, P1, DOI [10.1109/ISLPED.2017.8009200, DOI 10.1109/ISLPED.2017.8009200]
   Paul ASB, 2014, EURASIP J ADV SIG PR, DOI 10.1186/1687-6180-2014-144
   Schinkel D., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P314, DOI 10.1109/ISSCC.2007.373420
   Sinha S, 2012, DES AUT CON, P283
   Yang CH, 2012, IEEE J SOLID-ST CIRC, V47, P757, DOI 10.1109/JSSC.2011.2176163
   Yantir HE, 2018, IEEE T VLSI SYST, V26, P1659, DOI 10.1109/TVLSI.2018.2827262
   Yantir HE, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126526
   Yavits L, 2015, IEEE COMPUT ARCHIT L, V14, P148, DOI 10.1109/LCA.2014.2374597
   Yavits L, 2015, IEEE T COMPUT, V64, P368, DOI 10.1109/TC.2013.220
NR 23
TC 3
Z9 3
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2018
VL 90
SI SI
BP 44
EP 53
DI 10.1016/j.sysarc.2018.08.006
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GZ2VC
UT WOS:000449245500005
DA 2024-07-18
ER

PT J
AU Kang, YM
   Zhang, XY
   Shao, ZL
   Chen, RH
   Wang, Y
AF Kang, Yimei
   Zhang, Xingyu
   Shao, Zili
   Chen, Renhai
   Wang, Yi
TI A reliability enhanced video storage architecture in hybrid SLC/MLC NAND
   flash memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 23rd IEEE International Conference on Embedded and Real-Time Computing
   Systems and Applications (RTCSA)
CY AUG 16-18, 2017
CL Natl Chiao Tung Univ, Hsinchu, TAIWAN
SP IEEE, IEEE Tech Comm Cyber Phys Syst, Comp Soc Republ China, IEEE Tech Comm Real Time Syst, Natl Chiao Tung Univ, Dept Comp Sci
HO Natl Chiao Tung Univ
DE Reliable storage; Storage architecture; Hybrid NAND flash; MPEG video
ID PERFORMANCE; DEVICES; DESIGN; SLC
AB Video-based applications have been widely used in embedded mobile devices. In such devices, NAND flash memory chip is normally used as the storage media to store videos. To enlarge the capacity of NAND flash memory, MLC (multi-level cell) technology is widely adopted with low storage reliability compared with the classical SLC (single-level cell) technology. Thus, the inherent features of NAND flash memory will significantly affect the storage reliability of video files. In this paper, we propose a reliability enhanced MPEG video storage architecture (REVSA) in hybrid SLC/MLC storage systems. In this architecture, the video stream is reconstructed as the key cluster and the non-key cluster according to the importance of video restoration. The key cluster is stored in SLC blocks to ensure the reliability, while the non-key cluster is stored in MLC blocks to utilize its capacity. To achieve this, we introduce a new layer in the storage hierarchy called video bit-stream analyzer, which includes a segmentation pipeline and a merging pipeline for MPEG video stream to build clusters and merge them to original video stream. We conducted experiments in a hybrid SLC/MLC storage system to store the car driving videos. The experimental results show that the proposed scheme can significantly improve the storage reliability of the MPEG video files and prolong the lifetime of the storage system.
C1 [Kang, Yimei; Zhang, Xingyu] Beihang Unvers, 37 Xueyuan Rd, Beijing, Peoples R China.
   [Shao, Zili] Hong Kong Polytech Univ, Kowloon, Hong Kong, Peoples R China.
   [Chen, Renhai] Tianjin Univ, Shenzhen Res Inst, Sch Comp Sci & Technol, Tianjin, Peoples R China.
   [Wang, Yi] Shenzhen Univ, 3688 Nanhai Rd, Shenzhen, Guangdong, Peoples R China.
C3 Hong Kong Polytechnic University; Tianjin University; Shenzhen
   University
RP Chen, RH (corresponding author), Tianjin Univ, Shenzhen Res Inst, Sch Comp Sci & Technol, Tianjin, Peoples R China.
EM kangyimei@buaa.edu.cn; sy1521108@buaa.edu.cn;
   cszishao@comp.polyu.edu.cn; renhai.chen@tju.edu.cn; yiwang@szu.edu.cn
RI Shao, Zili/AAX-3339-2020; Zhang, Yonghui/AGY-9072-2022
OI Shao, Zili/0000-0002-2173-2847; Zhang, Xingyu/0000-0002-8872-004X; chen,
   renhai/0000-0002-0233-5838
FU National Natural Science Foundation of China [61702357, 61502309];
   Shenzhen Science and Technology Foundation [JCYJ20170816093943197,
   JCYJ20150529164656096, JCYJ20170302153955969, JCYJ20170817100300603];
   Guangdong Natural Science Foundation [2016A030313045, 2017B030314073];
   Guangdong Provincial General University National Development Program
   [2014GKXM054]; Natural Science Foundation of SZU [803/000027060147,
   827-000073]; State Key Laboratory of Computer Architecture, Institute of
   Computing Technology, Chinese Academy of Sciences [CARCH201608];
   Research Grants Council of the Hong Kong Special Administrative Region,
   China [GRF 152223/15E, GRF 152736/16E, GRF152066/17E]
FX The work described in this paper ispartially supported by the grants
   from the National Natural Science Foundation of China (61702357 and
   61502309), Shenzhen Science and Technology Foundation
   (JCYJ20170816093943197, JCYJ20150529164656096, JCYJ20170302153955969 and
   JCYJ20170817100300603), Guangdong Natural Science Foundation
   (2016A030313045 and 2017B030314073), Guangdong Provincial General
   University National Development Program (2014GKXM054), Natural Science
   Foundation of SZU (803/000027060147 and 827-000073), State Key
   Laboratory of Computer Architecture, Institute of Computing Technology,
   Chinese Academy of Sciences (CARCH201608), and Research Grants Council
   of the Hong Kong Special Administrative Region, China (GRF 152223/15E,
   GRF 152736/16E and GRF152066/17E).
CR [Anonymous], 2009, P 2009 ACM S APPL CO, DOI DOI 10.1145/1529282.1529655
   Caulfield A. M., 2009, P 42 ANN IEEE ACM IN, P24
   Chen RH, 2017, IEEE T COMPUT, V66, P361, DOI 10.1109/TC.2016.2595572
   Hsieh JW, 2015, IEEE T COMPUT, V64, P3348, DOI 10.1109/TC.2015.2401028
   Huang M, 2016, IEEE T COMPUT AID D, V35, P691, DOI 10.1109/TCAD.2015.2474394
   Huang SM, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2815622
   Hyung Gyu Lee, 2010, 2010 IEEE International Conference on Consumer Electronics (ICCE 2010), P247, DOI 10.1109/ICCE.2010.5418766
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Jiang XB, 2015, 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P100, DOI 10.1109/SOCC.2015.7406921
   Jimenez X., 2014, PROC USENIX C FILE S, P47
   Jimenez X, 2013, DES AUT TEST EUROPE, P226
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Lee HG, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P386, DOI 10.1109/ISVLSI.2012.62
   Lee S., 2009, Proceedings of the 2009 Conference on USENIX Annual Technical Conference, USENIX'09, USENIX Association, Berkeley, CA, USA, P9
   Lee S, 2014, IEEE T COMPUT, V63, P2445, DOI 10.1109/TC.2013.120
   Li X, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P332, DOI 10.1109/HPCC.2014.57
   Lin YM, 2015, IEEE T CIRCUITS-I, V62, P1794, DOI 10.1109/TCSI.2015.2423798
   Long LB, 2016, J SYST ARCHITECT, V71, P32, DOI 10.1016/j.sysarc.2016.06.007
   Lu YY, 2016, IEEE T COMPUT, V65, P627, DOI 10.1109/TC.2015.2419664
   Murugan M., 2012, 2012 IEEE 20th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS), P481, DOI 10.1109/MASCOTS.2012.60
   PANCHA P, 1994, IEEE COMMUN MAG, V32, P54, DOI 10.1109/35.281579
   Park JW, 2011, MICROPROCESS MICROSY, V35, P48, DOI 10.1016/j.micpro.2010.08.001
   Qin ZW, 2011, IEEE REAL TIME, P157, DOI 10.1109/RTAS.2011.23
   Qiu S, 2013, PROC ASME 2013 7 INT, P1
   Shi L, 2014, IEEE T VLSI SYST, V22, P2779, DOI 10.1109/TVLSI.2013.2294462
   Wang SZ, 2017, DES AUT TEST EUROPE, P1253, DOI 10.23919/DATE.2017.7927182
   Wang Y, 2010, ACM SIGPLAN NOTICES, V45, P163, DOI 10.1145/1755951.1755912
   Wei DB, 2016, IEEE T COMPUT AID D, V35, P1942, DOI 10.1109/TCAD.2016.2533861
   Wilson Ellis H., 2014, 2014 22nd Annual IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). Proceedings, P229, DOI 10.1109/MASCOTS.2014.37
   Yao L, 2015, IEEE I C EMBED SOFTW, P831, DOI 10.1109/HPCC-CSS-ICESS.2015.263
   Zhang JC, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P87
   Zhou J, 2016, IEEE INT CON DIS, P84, DOI 10.1109/ICDCSW.2016.14
   Zhu CJ, 2015, J SYST ARCHITECT, V61, P383, DOI 10.1016/j.sysarc.2015.08.002
NR 33
TC 12
Z9 12
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 33
EP 42
DI 10.1016/j.sysarc.2018.05.006
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA GQ9BF
UT WOS:000442060200004
DA 2024-07-18
ER

PT J
AU Kermia, O
AF Kermia, Omar
TI An efficient approach for the multiprocessor non-preemptive strictly
   periodic task scheduling problem
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Schedulability analysis; Strictly periodic tasks;
   Multiprocessor platform
ID MODEL
AB Strict periodicity constraint is of great importance since it concerns some hard real-time systems where missing deadlines leads to catastrophic situations. However, the problem of schedulability analysis for non-preemptive strictly periodic tasks on a multiprocessor platform is even more intractable than the one with the common periodicity. In order to implement such systems, designers need effective tools based on fast and near-optimal solutions.
   This paper presents a schedulability analysis which results mainly in a, two versions, task assignment and start-time calculation algorithm. The first one targets the harmonic task periods case while the second one targets the non-harmonic task periods case. Each version is based on a sufficient uniprocessor schedulability test. In addition, for the non-harmonic case which is the most intractable, the uniprocessor sufficient schedulability test uses the strictly periodic task utilization factor. This factor stands for the fraction of time spent to execute a task while its strict periodicity and the ones of the already scheduled tasks are met. As a result, an efficient and easily implementable scheduling algorithm is proposed which begins by assigning tasks to processors then attributes a start-time to every task in such a way that strict periodicity and deadline constraints are met. The effectiveness of the proposed scheduling algorithm, in both versions, has been shown by a performance evaluation and comparisons with an optimal and a similar suboptimal solution. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Kermia, Omar] CDTA, Algiers, Algeria.
C3 Centre for the Development of Advanced Technologies (CDTA)
RP Kermia, O (corresponding author), CDTA, Algiers, Algeria.
EM omar.kermia@gmail.com
FU "Centre de Developpement des Technologies Avancees", CDTA, Algiers,
   Algeria [16/MTOS/CSE/CDTA/2014]
FX This work is supported by "Centre de Developpement des Technologies
   Avancees", CDTA, Algiers, Algeria, under project contract number:
   16/MTOS/CSE/CDTA/2014.
CR Al Sheikh A, 2012, REAL-TIME SYST, V48, P359, DOI 10.1007/s11241-012-9148-y
   Balbastre P, 2004, REAL-TIME SYST, V27, P215, DOI 10.1023/B:TIME.0000029049.50766.fa
   Balbastre P, 2008, IEEE T COMPUT, V57, P96, DOI 10.1109/TC.2007.70787
   Barnhart C, 1998, OPER RES, V46, P316, DOI 10.1287/opre.46.3.316
   Behnam M., 2007, RES REPORT
   Bekooij M., 2004, P INT WORKSH SOFTW C
   BERNSTEIN DJ, 2003, FAST MULTIPLICATION
   Chen JC, 2016, REAL-TIME SYST, V52, P239, DOI 10.1007/s11241-015-9226-z
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Dosa G., 2007, P 1 INT C COMB ALG P
   Eisenbrand F, 2010, P 18 ANN EUR C ALG 1
   Eisenbrand F., 2010, P 37 INT C C AUT LAN
   George L., 1996, RES REPORT
   George L., 1995, RES REPORT
   Heninger N., 2012, P USENIX SEC S, P205
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   Kermia O, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P25, DOI 10.1109/RTCSA.2008.44
   Kermia O, 2015, J CIRCUIT SYST COMP, V24, DOI 10.1142/S0218126615501406
   Kermia O, 2011, ADV OPER RES, V2011, DOI 10.1155/2011/561794
   Korst J., 1991, P INT C PAR ARCH LAN
   Lincoln B., 2002, P AM CONTR C
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lozoya C, 2008, IEEE T IND INFORM, V4, P164, DOI 10.1109/TII.2008.2002702
   Marouf M., 2011, SCHEDULING NONPREEMT
   Marti P, 2001, P 22 IEEE REAL TIM S
   Pira C, 2016, J SCHEDULING, V19, P227, DOI 10.1007/s10951-014-0389-6
   SIMON D, 2005, P 11 IEEE REAL TIM E
   STANKOVIC JA, 1990, REAL-TIME SYST, V2, P247, DOI 10.1007/BF01995673
   Zhang TY, 2016, J SYST ARCHITECT, V66-67, P61, DOI 10.1016/j.sysarc.2016.04.014
NR 29
TC 6
Z9 9
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2017
VL 79
BP 31
EP 44
DI 10.1016/j.sysarc.2017.07.005
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH9MB
UT WOS:000411534800005
DA 2024-07-18
ER

PT J
AU Luo, YP
   van den Brand, M
   Li, ZA
   Saberi, AK
AF Luo, Yaping
   van den Brand, Mark
   Li, Zhuoao
   Saberi, Arash Khabbaz
TI A systematic approach and tool support for GSN-based safety case
   assessment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Safety case; Safety case assessment; Evidential reasoning; ISO 26262;
   Functional safety
AB Context. In safety-critical domains, safety cases are widely used to demonstrate the safety of systems. A safety case is an argumentation for showing confidence in the claimed safety assurance of a system, which should be comprehensible and well-structured. Typically, safety cases can be represented in plain text or graphic way, such as Goal Structuring Notation (GSN). After safety cases are developed, assessment of safety cases needs to be performed to check the quality of them. Besides, different roles are involved during this process: safety case developers and safety case assessors.
   Objective. During the safety case assessment process, safety case assessors are required to evaluate the validity of a safety case and discuss their judgement with safety case developers. Currently, the outcome of a safety case assessment and the way of providing judgement are not systematically supported, which may cause inconsistent outcomes and wrong judgements. Therefore a systematic process of safety case assessment is required.
   Moreover, to support safety case assessment in an efficient and effective way, tool support is needed. Recently, a number of safety case editors are developed to support safety case development with the GSN. These editors support the development and management of safety cases. However, only a few editors offer limited functionalities for safety case assessment which is one of the crucial phases of the safety assurance process. This motivates us to develop a tool to support safety case assessment.
   Method. In this paper, we first identify two research questions. Resulting in two directions for further study have been identified: formalising the safety case assessment process and developing safety case tooling. First, we carried out a study on the state of art on safety case assessment and safety case tooling. Based on our findings, we formalize the safety assessment process by identifying the typical steps in safety case assessment. This assessment process can guide assessors to assess a safety case from a general level to a detailed level and provide reliable and understandable feedback to developers. Finally two industrial case studies are carried out to validate the proposed assessment process.
   Results. To support the proposed process, a prototype tool for safety case assessment was developed. A number of required features are implemented in the prototype tooling, among other it provides a complete and self-contained evaluation system to measure the quality of the safety case. Moreover, the case study validations show potential for facilitating safety assessment in practice.
   Conclusions. In this paper, two research questions are identified and the solutions of them are discussed. Then we propose a systematic approach for safety case assessment. For demonstration, a tool support is also developed. For validation two industrial case studies have been carried out to show the effectiveness of the proposed process. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Luo, Yaping] ALTRAN Appl Modeling, Limburglaan 24, NL-5652 AA Eindhoven, Netherlands.
   [van den Brand, Mark; Li, Zhuoao] Eindhoven Univ Technol, Groene Loper 5, NL-5612 AZ Eindhoven, Netherlands.
   [Saberi, Arash Khabbaz] TNO Tech Sci Automot, Automot Campus 30, NL-5708 JZ Helmond, Netherlands.
C3 Eindhoven University of Technology
RP van den Brand, M (corresponding author), Eindhoven Univ Technol, Groene Loper 5, NL-5612 AZ Eindhoven, Netherlands.
EM yaping.luo@altran.com; m.g.j.v.d.brand@tue.nl; z.li.3@student.tue.nl;
   arash.khabbazsaberi@tno.nl
RI Luo, Yaping/CAG-9974-2022
OI van den Brand, Mark/0000-0003-3529-6182
CR [Anonymous], P VERISURE VER ASS W
   [Anonymous], SAFECOMP WORKSH
   [Anonymous], 178C DO
   [Anonymous], OPENCOSS DELIVERABLE
   [Anonymous], INT TRANSP SYST
   [Anonymous], HSE SAFETY CASE ASSE
   [Anonymous], 1999, EN50126 CENELEC
   [Anonymous], IND PERSPECTIVES SAF
   [Anonymous], 2013, SAFETY CASE REPOSITO
   [Anonymous], EUR TRUCK PLAT CHALL
   [Anonymous], 2011, ISO 262622011
   [Anonymous], P 29 INT SYST SAF C
   [Anonymous], 2013, P 1 INT WORKSH ARG A
   [Anonymous], INT J CRITICAL COMPU
   [Anonymous], WILL YOUR SAFETY CAS
   [Anonymous], ISCADE PROUS MAN SPE
   Bloomfield R, 2010, MAKING SYSTEMS SAFER, P51, DOI 10.1007/978-1-84996-086-1_4
   Cockram T., 2003, ELECT SAFETY CASE CH
   Hawkins R, 2011, ADVANCES IN SYSTEMS SAFETY, P3, DOI 10.1007/978-0-85729-133-2_1
   Kelly T., P DEPENDABLE SYSTEMS
   Kelly T.P., 1999, Arguing safety: A systematic approach to managing safety cases
   Luo YP, 2015, ADV INTELL SYST COMP, V366, P339, DOI 10.1007/978-3-319-08422-0_50
   Matsuno Y., 2011, D-case editor: a typed assurance case editor
   Nair S, 2015, 2015 IEEE 26TH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING (ISSRE), P541, DOI 10.1109/ISSRE.2015.7381846
   Saberi AK, 2015, ANN IEEE SYST CONF, P277, DOI 10.1109/SYSCON.2015.7116764
   YANG JB, 1994, IEEE T SYST MAN CYB, V24, P1, DOI 10.1109/21.259681
   Yang JB, 2002, IEEE T SYST MAN CY A, V32, P289, DOI 10.1109/TSMCA.2002.802746
NR 27
TC 7
Z9 7
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 1
EP 16
DI 10.1016/j.sysarc.2017.04.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900001
DA 2024-07-18
ER

PT J
AU Meloni, P
   Rubattu, C
   Tuveri, G
   Pani, D
   Raffo, L
   Palumbo, F
AF Meloni, Paolo
   Rubattu, Claudio
   Tuveri, Giuseppe
   Pani, Danilo
   Raffo, Luigi
   Palumbo, Francesca
TI Real-ime neural signal decoding on heterogeneous MPSocs based on VLIW
   ASIPs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Neural signal decoding; MPSoCS; ASIPs; Design space exploration; Low
   power
ID TIME; ARCHITECTURE; ALGORITHM; TFLIFE; SYSTEM
AB An important research problem, at the basis of the development of embedded systems for neuroprosthetic applications, is the development of algorithms and platforms able to extract the patient's motion intention by decoding the information encoded in neural signals. At the state of the art, no portable and reliable integrated solutions implementing such a decoding task have been identified. To this aim, in this paper, we investigate the possibility of using the MPSoC paradigm in this application domain. We perform a design space exploration that compares different custom MPSoC embedded architectures, implementing two versions of a on-line neural signal decoding algorithm, respectively targeting decoding of single and multiple acquisition channels. Each considered design points features a different application configuration, with a specific partitioning and mapping of parallel software tasks, executed on customized VLIW ASIP processing cores. Experimental results, obtained by means of FPGA-based prototyping and post-floorplanning power evaluation on a 40nm technology library, assess the performance and hardware-related costs of the considered configurations. The reported power figures demonstrate the usability of the MPSoC paradigm within the processing of bio-electrical signals and show the benefits achievable by the exploitation of the instruction-level parallelism within tasks. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Meloni, Paolo; Rubattu, Claudio; Tuveri, Giuseppe; Pani, Danilo; Raffo, Luigi] Univ Cagliari, Dipartimento Ingn Elettr & Elettron, I-09123 Cagliari, Italy.
   [Palumbo, Francesca] Univ Sassari, PolComIng Grp Ingn Informaz, I-07100 Sassari, Italy.
C3 University of Cagliari; University of Sassari
RP Meloni, P (corresponding author), Univ Cagliari, Dipartimento Ingn Elettr & Elettron, I-09123 Cagliari, Italy.
EM Paolo.Meloni@diee.unica.it; Claudio.Rubattu@diee.unica.it;
   Giuseppe.Tuveri@diee.unica.it; Danilo.Pani@diee.unica.it;
   Luigi.Raffo@diee.unica.it; fpalumbo@uniss.it
RI RAFFO, LUIGI/E-9713-2012; Palumbo, Francesca/P-8648-2014; Pani,
   Danilo/C-6832-2009
OI RAFFO, LUIGI/0000-0001-9683-009X; Palumbo,
   Francesca/0000-0002-6155-1979; Pani, Danilo/0000-0003-1924-0875
FU Region of Sardinia in the ELoRA project (Fundamental Research Programme)
   [L.R. 7/2007, CRP-60544]; European Commission in the NEBIAS project
   (FP7, FET Proactive) [611687]; Italian Government in the HANDBOT project
   (PRIN) [2010YF2RY_003]
FX The research leading to these results has received funding by the Region
   of Sardinia in the ELoRA project (Fundamental Research Programme, L.R.
   7/2007, grant agreement CRP-60544), by the European Commission in the
   NEBIAS project (FP7, FET Proactive, grant agreement 611687) and by the
   Italian Government in the HANDBOT project (PRIN2010/11, prot.
   2010YF2RY_003).
CR [Anonymous], TENS CUST PROC IP
   [Anonymous], P IEEE P SYST MAN CY
   [Anonymous], EN DES MULT SOCS APP
   [Anonymous], MPSOC DESIGN USING A
   [Anonymous], MICROPROCESS MICROSY
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], COMPUT INTELL NEUROS
   [Anonymous], P IEEE 46 MIDW S CIR
   Carta Nicola, 2013, 2013 Conference on Design and Architectures for Signal and Image Processing (DASIP), P141
   Carta N, 2014, IEEE J EM SEL TOP C, V4, P230, DOI 10.1109/JETCAS.2014.2315881
   Carta N, 2013, I IEEE EMBS C NEUR E, P439, DOI 10.1109/NER.2013.6695966
   Chen D, 2011, COMPUT SCI ENG, V13, P42, DOI 10.1109/MCSE.2011.20
   Chen TC, 2009, IEEE INT SYMP CIRC S, P1253, DOI 10.1109/ISCAS.2009.5117990
   Citi L, 2008, J NEUROSCI METH, V172, P294, DOI 10.1016/j.jneumeth.2008.04.025
   Derin O, 2013, MICROPROCESS MICROSY, V37, P515, DOI 10.1016/j.micpro.2013.07.007
   Diedrich A, 2003, IEEE T BIO-MED ENG, V50, P41, DOI 10.1109/TBME.2002.807323
   Esko O., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P217, DOI 10.1109/FPL.2010.51
   Gibson S, 2013, J NEUROSCI METH, V215, P1, DOI 10.1016/j.jneumeth.2013.01.026
   Gibson S, 2010, IEEE T NEUR SYS REH, V18, P469, DOI 10.1109/TNSRE.2010.2051683
   Jozwiak L, 2013, MICROPROCESS MICROSY, V37, P1002, DOI 10.1016/j.micpro.2013.08.006
   Karkare V, 2011, IEEE J SOLID-ST CIRC, V46, P1214, DOI 10.1109/JSSC.2011.2116410
   Kundu A, 2014, IEEE T NEUR SYS REH, V22, P400, DOI 10.1109/TNSRE.2013.2267936
   Lewicki MS, 1998, NETWORK-COMP NEURAL, V9, pR53, DOI 10.1088/0954-898X/9/4/001
   Meijer S, 2010, DES AUT TEST EUROPE, P747
   Meloni P., 2015, DESIGN ARCHITECTURES, P1
   Pani D, 2011, I IEEE EMBS C NEUR E, P44, DOI 10.1109/NER.2011.5910485
   Perelman Y, 2007, IEEE T BIO-MED ENG, V54, P130, DOI 10.1109/TBME.2006.883732
   Purves D., 2001, NEUROSCIENCE
   Rossini PM, 2010, CLIN NEUROPHYSIOL, V121, P777, DOI 10.1016/j.clinph.2010.01.001
   Seese TM, 1998, LAB INVEST, V78, P1553
   Tombini M, 2012, NEUROREHAB NEURAL RE, V26, P275, DOI 10.1177/1545968311408919
   Yu B, 2011, IEEE J EM SEL TOP C, V1, P502, DOI 10.1109/JETCAS.2012.2183430
   Zhang F, 2012, J SIGNAL PROCESS SYS, V69, P351, DOI 10.1007/s11265-012-0670-x
   Zumsteg ZS, 2005, IEEE T NEUR SYS REH, V13, P272, DOI 10.1109/TNSRE.2005.854307
NR 34
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 89
EP 101
DI 10.1016/j.sysarc.2016.11.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900008
DA 2024-07-18
ER

PT J
AU Payá-Vayá, G
   Bartels, C
   Blume, H
AF Paya-Vaya, Guillermo
   Bartels, Christopher
   Blume, Holger
TI Small footprint synthesizable temperature sensor for FPGA devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Synthesizable temperature sensor; DSP-slices; Small footprint
AB In this paper, a novel synthesizable temperature sensor for FPGA devices, which uses DSP-slices instead of LUTs, is presented. The correlation between the delay of the critical path and the temperature of a DSP-slice is exploited to implement a ring oscillator, whose oscillation frequency is used to estimate the local die temperature. In contrast to previously proposed synthesizable temperature sensors based on ring oscillators implemented with LUTs, the proposed DSP-based temperature sensor has a smaller footprint. The complete synthesizable temperature sensor, including the ring oscillator and the required time-to digital converter, only requires three DSP-slices. An evaluation using a programmable climate chamber and a Virtex-6 FPGA evaluation board is presented. The DSP-based temperature sensor provides similar accuracies (i.e., +/- 0.5 degrees C) than LUT-based temperature sensors, while greatly improving the resolution and temperature sampling rates depending on the selected configuration. Finally, by using the proposed temperature sensors together with several internal hardware heat generators, a maximal temperature gradient of 9 degrees C was measured on the FPGA die. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Paya-Vaya, Guillermo; Bartels, Christopher; Blume, Holger] Leibniz Univ Hannover, Inst Microelect Syst, Hannover, Germany.
C3 Leibniz University Hannover
RP Payá-Vayá, G (corresponding author), Leibniz Univ Hannover, Inst Microelect Syst, Hannover, Germany.
EM guipava@ims.uni-hannover.de
RI Blume, Holger/AAP-9409-2021
OI Blume, Holger/0000-0002-0640-6875
CR Amrouch Hussam., 2013, FIELD PROGRAMMABLE L, P1
   [Anonymous], 2014, VIRTEX 6 FPGA SYSTEM
   [Anonymous], 2011, Virtex 6 FPGA DSP48E1 Slice User Guide
   Bartels C, 2015, LECT NOTES COMPUT SC, V9017, P161, DOI [10.1007/978-3-319-16086-3_3, 10.1007/978-3-319-16086-3_13]
   Bhoj S, 2007, IEEE INT SYMP CIRC S, P1053, DOI 10.1109/ISCAS.2007.378190
   Boemo E., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P69
   BROKAW AP, 1974, IEEE J SOLID-ST CIRC, VSC 9, P388, DOI 10.1109/JSSC.1974.1050532
   Brown B.A., 2012, FPGA NOISE RESISTANT
   Chen CC, 2014, PROCEDIA ENGINEER, V87, P1247, DOI 10.1016/j.proeng.2014.11.409
   Chen P, 2007, IEEE T CIRCUITS-I, V54, P2661, DOI 10.1109/TCSI.2007.906073
   Chen P, 2011, IEEE T CIRCUITS-I, V58, P913, DOI 10.1109/TCSI.2010.2090567
   Ebi T., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P189
   Franco John J. Leon, 2010, Proceedings of the VI Southern Programmable Logic Conference (SPL), P133, DOI 10.1109/SPL.2010.5483027
   Gag M, 2012, IEEE INT SYMP DESIGN, P201, DOI 10.1109/DDECS.2012.6219057
   Happe M., 2011, Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011), P55, DOI 10.1109/ReConFig.2011.59
   Happold M, 2012, ROUTL RES INT LAW, P1
   Instruments T., 2008, UCD9240 DIG PWM SYST
   Jones PH, 2007, I C FIELD PROG LOGIC, P246, DOI 10.1109/FPL.2007.4380655
   Kock M, 2014, ANALOG INTEGR CIRC S, V78, P557, DOI 10.1007/s10470-013-0127-6
   Lopez-Buedo S, 2000, IEEE DES TEST COMPUT, V17, P84, DOI 10.1109/54.825679
   Memik SO, 2008, IEEE T COMPUT AID D, V27, P516, DOI 10.1109/TCAD.2008.915538
   Nowroz AN, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P111
   Princewill A, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P1, DOI 10.1109/DSD.2014.81
   Ruething C., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P559, DOI 10.1109/FPL.2012.6339370
   Sakellariou P, 2013, LECT NOTES COMPUT SC, V7606, P194
   Sedcole P, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P97, DOI 10.1109/FPT.2006.270300
   Syed R., 2012, WORKSH SELF AW REC C, P34
   Xie S, 2014, IEEE INT SYMP CIRC S, P2571, DOI 10.1109/ISCAS.2014.6865698
   Xie S, 2013, IEEE INT SYMP CIRC S, P2617, DOI 10.1109/ISCAS.2013.6572415
   Xilinx Inc, 2016, TECHNICAL REPORT
   Yuan Y, 2015, MICROELECTRON RELIAB, V55, P396, DOI 10.1016/j.microrel.2014.10.010
   Zick KM, 2010, FPGA 10, P239
NR 32
TC 2
Z9 2
U1 0
U2 10
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 28
EP 38
DI 10.1016/j.sysarc.2017.03.005
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900003
DA 2024-07-18
ER

PT J
AU Jablkowski, B
   Gabor, UT
   Spinczyk, O
AF Jablkowski, Boguslaw
   Gabor, Ulrich Thomas
   Spinczyk, Olaf
TI Evolutionary planning of virtualized cyber-physical compute and control
   clusters
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber-physical systems; Virtual machines; Real-time guarantees;
   Evolutionary algorithms; Formal performance analysis
AB Virtualization technology has the potential to notably advance the automation process in the domain of cyber-physical systems (CPS). It can improve both dependability and availability as well as significantly reduce the procurement, operation and maintenance costs of such systems. However, in the context of virtualization, research has put the most emphasis on topics of hardware utilization and fault-tolerance. There is little literature on how to model, integrate and consolidate a CPS by means of virtualization. In this paper we present a methodology for planning safe and efficient virtualized cyber-physical compute and control clusters - execution platforms for time-constrained virtual machines (VMs) that encapsulate CPS applications. We discuss the used methods, describe the corresponding models and the required system architecture. In contrast to typical resource allocation problems from other domains (e.g. cloud computing), in this case, the planning process must take real-time requirenients of applications into account. In order to achieve this, we combine evolutionary algorithms with formal system performance analysis - in particular algorithms considered in classical scheduling theory. Such an approach allows not only to optimally dimension the compute and control clusters, but also provides strict guarantees regarding the timing predictability of the integrated CPS. Further, the embedment of a formal performance analysis technique notably eases the modeling of a system. As a consequence, the modeling process is fast, flexible and accessible not only to experts but also to system designers as they do not have to struggle with complex and time consuming mathematical formulations. Finally, our approach also provides answers to several practical questions that arise when integrating a CPS by means of virtualization. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Jablkowski, Boguslaw; Gabor, Ulrich Thomas; Spinczyk, Olaf] TU Dortmund, Dept Comp Sci, Dortmund, Germany.
C3 Dortmund University of Technology
RP Jablkowski, B (corresponding author), TU Dortmund, Dept Comp Sci, Dortmund, Germany.
EM boguslaw.jablkowski@tu-dortmund.de; ulrich.gabor@tu-dortmund.de;
   olaf.spinczylc@tu-dortmund.de
OI Gabor, Ulrich Thomas/0000-0003-4143-2400
FU German Research Foundation (DFG) [FOR1511]
FX This work is granted by the German Research Foundation (DFG) as part of
   the research unit FOR1511.
CR An K, 2014, J SYST ARCHITECT, V60, P757, DOI 10.1016/j.sysarc.2014.01.009
   [Anonymous], 2009, P 2009 USENIX ANN TE
   [Anonymous], ECRTS WSHOP OP SYST
   [Anonymous], P INT C DES ARCH SIG
   [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
   [Anonymous], INT J SOFTWARE TOOLS
   [Anonymous], ANAL TECHNIQUES USED
   [Anonymous], 2003, ACM SIGOPS OPERATING
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], TC57 IEC
   [Anonymous], 2011, THESIS
   Bini E, 2004, IEEE T COMPUT, V53, P1462, DOI 10.1109/TC.2004.103
   Cagné C, 2006, INT J ARTIF INTELL T, V15, P173, DOI 10.1142/S021821300600262X
   Choi J, 2012, DES AUT CON, P664
   Clark C, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND SYMPOSIUM ON NETWORKED SYSTEMS DESIGN & IMPLEMENTATION (NSDI '05), P273
   Cochran JK, 2003, COMPUT OPER RES, V30, P1087, DOI 10.1016/S0305-0548(02)00059-X
   Deb K., 2000, Parallel Problem Solving from Nature PPSN VI. 6th International Conference. Proceedings (Lecture Notes in Computer Science Vol.1917), P849
   Harbour MG, 2013, J SYST ARCHITECT, V59, P331, DOI 10.1016/j.sysarc.2012.02.001
   HOU ESH, 1994, IEEE T PARALL DISTR, V5, P113, DOI 10.1109/71.265940
   Hwang J, 2015, IEEE T NETW SERV MAN, V12, P34, DOI 10.1109/TNSM.2015.2401568
   Jablkowski B, 2015, LECT NOTES COMPUT SC, V9017, P108, DOI 10.1007/978-3-319-16086-3_9
   Jayasinghe D., 2011, 2011 Proceedings of IEEE International Conference on Services Computing (SCC 2011), P72, DOI 10.1109/SCC.2011.28
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Luizelli MC, 2015, PROCEEDINGS OF THE 2015 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM), P98, DOI 10.1109/INM.2015.7140281
   Marwedel P., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P109
   Moens H, 2014, INT CONF NETW SER, P418, DOI 10.1109/CNSM.2014.7014205
   Orsila H, 2007, J SYST ARCHITECT, V53, P795, DOI 10.1016/j.sysarc.2007.01.013
   Schirmeier H, 2007, SPLC 2007: 11TH INTERNATIONAL SOFTWARE PRODUCT LINE CONFERENCE, PROCEEDINGS, P255, DOI 10.1109/SPLINE.2007.33
   Sisu Xi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P39
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Yousaf FZ, 2016, IEEE NETWORK, V30, P110, DOI 10.1109/MNET.2016.7437032
NR 32
TC 9
Z9 9
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2017
VL 73
SI SI
BP 17
EP 27
DI 10.1016/j.sysarc.2016.11.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8QX
UT WOS:000396956100003
DA 2024-07-18
ER

PT J
AU Malazgirt, GA
   Yurdakul, A
AF Malazgirt, Gorker Alp
   Yurdakul, Arda
TI Prenaut: Design space exploration for embedded symmetric multiprocessing
   with various on-chip architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Design space exploration; Symmetric multiprocessing; Machine learning;
   Clustering
AB As embedded systems have evolved to appear in many different domains, symmetric multiprocessing (SMP) has been the design choice from low-end to high-end devices. In this paper we present Prenaut, a design space exploration method for finding the best on-chip SMP architectures given processor cores, Level 1, Level 2, and Level 3 caches. finlike traditional design space exploration tools that are majorly concerned with optimizations in processor, memory and cache structures with a fixed on-chip architecture, Prenaut explores architectures that have not been considered in symmetric multiprocessing domain. These architectures consist of shared instruction caches between cores and heterogeneous cache topologies that feature bypassing a level in the cache hierarchy. The design idea behind Prenaut is to build a data oriented design space exploration method that exploits simulation data to its full extent rather than discarding it. Therefore, Prenaut uses simulation data and applies machine learning methods for estimating design parameters. This provides very rapid estimation of the Pareto set and guides designers through the overall system design process. The design space is pruned by topological clustering of design points which groups similar topologies and new simulation points are selected via an ordered look up table that prevents infeasible random jumps in the design space. For the selected benchmarks, Prenaut can estimate the Pareto set up to 147x faster and the clustering information can reduce the design space up to 82% in comparison with a state-of-the-art evolutionary algorithm. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Malazgirt, Gorker Alp; Yurdakul, Arda] Bogazici Univ, Dept Comp Engn, TR-34342 Istanbul, Turkey.
C3 Bogazici University
RP Malazgirt, GA (corresponding author), Bogazici Univ, Dept Comp Engn, TR-34342 Istanbul, Turkey.
EM alp.malazgirt@boun.edu.tr; yurdakul@boun.edu.tr
RI Yurdakul, Arda/E-6236-2013; yurdakul, arda/AAA-1106-2020
OI yurdakul, arda/0000-0001-7132-0042
FU Turkish Ministry of Development under the TAM Project [2007K120610];
   Bogazici University Scientific Projects [7060]
FX Funding from the Turkish Ministry of Development under the TAM Project,
   number 2007K120610 and Bogazici University Scientific Projects number
   7060 has been received. We also would like to thank Deniz Candas and
   Bora Kiyan for their help in initial simulations.
CR Abbass HA, 2001, IEEE C EVOL COMPUTAT, P971, DOI 10.1109/CEC.2001.934295
   Aleti A, 2015, AUTOMAT SOFTW ENG, V22, P199, DOI 10.1007/s10515-014-0148-0
   Alpaydin E, 2014, ADAPT COMPUT MACH LE, P1
   [Anonymous], 2009, FINDING GROUPS DATA
   [Anonymous], P 12 ACM INT C COMP
   [Anonymous], ACCELERATING ARCHITE
   [Anonymous], CACTI 4 0 INTEGRATED
   [Anonymous], 1964, APPL MATH SERIES
   [Anonymous], ARXIV160103341
   [Anonymous], 2006, Handbook of Metaheuristics
   [Anonymous], ACM TACO
   [Anonymous], 2011, XCELL J
   [Anonymous], 2015 13 IEEE INT C E
   [Anonymous], PERSPECTIVES NSF WOR
   Aoyama H., 1954, Annals of the Institute of Statistical Mathematics, V6, P1, DOI [DOI 10.1007/BF02960514, 10.1007/BF02960514]
   Baldick R., 2006, Applied Optimization: Formulation and Algorithms for EngineeringSystems
   Beltrame G, 2010, IEEE T COMPUT AID D, V29, P1083, DOI 10.1109/TCAD.2010.2049053
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bortolotti D., 2011, 2011 International Symposium on System-on-Chip, P34, DOI 10.1109/ISSOC.2011.6089691
   Chen TW, 2008, 2008 IEEE 10TH WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, VOLS 1 AND 2, P324, DOI 10.1109/MMSP.2008.4665097
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Demsar J, 2013, J MACH LEARN RES, V14, P2349
   Douma RJ, 2015, DES AUT TEST EUROPE, P1132
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Eyerman S, 2006, DES AUT TEST EUROPE, P349
   GONZALEZ TF, 1985, THEOR COMPUT SCI, V38, P293, DOI 10.1016/0304-3975(85)90224-5
   Hall M., 2009, ACM SIGKDD Explor. Newsl, V11, P18, DOI DOI 10.1145/1656274.1656278
   Hall M.A., 1999, P 17 INT C MACHINE L, P359
   Hartigan J. A., 1979, Applied Statistics, V28, P100, DOI 10.2307/2346830
   Haubelt C, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P525
   KHOKHAR AA, 1993, COMPUTER, V26, P18, DOI 10.1109/2.214439
   Kim DH, 2015, IEEE T COMPUT, V64, P112, DOI 10.1109/TC.2013.192
   Lingras P, 2004, J INTELL INF SYST, V23, P5, DOI 10.1023/B:JIIS.0000029668.88665.1a
   Malazgirt GA, 2015, MICROPROCESS MICROSY, V39, P656, DOI 10.1016/j.micpro.2015.09.005
   Nair R, 2015, P IEEE, V103, P1331, DOI 10.1109/JPROC.2015.2435018
   Nussbaum S, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P15, DOI 10.1109/PACT.2001.953284
   Sarma S, 2015, DES AUT TEST EUROPE, P625
   Shao YS, 2014, CONF PROC INT SYMP C, P97, DOI 10.1109/ISCA.2014.6853196
   Sweazey P., 1986, Proceedings of the 13th annual international symposium on Computer architecture, ISCA '86, P414, DOI DOI 10.1145/17356.17404
   Ubal R, 2012, INT CONFER PARA, P335
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Witten I. H., 2005, DATA MINING PRACTICA
   Yi JJ, 2007, IEEE T COMPUT, V56, P1549, DOI 10.1109/TC.2007.70744
NR 43
TC 4
Z9 4
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 3
EP 18
DI 10.1016/j.sysarc.2016.07.004
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500002
DA 2024-07-18
ER

PT J
AU Tewar, AK
   Myers, AR
   Milenkovic, A
AF Tewar, Amrish K.
   Myers, Albert R.
   Milenkovic, Aleksandar
TI mcfTRaptor: Toward unobtrusive on-the-fly control-flow tracing in
   multicores
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time embedded systems; Multicores; Software testing and debugging;
   Program tracing
AB Software testing and debugging has become the most critical aspect of the development of modern embedded systems, mainly driven by growing software and hardware complexity, increasing integration, and tightening time-to-market deadlines. Software developers increasingly rely on on-chip trace and debug infrastructure to locate software bugs faster. However, the existing infrastructure offers limited visibility or relies on hefty on-chip buffers and wide trace ports that significantly increase system cost. This paper introduces a new technique called mcfTRaptor for capturing and compressing functional and time-stamped control-flow traces on-the-fly in modern multicore systems. It relies on private on-chip predictor structures and corresponding software modules in the debugger to significantly reduce the number of events that needs to be streamed out of the target platform. Our experimental evaluation explores the effectiveness of mcfrRaptor as a function of the number of cores, encoding mechanisms, and predictor configurations. When compared to the Nexus-like control-flow tracing, mcfTRaptor reduces the trace port bandwidth in the range from 14 to 23.8 times for functional traces and 10.8-18.6 times for time-stamped traces. (C) 2015 Elsevier BM. All rights reserved.
C1 [Tewar, Amrish K.; Myers, Albert R.; Milenkovic, Aleksandar] Univ Alabama, Dept Elect & Comp Engn, Huntsville, AL 35899 USA.
C3 University of Alabama System; University of Alabama Huntsville
RP Milenkovic, A (corresponding author), Univ Alabama, Dept Elect & Comp Engn, 301 Sparkman Dr, Huntsville, AL 35899 USA.
EM akt0001@uah.edu; myersar@uah.edu; milenka@uah.edu
RI Milenkovic, Aleksandar/C-5593-2011
OI Milenkovic, Aleksandar/0000-0002-9359-4594
FU United States National Science Foundation [0855237, 1205439, 1217470];
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [0855237, 1217470] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1205439] Funding Source: National Science
   Foundation
FX This material is based upon work supported in part by the United States
   National Science Foundation under Grants Nos. 0855237, 1205439, and
   1217470. Any opinions, findings, and conclusions or recommendations
   expressed in this material are those of the authors and do not
   necessarily reflect the views of the National Science Foundation. The
   authors would like to thank the anonymous reviewers for their valuable
   suggestions.
CR [Anonymous], 2002, RTI PROJECT
   [Anonymous], 2013, 114912013 IEEE
   [Anonymous], 1993, COMBINING BRANCH PRE
   [Anonymous], 2012, NEX 5001 FOR STAND G
   Driesen K, 1998, CONF PROC INT SYMP C, P167, DOI 10.1109/ISCA.1998.694772
   Hochberger C, 2008, PR IEEE COMP DESIGN, P356, DOI 10.1109/ICCD.2008.4751885
   Kao CF, 2007, IEEE T CIRCUITS-I, V54, P530, DOI 10.1109/TCSI.2006.887613
   Mayer A., 2007, CISC VIS NETW IND GL
   Milenkovic A, 2011, IEEE T COMPUT, V60, P992, DOI 10.1109/TC.2010.146
   Milenkovic M., 2007, P 2007 DATA COMPRESS, P55
   MIPS, 2012, MIPS PDTRACE SPEC RE
   Orme W., 2008, CISC VIS NETW IND GL
   Stollon N., 2006, Proceedings of the Design Conference International Engineering Consortium, Santa Clara, CA, USA, V1, P805
   Ubal R, 2012, INT CONFER PARA, P335
   Uzelac V, 2014, IEEE T COMPUT, V63, P1008, DOI 10.1109/TC.2012.267
   Uzelac V, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465799
   Uzelac V, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P97, DOI 10.1145/1878921.1878938
   Uzelac V, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P117, DOI 10.1145/1878921.1878940
   Uzelac V, 2009, INT SYM PERFORM ANAL, P207, DOI 10.1109/ISPASS.2009.4919652
   Uzelac V, 2009, DES AUT CON, P738
   Williams M., 2012, S4D. 2012 System, Software, SoC and Silicon Debug Conference (S4D). Proceedings, P1
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 22
TC 3
Z9 4
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 601
EP 614
DI 10.1016/j.sysarc.2015.07.005
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700011
OA hybrid
DA 2024-07-18
ER

PT J
AU Díaz-de-Cerio, U
   Uribe, JP
   Harbour, MG
   Palencia, JC
AF Diaz-de-Cerio, Unai
   Uribe, Juan P.
   Gonzalez Harbour, Michael
   Carlos Palencia, J.
TI On the convergence of the holistic analysis for EDF distributed systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Schedulability analysis; Response time analysis; Holistic
   analysis; EDF; Distributed systems
ID REAL-TIME SYSTEMS; SCHEDULABILITY ANALYSIS; TASKS
AB Dynamic scheduling techniques, and EDF (Earliest Deadline First) in particular, have demonstrated their ability to increase the schedulability of real time systems compared to fixed-priority scheduling. In distributed systems, the scheduling policies of the processing nodes tend to be the same as in stand-alone systems and, although few EDF networks exist, it is foreseen that dynamic scheduling will gradually develop into real-time networks. There are some response time analysis techniques for EDF scheduled distributed systems, mostly derived from the holistic analysis developed by Spun. A major factor influencing the response time is the release jitter of each task, which is the maximum variation suffered by the release time of the task jobs. The convergence of the holistic analysis in the context of EDF distributed systems with shared resources had not been studied until now. There is a circular dependency between the task release jitter values, response times and the preemption level ceilings of shared resources. In this paper we present an extension of Spur's algorithm and we demonstrate that its iterative formulas are non-decreasing, even in the presence of shared resources. This result enables us to assert that the new algorithm converges towards a solution for the response times of the tasks and messages in a distributed system. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Diaz-de-Cerio, Unai; Uribe, Juan P.] Ik4 Ikerlan Res Ctr, Software Technol, Mondragan 20500, Spain.
   [Gonzalez Harbour, Michael; Carlos Palencia, J.] Univ Cantabria, Software Engn & Realtime Grp, E-39005 Santander, Spain.
C3 Universidad de Cantabria
RP Díaz-de-Cerio, U (corresponding author), Ik4 Ikerlan Res Ctr, Software Technol, Mondragan 20500, Spain.
EM udiazcerio@ikerlan.es; jpuribe@ikerlan.es; mgh@unican.es;
   palencij@unican.es
RI Harbour, Michael González/L-4785-2014; Diaz de Cerio, Unai/M-4593-2014
OI Diaz de Cerio, Unai/0000-0002-0796-8650
CR [Anonymous], COMPUTERS IEEE T
   [Anonymous], 1983, THESIS MASSACHUSETTS
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Baker T., 1991, J REAL TIME SYSTEMS, V3, P67
   Baker T. P., 2005, P RTSN, P119
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Burns A, 2015, IEEE T COMPUT, V64, P1241, DOI 10.1109/TC.2014.2322619
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Carpenter J., 2004, HDB SCHEDULING ALGOR
   CHEN MI, 1990, REAL-TIME SYST, V2, P325, DOI 10.1007/BF01995676
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Diaz-de Cerio U., 2014, P 22 INT C REAL TIM
   Easwaran A, 2009, REAL TIM SYST SYMP P, P377, DOI 10.1109/RTSS.2009.37
   Gutierrez J. J., 1996, J SYST ARCHITECT, V42, P431
   Gutierrez JCP, 1998, EUROMICRO, P35, DOI 10.1109/EMWRTS.1998.684945
   Gutierrez JCP, 1997, EUROMICRO, P136, DOI 10.1109/EMWRTS.1997.613774
   HARTER PK, 1987, ACM T COMPUT SYST, V5, P232, DOI 10.1145/24068.24069
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   LAMPSON BW, 1980, COMMUN ACM, V23, P105, DOI 10.1145/358818.358824
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   MAST, 2013, MAST MOD AN SUIT REA
   Palencia J. C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P328, DOI 10.1109/REAL.1999.818860
   Palencia J.C., 2005, Journal of Embedded Computing, V1, P225
   Palencia J.C., 1998, EUROMICRO, P35
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Palencia JC, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P3, DOI 10.1109/EMRTS.2003.1212721
   Pellizzoni R, 2007, J COMPUT SYST SCI, V73, P186, DOI 10.1016/j.jcss.2006.04.002
   Rajkumar R., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P259, DOI 10.1109/REAL.1988.51121
   Rivas J.M., 2011, P 3 EUR C REAL TIM S
   Serreli N., 2010, P IEEE C EM TECHN FA, P1
   Spuri M., 1996, RR2873 REFLECS
   Spuri M, 1996, ANAL DEADLINE SCHEDU
   Sun J, 1996, INT CON DISTR COMP S, P38, DOI 10.1109/ICDCS.1996.507899
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   TINDELL KW, 1994, REAL TIM SYST SYMP P, P259
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
NR 38
TC 0
Z9 0
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2015
VL 61
IS 9
BP 398
EP 409
DI 10.1016/j.sysarc.2015.08.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV4YH
UT WOS:000364271900002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Fakih, M
   Grüttner, K
   Fränzle, M
   Rettberg, A
AF Fakih, Maher
   Gruettner, Kim
   Fraenzle, Martin
   Rettberg, Achim
TI State-based real-time analysis of SDF applications on MPSoCs with shared
   communication resources
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SDFGs; Real-time analysis; MPSoCs; Shared resources; Timed-automata
ID TIMING ANALYSIS; INTERFERENCE
AB The timing predictability of Multi-Processor System on Chip (MPSoC) platforms with hard real-time applications is much more challenging than that of traditional platforms due to their large number of shared processing, communication and memory resources. Yet, this is an indispensable challenge for guaranteeing their safe usage in safety critical domains (avionics, automotive).
   In this article, a real-time analysis based on model-checking is proposed. The model-checking based method allows guaranteeing timing bounds of multiple Synchronous Data Flow Application (SDFA) implementations. This approach utilizes timed automata (TA) as a common semantic model to represent WCET of software components (SDF actors) and shared communication resource access protocols for buses, DMA, private local and shared memories of the MPSoC. The resulting network of TA is analyzed using the UPPAAL model-checker for providing safe timing bounds of the implementation. Furthermore, we will show the extension of our previous system model enabling single-beat inter-processor communication style beside the burst-transfer style and provide the implementation of the complete set of TA templates capturing the considered system model.
   We demonstrate our approach using a multi-phase electric motor control algorithm (modeled as SDFA) mapped to Infineon's TriCore-based Aurix multicore hardware platform with both the burst and single-beat inter-processor communication styles. Our approach shows a significant precision improvement (up to a percentage improvement of 300%) compared with the worst-case bound calculation based on a pessimistic analytical upper-bound delays for every shared resource access. In addition, scalability is examined to demonstrate analysis feasibility for small parallel systems, up to 40 actors mapped to 4-tiles and up to 96 actors on a 2-tiles platforms. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Fakih, Maher; Gruettner, Kim] OFFIS Inst Informat Technol, Oldenburg, Germany.
   [Fraenzle, Martin; Rettberg, Achim] Carl von Ossietzky Univ Oldenburg, Oldenburg, Germany.
C3 Carl von Ossietzky Universitat Oldenburg
RP Fakih, M (corresponding author), OFFIS Inst Informat Technol, Oldenburg, Germany.
EM fakih@offis.de; gruettner@offis.de; martin.fraenzle@uni-oldenburg.de;
   rettberg@uni-oldenburg.de
RI Fränzle, Martin/AHB-0004-2022
OI Franzle, Martin/0000-0002-9138-8340
CR Ahmad W., 2014, P 14 IEEE INT C APPL
   [Anonymous], 2013, P 16 INT WORKSHOP SO, DOI DOI 10.1145/2463596.2463603
   [Anonymous], 2010, P EMB REAL TIM SOFTW
   Bekooij M., 2004, LECT NOTES COMPUTER, V3199
   Bengtsson J, 2004, LECT NOTES COMPUT SC, V3098, P87, DOI 10.1007/978-3-540-27755-2_3
   Bostrom P., 2010, TUCS TECHNICAL REPOR
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   Fakih M., 2014, P EMB REAL TIM SOFTW
   Fakih M., 2013, EMBEDDED SYSTEMS DEI, P205
   Fakih M., 2013, P C DES AUT TEST EUR
   Ferdinand C, 2004, INT FED INFO PROC, V156, P377
   Geilen M, 2005, DES AUT CON, P819
   Gezgin T., 2013, IFIP ADV INFORM COMM, V403, P272
   Ghamarian A.H., 2008, THESIS EINDHOVEN U T
   Giannopoulou G, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P63
   Greenyer J., 2010, TRRI10310 U PAD
   Gu ZH, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P353, DOI 10.1109/RTSS.2007.51
   Gustavsson Andreas., 2010, 10th International Workshop on Worst-Case Execution Time Analysis (WCET 2010), WCET '10, P101
   Infineon Technologies, 2013, AURIX SAF JOINS PERF
   Kirner R, 2010, LECT NOTES COMPUT SC, V6399, P23, DOI 10.1007/978-3-642-16256-5_5
   Kotaba O., 2013, DATE 2013
   Kumar A., 2009, THESIS EINDHOVEN U T
   Lele A, 2014, IEEE SYM EMBED SYST, P50, DOI 10.1109/ESTIMedia.2014.6962345
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Lisper B, 2014, LECT NOTES COMPUT SC, V8803, P482, DOI 10.1007/978-3-662-45231-8_38
   Lv MS, 2010, REAL TIM SYST SYMP P, P339, DOI 10.1109/RTSS.2010.30
   Madsen J., 2008, IFAC P VOLUMES, V41, P9302, DOI [10.3182/20080706-5-kr-1001.01572, DOI 10.3182/20080706-5-KR-1001.01572]
   Moonen A., 2009, THESIS EINDHOVEN U T
   Moreira O., 2007, Proceedings of the 7th ACM/IEEE international conference on Embedded software, P57
   Nelson A., 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P51, DOI 10.1109/ESTMED.2010.5666984
   Norstrom C., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P182, DOI 10.1109/RTCSA.1999.811218
   Park R. H., 1929, T AM I ELECT ENG, V48, P716, DOI DOI 10.1109/T-AIEE.1929.5055275
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Poplavko P., 2003, P 2003 INT C COMPILE, P63
   Schaumont P.R., 2013, PRACTICAL INTRO HARD, P61
   Schranzhofer A, 2011, IEEE REAL TIME, P213, DOI 10.1109/RTAS.2011.28
   Shabbir A, 2010, J SYST ARCHITECT, V56, P265, DOI 10.1016/j.sysarc.2010.03.007
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stuijk Sander, 2007, Predictable Mapping of Streaming Applications on Multiprocessors
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Yang Y, 2010, DES AUT TEST EUROPE, P1041
NR 41
TC 3
Z9 3
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2015
VL 61
IS 9
BP 486
EP 509
DI 10.1016/j.sysarc.2015.04.005
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV4YH
UT WOS:000364271900008
DA 2024-07-18
ER

PT J
AU Maqsood, T
   Ali, S
   Malik, SUR
   Madani, SA
AF Maqsood, Tahir
   Ali, Sabeen
   Malik, Saif U. R.
   Madani, Sajjad A.
TI Dynamic task mapping for Network-on-Chip based systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic task mapping; Network-on-Chip (NoC); Multiprocessor
   System-on-Chip (MPSoC)
ID ALGORITHM
AB Efficiency of Network-on-Chip (NoC) based multi-processor systems largely depends on optimal placement of tasks onto processing elements (PEs). Although number of task mapping heuristics have been proposed in literature, selecting best technique for a given environment remains a challenging problem. Keeping in view the fact that comparisons in original study of each heuristic may have been conducted using different assumptions, environment, and models. In this study, we have conducted a detailed quantitative analysis of selected dynamic task mapping heuristics under same set of assumptions, similar environment, and system models. Comparisons are conducted with varying network load, number of tasks, and network size for constantly running applications. Moreover, we propose an extension to communication-aware packing based nearest neighbor (CPNN) algorithm that attempts to reduce communication overhead among the interdependent tasks. Furthermore, we have conducted formal verification and modeling of proposed technique using high level Petri nets. The experimental results indicate that proposed mapping algorithm reduces communication cost, average hop count, and end-to-end latency as compared to CPNN especially for large mesh NoCs. Moreover, proposed scheme achieves up to 6% energy savings for smaller mesh NoCs. Further, results of formal modeling indicate that proposed model is workable and operates according to specifications. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Maqsood, Tahir; Ali, Sabeen; Malik, Saif U. R.; Madani, Sajjad A.] COMSATS Inst Informat Technol, Dept Comp Sci, Islamabad, Pakistan.
C3 COMSATS University Islamabad (CUI)
RP Maqsood, T (corresponding author), COMSATS Inst Informat Technol, Dept Comp Sci, Islamabad, Pakistan.
EM tmaqsood@ciit.net.pk; sabeenali@ciit.net.pk;
   saif_ur_rehman@comsats.edu.pk; madani@comsats.edu.pk
RI Madani, Sajjad A/D-5202-2012; Malik, Saif Ur Rehman/F-2290-2019; Malik,
   Saif Ur Rehman/M-3948-2019
OI Malik, Saif Ur Rehman/0000-0001-8195-1630; Malik, Saif Ur
   Rehman/0000-0001-8195-1630; Madani, Sajjad A./0000-0002-0326-6512
CR Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], ENERGY AWARE MAPPING
   Bahn Jun Ho, OVERVIEW NETWORK ON
   Ben Atitallah R, 2006, LECT NOTES COMPUT SC, V3894, P298
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bharati B., 2011, 2 NAT C INF COMM TEC
   Briao EW, 2007, VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, P296
   Carvalho E, 2007, P IEEE RAP SYST PROT, P34
   Carvalho E, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P87, DOI 10.1109/SOCC.2009.5335672
   Carvalho Ewerson, 2007, RAP SYST PROT 2007 R
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Chou CL, 2008, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.2008.4751856
   Chou Chen-Ling, 2010, IEEE T COMPUT AIDED, V29
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Das A., 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP 2012), P149, DOI 10.1109/RSP.2012.6380704
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Carvalho ELD, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.106
   Hemani A., 2000, 18 NORCHIP C TURK FI, P166
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Huang J, 2011, EUROMICRO WORKSHOP P, P447, DOI 10.1109/PDP.2011.10
   Kaushik S, 2011, IEEE INT SOC CONF, P185, DOI 10.1109/SOCC.2011.6085078
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Loghi Mirko, 2004, P 14 ACM GREAT LAK S
   Mehran A, 2008, IEICE ELECTRON EXPR, V5, P464, DOI 10.1587/elex.5.464
   Moller L., 2012, PROC INT S SYST CHIP, P1
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Omnet++, 2011, HNOCS NETW CHIP SIM
   Quan W., 2014, COMP ARCH SYNTH EMB, P1
   Raina A, 2009, PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, P877, DOI 10.1109/ITNG.2009.239
   Rana Vincenzo, 2008, 16 IFIP IEEE INT C V
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Subha S., 2009, Proceedings of the 2009 International Conference on Advances in Computing, Control, & Telecommunication Technologies (ACT 2009), P289, DOI 10.1109/ACT.2009.78
   Subha S., 2010, INT J COMPUT APPL, V3
   Tosun S, 2009, INT C APPL INF COMM, P1
   Tosun S, 2011, ADV ENG SOFTW, V42, P868, DOI 10.1016/j.advengsoft.2011.06.005
   Tsai WC, 2012, J ELECTR COMPUT ENG, V2012, DOI 10.1155/2012/509465
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Wang Y, 2013, ADV CIV ENG, V2013, DOI 10.1155/2013/189105
   Xie B, 2013, J SUPERCOMPUT, V64, P1021, DOI 10.1007/s11227-011-0678-1
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
   Zhou LY, 2012, IEEE INT SYMP CIRC S, P648, DOI 10.1109/ISCAS.2012.6272115
   Zhou WB, 2006, IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, P184
NR 43
TC 35
Z9 39
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2015
VL 61
IS 7
BP 293
EP 306
DI 10.1016/j.sysarc.2015.06.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CO3CA
UT WOS:000359033000003
DA 2024-07-18
ER

PT J
AU Aguiar, A
   Johann, S
   Magalhaes, F
   Hessel, F
AF Aguiar, Alexandra
   Johann Filho, Sergio
   Magalhaes, Felipe
   Hessel, Fabiano
TI On the design space exploration through the Hellfire Framework
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Design space exploration; MPSoC; OS; Framework
AB Embedded systems have faced dramatic and extensive changes throughout the past years leading to each more complex designs. Thus, this article presents the Hellfire Framework, which implements a design space exploration tool based on two basic steps: explore and refine. The tool leads the designer through three main different levels of abstraction: (i) application level; (ii) OS level, and; (iii) hardware architecture level. In the application level, the initial input is a task graph that represents the application's behavior. The resulting application (divided in tasks) uses the OS we provide (and its system calls) to perform varied operations. The OS itself can be mainly configured in terms of real-time scheduling and memory occupation. Finally, the hardware architecture level allows to choose parameters regarding the processor frequency and communication infrastructure. The framework guides the designer through these levels in an explore and refine fashion so that, from a high level description of the application, the entire platform can be assembled with proper design exploration. Results show the exploration and refinement steps in the three levels we propose in different applications for MPSoC-based systems. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Aguiar, Alexandra; Johann Filho, Sergio; Magalhaes, Felipe; Hessel, Fabiano] Pontificia Univ Catolica Rio Grande do Sul, Fac Informat, Porto Alegre, RS, Brazil.
C3 Pontificia Universidade Catolica Do Rio Grande Do Sul
RP Aguiar, A (corresponding author), Pontificia Univ Catolica Rio Grande do Sul, Fac Informat, Av Ipiranga 6681, Porto Alegre, RS, Brazil.
EM alexandra.aguiar@pucrs.br; sergio.johann@acad.pucrs.br;
   felipe.magalhaes@acad.pucrs.br; fabiano.hessel@pucrs.br
RI Hessel, Fabiano/M-5971-2018
OI Hessel, Fabiano/0000-0002-5473-9199
CR Aguiar A, 2010, INT SYM QUAL ELECT, P730, DOI 10.1109/ISQED.2010.5450495
   Cannella E, 2012, VLSI DES, DOI 10.1155/2012/987209
   Cuesta D, 2010, IEEE COMP SOC ANN, P110, DOI 10.1109/ISVLSI.2010.39
   Carvalho ELD, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.106
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Filho S.J., 2008, RSP 08 P 2008 19 IEE, P27, DOI DOI 10.1109/RSP.2008.25
   Gerstlauer A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P130
   Hesselink W. H., 1994, FORMAL FEASIBILITY C
   Johann S, 2012, PR IEEE COMP DESIGN, P49, DOI 10.1109/ICCD.2012.6378616
   Le Moigne R, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P82, DOI 10.1109/DATE.2004.1269211
   Lin Y.-J., 2008, SOC DES C 2008 ISOCC, V01, DOI DOI 10.1109/S0CDC.2008.4815619
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mandelli M., 2011, P 24 S INT CIRC SYST, P191, DOI DOI 10.1145/2020876.2020920
   Marchesan Almeida G., 2009, INT J RECONFIGURABLE, V1, P1
   Milojevic D, 2007, IEEE ASIAN SOLID STA, P392, DOI 10.1109/ASSCC.2007.4425713
   Moraes F, 2004, INTEGRATION, V38, P69, DOI 10.1016/j.vlsi.2004.03.003
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Ngouanga A., 2006, DDECS, P42, DOI DOI 10.1109/DDECS.2006.1649568
   Pasricha S, 2008, MORG KAUF SER SYST, P1
   Pin-Hao Fang, 2010, 2010 International Computer Symposium (ICS 2010), P478, DOI 10.1109/COMPSYM.2010.5685464
   Posadas H., 2006, DES AUT 2006 AS S PA, P6, DOI DOI 10.1109/ASPDAC.2006.1594732
   Prasath C., 2010, SOFTW TECHN ENG ICST, V2, DOI DOI 10.1109/ICSTE.2010.5608827
   Schirner G, 2008, DES AUT TEST EUROPE, P120
   Schranzhofer A, 2010, ASIA S PACIF DES AUT, P895
   Shaout A., 2008, MECH ITS APPL 2008 I, P1, DOI DOI 10.1109/ISMA.2008.4648861
   Shen H, 2009, ASIA S PACIF DES AUT, P733, DOI 10.1109/ASPDAC.2009.4796567
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   ter Braak TD, 2010, DES AUT TEST EUROPE, P357
   Wildermann Stefan, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P514, DOI 10.1109/FPT.2009.5377637
   Wolf W, 2003, COMPUTER, V36, P38, DOI 10.1109/MC.2003.1193227
   Yoo S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P620, DOI 10.1109/DATE.2002.998365
   Zipf P, 2009, INT J RECONFIGURABLE, V2009, DOI 10.1155/2009/453970
NR 32
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 94
EP 107
DI 10.1016/j.sysarc.2013.10.011
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600009
DA 2024-07-18
ER

PT J
AU de Fuentes, JM
   Gonzalez-Manzano, L
   Gonzalez-Tablas, AI
   Blasco, J
AF de Fuentes, J. M.
   Gonzalez-Manzano, L.
   Gonzalez-Tablas, A. I.
   Blasco, J.
TI WEVAN - A mechanism for evidence creation and verification in VANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Digital evidence; Driving behavior; Vehicular Ad-hoc NETworks (VANETs);
   Witness
AB There are traffic situations (e.g. incorrect speeding tickets) in which a given vehicle's driving behavior at some point in time has to be proved to a third party. Vehicle-mounted sensorial devices are not suitable for this matter since they can be maliciously manipulated. However, surrounding vehicles may give their vision on another one's behavior. Furthermore, these data may be shared with the affected vehicle through VANETs. In this paper, a VANET-enabled data exchange mechanism called WEVAN is presented. The goal of this mechanism is to build and verify evidences based on surrounding vehicles (called witnesses) testimonies. Due to the short-range nature of VANETs, the connectivity to witnesses may be reduced with time - the later their testimonies are requested, the lower the amount of witnesses may be. Simulation results show that if testimonies are ordered 5 s later, an average of 38 testimonies may be collected in highway scenarios. Other intervals and road settings are studied as well. (C) 2013 Elsevier B.V. All rights reserved.
C1 [de Fuentes, J. M.; Gonzalez-Manzano, L.; Gonzalez-Tablas, A. I.; Blasco, J.] Univ Carlos III Madrid, Dept Comp Sci & Engn, E-29811 Leganes, Spain.
C3 Universidad Carlos III de Madrid
RP de Fuentes, JM (corresponding author), Univ Carlos III Madrid, Dept Comp Sci & Engn, Avda Univ 30, E-29811 Leganes, Spain.
EM jfuentes@inf.uc3m.es; lgmanzan@inf.uc3m.es; aigonzal@inf.uc3m.es;
   jbalis@inf.uc3m.es
RI Fuentes, José/JZT-9323-2024; Manzano, Lorena González/AAB-2258-2019; De
   Fuentes, Jose Maria/B-8266-2011; Gonzalez-Tablas, Ana Isabel/H-3175-2015
OI Manzano, Lorena González/0000-0002-3490-621X; De Fuentes, Jose
   Maria/0000-0002-4023-3197; Gonzalez-Tablas, Ana
   Isabel/0000-0002-6259-8955
FU Ministerio de Ciencia e Innovacion of Spain (project E-SAVE)
   [TIN2009-13461]
FX This work has been partially founded by Ministerio de Ciencia e
   Innovacion of Spain (project E-SAVE, Grant TIN2009-13461), which has
   encouraged us to submit our results to relevant scientific publications.
   Authors would like to thank Dr. Andre Weimerskirch for providing us the
   performance figures of the commercial OBU device. Also, authors thank
   the reviewers for their useful comments that helped in improving this
   work, as well as Mr. Jan Holle for his comments on this research line.
CR Aikebaier A, 2011, HUM-CENTRIC COMPUT I, V1, DOI 10.1186/2192-1962-1-6
   [Anonymous], J2735 SAE INT
   [Anonymous], 2006, 16092 IEEE
   [Anonymous], 2010, J CONVERGENCE SECURI
   [Anonymous], IEEE J SELECTED AREA
   [Anonymous], IEEE COMMUNICATIONS
   [Anonymous], IEEE T VEHICULAR TEC
   Cankaya H., 2011, P ITS WORLD C
   Chuan D, 2011, J CONVERG, V2, P53
   de Fuentes JM, 2012, IET INTELL TRANSP SY, V6, P270, DOI 10.1049/iet-its.2011.0160
   de Fuentes J.M., 2009, P EMB SEC CARS C ESC
   Ferrer-Gomilla JL, 2010, COMPUT SECUR, V29, P167, DOI 10.1016/j.cose.2009.06.009
   Fonseca E., 2007, P WIR COMM NETW C
   Kargl F., 2008, IEEE COMMUNICATIONS, V46
   Kenney JB, 2011, P IEEE, V99, P1162, DOI 10.1109/JPROC.2011.2132790
   Lo N., 2007, P IEEE GLOB WORKSH
   Q-Free, 2010, CVIS PLATF FUT INT T
   Rahman S.U., 2007, P INT C SEC PRIV COM
   Raya M., 2006, ACM INT WORKSH VEH A, P67
   Tseng FH, 2011, HUM-CENTRIC COMPUT I, V1, DOI 10.1186/2192-1962-1-4
   Viriyasitavat W., 2009, P IEEE C SENS MESH A
   Wolf M., 2004, P 2 WORKSH EMB SEC C
NR 22
TC 9
Z9 9
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 985
EP 995
DI 10.1016/j.sysarc.2013.07.009
PN B
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Garay, GR
   Ortega, J
   Díaz, AF
   Corrales, L
   Alarcón-Aquino, V
AF Garay, Godofredo R.
   Ortega, Julio
   Diaz, Antonio F.
   Corrales, Luis
   Alarcon-Aquino, Vicente
TI System performance evaluation by combining RTC and VHDL simulation: A
   case study on NICs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time calculus; Analytic model; Performance evaluation; Simulation;
   NIC
ID NETWORK INTERFACE; ARCHITECTURES; FRAMEWORK; FUTURE; BUS
AB Analytic models allow the performance evaluation of proposed system changes without requiring complex and expensive detailed simulations. In this paper, Real-Time Calculus (RTC), a high-level analysis technique previously proposed for stream-processing hard real-time systems and frequently used to evaluate trade-offs in packet stream processing architectures, has been applied to analyse the behaviour of network interfaces. Moreover, the simulation of HDL (Hardware Description Language) models has been used to build the RTC descriptions required to analyse the behaviour of these relatively complex systems. As a case study of this proposed combination of Real-Time Calculus and HDL simulation, the prediction of buffer-size requirements and bottlenecks on the Network Interface Card (NIC) of a node receiving Ethernet packets, is also provided. This work intends to increase the efficiency of the performance evaluation of systems by providing real-time guarantees on delays and backlogs that are valid up to a certain level of confidence, as opposed to the hard guarantees commonly derived by formal methods. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Garay, Godofredo R.] Univ Camaguey, Dept Ingn Informat, Camaguey 74650, Cuba.
   [Ortega, Julio; Diaz, Antonio F.] Univ Granada, ETS Ing Informat & Telecomunicac, Dept Arquitectura & Tecnol Comp, E-18071 Granada, Spain.
   [Corrales, Luis] Univ Camaguey, Fac Electromecan, Camaguey 74650, Cuba.
   [Alarcon-Aquino, Vicente] Univ Americas Puebla, Dept Computac Elect & Mecatron, Cholula 72820, Mexico.
C3 University of Granada; Universidad Americas Puebla (UDLAP)
RP Garay, GR (corresponding author), Univ Camaguey, Dept Ingn Informat, Circ Norte Km 5 1-2, Camaguey 74650, Cuba.
EM godofredo.garay@gmail.com
RI Alarcon-Aquino, Vicente/A-9810-2008; Ortega, Julio/B-1111-2012; Díaz,
   Antonio F./B-1403-2012
OI Alarcon-Aquino, Vicente/0000-0002-9843-9219; Ortega,
   Julio/0000-0002-2998-220X; Díaz, Antonio F./0000-0002-2615-6586
FU Spanish government [TIN2012-32039]
FX The authors thank to the anonymous reviewers, whose suggestions greatly
   improved the contents of this paper. This work has been partially funded
   by Project TIN2012-32039 (Spanish government).
CR Andryc K, 2009, P IEEE RAP SYST PROT, P181, DOI 10.1109/RSP.2009.9
   [Anonymous], 2013, E HDB STAT METH
   Ashenden P. J., 2008, The Designer's Guide to VHDL, Volume 3, Third Edition (Systems on Silicon) (Systems on Silicon)
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Cascón P, 2011, J SUPERCOMPUT, V57, P99, DOI 10.1007/s11227-011-0558-8
   Cascón P, 2009, EUROMICRO WORKSHOP P, P196, DOI [10.1109/PDP.2009.58, 10.1109/.57]
   Chakraborty S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P190
   Chakraborty S, 2003, COMPUT NETW, V41, P641, DOI 10.1016/S1389-1286(02)00454-1
   Dobrescu M, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P15
   Fall Kevin, 2011, Operating Systems Review, V45, P112, DOI 10.1145/1945023.1945037
   Feng Wu-chun, 2003, P 2003 ACM IEEE C SU, P50
   Finkelstein E, 2002, J SYST ARCHITECT, V47, P807, DOI 10.1016/S1383-7621(01)00033-9
   Garay Godofredo R., 2011, 2011 21st International Conference on Electrical Communications and Computers (CONIELECOMP 2011), P119, DOI 10.1109/CONIELECOMP.2011.5749347
   Garay GR, 2010, ELECT ROBOT AUTO MEC, P68, DOI 10.1109/CERMA.2010.94
   Haider WM, 2010, LECT NOTES ENG COMP, P410
   Haider Waseem M., 2009, P PAR DISTR COMP NET
   Hower Derek, 2012, WWW COMPUTER ARCHITE
   Huang K, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146425
   Karlin Scott, 2002, TECHNICAL REPORT
   Kash J. A., 2005, 2005 IEEE LEOS Annual Meeting, P363, DOI 10.1109/LEOS.2005.1548029
   Kash JA, 2008, SYMP HI PER INT, P190, DOI 10.1109/HOTI.2008.29
   Lampka Kai, 2013, International Journal on Software Tools for Technology Transfer, V15, P155, DOI 10.1007/s10009-012-0257-7
   Lampka K., 2009, P 7 ACM INT C EMBEDD, P107, DOI DOI 10.1145/1629335.1629351.9
   Le Boudec J.-Y., 2001, Network calculus: a theory of deterministic queuing systems for the internet, V2050
   Lilja D. J, 2000, MEASURING COMPUTER P
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Miller D. J., 2009, P 2009 IEEE IFIP INT, P94
   Mogul JC, 1997, ACM T COMPUT SYST, V15, P217, DOI 10.1145/263326.263335
   Ortiz A, 2010, COMPUT NETW, V54, P357, DOI 10.1016/j.comnet.2009.09.011
   Ortiz A, 2009, EUROMICRO WORKSHOP P, P143, DOI [10.1109/PDP.2009.29, 10.1109/.28]
   Ortiz A, 2009, J SYST ARCHITECT, V55, P25, DOI 10.1016/j.sysarc.2008.07.005
   Perathoner S., 2007, Proceedings of the 7th ACM IEEE international conference on Embedded software, P193
   Petracca M, 2009, COMPUT NETW, V53, P168, DOI 10.1016/j.comnet.2008.10.002
   Plessl C, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P345, DOI 10.1109/FPT.2006.270344
   Rumble Stephen M., 2011, HOTOS, P11
   Shah H, 2013, DES AUT TEST EUROPE, P308
   Skadron K, 2003, COMPUTER, V36, P30, DOI 10.1109/MC.2003.1220579
   Sokolsky O, 2010, LECT NOTES COMPUT SC, V6028, P227
   Tan M, 2008, SYMP HI PER INT, P3, DOI 10.1109/HOTI.2008.15
   Tanenbaum A.S., 2002, COMPUT NETW, VFourth
   Thiele L, 2002, DES AUT CON, P880, DOI 10.1109/DAC.2002.1012746
   Thiele L., 2001, LNCS, V2211, P416
   Thiele Lothar, 2005, EMBEDDED SYSTEMS HDB
   Thiele Lothar., 2007, EM SOFT 2007, P10
   Wandeler E., 2006, International Journal on Software Tools for Technology Transfer, V8, P649, DOI 10.1007/s10009-006-0019-5
   Wandeler E, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146418
   Wandeler Ernesto, 2012, REAL TIME CALCULUS R
   Yi JJ, 2006, IEEE T COMPUT, V55, P268, DOI 10.1109/TC.2006.44
   Yi JJ, 2005, IEEE T COMPUT, V54, P1360, DOI 10.1109/TC.2005.184
   Yi JJ, 2006, COMPUTER, V39, P22, DOI 10.1109/MC.2006.404
NR 50
TC 4
Z9 4
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1277
EP 1298
DI 10.1016/j.sysarc.2013.09.006
PN D
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800014
DA 2024-07-18
ER

PT J
AU Sidiropoulos, H
   Siozios, K
   Soudris, D
AF Sidiropoulos, Harry
   Siozios, Kostas
   Soudris, Dimitrios
TI On supporting rapid exploration of memory hierarchies onto FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous FPGA; CAD tool; Exploration framework
ID MODEL
AB This paper introduces a novel methodology for enabling fast yet accurate exploration of memory organizations onto FPGA devices. The proposed methodology is software supported by a new open-source tool framework, named NAROUTO. This framework is the only public available solution for performing architecture-level exploration, as well as application mapping onto FPGA devices with different memory organizations, under a variety of design criteria (e.g. delay improvement, power optimization, area savings, etc.). Experimental results with a number of industrial oriented kernels prove the efficiency of the proposed solution, as compared to similar approaches, since it provides better manipulation of memory blocks, leading to architectures with higher performance in terms of area, power and delay. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Sidiropoulos, Harry; Siozios, Kostas; Soudris, Dimitrios] 9 Heroon Polytech, Athens 15780, Greece.
RP Siozios, K (corresponding author), 9 Heroon Polytech, Zographou Campus, Athens 15780, Greece.
EM ksiop@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014; Siozios, Kostas/F-9726-2011; Soudris,
   Dimitrios/O-8843-2019
OI Siozios, Kostas/0000-0002-0285-2202; Soudris,
   Dimitrios/0000-0002-6930-6847
CR *ALT CORP, QUART 2 SOFTW
   [Anonymous], QUART 2 U INT PROGR
   [Anonymous], 2009, INT TECHNOLOGY ROADM
   [Anonymous], 1992, BERK LOG INT FORM BL
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Gao M., 2001, MVSIS INT WORKSH LOG
   Luu J., 2009, Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '09, P133
   Nowak K., 2003, P 2003 ACM SIGDA 11, P195
   Pistorius J., 2007, IWLS, V7, P230
   Poon KKW, 2005, ACM T DES AUTOMAT EL, V10, P279, DOI 10.1145/1059876.1059881
   Rabaey J. M., 2009, SERIES INTEGRATED CI
   Sharp S., 2005, POWER MANAGMENET, V1, P5
   Sidiropoulos C., 2010, THESIS NTUA GREECE
   Vassiliadis S., 2007, FINE COARSE GRAIN RE
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Zhao W, 2006, IEEE T ELECTRON DEV, V53, P2816, DOI 10.1109/TED.2006.884077
NR 16
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2013
VL 59
IS 2
BP 78
EP 90
DI 10.1016/j.sysarc.2012.10.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 124IF
UT WOS:000317456300002
DA 2024-07-18
ER

PT J
AU Wang, YD
   Tan, GZ
   Wang, Y
   Yin, Y
AF Wang, Yaodong
   Tan, Guozhen
   Wang, Yuan
   Yin, Yong
TI Perceptual control architecture for cyber-physical systems in traffic
   incident management
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber-Physical Systems modeling; Perceptual Control Theory;
   Physical-reflex space; Cyber-virtual space; Traffic Incident Management;
   Situation assessment
ID DURATION; VEHICLES
AB Based on Perceptual Control Theory, we study the problem of unified modeling for incompatible approaches of Cyber-Physical Systems (CPSs). Inspired by the effective organization of living systems structure accommodating heterogeneous information processing and environmental interaction, we propose Perceptual Control Architecture of CPSs, and take Traffic Incident Management systems as the modeling research carrier. Throughout the structure of Traffic Incident Management systems, the hierarchical negative feedback is constituted by perceptual and behavioral loops to ensure a mechanism of intelligence behavior. The internal representation is categorized into two intelligent spaces: physical-reflex space and cyber-virtual space. In physical-reflex space, the sensing-actuation mapping of objective world is built, through four levels of distributed traffic infrastructure. In cyber-virtual space, subjective decision using Bayesian reasoning network is defined by three levels: principles, interrelated factors and situation assessment. Through evaluation of field operation in Dalian, the Traffic Incident Management under the developed architecture shows a considerable reduction in response time as well as assessment inaccuracy. The test results explicated the effectiveness of the architecture on integrating complex Cyber-Physical functions. Besides transportation systems, the modeling approach could be a well-defined unified architecture applied to other CPSs. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Wang, Yaodong; Tan, Guozhen; Wang, Yuan; Yin, Yong] Dalian Inst Technol, Sch Comp Sci & Technol, Liaoning 116020, Peoples R China.
C3 Dalian University of Technology
RP Tan, GZ (corresponding author), Dalian Inst Technol, Sch Comp Sci & Technol, Liaoning 116020, Peoples R China.
EM gztan@dlut.edu.cn
FU High-Tech 863 Program of China [2012AA111902]; National Key Technology
   R&D Program of China [2011BAK02B01]
FX The authors acknowledge the financial support from the High-Tech 863
   Program of China (No. 2012AA111902) and the National Key Technology R&D
   Program of China (No. 2011BAK02B01).
CR [Anonymous], 1984, CLASSIFICATION REGRE
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], ARTIFICIAL INTELLIGE
   [Anonymous], 2007, DOD ARCH FRAM
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Azarewicz J., 1989, Proceedings. The Fifth Conference on Artificial Intelligence Applications (IEEE Cat. No.89CH2712-8), P247, DOI 10.1109/CAIA.1989.49160
   BALLARD D, 1994, AIAA/IEEE DIGITAL AVIONICS SYSTEMS CONFERENCE - 13TH DASC, P340, DOI 10.1109/DASC.1994.369459
   BILMES JA, 1998, 94704 INT COMP SCI I
   Bretherton D, 1998, TRANSPORT RES REC, P118
   Brooks R, 2001, NATURE, V409, P409, DOI 10.1038/35053196
   BROOKS RA, 1991, SCIENCE, V253, P1227, DOI 10.1126/science.253.5025.1227
   Brooks Rodney, 1991, IJCAI
   Carting R.L., 1999, NAVAL ENG, V111, P137
   Chen YL, 2011, IEEE T IND ELECTRON, V58, P2030, DOI 10.1109/TIE.2010.2055771
   Chiu YC, 2007, TRANSPORT RES E-LOG, V43, P710, DOI 10.1016/j.tre.2006.11.006
   Cholvy L., 2000, P INF FUS, P17
   Connolly C, 2009, SENSOR REV, V29, P13, DOI 10.1108/02602280910926715
   Csete ME, 2002, SCIENCE, V295, P1664, DOI 10.1126/science.1069981
   Curts R.J., 1999, 1999 COMM CONTR RES
   DoD Architecture Framework Working Group, 2004, DOD ARCH FRAM
   Eidson JC, 2009, UCBEECS2009135
   Everitt RG, 2003, AEROSP CONF PROC, P1895
   Farradyne PB., 2000, Traffic Incident Management Handbook
   Farrell PSE, 1999, INT J HUM-COMPUT ST, V50, P489, DOI 10.1006/ijhc.1998.0259
   Faza A, 2010, LECT NOTES COMPUT SC, V6351, P277, DOI 10.1007/978-3-642-15651-9_21
   Qi Y, 2009, J ADV TRANSPORT, V43, P275, DOI 10.1002/atr.5670430303
   Gull K.C., 2009, INT C INT AG MULT SY
   Ili Marija D., 2010, IEEE T SYSTEMS MAN A, V40
   Ilic MD, 2010, IEEE T SYST MAN CY A, V40, P825, DOI 10.1109/TSMCA.2010.2048026
   ITU-T, 2010, REC Y 2221 REQ SUPP
   Jamshidi M, 2011, J INTERNET TECHNOL, V12, P367
   Khattak A, 2012, IET INTELL TRANSP SY, V6, P204, DOI 10.1049/iet-its.2011.0013
   Khattak AJ, 2010, TRANSPORT RES REC, P128, DOI 10.3141/2178-14
   Kitano H, 2000, NEW GENERAT COMPUT, V18, P199, DOI 10.1007/BF03037529
   Kitano H, 2002, SCIENCE, V295, P1662, DOI 10.1126/science.1069492
   Kok AL, 2012, COMPUT OPER RES, V39, P910, DOI 10.1016/j.cor.2011.05.027
   Kong Yaguang, 2006, IECON 2006. 32nd Annual Conference on IEEE Industrial Electronics (IEEE Cat. No. 06CH37763), P772
   Lai CF, 2011, COMPUT COMMUN, V34, P184, DOI 10.1016/j.comcom.2010.03.034
   LAURITZEN SL, 1988, J ROY STAT SOC B MET, V50, P157
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lee EdwardA., 2007, Computing foundations and practice for cyber-physical systems: A preliminary report
   Lee I, 2010, DES AUT CON, P743, DOI 10.1145/1837274.1837463
   Lee Y, 2010, COMPUT-AIDED CIV INF, V25, P132, DOI 10.1111/j.1467-8667.2009.00626.x
   Li Ruimin, 2010, Proceedings of the 2010 International Conference on Intelligent Computation Technology and Automation (ICICTA 2010), P526, DOI 10.1109/ICICTA.2010.602
   Liu Y, 2011, IEEE T VEH TECHNOL, V60, P1404, DOI 10.1109/TVT.2011.2115264
   Looney C. G., 2003, Information Fusion, V4, P297, DOI 10.1016/S1566-2535(03)00044-7
   Maes Pattie, 1990, AAAI 90
   Matijevic J, 1998, SCIENCE, V280, P454, DOI 10.1126/science.280.5362.454
   Moore RK, 2007, IEEE T COMPUT, V56, P1176, DOI 10.1109/TC.2007.1080
   Nam D, 2000, TRANSPORT RES A-POL, V34, P85, DOI 10.1016/S0965-8564(98)00065-2
   Naoyuki K., 2007, IEEE T IND ELECT, V54
   National Science Foundation, 2008, CYB PHYS SYST SUMM
   Patel S, 2010, J COMPUT, V5, P352, DOI 10.4304/jcp.5.3.352-359
   Pearl Judea, 1986, UNCERTAINTY ARTIFICI, V4
   Pengjun Zheng, 2011, Proceedings of the 2011 International Conference on Remote Sensing, Environment and Transportation Engineering (RSETE 2011), P218, DOI 10.1109/RSETE.2011.5964254
   Powers W.T., 2005, BEHAV CONTROL PERCEP, V2nd
   Powers William T., 2011, PERCEPTUAL CONTROL T, P28
   POWERS WT, 1973, SCIENCE, V181, P1116
   POWERS WT, 1973, SCIENCE, V179, P351, DOI 10.1126/science.179.4071.351
   Qu FZ, 2010, IEEE COMMUN MAG, V48, P136, DOI 10.1109/MCOM.2010.5621980
   Ragunathan R., DES AUT C 2010 AN CA
   REESE HW, 1973, SCIENCE, V181, P1114
   Rojo J., 2007, SPIRIT BERLIN AUTONO
   Saber AY, 2010, IEEE SYST J, V4, P285, DOI 10.1109/JSYST.2010.2059212
   Samant A, 2000, COMPUT-AIDED CIV INF, V15, P241, DOI 10.1111/0885-9507.00188
   Sher M., 2008, INT C IND LOG ISRAEL
   Srinivasan D, 2004, IEEE T INTELL TRANSP, V5, P1, DOI 10.1109/TITS.2004.825084
   Takagi F., 2009, IEEE RSJ INT C INT R
   Tan Guo-Zhen, 2002, Chinese Journal of Computers, V25, P165
   Tan Ying, 2009, 29 IEEE INT C DISTR, P4450
   Taylor M., 1998, INT J HUMAN COMPUTER, V50, P521
   The US Department of Transportation (USDOT), 2010, BEST PRACT TRAFF INC
   Torres Concepcion, 2011, J SYSTEMS ARCHITECTU, V57, P412
   Verschure PFMJ, 2003, NATURE, V425, P620, DOI 10.1038/nature02024
   Wang FY, 2010, IEEE INTELL SYST, V25, P85, DOI 10.1109/MIS.2010.104
   Wang KF, 2005, 2005 IEEE INTERNATIONAL CONFERENCE ON VEHICULAR ELECTRONICS AND SAFETY PROCEEDINGS, P290
   Wang R, 2011, COMPUT IND, V62, P23, DOI 10.1016/j.compind.2010.05.015
   Wang W., 2002, 11 INT C ROAD TRANSP
   Wei CH, 2007, ACCIDENT ANAL PREV, V39, P944, DOI 10.1016/j.aap.2006.12.017
   Wing Jeannettee M., 2008, CYBER PHYS SYSTEMS C, V20
   Wu JJ, 2007, ASGIS 2007: 5TH ASIAN SYMPOSIUM ON GEOGRAPHIC INFORMATION SYSTEMS, P347
   Yang Xu, 2011, 2011 International Conference on Information Science and Technology (ICIST 2011), P1183, DOI 10.1109/ICIST.2011.5765182
   Zeng XS, 2010, TRANSPORT RES REC, P119, DOI 10.3141/2178-13
   Zhang K, 2006, TRANSPORT RES C-EMER, V14, P403, DOI 10.1016/j.trc.2006.11.001
   Zhao XQ, 2009, ICICTA: 2009 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTATION TECHNOLOGY AND AUTOMATION, VOL III, PROCEEDINGS, P625, DOI 10.1109/ICICTA.2009.616
   Zheng H, 2010, TRANSPORT RES REC, P65, DOI 10.3141/2196-07
   Zografos KG, 2002, TRANSPORT RES C-EMER, V10, P1, DOI 10.1016/S0968-090X(00)00043-7
NR 87
TC 17
Z9 20
U1 0
U2 46
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2012
VL 58
IS 10
BP 398
EP 411
DI 10.1016/j.sysarc.2012.06.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Social Science Citation Index (SSCI)
SC Computer Science
GA 052CK
UT WOS:000312175100002
DA 2024-07-18
ER

PT J
AU Patel, K
   McGettrick, S
   Bleakley, CJ
AF Patel, Kunjan
   McGettrick, Seamas
   Bleakley, C. J.
TI Rapid functional modelling and simulation of coarse grained
   reconfigurable array architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Functional modelling; Simulation; Java; CGRA
AB Increases in the complexity of Coarse Grained Reconfigurable Array (CGRA) architectures have made implementation of new architectures difficult and time consuming. Due to the large number of design options available, it is difficult for designers to make optimal design decisions in the early stages of the design cycle. This paper proposes a novel functional modelling framework for CGRA architectures which makes the design space exploration process easier and faster. The framework allows architecture modelling, application mapping and simulation in a single environment, avoiding development of a complex tool set. The proposed approach provides flexibility which allows users to quickly investigate many design options without remodelling. The usefulness and extensibility of the framework is illustrated by presentation of a case study and associated design metrics. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Patel, Kunjan; McGettrick, Seamas; Bleakley, C. J.] Univ Coll Dublin, UCD Sch Comp Sci & Informat, UCD Complex & Adapt Syst Lab, Dublin, Ireland.
C3 University College Dublin
RP Patel, K (corresponding author), Univ Coll Dublin, UCD Sch Comp Sci & Informat, UCD Complex & Adapt Syst Lab, Dublin, Ireland.
EM kunjan.patel@ucd.ie; seamas.mcgettrick@ucd.ie; chris.bleakley@ucd.ie
RI Bleakley, Chris/H-4056-2019
OI Bleakley, Chris/0000-0001-8149-9015
FU Science Foundation Ireland (SFI) [07/SRC/I1169]; Science Foundation
   Ireland (SFI) [07/SRC/I1169] Funding Source: Science Foundation Ireland
   (SFI)
FX This research was funded as a part of the Efficient Embedded Digital
   Signal Processing for Mobile Digital Health (EEDSP) cluster,
   07/SRC/I1169, by Science Foundation Ireland (SFI).
CR Baumgarte V, 2003, J SUPERCOMPUT, V26, P167, DOI 10.1023/A:1024499601571
   Chattopadhyay A, 2008, DES AUT TEST EUROPE, P1320
   Filho JO, 2009, IEEE T VLSI SYST, V17, P1247, DOI 10.1109/TVLSI.2008.2002429
   Fisher C., 2001, Field Programmable Logic and Applications. 11th International Conference, FPL 2001. Proceedings (Lecture Notes in Computer Science Vol.2147), P17
   GEELEN B, 2005, EXPLORATION SYSTEM L, V2, P222
   Hartenstein R, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P564, DOI 10.1109/ASPDAC.2001.913368
   HEYSTERS PM, 2003, P INT C ENG REC SYST, P38
   Khawam S, 2008, IEEE T VLSI SYST, V16, P75, DOI 10.1109/TVLSI.2007.912133
   MUIR M, 2008, EXTENSIBLE SOFTWARE, P35
   Nguyen H., 1999, ICS 99, P11
   Phipps G, 1999, SOFTWARE PRACT EXPER, V29, P345, DOI 10.1002/(SICI)1097-024X(19990410)29:4<345::AID-SPE238>3.0.CO;2-C
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   SMIT GJM, 2004, 5 PROGRESS S EMB SYS, P181
   Smith G.C., 2005, Proc. Range Beef Cow Symp. XIX. Rapid City, P17
NR 14
TC 4
Z9 6
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 383
EP 391
DI 10.1016/j.sysarc.2011.02.006
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mehdipour, F
   Honda, H
   Inoue, K
   Kataoka, H
   Murakami, K
AF Mehdipour, Farhad
   Honda, Hiroaki
   Inoue, Koji
   Kataoka, Hiroshi
   Murakami, Kazuaki
TI A design scheme for a reconfigurable accelerator implemented by
   single-flux quantum circuits
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable accelerator; Single-flux quantum; Data flow graph;
   Placement and routing
AB A large-scale reconfigurable data-path processor (LSRDP) implemented by single-flux quantum (SFQ) circuits is introduced which is integrated to a general purpose processor to accelerate data flow graphs (DFGs) extracted from scientific applications. A number of applications are discovered and analyzed throughout the LSRDP design procedure. Various design steps and particularly the DFG mapping process are discussed and our techniques for optimizing the area of accelerator will be presented as well. Different design alternatives are examined through exploring the LSRDP design space and an appropriate architecture is determined for the accelerator. Primary experiments demonstrate capability of the designed architecture to achieve performance values up to 210 Gflops for attempted applications. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Mehdipour, Farhad; Inoue, Koji; Kataoka, Hiroshi; Murakami, Kazuaki] Kyushu Univ, Dept Informat, Sch Informat Sci & Elect Engn, Fukuoka 812, Japan.
   [Honda, Hiroaki; Murakami, Kazuaki] Inst Syst Informat Technol & Nanotechnol, Fukuoka, Japan.
C3 Kyushu University
RP Mehdipour, F (corresponding author), Kyushu Univ, Dept Informat, Sch Informat Sci & Elect Engn, Fukuoka 812, Japan.
EM farhad@c.csce.kyushu-u.ac.jp; dahon@c.csce.kyushu-u.ac.jp;
   inoue@ait.kyushu-u.ac.jp; kataoka@c.csce.kyushu-u.ac.jp;
   murkami@ait.kyushu-u.ac.jp
RI Mehdipour, Farhad/KUC-4811-2024
FU Core Research for Evolutional Science and Technology (CREST) of Japan
   Science and Technology Corporation (JST)
FX This research was supported in part by Core Research for Evolutional
   Science and Technology (CREST) of Japan Science and Technology
   Corporation (JST).
CR Azizi N, 2004, ANN IEEE SYM FIELD P, P197, DOI 10.1109/FCCM.2004.48
   Callahan TJ, 2000, COMPUTER, V33, P62, DOI 10.1109/2.839323
   Cho E., 2008, IEEE INT S PAR DISTR, P1
   Huang ZN, 2002, DES AUT CON, P337, DOI 10.1109/DAC.2002.1012646
   Kataeva I, 2009, IEEE T APPL SUPERCON, V19, P665, DOI 10.1109/TASC.2009.2018534
   Komeiji Y, 1997, J COMPUT CHEM, V18, P1546, DOI 10.1002/(SICI)1096-987X(199709)18:12<1546::AID-JCC11>3.0.CO;2-I
   Lee JE, 2003, IEEE DES TEST COMPUT, V20, P26, DOI 10.1109/MDT.2003.1173050
   Likharev KK, 1991, IEEE T APPL SUPERCON, V1, P3, DOI 10.1109/77.80745
   Lu GM, 1999, LECT NOTES COMPUT SC, V1685, P727
   Mehdipour F, 2010, DES AUT TEST EUROPE, P993
   Mei BF, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P296
   NAKAMURA N, 2005, P WORKSH UN CHIPS SY, P87
   OBARA S, 1986, J CHEM PHYS, V84, P3963, DOI 10.1063/1.450106
   Park H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P166, DOI 10.1145/1454115.1454140
   Press W. H., 1988, Numerical Recipes
   Quax M, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P230, DOI 10.1109/DATE.2004.1269235
   Rau B.R., 1994, P 27 ANN INT S MICRO, P63
   Takagi N, 2008, IEICE T ELECTRON, VE91C, P350, DOI 10.1093/ietele/e91-c.3.350
   Toyoda S, 1999, J COMPUT CHEM, V20, P185, DOI 10.1002/(SICI)1096-987X(19990130)20:2<185::AID-JCC1>3.0.CO;2-L
NR 19
TC 3
Z9 4
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 169
EP 179
DI 10.1016/j.sysarc.2010.07.009
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600014
DA 2024-07-18
ER

PT J
AU Pisupati, B
   Brown, G
AF Pisupati, Bhanu
   Brown, Geoffrey
TI Embedded software debugging using virtual filesystem abstractions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Multiprocessor system-on-chip; Software debugging;
   Virtual filesystem abstractions
AB We present a scalable technique to simplify the software debugging process for embedded systems that is based on the use of distributed filesystem abstractions. In this technique, the principal building blocks within embedded systems comprising "system-on-chip" (SoC) devices export debugging interfaces realized with filesystem abstractions. These filesystem interfaces are composed in a manner consistent with the hardware hierarchy and provide a portable interface to concurrently debug software executing in the various processing elements within the embedded system. We illustrate application of the model to support the various software debugging requirements unique to SoCs, many of which traditional methods are ill-equipped to deal with. We also present an architecture that may be used to realize distributed filesystem abstractions within resource constrained embedded architectures. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Pisupati, Bhanu; Brown, Geoffrey] Indiana Univ, Dept Comp Sci, Bloomington, IN 47405 USA.
C3 Indiana University System; Indiana University Bloomington
RP Pisupati, B (corresponding author), Indiana Univ, Dept Comp Sci, 150 S Woodlawn Ave, Bloomington, IN 47405 USA.
EM bhanunpisupati@gmail.com
CR Amdahl G. M., 1967, AFIPS 67
   *ARM, 2009, ARM
   *ARM, 2007, ARMS COR ON CHIP DEB
   Birnbaum M, 1999, COMPUTER, V32, P42, DOI 10.1109/2.769442
   BROOKES SD, 1984, J ACM, V31, P560, DOI 10.1145/828.833
   BUCK J, READINGS HARDWARE SO, P527
   DASILVA LWK, INT TEST C 2003, P988
   Dijkstra Edsger W., 1972, NOTES STRUCTURED PRO, P1
   DUNKLES A, 2009, PROTOTHREADS LIGHTWE
   FAULKNER R, 1991, PROCEEDINGS OF THE WINTER 1991 USENIX CONFERENCE, P243
   *FUS, 2009, FUS FIL US
   GONZALES DR, 1999, MCORE ARCHITECTURE I
   HENSBERGEN EV, P FREEN
   Hopkins ABT, 2006, IEEE T COMPUT, V55, P174, DOI 10.1109/TC.2006.22
   *IC SOC, 2001, IEEE STAND TEST ACC
   *ITRS, 2001, DES
   Killian ThomasJ., 1984, Proc. of USENIX Summer, P203
   Kohler E, 2000, ACM T COMPUT SYST, V18, P263, DOI 10.1145/354871.354874
   Leatherman R, 2005, IEEE POTENTIALS, V24, P12, DOI 10.1109/MP.2005.1405795
   Levis Philip., 2002, ASPLOS X, P85
   *MIT, 2005, LIB PLAN 9 CLIENT SO
   *NEX 5001, 2004, FOR STAND GLOB EMB P
   OAKLAND SF, P INT TEST C
   PIKE R, 1995, COMPUT SYST, V8, P221
   Stanley-Marbell P, 2000, THIRD IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P41, DOI 10.1109/MCSA.2000.895380
   Titzer BL, 2005, ACM SIGPLAN NOTICES, V40, P59, DOI 10.1145/1070891.1065919
   TURLEY J, 2004, NEXUS STANDARD BRING
   VERMEULEN TWB, P INT TEST C
   2006, T EMBEDDED COMPUTING, V5, P259
   2009, GCC TOOLCHAIN MSP430
   2006, INTRO ON BOARD PROGR
   2006, WHAT PROCESSOR IS YO
   2010, MSP430 ULTRALOW POWE
   2004, PROVIDING ASYNCHRONO
   2004, SIMULAVR AVR SIMULAT
NR 35
TC 0
Z9 0
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2010
VL 56
IS 10
BP 487
EP 499
DI 10.1016/j.sysarc.2010.07.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 684SW
UT WOS:000284570600001
DA 2024-07-18
ER

PT J
AU Tao, L
   Wu, JG
   Lam, SK
   Srikanthan, T
   Lu, XC
AF Tao Li
   Wu Jigang
   Lam, Siew-Kei
   Srikanthan, Thambipillai
   Lu, Xicheng
TI Selecting profitable custom instructions for reconfigurable processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Custom instruction; Selection algorithm; Reconfigurable processors;
   Heuristic; Branch-and-bound
AB Custom-instruction selection is an essential phase in instruction set extension for reconfigurable processors. It determines the most profitable custom-instruction candidates for implementing in the reconfigurable fabric of a reconfigurable processor. In this paper, a practical computing model is proposed for the custom-instruction selection problem that takes into account the area constraint of the reconfigurable fabric. Based on the new computing model, two heuristic algorithms and an exact algorithm are proposed. The first heuristic algorithm, denoted as HEA, dynamically assigns priorities to the custom instruction candidates and incorporates efficient strategies to select custom instructions with the highest priority. The second heuristic algorithm, denoted as TSA, employs an efficient tabu search algorithm to refine the results of HEA to near-optimal ones. Also, a branch-and-bound algorithm (BnB) is proposed to produce exact solutions for relatively small-sized problems or problems with stringent area-constraints. Experimental results show that HEA can produce more specific approximate solutions with a difference of only about 3% when compared to the optimal solutions produced by BnB. This difference is further reduced to about 0.6% by TSA. In addition, for large-sized problems where the exact algorithm becomes prohibitive, HEA and TSA can still produce solutions within reasonable time. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Tao Li; Lu, Xicheng] Natl Univ Def Technol, Sch Comp, Hunan 410073, Peoples R China.
   [Wu Jigang] Tianjin Polytech Univ, Sch Comp Sci & Software, Tianjin 300160, Peoples R China.
   [Lam, Siew-Kei; Srikanthan, Thambipillai] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore.
C3 National University of Defense Technology - China; Tiangong University;
   Nanyang Technological University
RP Tao, L (corresponding author), Natl Univ Def Technol, Sch Comp, Hunan 410073, Peoples R China.
EM taoli.nudt@gmail.com
RI wu, ji/IAR-8520-2023; Lam, Siew Kei/B-9224-2008
OI Srikanthan, Thambipillai/0000-0003-3664-4345; Lam, Siew
   Kei/0000-0002-8346-2635
FU China Scholarship Council (CSC); National Science Foundation of China
   [60970016]
FX This work was supported in part by the China Scholarship Council (CSC)
   and the National Science Foundation of China under Grant No. 60970016.
CR *A CORP, 2006, NIOS EMB PROC SYST D
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   Bonzini P, 2008, IEEE T VLSI SYST, V16, P1259, DOI 10.1109/TVLSI.2008.2001863
   CHAKRAPANI LN, 2004, LECT NOTES COMPUTER, P2005
   Chen XY, 2007, IEEE T COMPUT AID D, V26, P359, DOI 10.1109/TCAD.2006.883915
   CHOI H, 1998, ICCAD 98, P665
   CLARK N, 2006, CASES, P147
   CLARK N, 2003, MICRO 36, P129
   Cordella L. P., 1999, Proceedings 10th International Conference on Image Analysis and Processing, P1172, DOI 10.1109/ICIAP.1999.797762
   DANTZIG GB, 1957, OPER RES, V5, P266, DOI 10.1287/opre.5.2.266
   Glover F., 1998, Tabu Search
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   Gonzalez RE, 2006, IEEE MICRO, V26, P42, DOI 10.1109/MM.2006.85
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hauser JR, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P12, DOI 10.1109/FPGA.1997.624600
   IMAI M, 1992, EURO-DAC 92 : EUROPEAN DESIGN AUTOMATION CONFERENCE, P106, DOI 10.1109/EURDAC.1992.246257
   KASTRUP B, 1999, FCCM 99, P92
   Kathail V., 1994, HPL PD ARCHITECTURE
   Koes DR, 2008, INT SYM CODE GENER, P45
   Lam SK, 2006, MICROPROCESS MICROSY, V30, P355, DOI 10.1016/j.micpro.2006.02.012
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Liao S., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P51, DOI 10.1145/270580.270583
   Moreano N, 2005, IEEE T COMPUT AID D, V24, P969, DOI 10.1109/TCAD.2005.850844
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Verma A.K., 2007, P 2007 INT C COMP AR, P125, DOI [10.1145/1289881.1289905, DOI 10.1145/1289881.1289905]
   VERMA AK, 2008, ASP DAC 08, P334
   Yu P, 2004, DES AUT CON, P723
   ZULUAGA M, 2008, SASP 08, P7
NR 29
TC 8
Z9 8
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2010
VL 56
IS 8
SI SI
BP 340
EP 351
DI 10.1016/j.sysarc.2010.04.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 642NQ
UT WOS:000281222300005
DA 2024-07-18
ER

PT J
AU Libby, JC
   Kent, KB
AF Libby, Joseph C.
   Kent, Kenneth B.
TI An embedded implementation of the Common Language Infrastructure
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded processor; Common Language Infrastructure; Virtual machines
AB The Common Language infrastructure provides a unified instruction set which may be targeted by a variety of high level language compilers. This unified instruction set simplifies the construction of compilers and gives application designers the ability to choose the high level programming language that best suits the problem being solved. While the Common Language Infrastructure solves many problems related to design of applications and compilers, it is not without its own problems. The Common Language Infrastructure is based upon a virtual machine, much like the Java Virtual Machine. This requires that all instructions being executed on the Common Language Infrastructure be translated to native machine instructions before they can be executed on the host processor. This leads to degradation in performance. In order to overcome this problem it is proposed that an embedded processor capable of natively executing the CLI instruction set be developed. The objective of this work is the design and implementation, using VHDL and simulation, of an embedded processor capable of natively executing the CLI instruction set. This processor provides a platform easily targeted by software developers. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Libby, Joseph C.; Kent, Kenneth B.] Univ New Brunswick, Fac Comp Sci, Fredericton, NB E3B 5A3, Canada.
C3 University of New Brunswick
RP Kent, KB (corresponding author), Univ New Brunswick, Fac Comp Sci, 540 Windsor St, Fredericton, NB E3B 5A3, Canada.
EM joey.libby@unb.ca; ken@unb.ca
OI Kent, Kenneth B/0000-0003-2764-823X
FU Natural Sciences and Engineering Research Council; Canadian
   Microelectronics Corporation
FX The authors would like to acknowledge the funding support of the Natural
   Sciences and Engineering Research Council as well as the Canadian
   Microelectronics Corporation for equipment used in this research.
CR ALERYANI J, FLOATING POINT UNIT
   *ALT, STRAT 2 REF SHEET
   [Anonymous], ECMA335
   ARCHER G, 2003, THESIS TU MUNCHEN
   *ARM LTD, ARM JAZ TECHN
   Arnold M, 2005, P IEEE, V93, P449, DOI 10.1109/JPROC.2004.840305
   Burton Kevin., 2002, NET COMMON LANGUAGE
   Chen PM, 2001, EIGHTH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS, PROCEEDINGS, P133
   *DER SYST INC, 2001, LAVACORE CONF JAV PR
   DEVANBU P, 1998, P 1998 20 INT C SOFT
   Dick JR, 2008, J SYST ARCHITECT, V54, P679, DOI 10.1016/j.sysarc.2007.11.004
   *DIG COMM TECHN LT, 2001, LIGHTF 32 BIT JAV PR
   GLOSSNER CJ, 2001, THESIS DELFT U TECHN
   Goldberg A., 1989, Smalltalk-80 : The Language
   GRAFF B, 2003, EMBEDDED SOFTWARE EN
   Hardin DS, 2001, FOURTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P53, DOI 10.1109/ISORC.2001.922817
   *IMSYS AB, 2003, CJIP TECHN REF MAN V
   *INT, PENT 4 DAT SHEET
   Ito SA, 2001, IEEE DES TEST COMPUT, V18, P100, DOI 10.1109/54.953277
   KENT KB, 2003, THESIS U VICTORIA CA
   LEE EA, 2000, COMPUTER         SEP
   *NAZ COMM, JA 108 PROD BRIEF
   NEWHALL T, LECT NOTES COMPUTER
   OConnor JM, 1997, IEEE MICRO, V17, P45, DOI 10.1109/40.592314
   PLEZBERT MP, 1997, ACM S PRINC PROGR LA
   *PTSC, IGNITE PROC BROCH RE
   RADHAKRISHNAN R, 2000, THESIS U TEXAS AUSTI
   SCHOEBERL M, 2005, THESIS VIENNA U TECH
   SCHOEBRL M, 2003, TAG AUSTR 2003 LINZ
   *VULC ASIC LTD, 2000, MOON V1 0 DAT SHEET
   ZULAUF R, 2000, THESIS U KARLSRUHE
NR 31
TC 2
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2009
VL 55
IS 2
BP 114
EP 126
DI 10.1016/j.sysarc.2008.09.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 419QO
UT WOS:000264234500004
DA 2024-07-18
ER

PT J
AU Santos, RM
   Santos, J
   Orozco, JD
AF Santos, Rodrigo M.
   Santos, Jorge
   Orozco, Javier D.
TI Power saving and fault-tolerance in real-time critical embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Energy-aware; Fault-tolerance; Embedded systems
AB In this paper, a method with the double purpose of reducing the consumption of energy and giving a deterministic guarantee on the fault tolerance of real-time embedded systems operating under the Rate Monotonic discipline is presented. A lower bound exists on the slack left free by tasks being executed at their worst-case execution time. This deterministic slack can be redistributed and used for any of the two purposes. The designer can set the trade-off point between them. In addition, more slack can be reclaimed when tasks are executed in less than their worst-case time. Fault-tolerance is achieved by using the slack to recompute the faulty task. Energy consumption is reduced by lowering the operating frequency of the processor as Much as possible while meeting all time-constraints, This leads to a multifrequency method; simulations are carried out to test it versus two single frequency methods (nominal and reduced frequencies). This is done under different trade-off points and rates of faults' occurrence. The existence of an upper bound on the overhead caused by the transition time between frequencies in Rate Monotonic scheduled real-time systems is formally proved. The method can also be applied to multicore or multiprocessor systems. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Santos, Rodrigo M.; Orozco, Javier D.] Univ Nacl Sur, CONICET, Dep Ing Elect & Computadoras, RA-8000 Bahia Blanca, Buenos Aires, Argentina.
C3 National University of the South; Consejo Nacional de Investigaciones
   Cientificas y Tecnicas (CONICET)
RP Santos, RM (corresponding author), Univ Nacl Sur, CONICET, Dep Ing Elect & Computadoras, Av Alem 1253, RA-8000 Bahia Blanca, Buenos Aires, Argentina.
EM ierms@criba.edu.ar; iesantos@criba.edu.ar; jorozco@uns.edu.ar
RI Santos, Rodrigo/J-4255-2019; Santos, Rodrigo Rodrigues da
   Silva/HJH-6210-2023
OI Santos, Rodrigo/0000-0003-0382-477X; 
CR ACQAVIVA A, 2003, SERVER CONTROLLED PO
   Anderson JH, 2003, PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, PROCEEDINGS, P430
   Andersson B, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P193, DOI 10.1109/REAL.2001.990610
   Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Aydin H, 2001, EUROMICRO, P225, DOI 10.1109/EMRTS.2001.934038
   Balakrishnan N., 1995, EXPONENTIAL DISTRIBU
   CHENG S, 1987, COINS87121 U MASS
   FABRITUS S, 2003, ENERGY AWARE SYSTEM
   Flinn J, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P48, DOI 10.1145/319344.319155
   Geer D, 2005, COMPUTER, V38, P11, DOI 10.1109/MC.2005.160
   Holland J.H., 1992, Adaptation in Natural and Artificial Systems, DOI DOI 10.7551/MITPRESS/1090.001.0001
   *INTEL, 2005, INT PXA255 APPL PROC
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Lee EA, 2005, COMPUTER, V38, P85, DOI 10.1109/MC.2005.211
   LEHORCZKY J, 1989, P IEEE REAL TIM SYST, P163
   LIPARI S, 2000, P 12 EUR C REAL TIM, P193
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Maxion RA, 2002, IEEE T COMPUT, V51, P108, DOI 10.1109/12.980003
   Melhem R, 2004, IEEE T COMPUT, V53, P217, DOI 10.1109/TC.2004.1261830
   Mok A.K.-L., 1983, Fundamental Design Problems of Distributed Systems for the HardReal-Time Environment
   Narayanan V, 2006, COMPUTER, V39, P118, DOI 10.1109/MC.2006.31
   OBENZA R, 1993, COMPUTER, V26, P73, DOI 10.1109/2.204696
   Orozco J., 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, P146, DOI 10.1109/EMWRTS.1996.557845
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Poellabauer C, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P48
   POUWELSE J, 2001, P 7 ANN INT C MOB CO, P251, DOI DOI 10.1145/381677.381701
   Qadi A, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P52, DOI 10.1109/REAL.2003.1253253
   Quan G, 2001, DES AUT CON, P828, DOI 10.1109/DAC.2001.935620
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   SANTOS J, 1993, INFORM PROCESS LETT, V48, P39, DOI 10.1016/0020-0190(93)90266-C
   Santos RA, 2005, J SYST SOFTWARE, V78, P47, DOI 10.1016/j.jss.2004.11.021
   Santos RM, 2004, J SYST SOFTWARE, V69, P115, DOI 10.1016/S0164-1212(03)00079-7
   SCORDINO C, 2004, P 4 ACM INT C EMB SO, P16
   TINDELL KW, 1992, REAL-TIME SYST, V4, P145, DOI 10.1007/BF00365407
   Unsal OS, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P124, DOI 10.1109/LPE.2002.1029573
   Wolf W, 2002, COMPUTER, V35, P136, DOI 10.1109/2.976929
   XU J, 1993, IEEE T SOFTWARE ENG, V19, P139, DOI 10.1109/32.214831
   Zhang Y, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P209
   ZHAO W, 1987, IEEE T COMPUT, V36, P949, DOI 10.1109/TC.1987.5009518
   Zhu D, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P84, DOI 10.1109/REAL.2001.990599
NR 41
TC 13
Z9 14
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2009
VL 55
IS 2
BP 90
EP 101
DI 10.1016/j.sysarc.2008.09.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 419QO
UT WOS:000264234500002
OA Green Published
DA 2024-07-18
ER

PT J
AU Yellambalase, Y
   Choi, M
AF Yellambalase, Yadunandana
   Choi, Minsu
TI Cost-driven repair optimization of reconfigurable nanowire crossbar
   systems with clustered defects
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE nanoelectronics; crossbar architecture; clustered defects;
   reconfiguration; defect tolerance; logic mapping; cost-driven
   optimization
ID NEGATIVE DIFFERENTIAL RESISTANCE; MEMORY; ARCHITECTURE; SIMULATION;
   CIRCUITS
AB With the recent development of nanoscale materials and assembly techniques, it is envisioned to build high-density reconfigurable systems which have never been achieved by the photolithography. Various reconfigurable architectures have been proposed based on nanowire crossbar structure as the primitive building block. Unfortunately, high-density systems consisting of nanometer-scale elements are likely to have many imperfections and variations; thus, defect tolerance is considered as one of the most exigent challenges. In this paper, we evaluate three different logic mapping algorithms with defect tolerance to circumvent clustered defective crosspoints in nanowire reconfigurable crossbar architectures. The effectiveness of inherited redundancy and configurability utilization is demonstrated through extensive parametric simulations. Then, costs associated with the repair process are analyzed and a method to find the most cost-effective repair solution is presented. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Yellambalase, Yadunandana; Choi, Minsu] Missouri Univ Sci & Technol, Dept Elect & Comp Engn, Rolla, MO USA.
C3 University of Missouri System; Missouri University of Science &
   Technology
RP Choi, M (corresponding author), Missouri Univ Sci & Technol, Dept Elect & Comp Engn, Rolla, MO USA.
EM ypymy9@mst.edu; choim@mst.edu
CR Bachtold A, 2001, SCIENCE, V294, P1317, DOI 10.1126/science.1065824
   Bhattacharya M, 2001, IEEE T COMPUT AID D, V20, P39, DOI 10.1109/43.905673
   Bourianoff G, 2003, COMPUTER, V36, P44, DOI 10.1109/MC.2003.1220581
   Chen J, 2000, APPL PHYS LETT, V77, P1224, DOI 10.1063/1.1289650
   Chen J, 1999, SCIENCE, V286, P1550, DOI 10.1126/science.286.5444.1550
   Chen Y, 2003, NANOTECHNOLOGY, V14, P462, DOI 10.1088/0957-4484/14/4/311
   Chen Y, 2003, APPL PHYS LETT, V82, P1610, DOI 10.1063/1.1559439
   Choi M, 2002, IEEE T INSTRUM MEAS, V51, P1300, DOI 10.1109/TIM.2002.808046
   Cui Y, 2001, SCIENCE, V291, P851, DOI 10.1126/science.291.5505.851
   DeHon A, 2003, IEEE T NANOTECHNOL, V2, P23, DOI 10.1109/TNANO.2003.808508
   Dekker C, 1999, PHYS TODAY, V52, P22, DOI 10.1063/1.882658
   Derycke V, 2001, NANO LETT, V1, P453, DOI 10.1021/nl015606f
   Ellenbogen JC, 2000, P IEEE, V88, P386, DOI 10.1109/5.838115
   FINKELSTEIN H, 2003, IEEE C NAN AUG 2003, P12
   FRANZON P, 2000, INT C SPIE SMART EL, V4236, P80
   Goldstein S.C., 2002, International Solid-State Circuits Conference, P125
   Goldstein SC, 2001, CONF PROC INT SYMP C, P178, DOI 10.1109/ISCA.2001.937446
   Heath JR, 1998, SCIENCE, V280, P1716, DOI 10.1126/science.280.5370.1716
   Huang CT, 2003, IEEE T RELIAB, V52, P386, DOI 10.1109/TR.2003.821925
   Huang J, 2004, 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P96
   HUANG WK, 1990, IEEE T COMPUT AID D, V9, P323
   Huang Y, 2001, SCIENCE, V291, P630, DOI 10.1126/science.291.5504.630
   Huang Y, 2001, SCIENCE, V294, P1313, DOI 10.1126/science.1066192
   *ITRS, 2004, INT TECHN ROADM SEM
   JACOME M, 2004, IEEE ACM DES AUT C D, P1
   Kuekes P. J., 2000, U.S. Patent, Patent No. [6 128 214, 6128214]
   KUEKES PJ, 2001, Patent No. 6314019
   KUEKES PJ, 2001, Patent No. 6256767
   Li JF, 2005, IEEE T VLSI SYST, V13, P742, DOI 10.1109/TVLSI.2005.848824
   Liang HC, 2005, IEEE T RELIAB, V54, P358, DOI 10.1109/TR.2005.847248
   Mathews RH, 1999, P IEEE, V87, P596, DOI 10.1109/5.752517
   Melosh NA, 2003, SCIENCE, V300, P112, DOI 10.1126/science.1081940
   Metzger RM, 1997, J AM CHEM SOC, V119, P10455, DOI 10.1021/ja971811e
   MISHRA M, 2002, WORKSH NONS COMP NSC, P78
   NACKASHI DP, 2005, IEEE C NAN JUL, P819
   Naeimi H, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P49
   PAULSON LD, 2005, IEEE COMPUT, V38, P17
   Peña SRN, 2002, J AM CHEM SOC, V124, P7314, DOI 10.1021/ja0177915
   Rueckes T, 2000, SCIENCE, V289, P94, DOI 10.1126/science.289.5476.94
   Soh HT, 1999, APPL PHYS LETT, V75, P627, DOI 10.1063/1.124462
   STAN M, 2001, GEORG TECH C NAN NAN, P103
   STAPPER CH, 1989, IEEE T COMPUT AID D, V8, P1314, DOI 10.1109/43.44511
   Tans SJ, 1998, NATURE, V393, P49, DOI 10.1038/29954
   Tehranipoor M, 2005, INT SYM DEFEC FAU TO, P305, DOI 10.1109/DFTVS.2005.27
   Whang D, 2004, JPN J APPL PHYS 1, V43, P4465, DOI 10.1143/JJAP.43.4465
   Yu YS, 1999, J KOREAN PHYS SOC, V35, pS991
   ZHANG S, 2004, LOMBARDI COST DRIVEN
   Ziegler MM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P348, DOI 10.1109/ICCAD.2002.1167557
   Ziegler MM, 2002, PROCEEDINGS OF THE 2002 2ND IEEE CONFERENCE ON NANOTECHNOLOGY, P323, DOI 10.1109/NANO.2002.1032256
   Ziegler MM, 2002, PROCEEDINGS OF THE 2002 2ND IEEE CONFERENCE ON NANOTECHNOLOGY, P83, DOI 10.1109/NANO.2002.1032130
NR 50
TC 13
Z9 14
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2008
VL 54
IS 8
BP 729
EP 741
DI 10.1016/j.sysarc.2008.01.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 346EZ
UT WOS:000259052700001
DA 2024-07-18
ER

PT J
AU Kubalík, P
   Kubátová, H
AF Kubalik, Pavel
   Kubatova, Hana
TI Dependable design technique for system-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 9th EUROMICRO Conference on Digital System Design - Architectures,
   Methods and Tools
CY AUG 30-SEP 01, 2006
CL Cavtat, CROATIA
SP XILINX, ALDEC
DE reliable digital design; FPGA; dependability model; dependability
   calculations; on-line testing; fault security; self-testing; totally
   self-checking; single even upset; reconfiguration
AB A technique for highly reliable digital design for two FPGAs under a processor control is presented. Two FPGAs are used in a duplex configuration system design, but better dependability parameters are obtained by the combination of totally self-checking blocks based oil a parity predictor. Each FPGA can be reconfigured when a SEU fault is detected. This reconfiguration is controlled by a control unit implemented in a processor. Combinational circuit benchmarks have been considered in all our experiments and computations. All our experimental results are obtained from a XILINX FPGA implementation using EDA tools. The dependability model and dependability calculations are presented to document the improved reliability parameters. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Kubalik, Pavel; Kubatova, Hana] Czech Tech Univ, Dept Comp Sci & Engn, Fac Elect Engn, Prague 12135 2, Czech Republic.
C3 Czech Technical University Prague
RP Kubalík, P (corresponding author), Czech Tech Univ, Dept Comp Sci & Engn, Fac Elect Engn, Karlovo Nam 13, Prague 12135 2, Czech Republic.
EM xkubalik@fel.cvut.cz; kubatova@fel.cvut.cz
RI Kubatova, Hana/GVU-3826-2022
OI Kubatova, Hana/0000-0002-5011-6891
CR ABRAMOVICI M, 1999, P IEEE INT ON LIN TE
   Actel Corporation, 2007, HIST PHOEN MARS MISS
   Adamek J., 1991, FDN CODING
   [Anonymous], P IEEE INT TEST C
   Bellato M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P584, DOI 10.1109/DATE.2004.1268908
   Berg M., 2006, Proceedings of the 12th IEEE International On-Line Testing Symposium, P89
   Bolchini C, 2003, INT SYM DEFEC FAU TO, P443, DOI 10.1109/DFTVS.2003.1250142
   Bolchini C, 1998, IEEE DES TEST COMPUT, V15, P66, DOI 10.1109/54.735929
   BOLCHINI C, 17 IEEE INT S DEF FA, P60
   BRAYTON RK, 1984, LOGIC MINIMIZATION A, P192
   BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   DE LGF, 2004, IEEE DES TEST COMPUT, V21, P552
   DOBAIS R, 2004, P EUROMICRO S DIG SY, P467
   DOBIAS R, 2005, P 12 INT C EL CIRC S, V1, P377
   Drineas P, 2003, 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P425, DOI 10.1109/ISQED.2003.1194770
   ELSHAFEY K, 2002, IEEE DDECS WORKSH BR, P183
   Entrena L, 2001, SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, P48, DOI 10.1109/OLT.2001.937817
   Graham P, 2003, MILITARY AEROSPACE P
   Hlavicka J, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P439, DOI 10.1109/ICCAD.2001.968667
   KAFKA L, 2005, P IEEE DES DIAGN EL, P228
   KAFKA L, 2004, DESIGN TSC CIRCUITS
   KRASNIEWSKI A, 2004, INT ON LIN TEST S 10, P67
   Kubalik P., 2004, Proceedings of the International Workshop on Discrete-Event System Design DESDes'04, P161
   KUBALIK P, 2003, P 15 INT C MICR CAIR
   KUBALIK P, 2004, 30 EUROMICR IN PRESS, P30
   KVASNICKA J, 2006, HIGHLY RELIABLE DESI
   Leveugle R, 2001, INT SYM DEFEC FAU TO, P84, DOI 10.1109/DFTVS.2001.966756
   Lima F, 2003, DES AUT CON, P650
   Mitra S, 2004, IEEE DES TEST COMPUT, V21, P228, DOI 10.1109/MDT.2004.18
   Mitra S, 2000, INT TEST CONF P, P985, DOI 10.1109/TEST.2000.894311
   Mitra S., DIVERSITY TECHNIQUES
   MITRA S, 2000, SURVEY IEEE TRANSACT
   Mohanram K, 2003, 9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P35, DOI 10.1109/OLT.2003.1214364
   NAKAHARA K, 2006, P 2006 ACM SIGDA 14, P224
   NIKOLOS D, 1998, ON L TEST VLSI
   Normand E, 1996, IEEE T NUCL SCI, V43, P2742, DOI 10.1109/23.556861
   PASCHALIS A, 1998, CONCURRENT DELAY TES
   Piestrak SJ, 1996, IEEE DES TEST COMPUT, V13, P16, DOI 10.1109/54.485779
   PIESTRAK SJ, 1998, ON L TEST VLSI
   Pradhan D.K., 1996, Fault-tolerant computer system design
   QuickLogic Corporation, 2003, SINGL EV UPS FPGAS
   RATTER D, 2004, FPGAS MARS
   STERPONE L, 20 IEEE INT S DEF FA, P436
   TOUBA NA, 1994, IEEE IC CAD, P651
   Touba NA, 1997, IEEE T COMPUT AID D, V16, P783, DOI 10.1109/43.644041
   YU SY, 2000, P IEEE INT S DEF FAU, P125
NR 46
TC 12
Z9 12
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR-APR
PY 2008
VL 54
IS 3-4
BP 452
EP 464
DI 10.1016/j.sysarc.2007.09.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 312XK
UT WOS:000256705500009
DA 2024-07-18
ER

PT J
AU Kumar, A
   Mesman, B
   Theelen, B
   Corporaal, H
   Ha, YJ
AF Kumar, Akash
   Mesman, Bart
   Theelen, Bart
   Corporaal, Henk
   Ha, Yajun
TI Analyzing composability of applications on MPSoC platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 9th EUROMICRO Conference on Digital System Design - Architectures,
   Methods and Tools
CY AUG 30-SEP 01, 2006
CL Cavtat, CROATIA
SP XILINX, ALDEC
DE composability; predictability; MPSoC; arbitration; non-preemptive;
   heterogeneous; resource manager
ID PERIODIC TASKS
AB Modern day applications require use of multi-processor systems for reasons of performance, scalability and power efficiency. As more and more applications are integrated in a single system, mapping and analyzing them oil a multi-processor platform becomes a multidimensional problem. Each possible set of applications that can be concurrently active leads to a different usc-case (also referred to as scenario) that the system has to be verified and tested for. Analyzing the feasibility and resource utilization of all possible use-cases becomes very demanding and often infeasible.
   Therefore, in this paper, we highlight this issue of being able to analyze applications in isolation while still being able to reason about their overall behavior - also called composability. We make a number of novel observations about how arbitration plays an important role in system behavior. We compare two commonly used arbitration mechanisms, and highlight the properties that are important for such analysis. We conclude that none of these arbitration mechanisms provide the necessary features for analysis. They either suffer from scalability problems, or provide unreasonable estimates about performance, leading to waste of resources and/or undesirable performance.
   We further propose to use a Resource Manager (RM) to ensure applications meet their performance requirements. The basic functionalities of such a component are introduced. A high-level simulation model is developed to study the performance of RM, and a case study is performed for a system running an H.263 and a JPEG decoder. The case study illustrates at what granularity of control a resource manager can effectively regulate the progress of applications such that they meet their performance requirements. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Kumar, Akash; Mesman, Bart; Theelen, Bart; Corporaal, Henk] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
   [Ha, Yajun] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117548, Singapore.
   [Corporaal, Henk] Delft Univ Technol, NL-2600 AA Delft, Netherlands.
C3 Eindhoven University of Technology; National University of Singapore;
   Delft University of Technology
RP Kumar, A (corresponding author), Eindhoven Univ Technol, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM a.kumar@tue.nl; b.mesman@tue.nl; b.d.theelen@tue.nl; h.corporaal@tue.nl;
   elehy@nus.edu.sg
RI Kumar, Akash/JDM-8672-2023; Kumar, Akash/ABB-4676-2020; Kumar,
   Akash/A-7948-2010; Kumar, Akash/KHU-7452-2024; Ha, Yajun/B-9747-2019
OI Kumar, Akash/0000-0001-7125-1737; Kumar, Akash/0000-0001-7125-1737; 
CR Bambha N, 2002, DES AUTOM EMBED SYST, V7, P307, DOI 10.1023/A:1020307222052
   Baruah SK, 2006, REAL-TIME SYST, V32, P9, DOI 10.1007/s11241-006-4961-9
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bekooij M., 2004, P SCOPES WORKSH SEPT
   Bekooij M, 2005, INT C INTELL ENG SYS, V3, P81
   Cai Y, 1996, ALGORITHMICA, V15, P572, DOI 10.1007/BF01940882
   Dasdan A, 2004, ACM T DES AUTOMAT EL, V9, P385, DOI 10.1145/1027084.1027085
   DAVARI S, 1986, IEEE REAL TIME SYSTE, P194
   de Kock EA, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P68, DOI 10.1109/ISSS.2002.1227154
   Ghamarian A. H., 2006, P 6 INT C APPL CONC, P25, DOI [DOI 10.1109/ACSD.2006.33, 10.1109/ACSD]
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   HOES R, 2004, PREDICTABLE DYNAMIC
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   KARP R, 1996, SIAM J APPL MATH, V14, P1390
   KUMAR A, 2006, P 9 EUR C DIG SYST D
   Lee E.A., 1987, IEEE Transactions on Computers
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Nollet V, 2005, DES AUT TEST EUROPE, P252, DOI 10.1109/DATE.2005.201
   PINO J, 1995, ACOUSTICS SPEECH SIG, P2643
   Richter K, 2003, COMPUTER, V36, P60, DOI 10.1109/MC.2003.1193230
   SIRAM S, 2000, EMBEDDED MULTIPROCES
   Theelen BD, 2007, MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P139, DOI 10.1109/MEMCOD.2007.371231
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Wolf W, 2004, DES AUT CON, P681, DOI 10.1145/996566.996753
   ZHANG H, 1993, IEEE INFOCOM SER, P227, DOI 10.1109/INFCOM.1993.253355
NR 25
TC 12
Z9 12
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR-APR
PY 2008
VL 54
IS 3-4
BP 369
EP 383
DI 10.1016/j.sysarc.2007.10.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 312XK
UT WOS:000256705500003
DA 2024-07-18
ER

PT J
AU Deng, YH
AF Deng, Yuhui
TI RISC: A resilient interconnection network for scalable cluster storage
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE resilience; interconnection network; cluster storage; scalability
AB The explosive growth of data generated by information digitization has been identified as the key driver to escalate storage requirements. It is becoming a big challenge to design a resilient and scalable interconnection network which consolidates hundreds even thousands of storage nodes to satisfy both the bandwidth and storage capacity requirements. This paper proposes a resilient interconnection network for storage cluster systems (RISC). The RISC divides storage nodes into multiple partitions to facilitate the data access locality. Multiple spare links between any two storage nodes are employed to offer strong resilience to reduce the impact of the failures of links, switches, and storage nodes. The scalability is guaranteed by plugging in additional switches and storage nodes without reconfiguring the overall system. Another salient feature is that the RISC achieves a dynamic scalability of resilience by expanding the partition size incrementally with additional storage nodes along with associated two network interfaces that expand resilience degree and balance workload proportionally. A metric named resilience coefficient is proposed to measure the interconnection network. A mathematical model and the corresponding case study are employed to illustrate the practicability and efficiency of the RISC. (C) 2007 Elsevier B.V. All rights reserved.
C1 Cranfield Univ, Ctr Grid Comp, Cranfield MK43 0AL, Beds, England.
C3 Cranfield University
RP Deng, YH (corresponding author), Cranfield Univ, Ctr Grid Comp, Cranfield Univ Campus, Cranfield MK43 0AL, Beds, England.
EM y.deng@cranfield.ac.uk
OI Deng, Yuhui/0000-0002-1522-8943
CR AART JC, 1996, P 6 WORKSH COMP PAR, P229
   Amerson G, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, P255, DOI 10.1109/CLUSTR.2004.1392623
   Anderson CJ, 2001, J ENG TECHNOL MANAGE, V18, P131, DOI 10.1016/S0923-4748(01)00032-7
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   FREDERIK W, 1998, P 2 EUR WORKSH PAR G, P1
   GARCIA D, 1997, P WORKSH PAR COMP RO, P119
   GAUGHAN PT, 1995, IEEE T PARALL DISTR, V6, P482, DOI 10.1109/71.382317
   Gibson GA, 2000, COMMUN ACM, V43, P37, DOI 10.1145/353360.353362
   Gustavson DB, 1996, IEEE COMMUN MAG, V34, P52, DOI 10.1109/35.533919
   Hey AJG, 1997, COMPUT CONTROL ENG J, V8, P33, DOI 10.1049/cce:19970107
   Hospodor AndyD., 2004, P 21 IEEE 12 NASA GO, P273
   Hwang K, 2002, IEEE T PARALL DISTR, V13, P26, DOI 10.1109/71.980025
   Katsurashima W, 2003, IEEE S MASS STOR SYS, P82, DOI 10.1109/MASS.2003.1194841
   Lauria M, 1998, SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING - PROCEEDINGS, P10, DOI 10.1109/HPDC.1998.709943
   LIEQUAN L, P INT PAR DISTR PROC, P2003
   MARIA E, 2002, P 2002 INT S PERF EV
   Mesnier M, 2003, IEEE COMMUN MAG, V41, P84, DOI 10.1109/MCOM.2003.1222722
   Oral S, 2003, C LOCAL COMPUT NETW, P518
   Pakin S, 1997, IEEE CONCURR, V5, P60, DOI 10.1109/4434.588295
   Patterson D. A., 1988, SIGMOD Record, V17, P109, DOI 10.1145/971701.50214
   QIN X, 2005, P 22 IEEE 13 NASA GO, P189
   SAAD Y, 1988, IEEE T COMPUT, V37, P867, DOI 10.1109/12.2234
   Seitz C.L., 2001, P 2001 IEEE INT C CL, P365
   SRIDHAR MA, 1991, IEEE T COMPUT, V40, P1167, DOI 10.1109/12.93750
   VONEICKEN T, 1992, ACM COMP AR, V20, P256, DOI 10.1145/146628.140382
   VONEICKEN T, 1998, P 25 YEARS INT S COM, P83
   Zimmermann R, 2004, IEEE T MULTIMEDIA, V6, P886, DOI 10.1109/TMM.2004.837231
   1997, VIRTUAL INTERFACE AR
NR 28
TC 13
Z9 16
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 70
EP 80
DI 10.1016/j.sysarc.2007.04.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400006
DA 2024-07-18
ER

PT J
AU Tian, Y
   Wu, D
   Sun, GZ
   Ng, KW
AF Tian, Ye
   Wu, Di
   Sun, Guangzhong
   Ng, Kam-Wing
TI Improving stability for peer-to-peer multicast overlays by active
   measurements
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE peer-to-peer network; multicast overlay; stability
AB The instability of the tree-like multicast overlay caused by nodes' abrupt departures is considered as one of the major problems for peer-to-peer (P2P) multicast systems. In this paper, we present a protocol for improving the overlay's stability by actively estimating the nodes' lifetime model, and combining the nodes' lifetime information with the overlay's structural properties. We use the shifted Pareto distribution to model the nodes' lifetimes in designing our protocol. To support this model, we have measured the residual lifetimes of the nodes in a popular IPTV system named PPLive [PPLive. http://www.pplive.com], and have formally analyzed the relationships between the distribution of the nodes' lifetimes, ages and their residual lifetimes under the shifted Pareto distribution model. We evaluate the overlay construction strategies, which are essential in improving the overlay's stability in our protocol, by comparing them with a number of other strategies in simulation. The experimental results indicate that our proposed protocol could improve the overlay's stability considerably, with informative but not necessarily accurate lifetime model estimation, and with limited overhead imposed on the network as well as negligible sacrifice regarding the end-to-end service latencies for the nodes on the overlay. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Tian, Ye; Wu, Di] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
C3 Chinese University of Hong Kong
RP Tian, Y (corresponding author), Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
EM ytian@cse.cuhk.edu.hk
RI Tian, Ye/B-3729-2015; Tian, Ye/ABI-7936-2020; Wu, Di/G-6666-2011
OI Tian, Ye/0000-0002-3428-1889; 
CR [Anonymous], P 5 INT WORKSH PEER
   BISHOP M, 2006, P IEEE INFOCOM 06 BA
   BUSTEMANTE FE, 2003, P INT WORKSH WEB CON
   Castro M, 2002, IEEE J SEL AREA COMM, V20, P1489, DOI 10.1109/JSAC.2002.803069
   CASTRO M, 2003, P ACM SOSP 03 LAK BO
   CHU Y, 2004, P USENIX ANN TECHN C
   Ganesh AJ, 2003, IEEE T COMPUT, V52, P139, DOI 10.1109/TC.2003.1176982
   HEI X, 2006, P WWW 2006 WORKSH IP
   KOSTIC D, 2003, P ACM SOSP 03 LAK BO
   KOSTIC D, 2003, P USENIX S INT TECHN
   KOSTIC D, 2005, P USENIX 05 AN CA AP
   LEONARD D, 2005, P ACM SIGMETRICS 05
   LIAO X, 2006, P IEEE INFOCOM 06 BA
   PADMANABHAM VN, 2003, P IEEE ICNP 03 ATL G
   QIAO Y, 2005, P 15 IEEE INT C PEER
   Resnick S. I., 2002, ADVENTURES STOCHASTI, DOI DOI 10.1007/978-1-4612-0387-2_6
   SAROIU S, 2002, P MULT COMP NETW
   SETTON E, 2006, P IEEE ICIP 06 ATL G
   SHERWOOD R, 2004, P IEEE INFOCOM 04 HO
   SRIPANIDKULCHAI K, 2004, P INT MEAS C IMC 04
   SRIPANIDKULCHAI K, 2004, P ACM SIGCOMM 04 POR
   TAN G, 2007, IEEE T PARALL DISTR, V18, P558
   Tran DA, 2004, IEEE J SEL AREA COMM, V22, P121, DOI 10.1109/JSAC.2003.818803
   Vishnumurthy V, 2006, P IEEE INFOCOM 06 BA
   WALTERS A, 2006, P IEEE ICNP 06 SANT
   ZEGURA EW, 1996, P IEEE INFOCOM 96 SA
   ZHANG X, 2005, P IEEE INFOCOM 05 MI
NR 27
TC 12
Z9 17
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 305
EP 323
DI 10.1016/j.sysarc.2007.07.002
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400020
DA 2024-07-18
ER

PT J
AU Orsila, H
   Kangas, T
   Salminen, E
   Hamalainen, TD
   Hannikainen, M
AF Orsila, Heikki
   Kangas, Tero
   Salminen, Erno
   Hamalainen, Timo D.
   Hannikainen, Marko
TI Automated memory-aware application distribution for Multi-processor
   System-on-Chips
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE simulated annealing; task graph; memory optimization; mapping;
   multi-processor
ID OPTIMIZATION
AB Mapping of applications on a Multi-processor System-on-Chip (MP-SoC) is a crucial step to optimize performance, energy and memory constraints at the same time. The problem is formulated as finding solutions to a cost function of the algorithm performing mapping and scheduling under strict constraints. Our solution is based on simultaneous optimization of execution time and memory consumption whereas traditional methods only concentrate on execution time. Applications are modeled as static acyclic task graphs that are mapped on MP-SoC with customized simulated annealing. The automated mapping in this paper is especially purposed for MP-SoC architecture exploration, which typically requires a large number of trials without human interaction. For this reason, a new parameter selection scheme for simulated annealing is proposed that sets task mapping specific optimization parameters automatically. The scheme bounds optimization iterations to a reasonable limit and defines an annealing schedule that scales up with application and architecture complexity. The presented parameter selection scheme compared to extensive optimization achieves 90% goodness in results with only 5% optimization time, which helps large-scale architecture exploration where optimization time is important. The optimization procedure is analyzed with simulated annealing, group migration and random mapping algorithms using test graphs from the Standard Task Graph Set. Simulated annealing is found better than other algorithms in terms of both optimization time and the result. Simultaneous time and memory optimization method with simulated annealing is shown to speed up execution by 63% without memory buffer size increase. As a comparison, optimizing only execution time yields 112% speedup, but also increases memory buffers by 49%. (c) 2007 Elsevier B.V. All rights reserved.
C1 Tampere Univ Technol, Inst Digital & Comp Syst, FIN-33101 Tampere, Finland.
   Nokia Technol Platforms, FIN-33720 Tampere, Finland.
C3 Tampere University; Nokia Corporation
RP Orsila, H (corresponding author), Tampere Univ Technol, Inst Digital & Comp Syst, POB 553, FIN-33101 Tampere, Finland.
EM heikki.orsila@tut.fi
RI Hämäläinen, Timo D/G-4317-2014
CR [Anonymous], STANDARD TASK GRAPH
   ASCIA G, 2005 IEEE C EV COMP, V1, P112
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   BUI T, 1989, ACM IEEE D, P775, DOI 10.1145/74382.74527
   CERNY V, 1985, J OPTIMIZ THEORY APP, V45, P41, DOI 10.1007/BF00940812
   COROYER C, 1991, EFFECTIVENESS HEURIS
   Gajski D.D., 1994, Specification and Design of Embedded Systems''
   GLOVER F, 1993, ANN OPER RES, V21, P3
   Hou JW, 1996, FOURTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CO-DESIGN (CODES/CASHE '96), PROCEEDINGS, P70, DOI 10.1109/HCS.1996.492228
   INGBER L, 1989, MATH COMPUT MODEL, V12, P967, DOI 10.1016/0895-7177(89)90202-1
   KANGAS T, 2006, IN PRESS UML BASED M
   Kernighan B. W., 1970, The Bell System Technical Journal, V49, P291, DOI [10.1002/j.1538-7305.1970.tb01770.x, DOI 10.1002/J.1538-7305.1970.TB01770.X]
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Kwok YK, 1999, J PARALLEL DISTR COM, V59, P381, DOI 10.1006/jpdc.1999.1578
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   Lehtoranta O., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P380
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   ORSILA H, 2006, INT S SYST ON CHIP 2
   ORSILA H, 2005, INT S SYST ON CHIP S
   Panda PR, 1999, IEEE T COMPUT AID D, V18, P3, DOI 10.1109/43.739054
   SARKAR V., 1989, PARTITIONING SCHEDUL
   Sinnen O, 2005, IEEE T PARALL DISTR, V16, P503, DOI 10.1109/TPDS.2005.64
   SINNEN O, 2004, P 3 INT WORKSH ALG M, P328
   Spinellis D, 2000, INT J PROD RES, V38, P509, DOI 10.1080/002075400189284
   Szymanek R, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P147, DOI 10.1109/HSC.2001.924666
   Wild T, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P376, DOI 10.1109/ICVD.2003.1183165
   Wu AS, 2004, IEEE T PARALL DISTR, V15, P824, DOI 10.1109/TPDS.2004.38
NR 27
TC 35
Z9 44
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2007
VL 53
IS 11
BP 795
EP 815
DI 10.1016/j.sysarc.2007.01.013
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 210OU
UT WOS:000249466300001
DA 2024-07-18
ER

PT J
AU Zhan, WF
   Liang, HG
   Shi, F
   Huang, ZF
AF Zhan, Wenfa
   Liang, Huaguo
   Shi, Feng
   Huang, Zhengfeng
TI Test data compression scheme based on
   variable-to-fixed-plus-variable-length coding
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE test data compression; coding; fixed-length coding; variable-length
   coding
ID CORES
AB A test data compression scheme based on Variable-to-Fixed-Plus-Variable-Length (VTFPVL) coding is presented, by using which the test data can be compressed efficiently. In this scheme, code words are divided into fixed-length head section and variable-length tail section. In order to attain further compression, the highest bit of the tail is omitted from the code words, because all of the highest bits in the tail section of the code words are the same as 1. A special shift counter is also used, which further eases the control circuit. Experimental results of the MinTest fault sets which are part of ISCAS-89 benchmark circuits show that the proposed scheme is obviously better than traditional coding methods in the compression ratio and the implementation of decompression, such as Golomb, FDR, VIHC, v9C coding. (c) 2007 Elsevier B.V. All rights reserved.
C1 Hefei Univ Technol, Sch Comp & Informat, Hefei, Anhui, Peoples R China.
C3 Hefei University of Technology
EM zhanwenfa@gmail.com; hgliang@mail.hf.ah.cn
RI Shi, Feng/G-3247-2012
CR Al-Yamani AA, 2005, IEEE T COMPUT AID D, V24, P264, DOI 10.1109/TCAD.2004.840550
   Al-Yamani AA, 2003, IEEE VLSI TEST SYMP, P63, DOI 10.1109/VTEST.2003.1197634
   Al-Yamani AA, 2003, IEEE VLSI TEST SYMP, P69, DOI 10.1109/VTEST.2003.1197635
   Balakrishnan KJ, 2005, ASIAN TEST SYMPOSIUM, P462, DOI 10.1109/ATS.2005.57
   Bayraktaroglu I, 2001, DES AUT CON, P151, DOI 10.1109/DAC.2001.935494
   Chandra A, 2003, IEEE T COMPUT, V52, P1076, DOI 10.1109/TC.2003.1223641
   Chandra A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P598
   Chandra A, 2002, DES AUT CON, P673, DOI 10.1109/DAC.2002.1012710
   Chandra A, 2002, IEEE VLSI TEST SYMP, P91, DOI 10.1109/VTS.2002.1011117
   Chandra A, 2001, IEEE T COMPUT AID D, V20, P355, DOI 10.1109/43.913754
   Chandra A, 2001, IEEE DES TEST COMPUT, V18, P80, DOI 10.1109/54.953275
   CHANDRAMOULI M, 2003, COMPOLER MONTHLY MAG
   Chen XD, 2006, IEEE T COMPUT, V55, P150, DOI 10.1109/TC.2006.30
   Das SR, 2005, IEEE T INSTRUM MEAS, V54, P1662, DOI 10.1109/TIM.2005.855085
   ELMALEH AH, 2002, ELECT CIRCUITS SYSTE, P449
   Gonciari PT, 2003, IEEE T COMPUT AID D, V22, P783, DOI 10.1109/TCAD.2003.811451
   Hamzaoglu I, 1999, DIG PAP INT SYMP FAU, P260, DOI 10.1109/FTCS.1999.781060
   HELLEBRAND S, 2001, J ELECTRON TEST, P341
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   Jas A, 1999, IEEE VLSI TEST SYMP, P114, DOI 10.1109/VTEST.1999.766654
   Jas A, 2003, IEEE T COMPUT AID D, V22, P797, DOI 10.1109/TCAD.2003.811452
   Jas A, 1998, INT TEST CONF P, P458, DOI 10.1109/TEST.1998.743186
   Jau-Shien Chang, 1992, Proceedings. First Asian Test Symposium (ATS '92) (Cat. No.TH0458-0), P20, DOI 10.1109/ATS.1992.224429
   Koenemann B, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P325, DOI 10.1109/ATS.2001.990304
   KONEMANN B, 1991, ETC 91, P237
   Krishna C, 2001, INT TEST CONF P, P885, DOI 10.1109/TEST.2001.966711
   Krishna CV, 2004, ACM T DES AUTOMAT EL, V9, P500, DOI 10.1145/1027084.1027089
   KRISHNA CV, 2001, P IEEE INT TEST C, P321
   Lai NC, 2006, IEEE T COMPUT AID D, V25, P2586, DOI 10.1109/TCAD.2006.870861
   Li L, 2003, IEEE VLSI TEST SYMP, P219
   LIANG HG, 2002, J ELECTRON TEST, V18, P157
   Liang Hua-Guo, 2004, Chinese Journal of Computers, V27, P548
   Ma SC, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P663, DOI 10.1109/TEST.1995.529895
   Pomeranz I, 1998, IEEE VLSI TEST SYMP, P289, DOI 10.1109/VTEST.1998.670882
   Rajski J, 2004, IEEE T COMPUT AID D, V23, P776, DOI 10.1109/TCAD.2004.826558
   Reddy SM, 2002, IEEE VLSI TEST SYMP, P103, DOI 10.1109/VTS.2002.1011119
   Reddy SM, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P430, DOI 10.1109/VTEST.1996.510889
   Tehranipoor M, 2005, IEEE T VLSI SYST, V13, P719, DOI 10.1109/TVLSI.2005.844311
   Touba NA, 2006, IEEE DES TEST COMPUT, V23, P294, DOI 10.1109/MDT.2006.105
   Venkataraman S., 1993, Proc. of Int. Conf. on Comput.-Aided Design, P572
   Wolff FG, 2002, INT TEST CONF P, P331, DOI 10.1109/TEST.2002.1041776
   Würtenberger A, 2003, INT TEST CONF P, P451, DOI 10.1109/TEST.2003.1270870
   Zacharia N, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P186, DOI 10.1109/TEST.1996.556961
   Zacharia N., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P426, DOI 10.1109/VTEST.1995.512670
NR 44
TC 12
Z9 19
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2007
VL 53
IS 11
BP 877
EP 887
DI 10.1016/j.sysarc.2007.02.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 210OU
UT WOS:000249466300006
DA 2024-07-18
ER

PT J
AU Scotto, M
   Sillitti, A
   Succi, G
   Vernazza, T
AF Scotto, Marco
   Sillitti, Alberto
   Succi, Giancarlo
   Vernazza, Tullio
TI A non-invasive approach to product metrics collection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE product metrics; object-oriented metrics; non-invasive systems
ID SUITE
AB Software metrics are useful means in helping software engineers to develop large and complex software systems. In the past years, many software metrics have been proposed in order to represent several different concepts such as complexity, coupling, inheritance, reuse, etc. However, this requires the collection of large volumes of metrics and, without flexible and transparent tools, is nearly impossible to collect data accurately. This paper presents the design and the implementation of a tool for collecting and analyzing product metrics in a non-invasive way. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Genoa, DIST, I-16145 Genoa, Italy.
   Free Univ Bolzano Bozen, I-39100 Bolzano, Italy.
C3 University of Genoa; Free University of Bozen-Bolzano
RP Scotto, M (corresponding author), Univ Genoa, DIST, Via Opera Pia 13, I-16145 Genoa, Italy.
EM scotto@dist.unige.it
RI Succi, Giancarlo/AAZ-2354-2020
OI Succi, Giancarlo/0000-0001-8847-0186
CR Aho AlfredV., 1977, Principles of Compiler Design
   [Anonymous], 1994, Object-oriented software metrics: a practical guide
   [Anonymous], SIMPLE OBJECT ACCESS
   CHIDAMBER SR, 1994, IEEE T SOFTWARE ENG, V20, P476, DOI 10.1109/32.295895
   DASKALANTONAKIS MK, 1992, IEEE T SOFTWARE ENG, V18, P998, DOI 10.1109/32.177369
   Fenton NormanE., 1994, SOFTWARE METRICS RIG
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Hall T, 1997, IEEE SOFTWARE, V14, P55, DOI 10.1109/52.582975
   Halstead M. H., 1977, ELEMENTS SOFTWARE SC
   Henderson-Sellers B., 1996, Object-Oriented Metrics, measures of complexity
   HENRY S, 1981, IEEE T SOFTWARE ENG, V7, P510, DOI 10.1109/TSE.1981.231113
   Humphrey W S, 1995, A discipline for software engineering
   Knuth D. E., 1968, Mathematical Systems Theory, V2, P127, DOI 10.1007/BF01692511
   KNUTH DE, 1965, INFORM CONTROL, V8, P607, DOI 10.1016/S0019-9958(65)90426-2
   KREBS W, 2002, XP AGILE UNIVERSE, P60
   Li W, 1998, J SYST SOFTWARE, V44, P155, DOI 10.1016/S0164-1212(98)10052-3
   Marchesi M., 2003, P XP
   Martin R. C., 2002, AGILE SOFTWARE DEV P
   McCabe T. J., 1976, IEEE Transactions on Software Engineering, VSE-2, P308, DOI 10.1109/TSE.1976.233837
   Offen RJ, 1997, IEEE SOFTWARE, V14, P45, DOI 10.1109/52.582974
   Ohno T., 1998, TOYOTA PRODUCTION SY
   PFLEEGER SL, 1993, IEEE SOFTWARE, V10, P67, DOI 10.1109/52.210606
   Scotto Marco., 2004, SAC 04 P 2004 ACM S, P1536, DOI [10.1145/967900.968207, DOI 10.1145/967900.968207]
   Sillitti A, 2004, J SYST ARCHITECT, V50, P393, DOI 10.1016/j.sysarc.2003.09.005
   SUCCI G, 2001, IEEE IT PRO      APR
   *U HAW, HACKYSTAT
   WIRTH N, 1977, COMMUNICATIONS
   WIRTH N, 1996, COMPILER CONSTRUCTIO
   Wood A, 1996, COMPUTER, V29, P69, DOI 10.1109/2.544240
NR 29
TC 36
Z9 39
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 668
EP 675
DI 10.1016/j.sysarc.2006.06.010
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700007
DA 2024-07-18
ER

PT J
AU Shamir, L
AF Shamir, L.
TI Dynamic reuse of subroutine results
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE subroutine reuse; code optimization; instruction reuse
AB The paper discusses a concept of dynamic reuse of subroutine results. The described technique uses a hardware mechanism that caches the address of the called subroutine along with its arguments and returned value. When the same subroutine is called again using the same arguments, the returned value can be accurately predicted without an actual execution of the subroutine. Although this approach can be highly effective in some cases, it is limited to subroutines that do not use side effects, and use only by-value parameter passing. Since the proposed method requires that both the user and the compiler be aware of this mechanism, it might be more appropriate for specific computing-intensive applications, rather than standard all-purpose programming. (c) 2006 Elsevier B.V. All rights reserved.
C1 Michigan Technol Univ, Dept Phys, Houghton, MI 49931 USA.
C3 Michigan Technological University
RP Shamir, L (corresponding author), Michigan Technol Univ, Dept Phys, 1400 Townsend Dr, Houghton, MI 49931 USA.
EM lshamir@mtu.edu
CR [Anonymous], IBM J RES DEV
   Eden AN, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P69, DOI 10.1109/MICRO.1998.742770
   Eleftheriou M, 2005, LECT NOTES COMPUT SC, V3648, P795
   GABBAY F, 1996, 1080 EE DEP I TECHN
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   Huang XQ, 2004, BIOINFORMATICS, V20, P2529, DOI 10.1093/bioinformatics/bth279
   Kumar KVS, 2003, ACM SIGPLAN NOTICES, V38, P60, DOI 10.1145/944579.944591
   Lipasti MH, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P226, DOI 10.1109/MICRO.1996.566464
   LIPASTI MH, 1997, P 3 INT EUR C, P1043
   Lipasti MikkoH., 1996, ACM SIGPLAN NOTICES, P138, DOI DOI 10.1145/248209.237173
   Normile D, 2002, SCIENCE, V295, P1631
   SINYA A, 2003, STUDY STANDARD MODEL, P175
   Smith J.E., 1981, Proceedings of the 8th Annual Symposium on Computer Architecture. ISCA'81, P135
   Sodani A., 1998, P 25 INT S COMP ARCH, P194
NR 14
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2006
VL 52
IS 10
BP 603
EP 608
DI 10.1016/j.sysarc.2006.06.002
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 091IZ
UT WOS:000241021900006
DA 2024-07-18
ER

PT J
AU Koutroulis, E
   Dollas, A
   Kalaitzakis, K
AF Koutroulis, Eftichios
   Dollas, Apostolos
   Kalaitzakis, Kostas
TI High-frequency pulse width modulation implementation using FPGA and CPLD
   ICs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE pulse width modulation; power converters; field programmable gate array;
   CPLD; counter
ID DESIGN; CONVERTER; CONTROLLER; PWM
AB Pulse width modulation (PWM) has been widely used in power converter control. Most high power level converters operate at switching frequencies up to 500 kHz, while operating frequencies in excess of 1 MHz at high power levels can be achieved using the planar transformer technology. The contribution of this paper is the development of a high-frequency PWM generator architecture for power converter control using FPGA and CPLD ICs. The resulting PWM frequency depends on the target FPGA or CPLD device speed grade and the duty cycle resolution requirements. The post-layout timing simulation results are presented, showing that PWM frequencies up to 3.985 MHz can be produced with a duty cycle resolution of 1.56%. Additionally, experimental results are also presented for low cost functional verification of the proposed architecture. (c) 2005 Elsevier B.V. All rights reserved.
C1 Tech Univ Crete, Dept Elect & Comp Engn, GR-73100 Khania, Greece.
C3 Technical University of Crete
RP Koutroulis, E (corresponding author), Tech Univ Crete, Dept Elect & Comp Engn, GR-73100 Khania, Greece.
EM efkout@electronics.tuc.gr
RI Dollas, Apostolos/AAN-2886-2021; Koutroulis, Eftichios/J-5644-2014
OI Dollas, Apostolos/0000-0003-0060-6240; Kalaitzakis,
   Kostas/0000-0001-7589-2240
CR Arbit A, 2004, IEEE CONV EL ELECT I, P325, DOI 10.1109/EEEI.2004.1361157
   Arshak KI, 2000, MICROELECTR J, V31, P929, DOI 10.1016/S0026-2692(00)00099-9
   Cadenas O, 2004, J SYST ARCHITECT, V50, P687, DOI 10.1016/j.sysarc.2004.04.001
   Cheng JH, 2000, IEEE T POWER ELECTR, V15, P1204, DOI 10.1109/63.892835
   Dananjayan P, 1998, MICROELECTR J, V29, P495, DOI 10.1016/S0026-2692(97)00110-9
   Dancy AP, 2000, IEEE T VLSI SYST, V8, P252, DOI 10.1109/92.845892
   Gupta T, 1997, IEEE T IND ELECTRON, V44, P661, DOI 10.1109/41.633467
   Hua CC, 1998, IEEE T IND ELECTRON, V45, P99, DOI 10.1109/41.661310
   IDE T, 2004, P IEEE 35 ANN POW EL, V1, P50
   Islam M. M., 2004, IEEE Power Electronics Letters, V2, P121, DOI 10.1109/LPEL.2004.840256
   Jung SL, 1999, IEEE T POWER ELECTR, V14, P522, DOI 10.1109/63.761696
   Koutroulis E, 2001, IEEE T POWER ELECTR, V16, P46, DOI 10.1109/63.903988
   Miftakhutdinov R, 1999, APPL POWER ELECT CO, P567, DOI 10.1109/APEC.1999.749737
   Mohan N., 1995, Power Electronics: Converters, Applications, and Design
   Omar AM, 2004, IEEE T IND ELECTRON, V51, P96, DOI 10.1109/TIE.2003.822079
   Patella BJ, 2003, IEEE T POWER ELECTR, V18, P438, DOI 10.1109/TPEL.2002.807121
   Peterchev AV, 2003, IEEE T POWER ELECTR, V18, P356, DOI 10.1109/TPEL.2002.807099
   Ramos R, 2000, IEEE IMTC P, P160, DOI 10.1109/IMTC.2000.846846
   Ramos RR, 2003, IEEE T POWER ELECTR, V18, P344, DOI 10.1109/TPEL.2002.807164
   Ruelland R, 2003, IEEE T POWER ELECTR, V18, P455, DOI 10.1109/TPEL.2002.807104
   Von Herzen B, 1998, IEEE T VLSI SYST, V6, P238, DOI 10.1109/92.678878
NR 21
TC 45
Z9 48
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2006
VL 52
IS 6
BP 332
EP 344
DI 10.1016/j.sysarc.2005.09.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 047XO
UT WOS:000237912200002
DA 2024-07-18
ER

PT J
AU Johnson, D
   Lilja, DJ
   Riedl, J
AF Johnson, D
   Lilja, DJ
   Riedl, J
TI Circulating shared-registers for multiprocessor systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE shared-data; fine-grained; low-latency; user-level; atomic
AB The techniques for fine-grained data sharing are generally available only on specialized architectures, usually involving a shared-bus. The CIRculating Common-Update Sharing (CIRCUS) mechanism has low latency user-level contention-free access to a set of shared circulating data registers. The local access latency is near zero for both read and write operations. These operations can be mapped into more complex operations, such as arithmetic, logical, or data reduction operations such as minimum or sum to be performed by the circulating register hardware (CRH) on the circulating copy of a register. The CRH can also be used to perform atomic operations, such as fetch&add or swap. For a two-dimensional hierarchy of N processing elements (PEs), the write-latency (until the circulating register is updated with a new value) and the update-latency (when all CRH modules can see the updated value) have an optimum cluster size proportional to (N (.) I/D)(1/2), where I is the intercluster time and D is the inter-PE time, including the time between and through one node. The latencies, when optimally clustered, are proportional to (N (.) I (.) D)(1/2). Sub-microsecond write-latency is expected for up to 15,255 PEs or 660 workstations. For higher levels of hierarchy, the expected write-latency is shown to be proportional to the sum of the latencies of all loop hierarchies. CIRCUS is applicable to a wide variety of system architectures and topologies. (c) 2005 Elsevier B.V. All rights reserved.
C1 Azusa Pacific Univ, CS Dept, Azusa, CA 91702 USA.
   Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
   Univ Minnesota, Dept Comp Sci, Minneapolis, MN 55455 USA.
C3 Azusa Pacific University; University of Minnesota System; University of
   Minnesota Twin Cities; University of Minnesota System; University of
   Minnesota Twin Cities
RP Azusa Pacific Univ, CS Dept, Azusa, CA 91702 USA.
EM djohnson@apu.edu; lilja@ee.umn.edu; riedl@cs.umn.edu
CR Blumrich MA, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P154, DOI 10.1109/HPCA.1996.501182
   BRUCK J, 1995, 7 ANN ACM S PAR ALG, P64
   BRYANT W, 2000, THESIS AZUSA PACIFIC
   BUZZARD G, 1995, P HOT INT S AUG, P75
   CARTER J, 1991, ACM SIGOPS OPERATING, V25
   Cosnard M., 1995, Parallel Algorithms and Architectures
   *CRAY RES, 1993, CRAY T3D SYST ARCH O, P24
   DAMIANAKIS S, 1997, IPPS, V11, P381
   DELP G, 1987, UDELEETR87042 U DEL
   DELP G, 1986, UDELEETR85111R2 U DE
   DWORK C, 1997, JACM             NOV, P779
   GHARACHORLOO K, 1991, OS REV           SEP, P245
   HENRY DS, 1992, 5TH P INT C ARCH SUP, P111
   HILL MD, 1993, ACM T COMPUT SYST, V11, P300, DOI 10.1145/161541.161544
   HILLIS WD, 1993, COMMUN ACM, V36, P31, DOI 10.1145/163359.163361
   Horowitz M, 1998, ACM T COMPUT SYST, V16, P170, DOI 10.1145/279227.279230
   IFTODE L, 1996, HPCA, P14
   JOHNON D, 1997, J PARALLEL DISTRIBUT, V1, P131
   JOHNSON D, 1995, ICPP P, V1, P202
   JOHNSON D, 1997, THESIS U MINNESOTA
   JOHNSON D, 1994, ICPP P, V2, P268
   Kagi A, 1997, ACM COMP AR, P170, DOI 10.1145/384286.264166
   KECKLER SW, 1998, ISCA 98, P306
   KONICEK J, 1991, ICPP P, V1, P49
   KUSKIN J, 1998, ICCA 25 YEARS INT S, P485
   LENOSKI D, 1992, SHARED MEMORY MULTIPROCESSING, P391
   LENOSKI D, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P148, DOI 10.1109/ISCA.1990.134520
   LI K, 1989, ACM T COMPUT SYST, V7, P321, DOI 10.1145/75104.75105
   McPherson K, 1996, EIGHTH IEEE SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, P208, DOI 10.1109/SPDP.1996.570335
   MUMMERT T, 1996, ICS P, P341
   MURAYAMA H, 1996, IPPS, V10, P76
   NAISHLOS D, 2001, ACM S PAR ALG ARCH, P93
   NITZBERG B, 1991, COMPUTER, V24, P52, DOI 10.1109/2.84877
   PFISTER GF, 1985, IEEE T COMPUT, V34, P943, DOI 10.1109/TC.1985.6312198
   REINHARDT S, 1998, ICCA 25 YEARS INT S, P98
   RYU KD, 1999, INT C SUP JUN, P93
   SATO M, 1997, IPPS, V11, P242
   SAVAGE J, 1994, 6 ACM S PAR ALG ARCH, P330
   SNIR M, 1994, 1994 ICPP AUG
   STENSTROM P, 1988, COMPUTER, V21, P26, DOI 10.1109/2.86784
   Yankelevsky M. N., 2001, IC P, P358
   Yeung D, 2000, ACM T COMPUT SYST, V18, P154, DOI 10.1145/350853.350871
   YEUNG D, 1996, ISCA P, P44
   YEW PC, 1987, IEEE T COMPUT, V36, P388, DOI 10.1109/TC.1987.1676921
   YUE K, 1996, ICPP P, V2, P70
   ZHOU S, 1990, IEEE T COMPUT, V7, P30
   ZHOU Y, 1997, P 6 ACM SIGPLAN S PR, P193
NR 47
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2006
VL 52
IS 3
BP 152
EP 168
DI 10.1016/j.sysarc.2005.04.002
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 019OG
UT WOS:000235846000002
DA 2024-07-18
ER

PT J
AU Becker, J
   Hartenstein, R
AF Becker, J
   Hartenstein, R
TI Configware and morphware going mainstream
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
C1 Univ Karlsruhe TH, ITIV, D-761288 Karlsruhe TH, Germany.
   Kaiserslautern Univ Technol, Kaiserslautern, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology; University of
   Kaiserslautern
RP Becker, J (corresponding author), Univ Karlsruhe TH, ITIV, D-761288 Karlsruhe TH, Germany.
CR ABUSUFAH W, 1981, IEEE T C, V30
   ALLEN JR, 1984, CANADASIGPLAN NOTICE, V19
   [Anonymous], 1995, Living with the Chip
   AST A, 1994, FPL
   BANERJEE U, 1979, UIUCDCSR79989
   BAUMGARTE V, 2001, ERSA
   BECKER J, 2003, DES AUT TEST EUR C D
   BECKER J, 2003, IEEE COMP SOC ANN WO
   Becker J, 1997, THESIS U KAISERSLAUT
   BECKER J, 1998, HAW INT C SYST SCI H
   BECKER J, 2000, SBCCI
   BECKER J, 1998, P ASP DAC
   CARDOSO J, 2003, DATE
   CASPI E, 2000, FPL
   CHANG C, 2002, FPGA
   DEHON A, 2000, IEEE COMPUT      APR
   ENZLER R, 2003, VIRTUALIZING HARDWAR
   FLYNN M, 1999, IEEE MICRO       JUL
   Frigo J., 2001, FPGA
   GAJSKI D, 2002, IEEE COMPUT      FEB
   HANSSON H, 2001, DTI PREDICTION
   HARTENSTEIN R, 2001, DECADE RES RECONFIGU
   HARTENSTEIN R, P ISIS 1997
   HARTENSTEIN R, ICECS 2002
   HARTENSTEIN R, 2002, P 15 INT C SYST ENG
   HARTENSTEIN R, 2002, 60 SEM ANN WORKSH RE
   HERZ M, 2002, MEMORY ORG DATA STRE
   KRESS R, ASP DAC 95
   LAMPORT L, 1974, COMMUN ACM, V17, P83, DOI 10.1145/360827.360844
   LOVEMAN DB, 1977, J ACM, V24
   MAKIMOTO T, 2000, P FPL 2000 VILL AUST
   MANGIONESMITH W, 1997, IEEE COMPUT
   MEAD C, 1980, VLSI SYSTEMS DESIGN
   Mei B., 2003, DATE
   NAGELDINGER U, 2000, FPL
   Naur P., 1992, Computing: a human activity
   NEBEL W, 1984, PISA CAD PACKAGE SPE
   OSANA Y, 2003, IMPLEMENTATION RECSI
   PERKOWSKI M, 2002, IEEE MICRO       MAY
   RABAEY J, 1997, P ICASSP
   RAMMIG F, 2002, 10 ANN WORKSH FRAUNH
   SCHMIDT K, 1991, J SSC
   TREDENNICK N, 1995, P IEEE DEC
   Vorbach M., 2003, REC ARCH WORKSH RAW
   WEBER M, 1988, PARALLEL PROCESSING
NR 45
TC 36
Z9 39
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 127
EP 142
DI 10.1016/S1383-7621(03)00073-0
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 738MH
UT WOS:000186292100002
DA 2024-07-18
ER

PT J
AU García, J
   Entrialgo, J
   García, DF
   Díaz, JL
   Suárez, FJ
AF García, J
   Entrialgo, J
   García, DF
   Díaz, JL
   Suárez, FJ
TI PET, a software monitoring toolkit for performance analysis of parallel
   embedded applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE performance measurement; performance visualization; software monitoring
   tools; embedded multiprocessors; parallel embedded applications
ID DISTRIBUTED PROGRAMS
AB Since the late 1980s a great deal of research has been dedicated to the development of software monitoring and visualization toolkits for parallel systems. These toolkits have traditionally been oriented to measuring and analyzing parallel scientific applications. However, nowadays, other types of parallel applications, using signal-processing or image-processing techniques, are becoming increasingly importance in the field of embedded computing. Such applications are executed on special parallel computers, normally known as embedded multiprocessors, and they exhibit structural and behavioral characteristics very different from scientific applications. Because of this, monitoring tools with specific characteristics are required for measuring and analyzing parallel embedded applications.
   In this paper we present performance execution tracer (PET), a monitoring and visualization toolkit specifically developed to measure and analyze this type of application. Special emphasis is placed on explaining how PET deals with the particular characteristics of these applications. In addition, in order to demonstrate the capabilities of PET, the measurement and analysis of a real application using this tool are described. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Univ Oviedo, Dept Informat, Area Arquit Technol, Gijon 33204, Spain.
C3 University of Oviedo
RP García, J (corresponding author), Univ Oviedo, Dept Informat, Area Arquit Technol, Campus Viesques S-N, Gijon 33204, Spain.
RI Entrialgo, Joaquin/K-8759-2014; Suarez Alonso, Francisco
   Jose/G-7308-2014; Diaz-de-Arriba, Jose Luis/L-2696-2014
OI Entrialgo, Joaquin/0000-0002-9004-3017; Garcia-Martinez, Daniel
   Fernando/0000-0001-8499-9744; Suarez Alonso, Francisco
   Jose/0000-0001-5572-6229; Diaz-de-Arriba, Jose Luis/0000-0003-3336-8541;
   Garcia-Martinez, Javier/0000-0002-4932-6138
CR *3L LTD, 1995, PAR C US GUID V2 0 2
   BORGEEST R, 1995, PARALLEL COMPUT, V21, P551, DOI 10.1016/0167-8191(94)00106-K
   BORN T, 1995, P EUR WORKSH PAR DIS
   BURKHART H, 1989, IEEE T COMPUT, V38, P725, DOI 10.1109/12.24274
   Butazo Giorgio.C, 1997, HARD REAL TIME COMPU
   ENDO A, 1996, P 4 INT WORK MOD AN
   *EON SYST, 1998, VIRT TM SOFTST TM RT
   GARCIA D, 1997, P IEEE INT S IND EL
   Garcia DF, 1998, IEEE T IND APPL, V34, P1342, DOI 10.1109/28.739020
   GARCIA J, 1996, 2 JORN INF ALM SPAIN
   GEIST GA, 1990, TM11616 ORNL
   HEATH MT, 1991, IEEE SOFTWARE, V8, P29, DOI 10.1109/52.84214
   Hinton J., 1993, TRANSPUTER HARDWARE
   *INM LTD, 1994, T9000 TRANSP DEV SYS
   *INM LTD, 1993, T9000 TRANSP HARDW R
   Joseph M., 1996, REAL TIME SYSTEMS SP
   KRANZLMULLER D, 1996, P 4 EUR WORKSH PAR D
   *LOUGHB SOUND IM P, 1994, QPC 40B QUAD TIM 40
   MILLER BP, 1995, COMPUTER, V28, P37, DOI 10.1109/2.471178
   *PARS LTD, 1994, SN 9500 TECHN OV
   REED DA, 1994, P 7 INT C MOD TECHN
   SCHAFERS L, 1994, P TRANSP APPL SYST 9
   SHARMA S, 1990, P SUP 90 NEW YORK US
   SUAREZ F, 1998, P EUR WORKSH PAR DIS
   WYLIE BJN, 1994, CSCSTR9407
   YAN J, 1995, SOFTWARE PRACT EXPER, V25, P429, DOI 10.1002/spe.4380250406
   YANG CQ, 1989, IEEE T SOFTWARE ENG, V15, P1615, DOI 10.1109/32.58772
NR 27
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2003
VL 48
IS 6-7
BP 221
EP 235
DI 10.1016/S1383-7621(03)00004-3
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 650EU
UT WOS:000181250500004
DA 2024-07-18
ER

PT J
AU Kanwal, S
   Ul Muram, F
   Javed, MA
AF Kanwal, Samina
   Ul Muram, Faiz
   Javed, Muhammad Atif
TI Systematic review on contract-based safety assurance and guidance for
   future research
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Safety; Contract-based assurance; Key safety indicators;
   Assume-guarantee reasoning; Systematic review
AB The safety requirements are often described via specifications called contracts. To verify that the system fulfils certain safety requirements, for instance, in the assume-guarantee contract specification, the key safety indicators are organized, so that if certain assumptions hold then the respective behaviour is guaranteed. Safety contracts provide a means of exposing potential incompatibilities early in the development process, selecting components to reuse, certifying systems, and identifying uncertainty sources during the operational phase. There exist several studies on contract-based safety assurance, however, there is not any systematic study in this field. For this, a first Systematic Literature Review (SLR) is carried out to obtain an overview of the various contract-based safety assurance concepts, problems, proposed solutions, and their usefulness. In our study, the identification and selection of the primary studies were based on a well-planned search strategy. The search process identified a total of 2881 studies published between 1969 and 2021, out of which 66 studies were selected through a multi-stage process according to our predefined SLR protocol. This SLR aims to highlight the state-of-the-art of contract-based safety assurance and identify potential gaps for future research. Based on research topics in selected studies, we identified the following main categories: contract type, analysis techniques for system safety, compliance with standards, development stage, domain, level of automation, type of study and evaluation, and tool support. The findings of the systematic review not only highlight that the contracts are even more important for advanced safety-critical systems but also strategies to exploit their full potential should be considered in future studies. The suggestions revealed for future research include the usage of contracts for adapting new behaviour, defining system boundaries, interacting with other systems, managing risk during operation, dynamic/runtime safety assurance, and integration of safety with security.
C1 [Kanwal, Samina] Vrije Univ Amsterdam, Amsterdam, Netherlands.
   [Ul Muram, Faiz] Linnaeus Univ, Dept Comp Sci & Media Technol, Vaxjo, Sweden.
   [Javed, Muhammad Atif] Amaris Consulting, Stockholm, Sweden.
C3 Vrije Universiteit Amsterdam; Linnaeus University
RP Ul Muram, F (corresponding author), Linnaeus Univ, Dept Comp Sci & Media Technol, Vaxjo, Sweden.
EM s.kanwal@vu.nl; faiz.ulmuram@lnu.se; atifmuhammad.javed@amaris.com
FU Dutch Sectorplan; KK-stiftelsen programme [20190335]; TRANSACT (Towards
   safe and secure distributed cyber-physical systems) project; KDT Joint
   Undertaking (JU) [101007260]; European Union
FX The first author is partially supported by the Dutch Sectorplan. The
   second author received the funding KK-stiftelsen programme "associate
   senior lecturer in models for smarter systems" (reference number
   20190335) and partially supported by the TRANSACT (Towards safe and
   secure distributed cyber-physical systems) project. TRANSACT has
   received funding from the KDT Joint Undertaking (JU) under grant
   agreement No 101007260. The JU receives support from the European
   Union's Horizon 2020 research and innovation programme and Nether-lands,
   Finland, Germany, Poland, Austria, Spain, Belgium. Denmark, Norway.
CR A.P. Committee, 1998, Australian defence standard def (aust) 5679: the procurement of computer-based safety-critical systems
   American National Standards Institute/Industrial Truck Safety Development Foundation, 2019, Safety standard for driverless, automatic guided industrial vehicles and automated functions of manned industrial vehicles
   AUTOSAR, 2003, AUTOSAR-automotive open system architecture
   BASILI VR, 1984, IEEE T SOFTWARE ENG, V10, P728, DOI 10.1109/TSE.1984.5010301
   Benveniste A, 2018, FOUND TRENDS ELECTRO, V12, pI, DOI 10.1561/1000000053
   Brereton P, 2007, J SYST SOFTWARE, V80, P571, DOI 10.1016/j.jss.2006.07.009
   Denney E, 2015, 2015 IEEE/ACM 37TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, VOL 2, P587, DOI 10.1109/ICSE.2015.199
   DMR (Defence Maritime Regulator), 1996, joint service publication (JSP) 430-management of ship safety and environmental protection
   Ericson C.A., 2015, HAZARD ANAL TECHNIQU
   European Commitee for Electrotechnical Standardization (CENELEC), 1999, EN 50126: Railway applications-The specification and demonstration of Reliability, Availability, Maintainability and Safety (RAMS), Part 1 Basic requirements and generic process
   Fenelon P., 1994, ACM SIGAPP Applied Computing Review, V2, P21, DOI DOI 10.1145/381766.381770
   Gallina B, 2012, EUROMICRO CONF PROC, P233, DOI 10.1109/SEAA.2012.35
   Girs S, 2017, IEEE IND ELEC, P8391, DOI 10.1109/IECON.2017.8217474
   Graydon P, 2014, IEEE PAC RIM INT SYM, P135, DOI 10.1109/PRDC.2014.24
   Habli I., 2010, SAE 2010 WORLD C EXH, V16, P16, DOI [10.4271/2010-01-0209, DOI 10.4271/2010-01-0209]
   Habli I, 2010, LECT NOTES COMPUT SC, V6150, P142, DOI 10.1007/978-3-642-13556-9_9
   Hawkins R, 2013, SAFETY SCI, V59, P55, DOI 10.1016/j.ssci.2013.04.007
   IEC, 2010, Standard IEC 61508:2010
   International Organization for Standardization (ISO), 2018, ISO 25119-4:2018
   International Organization for Standardization (ISO), 2018, ISO 26262: 2018
   Javed MA, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102309
   Javed MA, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101914
   Javed MA, 2020, COMM COM INF SC, V1279, P113, DOI 10.1007/978-3-030-58462-7_10
   Kelly T.P., 1996, A systematic approach to managing safety cases
   Kitchenham B., 2015, Evidence-Based Software Engineering and Systematic Reviews
   Kitchenham B., 2007, 2007001 EBSE
   Kitchenham B, 2013, INFORM SOFTWARE TECH, V55, P2049, DOI 10.1016/j.infsof.2013.07.010
   Kitchenham B, 2009, INFORM SOFTWARE TECH, V51, P7, DOI 10.1016/j.infsof.2008.09.009
   Leveson N., 2003, White paper on approaches to safety engineering
   Lisagor O., 2011, Proceedings of 2011 9th International Conference on Reliability, Maintainability and Safety (ICRMS 2011), P625, DOI 10.1109/ICRMS.2011.5979344
   Maksimov M, 2018, LECT NOTES COMPUT SC, V11094, P49, DOI 10.1007/978-3-319-99229-7_6
   McDermid J., 2019, AISAFETY IJCAI ARTIF, P1
   MEYER B, 1992, COMPUTER, V25, P40, DOI 10.1109/2.161279
   MOD (UK Ministry of Defence), 2007, defence standard 00-56 issue 4 (part 1): Safety management requirements for defence systems, P17
   Muram F.U., 2020, 25 IEEE PACIFIC RIM, P120, DOI [10.1109/PRDC50213.2020.00023, DOI 10.1109/PRDC50213.2020.00023]
   Muram FUL, 2018, 2018 11TH INTERNATIONAL CONFERENCE ON THE QUALITY OF INFORMATION AND COMMUNICATIONS TECHNOLOGY (QUATIC), P65, DOI 10.1109/QUATIC.2018.00019
   Object Management Group (OMG), 2019, Structured assurance case metamodel (SACM), version 2.1
   Radio Technical Commission for Aeronautics (RTCA), 1982, ED-12/DO-178b: software considerations in airborne systems and equipment certification
   Runeson P, 2009, EMPIR SOFTW ENG, V14, P131, DOI 10.1007/s10664-008-9102-8
   Rushby J., 2012, Formal Aspects of Component Software, FACS'11, P3
   S. of Automotive Engineers (SAE) E.O. for Civil Aviation Equipment (EUROCAE), 1996, ED-135/ARP-4761: guide-lines and methods for conducting the safety assessment process on civil airborne systems and equipment
   S. project, 2020, OCRA: othello contracts refinement analysis version 2.0
   Schwall M, 2020, Arxiv, DOI [arXiv:2011.00038, DOI 10.48550/ARXIV.2011.00038]
   Sljivo I, 2017, J SYST SOFTWARE, V131, P570, DOI 10.1016/j.jss.2016.07.034
   Söderberg A, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW), P365, DOI 10.1109/ISSREW.2013.6688922
   Szyperski C., 2002, Component Software: Beyond Object-Oriented Programming
   The Assurance Case Working Group, 2018, Goal structuring notation community standard version 2
   Ul Muram F, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ANALYSIS, EVOLUTION AND REENGINEERING (SANER 2021), P679, DOI 10.1109/SANER50967.2021.00086
   Ul Muram F, 2019, 2019 4TH INTERNATIONAL CONFERENCE ON SYSTEM RELIABILITY AND SAFETY (ICSRS 2019), P394, DOI [10.1109/icsrs48664.2019.8987613, 10.1109/ICSRS48664.2019.8987613]
   Ul Muram F, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3037755
   Varnell-Sarjeant J, 2015, INFORM SOFTWARE TECH, V61, P71, DOI 10.1016/j.infsof.2015.01.002
   W. LLC, 2020, Waymo safety report
   Webb N, 2020, Arxiv, DOI arXiv:2011.00054
   Zhang H, 2011, INFORM SOFTWARE TECH, V53, P625, DOI 10.1016/j.infsof.2010.12.010
NR 54
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2024
VL 146
AR 103036
DI 10.1016/j.sysarc.2023.103036
EA DEC 2023
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EM7D0
UT WOS:001139398800001
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Mohseni, M
   Novin, AH
AF Mohseni, Milad
   Novin, Ahmad Habibized
TI A survey on techniques for improving Phase Change Memory (PCM) lifetime
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware; Memory architecture; NVM; Write Latency; PCM; DRAM
ID RANDOM-ACCESS MEMORY; INDUCED CRYSTALLIZATION PHENOMENA; INTRINSIC DATA
   RETENTION; ERROR-CORRECTING CODES; GETE-BASED ALLOYS; HIGH-PERFORMANCE;
   NONVOLATILE MEMORIES; ENERGY-EFFICIENT; HIGH-DENSITY; COSET CODES
AB PCMs are Non-Volatile Memories (NVMs) that store data using phase-change semiconductors, such as siliconchalcogenide glass. In addition to increased integration density, PCMs have high durability and data transfer rates and consume less power during read/write operations. Compared with flash memory, PCM operates at much faster speeds and is close to the performance of DRAM. As a result, it is one of the most popular semiconductor memories which is used in various applications. However, PCM cells are limited to a certain number of write operations, and because of that, values cannot be changed when this limit is reached. Hence, PCMs do not last for a long time. The limited lifespan of PCM memory has led to considerable research in recent years. Several architectural levels and methods have been offered and examined to overcome this challenge. In this study, functional and practical techniques are identified and analyzed to extend the longevity of PCMs. These schemes can also be used to prolong the life of other NVM technologies since they share similar characteristics with PCMs. Furthermore, we will present some improvements to PCM performance to make it competitive with common NVMs. In conclusion, this survey will be helpful to both researchers who are considering starting PCM projects and those already proficient in PCM.
C1 [Mohseni, Milad; Novin, Ahmad Habibized] Islamic Azad Univ, Dept Comp Sci & Engn, Tabriz Branch, Tabriz, Iran.
C3 Islamic Azad University
RP Mohseni, M (corresponding author), Islamic Azad Univ, Dept Comp Sci & Engn, Tabriz Branch, Tabriz, Iran.
EM stu.m.mohseni@iaut.ac.ir; A.habibizad@srbiau.ac.ir
RI Mohseni, Milad/CAH-3862-2022
OI Mohseni, Milad/0000-0001-5624-087X
CR Ahamad S, 2022, 2 INT C ADV COMP INN, DOI [10.1109/ICACITE53722.2022.9823679, DOI 10.1109/ICACITE53722.2022.9823679]
   Alameldeen AR, 2004, CONF PROC INT SYMP C, P212
   Alon Noga, 2012, Approximation, Randomization, and Combinatorial Optimization. Algorithms and Techniques. Proceedings 15th International Workshop, APPROX 2012 and 16th International Workshop, RANDOM 2012, P350, DOI 10.1007/978-3-642-32512-0_30
   [Anonymous], 2016, NVM trends, Phase Change Memory
   [Anonymous], 2013, INT TECHNOLOGY ROADM
   Asadi S, 2017, ASIA S PACIF DES AUT, P188, DOI 10.1109/ASPDAC.2017.7858318
   Asadinia Marjan, 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), DOI 10.1109/DAC.2014.6881391
   Asadinia M, 2016, DES AUT CON, DOI 10.1145/2897937.2897993
   Asadinia M, 2015, IEEE T VLSI SYST, V23, P2657, DOI 10.1109/TVLSI.2014.2363102
   Asadinia M, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699867
   Athmanathan A., 2016, Ph. D. Dissertation
   Athmanathan A, 2016, IEEE J EM SEL TOP C, V6, P87, DOI 10.1109/JETCAS.2016.2528598
   Atwood G, 2004, IEEE T DEVICE MAT RE, V4, P301, DOI 10.1109/TDMR.2004.837117
   Awad Amro, 2017, ACM SIGARCH Computer Architecture News, V45, P107, DOI 10.1145/3140659.3080230
   Awad A, 2016, ACM SIGPLAN NOTICES, V51, P263, DOI 10.1145/2954679.2872377
   Azevedo R., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, ACM, New York, NY, USA, P452
   Baek S, 2012, P GREAT LAK S VLSI, DOI [10.1145/2206781.2206865, DOI 10.1145/2206781.2206865]
   Baek S, 2014, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2658989
   Bakhshalipour M, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3289187
   Bakhshalipour M, 2018, IEEE T COMPUT, V67, P1416, DOI 10.1109/TC.2018.2821144
   Barcelo N., 2012, MED C ALG, DOI [10.1007/978-3-642-34862-4-5, DOI 10.1007/978-3-642-34862-4-5]
   Bedeschi F, 2009, IEEE J SOLID-ST CIRC, V44, P217, DOI 10.1109/JSSC.2008.2006439
   Beneventi GB, 2011, SOLID STATE ELECTRON, V65-66, P197, DOI 10.1016/j.sse.2011.06.029
   Bittman D., 2019, 17 USENIX C FIL STOR
   Bock S, 2011, INT SYM PERFORM ANAL, P56, DOI 10.1109/ISPASS.2011.5762715
   Bouquillon F, 2022, J SYST ARCHITECT, V133, DOI 10.1016/j.sysarc.2022.102758
   Bouska M, 2021, J NON-CRYST SOLIDS, V569, DOI 10.1016/j.jnoncrysol.2021.121003
   Breitwisch M, 2007, 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P100, DOI 10.1109/VLSIT.2007.4339743
   Bruns G, 2009, APPL PHYS LETT, V95, DOI 10.1063/1.3191670
   BUNTON GV, 1973, IEEE T ELECTRON DEV, VED20, P140, DOI 10.1109/T-ED.1973.17620
   Burr GW, 2008, IBM J RES DEV, V52, P449, DOI 10.1147/rd.524.0449
   Burr GW, 2016, IEEE J EM SEL TOP C, V6, P146, DOI 10.1109/JETCAS.2016.2547718
   Burr GW, 2010, J VAC SCI TECHNOL B, V28, P223, DOI 10.1116/1.3301579
   Chelladurai SJS, 2021, MATER TODAY-PROC, V37, P908, DOI 10.1016/j.matpr.2020.06.053
   Chen CH, 2012, DES AUT CON, P453
   Chen HongHua Chen HongHua, 2011, China Condiment, P1
   CHEN M, 1986, APPL PHYS LETT, V49, P502, DOI 10.1063/1.97617
   Chen S, 2011, P 5 BIENN C INN DAT
   Chen YM, 2020, J NON-CRYST SOLIDS, V531, DOI 10.1016/j.jnoncrysol.2019.119862
   Chhabra S, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P177, DOI 10.1145/2024723.2000086
   Choi E., 2012, EL DEV M IEDM IEEE I, DOI 10.1109/IEDM.2012.6479011
   CHUA LO, 1971, IEEE T CIRCUITS SYST, VCT18, P507, DOI 10.1109/TCT.1971.1083337
   Chumakov AI, 2011, PHYS REV LETT, V106, DOI 10.1103/PhysRevLett.106.225501
   Close GF, 2013, IEEE T CIRCUITS-I, V60, P1521, DOI 10.1109/TCSI.2012.2220459
   Connolly T.F., 1972, Amorphous Semiconductors, P179, DOI [10.1007/978-1-4684-6201-2_17, DOI 10.1007/978-1-4684-6201-2_17]
   COOMBS JH, 1995, J APPL PHYS, V78, P4918, DOI 10.1063/1.359780
   COOMBS JH, 1995, J APPL PHYS, V78, P4906, DOI 10.1063/1.359779
   Datta R, 2011, IEEE VLSI TEST SYMP, P134, DOI 10.1109/VTS.2011.5783773
   Dewald J.F., 1966, US Patent, Patent No. 009
   Dhiman G, 2009, DES AUT CON, P664
   Dong JB, 2011, DES AUT CON, P972
   Du CF, 2023, INT S HIGH PERF COMP, P977, DOI 10.1109/HPCA56546.2023.10071011
   Eilert S, 2009, 2009 IEEE INTERNATIONAL MEMORY WORKSHOP, P72
   Elangovan P, 2022, 2 INT C ADV COMP INN, DOI [10.1109/ICACITE53722.2022.9823919, DOI 10.1109/ICACITE53722.2022.9823919]
   Fan J, 2014, I C DEPEND SYS NETWO, P228, DOI 10.1109/DSN.2014.33
   Fang WC, 2022, MATER RES BULL, V149, DOI 10.1016/j.materresbull.2022.111731
   Fang Y, 2012, IEEE 21 AS TEST S, DOI [10.1109/ATS.2012.57, DOI 10.1109/ATS.2012.57]
   Fantini P, 2020, J PHYS D APPL PHYS, V53, DOI 10.1088/1361-6463/ab83ba
   Farbeh H, 2019, IEEE T CIRCUITS-II, V66, P1237, DOI 10.1109/TCSII.2018.2881175
   Feng XL, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102564
   Ferreira A.P., 2010, 2010 Design, Automation \ Test in Europe Conference \ Exhibition (DATE 2010), DOI [10.1109/DATE.2010.5456923, DOI 10.1109/DATE.2010.5456923]
   Fong SW, 2017, IEEE T ELECTRON DEV, V64, P4374, DOI 10.1109/TED.2017.2746342
   FORNEY GD, 1988, IEEE T INFORM THEORY, V34, P1123, DOI 10.1109/18.21245
   FORNEY GD, 1988, IEEE T INFORM THEORY, V34, P1152, DOI 10.1109/18.21246
   Freitas RF, 2008, IBM J RES DEV, V52, P439, DOI 10.1147/rd.524.0439
   Friedrich I, 2000, J APPL PHYS, V87, P4130, DOI 10.1063/1.373041
   FROHMANB.D, 1971, IEEE J SOLID-ST CIRC, VSC 6, P301, DOI 10.1109/JSSC.1971.1050191
   FROHMANB.D, 1969, P IEEE, V57, P1190, DOI 10.1109/PROC.1969.7185
   Ghaemi SG, 2019, J SUPERCOMPUT, V75, P3945, DOI 10.1007/s11227-019-02758-0
   Ghosh S, 2019, Sensing of Non-Volatile Memory Demystified, DOI [10.1007/978-3-319-97347-0, DOI 10.1007/978-3-319-97347-0]
   Giannopoulos I, 2018, INT EL DEVICES MEET
   Gleixner B, 2009, NVMTS: 2009 10TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, P7, DOI 10.1109/NVMT.2009.5429783
   Gonzalez-Alberquilla R, 2017, J CIRCUIT SYST COMP, V26, DOI 10.1142/S0218126617501675
   Guangyu Sun, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P211, DOI 10.1109/ASPDAC.2011.5722186
   Guo YZ, 2019, APPL PHYS LETT, V115, DOI 10.1063/1.5125215
   Ham TJ, 2013, INT S HIGH PERF COMP, P424, DOI 10.1109/HPCA.2013.6522338
   Han Miseon, 2016, IEIE Transactions on Smart Processing & Computing, V5, P337
   Happ T., 2006, S VLSI TECHNOLOGY DI, P120, DOI DOI 10.1109/VLSIT.2006.1705246
   Hay A, 2011, INT SYMP MICROARCH, P186
   Heng I, 1998, APPL MATH LETT, V11, P77, DOI 10.1016/S0893-9659(98)00059-7
   Hoeju Chung, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P500, DOI 10.1109/ISSCC.2011.5746415
   Hoffman C, 2014, DES AUT TEST EUROPE
   Hoseinzadeh M, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2829951
   Hoseinzadeh M, 2014, CONF PROC INT SYMP C, P277, DOI 10.1109/ISCA.2014.6853228
   Huang YH, 2015, INT J THERM SCI, V87, P207, DOI 10.1016/j.ijthermalsci.2014.08.004
   Hwang YN, 2010, S VLSI TECH, P201, DOI 10.1109/VLSIT.2010.5556227
   Hwang Y.N, 2003, IEEE S VLSI TECHN, V7, DOI [10.1109/VLSIT.2003.1221141, DOI 10.1109/VLSIT.2003.1221141]
   Hwang YN, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P893
   Ielmini D, 2007, J APPL PHYS, V102, DOI 10.1063/1.2773688
   Imran M, 2022, IEEE T COMPUT AID D, V41, P950, DOI 10.1109/TCAD.2021.3068704
   Ipek E, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P3
   Ismail M, 2021, CERAM INT, V47, P30764, DOI 10.1016/j.ceramint.2021.07.257
   Izraelevitz J., 2019, Electronics
   Jacobvitz AN, 2013, INT S HIGH PERF COMP, P222, DOI 10.1109/HPCA.2013.6522321
   Jadidi A, 2017, I C DEPEND SYS NETWO, P85, DOI 10.1109/DSN.2017.56
   Jagota V, 2020, J MECH ENG SCI, V14, P6789, DOI 10.15282/jmes.14.2.2020.19.0531
   Jalili M, 2017, IEEE T COMPUT, V66, P1132, DOI 10.1109/TC.2016.2642180
   Jalili M, 2016, PR IEEE COMP DESIGN, P304, DOI 10.1109/ICCD.2016.7753294
   Jalili M, 2016, DES AUT TEST EUROPE, P1116
   Jalili M, 2014, I C DEPEND SYS NETWO, P204, DOI 10.1109/DSN.2014.31
   Jang J, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102400
   Jang M, 2022, J SYST ARCHITECT, V133, DOI 10.1016/j.sysarc.2022.102767
   Jeynes C, 2020, J ANAL ATOM SPECTROM, V35, P701, DOI 10.1039/c9ja00382g
   Jiang A, 2008, IEEE INT SYMP INFO, P1736, DOI 10.1109/ISIT.2008.4595285
   Jiang AX, 2009, IEEE T INFORM THEORY, V55, P2659, DOI 10.1109/TIT.2009.2018336
   Jiang L, 2014, I C DEPEND SYS NETWO, P216, DOI 10.1109/DSN.2014.32
   Jiang L, 2014, CONF PROC INT SYMP C, P397, DOI 10.1109/ISCA.2014.6853194
   Jiang L, 2012, INT SYMP MICROARCH, P1, DOI 10.1109/MICRO.2012.10
   Jiang L, 2012, INT S HIGH PERF COMP, P201
   Jiang TT, 2020, ACTA MATER, V187, P103, DOI 10.1016/j.actamat.2020.01.043
   Jie Fan, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P433, DOI 10.1145/2540708.2540745
   Joshi M, 2011, INT S HIGH PERF COMP, P345, DOI 10.1109/HPCA.2011.5749742
   Keeney S.N, 2001, IEEE INT EL DEV M, DOI [10.1109/IEDM.2001.979398, DOI 10.1109/IEDM.2001.979398]
   Kim K, 2005, INT RELIAB PHY SYM, P157, DOI 10.1109/RELPHY.2005.1493077
   Kim S., 2006, 21 IEEE NONV SEM MEM, DOI [10.1109/.2006.1629509, DOI 10.1109/.2006.1629509]
   Kim Y, 2012, IEEE T ELECTRON DEV, V59, P35, DOI 10.1109/TED.2011.2170841
   Kim Y, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2820610
   Kim YT, 2005, JPN J APPL PHYS 1, V44, P2701, DOI 10.1143/JJAP.44.2701
   Klamkin M., 1967, Journal of Combinatorial Theory, V3, P279
   Kocher P. C., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P104
   Kolobov A.V., 2012, Metastability and Phase Change Phenomena Chalcogenides, DOI [10.1007/978-3-642-28705-3, DOI 10.1007/978-3-642-28705-3]
   Kolobov AV, 2012, PHYS STATUS SOLIDI B, V249, P1824, DOI 10.1002/pssb.201240936
   Krebs D, 2009, APPL PHYS LETT, V95, DOI 10.1063/1.3210792
   Krebs D, 2009, J APPL PHYS, V106, DOI 10.1063/1.3183952
   Kulandai Arockia David Roy, 2020, IEEE Letters of the Computer Society, V3, P58, DOI 10.1109/LOCS.2020.3018401
   Lai S., 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224), p36.5.1, DOI 10.1109/IEDM.2001.979636
   Lai S, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P255
   Lankhorst MHR, 2005, NAT MATER, V4, P347, DOI 10.1038/nmat1350
   Le Gallo M, 2022, NEUROMORPH COMPUT EN, V2, DOI 10.1088/2634-4386/ac4fb7
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee HG, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P386, DOI 10.1109/ISVLSI.2012.62
   Lei Jiang, 2012, 2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA), DOI 10.1109/HPCA.2012.6169027
   Lencer D., 2010, Doctoral thesis
   Lencer D, 2011, ADV MATER, V23, P2030, DOI 10.1002/adma.201004255
   Lencer D, 2008, NAT MATER, V7, P972, DOI 10.1038/nmat2330
   Li B, 2015, IEEE CHIN SEM TECHN, DOI [10.1109/CSTIC.2015.7153460, DOI 10.1109/CSTIC.2015.7153460]
   Li QG, 2013, ACM SIGPLAN NOTICES, V48, P101, DOI 10.1145/2499369.2465564
   Li Y, 2015, P 25 ED GREAT LAK S, DOI [10.1145/2742060.2742107, DOI 10.1145/2742060.2742107]
   Li YB, 2015, ASIA S PACIF DES AUT, P328, DOI 10.1109/ASPDAC.2015.7059026
   Li ZQ, 2013, INT S HIGH PERF COMP, P210, DOI 10.1109/HPCA.2013.6522320
   Liu JF, 2016, P INT COMP SOFTW APP, P209, DOI 10.1109/COMPSAC.2016.133
   Liu RS, 2014, ACM SIGPLAN NOTICES, V49, P455, DOI 10.1145/2541940.2541957
   Maddah R, 2015, INT S HIGH PERF COMP, P320, DOI 10.1109/HPCA.2015.7056043
   Masuoka Fujio, 2013, IEEE Solid-State Circuits Magazine, V5, P10, DOI 10.1109/MSSC.2013.2278058
   Menjak I, 1998, THIRTEENTH ANNUAL BATTERY CONFERENCE ON APPLICATIONS AND ADVANCES, P13, DOI 10.1109/BCAA.1998.653831
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mohammad MG, 2011, IET COMPUT DIGIT TEC, V5, P263, DOI 10.1049/iet-cdt.2010.0083
   Mohseni Milad, 2022, Informatics in Medicine Unlocked, DOI 10.1016/j.imu.2022.100955
   Mohseni M, 2022, 2022 2 INT C ADV COM, DOI [10.1109/ICACITE53722.2022.9823698, DOI 10.1109/ICACITE53722.2022.9823698]
   Mohseni M, 2023, Applied Engineering and Technology, P120
   Mohseni M, 2023, International Journal of Informatics and Communication Technology (IJ-ICT), P272, DOI [10.11591/ijict.v12i3, DOI 10.11591/IJICT.V12I3]
   Mohseni M., 2023, Int J Nanotechnol Nanomed, P136, DOI 10.33140/IJNN.08.01.03
   Mohseni M., 2022, Journal of Nanomaterials, DOI [10.1155/2022/6822884, DOI 10.1155/2022/6822884]
   Mohseni M, 2023, PEER PEER NETW APPL, V16, P189, DOI 10.1007/s12083-022-01388-3
   Motwani R.H., 2016, U.S. Patent, P990
   Murugesan G, 2022, BIOMED RES INT, V2022, DOI 10.1155/2022/2653665
   Nair PJ, 2015, INT S HIGH PERF COMP, P309, DOI 10.1109/HPCA.2015.7056042
   Nak Hee Seong, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P115, DOI 10.1109/MICRO.2010.46
   Nath A., 2020, P ACM IEEE INT S LOW, DOI [10.1145/3370748.3406559, DOI 10.1145/3370748.3406559]
   Navarro G, 2013, SOLID STATE ELECTRON, V89, P93, DOI 10.1016/j.sse.2013.07.005
   Nazir H, 2019, INT J HEAT MASS TRAN, V129, P491, DOI 10.1016/j.ijheatmasstransfer.2018.09.126
   NEALE RG, 1970, ELECTRONICS, V43, P56
   NEALE RG, 1973, IEEE T ELECTRON DEV, VED20, P195, DOI 10.1109/T-ED.1973.17628
   Nirschl T, 2007, INT EL DEVICES MEET, P461, DOI 10.1109/IEDM.2007.4418973
   Noe P., 2018, Device Physics, Reliability and Applications, P125, DOI [10.1007/978-3-319-69053-7, DOI 10.1007/978-3-319-69053-7]
   Northover W.R., 1964, US Patent, Patent No. 013
   Oh JH, 2006, INT EL DEVICES MEET, P515
   Ohuchi K., 1972, IEEE EL DEV M, DOI [10.1109/IEDM.1972.249228, DOI 10.1109/IEDM.1972.249228]
   OKABE T, 1990, J NON-CRYST SOLIDS, V117, P222, DOI 10.1016/0022-3093(90)90919-D
   Ovshinsky S.R., 1966, US Patent, Patent No. [3(271), 3271]
   OVSHINSKY SR, 1968, PHYS REV LETT, V21, P1450, DOI 10.1103/PhysRevLett.21.1450
   Palangappa P.M., 2015, PROC 25 GT LAKES S V, P221
   Palangappa PM, 2016, INT S HIGH PERF COMP, P90, DOI 10.1109/HPCA.2016.7446056
   Papandreou N, 2011, 2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
   PEARSON AD, 1962, ADVANCES GLASS TECHN, P357
   Pellizzer F, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P18
   Perniola L, 2010, IEEE ELECTR DEVICE L, V31, P488, DOI 10.1109/LED.2010.2044136
   Philip TM, 2023, MRS BULL, V48, P228, DOI 10.1557/s43577-022-00391-6
   Pirovano A, 2004, IEEE T DEVICE MAT RE, V4, P422, DOI 10.1109/TDMR.2004.836724
   Pirovano A, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P699
   Pirovano A, 2004, IEEE T ELECTRON DEV, V51, P714, DOI 10.1109/TED.2004.825805
   Pirovano A, 2004, IEEE T ELECTRON DEV, V51, P452, DOI 10.1109/TED.2003.823243
   Pirovano A, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P923, DOI 10.1109/IEDM.2002.1175987
   Pirovano A, 2018, Phase Change Memory: Device Physics, Reliability and Applications, P3, DOI [10.1007/978-3-319-69053-7_1, DOI 10.1007/978-3-319-69053-7_1]
   Pirovano A, 2017, Physics and Technology of Emerging Non-Volatile Memories, DOI [10.1007/978-3-319-47724-4_3, DOI 10.1007/978-3-319-47724-4_3]
   Priya BK, 2020, J CIRCUIT SYST COMP, V29, DOI 10.1142/S0218126620502199
   Priya BK, 2019, MICROELECTRON RELIAB, V97, P1, DOI 10.1016/j.microrel.2019.03.011
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK., 2011, SYNTHESIS LECT COMPU, V6, P1
   Qureshi MK, 2011, INT SYMP MICROARCH, P318
   Qureshi MK, 2012, CONF PROC INT SYMP C, P380, DOI [10.1109/ISCA.2012.6237033, 10.1145/2366231.2337203]
   Qureshi MK, 2010, INT S HIGH PERF COMP, P163
   Qureshi MK, 2010, CONF PROC INT SYMP C, P153, DOI 10.1145/1816038.1815981
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raghavendra S, 2022, SECUR COMMUN NETW, V2022, DOI 10.1155/2022/1791491
   Rajendran B, 2009, IEEE ELECTR DEVICE L, V30, P126, DOI 10.1109/LED.2008.2010004
   Ramos Luiz E, 2011, P INT C SUP, P85
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Raoux S, 2014, WOODH PUB SER ELECT, P161, DOI 10.1533/9780857098092.2.161
   Raoux S, 2008, J APPL PHYS, V103, DOI 10.1063/1.2938076
   Raoux S, 2007, J APPL PHYS, V102, DOI 10.1063/1.2801000
   Raoux S, 2009, ANNU REV MATER RES, V39, P25, DOI 10.1146/annurev.matsci.082908-145405
   Raoux S, 2009, APPL PHYS LETT, V94, DOI 10.1063/1.3133344
   Raoux S, 2009, J APPL PHYS, V105, DOI 10.1063/1.3091271
   Rashidi S, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3332257
   Rashidi S, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3177965
   Redaelli A, 2006, IEEE T ELECTRON DEV, V53, P3040, DOI 10.1109/TED.2006.885525
   Rodriguez-Rodriguez R, 2013, DESIGN AUTOMATION TE, DOI [10.7873/DATE.2013.033, DOI 10.7873/DATE.2013.033]
   Russo U, 2006, IEEE T ELECTRON DEV, V53, P3032, DOI 10.1109/TED.2006.885527
   Ryoo KC, 2007, JPN J APPL PHYS 1, V46, P2001, DOI 10.1143/JJAP.46.2001
   Sampson Adrian., 2013, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-46, P25, DOI DOI 10.1145/2540708.2540712
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Sathishkumar R, 2022, 2022 2 INT C ADV COM, DOI [10.1109/ICACITE53722.2022.9823928, DOI 10.1109/ICACITE53722.2022.9823928]
   Schechter S., 2014, U.S. Patent, Patent No. [839(8), 8398]
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Sebastian A, 2011, J APPL PHYS, V110, DOI 10.1063/1.3653279
   Senkader S, 2004, J APPL PHYS, V95, P504, DOI 10.1063/1.1633984
   Seong N.H., 2013, Proceedings of the International Symposium on Computer Architecture (ISCA), P440
   Seong NH, 2010, CONF PROC INT SYMP C, P383, DOI 10.1145/1816038.1816014
   Seyedzadeh SM, 2016, IEEE T COMPUT, V65, P3345, DOI 10.1109/TC.2016.2525982
   Seyedzadeh SM, 2015, DES AUT CON, DOI 10.1145/2744769.2755440
   Seznec A, 2010, IEEE COMPUT ARCHIT L, V9, P5, DOI 10.1109/L-CA.2010.2
   Shafiee A, 2023, IEEE ACCESS, V11, P11781, DOI 10.1109/ACCESS.2023.3241146
   Shanks R. R., 1978, 1978 IEEE International Solid-State Circuits Conference (Digest of technical papers), P112
   Shelby RM, 2009, J APPL PHYS, V105, DOI 10.1063/1.3126501
   Shportko K, 2008, NAT MATER, V7, P653, DOI 10.1038/nmat2226
   Sist M, 2018, PHYS REV B, V97, DOI 10.1103/PhysRevB.97.094116
   Sivananthan S, 2020, MATER TODAY-PROC, V21, P968, DOI 10.1016/j.matpr.2019.09.068
   Sokolowski-Tinten K, 1998, PHYS REV LETT, V81, P3679, DOI 10.1103/PhysRevLett.81.3679
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Swami S, 2018, DES AUT TEST EUROPE, P1235, DOI 10.23919/DATE.2018.8342204
   Swami S, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3151083
   Syu S-M, 2013, P 23 ACM INT C GREAT, DOI [10.1145/2483028.2483052, DOI 10.1145/2483028.2483052]
   Szkutnik PD, 2017, J APPL PHYS, V121, DOI 10.1063/1.4978020
   TABAK MD, 1973, IEEE T ELECTRON DEV, VED20, P132, DOI 10.1109/T-ED.1973.17619
   Tyson S, 2000, AEROSP CONF PROC, P385, DOI 10.1109/AERO.2000.878512
   VANLANDI.KE, 1973, IEEE T ELECTRON DEV, VED20, P178, DOI 10.1109/T-ED.1973.17626
   Verma N, 2022, J NANOMATER, V2022, DOI 10.1155/2022/7532332
   Villa Corrado, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P270, DOI 10.1109/ISSCC.2010.5433916
   Wang J, 2013, INT S HIGH PERF COMP, P234, DOI 10.1109/HPCA.2013.6522322
   Wang WJ, 2008, APPL PHYS LETT, V93, DOI 10.1063/1.2963196
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Wei XQ, 2007, JPN J APPL PHYS 1, V46, P2211, DOI 10.1143/JJAP.46.2211
   Wilkerson C, 2010, CONF PROC INT SYMP C, P83, DOI 10.1145/1816038.1815973
   Wuttig M, 2007, NAT MATER, V6, P824, DOI 10.1038/nmat2009
   Xia F, 2014, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), P211
   Xia F, 2015, J COMPUT SCI TECH-CH, V30, P121, DOI 10.1007/s11390-015-1509-2
   Xu J, 2018, DES AUT TEST EUROPE, P1604, DOI 10.23919/DATE.2018.8342271
   Xu W, 2010, INT SYM QUAL ELECT, P356, DOI 10.1109/ISQED.2010.5450549
   YAMADA N, 1991, J APPL PHYS, V69, P2849, DOI 10.1063/1.348620
   Yamada N, 2012, PHYS STATUS SOLIDI B, V249, P1837, DOI 10.1002/pssb.201200618
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Yoon DH, 2011, INT S HIGH PERF COMP, P466, DOI 10.1109/HPCA.2011.5749752
   Yoon H, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2669365
   Yoon H, 2012, PR IEEE COMP DESIGN, P337, DOI 10.1109/ICCD.2012.6378661
   Yu M, 2013, 2013 10TH INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (FSKD), P428, DOI 10.1109/FSKD.2013.6816235
   Yue JH, 2013, INT S HIGH PERF COMP, P282, DOI 10.1109/HPCA.2013.6522326
   Yun J., 2012, DES AUT TEST EUR C E, DOI [10.1109/DATE.2012.6176713, DOI 10.1109/DATE.2012.6176713]
   Zambelli C, 2017, P IEEE, V105, P1790, DOI 10.1109/JPROC.2017.2710217
   Zhang C, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415650
   Zhang H, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102532
   Zhang MZ, 2017, INT S HIGH PERF COMP, P385, DOI 10.1109/HPCA.2017.45
   Zhang WY, 2011, I C DEPEND SYS NETWO, P197, DOI 10.1109/DSN.2011.5958219
   Zhang X., 2011, INT WORKSH ADV PAR P, DOI [10.1007/978-3-642-24151-2-3, DOI 10.1007/978-3-642-24151-2-3]
   Zheng HZ, 2008, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2008.4771792
   Zhou HC, 2015, IEEE T INFORM THEORY, V61, P17, DOI 10.1109/TIT.2014.2365499
   Zhou M, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086732
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
   Zhou WY, 2014, APPL PHYS LETT, V105, DOI 10.1063/1.4904832
   Zhou XL, 2014, ACS APPL MATER INTER, V6, P14207, DOI 10.1021/am503502q
   Zhou YX, 2020, J MATER CHEM C, V8, P3646, DOI 10.1039/d0tc00096e
   Zuliani P, 2013, IEEE T ELECTRON DEV, V60, P4020, DOI 10.1109/TED.2013.2285403
   Zuo PF, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P442, DOI 10.1109/MICRO.2018.00043
NR 273
TC 3
Z9 3
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 103008
DI 10.1016/j.sysarc.2023.103008
EA OCT 2023
PG 49
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X3EP3
UT WOS:001097321300001
DA 2024-07-18
ER

PT J
AU Xue, JT
   Shi, LJ
   Zhang, WZ
   Li, WY
   Zhang, XJ
   Zhou, Y
AF Xue, Jingting
   Shi, Lingjie
   Zhang, Wenzheng
   Li, Wenyi
   Zhang, Xiaojun
   Zhou, Yu
TI <i>Poly-ABE:</i> A traceable and revocable fully hidden policy CP-ABE
   scheme for integrated demand response in multi-energy systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Ciphertext-Policy Attribute-Based Encryption; (CP-ABE); Fully hidden
   policy; Decryption permission revocation; Multi-energy system;
   Data-driven IDR
ID ATTRIBUTE-BASED ENCRYPTION
AB Demand response is a crucial measure in multi-energy systems (MESs) that encourages energy service providers (ESPs) to engage with energy users (EUs). In the energy internet, EUs can match their energy source requirements through integrated demand response (IDR). However, such permissionless retrieval of energy data compromises the privacy of ESPs and exposes the energy consumption data of EUs. To address this, we propose a traceable, revocable fully hidden policy CP-ABE scheme called Poly-ABE for a data-driven IDR model in MESs, which allows registered EUs to request data and ESPs to authorize data decryption. Poly-ABE features fine-grained access policies using a matrix, coupled with hidden vector encryption to fully hide the policies. Matrix policies offer flexible and complex authorization rules with lower cost. Moreover, Poly-ABE constructs a decryption permission binary tree (DPBT) to identify the attribute permissions of EUs. If malicious behavior is detected, the DPBT is used to determine a minimum set of tree nodes to pinpoint malicious nodes. We rigorously demonstrate that Poly-ABE is selectively secure against selective access policy and chosen plaintext attacks. The experimental results substantiate the feasibility of Poly-ABE, highlighting its pre-authentication, traceability, revocation, and update capabilities.
C1 [Xue, Jingting; Shi, Lingjie; Li, Wenyi; Zhang, Xiaojun] Southwest Petr Univ, Sch Comp Sci, Res Ctr Cyber Secur, Chengdu 610500, Peoples R China.
   [Xue, Jingting; Zhang, Wenzheng; Zhou, Yu] 30th Res Inst China Elect Sci & Technol Grp Corp, Key Lab Confidential Commun, Chengdu 610041, Peoples R China.
C3 Southwest Petroleum University
RP Xue, JT (corresponding author), Southwest Petr Univ, Sch Comp Sci, Res Ctr Cyber Secur, Chengdu 610500, Peoples R China.
EM jtxue@swpu.edu.cn
FU Natural Science Foundation of Sichuan Province, China [2023NSFSC1398,
   2022JDRC0061]; Natural Science Starting Project of SWPU, China
   [2021QHZ017]; Foundation of Science and Technol-ogy of the Communication
   Security Laboratory of China [61421030107012102]; National Natural
   Science Foundation of China [61902327]
FX This work was supported by the Natural Science Foundation of Sichuan
   Province, China [grant numbers 2023NSFSC1398, 2022JDRC0061] ; the
   Natural Science Starting Project of SWPU, China [grant number
   2021QHZ017] ; the Foundation of Science and Technol-ogy of the
   Communication Security Laboratory of China [grant number
   61421030107012102] ; and the National Natural Science Foundation of
   China [grant number 61902327] .
CR Arkin G, 2021, COMPUT INFORM, V40, P1136, DOI 10.31577/cai_2021_5_1136
   Berisha B, 2022, J CLOUD COMPUT-ADV S, V11, DOI 10.1186/s13677-022-00301-w
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Bouchaala M, 2021, J INF SECUR APPL, V61, DOI 10.1016/j.jisa.2021.102914
   Cao Z., 2010, IACR CRYPTOLOGY EPRI, V2010, P374
   Cui H, 2018, COMPUT NETW, V133, P157, DOI 10.1016/j.comnet.2018.01.034
   Dai W, 2018, IEEE T INF FOREN SEC, V13, P1169, DOI 10.1109/TIFS.2017.2779427
   De Caro A, 2011, IEEE SYMP COMP COMMU
   Goyal V., 2006, P 13 ACM C COMP COMM, P89, DOI DOI 10.1145/1180405.1180418
   Graziotto M.P., 2022, BRAZ S GEOINFORMATIC
   Han DZ, 2022, IEEE T DEPEND SECURE, V19, P316, DOI 10.1109/TDSC.2020.2977646
   He X, 2023, J SYST ARCHITECT, V136, DOI 10.1016/j.sysarc.2023.102833
   He Y, 2022, IEEE INTERNET THINGS, V9, P2722, DOI 10.1109/JIOT.2021.3099171
   Hoang VH, 2019, INT WIREL COMMUN, P1839, DOI 10.1109/iwcmc.2019.8766674
   Hu GC, 2021, IEEE SYST J, V15, P365, DOI 10.1109/JSYST.2020.2996216
   Hur J, 2013, IEEE T PARALL DISTR, V24, P2171, DOI 10.1109/TPDS.2012.61
   Jung TH, 2015, IEEE T INF FOREN SEC, V10, P190, DOI 10.1109/TIFS.2014.2368352
   Khan F, 2017, 2017 IEEE SECOND INTERNATIONAL CONFERENCE ON DATA SCIENCE IN CYBERSPACE (DSC), P178, DOI 10.1109/DSC.2017.29
   Kim I, 2022, IEEE T DEPEND SECURE, V19, P1856, DOI 10.1109/TDSC.2020.3040712
   Li JG, 2019, INFORM SCIENCES, V470, P175, DOI 10.1016/j.ins.2018.07.077
   Liu Z, 2020, SECUR COMMUN NETW, V2020, DOI 10.1155/2020/8856592
   Liu ZH, 2019, FUTURE GENER COMP SY, V93, P903, DOI 10.1016/j.future.2017.09.045
   Naor D., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P41
   Ning JT, 2015, IEEE T INF FOREN SEC, V10, P1274, DOI 10.1109/TIFS.2015.2405905
   Ning JT, 2014, LECT NOTES COMPUT SC, V8713, P55, DOI 10.1007/978-3-319-11212-1_4
   Nishide T, 2008, LECT NOTES COMPUT SC, V5037, P111, DOI 10.1007/978-3-540-68914-0_7
   Nita S.L., 2022, INT C COMM, P1, DOI [10.1109/COMM54429.2022.9817332, DOI 10.1109/COMM54429.2022.9817332]
   Pawar AB, 2023, INT J DECIS SUPPORT, V15, DOI 10.4018/IJDSST.315760
   Phuong TVX, 2016, IEEE T INF FOREN SEC, V11, P35, DOI 10.1109/TIFS.2015.2475723
   Qin XM, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101854
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Shuo Chen, 2022, 2022 IEEE 5th International Conference on Information Systems and Computer Aided Education (ICISCAE), P335, DOI 10.1109/ICISCAE55891.2022.9927660
   Wang HY, 2023, COMPUT STAND INTER, V84, DOI 10.1016/j.csi.2022.103696
   Wang SP, 2018, PLOS ONE, V13, DOI 10.1371/journal.pone.0203225
   Xiang GL, 2019, INT CONF ADV CLOUD B, P198, DOI 10.1109/CBD.2019.00044
   Xiang XY, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102417
   Xiong H, 2022, IEEE SYST J, V16, P5424, DOI 10.1109/JSYST.2021.3125455
   Xiong Wang, 2020, 2020 International Conference on Computer Engineering and Application (ICCEA), P91, DOI 10.1109/ICCEA50009.2020.00026
   Yang K, 2017, IEEE INTERNET THINGS, V4, P563, DOI 10.1109/JIOT.2016.2571718
   Zhang YH, 2018, IEEE INTERNET THINGS, V5, P2130, DOI 10.1109/JIOT.2018.2825289
   Zhang ZQ, 2022, IEEE INTERNET THINGS, V9, P8681, DOI 10.1109/JIOT.2021.3117378
   Zuo YT, 2021, INT J DISTRIB SENS N, V17, DOI 10.1177/1550147721999616
NR 42
TC 3
Z9 3
U1 15
U2 27
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102982
DI 10.1016/j.sysarc.2023.102982
EA SEP 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA T3FR4
UT WOS:001076880100001
DA 2024-07-18
ER

PT J
AU Ming, H
   Pan, TT
   Chen, D
   Ye, CC
   Liu, HK
   Tang, LT
   Liao, XF
   Jin, H
AF Ming, Hao
   Pan, Tingting
   Chen, Dong
   Ye, Chencheng
   Liu, Haikun
   Tang, Liting
   Liao, Xiaofei
   Jin, Hai
TI VIDGCN: Embracing input data diversity with a configurable graph
   convolutional network accelerator
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Graph convolutional network (GCN); ASIC-based accelerator; Sparse-dense
   matrix multiplication
AB Hardware accelerated inference is a promising solution for exploiting graph convolutional networks (GCN) in latency-sensitive applications. Existing accelerators overlook an important barrier to widespread adoption: the input data (i.e., weighted graphs) of GCN inference diverge from scale and sparsity, causing the accelerators optimized for an array of graphs to lose efficiency on other graphs. This paper presents a reconfigurable GCN inference accelerator, VIDGCN, that switches between all possible GCN inference computation schemes to realize timely inference for all input graphs. VIDGCN incorporates an analytical performance model and a reconfigurable hardware design. The performance model allows users to find the optimal computation scheme for any given input graph. The hardware design reuses all the computation units under all computation schemes, and only distributes the data to the units in different ways. Evaluation on seven real-world graphs shows that VIDGCN outperforms state of the art, SGCNAX, by 1.79x, and consistently yields the ideal amount of memory accesses.
C1 [Ming, Hao; Pan, Tingting; Ye, Chencheng; Liu, Haikun; Tang, Liting; Liao, Xiaofei; Jin, Hai] Huazhong Univ Sci & Technol, Natl Engn Res Ctr Big Data Technol & Syst, Sch Comp Sci & Technol, Serv Comp Technol & Syst Lab,Cluster & Grid Comp L, Wuhan, Hubei, Peoples R China.
   [Chen, Dong] Huawei, Galois Lab, Beijing, Peoples R China.
C3 Huazhong University of Science & Technology; Huawei Technologies
RP Ye, CC (corresponding author), Huazhong Univ Sci & Technol, Natl Engn Res Ctr Big Data Technol & Syst, Sch Comp Sci & Technol, Serv Comp Technol & Syst Lab,Cluster & Grid Comp L, Wuhan, Hubei, Peoples R China.
EM yecc@hust.edu.cn
RI Liu, Haikun/JVE-2305-2024
OI Ye, Chencheng/0000-0003-3432-855X
FU National Key Research and Develop-ment Program of China
   [2022YFB4500303]; National Natural Science Foundation of China
   [62202184, 61825202]
FX Acknowledgments This work is supported by the National Key Research and
   Develop-ment Program of China under grant No. 2022YFB4500303, the
   National Natural Science Foundation of China under grant No. 62202184
   and No. 61825202.
CR [Anonymous], 2009, HP LAB
   Baek D, 2021, INT CONFER PARA, P116, DOI 10.1109/PACT52795.2021.00016
   Chen JX, 2021, SCI CHINA INFORM SCI, V64, DOI 10.1007/s11432-020-3248-y
   Chi YZ, 2016, PROC INT CONF DATA, P409, DOI 10.1109/ICDE.2016.7498258
   Dai HJ, 2018, PR MACH LEARN RES, V80
   Geng T, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P922, DOI 10.1109/MICRO50266.2020.00079
   Geng Tong, 2021, MICRO 54, P1051
   Giles C. L., 1998, Digital 98 Libraries. Third ACM Conference on Digital Libraries, P89, DOI 10.1145/276675.276685
   Hamilton WL, 2017, ADV NEUR IN, V30
   Han YK, 2022, IEEE T COMPUT, V71, P3127, DOI 10.1109/TC.2022.3211413
   Horowitz M., 2014, STANFORD VLSI WIKI
   Huang GY, 2020, PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20), DOI 10.1109/SC41405.2020.00076
   Intel, 2013, INT CORETM I7 920 PR
   KANG M, 2022, IEEE ACCESS, V10, P79730, DOI 10.1109/ACCESS.2022.3192618
   KARMARKAR N., 1982, The differencing method of set partitioning
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Kyrola Aapo, 2012, OSDI
   Lerer A., 2019, ARXIV PREPRINT ARXIV, P120
   Li JJ, 2022, IEEE T PARALL DISTR, V33, P2834, DOI 10.1109/TPDS.2021.3133691
   Li JJ, 2021, INT S HIGH PERF COMP, P775, DOI 10.1109/HPCA51647.2021.00070
   LOEVE M., 2017, Probability theory
   McAuley J, 2015, SIGIR 2015: PROCEEDINGS OF THE 38TH INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL, P43, DOI 10.1145/2766462.2767755
   McCallum AK, 2000, INFORM RETRIEVAL, V3, P127, DOI 10.1023/A:1009953814988
   Kipf TN, 2017, Arxiv, DOI arXiv:1609.02907
   Pal S, 2018, INT S HIGH PERF COMP, P724, DOI 10.1109/HPCA.2018.00067
   Shchur O, 2019, Arxiv, DOI arXiv:1811.05868
   Srivastava N, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P766, DOI 10.1109/MICRO50266.2020.00068
   Tao ZF, 2023, ACM T RECONFIG TECHN, V16, DOI 10.1145/3550075
   Wang YK, 2021, Arxiv, DOI arXiv:2112.02052
   Xu K., 2018, arXiv, DOI DOI 10.48550/ARXIV.1810.00826
   Yan MY, 2020, INT S HIGH PERF COMP, P15, DOI 10.1109/HPCA47549.2020.00012
   Yang T, 2023, IEEE T COMPUT AID D, V42, P150, DOI 10.1109/TCAD.2022.3175031
   Yang T, 2021, DES AUT CON, P583, DOI 10.1109/DAC18074.2021.9586231
   You HR, 2022, INT S HIGH PERF COMP, P460, DOI 10.1109/HPCA53966.2022.00041
   Yuen B, 2021, SCI REP-UK, V11, DOI 10.1038/s41598-021-96723-8
   Zhang BY, 2021, ANN IEEE SYM FIELD P, P29, DOI 10.1109/FCCM51124.2021.00012
   Zhang BY, 2020, IEEE INT CONF ASAP, P61, DOI 10.1109/ASAP49362.2020.00019
   Zhang G, 2022, ACM T INFORM SYST, V40, DOI 10.1145/3474379
   Zhang ZK, 2020, INT S HIGH PERF COMP, P261, DOI 10.1109/HPCA47549.2020.00030
   Zhao L, 2020, IEEE T INTELL TRANSP, V21, P3848, DOI 10.1109/TITS.2019.2935152
   Zhu Xiaowei, 2015, P USENIX ANN TECH C, P375
NR 41
TC 0
Z9 0
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102924
DI 10.1016/j.sysarc.2023.102924
EA JUN 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N5OY6
UT WOS:001037515900001
DA 2024-07-18
ER

PT J
AU Pang, WG
   Luo, XT
   Chen, KL
   Ji, D
   Qiao, L
   Yi, W
AF Pang, Weiguang
   Luo, Xiantong
   Chen, Kailun
   Ji, Dong
   Qiao, Lei
   Yi, Wang
TI Efficient CUDA stream management for multi-DNN real-time inference on
   embedded GPUs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DNN; Real-time scheduling; GPU; CUDA stream priority
AB Deep Neural Networks (DNNs) are widely used in Cyber-Physical Systems (CPS) that often involve multiple DNN tasks with varying real-time requirements. These tasks need to be deployed on a single embedded hardware platform with limited resources, such as an embedded GPU. Efficiently sharing the same embedded GPU among multiple real-time DNN tasks is a complex challenge. While existing DNN frameworks (e.g., PyTorch and TensorFlow) focus on maximizing average performance and high throughput on GPU, they lack scheduling management mechanisms considering multiple DNNs with different timing requirements. In this paper, we address this challenge by thoroughly examining and summarizing the scheduling rules for multiple kernels with different priorities in CUDA streams. Based on these rules, we design a framework that supports multi-DNN real-time inference and propose a method for allocating CUDA streams to DNN kernels to meet schedulability requirements while maximizing GPU resource utilization. Our proposed approach is implemented on an NVIDIA Jetson AGX Xavier embedded GPU system and validated using several popular DNNs. The results show that our approach achieves shorter response times compared with several state-of-the-art methods.
C1 [Pang, Weiguang; Luo, Xiantong; Chen, Kailun; Yi, Wang] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
   [Ji, Dong] Northeastern Univ, Natl Frontiers Sci Ctr Ind Intelligence & Syst Opt, Shenyang 110819, Peoples R China.
   [Qiao, Lei] Beijing Inst Control Engn, Beijing, Peoples R China.
   [Yi, Wang] Uppsala Univ, Uppsala, Sweden.
C3 Northeastern University - China; Northeastern University - China;
   Uppsala University
RP Ji, D (corresponding author), Northeastern Univ, Natl Frontiers Sci Ctr Ind Intelligence & Syst Opt, Shenyang 110819, Peoples R China.
EM pangweiguang@stumail.neu.edu.cn; 2110664@stu.neu.edu.cn;
   jidong@mail.neu.edu.cn; yi@it.uu.se
RI wang, yi/KBB-3614-2024; Luo, Xiantong/GQZ-8859-2022; zhang,
   jingxing/KCY-4726-2024; Luo, Xiantong/JHU-0534-2023; Zhang,
   Ge/KGL-7634-2024; WU, SHAN/KGM-5484-2024
OI Luo, Xiantong/0000-0003-4667-0619; Pang, Weiguang/0000-0003-0208-4677
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Amert T, 2017, REAL TIM SYST SYMP P, P104, DOI 10.1109/RTSS.2017.00017
   Bateni S, 2018, REAL TIM SYST SYMP P, P67, DOI 10.1109/RTSS.2018.00017
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bochkovskiy A, 2020, Arxiv, DOI arXiv:2004.10934
   Bojarski M, 2016, Arxiv, DOI [arXiv:1604.07316, 10.48550/arXiv.1604.07316]
   Goldie A., 2018, P 6 INT C LEARNING R, P1
   Heo S, 2020, IEEE REAL TIME, P174, DOI 10.1109/RTAS48715.2020.000-8
   Kang Woosung, 2021, 2021 IEEE Real-Time Systems Symposium (RTSS), P329, DOI 10.1109/RTSS52674.2021.00038
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kyrkou C, 2018, DES AUT TEST EUROPE, P967, DOI 10.23919/DATE.2018.8342149
   Lim C., 2021, IEEE ACCESS
   Nakagawa S, 2010, COMPUT SCI-RES DEV, V25, P41, DOI 10.1007/s00450-010-0107-3
   NVIDIA, US
   NVIDIA, 2021, Multi-process service
   NVIDIA, 2021, NVIDIA CUDA TOOLK DO
   Olmedo IS, 2020, IEEE REAL TIME, P213, DOI 10.1109/RTAS48715.2020.000-5
   Pang WG, 2022, IEEE T COMPUT AID D, V41, P2849, DOI 10.1109/TCAD.2021.3120329
   Paszke A, 2019, ADV NEUR IN, V32
   Pongpunwattana A., 2004, J AEROS COMP INF COM, V1, P580
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Redmon Joseph, 2013, Darknet: Open Source Neural Networks in C, DOI DOI 10.1109/CVPR.2016.91
   Seulki Lee, 2020, MobiSys '20: Proceedings of the 18th International Conference on Mobile Systems, Applications, and Services, P175, DOI 10.1145/3386901.3388947
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tang JG, 2021, PATTERN RECOGN, V111, DOI 10.1016/j.patcog.2020.107623
   Xiang YC, 2019, REAL TIM SYST SYMP P, P392, DOI 10.1109/RTSS46320.2019.00042
   Yang M, 2019, IEEE REAL TIME, P305, DOI 10.1109/RTAS.2019.00033
   Yang M, 2018, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2018.00018
   Zhou HS, 2018, IEEE REAL TIME, P190, DOI 10.1109/RTAS.2018.00028
NR 29
TC 2
Z9 2
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2023
VL 139
AR 102888
DI 10.1016/j.sysarc.2023.102888
EA MAY 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I2LI1
UT WOS:001001146400001
DA 2024-07-18
ER

PT J
AU Phong, L
   Phuong, TT
AF Phong, Le Trieu
   Phuong, Tran Thi
TI Differentially private stochastic gradient descent via compression and
   memorization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Differential privacy; Neural network; Stochastic gradient descent;
   Gradient compression and memorization
ID LOGISTIC-REGRESSION
AB We propose a novel approach for achieving differential privacy for neural network training models through compression and memorization of gradients. The compression technique, which makes gradient vectors sparse, reduces the sensitivity so that differential privacy can be achieved with less noise; whereas the memorization technique, which remembers unused gradient parts, keeps track of the descent direction and thereby maintains the accuracy of the proposed algorithm. Our differentially private algorithm, called dp-memSGD for short, converges mathematically at the same rate of 1/root T as standard stochastic gradient descent (SGD) algorithm, where.. is the number of training iterations. Experimentally, we demonstrate that dp-memSGD converges with reasonable privacy losses on many benchmark datasets.
C1 [Phong, Le Trieu; Phuong, Tran Thi] Natl Inst Informat & Commun Technol NICT, Tokyo 1848795, Japan.
   [Phuong, Tran Thi] Meiji Univ, Kawasaki, Kanagawa 2148571, Japan.
C3 National Institute of Information & Communications Technology (NICT) -
   Japan; Meiji University
RP Phong, L (corresponding author), Natl Inst Informat & Commun Technol NICT, Tokyo 1848795, Japan.
EM phong@nict.go.jp
RI Tran, Phuong/S-6049-2019
OI Tran, Phuong/0000-0002-0383-8891
FU JST, CREST, Japan [JPMJCR21M1]
FX The work of L. T. Phong is partially supported by JST, CREST Grant
   Number JPMJCR21M1, Japan.
CR Abadi M, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P308, DOI 10.1145/2976749.2978318
   Agarwal N., 2018, NEURIPS, P7564
   [Anonymous], 2022, DEMONSTRATION DATA P
   [Anonymous], 2010, J PRIV CONFIDENTIALI, DOI DOI 10.29012/JPC.V1I2.570
   Aono Y, 2017, IEICE T INF SYST, VE100D, P2339, DOI 10.1587/transinf.2016INP0019
   Aono Y, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P142, DOI 10.1145/2857705.2857731
   Aono Y, 2016, IEICE T INF SYST, VE99D, P2079, DOI 10.1587/transinf.2015INP0020
   Apple Inc, 2022, Differential privacy overview
   Balle B, 2018, PR MACH LEARN RES, V80
   Bassily R., 2019, ADV NEURAL INFORM PR, P10342
   Bassily R, 2014, ANN IEEE SYMP FOUND, P464, DOI 10.1109/FOCS.2014.56
   Bottou L, 2018, SIAM REV, V60, P223, DOI 10.1137/16M1080173
   McMahan HB, 2018, Arxiv, DOI arXiv:1710.06963
   Chen A., 2022, PYTORCH SVHN EXAMPLE
   Chourasia R, 2021, Arxiv, DOI arXiv:2102.05855
   Cummings Rachel, 2018, FAT 18 P C FAIRN ACC
   Dwork C, 2006, LECT NOTES COMPUT SC, V3876, P265, DOI 10.1007/11681878_14
   Dwork C, 2013, FOUND TRENDS THEOR C, V9, P211, DOI 10.1561/0400000042
   Dwork C, 2010, ANN IEEE SYMP FOUND, P51, DOI 10.1109/FOCS.2010.12
   Esmaeili Mani Malek, 2021, Advances in Neural Information Processing Systems, P6934
   Ghadimi S, 2013, SIAM J OPTIMIZ, V23, P2341, DOI 10.1137/120880811
   Girgis Antonious M., 2021, IEEE Journal on Selected Areas in Information Theory, V2, P464, DOI 10.1109/JSAIT.2021.3056102
   Guo JX, 2022, INFORM SCIENCES, V607, P211, DOI 10.1016/j.ins.2022.05.128
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Kairouz P, 2015, PR MACH LEARN RES, V37, P1376
   Karimireddy SP, 2019, PR MACH LEARN RES, V97
   Kim M, 2020, IEEE T INF FOREN SEC, V15, P695, DOI 10.1109/TIFS.2019.2925496
   Kumar M, 2021, INFORM SCIENCES, V546, P87, DOI 10.1016/j.ins.2020.07.044
   Phong LT, 2019, IEEE T INF FOREN SEC, V14, P3003, DOI 10.1109/TIFS.2019.2911169
   Lecuyer M, 2019, P IEEE S SECUR PRIV, P656, DOI 10.1109/SP.2019.00044
   Lee Jaewoo, 2021, Proceedings on Privacy Enhancing Technologies, V2021, P128, DOI 10.2478/popets-2021-0008
   Li M, 2017, INFORM SCIENCES, V400, P1, DOI 10.1016/j.ins.2017.03.015
   Li NH, 2012, 7 ACM S INFORM COMPU
   Liu RX, 2021, AAAI CONF ARTIF INTE, V35, P8688
   Luo ZL, 2021, PROC CVPR IEEE, P5057, DOI 10.1109/CVPR46437.2021.00502
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Melis L, 2019, P IEEE S SECUR PRIV, P691, DOI 10.1109/SP.2019.00029
   Nasr M, 2020, Arxiv, DOI arXiv:2007.11524
   Nasr M, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P634, DOI 10.1145/3243734.3243855
   Phan N, 2016, AAAI CONF ARTIF INTE, P1309
   Papernot N., 2018, INT C LEARNING REPRE
   Papernot N., 2017, Semi-supervised knowledge transfer for deep learning from private training data, P24
   Phong LT, 2022, PLOS ONE, V17, DOI 10.1371/journal.pone.0272423
   Phong LT, 2018, IEEE T INF FOREN SEC, V13, P1333, DOI 10.1109/TIFS.2017.2787987
   Phuong TT, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102555
   PyTorch-MNIST, 2022, PYTORCH MNIST EX
   Qian YF, 2020, INFORM SCIENCES, V507, P288, DOI 10.1016/j.ins.2019.07.092
   Shokri R, 2017, P IEEE S SECUR PRIV, P3, DOI 10.1109/SP.2017.41
   Shokri R, 2015, ANN ALLERTON CONF, P909, DOI 10.1109/ALLERTON.2015.7447103
   Singh N, 2020, IEEE DECIS CONTR P, P3449, DOI [10.1109/CDC42340.2020.9303828, 10.1109/cdc42340.2020.9303828]
   Song S, 2013, IEEE GLOB CONF SIG, P245, DOI 10.1109/GlobalSIP.2013.6736861
   Stich Sebastian U., 2018, Advances in Neural Information Processing Systems, P4447
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Tang X., 2022, P PRIVACY ENHANCING
   Vogels T, 2021, ADV NEUR IN, V34
   Wang H, 2021, INFORM SCIENCES, V560, P347, DOI 10.1016/j.ins.2021.01.058
   Wang YX, 2018, Arxiv, DOI arXiv:1808.00087
   Wu X, 2017, SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1307, DOI 10.1145/3035918.3064047
   Xianfu Cheng, 2020, Machine Learning for Cyber Security. Third International Conference, ML4CS 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12486), P340, DOI 10.1007/978-3-030-62223-7_29
   Xu J, 2020, Arxiv, DOI arXiv:2008.09246
   Xu ZY, 2020, IEEE INFOCOM SER, P1867, DOI [10.1109/infocom41043.2020.9155359, 10.1109/INFOCOM41043.2020.9155359]
   Yu L, 2019, P IEEE S SECUR PRIV, P332, DOI 10.1109/SP.2019.00019
   Zhang J, 2012, PROC VLDB ENDOW, V5, P1364, DOI 10.14778/2350229.2350253
   Zhang Tong, 2004, P 21 INT C MACH LEAR, P116, DOI DOI 10.1145/1015330.1015332
   Zhao JQ, 2022, INFORM SCIENCES, V603, P190, DOI 10.1016/j.ins.2022.04.052
   Zhao Q, 2020, INT J INTELL SYST, V35, P1262, DOI 10.1002/int.22241
   Zhu Y., 2019, ICML, P7634
   Zhu Yizhe, 2020, P IEEE CVF C COMP VI
NR 68
TC 4
Z9 4
U1 3
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102819
DI 10.1016/j.sysarc.2022.102819
EA JAN 2023
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8C5ZW
UT WOS:000917687300001
DA 2024-07-18
ER

PT J
AU Li, LX
   Li, SR
   Peng, HP
   Bi, JG
AF Li, Lixiang
   Li, Sirui
   Peng, Haipeng
   Bi, Jingguo
TI An efficient secure data transmission and node authentication scheme for
   wireless sensing networks?
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Compressed sensing; Homomorphic encryption; Lightweight hash algorithm;
   Wireless sensing network
ID DATA GATHERING SCHEME; DATA AGGREGATION; DATA-COLLECTION; INTEGRITY
AB With the development of big data era, wireless sensor networks (WSNs) are widely used. However, the wireless sensing network has the disadvantages that it is difficult to monitor after deployment and the node energy after deployment cannot be supplemented. Therefore, this paper proposes an efficient and high-performance data acquisition scheme, and realizes the authentication of effective nodes and the confidentiality of data transmission. Firstly, the sensing node uses compressed sensing sampling network (CSSN) to complete high-performance data collection, and applies deep learning to wireless sensing network data collection. Secondly, the lightweight hash algorithm is applied to process the ID and timestamp time of each node to realize the identification and authentication of the sink node, and avoid the replay attack. Finally, the Paillier additive homomorphic encryption is used to encrypt the signed data to realize the confidential transmission of data. At the same time, this scheme evaluates the reputation of each sense node and deletes the damaged nodes invaded by attackers from the network. Taking image information acquisition as an example, a large number of experiments have proved the feasibility and applicability of this scheme.
C1 [Li, Lixiang] Beijing Univ Posts & Telecommun, State Key Lab Networking & Switching Technol, Informat Secur Ctr, Beijing 100876, Peoples R China.
   Beijing Univ Posts & Telecommun, Natl Engn Lab Disaster Backup & Recovery, Beijing 100876, Peoples R China.
C3 Beijing University of Posts & Telecommunications; Beijing University of
   Posts & Telecommunications
RP Li, LX (corresponding author), Beijing Univ Posts & Telecommun, State Key Lab Networking & Switching Technol, Informat Secur Ctr, Beijing 100876, Peoples R China.
EM lixiang@bupt.edu.cn; 2020110956@bupt.edu.cn; penghai-peng@bupt.edu.cn;
   jguobi@bupt.edu.cn
RI Li, lixiang/G-6222-2011
FU National Key Research and Development Program of China; National Natural
   Science Foundation of China; 111 Project;  [2020YFB1805402]; 
   [61972051];  [62032002];  [B21049]
FX This work is supported in part by the National Key Research and
   Development Program of China (Grant No. 2020YFB1805402) , the National
   Natural Science Foundation of China (Grant Nos. 61972051, 62032002) ,
   and the 111 Project (Grant No. B21049) .
CR Abed S, 2021, CLUSTER COMPUT, V24, P3065, DOI 10.1007/s10586-021-03324-1
   Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   Ali TS, 2020, IEEE ACCESS, V8, P71974, DOI 10.1109/ACCESS.2020.2987615
   Arampatzis T, 2005, 2005 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT CONTROL & 13TH MEDITERRANEAN CONFERENCE ON CONTROL AND AUTOMATION, VOLS 1 AND 2, P719
   Aumasson JP, 2010, LECT NOTES COMPUT SC, V6225, P1, DOI 10.1007/978-3-642-15031-9_1
   Azad AP, 2006, IEEE WCNC, P264
   Aziz A, 2019, WIRELESS PERS COMMUN, V104, P577, DOI 10.1007/s11277-018-6035-4
   Ben Othman S, 2015, WIRELESS PERS COMMUN, V80, P867, DOI 10.1007/s11277-014-2061-z
   Bianchi T, 2014, IEEE INT WORKS INFOR, P173, DOI 10.1109/WIFS.2014.7084323
   Bianchi T, 2016, IEEE T INF FOREN SEC, V11, P313, DOI 10.1109/TIFS.2015.2493982
   Bogdanov A, 2011, LECT NOTES COMPUT SC, V6917, P312, DOI 10.1007/978-3-642-23951-9_21
   Boubiche DE, 2015, IEEE COMMUN LETT, V19, P823, DOI 10.1109/LCOMM.2015.2409057
   Cambareri V, 2015, IEEE T SIGNAL PROCES, V63, P2183, DOI 10.1109/TSP.2015.2407315
   Candes EJ, 2005, IEEE T INFORM THEORY, V51, P4203, DOI 10.1109/TIT.2005.858979
   Candès EJ, 2008, IEEE SIGNAL PROC MAG, V25, P21, DOI 10.1109/MSP.2007.914731
   Chen SSB, 2001, SIAM REV, V43, P129, DOI [10.1137/S003614450037906X, 10.1137/S1064827596304010]
   Djeujo RA, 2017, 2017 IEEE 7TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE IEEE CCWC-2017
   Donoho DL, 2012, IEEE T INFORM THEORY, V58, P1094, DOI 10.1109/TIT.2011.2173241
   Donoho DL, 2006, IEEE T INFORM THEORY, V52, P1289, DOI 10.1109/TIT.2006.871582
   Dulkejt V.I., 2008, MINIMIZATION FUNCTIO
   Estrin D, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P194, DOI 10.1109/LPE.2001.945399
   Gentry C, 2013, LECT NOTES COMPUT SC, V8042, P75, DOI 10.1007/978-3-642-40041-4_5
   Ghaderi MR, 2021, TELECOMMUN SYST, V77, P83, DOI 10.1007/s11235-020-00748-9
   Guo J, 2011, LECT NOTES COMPUT SC, V6841, P222, DOI 10.1007/978-3-642-22792-9_13
   Guo X., 2011, P ECRYPT WORKSH LIGH
   Gustafson H.M, 1996, STAT ANAL SYMMETRIC
   Hooshmand M, 2016, IEEE SENS J, V16, P1716, DOI 10.1109/JSEN.2015.2503437
   Hossein SA, 2012, 2012 20TH TELECOMMUNICATIONS FORUM (TELFOR), P799, DOI 10.1109/TELFOR.2012.6419328
   Hua ZY, 2016, INFORM SCIENCES, V339, P237, DOI 10.1016/j.ins.2016.01.017
   Huynh-Thu Q, 2008, ELECTRON LETT, V44, P800, DOI 10.1049/el:20080522
   Ifzarne S., 2021, SECURE DATA COLLECTI
   Jost C., 2015, IACR Cryptol. ePrint Arch, P864
   Koshy P., 2010, 2010 IEEE LONG ISLAN, P1
   Kulkarni K, 2016, PROC CVPR IEEE, P449, DOI 10.1109/CVPR.2016.55
   Li LX, 2021, IEEE INTERNET THINGS, V8, P8078, DOI 10.1109/JIOT.2020.3043360
   Li LX, 2020, IEEE T MULTIMEDIA, V22, P82, DOI 10.1109/TMM.2019.2923111
   Li M, 2011, IEEE T MOBILE COMPUT, V10, P1534, DOI 10.1109/TMC.2010.237
   Li S., 2012, IEEE T IND INF, P2177
   Li ZJ, 2011, IEEE INFOCOM SER, P2246, DOI 10.1109/INFCOM.2011.5935040
   Liu Xiang, 2011, 2011 8th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks (SECON 2011), P46, DOI 10.1109/SAHCN.2011.5984932
   Liu Zhouzhou, 2016, Chinese Journal of Sensors and Actuators, V29, P122, DOI 10.3969/j.issn.1004-1699.2016.01.021
   Luo C, 2009, FIFTEENTH ACM INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM 2009), P145
   Luo J, 2010, IEEE ICC
   Ma HD, 2016, IEEE INTERNET THINGS, V3, P441, DOI 10.1109/JIOT.2015.2493082
   Merkle R. C., 1990, Journal of Cryptology, V3, P43, DOI 10.1007/BF00203968
   Middya R., 2017, IETE TECH REV
   Mun S, 2009, IEEE IMAGE PROC, P3021, DOI 10.1109/ICIP.2009.5414429
   Nasipuri A., 2002, P 1 ACM INT WORKSHOP, P105, DOI DOI 10.1145/570738.570754
   Osamy W, 2020, PEER PEER NETW APPL, V13, P796, DOI 10.1007/s12083-019-00818-z
   Oteafy S. M. A., 2012, 2012 International Conference on Computing, Networking and Communications (ICNC), P617, DOI 10.1109/ICCNC.2012.6167496
   Paillier P, 1999, LECT NOTES COMPUT SC, V1592, P223
   Peng HP, 2017, IEEE T BIOMED CIRC S, V11, P558, DOI 10.1109/TBCAS.2017.2665659
   Rabbat M, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P51
   Rachlin Y, 2008, ANN ALLERTON CONF, P813, DOI 10.1109/ALLERTON.2008.4797641
   Rao G.M., 2019, 2019 IEEE 5 INT C CO, P1
   Ravichandran D, 2016, COMPUT BIOL MED, V72, P170, DOI 10.1016/j.compbiomed.2016.03.020
   Rogaway P, 2004, LECT NOTES COMPUT SC, V3017, P371
   Salim A, 2021, IEEE SENS J, V21, P5553, DOI 10.1109/JSEN.2020.3032585
   Sartipi M, 2011, IEEE DATA COMPR CONF, P223, DOI 10.1109/DCC.2011.29
   Sastry N., 2004, P 3 ACM WORKSH WIR S, P32
   Schurgers C, 2001, 2001 MILCOM, VOLS 1 AND 2, PROCEEDINGS, P357, DOI 10.1109/MILCOM.2001.985819
   Shi WZ, 2019, PROC CVPR IEEE, P12282, DOI 10.1109/CVPR.2019.01257
   Singh VK, 2018, WIRELESS PERS COMMUN, V99, P185, DOI 10.1007/s11277-017-5047-9
   Tropp JA, 2006, SIGNAL PROCESS, V86, P572, DOI 10.1016/j.sigpro.2005.05.030
   Tropp JA, 2007, IEEE T INFORM THEORY, V53, P4655, DOI 10.1109/TIT.2007.909108
   Wang MD, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P2630, DOI 10.1109/ICASSP39728.2021.9413390
   Wang Q, 2019, IEEE SENS J, V19, P3950, DOI 10.1109/JSEN.2019.2893912
   Wang XD, 2019, IEEE COMMUN LETT, V23, P1073, DOI 10.1109/LCOMM.2019.2909861
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Xiang JX, 2021, IEEE T MED IMAGING, V40, P1329, DOI 10.1109/TMI.2021.3054167
   Xie K, 2017, INFORM SCIENCES, V390, P82, DOI 10.1016/j.ins.2016.12.050
   Yang Y, 2016, ADV NEUR IN, V29
   Yedavalli K, 2008, IEEE T MOBILE COMPUT, V7, P81, DOI 10.1109/TMC.2007.1076
   Yi X., 2014, Homomorphic Encryption and Applications, P27, DOI [DOI 10.1007/978-3-319-12229-8_2, 10.1007/978-3-319-12229-8, DOI 10.1007/978-3-319-12229-8]
   Younis O, 2004, IEEE T MOBILE COMPUT, V3, P366, DOI 10.1109/TMC.2004.41
   Zanko A, 2012, IEEE T INFORM THEORY, V58, P509, DOI 10.1109/TIT.2011.2173709
   Zhang J, 2020, IEEE J-STSP, V14, P765, DOI 10.1109/JSTSP.2020.2977507
   Zhang J, 2018, PROC CVPR IEEE, P1828, DOI 10.1109/CVPR.2018.00196
   Zhang P, 2018, AD HOC NETW, V70, P73, DOI 10.1016/j.adhoc.2017.11.011
   Zhang YS, 2019, IEEE COMMUN SURV TUT, V21, P1093, DOI 10.1109/COMST.2018.2878943
   Zhang YS, 2018, IEEE INTERNET THINGS, V5, P3442, DOI 10.1109/JIOT.2017.2781737
   Zhang YS, 2016, NEUROCOMPUTING, V205, P472, DOI 10.1016/j.neucom.2016.04.053
   Zhu XF, 2012, INT CONF ACOUST SPEE, P2865, DOI 10.1109/ICASSP.2012.6288515
   Zivic N., 2012, U.S. Patent, Patent No. 8196015
NR 84
TC 2
Z9 2
U1 0
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102760
DI 10.1016/j.sysarc.2022.102760
EA OCT 2022
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5Y1RV
UT WOS:000879067800003
DA 2024-07-18
ER

PT J
AU Mo, ZJ
   Gao, ZP
   Zhao, C
   Lin, YJ
AF Mo, Zijia
   Gao, Zhipeng
   Zhao, Chen
   Lin, Yijing
TI FedDQ: A communication-efficient federated learning approach for
   Internet of Vehicles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Federated learning; Knowledge distillation; Communication efficiency;
   Edge computing; Non-IID data
ID CHALLENGES; MODEL
AB Federated Learning (FL) has achieved great success in many intelligent applications of the Internet of Vehicles (IoV), however, a large number of vehicles and increasingly size of models bring challenges to FL-empowered connected vehicles. Federated Distillation (FD) has become a novel paradigm to address communication bottlenecks by exchanging model outputs among devices rather than model parameters. In this paper we investigate several key factors that affect the communication efficiency of FD, including communication frequency, soft-labels quantization, and coding methods. Based on the findings of the preceding analysis, we propose FedDQ, a communication-efficient federated distillation method. Specifically, we propose a controlled averaging algorithm based on control variates to solve the drift problem arising from local updates. Then, we design a new quantization approach and coding method to reduce overhead for both upstream and downstream communications. Extensive experiments on image classification tasks at different levels of data heterogeneity show that our method can reduce the amount of communication required to achieve a fixed performance target by around 2 or 3 orders of magnitude compared to benchmark methods while achieving equivalent or higher classification accuracy.
C1 [Mo, Zijia; Gao, Zhipeng; Zhao, Chen; Lin, Yijing] Switching Technol Beijing Univ Posts & Telecommun, Key Lab Networking, Beijing 100876, Peoples R China.
RP Gao, ZP (corresponding author), Switching Technol Beijing Univ Posts & Telecommun, Key Lab Networking, Beijing 100876, Peoples R China.
EM mozijia@bupt.edu.cn; gaozhipeng@bupt.edu.cn; zc_zhaochen@bupt.edu.cn;
   yjlin@bupt.edu.cn
RI Lin, Yijing/HNO-8602-2023
OI Lin, Yijing/0000-0003-2702-7679
FU General Program of National Nat-ural Science Foundation of China
   [62072049]
FX This work was supported by the General Program of National Nat-ural
   Science Foundation of China [62072049] .
CR Ahn JH, 2019, UEEE INT SYM PERS IN, P1138, DOI 10.1109/pimrc.2019.8904164
   Anil R, 2020, Arxiv, DOI arXiv:1804.03235
   [Anonymous], 2017, EMNLP 2017
   Bernstein J, 2018, PR MACH LEARN RES, V80
   Cao TD, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102413
   Chang GC, 2010, IFMBE PROC, V31, P1327, DOI 10.1007/978-3-642-14515-5_338
   Chen C, 2023, IEEE INTERNET THINGS, V10, P3215, DOI 10.1109/JIOT.2022.3143529
   Chen C, 2022, ACM T INTERNET TECHN, V22, DOI 10.1145/3430505
   Cohen G, 2017, IEEE IJCNN, P2921, DOI 10.1109/IJCNN.2017.7966217
   Gao HC, 2021, AAAI CONF ARTIF INTE, V35, P7510
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Itahara S., 2021, IEEE Transactions on Mobile Computing
   Jeong E, 2023, Arxiv, DOI arXiv:1811.11479
   Kairouz P, 2021, FOUND TRENDS MACH LE, V14, P1, DOI 10.1561/2200000083
   Kaiwartya O, 2016, IEEE ACCESS, V4, P5356, DOI 10.1109/ACCESS.2016.2603219
   Karimireddy SP, 2020, PR MACH LEARN RES, V119
   Konečny J, 2017, Arxiv, DOI arXiv:1610.05492
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   LeCun Y., 1989, ADV NEURAL INFORM PR, VVolume 2
   Li DL, 2019, Arxiv, DOI arXiv:1910.03581
   Li QB, 2022, PROC INT CONF DATA, P965, DOI 10.1109/ICDE53745.2022.00077
   Li T, 2020, IEEE SIGNAL PROC MAG, V37, P50, DOI 10.1109/MSP.2020.2975749
   Liu S, 2022, IEEE T INTELL TRANSP, V23, P1616, DOI 10.1109/TITS.2021.3099368
   Ma ZZ, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102125
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Sattler F, 2022, IEEE T NETW SCI ENG, V9, P2025, DOI 10.1109/TNSE.2021.3081748
   Sattler F, 2019, IEEE IJCNN, DOI 10.1109/ijcnn.2019.8852172
   Sattler F, 2020, IEEE T NEUR NET LEAR, V31, P3400, DOI 10.1109/TNNLS.2019.2944481
   Shen T, 2020, Arxiv, DOI arXiv:2006.16765
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Wu CH, 2022, Arxiv, DOI arXiv:2108.13323
   Xu Chencheng, 2022, arXiv
   Yang FC, 2014, CHINA COMMUN, V11, P1, DOI 10.1109/CC.2014.6969789
   Zhang Y, 2018, PROC CVPR IEEE, P4320, DOI 10.1109/CVPR.2018.00454
NR 37
TC 6
Z9 7
U1 2
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102690
DI 10.1016/j.sysarc.2022.102690
EA AUG 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5R8SB
UT WOS:000874774200005
DA 2024-07-18
ER

PT J
AU Li, R
   Fu, B
   Xie, GQ
   Peng, F
   Li, RF
AF Li, Ran
   Fu, Bin
   Xie, Guoqi
   Peng, Fei
   Li, Renfa
TI Efficient holistic timing analysis with low pessimism for
   rate-constrained traffic in TTEthernet
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE TTEthernet; End-to-end delay; Holistic approach
ID SCHEDULABILITY ANALYSIS; NETWORK
AB Safety-critical systems such as automotive and aerospace have high demands in real-time and reliability, and standard Ethernet cannot meet the requirements. TTEthernet provides deterministic, synchronous communication services and supports traffic classes with different priorities in the network, suitable for the safety-critical automotive and aerospace fields. However, the transmission of event-triggered rate-restricted (RC) traffic in TTEthernet is disturbed by multiple factors, such as preemption of TT traffic and interactions between RC traffic. Therefore RC traffic has an uncertain end-to-end delay. Existing delay analysis approaches do not provide a good balance of computational accuracy and time complexity. This paper proposes an extended holistic approach to obtain the worst-case end-to-end delay for RC traffic in TTEthernet. Our approach is based on the integration strategy of preemption in TTEThernet. We use the TT scheduled table as an input parameter and consider the frames' offset to avoid traversing frames that do not generate interference. We compare our approach with existing approaches (Tam15, Ste11, and NC). The experimental results show that our approach obtains less pessimistic results than the approaches of Ste11 and NC while outperforming these three approaches in time complexity.
C1 [Li, Ran; Fu, Bin; Xie, Guoqi; Peng, Fei; Li, Renfa] Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Changsha 410082, Hunan, Peoples R China.
   [Xie, Guoqi] Hunan Univ, Res Inst Hunan Univ Chongqing, Chongqing 401120, Sichuan, Peoples R China.
   [Peng, Fei] China Acad Space Technol, Beijing Inst Control Engn, Beijing 100190, Peoples R China.
   [Fu, Bin; Xie, Guoqi] Hunan Univ, Coll Comp Sci & Elect Engn, Lushan South Rd, Changsha, Peoples R China.
C3 Hunan University; Hunan University; Hunan University
RP Fu, B; Xie, GQ (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Lushan South Rd, Changsha, Peoples R China.
EM lran@hnu.edu.cn; fubin@hnu.edu.cn; xgqman@hnu.edu.cn; 45536286@qq.com;
   lirenfa@hnu.edu.cn
RI liu, xingwang/KCY-1277-2024; he, xi/JXN-3817-2024; Lin, Yi/KEH-1784-2024
FU National Natural Science Founda-tion of China [61932010, 62133014,
   62141212]; Natural Science Foundation of Hunan Province [2021JJ30150,
   2022JJ10021]; Natural Science Foundation of Chongqing
   [cstc2021jcyj-msxmX0461]; Key Re-search Program [2019-JCJQZD-342-00]
FX Acknowledgments This work was supported by the National Natural Science
   Founda-tion of China under the Grants 61932010, 62133014, and 62141212,
   the Natural Science Foundation of Hunan Province under the Grants
   2021JJ30150 and 2022JJ10021, the Natural Science Foundation of Chongqing
   under Grant cstc2021jcyj-msxmX0461, and the Key Re-search Program under
   Grant 2019-JCJQZD-342-00.
CR Arinc A., 2009, 664P7 1 AIRCRAFT D 7
   Bauer H, 2010, IEEE T IND INFORM, V6, P521, DOI 10.1109/TII.2010.2055877
   Chaine PJ, 2021, IEEEAAIA DIGIT AVION, DOI 10.1109/DASC52595.2021.9594399
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Ethernet T.-T., 2016, AS6802
   Frances F., 2006, Using network calculus to optimize the AFDX network
   Guo L, 2018, P INT COMP SOFTW APP, P904, DOI 10.1109/COMPSAC.2018.00156
   Hotescu O., 2021, 2021 26th IEEE International Conference on Emerging Technologies and Factory Automation, P1
   Gutiérrez JJ, 2014, REAL-TIME SYST, V50, P230, DOI 10.1007/s11241-013-9192-2
   Kemayo G., 2014, P 22 INT C REAL TIME, P65
   Kopetz H, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P22
   Le Boudec J.-Y., 2001, NETWORK CALCULUS THE
   Li XT, 2010, IEEE INT C EMERG
   Liu Y, 2019, J SYST ARCHITECT, V97, P208, DOI 10.1016/j.sysarc.2018.11.004
   Long Yan, 2020, 2020 IEEE 6th International Conference on Computer and Communications (ICCC), P1039, DOI 10.1109/ICCC51575.2020.9345232
   Paulitsch M., 2018, TimeTriggered Communication, P331
   Steiner W., 2011, 2011 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, P11, DOI 10.1109/ISORCW.2011.12
   Steiner W, 2009, 2009 8TH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, P319, DOI 10.1109/NCA.2009.28
   Tamas-Selicean D, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P119, DOI 10.1109/ISORC.2015.32
   Tamas-Selicean D, 2015, REAL-TIME SYST, V51, P1, DOI 10.1007/s11241-014-9214-8
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   Xie G., 2018, ACM T EMBED COMPUT S, V17, P1
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Yuan HY, 2020, 2020 5TH INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION SYSTEMS (ICCCS 2020), P645, DOI 10.1109/ICCCS49078.2020.9118453
   Zhao LX, 2017, REAL-TIME SYST, V53, P254, DOI 10.1007/s11241-016-9265-0
   Zhao LX, 2014, IEEE COMMUN LETT, V18, P1927, DOI 10.1109/LCOMM.2014.2358233
   Zhou X, 2016, 2016 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS)
NR 27
TC 1
Z9 1
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102785
DI 10.1016/j.sysarc.2022.102785
EA JUN 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L9QO2
UT WOS:001026544100001
DA 2024-07-18
ER

PT J
AU Yuan, W
   Tian, T
   Wu, QZ
   Jin, X
AF Yuan, Wei
   Tian, Teng
   Wu, Qizhe
   Jin, Xi
TI QEGCN: An FPGA-based accelerator for quantized GCNs with edge-level
   parallelism
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware accelerator; Quantization; Graph convolutional network;
   Hardware architecture
AB Graph convolutional networks(GCNs) have been successfully applied to many fields such as social networks, knowledge graphs, and recommend systems. The purpose of this research is to design and implement an accelerator for quantized GCNs with edge-level parallelism. We explore the viability of training quantized GCNs, enabling the usage of low precision integer arithmetic during inference. GCNs trained with QEGCN for INT8 quantization perform as well as FP32 models in three most used datasets. Data quantization can significantly reduce the use of logical resources and energy consumption without reducing accuracy. Based on the SAGA-NN model, we improved the original algorithm to achieve parallelism at the edge level. Unlike previous work, we implement the pipeline structure for apply and gather operations at the edge level to achieve fine-grained parallelism. Using our framework, we generate accelerators for GCN models on a state-of-the-art FPGA platform and evaluate our designs. Compared to HyGCN, EnGN, and AWB-GCN, our work achieves 42.1x, 19.3x, 8.31x speedup and 11.6x, 8.1x, 41.68x energy savings on average, respectively.
C1 [Jin, Xi] Univ Sci & Technol China, State Key Lab Particle Detect & Elect, Hefei 230026, Peoples R China.
   Univ Sci & Technol China, Inst Microelect, Dept Phys, Hefei 230026, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS
RP Jin, X (corresponding author), Univ Sci & Technol China, State Key Lab Particle Detect & Elect, Hefei 230026, Peoples R China.
EM yuanwei501240@mail.ustc.edu.cn; tianteng@mail.ustc.edu.cn;
   wqz1998@mail.ustc.edu.cn; Jinxi@ustc.edu.cn
OI yuan, wei/0000-0001-9357-5716; Tian, Teng/0000-0002-0594-5957
FU Huawei Technologies Co., Ltd. [YBN2020035002]; Institute of
   Microelectronics, University of Science and Technology of China; State
   Key Laboratory of Particle Detection and Electronics, University of
   Science and Technology of China
FX This research was sponsored by Huawei Technologies Co., Ltd. under Grant
   YBN2020035002. The hardware platform was supported by Institute of
   Microelectronics and State Key Laboratory of Particle Detection and
   Electronics, University of Science and Technology of China. We sincerely
   thank the anonymous reviewers for their excellent and constructive
   feedback.
CR Auten A, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218751
   Beattie C., 2016, arXiv
   Cen Chen, 2022, IEEE Transactions on Circuits and Systems for Video Technology, V32, P240, DOI 10.1109/TCSVT.2021.3058098
   Chen J, 2017, ARXIV
   Chen J., 2018, ARXIV
   Fey M., 2019, ARXIV
   Fout A, 2017, ADV NEUR IN, V30
   Geng T, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P922, DOI 10.1109/MICRO50266.2020.00079
   Hamilton WL, 2017, ADV NEUR IN, V30
   Hong SP, 2011, ACM SIGPLAN NOTICES, V46, P267, DOI 10.1145/2038037.1941590
   Hung JR, 2021, ACM T RECONFIG TECHN, V14, DOI 10.1145/3470536
   Ji C, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102183
   Kaushik AM, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3439803
   Kiningham, 2020, P WORKSHOP RESOURCE
   Kipf TN, 2016, ARXIV
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   Lerer A., 2019, ARXIV PREPRINT ARXIV, P120
   Li JJ, 2021, INT S HIGH PERF COMP, P775, DOI 10.1109/HPCA51647.2021.00070
   Li KL, 2014, IEEE T PARALL DISTR, V25, P2867, DOI 10.1109/TPDS.2013.270
   Liang SW, 2021, IEEE T COMPUT, V70, P1511, DOI 10.1109/TC.2020.3014632
   Ling YH, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102110
   Ma LX, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P443
   Nagasaka Y, 2019, IEEE ACM INT SYMP, P231, DOI 10.1109/CCGRID.2019.00037
   Peng JW, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102329
   Shen L, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9206888
   Tailor S. A., 2020, ARXIV
   Tang XY, 2011, IEEE T COMPUT, V60, P1017, DOI 10.1109/TC.2010.117
   Vashishth S, 2019, ARXIV
   Velickovic Petar, 2018, INT C LEARN REPR
   Wang G., 2020, ARXIV
   Wang HW, 2021, KDD '21: PROCEEDINGS OF THE 27TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P1697, DOI 10.1145/3447548.3467247
   Wang JF, 2021, PROC CVPR IEEE, P1561, DOI 10.1109/CVPR46437.2021.00161
   Wang MX, 2019, 2019 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING AND THE 9TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING (EMNLP-IJCNLP 2019), P803
   Wieder Oliver, 2020, Drug Discov Today Technol, V37, P1, DOI 10.1016/j.ddtec.2020.11.009
   Wu C, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102257
   Wu S.-J., 2020, arXiv
   Yan MY, 2020, INT S HIGH PERF COMP, P15, DOI 10.1109/HPCA47549.2020.00012
   Yan MY, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P615, DOI 10.1145/3352460.3358318
   Yang YF, 2020, ANN I S COM, P419, DOI 10.1109/ISCA45697.2020.00043
   Zhang BY, 2021, ANN IEEE SYM FIELD P, P29, DOI 10.1109/FCCM51124.2021.00012
   Zhang BY, 2020, IEEE INT CONF ASAP, P61, DOI 10.1109/ASAP49362.2020.00019
   Zhao ZY, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9206770
   Zhou J., 2020, OPEN, V1, P57
   Zhou Z, 2021, DES AUT CON, P1009, DOI 10.1109/DAC18074.2021.9586181
   Zhu R., 2019, ARXIV
NR 45
TC 3
Z9 3
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102596
DI 10.1016/j.sysarc.2022.102596
EA JUN 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800003
DA 2024-07-18
ER

PT J
AU Chang, SS
   Sun, JH
   Hao, ZX
   Deng, QX
   Guan, N
AF Chang, Shuangshuang
   Sun, Jinghao
   Hao, Zhixiong
   Deng, Qingxu
   Guan, Nan
TI Computing exact WCRT for typed DAG tasks on heterogeneous multi-core
   processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous multi-cores; Typed DAG tasks; Satisfiability modulo
   theories; WCRT
ID PARALLEL TASKS; BOUNDS
AB Heterogeneous multi-core architectures achieve high performance and energy efficiency in real-time domain towards various applications. Most real-time parallel applications on heterogeneous multi-cores can be modeled as a typed directed acyclic graph (DAG) task, where the workload of each vertex is only allowed to execute on a particular type of core. Traditional worst-case response time (WCRT) analysis methods for these applications modeled as DAG are very pessimistic and impractical, i.e., there is a big gap between existing WCRT bounds and the exact WCRT. In this paper, we propose a satisfiability modulo theories-based method to exactly analyze the WCRT of the typed DAG task scheduled upon heterogeneous multi-cores. Experimental results show that our method can significantly improve the precision of the WCRT, and thus, dramatically increase the acceptance rate in the schedulability analysis.
C1 [Chang, Shuangshuang; Hao, Zhixiong; Deng, Qingxu] Northeastern Univ, Shenyang, Peoples R China.
   [Sun, Jinghao] Dalian Univ Technol, Dalian, Peoples R China.
   [Guan, Nan] City Univ Hong Kong, Hong Kong, Peoples R China.
C3 Northeastern University - China; Dalian University of Technology; City
   University of Hong Kong
RP Deng, QX (corresponding author), Northeastern Univ, Shenyang, Peoples R China.
EM dengqx@mail.neu.edu.cn
OI Guan, Nan/0000-0003-3775-911X; Deng, Qingxu/0000-0002-5185-6306
FU National Natural Science Foundation of China [62072085, U1908212];
   Liaoning Revitalization Talents Program [XLYC1902017]; Young Scien-tists
   Fund of the National Natural Science Foundation of China [62002173]
FX Acknowledgments This work is supported in part by the National Natural
   Science Foundation of China (No. 62072085, No. U1908212) , the Liaoning
   Revitalization Talents Program (No. XLYC1902017) , the Young Scien-tists
   Fund of the National Natural Science Foundation of China (No. 62002173)
   .
CR [Anonymous], 2021, ZYNQ 7000
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Barrett C.W., 2018, Handbook of Model Checking, P305, DOI DOI 10.1007/978-3-319-10575-8_11
   Baruah S, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P227, DOI [10.1109/RTSS.2016.21, 10.1109/RTSS.2016.030]
   Baruah S, 2015, DES AUT TEST EUROPE, P1323
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Casini D, 2018, REAL TIM SYST SYMP P, P421, DOI 10.1109/RTSS.2018.00056
   Chang SS, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101704
   Chen JJ, 2016, REAL-TIME SYST, V52, P833, DOI 10.1007/s11241-016-9255-2
   Chen P, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/33582360
   Corbett Peter., 1995, IPPS'95 Workshop on Input/Output in Parallel and Distributed Systems, P1
   Cordeiro D., 2010, 3 INT ICST C SIM TOO, P10
   De Moura L, 2011, COMMUN ACM, V54, P69, DOI 10.1145/1995376.1995394
   Fonseca J, 2016, INT SYM IND EMBED
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   Guan N., 2019, P 56 ANN DESIGN AUTO, P1
   Han ML, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101870
   Han ML, 2019, IEEE T PARALL DISTR, V30, P2567, DOI 10.1109/TPDS.2019.2916696
   Han ML, 2018, J SYST ARCHITECT, V90, P34, DOI 10.1016/j.sysarc.2018.08.004
   Houssam-Eddine Z, 2021, IEEE T COMPUT, V70, P1747, DOI 10.1109/TC.2020.3023169
   JAFFE JM, 1980, SIAM J COMPUT, V9, P541, DOI 10.1137/0209040
   Jiang X, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101742
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   Li J, 2017, REAL-TIME SYST, V53, P760, DOI 10.1007/s11241-017-9281-8
   Nasri M., 2019, PROC ECRTS, P21
   OpenMP Architecture Review Board, 2021, OpenMP Application Programming Interface Version 5.2
   Pathan R, 2018, IEEE T PARALL DISTR, V29, P915, DOI 10.1109/TPDS.2017.2777449
   Reinders James, 2007, Intel threading building blocks-outfitting C++ for multi-core processor parallelism
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Serrano M.A., 2018, Proceedings of the 55th Annual Design Automation Conference, P1
   Serrano MA, 2016, DES AUT TEST EUROPE, P1066
   Serrano MA, 2015, INT CONF COMPIL ARCH, P157, DOI 10.1109/CASES.2015.7324556
   Sinnen O, 2004, PARALLEL COMPUT, V30, P81, DOI 10.1016/j.parco.2003.09.002
   Sun JH, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218744
   Sun JH, 2019, IEEE REAL TIME, P169, DOI 10.1109/RTAS.2019.00022
   Sun JH, 2018, IEEE T COMPUT AID D, V37, P2200, DOI 10.1109/TCAD.2018.2857362
   Sun JH, 2017, REAL TIM SYST SYMP P, P92, DOI 10.1109/RTSS.2017.00016
   Ueter N, 2018, REAL TIM SYST SYMP P, P482, DOI 10.1109/RTSS.2018.00061
   Vargas R, 2015, DES AUT TEST EUROPE, P617
   Xie G., 2018, ACM T EMBED COMPUT S, V17, P1
   Xie GQ, 2017, IEEE T PARALL DISTR, V28, P3426, DOI 10.1109/TPDS.2017.2730876
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Yang KC, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P349, DOI 10.1145/2997465.2997486
   Yang T, 2019, J SYST ARCHITECT, V92, P1, DOI 10.1016/j.sysarc.2018.10.006
NR 47
TC 3
Z9 3
U1 7
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102385
DI 10.1016/j.sysarc.2021.102385
EA JAN 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200005
DA 2024-07-18
ER

PT J
AU Kumari, N
   Kar, J
   Naik, K
AF Kumari, Neha
   Kar, Jayaprakash
   Naik, Kshirasagar
TI PUA-KE: Practical User Authentication with Key Establishment and its
   Application in Implantable Medical Devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Authentication; Key-establishment; Controller; Implementable Medical
   Device
ID CERTIFIED PUBLIC KEYS; PROTOCOL; ENVIRONMENT; SCHEME
AB The use of Implantable Medical Devices (IMDs) in the arena of medical sciences have provided a quantum leap in network transformation by permitting and retrieving the technology on demand. However, with the constant progress of these devices with respect to wireless communication and the potential for outside caregiver to communicate wirelessly have increased its impact to security, and infringement in privacy of human beings. The Controller Device (CD) is one of the most important component in the IMD communication network. The patient's vitals are stored in a medical server through this device. The IMD monitors the physical phenomena such as heart rate and blood glucose level of the patient and transmits the information to the CD through some type of wireless communication media like Bluetooth, WiFi etc. Then the CD forwards the information to the cloud server using a access point. The data is stored for further analysis and decision making by the medical expert such as doctor, healthcare provider for the consultation. The users (doctors, patients, or the emergency response team) can access the data stored in the cloud server after a successful authentication. In this paper, we propose an efficient and lightweight secure authenticated key establishment protocol ( PUA-KE). The security is proven in random oracle model and the experimental analysis demonstrates that the proposed scheme achieves a lower computational time and communication overhead at 80-bit, 112-bit and 128-bit security level in comparison to existing such schemes.
C1 [Kumari, Neha; Kar, Jayaprakash] LNM Inst Informat Technol, Ctr Cryptog Cyber Secur & Digital Forens, Dept Comp Sci & Engn, Jaipur, Rajasthan, India.
   [Naik, Kshirasagar] Univ Waterloo, Dept Elect & Comp Engg, Waterloo, ON N2L 3G1, Canada.
C3 LNM Institute of Information Technology; University of Waterloo
RP Kar, J (corresponding author), LNM Inst Informat Technol, Ctr Cryptog Cyber Secur & Digital Forens, Dept Comp Sci & Engn, Jaipur, Rajasthan, India.
EM jayaprakashkar@lnmiit.ac.in
OI Kar, Jayaprakash/0000-0003-4800-4791
CR Alsuwaidi A., 2020, 2020 12 ANN UNDERGRA, DOI DOI 10.1109/URC49805.2020.9099192
   [Anonymous], 1993, P 13 ANN INT CRYPT C
   Blanchet B, 2008, J LOGIC ALGEBR PROGR, V75, P3, DOI 10.1016/j.jlap.2007.06.002
   Bradley Peter D., 2006, 2006 IEEE Biomedical Circuits and Systems Conference - Healthcare Technology (BioCas), P158, DOI 10.1109/BIOCAS.2006.4600332
   Challa S, 2018, IEEE CONSUM ELECTR M, V7, P57, DOI 10.1109/MCE.2017.2720193
   Ettus M., 2015, Opportunistic Spectrum Sharing and White Space Access: The Practical Reality, P3
   Gao ZG, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101857
   Gollakota S, 2011, ACM SIGCOMM COMP COM, V41, P2, DOI 10.1145/2043164.2018438
   Gorantla MC, 2007, LECT NOTES COMPUT SC, V4887, P277
   Hassan A, 2019, MOBILE NETW APPL, V24, P890, DOI 10.1007/s11036-018-1145-5
   He DB, 2017, IEEE SYST J, V11, P2590, DOI 10.1109/JSYST.2016.2544805
   He DB, 2015, MULTIMEDIA SYST, V21, P49, DOI 10.1007/s00530-013-0346-9
   He DB, 2015, IEEE INTERNET THINGS, V2, P72, DOI 10.1109/JIOT.2014.2360121
   He DB, 2015, IEEE COMMUN MAG, V53, P71, DOI 10.1109/MCOM.2015.7010518
   Hei XL, 2011, IEEE INFOCOM SER, P346, DOI 10.1109/INFCOM.2011.5935179
   Hossain MJ, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102077
   Hsieh WB, 2014, J SUPERCOMPUT, V70, P133, DOI 10.1007/s11227-014-1135-8
   Jang CS, 2011, WIREL COMMUN MOB COM, V11, P277, DOI 10.1002/wcm.884
   Kar J, 2020, J INF SECUR APPL, V54, DOI 10.1016/j.jisa.2020.102581
   Kar J, 2019, IEEE ACCESS, V7, P184207, DOI 10.1109/ACCESS.2019.2960291
   Li F., 2018, WIREL NETW, P1
   Li X, 2018, FUTURE GENER COMP SY, V83, P607, DOI 10.1016/j.future.2017.04.012
   Liao YP, 2013, FUTURE GENER COMP SY, V29, P886, DOI 10.1016/j.future.2012.03.017
   Lynn Ben., 2006, PBC LIB
   McCullagh N, 2005, LECT NOTES COMPUT SC, V3376, P262
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Ostad-Sharif A, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.3913
   Rasmussen KB, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P410
   Ravanbakhsh N, 2018, MULTIMED TOOLS APPL, V77, P55, DOI 10.1007/s11042-016-4208-2
   Siddiqi MA, 2021, IEEE ACCESS, V9, P80170, DOI 10.1109/ACCESS.2021.3083576
   Siddiqi MA, 2020, IEEE ACCESS, V8, P147948, DOI 10.1109/ACCESS.2020.3015686
   Sureshkumar V, 2020, J INF SECUR APPL, V53, DOI 10.1016/j.jisa.2020.102539
   Trivedi B., 2013, INT J APPL INF SYST, V5, P19, DOI DOI 10.5120/IJAIS13-450926
   Wang WM, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102024
   Xu FY, 2011, IEEE INFOCOM SER, P1862, DOI 10.1109/INFCOM.2011.5934987
   Zeng XJ, 2019, IEEE INTERNET THINGS, V6, P1506, DOI 10.1109/JIOT.2018.2847447
   Zheng YL, 1997, LECT NOTES COMPUT SC, V1294, P165
   Zhong H., 2018, 2018 IEEE International Magnetics Conference (INTERMAG), DOI 10.1109/INTMAG.2018.8508689
NR 38
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2021
VL 120
AR 102307
DI 10.1016/j.sysarc.2021.102307
EA OCT 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WN8RZ
UT WOS:000712035900003
DA 2024-07-18
ER

PT J
AU Lautenschlaeger, W
   Frick, F
   Christodoulopoulos, K
   Henke, T
AF Lautenschlaeger, Wolfram
   Frick, Florian
   Christodoulopoulos, Konstantinos
   Henke, Torben
TI A scalable factory backbone for multiple independent time-sensitive
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Time-sensitive networking; Industrial Ethernet; Network convergence;
   Time synchronization; Jitter; Time division multiplexing
AB Convergence of time-sensitive machine control networks as part of the operational technology (OT) with the ubiquitous information technology (IT) networks is an essential requirement for the ongoing digitalization of production. In this paper, we review the fundamental differences between both technologies, the challenges to be solved, existing and upcoming solutions like TSN and their limitations. Furthermore, we introduce an Ethernet extension for a backbone network at factory scale and line rates of 10 - 100Gbit/s. The backbone is intended to carry massive amounts of IT traffic together with the traffic of multiple independent OT networks at the precision of leading-edge field bus technologies in the sub-microsecond range. The backbone remains transparent and does not require changes to the attached OT sub-networks. We prove our claims by prototype measurements, interoperability tests and field trials.
C1 [Lautenschlaeger, Wolfram; Christodoulopoulos, Konstantinos] Nokia Bell Labs, Stuttgart, Germany.
   [Frick, Florian; Henke, Torben] Univ Stuttgart, ISW, Stuttgart, Germany.
C3 Nokia Corporation; University of Stuttgart
RP Lautenschlaeger, W (corresponding author), Nokia Bell Labs, Stuttgart, Germany.
EM wolfram.lautenschlaeger@nokia-bell-labs.com
OI Christodoulopoulos, Konstantinos/0000-0002-7241-366X
CR [Anonymous], 2001, NETWORK CALCULUS THE
   [Anonymous], 2019, FLEX ETHERNET IMPLEM
   [Anonymous], 2019, 61158 IEC
   [Anonymous], 2019, 617842 IEC
   [Anonymous], 2016, GENERIC FRAMING PROC
   [Anonymous], 1994, 1662 RFC IETF
   [Anonymous], 1999, 2615 RFC IETF
   Asynchronous Traffic Shaping, 8021QCR2020 IEEE
   Benzaoui N, 2018, DDN DETERMINISTIC DY
   Casado M, 2007, ACM SIGCOMM COMP COM, V37, P1, DOI 10.1145/1282427.1282382
   Christodoulopoulos K., 2020, P OFC
   CPRI Cooperation, 2019, ECPRI SPEC 2 0
   Craciunas S.S., 2016, IEEE 802 1QBV TIM SE
   DUTTWEIL.DL, 1972, AT&T TECH J, V51, P165, DOI 10.1002/j.1538-7305.1972.tb01909.x
   Hansson A, 2009, DES AUT TEST EUROPE, P250
   Hellmanns D., 2020, P 16 IEEE INT C FACT, P1
   IEEE Standard for Ethernet, 2018, 8023 IEEE
   IEEE Standard for Local and Metropolitan Area NetworksBridges and Bridged Networks, 8021Q2018 IEEE
   ITU-T, 2020, G 709 INT OPT TRANSP
   Kostrzewa A, 2016, ASIA S PACIF DES AUT, P719, DOI 10.1109/ASPDAC.2016.7428096
   Lautenschlaeger W, 2018, J OPT COMMUN NETW, V10, P1005, DOI 10.1364/JOCN.10.001005
   Specht J, 2016, PROC EUROMICR, P75, DOI 10.1109/ECRTS.2016.27
   Veisllari R, 2018, 2018 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC)
   Vlk M, 2020, IEEE T COMMUN, V68, P7023, DOI 10.1109/TCOMM.2020.3014105
NR 24
TC 3
Z9 3
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102277
DI 10.1016/j.sysarc.2021.102277
EA SEP 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500020
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Dharminder, D
   Kumar, U
   Gupta, P
AF Dharminder, Dharminder
   Kumar, Uddeshaya
   Gupta, Pratik
TI Edge based authentication protocol for vehicular communications without
   trusted party communication
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Authentication; Security; Privacy; Key agreement; Edge computing
ID SECURITY FRAMEWORK; SCHEME
AB Vehicular networking allows vehicles with sensing capabilities to carry out communication from vehicle to vehicle or with accessible roadside units. To attain effective communication in vehicular networking, we have proposed a hybrid technological solution in terms of vehicular edge computing (VEC) utilizing resources, cloud and edge server environment. The proposed architecture supports a frequent communication between a vehicle and a legitimate edge server without any trusted party communication. Both security and privacy are two key challenges in edge based vehicular communications due to the adoption of a real-time environment that is required to respond to hundreds of moving vehicles. This paper presents an edge computing-based framework for vehicular communication to ensure security, message integrity, and privacy. The presented framework attains all security attributes in the presence of active as well as passive adversaries. The formal security proof ensures its correctness and robustness. The analysis indicates that it is secure and efficient, being based on new edge computing framework as compared to general cloud computing framework.
C1 [Dharminder, Dharminder] Amrita Vishwa Vidyapeetham, Dept Math, Amrita Sch Engn, Chennai, Tamil Nadu, India.
   [Kumar, Uddeshaya] LNM Inst Informat Technol, Jaipur, Rajasthan, India.
   [Gupta, Pratik] Mandsaur Univ, Dept Math, Mandsaur, India.
C3 Amrita Vishwa Vidyapeetham; Amrita Vishwa Vidyapeetham Chennai; LNM
   Institute of Information Technology
RP Dharminder, D (corresponding author), Amrita Vishwa Vidyapeetham, Dept Math, Amrita Sch Engn, Chennai, Tamil Nadu, India.
EM c_dharminder@ch.amrita.edu; 18pmt004@lnmiit.ac.in;
   pratikgupta1810@gmail.com
RI Dharminder, Dharminder/AIA-7732-2022
OI gupta, pratik/0000-0001-8838-8449
CR Ali I, 2019, VEH COMMUN, V16, P45, DOI 10.1016/j.vehcom.2019.02.002
   Alzahrani B, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101779
   [Anonymous], 2019, ARXIV PREPRINT ARXIV
   Arif M, 2019, VEH COMMUN, V19, DOI 10.1016/j.vehcom.2019.100179
   Armando A, 2005, LECT NOTES COMPUT SC, V3576, P281
   Chang BJ, 2014, WIRELESS PERS COMMUN, V74, P731, DOI 10.1007/s11277-013-1318-2
   Chen CM, 2019, IEEE ACCESS, V7, P12047, DOI 10.1109/ACCESS.2019.2891105
   Chen YS, 2012, COMPUT MATH APPL, V63, P407, DOI 10.1016/j.camwa.2011.07.062
   Cui J, 2019, IEEE T INTELL TRANSP, V20, P1621, DOI 10.1109/TITS.2018.2827460
   Deng XH, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101778
   Dharminder D, 2021, IEEE SYST J, V15, P598, DOI 10.1109/JSYST.2020.2978015
   Dharminder Dharminder, INT J COMMUN SYST, Ve4116
   Dou CF, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101834
   Garg S, 2019, IEEE NETWORK, V33, P72, DOI 10.1109/MNET.2019.1800239
   He DB, 2018, IEEE SYST J, V12, P1621, DOI 10.1109/JSYST.2016.2633809
   Irshad A, 2016, KSII T INTERNET INF, V10, P5529, DOI 10.3837/tiis.2016.12.021
   JIA X, 2019, IEEE SYSTEMS J
   Jiang Q, 2018, IEEE NETWORK, V32, P28, DOI 10.1109/MNET.2018.1700347
   Khan WZ, 2019, FUTURE GENER COMP SY, V97, P219, DOI 10.1016/j.future.2019.02.050
   Kumar R, 2013, WIRELESS PERS COMMUN, V72, P315, DOI 10.1007/s11277-013-1016-0
   Lumini A, 2007, PATTERN RECOGN, V40, P1057, DOI 10.1016/j.patcog.2006.05.030
   Memon I, 2017, WIRELESS PERS COMMUN, V95, P3713, DOI 10.1007/s11277-017-4022-9
   Miller VS, 2004, J CRYPTOL, V17, P235, DOI 10.1007/s00145-004-0315-8
   Odelu V, 2017, FUTURE GENER COMP SY, V68, P74, DOI 10.1016/j.future.2016.09.009
   Olariu S, 2011, INT J PERVASIVE COMP, V7, P7, DOI 10.1108/17427371111123577
   Tehrani K, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101804
   Tsai JL, 2015, IEEE SYST J, V9, P805, DOI 10.1109/JSYST.2014.2322973
   Vijayakumar P, 2016, IEEE T INTELL TRANSP, V17, P1015, DOI 10.1109/TITS.2015.2492981
   Ying BD, 2017, IEEE T VEH TECHNOL, V66, P10626, DOI 10.1109/TVT.2017.2744182
   Ying BD, 2014, IEEE VTS VEH TECHNOL
   Ying BD, 2013, J NETW COMPUT APPL, V36, P1352, DOI 10.1016/j.jnca.2012.05.013
NR 31
TC 7
Z9 7
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102242
DI 10.1016/j.sysarc.2021.102242
EA JUL 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500009
DA 2024-07-18
ER

PT J
AU Zou, MH
   Zhou, JL
   Sun, J
   Wang, CL
   Kvatinsky, S
AF Zou, Minhui
   Zhou, Junlong
   Sun, Jin
   Wang, Chengliang
   Kvatinsky, Shahar
TI Improving Efficiency and Lifetime of Logic-in-Memory by Combining IMPLY
   andMAGIC Families
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memristor; In-memory computing; Logic in memory; Synthesize and mapping;
   Efficiency; Lifetime
AB Memristor-based memory computing has attracted much attention recently. By combining the storability and computability of memristor devices together, the memristor-based in-memory computing could break the so-called von Neumann bottleneck. Logic-in-memory (LIM) aims at implementing any computing task in memory. IMPLY family and MAGIC family are two of the most popular stateful logic families of LIM. The two families have their own respective advantages and disadvantages. However, there is few work combining the two family gates together in a same memristor crossbar. In this paper, we would present X-IMPLY family gates that eliminates the required external resistors of conventional IMPLY family gates. We then show by combining X-IMPLY and MAGIC family gates, the advantages of both logic families are exploited. At last, we evaluate the proposed method on state-of-art benchmarks. The results show, averagely, our method saves more than 15% of cell usage and is more than 22% faster and increases lifetime by more than 41% compared with MAGIC SIMPLER for different size constrains of crossbar row/column.
C1 [Zou, Minhui; Zhou, Junlong; Sun, Jin] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
   [Wang, Chengliang] Chongqing Univ, Sch Comp Sci, Chongqing 400044, Peoples R China.
   [Kvatinsky, Shahar] Technion Israel Inst Technol, Elect & Comp Engn, IL-3200003 Haifa, Israel.
C3 Nanjing University of Science & Technology; Chongqing University;
   Technion Israel Institute of Technology
RP Zhou, JL (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
EM zouminhui@njust.edu.cn; jlzhou@njust.edu.cn; sunj@njust.edu.cn;
   wangcl@cqu.edu.cn; shahar@ee.technion.ac.il
RI Zou, Minhui/KFB-9355-2024; SUN, JIN/GPX-9641-2022
OI Zou, Minhui/0000-0001-8330-8331; Wang, Chengliang/0000-0003-0877-1064;
   Kvatinsky, Shahar/0000-0001-7277-7271
FU National Natural Science Foundation of China [61672115, 61802185,
   61872185]; Natural Science Foundation of Jiangsu Province, China
   [BK20180470, BK20190447]; China Postdoctoral Science Foundation
   [2021T140327, 2020M680068]; Fundamental Research Funds for the Central
   Universities, China [30919011233, 30919011402]; Israel Science
   Foundation [1514/17]; National Trusted Embedded Software Engineering
   Technology Research Center (East China Normal University)
FX This work was supported by National Natural Science Foundation of China
   (61672115, 61802185, 61872185), Natural Science Foundation of Jiangsu
   Province, China (BK20180470, BK20190447), China Postdoctoral Science
   Foundation (2021T140327, 2020M680068), Fundamental Research Funds for
   the Central Universities, China (30919011233, 30919011402), National
   Trusted Embedded Software Engineering Technology Research Center (East
   China Normal University), and Israel Science Foundation (1514/17).
CR Amaru L., 2015, P INT WORKSH LOG SYN, P1
   Ben Hur R, 2017, ICCAD-IEEE ACM INT, P225, DOI 10.1109/ICCAD.2017.8203782
   Ben-Hur R, 2020, IEEE T COMPUT AID D, V39, P2434, DOI 10.1109/TCAD.2019.2931188
   Borghetti J, 2010, NATURE, V464, P873, DOI 10.1038/nature08940
   Burger J., 2013, REED MULLER, P31
   Cai Y, 2020, IEEE T COMPUT AID D, V39, P4707, DOI 10.1109/TCAD.2020.2977079
   Gupta S, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240811
   Hoffer B, 2020, IEEE T ELECTRON DEV, V67, P3115, DOI 10.1109/TED.2020.3001247
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Hsu LC, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101831
   Kim KM, 2019, IEEE T CIRCUITS-I, V66, P4348, DOI 10.1109/TCSI.2019.2926811
   Kvatinsky S, 2014, IEEE T CIRCUITS-II, V61, P895, DOI 10.1109/TCSII.2014.2357292
   Mishchenko Alan., 2012, ABC: A System for Sequential Synthesis and Verification
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mutlu O, 2019, MICROPROCESS MICROSY, V67, P28, DOI 10.1016/j.micpro.2019.01.009
   Tenace V, 2019, DES AUT TEST EUROPE, P372, DOI [10.23919/DATE.2019.8714939, 10.23919/date.2019.8714939]
   Thangkhiew PL, 2018, J SYST ARCHITECT, V89, P49, DOI 10.1016/j.sysarc.2018.07.002
   Xu Z, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101762
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Yao P, 2020, NATURE, V577, P641, DOI 10.1038/s41586-020-1942-4
   Zhenhua Zhu, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P83, DOI 10.1145/3386263.3407647
   Zhu ZH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317739
   Zhu ZH, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942111
NR 23
TC 2
Z9 2
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102232
DI 10.1016/j.sysarc.2021.102232
EA JUL 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500003
DA 2024-07-18
ER

PT J
AU Barve, YD
   Neema, H
   Kang, ZW
   Vardhan, H
   Sun, HY
   Gokhale, A
AF Barve, Yogesh D.
   Neema, Himanshu
   Kang, Zhuangwei
   Vardhan, Harsh
   Sun, Hongyang
   Gokhale, Aniruddha
TI EXPPO: EXecution Performance Profiling and Optimization for CPS
   Co-simulation-as-a-Service
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Resource management; Cyber-physical systems; Distributed simulation;
   Cloud computing; Latency-sensitive; Performance; Gang scheduling
ID PARALLEL; CLOUDS
AB A co-simulation may comprise several heterogeneous federates with diverse spatial and temporal execution characteristics. In an iterative time-stepped simulation, a federation exhibits the Bulk Synchronous Parallel (BSP) computation paradigm in which all federates perform local operations and synchronize with their peers before proceeding to the next round of computation. In this context, the lowest performing (i.e., slowest) federate dictates the progression of the federation logical time. One challenge in co-simulation is performance profiling for individual federates and entire federations. The computational resource assignment to the federates can have a large impact on federation performance. Furthermore, a federation may comprise federates located on different physical machines as is the case for cloud and edge computing environments. As such, distributed profiling and resource assignment to the federation is a major challenge for operationalizing the co-simulation execution at scale. This paper presents the Execution Performance Profiling and Optimization (EXPPO) methodology, which addresses these challenges by using execution performance profiling at each simulation execution step and for every federate in a federation. EXPPO uses profiling to learn performance models for each federate, and uses these models in its federation resource recommendation tool to solve an optimization problem that improves the execution performance of the co-simulation. Using an experimental testbed, the efficacy of EXPPO is validated to show the benefits of performance profiling and resource assignment in improving the execution runtimes of co-simulations while also minimizing the execution cost.
C1 [Barve, Yogesh D.; Neema, Himanshu; Kang, Zhuangwei; Vardhan, Harsh; Sun, Hongyang; Gokhale, Aniruddha] Vanderbilt Univ, 221 Kirkland Hall, Nashville, TN 37235 USA.
C3 Vanderbilt University
RP Barve, YD; Gokhale, A (corresponding author), Vanderbilt Univ, 221 Kirkland Hall, Nashville, TN 37235 USA.
EM yogesh.d.barve@vanderbilt.edu; a.gokhale@vanderbilt.edu
RI Vardhan, Harsh/KHZ-2765-2024; Kang, Zhuangwei/IRZ-1642-2023
OI Kang, Zhuangwei/0000-0002-2574-4271; Sun, Hongyang/0000-0002-4379-4467
FU National Institute of Standards and Technology [70NANB18H269]; AFOSR
   DDDAS [FA9550-18-1-0126]
FX We thank Dr. Thomas Roth from NIST for guidance and valuable early
   feedback on this work. This work was supported in part by the National
   Institute of Standards and Technology under award 70NANB18H269; and
   AFOSR DDDAS FA9550-18-1-0126. Official contribution of the National
   Institute of Standards and Technology; not subject to copyright in the
   United States. Certain commercial products are identified in order to
   adequately specify the procedure; this does not imply endorsement or
   recommendation by NIST, nor does it imply that such products are
   necessarily the best available for the purpose.
CR Amdahl G. M., 1967, P SPRING JOINT COMP, P483, DOI DOI 10.1145/1465482.1465560
   Barve Yogesh, 2018, 2018 IEEE International Science of Smart City Operations and Platforms Engineering in Partnership with Global City Teams Challenge (SCOPE-GCTC). Proceedings, P24, DOI 10.1109/SCOPE-GCTC.2018.00011
   Barve YD, 2020, I SYM OBJ-OR R-T D C, P184, DOI 10.1109/ISORC49007.2020.00040
   Barve YD, 2019, INT CONF CLOUD ENG, P211, DOI 10.1109/IC2E.2019.00035
   Barve YD, 2018, INT CONF UTIL CLOUD, P1, DOI 10.1109/UCC.2018.00009
   Berg B, 2017, P ACM MEAS ANAL COMP, V1, DOI 10.1145/3154499
   Bhattacharjee A, 2018, P IEEE I C SERV COMP, P237, DOI 10.1109/SCC.2018.00038
   Bienia C, 2008, I S WORKL CHAR PROC, P43
   Burns M.J., 2019, UCEF 1 0 0 ALPHA KIC
   Casini D., 2019, P 56 ANN DES AUT C 2, P1
   De Wael M., 2014, PPPJ '14, P39
   Docker, 2020, Docker swarm
   Foster I, 1999, INT WORKSH QUAL SERV, P27, DOI 10.1109/IWQOS.1999.766475
   Garibay-Martinez Ricardo, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P31, DOI 10.1109/SIES.2014.6871184
   Grinberg Miguel, 2018, Flask web development: developing web applications with python
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Hindman B., 2011, NSDI, V11, P295, DOI DOI 10.1016/0375-6505(85)90011-2
   Hu Y, 2020, FUTURE GENER COMP SY, V102, P562, DOI 10.1016/j.future.2019.08.025
   IEEE Standard for Modeling and Simulation (M&S), 2010, HIGH LEV ARCH HLA FR, DOI [10.1109/ieeestd.2000.92296, DOI 10.1109/IEEESTD.2000.92296]
   Kubernetes, 2020, Kubernetes: Production-grade container orchestration
   Li ZX, 2014, SIGSIM-PADS'14: PROCEEDINGS OF THE 2014 ACM CONFERENCE ON SIGSIM PRINCIPLES OF ADVANCED DISCRETE SIMULATION, P187, DOI 10.1145/2601381.2601390
   Lin XY, 2013, PROC INT CONF PARAL, P90, DOI 10.1109/ICPP.2013.18
   Liu XC, 2013, IEEE T PARALL DISTR, V24, P1874, DOI 10.1109/TPDS.2012.262
   Mace J, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190526
   Maróti M, 2014, PROCEDIA COMPUT SCI, V29, P2432, DOI 10.1016/j.procs.2014.05.227
   Merkel D., 2014, LINUX J, V2014, P2, DOI DOI 10.5555/2600239.2600241
   Opentracing, 2020, OP SPEC
   Palencia J. C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P328, DOI 10.1109/REAL.1999.818860
   Panigrahy R., 2011, HEURISTICS VECTOR BI
   Portico Portico, 2016, GITHUB REPOSITORY, DOI [10.1093/acrefore/9780199381135.013.5262, DOI 10.1093/ACREFORE/9780199381135.013.5262]
   Rehman K, 2019, IEEE/SICE I S SYS IN, P47, DOI [10.1109/SII.2019.8700423, 10.1109/sii.2019.8700423]
   Selvarani S., 2010, COMPUTATIONAL INTELL, P1, DOI DOI 10.1109/ICCIC.2010.5705847
   Shekhar S, 2017, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UTILITY AND CLOUD COMPUTING (UCC' 17), P187, DOI 10.1145/3147213.3149453
   Stillwell M, 2010, J PARALLEL DISTR COM, V70, P962, DOI 10.1016/j.jpdc.2010.05.006
   Taylor SJE, 2015, SIMUL-T SOC MOD SIM, V91, P648, DOI 10.1177/0037549715590594
   Williams TL, 2000, LECT NOTES COMPUT SC, V1800, P102
   Wiseman Y, 2003, IEEE T PARALL DISTR, V14, P581, DOI 10.1109/TPDS.2003.1206505
   Yadwadkar NJ, 2017, PROCEEDINGS OF THE 2017 SYMPOSIUM ON CLOUD COMPUTING (SOCC '17), P452, DOI 10.1145/3127479.3131614
   Zaheer S, 2019, J SUPERCOMPUT, V75, P7723, DOI 10.1007/s11227-019-02973-9
NR 39
TC 2
Z9 2
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102189
DI 10.1016/j.sysarc.2021.102189
EA JUL 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200014
OA Bronze
DA 2024-07-18
ER

PT J
AU Que, ZQ
   Noronha, DH
   Zhao, RZ
   Niu, XY
   Wilton, SJE
   Luk, W
AF Que, Zhiqiang
   Noronha, Daniel Holanda
   Zhao, Ruizhe
   Niu, Xinyu
   Wilton, Steven J. E.
   Luk, Wayne
TI In-circuit tuning of deep learning designs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; EDA; Deep learning; In-circuit tuning; Reconfigurable computing
AB This paper presents OTune, a novel overlay-based approach for rapid in-circuit debugging and tuning of Deep Neural Network (DNN) designs targeting Field-Programmable Gate Array (FPGA). We first propose overlay-based instruments that provide hardware profiling information to FPGA-based DNN developers for tuning and debugging their designs. Our instrumentation is optimized to take advantage of characteristics of the DNN application domain and traces useful information for in-circuit domain-specific development. Besides, a light-weight overlay-based DNN processing engine is implemented to support rapid word length tuning, which allows adjusting each DNN layer's datapath without time-consuming FPGA compilation. Furthermore, our approach enables tuning of FPGA-based DNN designs for edge systems, which would benefit developing adaptive learning systems. Evaluation results show that OTune can tune a fixed-point design to the same accuracy as a floating-point one with less than 4% added FPGA area.
C1 [Noronha, Daniel Holanda; Wilton, Steven J. E.] Univ British Columbia, Vancouver, BC, Canada.
   [Niu, Xinyu] Corerain Technol Ltd, Shanghai, Peoples R China.
   [Que, Zhiqiang; Zhao, Ruizhe; Luk, Wayne] Imperial Coll London, London, England.
C3 University of British Columbia; Imperial College London
RP Que, ZQ (corresponding author), Imperial Coll London, London, England.
EM z.que@imperial.ac.uk; danielhn@ece.ubc.ca; ruizhe.zhao15@imperial.ac.uk;
   xinyu.niu@corerain.com; stevew@ece.ubc.ca; w.luk@imperial.ac.uk
RI Que, Zhiqiang/HZM-0524-2023
OI Que, Zhiqiang/0000-0002-9263-6529
FU United Kingdom EPSRC [EP/L016796/1, EP/N031768/1, EP/P010040/1,
   EP/S030069/1]; Corerain; Xilinx; Intel
FX The support of the United Kingdom EPSRC (grant numbers EP/L016796/1,
   EP/N031768/1, EP/P010040/1, and EP/S030069/1) , Corerain, Xilinx and
   Intel is gratefully acknowledged.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Alwani M, 2016, INT SYMP MICROARCH
   [Anonymous], 2019, IEEE DES TEST
   Chen JS, 2019, P IEEE, V107, P1655, DOI 10.1109/JPROC.2019.2921977
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Fan HX, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P17, DOI 10.1109/FPT.2018.00014
   Goeders J, 2017, IEEE T COMPUT AID D, V36, P83, DOI 10.1109/TCAD.2016.2565204
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Howard A. G., 2017, ARXIV170404861
   Jamal A, 2018, I C FIELD PROG LOGIC, P403, DOI 10.1109/FPL.2018.00076
   Kroening D., 2016, Decision Procedures: an Algorithmic Point of View
   [李凡杰 Li Fanjie], 2016, [低温工程, Cryogenics], P1
   Mamalet Franck, 2012, Artificial Neural Networks and Machine Learning - ICANN 2012. 22nd International Conference on Artificial Neural Networks, P58, DOI 10.1007/978-3-642-33266-1_8
   Mametjanov A., 2015, IEEE 23 ANN INT S FI
   Misra J, 2010, NEUROCOMPUTING, V74, P239, DOI 10.1016/j.neucom.2010.03.021
   Noronha D.H., 2019, INT C FIELD PROGRAMM
   Noronha DH, 2017, PROC INT CONF RECON
   Noronha DH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P110, DOI 10.1145/3289602.3293922
   Posewsky T, 2018, MICROPROCESS MICROSY, V60, P151, DOI 10.1016/j.micpro.2018.04.004
   Que Z., 2019, ICCAD-IEEE ACM INT
   Que Z., 2020, 2020 INT C FIELD PRO
   Que ZQ, 2020, ANN IEEE SYM FIELD P, P10, DOI 10.1109/FCCM48280.2020.00011
   Que ZQ, 2019, IEEE INT CONF ASAP, P17, DOI 10.1109/ASAP.2019.00-42
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Simonyan K., 2014, CORR
   Tridgell S, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3359983
   Umuroglu Y, 2018, I C FIELD PROG LOGIC, P307, DOI 10.1109/FPL.2018.00059
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wang SQ, 2019, IEEE J SEL AREA COMM, V37, P1205, DOI 10.1109/JSAC.2019.2904348
   Wang XF, 2020, IEEE COMMUN SURV TUT, V22, P869, DOI 10.1109/COMST.2020.2970550
   Xia CW, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3368305
   Xiao QC, 2017, DES AUT CON, DOI 10.1145/3061639.3062244
   Xu C., 2017, P ACMSIGDA INT S FIE
   Zhang JH, 2019, COMPUT-AIDED CIV INF, V34, P991, DOI 10.1111/mice.12480
   Zhao RZ, 2017, LECT NOTES COMPUT SC, V10216, P255, DOI 10.1007/978-3-319-56258-2_22
   Zhao RZ, 2018, I C FIELD PROG LOGIC, P147, DOI 10.1109/FPL.2018.00033
NR 36
TC 0
Z9 0
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102198
DI 10.1016/j.sysarc.2021.102198
EA JUN 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200006
DA 2024-07-18
ER

PT J
AU Liu, WW
   Wu, HM
   Meng, TH
   Wang, R
   Wang, Y
   Xu, CZ
AF Liu, Weiwei
   Wu, Huaming
   Meng, Tianhui
   Wang, Rui
   Wang, Yang
   Xu, Cheng-Zhong
TI AucSwap: A Vickrey auction modeled decentralized cross-blockchain asset
   transfer
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Cross-chain; Asset swap; Vickrey auction
AB With the rapid development of blockchain technology, the cross-blockchain asset transfer has been in great demand. However, most existing cross-blockchain solutions encounter low efficiency problems due to the centralized features, unfriendly development environment, and difficulty in cooperation. This paper proposes an interaction protocol for secure and efficient cross-blockchain transfer process, wherein the cross-blockchain asset transfer is modeled as an auction process. We design our protocol by leveraging the atomic swap technology and Vickrey auction scheme to achieve efficient cross-blockchain asset transfer, without sacrificing the decentralized control. To achieve the transfer efficiency, we optimize the Vickrey auction scheme to share data within the auction and delivery process synchronously. This results in a efficient user information exchange. The experimental results show that not only can our protocol achieve compatibility, but it also incurs little communication overhead in high throughput. A cross-blockchain transfer process can be accomplished in average 4 rounds of interaction. The difference between the transaction completion time and the bid waiting time is less than 1 second. Besides, our protocol guarantees the exchange rate at a reasonable range. The ratio of the cross-blockchain exchange rate to the real exchange rate converges to 0.9 for approximately 200 participants. The transaction fee decreases sharply with the increase of the number of auction participants.
C1 [Liu, Weiwei; Meng, Tianhui; Wang, Rui; Wang, Yang] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen, Peoples R China.
   [Wu, Huaming] Tianjin Univ, Tianjin, Peoples R China.
   [Liu, Weiwei; Wang, Rui] Univ Chinese Acad Sci, Beijing, Peoples R China.
   [Xu, Cheng-Zhong] Univ Macau, State Key Lab IoTSC, Macau, Peoples R China.
   [Xu, Cheng-Zhong] Univ Macau, Dept Comp & Informat Sci, Macau, Peoples R China.
C3 Chinese Academy of Sciences; Shenzhen Institute of Advanced Technology,
   CAS; Tianjin University; Chinese Academy of Sciences; University of
   Chinese Academy of Sciences, CAS; University of Macau; University of
   Macau
RP Meng, TH (corresponding author), Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen, Peoples R China.
EM th.meng@siat.ac.cn
RI XU, CHENGZHONG/AAX-1707-2020; Wu, Huaming/F-1049-2019
OI XU, CHENGZHONG/0000-0001-9480-0356; Wu, Huaming/0000-0002-4761-9973
FU KeyArea Research and Development Program of Guangdong Province
   [2019B010137002]; National Key R&D Program of China [2018YFB1004804];
   Basic Research Program of Shenzhen [JCYJ20180302145731531]
FX This work is supported by the KeyArea Research and Development Program
   of Guangdong Province (2019B010137002) , National Key R&D Program of
   China (2018YFB1004804) and the Basic Research Program of Shenzhen
   (JCYJ20180302145731531) .
CR [Anonymous], 2006, COMBINAT AUCTIONS
   Binance, 2020, BIN EXCH LIBB
   Borkowski M., 2019, CROSS BLOCKCHAIN TEC
   Chen T, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1503, DOI 10.1145/3319535.3345664
   Dashkevich N, 2020, IEEE ACCESS, V8, P139918, DOI 10.1109/ACCESS.2020.3012295
   Decker Christian, 2015, Stabilization, Safety and Security of Distributed Systems. 17th International Symposium, SSS 2015. Proceedings: LNCS 9212, P3, DOI 10.1007/978-3-319-21741-3_1
   Dorofeyev M.A., 2018, EUROPEAN RES STUDIES, VXXI, P429, DOI DOI 10.35808/ERSJ/1073
   Dziembowski S, 2019, P IEEE S SECUR PRIV, P106, DOI 10.1109/SP.2019.00020
   Egger C, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P801, DOI 10.1145/3319535.3345666
   Gazi P, 2019, P IEEE S SECUR PRIV, P139, DOI 10.1109/SP.2019.00040
   Hari A, 2019, IEEE INFOCOM SER, P2368, DOI [10.1109/INFOCOM.2019.8737556, 10.1109/infocom.2019.8737556]
   Harz D, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1485, DOI 10.1145/3319535.3354221
   Herlihy M, 2018, PODC'18: PROCEEDINGS OF THE 2018 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, P245, DOI 10.1145/3212734.3212736
   Jiao Y., 2019, IEEE T PARALL DISTR
   Jin H, 2018, INT CON DISTR COMP S, P1203, DOI 10.1109/ICDCS.2018.00120
   Johnson S., 2019, ARXIV PREPRINT ARXIV
   Jovovic I., 2018, EAI, DOI [10.4108/eai.6-11-2018.2279695, DOI 10.4108/EAI.6-11-2018.2279695]
   Kaplan RM, 2011, ELECTRON COMMER R A, V10, P67, DOI 10.1016/j.elerap.2010.08.001
   Liu ZT, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P549, DOI 10.1145/3319535.3355503
   Nakamoto S., 2008, DECENT BUS REV, V21260, DOI https://bitcoin.org/bitcoin.pdf
   Norta A, 2019, IEEE CONF COMPUT, P319, DOI [10.1109/infcomw.2019.8845177, 10.1109/INFCOMW.2019.8845177]
   Noussair C, 2004, J ECON PSYCHOL, V25, P725, DOI 10.1016/j.joep.2003.06.004
   Pajooh HH, 2019, IEEE TRUST, P264, DOI 10.1109/TrustCom/BigDataSE.2019.00043
   Poon J., 2016, BITCOIN LIGHTNING NE
   Rodrigues B, 2019, PROCEEDINGS OF THE 2019 ACM SIGCOMM CONFERENCE POSTERS AND DEMOS (SIGCOMM '19), P39, DOI 10.1145/3342280.3342300
   Roughgarden T., 2016, Twenty Lectures on Algorithmic Game Theory, DOI DOI 10.1017/CBO9781316779309
   Sandholm T., 1996, ICMAS-96 Proceedings. Second International Conference on Multi-Agent Systems, P299
   Schulte S, 2019, LECT NOTES BUS INF P, V361, P3, DOI 10.1007/978-3-030-30429-4_1
   Shapley L., 1974, J MATH ECON, V1, P23, DOI DOI 10.1016/0304-4068(74)90033-0
   Siris VA, 2019, IEEE ACCESS, V7, P89948, DOI 10.1109/ACCESS.2019.2926880
   Thomas S., 2015, A Protocol for Interledger Payments
   VICKREY W, 1961, J FINANC, V16, P8, DOI 10.2307/2977633
   Wang JP, 2019, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P95
   Wood G., 2014, Ethereum project yellow paper, V151, P1
   Xu CH, 2019, IEEE T PARALL DISTR, V30, P870, DOI 10.1109/TPDS.2018.2871449
NR 35
TC 14
Z9 14
U1 3
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102102
DI 10.1016/j.sysarc.2021.102102
EA MAR 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Social Science Citation Index (SSCI)
SC Computer Science
GA SV1QI
UT WOS:000663599300009
DA 2024-07-18
ER

PT J
AU Islam, MM
   Khan, MTR
   Saad, MM
   Kim, D
AF Islam, Md Mahmudul
   Khan, Muhammad Toaha Raza
   Saad, Malik Muhammad
   Kim, Dongkyun
TI Software-defined vehicular network (SDVN): A survey on architecture and
   routing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Software-defined networking; VANET; Software-defined vehicular ad hoc
   networks; Architecture; Routing protocols
ID SDN; CHALLENGES; FUTURE
AB With the advances in automotive industry and telecommunication technologies, more and more vehicles are connected which paves the pathway to future intelligent transportation system (ITS). The safety of both the passengers and pedestrians has been a major concern in ITS. Vehicular ad hoc network (VANET) is a promising technology that can provide a wide range of services, such as safety, convenience, and infotainment for both the passengers and drivers. However, due to the dynamic nature of the vehicular environment, VANET has to deal with several challenges such as intermittent connectivity, provisioning of quality of service (QoS), and heterogeneity of applications. Moreover, the deployment of new services/protocols on a large-scale is a daunting task due to the inflexible architecture of VANET. The distinctive features of software-defined vehicular network (SDVN) such as programmability and flexibility leverages the vehicular network to satisfy the performance and management requirements of VANET. In this paper, we first present the taxonomy of SDVN architecture based on its modes of operation. Then we survey the state-of-the-art SDVN routing protocols and classify them based on different criteria. Finally, we highlight the challenges of current SDVNs.
C1 [Islam, Md Mahmudul; Khan, Muhammad Toaha Raza; Saad, Malik Muhammad; Kim, Dongkyun] Kyungpook Natl Univ, Sch Comp Sci & Engn, Daegu, South Korea.
C3 Kyungpook National University
RP Kim, D (corresponding author), Kyungpook Natl Univ, Sch Comp Sci & Engn, Daegu, South Korea.
EM mislam@knu.ac.kr; toaha@knu.ac.kr; maliksaad@knu.ac.kr;
   dongkyun@knu.ac.kr
RI Saad, Malik/ABF-9433-2021
OI , Malik Muhammad Saad/0000-0003-1721-4681; Islam, Md.
   Mahmudul/0000-0003-4298-1655
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education [2016R1D1A3B01015510]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education (2016R1D1A3B01015510) .
CR Abolhasan M, 2015, IEEE NETWORK, V29, P32, DOI 10.1109/MNET.2015.7166188
   Abugabah A, 2020, IEEE ACCESS, V8, P62334, DOI 10.1109/ACCESS.2020.2983204
   Adbeb T, 2020, INT J ADV COMPUT SC, V11, P706
   Akhunzada A, 2017, IEEE COMMUN MAG, V55, P110, DOI 10.1109/MCOM.2017.1601158
   Alioua A, 2018, WIRELESS PERS COMMUN, V101, P2255, DOI 10.1007/s11277-018-5815-1
   Alzahrani B, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101779
   Andras V., 2010, MODELING TOOLS NETWO, P35, DOI DOI 10.1007/978-3-642-12331-3_3
   [Anonymous], 2016, ARXIV161104012
   [Anonymous], 2010, MATLAB, Version 7.10.0 (R2010a)
   Baihong Dong, 2016, 2016 12th International Conference on Mobile Ad-Hoc and Sensor Networks (MSN). Proceedings, P207, DOI 10.1109/MSN.2016.041
   Behrisch M., 2011, P SIMUL 2011 3 INT C, P1
   Bhatia J, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.4005
   Bozkaya E, 2015, IEEE GLOBE WORK
   Caria M, 2016, IEEE T NETW SERV MAN, V13, P381, DOI 10.1109/TNSM.2016.2585759
   Chahal M, 2019, COMPUT NETW, V161, P32, DOI 10.1016/j.comnet.2019.06.008
   Chahal M, 2017, SUSTAIN CITIES SOC, V35, P830, DOI 10.1016/j.scs.2017.07.007
   Chengcheng Wang, 2019, 2019 IEEE 21st International Conference on High Performance Computing and Communications; IEEE 17th International Conference on Smart City; IEEE 5th International Conference on Data Science and Systems (HPCC/SmartCity/DSS). Proceedings, P2580, DOI 10.1109/HPCC/SmartCity/DSS.2019.00361
   Correia S, 2017, IEEE COMMUN MAG, V55, P80, DOI 10.1109/MCOM.2017.1601105
   Deshang Kong, 2020, ICIAI 2020: Proceedings of the 2020 the 4th International Conference on Innovation in Artificial Intelligence, P200, DOI 10.1145/3390557.3394324
   Di Mauro A, 2019, IEEE IC COMP COM NET, DOI [10.1109/icccn.2019.8847120, 10.1109/vtcfall.2019.8891465]
   Farhady H, 2015, COMPUT NETW, V81, P79, DOI 10.1016/j.comnet.2015.02.014
   Gao YS, 2018, IEEE ACCESS, V6, P73774, DOI 10.1109/ACCESS.2018.2884708
   Ge XH, 2017, IEEE COMMUN MAG, V55, P87, DOI 10.1109/MCOM.2017.1601144
   Ghafoor H, 2018, IEEE SENS J, V18, P1761, DOI 10.1109/JSEN.2017.2788014
   Hartenstein H, 2008, IEEE COMMUN MAG, V46, P164, DOI 10.1109/MCOM.2008.4539481
   He Z., 2016, 2016 IEEE 84 VEH TEC, P1, DOI DOI 10.1109/VTCFALL.2016.7881215
   He ZJ, 2016, IEEE SENS J, V16, P7342, DOI 10.1109/JSEN.2016.2562699
   He ZJ, 2016, IEEE NETWORK, V30, P10, DOI 10.1109/MNET.2016.7513858
   Hu F, 2014, IEEE COMMUN SURV TUT, V16, P2181, DOI 10.1109/COMST.2014.2326417
   Huang XM, 2017, IEEE WIREL COMMUN, V24, P55, DOI 10.1109/MWC.2017.1600387
   Jaballah W. B., 2019, ARXIV190404577
   Ji X, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON INTERNET OF THINGS (ITHINGS) AND IEEE GREEN COMPUTING AND COMMUNICATIONS (GREENCOM) AND IEEE CYBER, PHYSICAL AND SOCIAL COMPUTING (CPSCOM) AND IEEE SMART DATA (SMARTDATA), P276, DOI 10.1109/iThings-GreenCom-CPSCom-SmartData.2016.70
   Karakus M, 2017, J NETW COMPUT APPL, V80, P200, DOI 10.1016/j.jnca.2016.12.019
   Kaur G, 2014, INT CONF COMP COMMUN
   Kazmi A, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON CLOUD ENGINEERING WORKSHOP (IC2EW), P42, DOI 10.1109/IC2EW.2016.12
   Kirkpatrick K, 2013, COMMUN ACM, V56, P16, DOI 10.1145/2500468.2500473
   Kreutz D, 2015, P IEEE, V103, P14, DOI 10.1109/JPROC.2014.2371999
   Ku Ian, 2014, 2014 13th Annual Mediterranean Ad Hoc Networking Workshop (MED-HOC-NET), P103, DOI 10.1109/MedHocNet.2014.6849111
   Liu JQ, 2017, IEEE COMMUN MAG, V55, P94, DOI 10.1109/MCOM.2017.1601150
   Liu K, 2019, IEEE COMMUN MAG, V57, P41, DOI 10.1109/MCOM.2019.1800772
   Liu YC, 2015, IEEE ICC, P6559, DOI 10.1109/ICC.2015.7249370
   Liyanage KSK, 2019, COMPUT NETW, V152, P167, DOI 10.1016/j.comnet.2019.01.040
   Lu Z., 2012, UNLOCKING POWER OPNE, DOI [10.1017/CBO9780511667572, DOI 10.1017/CBO9780511667572]
   Mahmood A, 2019, FUTURE INTERNET, V11, DOI 10.3390/fi11030070
   McKeown N, 2008, ACM SIGCOMM COMP COM, V38, P69, DOI 10.1145/1355734.1355746
   Mendiola A, 2017, IEEE COMMUN SURV TUT, V19, P918, DOI 10.1109/COMST.2016.2633579
   Nunes BAA, 2014, IEEE COMMUN SURV TUT, V16, P1617, DOI 10.1109/SURV.2014.012214.00180
   Qi WJ, 2020, IEEE T VEH TECHNOL, V69, P7723, DOI 10.1109/TVT.2020.2990174
   Qi WJ, 2018, IEEE ACCESS, V6, P28213, DOI 10.1109/ACCESS.2018.2837870
   R.P. Team, 2014, RYU SDN FRAM ENGL ED
   Rehman S., 2013, Wireless Networking and Communications, P29
   Sadio O, 2020, IEEE T VEH TECHNOL, V69, P842, DOI 10.1109/TVT.2019.2950426
   Seçinti G, 2017, IEEE COMMUN MAG, V55, P135, DOI 10.1109/MCOM.2017.1601186
   Sudheer KK, 2017, GLOBECOM 2017 2017 I, P1, DOI [10.1109/GLOCOM.2017.8254597, DOI 10.1109/GLOCOM.2017.8254597]
   Sudheera K. L. K., 2018, P IEEE INT C COMM IC, P1
   Toor Y, 2008, IEEE COMMUN SURV TUT, V10, P74, DOI 10.1109/COMST.2008.4625806
   Toufga S, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20061701
   Tsai PW, 2018, IEEE SYST J, V12, P3958, DOI 10.1109/JSYST.2018.2798060
   Wang C, 2018, IEEE INTERNET THINGS, V5, P3513, DOI 10.1109/JIOT.2018.2812210
   Xia WF, 2015, IEEE COMMUN SURV TUT, V17, P27, DOI 10.1109/COMST.2014.2330903
   Yaqoob I, 2017, IEEE COMMUN MAG, V55, P128, DOI 10.1109/MCOM.2017.1601183
   You ZY, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9224734
   Zhao LL, 2019, PREP BIOCHEM BIOTECH, V49, P360, DOI 10.1080/10826068.2019.1573193
   Zhao L, 2021, IEEE INTEL TRANSP SY, V13, P217, DOI 10.1109/MITS.2019.2953557
   Zhao L, 2019, IEEE ICC
   Zhu M, 2015, IET C P, V32, DOI [10.1049/cp.2015.0222, DOI 10.1049/CP.2015.0222]
   Zhu M, 2015, LECT NOTES COMPUT SC, V9204, P788, DOI 10.1007/978-3-319-21837-3_77
NR 67
TC 33
Z9 33
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101961
DI 10.1016/j.sysarc.2020.101961
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100016
DA 2024-07-18
ER

PT J
AU Mosteo, AR
   Lorente, MT
AF Mosteo, Alejandro R.
   Lorente, Maria-Teresa
TI Exploring the boundaries of Ada syntax with functional-style iterators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Iterator pattern; Pull framework; Containers; Ada 2012
AB Functional-style iterators are present in many popular languages as a way of processing data in several connected steps, in a safe and readable manner. By contrast, Ada started providing general iterators only with its 2012 revision, in a way not directly intended for sequential composition. This paper presents a functional iterators library design inspired by the standard Rust iterators and the RxAda reactive extensions. This library is used as a case study for the limitations in implementing higher-kinded types in current Ada, and how currently proposed extensions for the 202X revision might change the situation.
C1 [Mosteo, Alejandro R.] Inst Invest Ingn Aragon I3A, C Mariano Esquillor S-N, Zaragoza 50018, Spain.
   [Mosteo, Alejandro R.] Ctr Univ Def Zaragoza CUD, Ctra Huesca S-N, Zaragoza 50090, Spain.
   [Lorente, Maria-Teresa] Univ Sheffield, Nat Robot Lab, Pam Liversidge Bldg, Sheffield S1 3JD, S Yorkshire, England.
C3 University of Sheffield
RP Mosteo, AR (corresponding author), Ctr Univ Def Zaragoza CUD, Ctra Huesca S-N, Zaragoza 50090, Spain.
EM amosteo@unizar.es
OI Mosteo, Alejandro R./0000-0001-7853-3622
FU Government of Spain Ministry of Science and Innovation
   [DPI2016-76676-R-AEI/FEDER-UE, PID2019105390RBI00]; Government of Aragon
   [DGAT45_20R]; Centro Universitario de la Defensa de Zaragoza
   [CUD2019-05, CUD202014]
FX This work has been supported by the Government of Spain Ministry of
   Science and Innovation projects DPI2016-76676-R-AEI/FEDER-UE and
   PID2019105390RBI00, Government of Aragon project DGAT45_20R and Centro
   Universitario de la Defensa de Zaragoza projects CUD2019-05 and
   CUD202014.
CR Ada Rapporteur Group, 2011, AI12 0215 2 IMPLICIT
   Ada Rapporteur Group, 2018, AI12 0189 1 LOOP BOD
   Ada Rapporteur Group, 2011, AI05 0139 2 SYNT SUG
   Barnes J.G.P., 2006, RATIONALE ADA 2005
   Briot E., 2015, TRAITS BASED CONTAIN
   Java 8 API, 2014, JAVA STREAM INTERFAC
   Kloda T, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101824
   Maglie Andrea, 2016, REACTIVE JAVA PROGRA, P1
   Meijer E., 2010, FIT FUN IDEAS THOUGH
   Michael P, 2018, ACM SIGPLAN HIST PRO
   Mosteo A.R, 2019, ADA 2012 FUNCTIONAL
   Mosteo AR, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101784
   Mosteo AR, 2017, LECT NOTES COMPUT SC, V10300, P153, DOI 10.1007/978-3-319-60588-3_10
   Reznik M, 2019, LIGHTWEIGHT ITERATOR
   Rust API, 2017, RUST ITERATOR INTERF
   Sljivo I, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101765
   Taft T, 2019, ADA RFC USE DOTNOTAT
   Urma RG., 2014, JAVA 8 ACTION LAMBDA
   Wadler P., 1995, Advanced Functional Programming. First International Spring School on Advanced Functional Programming Techniques. Tutorial Text, P24
NR 19
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102039
DI 10.1016/j.sysarc.2021.102039
EA FEB 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100001
DA 2024-07-18
ER

PT J
AU Rani, R
   Kumar, N
   Khurana, M
   Kumar, A
   Barnawi, A
AF Rani, Ridhima
   Kumar, Neeraj
   Khurana, Meenu
   Kumar, Ashok
   Barnawi, Ahmed
TI Storage as a service in Fog computing : A systematic review
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fog computing; Storage-as-a-service; Secure storage; Cloud computing;
   IoT
ID DATA AGGREGATION SCHEME; RESOURCE-ALLOCATION; ENCRYPTION SCHEME;
   ACCESS-CONTROL; PRIVACY; SECURE; EDGE; EFFICIENT; INTERNET;
   DEDUPLICATION
AB Uses of Internet of things (IoT) devices and sensors have increased to a great extent in recent years. In order to facilitate computational and storage needs of low powered end devices for time-sensitive applications such as data analytic, which use IoT devices and sensors to get their work done, a new programming paradigm "Fog computing"has come into existence. Storage and processing capabilities of Fog Computing are similar to that of cloud computing. In addition to this, it facilitates in bringing these services closer to the edge of the network near to low powered end devices. Keeping in view the drawbacks of cloud computing, this article presents a comprehensive review on storage-as-a-service at Fog layer. It elaborates the scope and contribution of keeping storage closer to edge of the network. The article also classifies the current scenario in secure storage as a service near the edge of the network. Further, it discusses about the benefits of implementing storage at Fog layer.
C1 [Rani, Ridhima; Khurana, Meenu; Kumar, Ashok] Chitkara Univ, Inst Engn & Technol, Rajpura, Punjab, India.
   [Kumar, Neeraj] Thapar Inst Engn & Technol, Patiala, Punjab, India.
   [Kumar, Neeraj] Univ Petr & Energy Studies, Sch Comp Sci, Dehra Dun, Uttarakhand, India.
   [Kumar, Neeraj; Barnawi, Ahmed] King Abdulaziz Univ, Jeddah, Saudi Arabia.
C3 Chitkara University, Punjab; Thapar Institute of Engineering &
   Technology; University of Petroleum & Energy Studies (UPES); King
   Abdulaziz University
RP Kumar, N (corresponding author), Thapar Inst Engn & Technol, Patiala, Punjab, India.; Kumar, N (corresponding author), Univ Petr & Energy Studies, Sch Comp Sci, Dehra Dun, Uttarakhand, India.; Kumar, N (corresponding author), King Abdulaziz Univ, Jeddah, Saudi Arabia.
EM ridhima.rani@chitkara.edu.in; neeraj.kumar@thapar.edu;
   meenu.khurana@chitkara.edu.in; ashok.kr@chitkara.edu.in;
   ambarnawi@kau.edu.sa
RI Khurana, Meenu/IZD-6923-2023; Khurana, Meenu/AAI-8753-2021; Barnawi,
   Ahmed/AGZ-1217-2022; Kumar, Ashok/HHS-3562-2022; Rani,
   Ridhima/AAU-2508-2021; Kumar, Neeraj/L-3500-2016; University,
   Chitkara/AAZ-3040-2021
OI Khurana, Meenu/0000-0001-6515-7939; Khurana, Meenu/0000-0001-6515-7939;
   Barnawi, Ahmed/0000-0003-0516-8331; Kumar, Ashok/0000-0003-3279-5111;
   Rani, Ridhima/0000-0001-6064-2273; Kumar, Neeraj/0000-0002-3020-3947;
   University, Chitkara/0000-0003-3776-7136
CR Aazam M, 2015, INT CON ADV INFO NET, P687, DOI 10.1109/AINA.2015.254
   Abdul W, 2017, IEEE ACCESS, V5, P5531, DOI 10.1109/ACCESS.2017.2693438
   Alli AA, 2019, INTERNET THINGS-NETH, V7, DOI 10.1016/j.iot.2019.100070
   Alrawais A, 2017, IEEE ACCESS, V5, P9131, DOI 10.1109/ACCESS.2017.2705076
   [Anonymous], 2009, INFORM SOFTWARE TECH
   [Anonymous], 2007, J SYST SOFTWARE
   [Anonymous], 2014, DIGIT INVEST
   [Anonymous], 2017, J NETW COMPUT APPL
   Basudan S, 2017, IEEE INTERNET THINGS, V4, P772, DOI 10.1109/JIOT.2017.2666783
   Bedi RK, 2019, J SUPERCOMPUT, V75, P3264, DOI 10.1007/s11227-018-2304-y
   Bitam S, 2018, ENTERP INF SYST-UK, V12, P373, DOI 10.1080/17517575.2017.1304579
   Bittencourt LF, 2017, IEEE CLOUD COMPUT, V4, P26, DOI 10.1109/MCC.2017.27
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Cahyani NDW, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.3855
   Chiang M, 2017, IEEE COMMUN MAG, V55, P18, DOI 10.1109/MCOM.2017.7901470
   Dastjerdi AV, 2016, COMPUTER, V49, P112, DOI 10.1109/MC.2016.245
   Dastjerdi Amir Vahid, 2016, Internet of Things, P61, DOI [10.1016/B978 -0-12-805395-9.00004-6. arXiv: 1601.02752, DOI 10.1016/B978-0-12-805395-9.00004-6.ARXIV:1601.02752]
   Dave, 2017, 2017 8 INT C COMP CO, P1
   Enokido T, 2017, INT J WEB GRID SERV, V13, P145, DOI 10.1504/IJWGS.2017.083382
   Firdhous M., 2014, Proceedings of the Third International Conference on Informatics Applications, P8
   Fu JS, 2018, IEEE T IND INFORM, V14, P4519, DOI 10.1109/TII.2018.2793350
   Garg S, 2018, IEEE NETWORK, V32, P42, DOI 10.1109/MNET.2018.1700286
   Gope P, 2019, IEEE CONSUM ELECTR M, V8, P10, DOI 10.1109/MCE.2019.2892285
   Guan YG, 2018, IEEE NETWORK, V32, P106, DOI 10.1109/MNET.2018.1700250
   Guan ZT, 2019, J NETW COMPUT APPL, V125, P82, DOI 10.1016/j.jnca.2018.09.019
   Hassan K, 2019, LECT NOTE DATA ENG, V25, P431, DOI 10.1007/978-3-030-02613-4_38
   He DB, 2017, IEEE T SMART GRID, V8, P2411, DOI 10.1109/TSG.2017.2720159
   He DBA, 2016, WIREL NETW, V22, P491, DOI 10.1007/s11276-015-0983-3
   Hu PF, 2017, IEEE INTERNET THINGS, V4, P1143, DOI 10.1109/JIOT.2017.2659783
   Jiang F, 2017, IEEE INTERNET THINGS, V4, P1537, DOI 10.1109/JIOT.2017.2677975
   Jiang YH, 2018, FUTURE GENER COMP SY, V78, P720, DOI 10.1016/j.future.2017.01.026
   Kang Kai, 2016, Journal of China Universities of Posts and Telecommunications, V23, P56, DOI 10.1016/S1005-8885(16)60021-3
   Kaur K, 2018, IEEE COMMUN MAG, V56, P44, DOI 10.1109/MCOM.2018.1700622
   Khalid T, 2021, INT J COMMUN SYST, V34, DOI 10.1002/dac.4181
   Khan A., 2019, IEEE T SUST COMPUT, P1
   Koo D, 2018, FUTURE GENER COMP SY, V78, P739, DOI 10.1016/j.future.2017.01.024
   Kumar N, 2017, IEEE COMMUN MAG, V55, P14, DOI 10.1109/MCOM.2017.1600228CM
   Kunal S, 2019, SECUR PRIVACY, V2, DOI 10.1002/spy2.72
   Kwon H, 2019, PEER PEER NETW APPL, V12, P850, DOI 10.1007/s12083-018-0682-9
   Liu XM, 2018, FUTURE GENER COMP SY, V78, P825, DOI 10.1016/j.future.2017.03.018
   Liu YX, 2020, FUTURE GENER COMP SY, V105, P932, DOI 10.1016/j.future.2017.05.029
   Liu ZL, 2017, INT J DISTRIB SENS N, V13, DOI 10.1177/1550147717692586
   Lu R, 2017, IEEE ACCESS, V5, P3302, DOI 10.1109/ACCESS.2017.2677520
   Madsen H, 2013, INT CONF SYST SIGNAL, P43
   Mollah MB, 2017, IEEE CLOUD COMPUT, V4, P34, DOI 10.1109/MCC.2017.9
   Mück TR, 2017, IEEE T MULTI-SCALE C, V3, P25, DOI 10.1109/TMSCS.2016.2627541
   Mukherjee M, 2017, IEEE ACCESS, V5, P19293, DOI 10.1109/ACCESS.2017.2749422
   Ni JB, 2020, IEEE T DEPEND SECURE, V17, P581, DOI 10.1109/TDSC.2018.2791432
   NINGNING S, 2016, CHINA COMMUN, V13, P156, DOI DOI 10.1109/CC.2016.7445510
   Nishio T., 2013, Proceedings of the first international workshop on Mobile cloud computing networking, P19
   Noura H, 2019, AD HOC NETW, V94, DOI 10.1016/j.adhoc.2019.101937
   NSFC under Grant, CLOUD FOG COMP REV C
   Okay FY, 2018, COMPAT POW ELECTR, DOI 10.1109/CPE.2018.8372598
   Peter N., 2015, International Journal of Emerging Technology and Advanced Engineering, V5, P266
   Puthal D, 2018, IEEE COMMUN MAG, V56, P60, DOI 10.1109/MCOM.2018.1700795
   Qu C, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18092784
   Sharma PK, 2019, IEEE T IND INFORM, V15, P4197, DOI 10.1109/TII.2018.2887101
   Shu Y., 2018, 2018 IEEE 23 INT WOR, P1
   Simha Anantha., 2016, RESOURCE CONSTRAINED
   Singh SP, 2019, J SUPERCOMPUT, V75, P2070, DOI 10.1007/s11227-018-2701-2
   Sun Limin., 2016, FOG COMPUTING FOCUSI
   Tassone CFR, 2017, J FORENSIC SCI, V62, P1197, DOI 10.1111/1556-4029.13431
   Tian H, 2019, J NETW COMPUT APPL, V127, P59, DOI 10.1016/j.jnca.2018.12.004
   Tsoukalas, 2016, IET C P, V107
   Vasilakos Athanasios V., 2017, FUTURE GENER COMP SY
   Viejo A, 2019, AD HOC NETW, V82, P113, DOI 10.1016/j.adhoc.2018.08.002
   Wang BY, 2018, VEH TECHNOL CONFE
   Wang HQ, 2018, FUTURE GENER COMP SY, V78, P712, DOI 10.1016/j.future.2017.02.032
   Wang QX, 2017, IEEE ACCESS, V5, P4018, DOI 10.1109/ACCESS.2017.2678510
   Wang T, 2019, IEEE INTERNET THINGS, V6, P4272, DOI 10.1109/JIOT.2018.2875915
   Wang T, 2018, FUTURE GENER COMP SY, V83, P208, DOI 10.1016/j.future.2017.12.036
   Wang T, 2018, IEEE TETCI, V2, P3, DOI 10.1109/TETCI.2017.2764109
   Wang ZW, 2018, FUTURE GENER COMP SY, V87, P679, DOI 10.1016/j.future.2017.12.001
   Yan J., 2019, SOFT COMPUT, P1
   Yang RP, 2018, FUTURE GENER COMP SY, V78, P799, DOI 10.1016/j.future.2017.05.035
   Yin LX, 2018, IEEE T IND INFORM, V14, P4712, DOI 10.1109/TII.2018.2851241
   Yu ZX, 2018, FUTURE GENER COMP SY, V78, P763, DOI 10.1016/j.future.2017.01.025
   Zhang G., 2018, 2018 IEEE international conference on communications (ICC), P1, DOI DOI 10.1109/ICC.2018.8422316
   Zhang JH, 2020, SOFT COMPUT, V24, P5561, DOI 10.1007/s00500-018-3593-z
   Zhang P, 2018, IEEE COMMUN MAG, V56, P144, DOI 10.1109/MCOM.2018.1700333
   Zhang P, 2018, FUTURE GENER COMP SY, V78, P753, DOI 10.1016/j.future.2016.12.015
   Zuo C, 2018, FUTURE GENER COMP SY, V78, P730, DOI 10.1016/j.future.2016.10.028
NR 82
TC 17
Z9 18
U1 2
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102033
DI 10.1016/j.sysarc.2021.102033
EA FEB 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100018
DA 2024-07-18
ER

PT J
AU Yang, SM
   Le Nours, S
   Real, MM
   Pillement, S
AF Yang, Simei
   Nours, Sebastien Le
   Real, Maria Mendez
   Pillement, Sebastien
TI 0-1 ILP-based run-time hierarchical energy optimization for
   heterogeneous cluster-based multi/many-core systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 0-1 ILP; Run-time management; Energy efficiency; Task mapping;
   Per-cluster DVFS
ID RESOURCE; MANAGEMENT; TASKS
AB Heterogeneous cluster-based multi/many-core platforms are on the edge, delivering high computing and energy-efficient embedded systems. These platforms support Dynamic Voltage/Frequency Scaling (DVFS), allowing to change the voltage/frequency levels for each cluster independently. Mapping dynamic applications on such platforms at run-time is a tedious task. This article presents a 0-1 Integer Linear Programming (ILP) based run-time management approach that aims to optimize the overall system energy. The proposed approach adopts a hierarchical management organization. A global management strategy determines application-to cluster assignments and setups the cluster frequency configurations. A local management strategy determines task-to-core mapping in each cluster to minimize resource usage. Our approach achieves optimized solutions with reduced complexity and shows good scalability on different platform sizes. The experimental results show that, compared with the state-of-the-art approaches of similar complexity, the proposed global management strategy can reduce the average power consumption of the overall system by 80.3%. The experiment also demonstrates that resource minimization in the local management can significantly impact global management decisions, and thereby further reducing overall average power by up to 60.72%.
C1 [Yang, Simei; Nours, Sebastien Le; Real, Maria Mendez; Pillement, Sebastien] Univ Nantes, CNRS, IETR, UMR 6164, F-44000 Nantes, France.
C3 Centre National de la Recherche Scientifique (CNRS); CNRS - Institute
   for Engineering & Systems Sciences (INSIS); Nantes Universite
RP Yang, SM (corresponding author), Univ Nantes, CNRS, IETR, UMR 6164, F-44000 Nantes, France.
EM yangsimei2016@gmail.com
RI Sebastien, Pillement/K-8457-2017
OI Sebastien, Pillement/0000-0002-9160-2896; MENDEZ REAL,
   Maria/0000-0002-9336-9936; YANG, Simei/0000-0002-0130-8176
FU China Scholarship Council [201606380135]
FX This work was supported by China Scholarship Council under contract
   number 201606380135.
CR Ali H, 2018, IEEE ACCESS, V6, P75110, DOI 10.1109/ACCESS.2018.2882941
   [Anonymous], 2019, EXYNOS 5 OCTA 5422
   Aydin H., 2003, Proceedings International Parallel and Distributed Processing Symposium, DOI 10.1109/IPDPS.2003.1213225
   Benini L, 2008, LECT NOTES COMPUT SC, V5366, P470, DOI 10.1007/978-3-540-89982-2_41
   Butko Anastasiia, 2019, ARXIV PREPRINT ARXIV
   Martins ALD, 2019, J SYST ARCHITECT, V97, P416, DOI 10.1016/j.sysarc.2019.01.006
   Hsiu PC, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2829946
   Hsu CH, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P275, DOI 10.1109/LPE.2001.945416
   Kanduri A., 2018, DESIGN AUTOMATION C, P1
   Khdr H, 2017, IEEE T COMPUT, V66, P488, DOI 10.1109/TC.2016.2595560
   Kim YG, 2018, IEEE T PARALL DISTR, V29, P2388, DOI 10.1109/TPDS.2018.2822683
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Lionel T., 2010, TRENDS CHALLENGES MU, P1
   Mandal SK, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3386359
   Mei J, 2013, MICROPROCESS MICROSY, V37, P99, DOI 10.1016/j.micpro.2012.11.002
   Muthukaruppan TS, 2013, DES AUT CON
   Pagani S, 2017, IEEE T PARALL DISTR, V28, P1315, DOI 10.1109/TPDS.2016.2623616
   Petrucci V, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2566618
   Quan W, 2016, DES AUTOM EMBED SYST, V20, P311, DOI 10.1007/s10617-016-9179-z
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Singh AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057267
   Singh AK, 2016, IEEE T COMPUT AID D, V35, P72, DOI 10.1109/TCAD.2015.2446938
   Singh AK, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P175
   Tariq Umair Ullah, 2020, Future Generation Computer Systems, V111, P1, DOI 10.1016/j.future.2020.04.028
   Tariq UU, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3336121
   Yang SM, 2019, CONF DESIGN ARCHIT, P29, DOI [10.1109/DASIP48288.2019.9049177, 10.1109/dasip48288.2019.9049177]
   Zahaf HE, 2017, J SYST ARCHITECT, V74, P46, DOI 10.1016/j.sysarc.2017.01.002
NR 27
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102035
DI 10.1016/j.sysarc.2021.102035
EA FEB 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100012
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Bansal, S
   Bansal, RK
   Arora, K
AF Bansal, Savina
   Bansal, Rakesh Kumar
   Arora, Kiran
TI Energy-cognizant scheduling for preference-oriented fixed-priority
   real-time tasks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic voltage scaling; Energy management; Fixed-priority;
   Preference-oriented; Rate-monotonic; Real-time tasks; Task scheduling
ID RELIABILITY; DUPLICATION; SYSTEMS; MANAGEMENT; ALGORITHM
AB Energy management is one of the crucial design issues when executing real-time applications with stringent timing requirements. Dynamic slowdown of processor voltage if accompanied with processor shutdown method, helps in better saving energy. Traditionally, energy management has been applied to real-time scheduling algorithms that prioritize tasks based on timing parameters only, however, recently applications having tasks with different execution-preferences on the same computing unit found significant importance in various areas. In this paper, dynamic voltage scaling (DVS) and dynamic power management (DPM) techniques are used for energy management while scheduling preference-oriented fixed-priority periodic real-time tasks. Preference-oriented energy-aware rate-monotonic scheduling (PER) and preference-oriented extended energy-aware rate-monotonic scheduling (PEER) algorithms are proposed that maximize energy savings while fulfilling preference-value of tasks. Extensive simulations show that PER and PEER outperforms in terms of energy savings when compared to several related studies.
C1 [Bansal, Savina; Bansal, Rakesh Kumar] MRSPTU, Dept Elect & Commun Engn, Giani Zail Singh Campus Coll Engn & Technol, Bathinda, Punjab, India.
   [Arora, Kiran] IK Gujral Punjab Tech Univ, Kapurthala, Punjab, India.
   [Arora, Kiran] Baba Hira Singh Bhattal Inst Engn & Technol, Dept Comp Sci & Engn, Sangrur, Punjab, India.
C3 I. K. Gujral Punjab Technical University
RP Arora, K (corresponding author), IK Gujral Punjab Tech Univ, Kapurthala, Punjab, India.
EM savina.bansal@gmail.com; drrakeshkbansal@gmail.com;
   erkiranarora@gmail.com
RI Arora, Kiran/AAM-7196-2021; Bansal, Savina/B-7082-2017; Bansal, Rakesh
   Kumar/AAM-2187-2021; Arora, Kiran/ABH-8068-2020
OI Bansal, Savina/0000-0001-7483-1841; Arora, Kiran/0000-0003-1522-6347
CR AlEnawy TA, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P213
   Anderson JH, 2004, INT CON DISTR COMP S, P428, DOI 10.1109/ICDCS.2004.1281609
   Anderson JH, 2003, PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, PROCEEDINGS, P430
   [Anonymous], [No title captured]
   [Anonymous], 2008, CUT DATA CTR CARBON
   Arora K, 2018, PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE CONFLUENCE 2018 ON CLOUD COMPUTING, DATA SCIENCE AND ENGINEERING, P658, DOI 10.1109/CONFLUENCE.2018.8442584
   Awan MA, 2011, EUROMICRO, P92, DOI 10.1109/ECRTS.2011.17
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Aydin H, 2001, EUROMICRO, P225, DOI 10.1109/EMRTS.2001.934038
   Aydin H, 2006, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2006.48
   Balasubramanian Jaiganesh, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P69, DOI 10.1109/RTAS.2010.30
   Bansal S, 2005, J PARALLEL DISTR COM, V65, P479, DOI 10.1016/j.jpdc.2004.11.006
   Bansal S, 2002, LECT NOTES COMPUT SC, V2552, P52
   Bansal S, 2003, IEEE T PARALL DISTR, V14, P533, DOI 10.1109/TPDS.2003.1206502
   Bansal S, 2006, PARALLEL COMPUT, V32, P759, DOI 10.1016/j.parco.2006.08.004
   Begam R, 2016, J SYST ARCHITECT, V69, P1, DOI 10.1016/j.sysarc.2016.07.005
   Bini E, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550994
   Burd T. D., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P288, DOI 10.1109/HICSS.1995.375385
   Chen JJ, 2007, IEEE IC CAD, P289, DOI 10.1109/ICCAD.2007.4397279
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Davis R, 1995, IEEE REAL TIME, P100, DOI 10.1109/REAL.1995.495200
   Devadas V, 2012, IEEE T COMPUT, V61, P31, DOI 10.1109/TC.2010.248
   Guo YF, 2017, J SYST ARCHITECT, V78, P68, DOI 10.1016/j.sysarc.2017.06.008
   Guo YF, 2015, J SYST ARCHITECT, V61, P127, DOI 10.1016/j.sysarc.2014.12.001
   Han QS, 2014, REAL-TIME SYST, V50, P592, DOI 10.1007/s11241-014-9210-z
   Haque MA, 2017, IEEE T PARALL DISTR, V28, P813, DOI 10.1109/TPDS.2016.2600595
   Haque MA, 2015, SUSTAIN COMPUT-INFOR, V6, P81, DOI 10.1016/j.suscom.2014.05.001
   Huang K, 2009, IEEE DECIS CONTR P, P6224, DOI 10.1109/CDC.2009.5400034
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Kaur N, 2017, CONCURRENT ENG-RES A, V25, P276, DOI 10.1177/1063293X16679001
   Kaur N, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.4124
   Kaur N, 2016, MULTIAGENT GRID SYST, V12, P239, DOI 10.3233/MGS-160252
   Kim W, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P393
   Lee CH, 2004, REAL TIM SYST SYMP P, P319
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Li KQ, 2016, J PARALLEL DISTR COM, V95, P15, DOI 10.1016/j.jpdc.2016.02.006
   Li TT, 2018, J SYST ARCHITECT, V89, P118, DOI 10.1016/j.sysarc.2018.08.003
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu YH, 2004, REAL TIM SYST SYMP P, P336
   Long QX, 2020, NAT MED, V26, P845, DOI 10.1038/s41591-020-0897-1
   Mei J, 2013, MICROPROCESS MICROSY, V37, P99, DOI 10.1016/j.micpro.2012.11.002
   Ministry for Primary Industries, AMD EMB G SER LX
   Moghaddas V, 2016, MICROPROCESS MICROSY, V45, P208, DOI 10.1016/j.micpro.2016.05.005
   Niu LW, 2017, J SYST ARCHITECT, V78, P30, DOI 10.1016/j.sysarc.2017.06.004
   Peng C, 2018, REAL-TIME SYST, V54, P91, DOI 10.1007/s11241-017-9290-7
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Pollack FJ, 1999, INT SYMP MICROARCH, P2
   Qadi A, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P52, DOI 10.1109/REAL.2003.1253253
   Quan G, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274867
   Rowe A, 2010, IEEE T IND INFORM, V6, P265, DOI 10.1109/TII.2010.2052106
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   Venkatachalam V, 2005, ACM COMPUT SURV, V37, P195, DOI 10.1145/1108956.1108957
   Wang C, 2016, IEEE T PARALL DISTR, V27, P3242, DOI 10.1109/TPDS.2016.2528978
   Wang XR, 2010, IEEE T IND INFORM, V6, P302, DOI 10.1109/TII.2010.2051232
   Wei TQ, 2008, IEEE T PARALL DISTR, V19, P1511, DOI 10.1109/TPDS.2008.127
   Wei TQ, 2012, J SYST SOFTWARE, V85, P1386, DOI 10.1016/j.jss.2012.01.020
   Weiser M., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P13
   Xeon R, XEON SILV 4209T PROC
   Xia Q, 2018, REAL TIM SYST SYMP P, P135, DOI 10.1109/RTSS.2018.00023
   Xu Y, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317927
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhang YW, 2018, J SYST ARCHITECT, V83, P12, DOI 10.1016/j.sysarc.2017.11.004
   Zhao BX, 2010, IEEE T IND INFORM, V6, P316, DOI 10.1109/TII.2010.2051970
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhong XL, 2007, IEEE T COMPUT, V56, P358, DOI 10.1109/TC.2007.48
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
NR 69
TC 9
Z9 9
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101743
DI 10.1016/j.sysarc.2020.101743
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400013
DA 2024-07-18
ER

PT J
AU Liang, YR
   Li, YP
   Cao, Q
   Ren, F
AF Liang, Yanrong
   Li, Yanping
   Cao, Qiang
   Ren, Fang
TI VPAMS: Verifiable and practical attribute-based multi-keyword search
   over encrypted cloud data
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud storage; Multi-keyword search; Verification; k-nearest neighbor
   (k-NN)
AB With fast development of cloud storage, people increasingly outsource their files to the cloud server. To protect the confidentiality of outsourced files, files often are encrypted before outsourced. However, the accurate location and search on encrypted files will be greatly limited. This paper mainly considers how to realize an accurate multikeyword fine-grained search on the encrypted files. Firstly, we use multiple keywords and an improved k-nearest neighbor (k-NN) technology to improve the search accuracy. Secondly, our scheme can protect the privacy of the file keyword indexes and the search queries and further preserve the privacy of outsourced files and users. Thirdly, unlike other existing multi-keyword search schemes without considering the verification and decryption of search results, the data users in our scheme not only can check whether the returned files contain multiple queried keywords, but also can realize the authorized decryption of the search files by using attribute-based encryption. Finally, performance evaluations show the time costs of our search algorithm is a constant value and independent of the number of user attributes. Therefore, our scheme is more efficient and practical.
C1 [Liang, Yanrong; Li, Yanping; Ren, Fang] Shaanxi Normal Univ, Sch Math & Informat Sci, Xian 710119, Shaanxi, Peoples R China.
   [Cao, Qiang] Beijing Univ Posts & Telecommun, Sch Cyberspace Secur, Beijing 100876, Peoples R China.
C3 Shaanxi Normal University; Beijing University of Posts &
   Telecommunications
RP Li, YP (corresponding author), Shaanxi Normal Univ, Sch Math & Informat Sci, Xian 710119, Shaanxi, Peoples R China.
EM Liangyr@snnu.edu.cn; lyp@snnu.edu.cn; scq@bupt.edu.cn;
   renfang@snnu.edu.cn
RI Cao, Qiang/AAX-9884-2021
OI Cao, Qiang/0000-0002-1957-3007
FU National Natural Science Fundation of China [61802243, 61602232,
   61572246]; Key R&D Program in industry field of Shaanxi Province
   [2019GY-013]; Fundamental Research Funds for the Central Universities
   [GK201002037, GK201903011]
FX This work are partly supported by the National Natural Science Fundation
   of China [grant numbers 61802243, 61602232, 61572246], the Key R&D
   Program in industry field of Shaanxi Province[grant numbers 2019GY-013],
   the Fundamental Research Funds for the Central Universities [grant
   numbers GK201002037, GK201903011].
CR Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Cao Q., 2019, CERTIFICATELESS CONJ, P115
   Cao Q, 2020, WORLD WIDE WEB, V23, P959, DOI 10.1007/s11280-019-00671-3
   Chaudhari P, 2021, IEEE T CLOUD COMPUT, V9, P753, DOI 10.1109/TCC.2019.2892116
   Cheruku H., 2018, RANKED SEARCH ENCRYP, P341
   Cramer R., 2006, PRACTICAL PUBLIC KEY
   Ding C., 2018, RES KEYWORD SEARCHAB
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Fan YQ, 2017, 2017 IEEE SECOND INTERNATIONAL CONFERENCE ON DATA SCIENCE IN CYBERSPACE (DSC), P441, DOI 10.1109/DSC.2017.36
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Gür KD, 2019, IEEE T COMPUT, V68, P570, DOI 10.1109/TC.2018.2874479
   Li HW, 2020, IEEE T CLOUD COMPUT, V8, P484, DOI 10.1109/TCC.2017.2769645
   Li JH, 2015, IEEE ASME INT C ADV, P1, DOI 10.1109/AIM.2015.7222499
   Miao YB, 2019, IEEE T SERV COMPUT, V12, P772, DOI 10.1109/TSC.2018.2823309
   Miao YB, 2018, PEER PEER NETW APPL, V11, P287, DOI 10.1007/s12083-016-0487-7
   Peng TY, 2018, IEEE ACCESS, V6, P21924, DOI 10.1109/ACCESS.2018.2828404
   Qiu S, 2017, SCI CHINA INFORM SCI, V60, DOI 10.1007/s11432-015-5449-9
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Wong WK, 2009, ACM SIGMOD/PODS 2009 CONFERENCE, P139
   Wu A, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18072158
   Yin H, 2019, IEEE ACCESS, V7, P5682, DOI 10.1109/ACCESS.2018.2889754
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
   Zheng XY, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101666
NR 24
TC 23
Z9 26
U1 3
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101741
DI 10.1016/j.sysarc.2020.101741
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400001
DA 2024-07-18
ER

PT J
AU Dong, P
   Jiang, Z
   Burns, A
   Ding, Y
   Ma, J
AF Dong, Pan
   Jiang, Zhe
   Burns, Alan
   Ding, Yan
   Ma, Jun
TI Build real-time communication for hybrid dual-OS system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB In automotive/avionic/robot systems, consolidating multiple domains on a powerful SoC is an important trend. From the perspectives of safety and security, each of these domains must execute independently with a self-governed Operating System (OS). Such systems are termed as hybrid multi-OS systems. Generally, in a commonly used hybrid dual-OS system, a real-time OS (RTOS) and a general-purpose OS (GPOS) are integrated to satisfy different requirements. Inter-OS communication is the key to such systems. Specifically, services are often requested by tasks in RTOS from GPOS, but it is challenging to satisfy the requirements on time efficiency and predictability in RTOS, due to the uncertainty in communication maintenance and the time-sharing policy of the GPOS. Current existing approaches can not provide predictable time guarantees to the circumstances.
   This paper aims to build a time predictable and secure RPC mechanism (i.e., the primary and critical communication unit in a hybrid multi-OS system). On the foundation of a detailed analysis of the time delays in each phase of a RPC from RTOS to GPOS, we point out the drawbacks in conventional RPC mechanisms and propose an effective model and some methods to guarantee the predictability in all the phases of RPC.
   Furthermore, a real-time RPC scheme (termed RTRG-RPC) is proposed and applied to our ready-built TrustZone-based consolidation system (i.e., TZDKS). RTRG-RPC achieves accurate time control through three mechanisms: SGI (Software Generate Interrupt) message transforming, interrupt handler RPC servicing, and priority-swapping. Evaluations show that RTRG-RPC can achieve real-time predictability and managed priority inversion. Moreover, the design of RTRG-RPC also provides lightweight and essential protection on the security, without violation of the efficiency.
C1 [Dong, Pan; Jiang, Zhe; Burns, Alan] Univ York, Comp Sci Dept, York YO10 5GH, N Yorkshire, England.
   [Dong, Pan; Ding, Yan; Ma, Jun] Natl Univ Def Technol, Coll Comp Sci & Technol, Changsha, Hunan, Peoples R China.
C3 University of York - UK; National University of Defense Technology -
   China
RP Jiang, Z (corresponding author), Univ York, Comp Sci Dept, York YO10 5GH, N Yorkshire, England.
EM zhe.jiang@york.ac.uk
RI Jiang, Zhe/AAW-7581-2020
OI Jiang, Zhe/0000-0002-8509-3167; Ma, Jun/0000-0003-2258-0854
FU National Natural Science Foundation of China [61602492, 61872444,
   61502510]
FX This work is supported by the National Natural Science Foundation of
   China (61602492, 61872444, 61502510). Much of the work reported in this
   paper took place while the first author was visiting the University of
   York.
CR AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Audsley Neil., 2017, 29 EUR C REAL TIM SY
   Berger R., 2015, THINK AACT       JUL
   Cerqueira F., 2013, P 9 ANN WORKSH OP SY, P19
   Cheng HW, 2010, 2010 14TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE 2010), P331
   Dong P, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P59, DOI 10.1109/RTCSA.2018.00016
   Du D, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P671, DOI 10.1145/3307650.3322218
   ENGLANDER I., 2009, ARCHITECTURE COMPUTE
   Haase Christoph, 2013, CONCUR 2013 - Concurrency Theory. 24th International Conference, CONCUR 2013. Proceedings: LNCS 8052, P319, DOI 10.1007/978-3-642-40184-8_23
   Hao C., 2012, J COMPUT RES DEV, V5
   Jiang Z., 2018, THESIS
   Jiang Z, 2019, REAL TIM SYST SYMP P, P326, DOI 10.1109/RTSS46320.2019.00037
   Jiang Z, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3309765
   Jiang Z, 2018, IEEE REAL TIME, P75, DOI 10.1109/RTAS.2018.00013
   Komaromy D., 2018, TECHNICAL REPORT
   Li WH, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P375, DOI 10.1145/2749469.2750406
   Meng XY, 2018, P INT COMP SOFTW APP, P829, DOI 10.1109/COMPSAC.2018.00141
   Namiki, 2013, INT J ADV COMPUT SCI, V3
   Pinto S., 2017, LIPICS LEIBNIZ INT P, V76
   Pinto S, 2017, IEEE COMPUT ARCHIT L, V16, P158, DOI 10.1109/LCA.2016.2617308
   Prisaznuk P. J., 2008, DIG AV SYST C DASC I, P1
   Qiang Yu, 2011, 2011 IEEE International Conference on Robotics and Biomimetics (ROBIO), P2301, DOI 10.1109/ROBIO.2011.6181641
   Sangorrin D., 2013, INF MEDIA TECHNOL, V8, P1
   Santos N, 2014, ACM SIGPLAN NOTICES, V49, P67, DOI 10.1145/2541940.2541949
   Shen D., 2015, Exploiting TrustZone on Android
   Vahidi A., 2013, P WORKSH EMB SYST SE, P4
   Vilanova L, 2017, PROCEEDINGS OF THE TWELFTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS 2017), P16, DOI 10.1145/3064176.3064197
   Wei HX, 2014, IEEE INT CONF ROBOT, P2482, DOI 10.1109/ICRA.2014.6907205
   Weibo Liu, 2011, Journal of Networks, V6, P662, DOI 10.4304/jnw.6.4.662-669
   Zhang Q, 2015, 2015 IEEE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, P261, DOI 10.1109/CLOUD.2015.43
   Zhe J., 2019, BUILD MIXED CRITICAL
NR 31
TC 10
Z9 11
U1 0
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101774
DI 10.1016/j.sysarc.2020.101774
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LZ3XG
UT WOS:000541160800008
DA 2024-07-18
ER

PT J
AU Zhang, YT
   Yu, J
   Lu, L
   Li, ZY
   Meng, Z
AF Zhang, Yitian
   Yu, Jiong
   Lu, Liang
   Li, Ziyang
   Meng, Zhao
TI L-Heron: An open-source load-aware online scheduler for Apache Heron
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Big data; Stream processing; Apache Heron; Task scheduling; Load
   balancing
ID STREAM; MODEL
AB Apache Heron has emerged as a promising Data Stream Processing System (DSPS). However, it lacks intelligent scheduling strategy, which results in significant performance degradation for streaming applications in certain scenarios. In this paper, we first illustrate the inefficiencies and challenges of Heron default scheduling in current practice through experimental observations and analysis. Motivated by our observations, we propose L-Heron, an online scheduler based on Heron, which has the following features: (i) based on runtime information, it can improve the data processing efficiency by using the load-aware online scheduling, which heuristically minimizes the overall communication overhead by identifying the traffic load; (ii) it is load aware, which can effectively balance the workload of a topology to avoid heavy performance loss caused by overloading of worker nodes; (iii) it provides an online scheduling interface that is transparent to users, which allows users to focus on their scheduling logic and easily deploy them to the system. Additionally, we have evaluated L-Heron on well-known example topologies and a realistic application. Extensive experimental results show that the effectiveness of L-Heron is consistent among multiple metrics including the system completion latency, inter-node traffic, CPU utilization and throughput, with respect to Heron and recent related work.
C1 [Zhang, Yitian; Yu, Jiong; Meng, Zhao] Xinjiang Univ, Sch Software, Urumqi 830008, Peoples R China.
   [Yu, Jiong; Li, Ziyang] Xinjiang Univ, Sch Informat Sci & Engn, Urumqi 830046, Peoples R China.
   [Lu, Liang] Civil Aviat Univ China, Sch Comp Sci & Technol, Tianjin 300300, Peoples R China.
C3 Xinjiang University; Xinjiang University; Civil Aviation University of
   China
RP Zhang, YT (corresponding author), Xinjiang Univ, Sch Software, Urumqi 830008, Peoples R China.
EM yitian.z@foxmail.com; yujiong@xju.edu.cn; luliang19891108@gmail.com;
   frank160714@gmail.com; mengzhao_sweet@163.com
RI Lu, Liang/KCK-7148-2024
OI Lu, Liang/0000-0003-1154-1892
FU National Natural Science Foundation of China [61562086, 61562078,
   61862060]; Science and Technology Support Project of Ministry of
   National Science and Technology of China [2015BAH02F01]; Natural Science
   Foundation of Xinjiang Uygur Autonomous Region of China [2017D01A20]
FX The authors are grateful to the anonymous referees for their insightful
   suggestions and comments. This work is partially supported by National
   Natural Science Foundation of China [Grant Nos. 61562086, 61562078,
   61862060], Science and Technology Support Project of Ministry of
   National Science and Technology of China [Grant No. 2015BAH02F01] and
   Natural Science Foundation of Xinjiang Uygur Autonomous Region of China
   [Grant No. 2017D01A20].
CR Abadi DJ, 2003, VLDB J, V12, P120, DOI 10.1007/s00778-003-0095-z
   Amini Lisa., 2006, Proceedings of the 4th inter- national workshop on Data mining standards, services and platforms, DMSSP '06, P27
   Aniello Leonardo, 2013, 7 ACM INT C DISTR EV, P207
   [Anonymous], 2011, PROC USENIX C NETWOR
   Arunarani AR, 2019, FUTURE GENER COMP SY, V91, P407, DOI 10.1016/j.future.2018.09.014
   Carbone P., 2015, IEEE DATA ENG B, V36, P28, DOI DOI 10.1109/IC2EW.2016.56
   Cardellini Valeria, 2017, ACM SIGMETRICS Performance Evaluation Review, V44, P11, DOI 10.1145/3092819.3092823
   Cardellini V., 2016, P 10 ACM INT C DISTR, P69
   Chatzistergiou A., 2014, Proceedings of the 23rd ACM International Conference on Conference on Information and Knowledge Management, P1579, DOI DOI 10.1145/2661829.2661882
   Chintapalli S, 2016, IEEE SYM PARA DISTR, P1789, DOI 10.1109/IPDPSW.2016.138
   CHU WW, 1980, COMPUTER, V13, P57, DOI 10.1109/MC.1980.1653419
   Eidenbenz R., 2016, Proc. IEEE INFOCOM, P1
   Eskandari L, 2018, FUTURE GENER COMP SY, V89, P617, DOI 10.1016/j.future.2018.07.011
   Fischer L, 2015, PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, P124, DOI 10.1109/BigData.2015.7363749
   Fu MS, 2017, PROC INT CONF DATA, P1165, DOI 10.1109/ICDE.2017.161
   Fu TZJ, 2015, INT CON DISTR COMP S, P411, DOI 10.1109/ICDCS.2015.49
   García-Valls M, 2018, J SYST ARCHITECT, V91, P83, DOI 10.1016/j.sysarc.2018.05.007
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Hidalgo N, 2017, J SYST SOFTWARE, V127, P205, DOI 10.1016/j.jss.2016.06.010
   Kambatla K, 2014, J PARALLEL DISTR COM, V74, P2561, DOI 10.1016/j.jpdc.2014.01.003
   Kamburugamuve S, 2017, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UTILITY AND CLOUD COMPUTING (UCC' 17), P101, DOI 10.1145/3147213.3147232
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Khandekar R, 2009, LECT NOTES COMPUT SC, V5896, P308, DOI 10.1007/978-3-642-10445-9_16
   Kreps Jay, 2011, P NETDB, P1, DOI DOI 10.1007/BF00640482
   Kulkarni S, 2015, SIGMOD'15: PROCEEDINGS OF THE 2015 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P239, DOI 10.1145/2723372.2742788
   Lakshmanan GT, 2008, IEEE INTERNET COMPUT, V12, P50, DOI 10.1109/MIC.2008.129
   Liu XY, 2017, INT C PAR DISTRIB SY, P485, DOI 10.1109/ICPADS.2017.00070
   Peng BY, 2015, PROCEEDINGS OF THE 16TH ANNUAL MIDDLEWARE CONFERENCE, P149, DOI 10.1145/2814576.2814808
   Pietzuch P., 2006, 22 INT C DAT ENG ICD, P49, DOI [10.1109/ICDE.2006, 10.1109/ICDE.2006.105, DOI 10.1109/ICDE.2006.105]
   Qian Zhu, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P414, DOI 10.1109/ICPP.2008.49
   Rizou S., 2010, Computer Communications and Networks (ICCCN), 2010 Proceedings of 19th International Conference on, P1
   Shukla A, 2018, J PARALLEL DISTR COM, V117, P98, DOI 10.1016/j.jpdc.2018.02.003
   Soualhia M, 2017, J SYST SOFTWARE, V134, P170, DOI 10.1016/j.jss.2017.09.001
   Srivastava U., 2005, P 24 ACM SIGMOD SIGA, P250, DOI [10.1145/1065167.1065199, DOI 10.1145/1065167.1065199]
   Sun DW, 2016, IEEE ACCESS, V4, P8593, DOI 10.1109/ACCESS.2016.2634557
   Sun DW, 2015, INFORM SCIENCES, V319, P92, DOI 10.1016/j.ins.2015.03.027
   Toshniwa A, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P147, DOI 10.1145/2588555.2595641
   Vavilapalli V.K., P 4 ANN S CLOUD COMP
   Wolf J, 2008, LECT NOTES COMPUT SC, V5346, P306, DOI 10.1007/978-3-540-89856-6_16
   Xu JL, 2014, INT CON DISTR COMP S, P535, DOI 10.1109/ICDCS.2014.61
   Yang T, 2019, J SYST ARCHITECT, V92, P1, DOI 10.1016/j.sysarc.2018.10.006
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zhang Yitian, 2019, Journal of Computer Applications, V39, P1106, DOI 10.11772/j.issn.1001-9081.2018081848
NR 43
TC 1
Z9 3
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2020
VL 106
AR 101727
DI 10.1016/j.sysarc.2020.101727
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LK7CN
UT WOS:000531020300004
DA 2024-07-18
ER

PT J
AU Chang, SS
   Zhao, XF
   Liu, ZY
   Deng, QX
AF Chang, Shuangshuang
   Zhao, Xufeng
   Liu, Zhenyu
   Deng, Qingxu
TI Real-Time scheduling and analysis of parallel tasks on heterogeneous
   multi-cores
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous multi-cores system; Embedded real-time scheduling;
   Response time analysis; Typed DAG task
ID PROCESSING SET RESTRICTIONS; PERFORMANCE; BOUNDS; SYSTEMS; ENERGY
AB Heterogeneous multi-cores and parallel architectures have recently gained much attention owing to utilizing the strength of different architectures for offering higher performance. In this paper, we study the real-time scheduling of the directed acyclic graph (DAG) tasks upon the heterogeneous multi-core platform, i.e., a task contains different types of vertices, and the workload of each vertex must execute on its particular type of cores. Traditional researches use the work-conserving scheduling strategy to schedule such a typed DAG task and lead to pessimistic schedulability tests. To this end, we propose a novel scheduling algorithm for typed DAG tasks, which assigns each vertex a varying criticality that depends on the remaining workload of the vertex, and moreover, the vertex with higher criticality is more urgent to be executed. Under this scheduling strategy, we propose a new worst-case response time (WCRT) bound to verify the schedulability of DAG task supporting heterogeneous computing. Experiments with randomly generated workload show that the accuracy of our new WCRT is about 20% higher on average than the existing bounds.
C1 [Chang, Shuangshuang] Northeastern Univ, Shenyang, Peoples R China.
   [Zhao, Xufeng] Northeastern Univ, Comp Syst Architecture, Shenyang, Peoples R China.
   [Liu, Zhenyu] Northeastern Univ, Comp Applicat Technol, Shenyang, Peoples R China.
   [Deng, Qingxu] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
C3 Northeastern University - China; Northeastern University - China;
   Northeastern University - China; Northeastern University - China
RP Deng, QX (corresponding author), Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
EM 1610539@stu.neu.edu.cn; dengqx@mail.neu.edu.cn
FU National Key R&D Program of China [2018YFB1702000]; National Natural
   Science Foundation of China [61602104, 61871107, U1908212, 61972076]
FX This work was supported by the National Key R&D Program of China under
   Grant No. 2018YFB1702000, the Joint Funds of the National Natural
   Science Foundation of China under Grant No. U1908212, the National
   Natural Science Foundation of China under Grant No. 61972076, the
   National Natural Science Foundation of China under Grant No. 61871107
   and the National Natural Science Foundation of China under Grant No.
   61602104
CR [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Baruah S, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P227, DOI [10.1109/RTSS.2016.21, 10.1109/RTSS.2016.030]
   Baruah S, 2015, EUROMICRO, P222, DOI 10.1109/ECRTS.2015.27
   Baruah S, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P1, DOI 10.1109/EMSOFT.2015.7318254
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Blaiech AG, 2019, J SYST ARCHITECT, V98, P331, DOI 10.1016/j.sysarc.2019.01.007
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Brandalero M, 2019, J SYST ARCHITECT, V98, P201, DOI 10.1016/j.sysarc.2019.07.010
   Chen JJ, 2016, REAL-TIME SYST, V52, P833, DOI 10.1007/s11241-016-9255-2
   Corbett Peter., 1995, IPPS'95 Workshop on Input/Output in Parallel and Distributed Systems, P1
   Cordeiro D., 2010, P SIMUTOOLS, P60
   Du H, 2019, J SYST ARCHITECT, V98, P443, DOI 10.1016/j.sysarc.2019.04.001
   Epstein L, 2011, INT J PROD ECON, V133, P586, DOI 10.1016/j.ijpe.2011.04.024
   Fonseca J, 2016, INT SYM IND EMBED
   Fonseca JC, 2015, 30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, P1925, DOI 10.1145/2695664.2695808
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   GRAHAM RL, 1966, AT&T TECH J, V45, P1563, DOI 10.1002/j.1538-7305.1966.tb01709.x
   Han ML, 2018, J SYST ARCHITECT, V90, P34, DOI 10.1016/j.sysarc.2018.08.004
   JAFFE JM, 1980, SIAM J COMPUT, V9, P541, DOI 10.1137/0209040
   Jia ZH, 2015, INT J PROD ECON, V169, P1, DOI 10.1016/j.ijpe.2015.07.021
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   Karhi S, 2013, J COMB OPTIM, V26, P198, DOI 10.1007/s10878-012-9460-4
   Kim Y, 2019, J SYST ARCHITECT, V98, P41, DOI 10.1016/j.sysarc.2019.06.005
   Langer JA, 2017, ENGLISH LANGUAGE ARTS RESEARCH AND TEACHING: REVISITING AND EXTENDING ARTHUR APPLEBEE'S CONTRIBUTIONS, P1
   Lee J, 2016, J SYST SOFTWARE, V113, P246, DOI 10.1016/j.jss.2015.12.004
   Leung JYT, 2008, INT J PROD ECON, V116, P251, DOI 10.1016/j.ijpe.2008.09.003
   Leung JYT, 2016, INT J PROD ECON, V175, P1, DOI 10.1016/j.ijpe.2014.09.038
   Li J, 2017, REAL-TIME SYST, V53, P760, DOI 10.1007/s11241-017-9281-8
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Li SG, 2017, EUR J OPER RES, V260, P12, DOI 10.1016/j.ejor.2016.11.044
   Li TT, 2019, J SYST ARCHITECT, V98, P79, DOI 10.1016/j.sysarc.2019.07.001
   Ma Y, 2019, IEEE T CONTR SYST T, V27, P1788, DOI 10.1109/TCST.2018.2819965
   Mejia-Alvarez P, 2019, J SYST ARCHITECT, V98, P388, DOI 10.1016/j.sysarc.2019.01.018
   Nadeau D, 2019, J SYST ARCHITECT, V98, P346, DOI 10.1016/j.sysarc.2019.02.016
   Pathan R, 2018, IEEE T PARALL DISTR, V29, P915, DOI 10.1109/TPDS.2017.2777449
   Prakash A, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P208, DOI 10.1109/ICCD.2015.7357105
   Qamhieh Manar., 2014, Proceedings of the 22Nd International Conference on Real-Time Networks and Systems, P13
   Rodríguez A, 2019, J SYST ARCHITECT, V98, P27, DOI 10.1016/j.sysarc.2019.06.006
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Serrano MA, 2018, DES AUT CON, DOI 10.1145/3195970.3196104
   Serrano MA, 2016, DES AUT TEST EUROPE, P1066
   Shabtay D, 2012, COMPUT OPER RES, V39, P405, DOI 10.1016/j.cor.2011.05.002
   Xia T, 2019, J SYST ARCHITECT, V98, P453, DOI 10.1016/j.sysarc.2019.05.003
   Yang KC, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P349, DOI 10.1145/2997465.2997486
   Yang T, 2019, J SYST ARCHITECT, V92, P1, DOI 10.1016/j.sysarc.2018.10.006
NR 51
TC 21
Z9 21
U1 5
U2 31
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2020
VL 105
AR 101704
DI 10.1016/j.sysarc.2019.101704
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5UA
UT WOS:000526784500005
DA 2024-07-18
ER

PT J
AU Mittal, S
   Nag, S
AF Mittal, Sparsh
   Nag, Subhrajit
TI A survey of encoding techniques for reducing data-movement energy
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data movement; Encoding technique; Energy saving; Sparse code; Limited
   weight coding; Value locality; Value prediction
ID LOW-POWER ADDRESS; TRANSITION REDUCTION; SYSTEMS; PATH
AB In modern processors, data-movement consumes two orders of magnitude higher energy than a floating-point operation and hence, data-movement is becoming the primary bottleneck in scaling the performance of modern processors within the fixed power budget. Intelligent data-encoding techniques hold the promise of reducing the data-movement energy. In this paper, we present a survey of encoding techniques for reducing data-movement energy. By classifying the works on key metrics, we bring out their similarities and differences. This paper is expected to be useful for computer architects, processor designers and researchers in the area of interconnect and memory system design.
C1 [Mittal, Sparsh; Nag, Subhrajit] IIT Hyderabad, Dept Comp Sci & Engn, Hyderabad, Telangana, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Hyderabad
RP Mittal, S (corresponding author), IIT Hyderabad, Dept Comp Sci & Engn, Hyderabad, Telangana, India.
EM sparsh@iith.ac.in; cs17resch11006@iith.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Mittal, Sparsh/0000-0002-2908-993X
FU Science and Engineering Research Board (SERB), India [ECR/2017/000622]
FX Support for this work was provided by Science and Engineering Research
   Board (SERB), India, award number ECR/2017/000622.
CR Abinesh R, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P164
   Aghaghiri Y, 2004, IEEE T COMPUT AID D, V23, P1164, DOI 10.1109/TCAD.2004.831589
   Aghaghiri Y, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P3, DOI 10.1109/ASPDAC.2003.1194985
   Aghaghiri Y, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P1102, DOI 10.1109/DATE.2002.998458
   Aghaghiri Y, 2002, J CIRCUIT SYST COMP, V11, P445, DOI 10.1142/S0218126602000562
   Aghaghiri Y, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P182, DOI 10.1109/LPE.2001.945397
   Alamgir M, 2015, IEEE INT SYMP CIRC S, P2940, DOI 10.1109/ISCAS.2015.7169303
   [Anonymous], 2016, ACM COMPUT SURV, DOI DOI 10.1145/2893356
   [Anonymous], ELECT J DIFFERENTIAL
   Ascia G, 2005, IEE P-COMPUT DIG T, V152, P756, DOI 10.1049/ip-cdt:20045174
   Behnam P., 2017, P 5 INT WORKSH EN EF
   BENINI L, 1995, IEEE J SOLID-ST CIRC, V30, P258, DOI 10.1109/4.364440
   Benini L, 1997, PR GR LAK SYMP VLSI, P77, DOI 10.1109/GLSV.1997.580414
   Benini L, 1998, PR GR LAK SYMP VLSI, P8, DOI 10.1109/GLSV.1998.665191
   Benini L, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P861, DOI 10.1109/DATE.1998.655959
   Benini L, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P24, DOI 10.1109/LPE.1997.621202
   Bishop B, 2001, IEEE COMP SOC ANN, P118, DOI 10.1109/IWV.2001.923149
   Bojnordi Mahdi Nazm, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P234, DOI 10.1145/2540708.2540729
   Chabini N, 2011, IET COMPUT DIGIT TEC, V5, P386, DOI 10.1049/iet-cdt.2010.0024
   Chang KC, 2007, J COMPUT SCI TECHNOL, V7, P148
   Cheng WC, 2004, IEEE T CONSUM ELECTR, V50, P320, DOI 10.1109/TCE.2004.1277880
   Cheng WC, 2002, IEEE T VLSI SYST, V10, P109, DOI 10.1109/92.994988
   Cheng WC, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P126, DOI 10.1109/ASPDAC.2002.994898
   Cheng WC, 2001, INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P199, DOI 10.1109/ISQED.2001.915227
   Ching-Long Su, 1994, Digest of Papers. Spring COMPCON 94 (Cat. No.94CH3414-0), P489, DOI 10.1109/CMPCON.1994.282878
   Choudhury S, 2007, 2007 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1-3, P1
   Costa E, 2001, 14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P201
   Fornaciari W., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P29, DOI 10.1109/HSC.2000.843702
   Ghosh Somrita, 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P124, DOI 10.1109/ISVLSI.2014.48
   Givargis T, 2005, MICROPROCESS MICROSY, V29, P145, DOI 10.1016/j.micpro.2004.08.001
   Gu J, 2009, IEEE INT SYMP CIRC S, P137, DOI 10.1109/ISCAS.2009.5117704
   Guo H, 2010, J SYST ARCHITECT, V56, P180, DOI 10.1016/j.sysarc.2010.03.003
   Hong S, 2000, PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, P750, DOI 10.1109/MWSCAS.2000.952865
   Huang WC, 2011, IEEE WRK SIG PRO SYS, P102, DOI 10.1109/SiPS.2011.6088957
   Kim Gwangsun, 2017, P INT C HIGH PERF CO, P24
   Kim IK, 2016, IEEE INT CONF CLOUD, P1, DOI [10.1109/CLOUD.2016.9, 10.1109/CLOUD.2016.0011]
   Komatsu S, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P9, DOI 10.1109/ASPDAC.2003.1194986
   Kretzschmar C., 2004, P C DES AUT TEST EUR, V1, P10512
   Lang T, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P414, DOI 10.1109/ICCD.1998.727083
   Lee D, 2018, INT S HIGH PERF COMP, P40, DOI 10.1109/HPCA.2018.00014
   Lee K, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P448, DOI 10.1109/ICCAD.2004.1382618
   Lekatsas H, 2005, IEEE T VLSI SYST, V13, P696, DOI 10.1109/TVLSI.2005.848803
   Li A, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P532, DOI 10.1145/3123939.3123944
   Lin CH, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P143, DOI 10.1109/LPE.2006.4271824
   Madhu M, 2003, IEEE COMP SOC ANN, P252, DOI 10.1109/ISVLSI.2003.1183488
   Mamidipaka M, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P207, DOI 10.1109/ISSS.2002.1227179
   Mamidipaka M, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P188, DOI 10.1109/LPE.2001.945398
   Mamidipaka MN, 2003, IEEE T VLSI SYST, V11, P827, DOI 10.1109/TVLSI.2003.814325
   Mercat A, 2017, J SYST ARCHITECT, V80, P56, DOI 10.1016/j.sysarc.2017.09.003
   Mittal Sparsh, 2016, International Journal of Computer Aided Engineering and Technology, V8, P424
   Mittal Sparsh, 2014, International Journal of Computer Aided Engineering and Technology, V6, P440, DOI 10.1504/IJCAET.2014.065419
   Mittal S., 2016, CONCURRENCY COMPUT
   Mittal S., 2017, CONCURRENCY COMPUT
   Mittal S., 2018, CONCURRENCY COMPUT
   Mittal S., 2016, ACM COMPUT SURV
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mittal S, 2018, J SYST ARCHITECT, V91, P11, DOI 10.1016/j.sysarc.2018.09.004
   Mittal S, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/2994550
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1524, DOI 10.1109/TPDS.2015.2435788
   Murgai R, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P82, DOI 10.1109/DATE.1999.761101
   Musoll E, 1998, IEEE T VLSI SYST, V6, P568, DOI 10.1109/92.736129
   Musoll E, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P202, DOI 10.1109/LPE.1997.621283
   Natesan J, 2004, PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, P190
   Pagliari D. J., 2016, DES AUT C DAC, P1
   Pagliari DJ, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P421, DOI 10.1145/2902961.2902974
   Palesi M, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P119, DOI 10.1109/DSD.2009.203
   Panda PR, 1996, EUR CONF DESIG AUTOM, P63
   Piestrak SJ, 2010, IEEE T CIRCUITS-II, V57, P777, DOI 10.1109/TCSII.2010.2067773
   Poncino M, 2006, IEEE T CONSUM ELECTR, V52, P1004, DOI 10.1109/TCE.2006.1706500
   Ramos P. J., 1999, SCS'99. International Symposium on Signals, Circuits and Systems Proceedings, P21
   Ramprasad S, 1999, IEEE T VLSI SYST, V7, P212, DOI 10.1109/92.766748
   Ramprasad S, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P126, DOI 10.1109/ICCAD.1997.643387
   Rhu M, 2018, INT S HIGH PERF COMP, P78, DOI 10.1109/HPCA.2018.00017
   Salerno S, 2005, IEEE T CONSUM ELECTR, V51, P624, DOI 10.1109/TCE.2005.1468010
   Saneei M, 2009, J SIGNAL PROCESS SYS, V57, P321, DOI 10.1007/s11265-008-0317-0
   Sarkar S, 2017, IEEE T VLSI SYST, V25, P3057, DOI 10.1109/TVLSI.2017.2730283
   Seol H, 2016, CONF PROC INT SYMP C, P719, DOI 10.1109/ISCA.2016.68
   Shin Y, 2001, IEEE T VLSI SYST, V9, P656, DOI 10.1109/92.953499
   Shin Y, 2001, IEEE T VLSI SYST, V9, P377, DOI 10.1109/92.924059
   Sinha S, 2019, J SYST ARCHITECT, V92, P23, DOI 10.1016/j.sysarc.2018.10.007
   Song YW, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P242, DOI 10.1145/2830772.2830806
   Song YW, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P399, DOI 10.1109/ICCD.2015.7357133
   Stan MR, 1997, IEEE T VLSI SYST, V5, P444, DOI 10.1109/92.645071
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   Stan MR, 1996, 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, P335, DOI 10.1109/LPE.1996.547535
   STAN MR, 1994, ANALOG INTEGR CIRC S, V6, P61, DOI 10.1007/BF01250736
   Stanley-Marbell P., 2016, DES AUT C, P62
   SU CL, 1994, IEEE DES TEST COMPUT, V11, P24, DOI 10.1109/54.329448
   Sundararajan V., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P221, DOI 10.1109/ASPDAC.2000.835100
   Sundararajan V., 2000, P 10 GREAT LAK S VLS, P13
   Suresh DC, 2003, LECT NOTES COMPUT SC, V2913, P44
   Suresh DC, 2009, IEEE T COMPUT, V58, P1049, DOI 10.1109/TC.2009.39
   Suresh DC, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1457255.1457256
   Suresh DineshC., 2003, P 2003 INT C COMPILE, P267
   Wen V, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P2, DOI 10.1109/HPCA.2004.10025
   Yamaguchi S., 2006, WORKSH SYNTH SYST IN, P51
   Yang J, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P84, DOI 10.1109/LPE.2001.945379
   Yoon M, 2004, IEEE T VLSI SYST, V12, P1381, DOI 10.1109/TVLSI.2004.837995
   Zeng J, 2014, IEEE I C ELECT CIRC, P634, DOI 10.1109/ICECS.2014.7050065
   Zhang MQ, 2016, INT C PAR DISTRIB SY, P869, DOI [10.1109/ICPADS.2016.115, 10.1109/ICPADS.2016.0117]
   Zhao ZW, 2017, J SYST ARCHITECT, V72, P19, DOI 10.1016/j.sysarc.2016.09.001
NR 102
TC 15
Z9 16
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 373
EP 396
DI 10.1016/j.sysarc.2018.11.001
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500029
DA 2024-07-18
ER

PT J
AU Lilis, G
   Van Cutsem, O
   Kayal, M
AF Lilis, Georgios
   Van Cutsem, Olivier
   Kayal, Maher
TI A High-Speed Integrated building emulation engine based on discrete
   event simulation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart building; Emulation; Discrete-event systems; Parallel
   architectures; Cyber-physical systems
ID MODEL-PREDICTIVE CONTROL; SYSTEMS
AB This paper proposes and validates a software system enabling the virtualization of infrustructure in intelligent buildings. This emulation engine, based on Discrete Event Simulation, integrates transparently the virtual entities into the existing management systems and physical components. It allows the building management systems to be completely agnostic to the virtual nature of the emulated components. Additionally, its design permits a highly optimized, concurrent emulation of hundreds of building elements (e.g., loads, batteries, generators, sensors, actuators, users, etc.) in commodity hardware. The modularity of the core ensures a scalable architecture, both in terms of the type of emulated models and their number. In turn, the decoupled execution of models enables the coexistence of both complex and simplified ones. Candidate applications include the financial and energy analysis of the potential technology investment, high-speed simulation tools for the evaluation and development of energy management algorithms (without prior infrastructure investment), and finally, support of occupant-oriented studies on potential energy savings.
C1 [Lilis, Georgios; Van Cutsem, Olivier; Kayal, Maher] EPFL STI IEL GR KA Stn, CH-1015 Lausanne, Switzerland.
RP Kayal, M (corresponding author), EPFL STI IEL GR KA Stn, CH-1015 Lausanne, Switzerland.
EM lilis.georgios@gmail.com; olivier.vancutsem@epfl.ch; maher.kayal@epfl.ch
FU Nano-Tera by SNSF; Qatar Environment & Energy Research Institute (QEERI)
FX This work was supported by the Nano-Tera in the frame of the Smart Grid
   project, a program of the Swiss Confederation evaluated by SNSF and
   Qatar Environment & Energy Research Institute (QEERI).
CR Afram A, 2014, BUILD ENVIRON, V72, P343, DOI 10.1016/j.buildenv.2013.11.016
   Ahrenholz J, 2008, IEEE MILIT COMMUN C, P3856
   [Anonymous], 2010, Phoenix dactylifera, date palm, DOI DOI 10.1145/1791314.1791316
   [Anonymous], ACM SIGBED REV
   [Anonymous], 1 INT C EV BAS CONTR
   [Anonymous], 2008, OVERVIEW ROUTING PRO
   [Anonymous], 2 INT C EV BAS CONTR
   [Anonymous], MATLAB SIMULINK BUIL
   [Anonymous], UBICOMM 2013
   [Anonymous], 2006, P 2006 WORKSH NS 3 P, DOI DOI 10.1145/1190455.1190468
   [Anonymous], 5 ACIS INT C SOFTW E
   [Anonymous], VMIDDLEWARE REAL TIM
   [Anonymous], 2008, P 1 INT C SIM TOOLS
   Cao Q, 2008, REAL TIM SYST SYMP P, P123, DOI 10.1109/RTSS.2008.41
   Dragoicea M, 2013, LECT NOTES BUS INF P, V143, P14
   Evensen P, 2009, PROCEEDINGS OF THE 2009 FIFTH INTERNATIONAL CONFERENCE ON INTELLIGENT SENSORS, SENSOR NETWORKS AND INFORMATION PROCESSING, P261, DOI 10.1109/ISSNIP.2009.5416827
   Fall K., 2007, The network simulator-NS-2
   Feng F, 2014, ENERGIES, V7, P3004, DOI 10.3390/en7053004
   Gelazanskas L, 2014, SUSTAIN CITIES SOC, V11, P22, DOI 10.1016/j.scs.2013.11.001
   Gellings C., 1988, DEMAND SIDE MANAGEME
   Gustafsson A., 2005, QUeue, V3, P34
   Hammoodi IS, 2009, INT CONF NEXT GEN, P357, DOI 10.1109/NGMAST.2009.12
   Hong JS, 1997, DISCRETE EVENT DYN S, V7, P355, DOI 10.1023/A:1008262409521
   Howell F., 1998, Simulation Series, V30, P51
   Jongerden MR, 2009, IET SOFTW, V3, P445, DOI 10.1049/iet-sen.2009.0001
   Khan I, 2016, IEEE COMMUN SURV TUT, V18, P553, DOI 10.1109/COMST.2015.2412971
   Kleissl J, 2010, DES AUT CON, P749
   Lehmann B, 2013, ENERG BUILDINGS, V58, P250, DOI 10.1016/j.enbuild.2012.12.007
   Lilis G, 2017, SUSTAIN CITIES SOC, V28, P473, DOI 10.1016/j.scs.2016.08.019
   Martínez NL, 2014, SENSORS-BASEL, V14, P22737, DOI 10.3390/s141222737
   Lucio G. F., 2003, WSEAS Transactions on Computers, V2, P700
   Medina A, 2001, NINTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, P346, DOI 10.1109/MASCOT.2001.948886
   Pavlou G., 2013, P 6 INT ICST C SIM T
   Perumalla KS, 1998, 1998 WINTER SIMULATION CONFERENCE PROCEEDINGS, VOLS 1 AND 2, P459, DOI 10.1109/WSC.1998.745022
   Siebers P, 2010, J SIMUL, V4, P204, DOI 10.1057/jos.2010.14
   Sundani H., 2010, INT J COMPUT NETW, P249
   Syed IM, 2014, CAN CON EL COMP EN
   Venkatesh J., 2013, GREEN COMPUTING C IG, P1, DOI DOI 10.1112/IWCOMP/IWT058
   Wang BB, 2013, IEEE ACM DIS SIM, P33, DOI 10.1109/DS-RT.2013.12
   Xinjie Chang, 1999, WSC'99. 1999 Winter Simulation Conference Proceedings. `Simulation - A Bridge to the Future' (Cat. No.99CH37038), P307, DOI 10.1109/WSC.1999.823089
   Yu F., 2011, SURVEY WIRELESS SENS
   Zeigler BP., 2000, Theory of Modeling and Simulation
   Zeng X, 1998, TWELFTH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION - PADS'98, PROCEEDINGS, P154, DOI 10.1109/PADS.1998.685281
NR 43
TC 3
Z9 3
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2019
VL 92
BP 53
EP 65
DI 10.1016/j.sysarc.2018.10.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HK3MP
UT WOS:000457820900005
DA 2024-07-18
ER

PT J
AU Agyeman, MO
   Ahmadinia, A
   Bagherzadeh, N
AF Agyeman, Michael Opoku
   Ahmadinia, Ali
   Bagherzadeh, Nader
TI Energy and performance-aware application mapping for inhomogeneous 3D
   networks-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-core architectures; Network-on-Chip; 3D Integration
ID SYSTEMS
AB Three dimensional Networks-on-Chip (3D NoCs) have evolved as an ideal solution to the communication demands and complexity of future high density many core architectures. However, the design practicality of 3D NoCs faces several challenges such as thermal issues, high power consumption and area overhead of 3D routers as well as high complexity and cost of vertical link implementation. To mitigate the performance and manufacturing cost of 3D NoCs, inhomogeneous architectures have emerged to combine 2D and 3D routers in 3D NoCs producing lower area and energy consumption while maintaining the performance of homogeneous 3D NoCs. Due to the limited number of vertical links, application mapping on inhomogeneous 3D NoCs can be complex. However, application mapping has a great impact on the performance and energy consumption of NoCs. This paper presents an energy and performance aware application mapping algorithm for inhomogeneous 3D NoCs. The algorithm has been evaluated with various realistic traffic patterns and compared with existing mapping algorithms. Experimental results show NoCs mapped with the proposed algorithm have lower energy consumption and significant reduction in packet delays compared to the existing algorithms and comparable average packet latency with Branch-and-Bound.
C1 [Agyeman, Michael Opoku] Univ Northampton, Dept Comp & Immers Technol, Northampton, England.
   [Ahmadinia, Ali] Calif State Univ San Marcos, Dept Comp Sci, San Marcos, CA 92078 USA.
   [Bagherzadeh, Nader] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA.
C3 University of Northampton; California State University System;
   California State University San Marcos; University of California System;
   University of California Irvine
RP Ahmadinia, A (corresponding author), Calif State Univ San Marcos, Dept Comp Sci, San Marcos, CA 92078 USA.
EM aahmadinia@csusm.edu
RI Agyeman, Michael Opoku/I-8511-2019; Ahmadinia, Ali/F-6298-2011
OI Agyeman, Michael Opoku/0000-0002-3734-4451; Bagherzadeh,
   Nader/0000-0001-7216-0546; Ahmadinia, Ali/0000-0003-4612-1142
CR Ababei C., 2011, Proceedings of International Symposium on Networks-on-Chip (NOCS), P121
   Agyeman Michael Opoku, 2011, Proceedings of the 2011 International Conference on High Performance Computing and Simulation (HPCS 2011), P533
   Agyeman MO, 2013, J CIRCUIT SYST COMP, V22, DOI 10.1142/S0218126613500163
   Agyeman MO, 2016, 2016 28TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOPS (SBAC-PADW), P79, DOI 10.1109/SBAC-PADW.2016.22
   Agyeman MO, 2013, IEEE INT C COMPUT, P794, DOI 10.1109/CSE.2013.121
   Agyeman MO, 2013, PARALLEL COMPUT, V39, P389, DOI 10.1016/j.parco.2013.04.009
   Agyeman MO, 2013, 2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), P79, DOI 10.1109/AHS.2013.6604229
   [Anonymous], INT S QUAL EL DES IS
   [Anonymous], IEEE T VLSI SYST
   [Anonymous], TACO
   [Anonymous], 2012, INT C ARTIFICIAL INT
   [Anonymous], IEEE T PARALLEL DIST
   Bahmani M, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P9, DOI 10.1109/ISVLSI.2012.19
   Bose A, 2014, IEEE COMP SOC ANN, P137, DOI 10.1109/ISVLSI.2014.51
   Cao YuKevin., 2015, PREDICTIVE TECHNOLOG
   Carloni LP, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P93, DOI 10.1109/NOCS.2009.5071456
   Chen KC, 2013, IEEE T PARALL DISTR, V24, P2109, DOI 10.1109/TPDS.2012.291
   Cheng Liu, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P357, DOI 10.1109/ASPDAC.2011.5722213
   Cheng YQ, 2013, IEEE T VLSI SYST, V21, P239, DOI 10.1109/TVLSI.2011.2182067
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Dahir N, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584668
   Dick R., Embedded system synthesis benchmarks suites
   Dong XY, 2010, THREE-DIMENSIONAL INTEGRATED CIRCUIT DESIGN, P261, DOI 10.1007/978-1-4419-0784-4_10
   Dumitriu V, 2009, IEEE T VLSI SYST, V17, P1433, DOI 10.1109/TVLSI.2008.2004592
   Elmiligi H, 2014, PROCEDIA COMPUT SCI, V34, P538, DOI 10.1016/j.procs.2014.07.065
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   Hu JC, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P354, DOI 10.1109/ICCAD.2004.1382601
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Hung WL, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P98
   Indrusiak LS, 2014, J SYST ARCHITECT, V60, P553, DOI 10.1016/j.sysarc.2014.05.002
   Jabbar MH, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P68, DOI 10.1109/DSD.2013.135
   Janidarmian M, 2009, IEICE ELECTRON EXPR, V6, P1, DOI 10.1587/elex.6.1
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   King AL, 2013, 2013 IEEE 1ST INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS (CPSNA), P1, DOI 10.1109/CPSNA.2013.6614238
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Mandelli M., 2011, P 24 S INT CIRC SYST, P191, DOI DOI 10.1145/2020876.2020920
   Manna K, 2014, IEEE INT CONF VLSI
   Manna K, 2015, IEEE COMP SOC ANN, P392, DOI 10.1109/ISVLSI.2015.9
   Matos D, 2015, IEEE INT SYMP CIRC S, P1961, DOI 10.1109/ISCAS.2015.7169058
   Miller F., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P374, DOI 10.1109/DSD.2012.135
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Park D, 2008, CONF PROC INT SYMP C, P251, DOI 10.1109/ISCA.2008.13
   Pasricha S., 2012, Proceedings of the 25th International Conference on VLSI Design. VLSI Design 2012. Held jointly with 11th International Conference on Embedded Systems, P268, DOI 10.1109/VLSID.2012.82
   Pasricha S, 2009, DES AUT CON, P581
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Seiculescu C, 2011, INTEGR CIRCUIT SYST, P193, DOI 10.1007/978-1-4419-7618-5_9
   Seiculescu C, 2009, DES AUT TEST EUROPE, P9
   Singh AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057267
   Siozios K., 2009, Networks-on-Chips: Theory and Practice, P1
   Thakoor N, 2011, IEEE T KNOWL DATA EN, V23, P655, DOI 10.1109/TKDE.2010.156
   Tosun S, 2011, J SYST ARCHITECT, V57, P69, DOI 10.1016/j.sysarc.2010.10.001
   Velenis D., 2009, IEEE INT C 3D SYSTEM, P1
   Vivet P, 2016, ISSCC DIG TECH PAP I, V59, P146
   Wang J., 2011, 2011 9 IEEE INT C AS, P413, DOI DOI 10.1109/ASICON.2011.6157209
   Wang JW, 2014, CHINESE J ELECTRON, V23, P254
   Wang XH, 2013, J COMPUT SCI TECH-CH, V28, P54, DOI 10.1007/s11390-013-1312-x
   Xu Thomas Canhao, 2010, 2010 International Conference on Electronics and Information Engineering (ICEIE 2010), P333, DOI 10.1109/ICEIE.2010.5559865
   Xu TC, 2013, J SYST ARCHITECT, V59, P441, DOI 10.1016/j.sysarc.2013.05.002
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
NR 59
TC 13
Z9 13
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 103
EP 117
DI 10.1016/j.sysarc.2018.08.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5EI
UT WOS:000445308400011
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Bock, F
   Siegl, S
   Bazan, P
   Buchholz, P
   German, R
AF Bock, Florian
   Siegl, Sebastian
   Bazan, Peter
   Buchholz, Peter
   German, Reinhard
TI Reliability and test effort analysis of multi-sensor driver assistance
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Discrete-time Markov chain; Reliability analysis; Test effort
   estimation; Sensor-based; Driver assistance system; Multi-sensor
AB Modern driver assistance systems for self-driving cars often rely on data collected by different sensors to determine the necessary system decisions. To prevent system failures, different validation techniques are used. The development is often split between car manufacturers and suppliers, whereby the requested test effort Is one main project acceptance criterion. Already available effort estimation methods are not applicable, because they rely on implementation details that do not exist at early phases or on project experiences or individual expert expectations, which are not reliable enough to be employed as trustworthy source. Therefore, we provide in this paper an analytic approach for the computation of the error probability of a multi-sensor system. Based on this, we can give estimations for the test effort such that with statistical confidence no errors of the sensor system can be expected during the tests. The approach is able to take both the dependencies between successive sensor errors and the correlation between different sensors into account, mainly by using discrete time Markov chains. The provided approach therefore allows to design multi-sensor systems such that a specified overall error probability can be met and to give an estimation for the upper bound of the test effort.
C1 [Bock, Florian; Bazan, Peter; German, Reinhard] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci 7, D-91058 Erlangen, Germany.
   [Siegl, Sebastian] Audi AG, D-85045 Ingolstadt, Germany.
   [Buchholz, Peter] Univ Dortmund, Dept Comp Sci 4, D-44227 Dortmund, Germany.
C3 University of Erlangen Nuremberg; Volkswagen; Audi; Dortmund University
   of Technology
RP Bock, F (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci 7, D-91058 Erlangen, Germany.
EM florian.inifau.bock@fau.de; sebastian.siegl@audi.de; peter.bazan@fau.de;
   peter.buchholz@cs.tu-dortmund.de; reinhard.german@fau.de
RI Buchholz, Peter/AAS-4415-2021
OI Buchholz, Peter/0000-0002-9966-7686
CR [Anonymous], 262621 ISODIS
   [Anonymous], 1970, Notes on structured programming
   [Anonymous], 2017, National Conference of State Legislatures
   AnyLogic GmbH, ANYLOGIC MULT SIM SO
   Bengler K, 2014, IEEE INTEL TRANSP SY, V6, P6, DOI 10.1109/MITS.2014.2336271
   Berk M., 2017, BAYESIAN TEST DESIGN
   Bock F., 2017, FULLY AUTOMATED VEHI
   Bock F, 2017, 2017 43RD EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS (SEAA), P239, DOI 10.1109/SEAA.2017.49
   Bock F, 2016, 2016 42ND EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS (SEAA), P222, DOI 10.1109/SEAA.2016.49
   BRUMBACK BD, 1987, IEEE T AERO ELEC SYS, V23, P738, DOI 10.1109/TAES.1987.310911
   Casner SM, 2016, COMMUN ACM, V59, P70, DOI 10.1145/2830565
   Chan P., 1999, JAVA SERIES ADDISON, V1-2
   EBERT J., 1999, GILBERT ELLIOT BIT E
   Falk M., 2010, Laws of Small Numbers: Extremes and Rare Events
   Hakuli Stephan., 2015, HDB FAHRERASSISTENZS
   HERPEL T., 2008, IEEE INT C SYSTEM SY, P1
   Jensen FV, 1996, INTRO BAYESIAN NETWO
   Kemeny J.G., 1983, Undergraduate Texts in Mathematics
   Leen G, 2002, COMPUTER, V35, P88, DOI 10.1109/2.976923
   Lui Sha, 2008, 2008 IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing (SUTC '08), P1
   Norris J. R., 1998, MARKOV CHAINS
   Rasshofer RH, 2005, ADV RADIO SCI, V3, P205, DOI 10.5194/ars-3-205-2005
   Welch Greg., 2004, INTRO KALMAN FILTER
NR 23
TC 13
Z9 14
U1 1
U2 12
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2018
VL 85-86
BP 1
EP 13
DI 10.1016/j.sysarc.2018.01.006
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GG5VS
UT WOS:000432764400001
OA hybrid
DA 2024-07-18
ER

PT J
AU Ma, D
   Shen, JC
   Gu, ZH
   Zhang, M
   Zhu, XL
   Xu, XQ
   Xu, Q
   Shen, YJ
   Pan, G
AF Ma, De
   Shen, Juncheng
   Gu, Zonghua
   Zhang, Ming
   Zhu, Xiaolei
   Xu, Xiaoqiang
   Xu, Qi
   Shen, Yangjing
   Pan, Gang
TI Darwin: A neuromorphic hardware co-processor based on spiking neural
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Neuromorphic computing; Spiking neural networks (SNN); Address-event
   representation (AER); Digital VLSI
AB Spiking Neural Network (SNN) is a type of biologically-inspired neural networks that perform information processing based on discrete-time spikes, different from traditional Artificial Neural Network (ANN). Hardware implementation of SNNs is necessary for achieving high-performance and low-power. We present the Darwin Neural Processing Unit (NPU), a highly-configurable neuromorphic hardware co-processor based on SNN implemented with digital logic, supporting a configurable number of neurons, synapses and synaptic delays. The Darwin NPU was fabricated by standard 180 nm CMOS technology with area size of 5 x 5 mm(2) and 70 MHz clock frequency at the worst case. It consumes 0.84 mW/MHz with 1.8 V power supply for typical applications. Two prototype applications are used to demonstrate the performance and efficiency of the Darwin NPU. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Ma, De; Shen, Yangjing] Hangzhou Dianzi Univ, MOE Key Lab RF Circuits & Syst, Hangzhou 310018, Zhejiang, Peoples R China.
   [Ma, De; Shen, Juncheng; Gu, Zonghua; Zhang, Ming; Zhu, Xiaolei; Xu, Xiaoqiang; Xu, Qi; Pan, Gang] Zhejiang Univ, Coll Comp Sci, Coll Microelect, Hangzhou 310027, Zhejiang, Peoples R China.
C3 Hangzhou Dianzi University; Zhejiang University
RP Gu, ZH; Zhu, XL (corresponding author), Zhejiang Univ, Coll Comp Sci, Coll Microelect, Hangzhou 310027, Zhejiang, Peoples R China.
EM zgu@zju.edu.cn; zhuxl@vlsi.zju.edu.cn
RI Gu, Zonghua/IWD-6576-2023; XU, Qi/KIC-2811-2024
OI Gu, Zonghua/0000-0003-4228-2774; XU, Qi/0000-0001-8716-3096; Xu,
   Qi/0000-0001-9245-5544; Zhang, Ming/0000-0002-4556-9191
FU National Key Basic Research Program of China [2013CB329504]; National
   Science Foundation of China [61404041]; Zhejiang Provincial Natural
   Science Foundation of China [LR15F020001]
FX This work was supported by National Key Basic Research Program of China
   (2013CB329504), National Science Foundation of China (No. 61404041) and
   Zhejiang Provincial Natural Science Foundation of China (LR15F020001).
CR Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   Benjamin B, 2014, P IEEE, V102, P699, DOI 10.1109/JPROC.2014.2313565
   Beyeler M., 2015, Neural Networks (IJCNN), 2015 International Joint Conference on, P1, DOI [DOI 10.1109/IJCNN.2015.7280424, 10.1109/IJCNN.2015.7280424.]
   Dayan P., 2001, THEORETICAL NEUROSCI
   Eliasmith C, 2005, NEURAL COMPUT, V17, P1276, DOI 10.1162/0899766053630332
   Furber SB, 2014, P IEEE, V102, P652, DOI 10.1109/JPROC.2014.2304638
   Gehlhaar J, 2014, ACM SIGPLAN NOTICES, V49, P317, DOI 10.1145/2541940.2564710
   Hill S., 2008, ENG MED BIOL SOC 200
   Hines ML, 1997, NEURAL COMPUT, V9, P1179, DOI 10.1162/neco.1997.9.6.1179
   Izhikevich E., 2003, NEURAL NETW IEEE T, V15, P1063
   Neil D, 2014, IEEE T VLSI SYST, V22, P2621, DOI 10.1109/TVLSI.2013.2294916
   Plesser H.E., 2015, Encyclopedia of Computational Neuroscience, DOI [DOI 10.1007/978-1-4614-6675-8_258, DOI 10.1007/SPRINGERREFERENCE_348323, 10.1007/978-1-4614-6675-8_258]
   Prodromakis T, 2012, NAT MATER, V11, P478, DOI 10.1038/nmat3338
   Qiao N, 2015, FRONT NEUROSCI-SWITZ, V9, DOI 10.3389/fnins.2015.00141
   Schemmel J, 2010, IEEE INT SYMP CIRC S, P1947, DOI 10.1109/ISCAS.2010.5536970
   Shen JC, 2016, SCI CHINA INFORM SCI, V59, DOI 10.1007/s11432-015-5511-7
   Stimberg M., 2012, EQUATION ORIENTED SP
NR 17
TC 84
Z9 94
U1 6
U2 63
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 43
EP 51
DI 10.1016/j.sysarc.2017.01.003
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400005
OA Bronze
DA 2024-07-18
ER

PT J
AU Huang, F
   Tao, J
   Xiang, Y
   Liu, P
   Dong, L
   Wang, LZ
AF Huang, Fang
   Tao, Jian
   Xiang, Yang
   Liu, Peng
   Dong, Lei
   Wang, Lizhe
TI Parallel compressive sampling matching pursuit algorithm for compressed
   sensing signal reconstruction with OpenCL
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Compressive sensing; CoSaMP; Heterogeneous computing; Many-core
   computing; OpenCL
ID IMAGE FUSION
AB Compressive sensing (CS) is a new signal processing method, which was developed recent years. CS can sample signals with a frequency far below the Nyquist frequency. CS can also compress the signals while sampling, which can reduce the usage of resources for signal transmission and storage. However, the reconstruction algorithm used in the corresponding decoder is highly complex and computationally expensive. Thus, in some specific applications, e.g., remote sensing image processing for disaster monitoring, the CS algorithm usually cannot satisfy the time requirements on traditional computing platforms. Various studies have shown that many-core computing piatforms such as OpenCL are among the most promising platforms that are available for real-time processing because of their powerful floating-point computing capabilities. In this study, we present the design and implementation of parallel compressive sampling matching pursuit (CoSaMP), which is an OpenCL-based parallel CS reconstruction algorithm, as well as some optimization strategies, such as access efficiency, numerical merge, and instruction optimization. Based on experiments using remote sensing images with different sizes, we demonstrated that the proposed parallel algorithm can achieve speedups of about 41 times and 58 times on AMD HD7350 and NVIDIA K20Xm platforms, respectively, without modifying the application code. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Huang, Fang; Dong, Lei] Univ Elect Sci & Technol China, Sch Resources & Environm, Chengdu 611731, Peoples R China.
   [Huang, Fang] Univ Elect Sci & Technol China, Inst Remote Sensing Big Data, Big Data Res Ctr, Chengdu 611731, Peoples R China.
   [Huang, Fang; Tao, Jian] Louisiana State Univ, Ctr Computat & Technol, Baton Rouge, LA 70803 USA.
   [Xiang, Yang] Deakin Univ, Sch Informat Technol, Geelong, Vic 3216, Australia.
   [Wang, Lizhe] China Univ Geosci, Sch Comp Sci, Wuhan 430074, Peoples R China.
   [Wang, Lizhe] Chinese Acad Sci, Inst Remote Sensing & Digital Earth, Beijing 10094, Peoples R China.
C3 University of Electronic Science & Technology of China; University of
   Electronic Science & Technology of China; Louisiana State University
   System; Louisiana State University; Deakin University; China University
   of Geosciences; Chinese Academy of Sciences; The Institute of Remote
   Sensing & Digital Earth, CAS
RP Wang, LZ (corresponding author), China Univ Geosci, Sch Comp Sci, Wuhan 430074, Peoples R China.; Wang, LZ (corresponding author), Chinese Acad Sci, Inst Remote Sensing & Digital Earth, Beijing 10094, Peoples R China.
EM lizhe.wang@gmail.com
RI Xiang, Yang/D-1280-2009; Huang, Fang/AAG-3688-2019; Wang,
   Lizhe/L-7453-2014
OI Xiang, Yang/0000-0001-5252-0831; /0000-0003-4228-6089; Wang,
   Lizhe/0000-0003-2766-0845
FU National Natural Science Foundation of China [41001221, 51277167,
   41471368, 41571413]; Fundamental Research Funds for the Central
   Universities [ZYGX2015J111]; Institute of Remote Sensing and Digital
   Earth, Chinese Academy of Sciences; National Science Foundation of the
   United States [1251095]; Div Of Information & Intelligent Systems;
   Direct For Computer & Info Scie & Enginr [1723292, 1251095] Funding
   Source: National Science Foundation
FX This study was supported mainly by the National Natural Science
   Foundation of China (Grant Nos. 41001221, 51277167, 41471368, and
   41571413); the Fundamental Research Funds for the Central Universities
   (Grant No. ZYGX2015J111); the project entitled "Design and development
   of the parallelism for typical remote sensing image algorithm based on
   heterogeneous computing" from the Institute of Remote Sensing and
   Digital Earth, Chinese Academy of Sciences; and also the National
   Science Foundation of the United States (Award No. 1251095). This study
   used computing resources provided by LSU/LONI and we wish to thank the
   support staff for their hard work and support.
CR Andrecut M., 2008, ENG LETT, V17, P151
   Angerson E., 1990, Proceedings of Supercomputing '90 (Cat. No.90CH2916-5), P2, DOI 10.1109/SUPERC.1990.129995
   [Anonymous], 2010, PROC 2 INT C SIGNAL
   Baghsorkhi Sara, 2010, ADAPTIVE PERFORMANCE
   Bai QC, 2015, INT J SMART SENS INT, V8, P159, DOI 10.21307/ijssis-2017-753
   Baraniuk RG, 2007, IEEE SIGNAL PROC MAG, V24, P118, DOI 10.1109/MSP.2007.4286571
   Blanchard JD, 2015, NUMER LINEAR ALGEBR, V22, P254, DOI 10.1002/nla.1948
   Borghi A., 2008, SIMPLE COMPRESSIVE S
   Brawer S., 1989, INTRO PARALLEL COMPU
   Calheiros RN, 2015, IEEE T CLOUD COMPUT, V3, P449, DOI 10.1109/TCC.2014.2350475
   Chen D, 2010, IEEE T INF TECHNOL B, V14, P1417, DOI 10.1109/TITB.2010.2072963
   Chen JW, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P163
   [陈帅 Chen Shuai], 2011, [电子与信息学报, Journal of Electronics & Information Technology], V33, P610
   Donoho DL, 2006, IEEE T INFORM THEORY, V52, P1289, DOI 10.1109/TIT.2006.871582
   Fang Y, 2011, INT C PAR DISTRIB SY, P1044, DOI 10.1109/ICPADS.2011.158
   Gan L, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2629581
   [耿旻明 Geng Minming], 2013, [中国科学院大学学报, Journal of University of Chinese Academy of Sciences], V30, P676
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   Harbrecht H, 2012, APPL NUMER MATH, V62, P428, DOI 10.1016/j.apnum.2011.10.001
   Li LF, 2013, CONCURR COMP-PRACT E, V25, P1722, DOI 10.1002/cpe.2979
   Liu C, 2014, IEEE T PARALL DISTR, V25, P2234, DOI 10.1109/TPDS.2013.191
   Liu P, 2014, COMPUT INFORM, V33, P197
   Maleki A, 2010, IEEE J-STSP, V4, P330, DOI 10.1109/JSTSP.2009.2039176
   Meng SM, 2014, IEEE T PARALL DISTR, V25, P3221, DOI 10.1109/TPDS.2013.2297117
   NEEDELL D, 2008, APPL COMPUTATIONAL H, V26, P93
   Nickolls John, 2008, ACM Queue, V6, DOI 10.1145/1365490.1365500
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   Owens JD, 2007, COMPUT GRAPH FORUM, V26, P80, DOI 10.1111/j.1467-8659.2007.01012.x
   Pharr M., 2005, GPU Gems 2: Programming techniques for highperformance graphics and general purpose computation
   Pohl C, 1998, INT J REMOTE SENS, V19, P823, DOI 10.1080/014311698215748
   Puthal D, 2017, J COMPUT SYST SCI, V83, P22, DOI 10.1016/j.jcss.2016.02.005
   Ranjan R., 2008, J SUPERCOMPUT, V61, P1
   Ranjan R, 2014, IEEE CLOUD COMPUT, V1, P78, DOI 10.1109/MCC.2014.22
   Ranjan R, 2013, J SUPERCOMPUT, V65, P154, DOI 10.1007/s11227-011-0710-5
   Stone JE, 2010, COMPUT SCI ENG, V12, P66, DOI 10.1109/MCSE.2010.69
   Wang LZ, 2015, IEEE GEOSCI REMOTE S, V12, P736, DOI 10.1109/LGRS.2014.2360457
   Wu Xiao-ting, 2012, Journal of Computer Applications, V32, P617, DOI 10.3724/SP.J.1087.2012.00617
   Xue W, 2015, IEEE T COMPUT, V64, P2382, DOI 10.1109/TC.2014.2366754
   Yang DP, 2009, 2009 43RD ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1 AND 2, P198, DOI 10.1109/CISS.2009.5054716
   [张永平 Zhang Yongping], 2012, [计算机应用与软件, Computer Applications and Software], V29, P58
NR 40
TC 21
Z9 22
U1 2
U2 25
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 51
EP 60
DI 10.1016/j.sysarc.2016.07.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500006
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Luo, HZ
   Dai, PL
   Shi, L
   Xue, CJ
   Zhuge, QF
   Sha, EHM
AF Luo, Huizhang
   Dai, Penglin
   Shi, Liang
   Xue, Chun Jason
   Zhuge, Qingfeng
   Sha, Edwin H. M.
TI Write reconstruction for write throughput improvement on MLC PCM based
   main memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Phase change memory (PCM); Write throughput; Write reconstruction
AB The emerging Phase Change Memory (PCM) is considered as one of the most promising candidates to replace DRAM as main memory due to its better scalability and non-volatility. With multi-bit storage capability, Multiple-Level-Cell (MLC) PCM outperforms Single-Level-Cell (SLC) in density. However, the high write latency has been a performance bottleneck for MLC PCM for two reasons: First, MLC PCM has a much longer programming time; Second, the write latencies of different cell state transitions range significantly. When cells are concurrently written in the burst mode, the write latency of a burst is delayed by the worst state transitions. To improve the write throughput of MLC PCM based main memory, this paper proposes a Write Reconstruction (WR) scheme. WR reconstructs multiple burst writes targeting the same memory row, where the worst case cells are grouped together at some writes. With this approach, the write latency of other writes will be reduced. WR incurs low implementation overhead and shows significant efficiency. Experimental results show that WR achieves 18.1% of write latency reduction on average, with negligible power overhead. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Luo, Huizhang; Dai, Penglin; Shi, Liang; Zhuge, Qingfeng; Sha, Edwin H. M.] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
C3 Chongqing University; City University of Hong Kong
RP Shi, L (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
EM shi.liang.hk@gmail.com
RI Dai, Penglin/AAK-4084-2021; Dai, Penglin/ISU-9272-2023
OI Shi, Liang/0000-0002-9977-529X
FU Fundamental Research Funds for the Central Universities
   [106112016CDJZR185512, 106112014CD-JZR185502]; NSFC [61402059, 61472052,
   61572411]; National 863 Programs [2015AA015304]
FX This work is supported by the Fundamental Research Funds for the Central
   Universities (106112016CDJZR185512 and 106112014CD-JZR185502), NSFC
   (61402059, 61472052 and 61572411), and National 863 Programs
   2015AA015304.
CR [Anonymous], ISCA
   [Anonymous], 2014, PROC IET INT C POWER
   [Anonymous], NVMSA 14
   [Anonymous], 2012, 2012 INT JT C NEUR N, DOI DOI 10.1109/HPCA.2012.6169027
   Awasthi M, 2012, INT S HIGH PERF COMP, P15
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hu JT, 2013, DES AUT TEST EUROPE, P599
   Hu JT, 2015, IEEE T VLSI SYST, V23, P654, DOI 10.1109/TVLSI.2014.2321571
   Hu JT, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442127
   JIANG L, 2012, MICRO, P1, DOI DOI 10.1109/MICRO.2012.10
   JOSHI M, 2011, HPCA 11, P345
   Kim D.W., 2015, HPCA, P1
   Liu D, 2013, ASIA S PACIF DES AUT, P279, DOI 10.1109/ASPDAC.2013.6509609
   Liu D, 2012, DES AUT TEST EUROPE, P1447
   Long LB, 2015, ASIA S PACIF DES AUT, P322, DOI 10.1109/ASPDAC.2015.7059025
   Long LB, 2013, IEEE INT CONF EMBED, P145, DOI 10.1109/RTCSA.2013.6732213
   Luo HS, 2016, PETROL SCI, V13, P110, DOI 10.1007/s12182-015-0066-1
   Nirschl T, 2007, INT EL DEVICES MEET, P461, DOI 10.1109/IEDM.2007.4418973
   Pan CY, 2014, IEEE C ELECTR PERFOR, P11, DOI 10.1109/EPEPS.2014.7103580
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Qureshi MK, 2012, CONF PROC INT SYMP C, P380, DOI [10.1109/ISCA.2012.6237033, 10.1145/2366231.2337203]
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Shi L., 2010, GLVLSI '10: Proceedings of the 20th ACM/IEEE Great Lakes Symposium on VLSI, 2010, P91
   Wang J., 2014, ICCD, P175
   Xia F, 2014, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), P211
   Xue C.J., 2014, CODES ISSS, P325
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Yoon H, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2669365
   Yue JH, 2013, INT S HIGH PERF COMP, P282, DOI 10.1109/HPCA.2013.6522326
   Zhong K, 2014, I SYMPOS LOW POWER E, P81, DOI 10.1145/2627369.2627647
   Zhong K, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656049
NR 32
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2016
VL 71
BP 62
EP 72
DI 10.1016/j.sysarc.2016.05.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF7IP
UT WOS:000390503600007
DA 2024-07-18
ER

PT J
AU Kang, SH
   Yoo, D
   Ha, S
AF Kang, Shin-haeng
   Yoo, Donghoon
   Ha, Soonhoi
TI TQSIM: A fast cycle-approximate processor simulator based on QEMU
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Superscalar out-of-order processor; Analytical simulation; Sampled
   simulation; Cycle-approximate simulation; QEMU
ID PARALLEL SIMULATION; FRAMEWORK
AB Timing simulation of a processor is a key enabling technique to explore the design space of system architecture or to develop the software without an available hardware. We propose a fast cycle-approximate simulation technique for modern superscalar out-of-order processors. The proposed simulation technique is designed in two parts; the front-end provides correct functional execution of the guest application, and the back-end provides a timing model. For the back-end, we developed a novel processor timing model that combines a simple-formula-based analytical model and a scheduling analysis of sampled traces so as to boost up the simulation speed with minimal accuracy loss. Attached with a cache simulator, a branch predictor, and a trace analyzer, the proposed technique is implemented over the popular and portable QEMU emulator, so named TQSIM (Timed QEMU-based SIMulator). Sacrificing around 8 percent of the accuracy, TQSIM enables one or two orders of magnitude faster simulation than a reference cycle-accurate simulation when the target architecture is an ARM Cortex A15 processor. TQSIM is an open-source project currently available online. (C) 2016 Published by Elsevier B.V.
C1 [Kang, Shin-haeng; Ha, Soonhoi] Seoul Natl Univ, 1 Gwanak Ro, Seoul 301456, South Korea.
   [Yoo, Donghoon] Samsung Elect Co Ltd, 130 Samsung Ro, Suwon, Gyeonggi Do, South Korea.
C3 Seoul National University (SNU); Samsung Electronics; Samsung
RP Ha, S (corresponding author), Seoul Natl Univ, 1 Gwanak Ro, Seoul 301456, South Korea.
EM shkang@iris.snu.ac.kr; say.yoo@samsung.com; sha@snu.ac.kr
RI Yoo, Donghoon/JXM-8329-2024
FU Samsung Advanced Institute of Technology, Samsung Electronics Co., Ltd.
FX This work was supported by Samsung Advanced Institute of Technology,
   Samsung Electronics Co., Ltd.
CR [Anonymous], P 2014 INT C COMP AR
   [Anonymous], 2008, INFORM Q MAGAZINE
   [Anonymous], 2009, P 7 IEEE ACM INT C H
   [Anonymous], P 3 EUR C EMB REAL T
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Carlson T. E., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and AnalysisSC '11, P1, DOI [DOI 10.1145/2063384.2063454, 10.1145/2063384.2063454]
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   Chiou D, 2007, INT SYMP MICROARCH, P249, DOI 10.1109/MICRO.2007.36
   Conte TM, 1996, PR IEEE COMP DESIGN, P468, DOI 10.1109/ICCD.1996.563595
   Eeckhout L, 2003, IEEE MICRO, V23, P26, DOI 10.1109/MM.2003.1240210
   Eyerman S, 2006, DES AUT TEST EUROPE, P349
   Ferdinand C, 2004, INT FED INFO PROC, V156, P377
   Genbrugge D., 2010, HIGH PERFORMANCE COM, P1
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Gutierrez A, 2014, INT SYM PERFORM ANAL, P13, DOI 10.1109/ISPASS.2014.6844457
   Ipek E, 2006, ACM SIGPLAN NOTICES, V41, P195, DOI 10.1145/1168918.1168882
   Karkhanis TS, 2004, CONF PROC INT SYMP C, P338
   Kraemer S., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P75
   Liao Stan., 2002, System design with SystemC
   Miller JE, 2010, INT S HIGH PERF COMP, P295
   Murillo LG, 2012, DES AUT CON, P121
   Nussbaum S, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P15, DOI 10.1109/PACT.2001.953284
   Patel A, 2011, DES AUT CON, P1050
   Pellauer M, 2011, INT S HIGH PERF COMP, P406, DOI 10.1109/HPCA.2011.5749747
   Plyaskin R., 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P386, DOI 10.1109/VLSISoC.2011.6081615
   Sanchez D., 2013, P 40 ANN INT S COMP, P475
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   Stattelmann S., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P295, DOI 10.1109/SIES.2012.6356600
   Thach D, 2012, DES AUT TEST EUROPE, P248
   Tu CH, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2348839.2348840
   Wang J, 2014, INT SYM PERFORM ANAL, P106, DOI 10.1109/ISPASS.2014.6844466
   Wawrzynek J, 2007, IEEE MICRO, V27, P46, DOI 10.1109/MM.2007.39
   Wen-Chang Hsu, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P2255, DOI 10.1109/CIT.2010.389
   Wu MH, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159543
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
   Yeh TC, 2010, IEEE MEDITERR ELECT, P1033, DOI 10.1109/MELCON.2010.5475901
   Yi JJ, 2006, COMPUTER, V39, P22, DOI 10.1109/MC.2006.404
   Yun D, 2011, DES AUT CON, P345
NR 39
TC 12
Z9 13
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2016
VL 66-67
BP 33
EP 47
DI 10.1016/j.sysarc.2016.04.012
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DP0KM
UT WOS:000378178700003
DA 2024-07-18
ER

PT J
AU Penneman, N
   Kudinskas, D
   Rawsthorne, A
   De Sutter, B
   De Bosschere, K
AF Penneman, Niels
   Kudinskas, Danielius
   Rawsthorne, Alasdair
   De Sutter, Bjorn
   De Bosschere, Koen
TI Evaluation of dynamic binary translation techniques for full system
   virtualisation on ARMv7-A
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Binary translation; Hypervisor; Instruction set architecture;
   Virtualisation; Virtual machine monitor
ID REQUIREMENTS; ARM
AB We present the STAR hypervisor, the first open source software-only hypervisor for the ARMv7-A architecture that offers full system virtualisation using dynamic binary translation (DBT). We analyse techniques for user-space DBT on ARM and propose several solutions to adapt them to full system virtualisation. We evaluate the performance of a naive configuration of our hypervisor on a real embedded hardware platform and propose techniques to reduce DBT-based overhead. We analyse the impact of our optimisations using both micro-benchmarks and real applications. While the naive version of our hypervisor can get several times slower than native, our optimisations bring down the run-time overhead of real applications to at most 16%. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Penneman, Niels; De Sutter, Bjorn; De Bosschere, Koen] Univ Ghent, Comp Syst Lab, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
   [Kudinskas, Danielius; Rawsthorne, Alasdair] Univ Manchester, Sch Comp Sci, Oxford Rd, Manchester M13 9PL, Lancs, England.
C3 Ghent University; University of Manchester
RP Penneman, N (corresponding author), Univ Ghent, Comp Syst Lab, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM niels@penneman.org; Danielius.Kudinskas@gmail.com;
   Alasdair.Rawsthorne@manchester.ac.uk; Bjorn.DeSutter@elis.UGent.be;
   Koen.DeBosschere@elis.UGent.be
RI De Bosschere, Koen OM/P-6865-2014
FU agency for Innovation by Science and Technology (IWT) [093488]; European
   Union [ICT-318353]
FX The primary author of this paper was supported by the agency for
   Innovation by Science and Technology (IWT) under terms of a personal
   research grant (grant number 093488). Part of the research results
   presented in this paper were obtained in the context of the EURO-MILS
   project, which has received funding from the European Union's Seventh
   Framework Programme under grant agreement number ICT-318353.
CR Adams K, 2006, ACM SIGPLAN NOTICES, V41, P2, DOI 10.1145/1168918.1168860
   Amsden Z., 2006, P LIN S, V2, P371
   [Anonymous], 2014, ARM ARCH REF MAN ARM
   [Anonymous], 2003, ACM SIGOPS OPERATING
   Armand F., 2008, 4 EUR C ERTS EMBEDDE, P1
   Armand F., 2009, CONSUMER COMMUNICATI, P1, DOI [10.1109/CCNC.2009.4784874, DOI 10.1109/CCNC.2009.4784874]
   B -Labs Ltd, 2012, COD PROJ OV
   Barr Ken, 2010, Operating Systems Review, V44, P124, DOI 10.1145/1899928.1899945
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bungale P., 2010, ARM VIRTUALIZATION C
   Bungale PP, 2007, VEE'07: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P137
   Chen J.-Y., 2013, P 2013 INT C COMP AR, P19
   Cifuentes C, 1996, INTERNATIONAL CONFERENCE ON SOFTWARE MAINTENANCE, PROCEEDINGS, P340, DOI 10.1109/ICSM.1996.565037
   CORDIS, 2009, EC WORKSH VIRT CONS
   Dall C., 2010, P OTT LIN S JUL, P45
   Dall C, 2014, ACM SIGPLAN NOTICES, V49, P333, DOI 10.1145/2541940.2541946
   Dall Christoffer, 2013, Technical Report CUCS-010-13
   Devine S. W., 2009, US Patent App, Patent No. [12/466,343, 12466343]
   Ding Jiun-Hung., 2012, P OTTAWA LINUX S OLS, P93
   Ferstay D. R., 2006, THESIS U BRIT COLUMB
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hazelwood Kim., 2006, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, CASES '06, P261, DOI 10.1145/1176760.1176793.29.M
   Heinz T, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P109
   Heiser G., 2010, P 1 ACM ASIA PACIFIC, P19
   Heiser G., 2009, The motorola evoke qa4, a case study in mobile virtualization
   Hiser JD, 2007, INT SYM CODE GENER, P61
   HORSPOOL RN, 1980, COMPUT J, V23, P223, DOI 10.1093/comjnl/23.3.223
   Hung P. L., 2009, VARMOSA JUST TIME BI
   Hwang JY, 2008, CONSUM COMM NETWORK, P257, DOI 10.1109/ccnc08.2007.64
   IBM, 2011, POWERVM LX86 X86 LIN
   Inoue H, 2006, DES AUT CON, P484, DOI 10.1109/DAC.2006.229265
   KAELI DR, 1991, ACM COMP AR, V19, P34, DOI 10.1145/115953.115957
   Lee SM, 2010, DES AUT CON, P108
   LeVasseur Joshua., 2008, 13th Asia-Pacific Computer Systems Architecture Conference, ACSAC 2008, Hsinchu, China, August 4-6, 2008, P1
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Moore RW, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P147
   Penneman N, 2013, J SYST ARCHITECT, V59, P144, DOI 10.1016/j.sysarc.2013.02.003
   POPEK GJ, 1974, COMMUN ACM, V17, P412, DOI 10.1145/361011.361073
   Red Bend Software, 2014, VLOGIX MOB MOB VIRT
   Russell Rusty, 2008, Operating Systems Review, V42, P95, DOI 10.1145/1400097.1400108
   Smirnov A., 2012, CLOUD COMP RES CTR M
   Smirnov A, 2013, IEEE INT CONF CLOUD, P855, DOI 10.1109/CLOUD.2013.71
   Smith B, 2008, COMPUTER, V41, P15, DOI 10.1109/MC.2008.142
   Smith J. E., 2005, VIRTUAL MACHINES VER
   Sridhar S., 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P175
   SYSGO AG, 2014, PIKEOS COM FULL VIRT
   TRANGO Virtual Processors, 2009, TRANGO VIRTUAL PROCE
   Varanasi P., 2011, P 2 AS PAC WORKSH SY, P11
   VirtualLogix, 2009, VLX MOB HANDS
   Wagner S., 2008, PIKEOS CONCEPT HIST
   Wu YF, 2011, INT SYM CODE GENER, P236, DOI 10.1109/CGO.2011.5764691
   Xen Project, 2014, XEN ARM VIRT EXT WHI
   Xvisor, EXTENSIBLE VERS HYPE
NR 53
TC 4
Z9 6
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2016
VL 65
BP 30
EP 45
DI 10.1016/j.sysarc.2016.03.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9RB
UT WOS:000376702300003
OA Green Published
DA 2024-07-18
ER

PT J
AU Li, C
   Balla-Arabé, S
   Yang, F
AF Li, Chao
   Balla-Arabe, Souleymane
   Yang, Fan
TI Embedded multi-spectral image processing for real-time medical
   application
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-spectral image processing; Light-Tissue Interaction; Genetic
   Algorithm; Embedded System; FPGA; High-Level Synthesis
ID FPGA IMPLEMENTATION; ARCHITECTURES; MODEL
AB The newly introduced Kubelka-Munk Genetic Algorithm (KMGA) is a promising technique for the assessment of skin lesions from multi-spectral images. Using five skin parameter maps such as concentration or epidermis/dermis thickness, this method combines the Kubelka-Munk Light-Tissue interaction model and Genetic Algorithm optimization process to produce a quantitative measure of cutaneous tissue. Up to the present, variant improved KMGA implementations have been successfully realized using the recent parallel computing techniques. However, all these achievements are based on the multi-core CPUs. This results in a quite high cost and low practicability for the hardware equipment of the clinical system. Fortunately, Embedded Systems (ES) applications have made great progress in recent years, and many highly effective image processing devices, such as DSPs (Digital Signal Processor) and FPGAs (Field Programmable Gate Array), have been made available to engineers at a very convenient price. Nevertheless, today's embedded devices have as well the advantages of high speed, high embedability, low power consumption, more flexibility, etc. Thus, we focus our researches on the embedded KMGA application development. In this paper, we realize the CPU-to-FPGA transplantation of KMGA within a special High-Level Synthesis (HLS) SW/HW Co-design framework. Moreover, several optimizations are made on the algorithm and source code to improve the performances of the final implementation. Compared with CPUs, intensive experiments demonstrate that the proposed approaches can effectively improve the performances of KMGA method both in terms of efficiency and accuracy. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Li, Chao; Balla-Arabe, Souleymane; Yang, Fan] Univ Burgundy, LE2I CNRS Lab 6306, Dijon, France.
C3 Universite de Bourgogne
RP Li, C (corresponding author), Univ Burgundy, LE2I CNRS Lab 6306, Dijon, France.
EM chao.li.1986@ieee.org
OI LI, Chao/0000-0002-3782-7955
FU China Scholarship Council
FX Thanks to China Scholarship Council for funding.
CR [Anonymous], 1996, 99451 ISOIEC
   Baklouti M, 2010, J SYST ARCHITECT, V56, P278, DOI 10.1016/j.sysarc.2010.04.001
   Bodereau F, 2010, EUROP RADAR CONF, P427
   Colodro-Conde C, 2014, J SYST ARCHITECT, V60, P22, DOI 10.1016/j.sysarc.2013.11.006
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Fowers J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P47
   González C, 2013, INTEGRATION, V46, P89, DOI 10.1016/j.vlsi.2012.04.002
   Jacques Steven L., 2008, SPECTROSCOPIC DETERM
   Toledo-Moreo FJ, 2012, J SYST ARCHITECT, V58, P277, DOI 10.1016/j.sysarc.2012.06.002
   Jiang J, 2018, J REAL-TIME IMAGE PR, V15, P787, DOI 10.1007/s11554-015-0521-7
   Jolivot R., 2011, THESIS U BURGUNDY
   Jolivot R, 2013, INT J BIOMED IMAGING, V2013, DOI 10.1155/2013/978289
   Kestur S, 2010, IEEE COMP SOC ANN, P288, DOI 10.1109/ISVLSI.2010.84
   Kim AD, 2005, J BIOMED OPT, V10, DOI 10.1117/1.1925227
   Komuro T, 2010, IEEE T CIRC SYST VID, V20, P496, DOI 10.1109/TCSVT.2009.2035832
   Kubelka P., 1931, Z TECH PHYS, V12, P259, DOI DOI 10.4236/MSCE.2014.28004
   Li C, 2018, J REAL-TIME IMAGE PR, V15, P407, DOI 10.1007/s11554-015-0494-6
   Liang Y, 2012, J ELECTR COMPUT ENG, V2012, DOI 10.1155/2012/649057
   Lyberis S, 2014, J SYST ARCHITECT, V60, P481, DOI 10.1016/j.sysarc.2014.03.002
   Musavi SHA, 2015, WIRELESS PERS COMMUN, V85, P529, DOI 10.1007/s11277-015-2753-z
   SCHMITT JM, 1990, J OPT SOC AM A, V7, P2141, DOI 10.1364/JOSAA.7.002141
   Senturk A, 2015, J SIGNAL PROCESS SYS, V81, P137, DOI 10.1007/s11265-014-0912-1
   Sidiropoulos H, 2014, J SYST ARCHITECT, V60, P32, DOI 10.1016/j.sysarc.2013.09.012
   Sukhwani B, 2015, INT J PARALLEL PROG, V43, P1129, DOI 10.1007/s10766-014-0327-4
   SVAASAND LO, 1995, LASER MED SCI, V10, P55, DOI 10.1007/BF02133165
   Zeng Yonghong, 2010, Proceedings of the 2010 International Conference on Electrical and Control Engineering (ICECE 2010), P404, DOI 10.1109/iCECE.2010.105
   Zou D, 2012, CONCURR COMP-PRACT E, V24, P1625, DOI 10.1002/cpe.1913
NR 27
TC 12
Z9 12
U1 0
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 26
EP 36
DI 10.1016/j.sysarc.2015.12.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100004
DA 2024-07-18
ER

PT J
AU Barros, A
   Pinho, LM
   Yomsi, PM
AF Barros, Antonio
   Pinho, Luis Miguel
   Yomsi, Patrick Meumeu
TI Non-preemptive and SRP-based fully-preemptive scheduling of real-time
   Software Transactional Memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Synchronization mechanisms; Software Transactional
   Memory; Non-preemptive scheduling; Stack Resource Protocol; Cache
   non-coherency; Multi-core platforms; Contention management
AB Recent embedded processor architectures containing multiple heterogeneous cores and non-coherent caches renewed attention to the use of Software Transactional Memory (STM) as a building block for developing parallel applications. STM promises to ease concurrent and parallel software development, but relies on the possibility of abort conflicting transactions to maintain data consistency, which in turns affects the execution time of tasks carrying transactions. Because of this fact the timing behaviour of the task set may not be predictable, thus it is crucial to limit the execution time overheads resulting from aborts. In this paper we formalise a FIFO-based algorithm to order the sequence of commits of concurrent transactions. Then, we propose and evaluate two non-preemptive and one SRP-based fully-preemptive scheduling strategies, in order to avoid transaction starvation. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Barros, Antonio; Pinho, Luis Miguel; Yomsi, Patrick Meumeu] ISEP IPP, CISTER Res Ctr, P-4200072 Oporto, Portugal.
C3 Instituto Politecnico do Porto
RP Barros, A (corresponding author), ISEP IPP, CISTER Res Ctr, Rua Dr Antonio Bernardino Almeida 431, P-4200072 Oporto, Portugal.
EM amb@isep.ipp.pt; lmp@isep.ipp.pt; pamyo@isep.ipp.pt
RI Barros, António/IVV-5523-2023; Yomsi, Patrick/AAH-8176-2020; Pinho, Luis
   Miguel/M-3416-2013
OI Barros, António/0000-0002-2681-1085; Pinho, Luis
   Miguel/0000-0001-6888-1340; Meumeu Yomsi, Patrick/0000-0003-0473-1559
FU National Funds through FCT (Portuguese Foundation for Science and
   Technology); ERDF (European Regional Development Fund) through COMPETE
   (Operational Programme 'Thematic Factors of Competitiveness')
   [FCOMP-01-0124-FEDER-015006, FCOMP-01-0124-FEDER-037281]; FCT; EU
   ARTEMIS JU [ARTEMIS/0003/2012]; JU grant [333053]
FX This work was partially supported by National Funds through FCT
   (Portuguese Foundation for Science and Technology) and by ERDF (European
   Regional Development Fund) through COMPETE (Operational Programme
   'Thematic Factors of Competitiveness'), within projects
   FCOMP-01-0124-FEDER-015006 (VIPCORE) and FCOMP-01-0124-FEDER-037281
   (CISTER); by FCT and EU ARTEMIS JU, within project ARTEMIS/0003/2012, JU
   grant nr. 333053 (CONCERTO).
CR Anderson J.H., 1997, Real-Time Databases: Issues and Applications, P215
   Anderson JH, 1997, KLUW REAL T, P247
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Barros A., 2011, P 37 EUROMICRO C SOF
   Barros A., 2015, RESPONSE TIME ANAL H
   Bastoni A, 2010, REAL TIM SYST SYMP P, P14, DOI 10.1109/RTSS.2010.23
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Brandenburg BB, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P342, DOI 10.1109/RTAS.2008.27
   Byn Choi, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P155, DOI 10.1109/PACT.2011.21
   Cotard S., 2013, THESIS
   Cucu-Grosjean L, 2011, J SYST ARCHITECT, V57, P561, DOI 10.1016/j.sysarc.2011.02.007
   Devi UC, 2006, EUROMICRO, P75, DOI 10.1109/ECRTS.2006.10
   Dragojevic A, 2011, COMMUN ACM, V54, P70, DOI 10.1145/1924421.1924440
   El-Shambakey M, 2012, DES AUT CON, P437
   El-Shambakey Mohammed., 2012, Proceedings of the 27th SAC, P1602
   Elshambakey M, 2013, DES AUT TEST EUROPE, P1325
   Elshambakey M, 2013, ASIA S PACIF DES AUT, P47, DOI 10.1109/ASPDAC.2013.6509557
   Fahmy SF, 2009, DES AUT TEST EUROPE, P688
   Kalray, 2012, MPPA 256 MAN COR PRO
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Maldonado W, 2010, PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P79, DOI 10.1145/1693453.1693465
   Manson J, 2005, REAL TIM SYST SYMP P, P62
   Martin MMK, 2012, COMMUN ACM, V55, P78, DOI 10.1145/2209249.2209269
   Nelis V., 2013, Proceedings of the 21st International Conference on Real-Time Networks and Systems, P277, DOI DOI 10.1145/2516821
   Rajkumar R., 1990, Proceedings. The 10th International Conference on Distributed Computing Systems (Cat. No.90CH2878-7), P116, DOI 10.1109/ICDCS.1990.89257
   Ras J, 2009, IEEE INT CONF EMBED, P305, DOI 10.1109/RTCSA.2009.64
   Rossbach CJ, 2010, PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P47, DOI 10.1145/1693453.1693462
   Sarni T, 2009, IEEE INT CONF EMBED, P477, DOI 10.1109/RTCSA.2009.57
   Shavit N., 1995, Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, P204, DOI 10.1145/224964.224987
   Tilera, 2012, TIL TILEPRO64 PROC P
   Tsigas P., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P247, DOI 10.1109/RTCSA.1999.811240
NR 32
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 553
EP 566
DI 10.1016/j.sysarc.2015.07.008
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700005
DA 2024-07-18
ER

PT J
AU Nelson, A
   Goossens, K
   Akesson, B
AF Nelson, Andrew
   Goossens, Kees
   Akesson, Benny
TI Dataflow formalisation of real-time streaming applications on a
   Composable and Predictable Multi-Processor SOC
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real time; Mixed time criticality; Multi-processor; GALS; Dataflow;
   Performance analysis
ID EXECUTION
AB Embedded systems often contain multiple applications, some of which have real-time requirements and whose performance must be guaranteed. To efficiently execute applications, modem embedded systems contain Globally Asynchronous Locally Synchronous (GALS) processors, network on chip, DRAM and SRAM memories, and system software, e.g. microkernel and communication libraries. In this paper we describe a dataflow formalisation to independently model real-time applications executing on the CompSOC platform, including new models of the entire software stack. We compare the guaranteed application throughput as computed by our tool flow to the throughput measured on an FPGA implementation of the platform, for both synthetic and real H.263 applications. The dataflow formalisation is composable (i.e. independent for each real-time application), conservative, models the impact of GALS on performance, and correctly predicts trends, such as application speed-up when mapping an application to more processors. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Nelson, Andrew] Eindhoven Univ Technol, Embedded Syst, NL-5600 MB Eindhoven, Netherlands.
   [Goossens, Kees] Eindhoven Univ Technol, Comp Sci, NL-5600 MB Eindhoven, Netherlands.
   [Akesson, Benny] Czech Tech Univ, CISTER ISEP Res Unit, Prague, Czech Republic.
C3 Eindhoven University of Technology; Eindhoven University of Technology;
   Czech Technical University Prague; Instituto Politecnico do Porto
RP Nelson, A (corresponding author), Eindhoven Univ Technol, Embedded Syst, NL-5600 MB Eindhoven, Netherlands.
RI Goossens, Kees/E-9233-2015; Akesson, Benny/D-6528-2013
OI Akesson, Benny/0000-0003-2949-2080
FU EU FP7 [288008, 288248, CA505, CA703, ARTEMIS-2013-1 621429 EMC2,
   621353]; European Social Fund [CZ.1.07/23.00/30.0034]
FX This work was partially funded by projects EU FP7 288008 T-CREST and
   288248 Flextiles, CA505 BENEFIC, CA703 OpenES, ARTEMIS-2013-1 621429
   EMC2, 621353 DEWI, and the European Social Fund CZ.1.07/23.00/30.0034.
CR Akesson B., 2009, P EUR S DIG SYST DES
   Akesson B., 2011, P DES AUT TEST EUR C
   Akesson B., 2008, P INT C EMB REAL TIM
   Akesson B, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P25, DOI 10.1007/978-1-4419-6460-1_2
   [Anonymous], 2004, P DES AUT TEST EUR C
   [Anonymous], 1997, ARINC SPEC 653 AV AP
   Axer P, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2560033
   Baccelli F., 1992, SYNCHRONIZATION LINE
   Beyranvand Nejad A., 2013, P INT C EMB REAL TIM
   Bilsen G., 1996, IEEE T SIGNAL PROCES
   Bini E., 2011, P MICR MICRO
   Bril R., 2007, TECHNICAL REPORT
   Buttazzo G.C., 2011, IEEE T IND INF
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Dolev D., 2013, P 25 ACM S PAR ALG A
   Edwards S.A., 2007, P 44 ANN DES AUT C
   Goossens K., 2010, DES AUT C DAC 2010 4
   Goossens K., 2013, ACM SPECIAL INTEREST
   Goossens K., 2010, P EUR S DIG SYST DES
   Goossens S., 2013, P FPGA WORLD
   Goossens S., 2013, INT C HARDW SOFTW CO
   Goossens S., 2013, P DES AUT TEST EUR C
   Hansson A., 2009, ACM T DESIGN AUTOMAT
   Hansson A., 2009, IET COMPUT DIGITAL T
   Hansson A., 2011, ELSEVIER J MICROPROC
   Heiser G., 2010, P 1 AS PAC WORKSH SY
   Ip N.J.H., 2006, P INT C EMB UB COMP
   Kasapaki E., 2013, P EUR S DIG SYST DES
   Kopetz H, 2011, Real-Time Systems: Design Principles for Distributed Embedded Applications, P307
   Kumar A, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367049
   Li Y., 2014, P EUR C REAL TIM SYS
   Lickly B., 2008, P 2008 INT C COMP AR
   Liu I., 2012, P INT C COMP DES ICC
   Mok A.K., 2002, P 2 INT C EMB SOFTW
   Moreira O., 2014, SCHEDULING REAL TIME
   Moreira OM, 2007, EURASIP J ADV SIG PR, DOI 10.1155/2007/83710
   Nejad AB, 2013, J SYST ARCHITECT, V59, P1032, DOI 10.1016/j.sysarc.2013.07.006
   Nelson A., 2011, P INT C EMB COMP SYS
   Nelson A., 2014, P DES AUT TEST EUR C
   Nemati F., 2011, P EUR C REAL TIM SYS
   Nesbit KJ, 2008, IEEE MICRO, V28, P6, DOI 10.1109/MM.2008.43
   Nieuwland A., 2002, ACM T DES AUTOMAT EM
   Paolieri M, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435260
   Parks T.M., 1995, 1995 29 AS C SIGN SY
   Paukovits C., 2008, P INT C EMB REAL TIM
   Reineke J., 2011, P 7 IEEE ACM IFIP IN
   Schoeberl M, 2015, J SYST ARCHITECT, V61, P449, DOI 10.1016/j.sysarc.2015.04.002
   Schoeberl Martin, 2009, UCBEECS2009149
   Shabbir A, 2010, J SYST ARCHITECT, V56, P265, DOI 10.1016/j.sysarc.2010.03.007
   Shah H., 2012, DES AUT TEST EUR C E
   Shin I., 2003, P RTSS
   Sriram S, 2012, EMBEDDED MULTIPROCES
   Stefan R., 2012, IEEE T COMPUT, V7, P233
   Stiliadis D., 1998, IEEE ACM T NETWORK
   Stuijk S., 2006, P INT C APPL CONC SY
   Ungerer T., 2013, P EUR S DIG SYST DES
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Wiggers M.H., 2007, P 10 INT WORKSH SOFT
   Wiggers M.H., 2009, P ACM INT C EMB SOFT
   Wilhelm R., 2009, IEEE J COMPUT AIDED
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wolf J., 2010, P 2010 IEEE INT S
   Wu Z.P., 2013, REAL TIM SYST S RTSS
NR 63
TC 9
Z9 10
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2015
VL 61
IS 9
BP 435
EP 448
DI 10.1016/j.sysarc.2015.04.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV4YH
UT WOS:000364271900005
OA Green Published
DA 2024-07-18
ER

PT J
AU Mubeen, S
   Mäki-Turja, J
   Sjödin, M
AF Mubeen, Saad
   Maki-Turja, Jukka
   Sjodin, Mikael
TI Communications-oriented development of component-based vehicular
   distributed real-time embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed real-time embedded systems; Vehicular software systems;
   Component-based software engineering; Real-time systems; Timing model;
   Model- and component-based development
ID CONTROLLER-AREA-NETWORK; SCHEDULABILITY ANALYSIS; OFFSETS; TASKS
AB We propose a novel model- and component-based technique to support communications-oriented development of software for vehicular distributed real-time embedded systems. The proposed technique supports modeling of legacy nodes and communication protocols by encapsulating and abstracting the internal implementation details and protocols. It also allows modeling and performing timing analysis of the applications that contain network traffic originating from outside of the system such as vehicle-to-vehicle, vehicle-to-infrastructure, and cloud-based applications. Furthermore, we present a method to extract end-to-end timing models to support end-to-end timing analysis. We also discuss and solve the issues involved during the extraction of these models. As a proof of concept, we implement our technique in the Rubus Component Model which is used for the development of software for vehicular embedded systems by several international companies. We also conduct an application-case study to validate our approach. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Mubeen, Saad; Maki-Turja, Jukka; Sjodin, Mikael] Malardalen Univ, Malardalen Real Time Res Ctr MRTC, Vasteras, Sweden.
   [Mubeen, Saad; Maki-Turja, Jukka] Arcticus Syst AB, Jarfalla, Sweden.
C3 Malardalen University
RP Mubeen, S (corresponding author), Malardalen Univ, Malardalen Real Time Res Ctr MRTC, Vasteras, Sweden.
EM saad.mubeen@mdh.se
RI Mubeen, Saad/HRB-4610-2023
FU Swedish Research Council (VR); Swedish Knowledge Foundation (KKS);
   Strategic Research Foundation (SSF); centre PROGRESS
FX This work is supported by the Swedish Research Council (VR) within the
   projects SythSoft and TiPCES, the Swedish Knowledge Foundation (KKS)
   within the projects FEMMVA and EEMDEF, and the Strategic Research
   Foundation (SSF) with the centre PROGRESS. The authors would like to
   thank the industrial partners Arcticus Systems, BAE Systems Hagglunds
   and Volvo Construction Equipment (VCE), Sweden.
CR [Anonymous], 2012, TIMMO 2 USE BROCHURE
   [Anonymous], 2009, TIMMO METHODOLOGY VE
   [Anonymous], CAT SPEC CORBA SPEC
   [Anonymous], 2005, 5 M US SOFTW SYST SA
   [Anonymous], 2010, EAST ADL DOMAIN MODE
   [Anonymous], 2008, AUTOSAR TECHN OV
   [Anonymous], 2013, RUBUS ICE INTEGRATED
   [Anonymous], 2009, TADL TIM AUGM DESCR
   [Anonymous], 2015, ISO 11898
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   DeMichiel L., 2002, SUN MICROSYSTEMS ENT
   Feiertag N, 2008, RTSS WORKSH COMP THE, P41
   FlexRay Consortium, 2005, FLEXRAY COMM SYST
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Valls MG, 2012, FUTURE GENER COMP SY, V28, P902, DOI 10.1016/j.future.2011.10.005
   Hagglunds Controller Area Network (HCAN), 2009, NETW IMPL SPEC BAE S
   Hanninen K., 2008, 3 IEEE INT S IND EMB
   Ke X, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P199, DOI 10.1109/RTCSA.2007.29
   Maki-Turja J., 2006, INT C EMB SYST APPL
   Maki-Turja J., 2004, REAL TIM EMB COMP SY
   Maki-Turja J, 2008, REAL-TIME SYST, V40, P77, DOI 10.1007/s11241-008-9050-9
   Mubeen S., 2012, 17 IEEE C EM TECHN F
   Mubeen S., 2012, 9 IEEE INT WORKSH FA
   Mubeen S., 2012, REAL TIM DISTR COMP
   Mubeen S., 2011, 16 IEEE C EM TECHN F
   Mubeen S, 2013, COMPUT SCI INF SYST, V10, P453, DOI 10.2298/CSIS120614011M
   Mubeen S, 2012, 2012 IEEE 19TH INTERNATIONAL CONFERENCE AND WORKSHOPS ON ENGINEERING OF COMPUTER BASED SYSTEMS (ECBS), P210, DOI 10.1109/ECBS.2012.38
   NIKHEF Amsterdam, 2000, CANOPEN HIGH LEVEL
   OMG, 2008, COMM OBJ REQ BROK AR
   OMG Group, 2010, UML PROF MARTE MOD A
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Romero J.C., 2013, SOFTWARE PRACTICE EX
   Sentilles S, 2008, LECT NOTES COMPUT SC, V5282, P310, DOI 10.1007/978-3-540-87891-9_21
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   Tindell K., 1994, TECHNICAL REPORT
   TINDELL KW, 1994, REAL TIM SYST SYMP P, P259
NR 38
TC 23
Z9 25
U1 0
U2 10
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2014
VL 60
IS 2
BP 207
EP 220
DI 10.1016/j.sysarc.2013.10.008
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AB5WA
UT WOS:000331858200006
DA 2024-07-18
ER

PT J
AU Jing, L
   Zhou, YH
   Cheng, ZX
   Yen, NY
   Park, JJ
AF Jing, Lei
   Zhou, Yinghui
   Cheng, Zixue
   Yen, Neil Y.
   Park, James J.
TI Context-aware service roaming for heterogeneous embedded devices over
   cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Embedded device; Network programming; Reprogramming;
   Data dissemination; Over The Air Programming; Magic Ring
ID SENSOR NETWORKS; FINGER GESTURES
AB Cloud computing advocates a promising paradigm that facilitates the access within heterogeneous services, platforms, and end users. However, platforms (or host servers) have confined to devices which require a considerable computing resources. In this case, solutions concerning the efficient use of pervasive devices with constrained resources become an open issue. This study investigates the seamless connection between embedded devices and cloud resources to enhance the capability of computing and furthermore provide context-aware services. A method for wireless program dissemination and boot loading is proposed to transfer necessary information and resources between service and target device(s). The experiment results on time delay and energy cost demonstrate the feasibility and performance. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Jing, Lei; Zhou, Yinghui; Cheng, Zixue; Yen, Neil Y.] Univ Aizu, Sch Comp Sci & Engn, Aizu Wakamatsu, Fukushima 9658580, Japan.
   [Park, James J.] Seoul Natl Univ Sci & Technol, Dept Comp Sci & Engn, Seoul, South Korea.
C3 University of Aizu; Seoul National University of Science & Technology
RP Jing, L (corresponding author), Univ Aizu, Sch Comp Sci & Engn, Ikki Machi, Aizu Wakamatsu, Fukushima 9658580, Japan.
EM leijing@u-aizu.ac.jp; z-cheng@u-aizu.ac.jp; neilyyen@u-aizu.ac.jp
CR [Anonymous], 2004, P 2 INT C EMB NETW S, DOI DOI 10.1145/1031495.1031506
   [Anonymous], 2011, NIST DEFINITION CLOU
   [Anonymous], J CONVERGENCE
   CUTEBOX, 2012, ED PLATF EMB S UNPUB
   Hiroshi I., 2008, P 2 INT C TANG EMB I, P15
   Hsiao KF, 2011, HUM-CENTRIC COMPUT I, V1, DOI 10.1186/2192-1962-1-1
   Ishii H., 1997, P CHI97ACM MARCH
   Jing L., 2011, 11 IEEE IPSJ INT S A
   Jing L, 2012, SENSORS-BASEL, V12, P5775, DOI 10.3390/s120505775
   Jing L, 2011, IEICE T INF SYST, VE94D, P1062, DOI 10.1587/transinf.E94.D.1062
   Kulkarni SS, 2005, INT CON DISTR COMP S, P7, DOI 10.1109/ICDCS.2005.50
   Panta RK, 2007, IEEE INFOCOM SER, P928, DOI 10.1109/INFCOM.2007.113
   Panta RK, 2011, ACM T SENSOR NETWORK, V7, DOI 10.1145/1921621.1921624
   Silas S, 2012, HUM-CENTRIC COMPUT I, V2, DOI 10.1186/2192-1962-2-5
   Wang Q, 2006, IEEE NETWORK, V20, P48, DOI 10.1109/MNET.2006.1637932
   WEISER M, 1991, SCI AM, V265, P94, DOI 10.1038/scientificamerican0991-94
NR 16
TC 0
Z9 0
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 776
EP 784
DI 10.1016/j.sysarc.2013.02.006
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500012
DA 2024-07-18
ER

PT J
AU Chaturvedi, V
   Huang, H
   Ren, SP
   Quan, G
AF Chaturvedi, Vivek
   Huang, Huang
   Ren, Shangping
   Quan, Gang
TI On the fundamentals of leakage aware real-time DVS scheduling for peak
   temperature minimization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Thermal-aware scheduling; Embedded systems; Real-time systems
ID FEASIBILITY ANALYSIS
AB As the consequence of the exponentially increased power density on integrated circuits, thermal issues are becoming critical in design of computing systems. Moreover, as both leakage and thermal issues have become more prominent in the deep sub-micron domain, a power and thermal aware design technique becomes less effective if the leakage/temperature dependency is not appropriately addressed. In this paper, we take into account the dependency among the leakage, the temperature, and the supply voltage in our theoretical analysis and explore the fundamental characteristics on how to employ dynamic voltage scaling (DVS) to reduce the peak operating temperature. We find that, for a specific interval, a real-time schedule using the lowest constant speed is not necessarily the optimal choice any more in minimizing the peak temperature. We identify the scenarios when a schedule using two different speeds can outperform the one using the lowest constant speed. In addition, we find that, when scheduling a periodic task set, the constant speed schedule is still the optimal solution for minimizing the peak temperature when the temperature is at its stable status. We formulate our conclusions into several theorems with formal proofs. (C) 2012 Elsevier By. All rights reserved.
C1 [Chaturvedi, Vivek; Huang, Huang; Quan, Gang] Florida Int Univ, Miami, FL 33174 USA.
   [Ren, Shangping] IIT, Chicago, IL 60616 USA.
C3 State University System of Florida; Florida International University;
   Illinois Institute of Technology
RP Chaturvedi, V (corresponding author), Florida Int Univ, Miami, FL 33174 USA.
EM vchaturv@fiu.edu; hhuang001@fiu.edu; ren@iit.edu; hhuang001@fiu.edu
RI Quan, Gang/JVZ-6756-2024; Ren, Shangping/B-5683-2019
OI Quan, Gang/0000-0002-1007-4850; chaturvedi, vivek/0000-0003-1358-0107
FU NSF [CNS-0969013, CNS-0917021, CNS-1018108, CNS 1018731, CNS CAREER
   0746643]; Division Of Computer and Network Systems; Direct For Computer
   & Info Scie & Enginr [1018108, 0917021] Funding Source: National Science
   Foundation
FX We thank anonymous reviewers for their comments and suggestions which
   contributed significantly to improving quality of this paper. This work
   is supported in part by NSF under projects CNS-0969013, CNS-0917021,
   CNS-1018108, CNS 1018731 and CNS CAREER 0746643.
CR Andrei A, 2011, IEEE T VLSI SYST, V19, P10, DOI 10.1109/TVLSI.2009.2030199
   [Anonymous], 2009, international technology roadmap for semiconductors
   [Anonymous], 2004, NY TIMES
   [Anonymous], HOTSP 4 2 TEMP MOD T
   Bansal N, 2007, J ACM, V54, DOI 10.1145/1206035.1206038
   Bao M, 2010, DES AUT TEST EUROPE, P21
   Chantem T, 2009, I SYMPOS LOW POWER E, P105
   Chaturvedi V., 2010, ICESS, P1802
   Chen JJ, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P141, DOI 10.1109/RTAS.2009.30
   Hanumaiah Vinay, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P310, DOI 10.1145/1687399.1687458
   He L, 2004, DES AUT CON, P12, DOI 10.1145/996566.996572
   Huang H., 2011, DATE
   Huang H, 2010, INT SYM QUAL ELECT, P447, DOI 10.1109/ISQED.2010.5450539
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jayaseelan Ramkumar, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P618, DOI 10.1109/ICCAD.2008.4681641
   Kumar P., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P123, DOI 10.1109/ASPDAC.2011.5722170
   Kumar P, 2011, DES AUT CON, P468
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Liu S., 2010, RTAS WiP
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Perathoner S, 2010, ICCAD-IEEE ACM INT, P131, DOI 10.1109/ICCAD.2010.5654109
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Quan G., 2008, Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, P267
   Quan G, 2010, IEEE T IND INFORM, V6, P329, DOI 10.1109/TII.2010.2052057
   Quan G, 2009, EUROMICRO, P207, DOI 10.1109/ECRTS.2009.28
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   Skadron K, 2003, IEEE MICRO, V23, P52, DOI 10.1109/MM.2003.1261387
   Skadron K, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P17
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Wang SQ, 2006, EUROMICRO, P161
   Yang CY, 2010, DES AUT TEST EUROPE, P9
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Yeh L., 2002, THERMAL MANAGEMENT M
   Yuan L., 2006, Proceedings of International Conference on Computer-Aided Design (ICCAD), P761
   Zhang S, 2007, IEEE IC CAD, P281, DOI 10.1109/ICCAD.2007.4397278
   Zhang SS, 2010, DES AUT CON, P585
NR 37
TC 14
Z9 15
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2012
VL 58
IS 10
BP 387
EP 397
DI 10.1016/j.sysarc.2012.08.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 052CK
UT WOS:000312175100001
DA 2024-07-18
ER

PT J
AU Haggett, S
   Knowles, G
AF Haggett, Shawn
   Knowles, Greg
TI Tokenisation and compression of Java class files
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Java virtual machine; Embedded systems; J2ME; CLDC
ID LANGUAGES
AB Method calls in object oriented languages, such as Java, are bound at run-time, making the method binding technique very important for the performance of the language. Efficient implementations can rely on having additional memory and/or processing power available either to store lookup tables or to allow for the construction of caches or rewriting of instructions during runtime. These are luxuries not always available on mobile devices such as mobile phones, tablets, etc. In this paper we describe a novel way of tokenising and compressing method dispatch tables to provide an efficient dispatch process which could be implemented in hardware in only a few operations. We demonstrate this in the context of Java, also showing a significant reduction in size for the resulting class files. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Haggett, Shawn; Knowles, Greg] Flinders Univ Adelaide, Sch Comp Sci Engn & Math, Adelaide, SA 5046, Australia.
C3 Flinders University South Australia
RP Knowles, G (corresponding author), Flinders Univ Adelaide, Sch Comp Sci Engn & Math, Adelaide, SA 5046, Australia.
EM greg.knowles@flinders.edu.au
CR ajile Systems. Inc. aj-100, 2006, AJ 100 REALT LOW POW
   Antonioli D.N., 2001, CAR CLASS ARCH FORMA
   ARM Limited, 2005, JAZ DBX WHIT PAP
   BIZZOTTO G, 2002, S ARCH NOUV MACH REN
   Bradley Q., 1998, JAZZ EFFICIENT COMPR
   Clausen LR, 2000, ACM T PROGR LANG SYS, V22, P471, DOI 10.1145/353926.353933
   Cox B.J., 1986, OBJECT ORIENTED PROG
   DIXON R, 1989, SIGPLAN NOTICES, V24, P211, DOI 10.1145/74878.74900
   DRIESEN K, 1999, THESIS U CALIFORNIA
   Ducournau R, 2011, SOFTWARE PRACT EXPER, V41, P627, DOI 10.1002/spe.1022
   ERNST JENS., 1997, SIGPLAN C PROGRAMMIN, P358
   Horspool RN, 1998, SOFTWARE PRACT EXPER, V28, P1253, DOI 10.1002/(SICI)1097-024X(1998100)28:12<1253::AID-SPE200>3.0.CO;2-8
   Imsys Technologies, IMS 1000 MULT PLATF
   KENT KB, 2003, THESIS U VICTORIA
   Lindholm Tim., 1999, JAVA VIRTUAL MACHINE, V2nd
   PUGH W, 1999, SIGPLAN C PROGR LANG, P247
   Rayside D., 1999, COMPACT JAVA BINARIE
   SCHOEBERL M, 2005, THESIS VIENNA U TECH
   Stork C.H., 2001, GENERIC ADAPTIVE SYN
   Stroustrup B., 1997, The C++ Programming Language
   *SUN MICR, 2003, JAV CARD 2 2 1 VIRT
   Sun Microsystems, 1999, JAV LANG SPEC
   Sun Microsystems, 2000, JAV CARD 2 1 2 VIRT
   Sun Microsystems, 1999, JAR FIL SPEC
   Sun Microsystems, PIC 2 JAV PROC COR S
   VITEK J, 1996, LECT NOTES COMPUTER, V1060, P309
   VITEK J, 1994, LNCS, V821, P432
NR 27
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2012
VL 58
IS 1
BP 1
EP 12
DI 10.1016/j.sysarc.2011.09.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888FD
UT WOS:000299988300001
DA 2024-07-18
ER

PT J
AU Huang, YZ
   Liu, TT
   Xue, CJ
AF Huang, Yazhi
   Liu, Tiantian
   Xue, Chun Jason
TI Register allocation for write activity minimization on non-volatile main
   memory for embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Non-volatile memory; Register allocation; Graph coloring; Potential
   spill
AB Non-volatile memories are good candidates for DRAM replacement as main memory in embedded systems and they have many desirable characteristics. Nevertheless, the disadvantages of non-volatile memory co-exist with its advantages. First, the lifetime of some of the non-volatile memories is limited by the number of erase operations. Second, read and write operations have asymmetric speed or power consumption in non-volatile memory. This paper focuses on the embedded systems using non-volatile memory as main memory. We propose register allocation technique with re-computation to reduce the number of store instructions. When non-volatile memory is applied as the main memory, reducing store instructions will reduce write activities on non-volatile memory. To re-compute the spills effectively during register allocation, a novel potential spill selection strategy is proposed. During this process, live range splitting is utilized to split certain long live ranges such that they are more likely to be assigned into registers. In addition, techniques for re-computation overhead reduction is proposed on systems with multiple functional units. With the proposed approach, the lifetime of non-volatile memory is extended accordingly. The experimental results demonstrate that the proposed technique can efficiently reduce the number of store instructions on systems with non-volatile memory by 33% on average. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Huang, Yazhi; Liu, Tiantian; Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
C3 City University of Hong Kong
RP Xue, CJ (corresponding author), City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
EM yzhuang3@student.cityu.edu.hk; tiantiliu2@student.cityu.edu.hk;
   jasonxue@cityu.edu.hk
OI Xue, Chun Jason/0000-0002-6431-9868
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CityU 123210]
FX This work is partially supported by a grant from the Research Grants
   Council of the Hong Kong Special Administrative Region, China [CityU
   123210].
CR [Anonymous], MIBENCH
   [Anonymous], MEDIABENCH
   Briggs Preston, 1992, Ph. D. Dissertation
   CHAITIN GJ, 1981, COMPUT LANG, V6, P47, DOI 10.1016/0096-0551(81)90048-5
   Chu YS, 2009, DES AUT TEST EUROPE, P405
   Gebotys CH, 1997, DES AUT CON, P435, DOI 10.1145/266021.266192
   Hanson D.R., 1990, SOFTWARE PRACTICE EX, P85
   Hu J., 2010, P 8 IEEE S APPL SPEC, P7
   Hu JT, 2010, DES AUT CON, P350
   Lee BC, 2010, IEEE MICRO, V30, P131, DOI 10.1109/MM.2010.24
   Li L, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P329
   M. Inc, 2000, MOT DSP 563000 FAM M
   Park Chanik, 2004, P 4 ACM INT C EMB SO, P114, DOI [10.1145/1017753.1017775, DOI 10.1145/1017753.1017775]
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Shi L., 2010, GLVLSI '10: Proceedings of the 20th ACM/IEEE Great Lakes Symposium on VLSI, 2010, P91
   Thammanur S, 2004, ACM T PROGR LANG SYS, V26, P938, DOI 10.1145/1034774.1034776
   Youfeng Wu, 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P1, DOI 10.1109/MICRO.1994.717399
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 18
TC 7
Z9 10
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2012
VL 58
IS 1
BP 13
EP 23
DI 10.1016/j.sysarc.2011.09.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888FD
UT WOS:000299988300002
DA 2024-07-18
ER

PT J
AU Torres, C
   Glösekötter, P
AF Torres, Concepcion
   Gloesekoetter, Peter
TI Reliable and energy optimized WSN design for a train application
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WSN; CPS; Train application; Routing algorithm; Reliability;
   Time-critical broadcast
AB In the near past, several applications have been envisioned for WSNs because of the need to collect, interpret and act on real-time data. Data collecting and processing using typical wired sensor network has always been expensive, especially in already-operational systems. For this reason, it is obviously advantageous to improve the functionality of these systems using WSNs. Trains are long life means of transport whose electrical system cannot be changed easily. In this paper, it is demonstrated that a WSN can be a suitable solution to add more services to the current operational trains. A reliable algorithm for these applications has been designed and simulated in a self-developed simulator, and then optimized in terms of energy consumption and response time. The bounded delay guarantees on packet delivery allows that this algorithm can be used in limited response time situations as emergency cases. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Torres, Concepcion; Gloesekoetter, Peter] Univ Appl Sci Munster, Dept Elect Engn & Comp Sci, Steinfurt, Germany.
C3 University of Applied Sciences, Muenster
RP Torres, C (corresponding author), Univ Appl Sci Munster, Dept Elect Engn & Comp Sci, Steinfurt, Germany.
EM ctorres@fh-muenster.de; peter.gloesekoetter@fh-muenster.de
RI Glösekötter, Peter/L-6706-2014
OI Gloesekoetter, Peter/0000-0002-6937-468X
CR Atmel, 8 BITS AVR MICR 8K B
   Atmel, AVR LOW POWER 2 4 GH
   Dasgupta M., 2010, 2010 INT C DAT STOR
   Dust Networks, 2006, TECHN OV TIM SYNCHR
   HART Communication Foundation, 2007, WHIT PAP WHY WIRELES
   Sohraby Kazem, 2005, WIRELESS SENSOR NETW, P203
   Stathopoulos T., 2007, 26 IEEE INT C COMP C
   Swami Ananthram, 2007, WIRELESS SENSOR NETW, P314
   Torres Concepcion, 2010, RELIABLE ENERGYOPTIM
   Wang Yu, 2007, DETERMINISTIC DISTRI
   Zeng B., 2009 IEEE INT C NETW
   Zhao L, 2009 9 INT C HYBR IN
NR 12
TC 6
Z9 9
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2011
VL 57
IS 10
SI SI
BP 896
EP 904
DI 10.1016/j.sysarc.2011.04.004
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 877PM
UT WOS:000299194400004
DA 2024-07-18
ER

PT J
AU Chao, CH
   Li, IH
   Yang, CY
   Li, JS
AF Chao, Chih-Hung
   Li, I-Hui
   Yang, Chong-Yi
   Li, Jung-Shian
TI An efficient diversity-driven selective forwarding approach for
   replicated data queries in wireless sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless sensor networks; Sequential dispatching; Sequential dispatching
   with overlap; Fixed distance dispatching; Balanced incomplete block
   dispatching; Diversity-driven selective forwarding
AB This study considers a wireless sensor network (WSN) designed to track specified objects of interest such as bird-calls, insect-images, and so forth. An assumption is made that the sensors in the WSN are capable of analyzing and identifying detected objects and are pre-loaded with the features of the tracked objects before they are deployed. The features associated with the tracked objects are referred to as "model tuples". When a sensor subsequently detects an object, it extract features from the detected object and then compares it with the tuples stored in its memory in order to determine whether or not the detected object is the tracked object. Since the sensors have only limited memory and storage space, it is impossible to store all the tuples on a single sensor. Furthermore, the sensors are battery operated, and thus the stored tuples are irretrievably lost once the sensor's energy resources have been consumed. As a result, the network no longer has a complete knowledge of all the tracked information. Accordingly, the present study proposes four tuple dispatching schemes for distributing the tracked information amongst the sensors in such a way as to mitigate the effects of sensor energy depletion, namely sequential dispatching, sequential dispatching with overlap, fixed distance dispatching, and balanced incomplete block dispatching. In addition, an efficient diversity-driven selective forwarding scheme is proposed to resolve the problem where the detected object fails to match the tuples held at the local sensor. In the approach, the local sensor applies the correlation between the sensor identifier and the indexes of the tuples stored at the various sensors to deliver the feature of the object along the paths with the highest diversity. The simulation presents a series of experimental results to benchmark the performance of the proposed forwarding approach for each of the dispatching schemes against that of a blind flooding approach. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Li, Jung-Shian] Natl Cheng Kung Univ, Inst Comp & Commun Engn, Dept Elect Engn, Tainan 701, Taiwan.
   [Chao, Chih-Hung] Natl Univ Kaohsiung, Lib & Informat Ctr, Kaohsiung, Taiwan.
   [Chao, Chih-Hung] Natl Univ Kaohsiung, Lib Informat Ctr, Network Commun Sect, Kaohsiung, Taiwan.
   [Yang, Chong-Yi] Chunghwa Telecom Co, Dept Informat Secur Unit, Data Commun Business Grp, Taipei 100, Taiwan.
C3 National Cheng Kung University; National University Kaohsiung; National
   University Kaohsiung; Chunghwa Telecom
RP Li, JS (corresponding author), Natl Cheng Kung Univ, Inst Comp & Commun Engn, Dept Elect Engn, Tainan 701, Taiwan.
EM wilson@nuk.edu.tw; sanity@mail.ltu.edu.tw; cyyang@cht.com.tw;
   jsli@mail.ncku.edu.tw
FU National Science Council of Taiwan [NSC 98-2219-E-006-010]
FX This study was supported in part by the National Science Council of
   Taiwan under Grant No. NSC 98-2219-E-006-010. We are also very grateful
   to thank the anonymous reviewers for their comments and suggestions.
CR Akyildiz I.F., 2002, IEEE Communications Magazine, Agosto
   BONET P, 2001, P 2 INT C MOB MOD MA, V43, P551
   CHAO HC, 2004, P IEEE AS PAC C CIRC, V1, P461
   DALAL YK, 1978, COMMUN ACM, V21, P1040, DOI 10.1145/359657.359665
   DEY A, 1986, THEORY BLOCK DESIGN
   Gehrke J, 2004, IEEE PERVAS COMPUT, V3, P46, DOI 10.1109/MPRV.2004.1269131
   Intanagonwiwat C, 2003, IEEE ACM T NETWORK, V11, P2, DOI 10.1109/TNET.2002.808417
   Jaikaeo C, 2000, P SOC PHOTO-OPT INS, V4037, P184, DOI 10.1117/12.395040
   KARP RB, 2002, ACM INT WORKSH WIR S
   KWON TG, 1995, IEEE INT WORKSH MULT
   LEE K, 2006, IEEE VEH TECHN C
   Madden S, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P131, DOI 10.1145/1060289.1060303
   MADDEN S, 2003, P 2003 ACM SIGMOD IN
   Ratnasamy S, 2003, MOBILE NETW APPL, V8, P427, DOI 10.1023/A:1024591915518
   RATNASAMY S, 2002, MODEL CENTRIC STORAG
   REGHAVENDRA CS, 2006, WIRELESS SENSOR NETW
   RUSER HJ, 1963, COMBINATORIAL MATH
   SADAGOPAN N, 2005, ACTIVE QUERY FORWARD
   Shen CC, 2001, IEEE PERS COMMUN, V8, P52, DOI 10.1109/98.944004
   SHENG M, 2005, IEEE T BROADCAST JUN
   Shenker S, 2003, ACM SIGCOMM COMP COM, V33, P137, DOI 10.1145/774763.774785
   West D.B., 2001, INTRO GRAPH THEORY
   Yao Y., 2002, SIGMOD
   Zhao F., 2004, Wireless sensor networks: an information processing approach
NR 24
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2011
VL 57
IS 9
BP 830
EP 839
DI 10.1016/j.sysarc.2011.01.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 841VI
UT WOS:000296542900003
DA 2024-07-18
ER

PT J
AU Brandenburg, BB
   Leontyev, H
   Anderson, JH
AF Brandenburg, Bjorn B.
   Leontyev, Hennadiy
   Anderson, James H.
TI An overview of interrupt accounting techniques for multiprocessor
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Schedulability analysis; Overhead accounting; Global EDF
AB The importance of accounting for interrupts in multiprocessor real-time schedulability analsysis is discussed and three interrupt accounting methods, namely quantum-centric, task-centric, and processor-centric accounting, are analyzed and contrasted. Additionally, two special cases, dedicated interrupt handling (i.e., all interrupts are processed by one processor) and timer multiplexing (i.e., all jobs are released by a single hardware timer), are considered and corresponding analysis is derived. All discussed approaches are evaluated in terms of schedulability based on interrupt costs previously measured on a Sun Niagara multicore processor. The results show that there is no single "best" accounting technique that is always preferable, but rather that the relative performance of each approach varies significantly based on task set composition, i.e., the number of tasks and the maximum utilization. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Brandenburg, Bjorn B.; Leontyev, Hennadiy; Anderson, James H.] Univ N Carolina, Dept Comp Sci, Chapel Hill, NC 27599 USA.
C3 University of North Carolina; University of North Carolina Chapel Hill
RP Brandenburg, BB (corresponding author), Univ N Carolina, Dept Comp Sci, Chapel Hill, NC 27599 USA.
EM bbb@cs.unc.edu; leontyev@cs.unc.edu; anderson@cs.unc.edu
FU IBM; Intel; Sun Corps.; NSF [CNS 0834270, CNS 0834132, CNS 0615197]; ARO
   [W911NF-06-1-0425]
FX Work supported by IBM, Intel, and Sun Corps.; NSF Grants CNS 0834270,
   CNS 0834132, and CNS 0615197; and ARO Grant W911NF-06-1-0425.
CR [Anonymous], 2001, NETWORK CALCULUS THE
   [Anonymous], 1994, The SPARC Architecture Manual, Version 9
   Baker T. P., 2005, PROC ACM INT C REAL, P1
   Baker TheodoreP., 2007, Handbook of Real-time and Embedded Systems
   Baker TP, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/REAL.2003.1253260
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   BETTI E, 2008, EURASIP J EMBEDDED S, P1
   Brandenburg BB, 2009, REAL TIM SYST SYMP P, P214, DOI 10.1109/RTSS.2009.23
   Brandenburg BB, 2009, IEEE INT CONF EMBED, P273, DOI 10.1109/RTCSA.2009.37
   Brandenburg BB, 2008, LECT NOTES COMPUT SC, V5401, P105, DOI 10.1007/978-3-540-92221-6_9
   Brandenburg BB, 2008, REAL TIM SYST SYMP P, P157, DOI 10.1109/RTSS.2008.23
   BROSKY S, 2003, P 17 INT S PAR DISTR
   Calandrino JM, 2007, EUROMICRO, P247, DOI 10.1109/ECRTS.2007.81
   Chakraborty S, 2006, REAL TIM SYST SYMP P, P25, DOI 10.1109/RTSS.2006.26
   Cofer D, 2002, REAL TIM SYST SYMP P, P181, DOI 10.1109/REAL.2002.1181573
   Devi U. C., 2006, THESIS U N CAROLINA
   Gleixner T., 2006, Proceedings of the Linux Symposium, Ottawa, Canada, V1, P333
   Goossens J, 2003, REAL-TIME SYST, V25, P187, DOI 10.1023/A:1025120124771
   HA R, 1994, INT CON DISTR COMP S, P162
   *INT CORP, 2008, PAG STRUCT CACH THEI
   *INT CORP, 2008, INT 64 IA 32 ARCH SO, V3
   *INT CORP, 2008, INT 64 IA 32 ARCH SO, V1
   JEFFAY K, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P212, DOI 10.1109/REAL.1993.393497
   Kurzak J, 2008, COMPUT SCI ENG, V10, P84, DOI 10.1109/MCSE.2008.85
   Leontyev H, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P413, DOI 10.1109/RTSS.2007.33
   Leontyev H, 2009, REAL TIM SYST SYMP P, P410, DOI 10.1109/RTSS.2009.29
   Leontyev H, 2008, REAL TIM SYST SYMP P, P375, DOI 10.1109/RTSS.2008.15
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   PIEL E, 2005, LNCS, V3911, P869
   Saulsbury A., 2008, ULTRASPARC VIRTUAL M
   Shin I, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P181, DOI 10.1109/ECRTS.2008.28
   STANKOVIC JA, 1991, IEEE SOFTWARE, V8, P62, DOI 10.1109/52.88945
   Varghese G., 1987, Operating Systems Review, V21, P25, DOI 10.1145/37499.37504
NR 37
TC 14
Z9 22
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2011
VL 57
IS 6
SI SI
BP 638
EP 654
DI 10.1016/j.sysarc.2010.05.011
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 780FU
UT WOS:000291840700007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Fu, X
   Wang, XR
   Puster, E
AF Fu, Xing
   Wang, Xiaorui
   Puster, Eric
TI Simultaneous thermal and timeliness guarantees in distributed real-time
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power-aware computing; Thermal management; Real-time and embedded
   systems; Distributed systems; Feedback control; Utilization control
AB Distributed real-time embedded systems have stringent requirements for key performance properties, such as end-to-end timeliness and reliability, in order to operate properly. In recent years, with the continuously decreasing feature size and increasing demand for computation capabilities, today's real-time embedded systems face an increasing probability of overheating and even thermal failures. As a result, their temperature must be explicitly controlled for improved reliability. While a variety of control algorithms have been proposed for either real-time guarantees or thermal management in an isolated manner, this paper proposes a coordinated control solution that can provide simultaneous thermal and timeliness guarantees for distributed real-time embedded systems running in unpredictable environments. To achieve desired control functions for different generations of processors, our control solution includes two thermal controllers that are designed for processors with and without DVFS support, respectively. In addition, a novel coordination design is proposed to allow the thermal and timeliness control loops to run on their respective desired small timescales for prompt control actions and yet achieve theoretically guaranteed control accuracy and system stability. We implement our control solution in a real system and present empirical results to show that our solution provides dynamic thermal and timeliness guarantees simultaneously. Our simulation results also demonstrate the efficacy of our control solution in large-scale real-time systems. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Fu, Xing; Wang, Xiaorui; Puster, Eric] Univ Tennessee, Dept Elect Engn & Comp Sci, Knoxville, TN 37996 USA.
C3 University of Tennessee System; University of Tennessee Knoxville
RP Wang, XR (corresponding author), Univ Tennessee, Dept Elect Engn & Comp Sci, Knoxville, TN 37996 USA.
EM xfu1@utk.edu; xwang@utk.edu; epuster@utk.edu
RI Wang, Xiaorui/L-2774-2016
OI Puster, Eric/0000-0001-9871-6274
FU US NSF [CNS-0915959, CCF-1017336, CNS-0845390, CNS-0720663]; US ONR
   [N00014-09-1-0750]; Direct For Computer & Info Scie & Enginr; Division
   Of Computer and Network Systems [0915959] Funding Source: National
   Science Foundation
FX This is a significantly extended version of a conference paper [1]. This
   work was supported, in part, by US NSF under grants CNS-0915959,
   CCF-1017336, CNS-0845390 (CAREER Award), CNS-0720663, and by US ONR
   under grant N00014-09-1-0750.
CR Anderson Dave, 2003, FAST
   [Anonymous], LINUX HARDWARE MONIT
   Bansal N., 2004, FOCS
   Bansal N, 2005, STACS
   Brooks D., 2001, HPCA
   Chen J.-J., 2009, RTAS
   Chen Jian-Jia., 2007, RTAS
   CHENG H, 2006, DATE
   DONALD J, 2006, ISCA
   DUDANI A, 2002, LCTES
   Fan X., 2007, P 34 ANN INT S COMP
   Franklin GF, 1997, DIGITAL CONTROL DYNA, V3rd
   FU X, 2009, 15 IEEE INT C EMB RE
   FU Y, 2009, WUCSE200917
   HENRIKSSON D, 2004, RTAS
   Heo J., 2007, RTSS
   *INT CORP, 2001, INT INT PENT 4 PROC
   KHALIL H., 2014, Nonlinear Systems, V3rd
   LEFURGY C, 2008, CLUSTER COMPUTING, V11
   LI D, 2008, IPDPS
   Liu J., 2000, Real-Time Systems
   LU C, 2003, RTAS
   LU C, 2005, IEEE T PARALLEL DIST, V16
   Maciejowski J. M., 2002, Predictive Control with Constraints
   RAGHAVENDRA R, 2008, ASPLOS
   SKADRON K, 2004, ACM T ARCHITECTURE C, V1
   Skadron K., 2002, HPCA
   SUN J, 1996, ICDCS
   VISWANATH R, 2000, INTEL TECHNOLOGY J, V23
   WANG S, 2008, REAL TIME SYSTEMS J, V39
   WANG X, 2007, IEEE T PARALLEL DIST, V18
   Wang X, 2009, RTAS
   WANG X, 2007, J SYSTEMS SOFTWARE, V80
   Wang Xiaorui., 2008, HPCA
   WANG Y, 2008, RTSS
   Yeh L., 2002, THERMAL MANAGEMENT M
   Zhou K, 1996, ROBUST OPTIMAL CONTR
NR 37
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2011
VL 57
IS 6
SI SI
BP 584
EP 596
DI 10.1016/j.sysarc.2010.08.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 780FU
UT WOS:000291840700003
DA 2024-07-18
ER

PT J
AU Baiardi, F
   Sgandurra, D
AF Baiardi, Fabrizio
   Sgandurra, Daniele
TI Attestation of integrity of overlay networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Virtual machines; Introspection; Intrusion detection system;
   Attestation; Anomalous behavior
AB Security of overlay networks requires that the integrity of the software stack of a node is attested not only when a node joins an overlay but continuously, to discover updates of its configuration due to malware. We present a framework that integrates an initial attestation and a continuous node monitoring that strongly separates the software of a node from the attestation system by running them in two virtual machines (VMs). The Monitored VM (Mon-VM) runs the applicative software while the Assurance VM (A-VM) exploits virtual machine introspection to access the status of the Mon-VM to attest and monitor the integrity of its software stack. Before a node can join an overlay, the A-VM of one overlay node interacts with the A-VM of the joining node to attest the integrity of the Mon-VM. After this start-up attestation, the A-VM continuously monitors the behavior of the Mon-VM of its node to detect the injection of malware. Monitoring strategies range from the evaluation of assertions on memory areas of the OS to the comparison of the application behavior against the expected one. The expected behavior is defined by the overlay security policy or computed by applying static tools to the application source code. To define a root-of-trust for the measurements, each node includes a TPM to attest the integrity of the A-VM and of the underlying VMM.
   We present the resulting system architecture and discuss the main design choices, the underlying threat model as well as the implementation of a prototype. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Baiardi, Fabrizio] Univ Pisa, Dipartimento Informat, La Spezia, Italy.
   [Sgandurra, Daniele] Univ Pisa, Dipartimento Informat, Pisa, Italy.
C3 University of Pisa; University of Pisa
RP Baiardi, F (corresponding author), Univ Pisa, Dipartimento Informat, La Spezia, Italy.
EM baiardi@di.unipi.it; daniele@di.unipi.it
RI Baiardi, Fabrizio/W-2102-2019; Baiardi, Fabrizio/X-5407-2019
OI Baiardi, Fabrizio/0000-0001-9797-2380
CR [Anonymous], RC23511 IBM RES
   [Anonymous], 2004, P 11 ACM C COMPUTER, DOI [DOI 10.1145/1030083.1030125, 10.1145/1030083.1030125]
   Atkinson DC, 2001, PROC IEEE INT CONF S, P52, DOI 10.1109/ICSM.2001.972711
   Baiardi F, 2009, ELECTRON NOTES THEOR, V236, P85, DOI 10.1016/j.entcs.2009.03.016
   Baiardi F, 2009, LECT NOTES COMPUT SC, V5471, P81, DOI 10.1007/978-3-642-00587-9_6
   Bajikar S., 2002, Trusted platform module (TPM) based security on notebook PCs - white paper
   BARHAM P, 2009, SOSP 03, P164
   BERGER S, 2006, USENIX SS 06, P21
   Catuogno L., 2009, P INT C TRUST SYST I, P5
   Coker G, 2008, LECT NOTES COMPUT SC, V5308, P1, DOI 10.1007/978-3-540-88625-9_1
   DATTA A, SP 09, P221
   Davi L., 2009, STC 09, P49
   England P, 2008, LECT NOTES COMPUT SC, V4968, P1
   Greenhalgh A, 2009, ACM SIGCOMM COMP COM, V39, P21
   GRIFFIN J, P 1 IEEE WORKSH HOT
   Gu L, 2008, INT C YOUNG COMP SCI, P2347
   HOIWITZ S, 2004, SIGPLAN NOTICES, V39, P229
   IOzone, FIL BENCHM
   Jackson Daniel, 1994, Technical report
   Jaeger T., 2006, SACMAT, V6, P19
   JANSEN B, 2008, P 4 ACM SIGPLAN SIGO, P101
   Katsuno Y., 2006, 2 WORKSH ADV TRUST C
   Kil C., 2009, P 39 ANN IEEE IFIP I
   KUHLMANN D, 2006, RZ3655 IBM RES
   Lakhotia A, 2005, IEEE T SOFTWARE ENG, V31, P955, DOI 10.1109/TSE.2005.120
   LICY A, 2009, J INFORM SECURITY, V4, P449
   Löhr H, 2007, LECT NOTES COMPUT SC, V4610, P372
   McCune JM, 2006, ANN COMPUT SECURITY, P23, DOI 10.1109/ACSAC.2006.47
   *NETWORKWORLD, 2010, EMN INT VMWARE TEAM
   OpenVPN, OP SOURC SSL VPN SOL
   OPPLIGER R, 2005, SECURITY PRIVACY MAG, V3, P6
   PARNO B, 2009, CMUCYLAB09009
   Pearson S., TRUSTED COMPUTING PL
   Petroni NL, 2006, USENIX ASSOCIATION PROCEEDINGS OF THE 15TH USENIX SECURITY SYMPOSIUM, P289
   Sailer R, 2005, 21ST ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P249
   SAILER R, 2004, P 13 C USENIX SEC S, P15
   SANDHU R, 2005, SACMAT 05, P147
   Schellekens D, 2008, SCI COMPUT PROGRAM, V74, P13, DOI 10.1016/j.scico.2008.09.005
   SESHADRI A, 2005, SOSP, P1
   Shacham H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P552
   *SOURCEFORGE, GTK GNUT GRAPH UN GN
   *SOURCEFORGE, TRUST BOOT
   TAMBERI F, 2008, IAS 08, P299
   Traynor P, 2008, ACM T INFORM SYST SE, V11, DOI 10.1145/1341731.1341737
   Wagner David, 2002, P 9 ACM C COMP COMM, P255, DOI DOI 10.1145/586110.586145
   TPM J JAVA BASED API
NR 46
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 463
EP 473
DI 10.1016/j.sysarc.2010.06.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600012
DA 2024-07-18
ER

PT J
AU Sojka, M
   Písa, P
   Faggioli, D
   Cucinotta, T
   Checconi, F
   Hanzálek, Z
   Lipari, G
AF Sojka, Michal
   Pisa, Pavel
   Faggioli, Dario
   Cucinotta, Tommaso
   Checconi, Fabio
   Hanzalek, Zdenek
   Lipari, Giuseppe
TI Modular software architecture for flexible reservation mechanisms on
   heterogeneous resources
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Operating systems; Embedded systems; Distributed systems;
   Middleware
ID REAL-TIME; QOS; MANAGEMENT
AB Management, allocation and scheduling of heterogeneous resources for complex distributed real-time applications is a challenging problem. Timing constraints of applications may be fulfilled by the proper use of real-time scheduling policies, admission control and enforcement of timing constraints. However, it is not easy to design basic infrastructure services that allow for easy access to the allocation of multiple heterogeneous resources in a distributed environment.
   In this paper, we present a middleware for providing distributed soft real-time applications with a uniform API for reserving heterogeneous resources with real-time scheduling capabilities in a distributed environment. The architecture relies on standard POSIX OS facilities, such as time management and standard TCP/IP networking services, and it is designed around CORBA, in order to facilitate modularity, flexibility and portability of the applications using it. However, real-time scheduling is supported by proper extensions at the kernel-level, plugged within the framework by means of dedicated resource managers. Our current implementation on Linux supports the reservation of the CPU, disk and network bandwidth. However, additional resource managers supporting alternative real-time schedulers for these resources, as well as additional types of resources, may be easily added.
   We present experimental results gathered on both synthetic applications and a real multimedia video streaming case study, showing the advantages deriving from the use of the proposed middleware. Finally, overhead figures are reported, showing the sustainability of the approach for a wide class of complex, distributed, soft real-time applications. (C) 2011 Elsevier B.V. All rights reserved,
C1 [Sojka, Michal; Pisa, Pavel] Czech Tech Univ, Dept Control Engn, Fac Elect Engn, Prague 16627 6, Czech Republic.
   [Faggioli, Dario; Cucinotta, Tommaso; Checconi, Fabio; Lipari, Giuseppe] Scuola Super Sant Anna, I-56127 Pisa, Italy.
C3 Czech Technical University Prague; Scuola Superiore Sant'Anna
RP Sojka, M (corresponding author), Czech Tech Univ, Dept Control Engn, Fac Elect Engn, Tech 2, Prague 16627 6, Czech Republic.
EM sojkam1@fel.cvut.cz
RI Hanzalek, Zdenek/O-9495-2019; Lipari, Giuseppe/E-7761-2010; Sojka,
   Michal/E-9973-2015
OI Hanzalek, Zdenek/0000-0002-8135-1296; Sojka, Michal/0000-0002-8738-075X;
   Pisa, Pavel/0000-0003-3476-5151; Lipari, Giuseppe/0000-0002-7544-5309;
   Cucinotta, Tommaso/0000-0002-0362-0657
FU European Commission [FP6/2005/IST/5-034026, 214777]; Ministry of
   Education of the Czech Republic [1M0567]
FX Research leading to these results has been supported by the European
   Commission under the Grant Agreement No. FP6/2005/IST/5-034026, in the
   context of the FRESCOR Project, and No. 214777, in the context of the
   IRMOS Project. Also, it has been supported by the Ministry of Education
   of the Czech Republic under Project No. 1M0567 (CAK).
CR ABENI L, 1998, P IEEE REAL TIM SYST
   [Anonymous], P IEEE INT C SERV OR
   [Anonymous], P 5 WORKSH VIRT HIGH
   [Anonymous], 1999, WIR LAN MED ACC CONT
   AYERS BVY, 1997, LINUX J, P5
   Bennett JCR, 1997, IEEE ACM T NETWORK, V5, P675, DOI 10.1109/90.649568
   BINI E, IEEE MICRO, V99, P1
   BLANQUER J, 1999, P FREEBSD99 C
   Bruno J, 1999, IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS, PROCEEDINGS VOL 2, P400, DOI 10.1109/MMCS.1999.778459
   Buttazzo G., 2005, S COMP SCI
   Cancila D, 2010, IEEE T IND INFORM, V6, P181, DOI 10.1109/TII.2010.2043741
   Checconi F., 2009, P 5 INT WORKSH OP SY
   Chen X, 2006, IEEE T WIREL COMMUN, V5, P2217, DOI [10.1109/TWC.2006.1687738, 10.1109/TWC.2006.04762]
   Chou CT, 2006, IEEE ACM T NETWORK, V14, P1179, DOI 10.1109/TNET.2006.886336
   CUCINOTTA T, 2010, IRMOS REALTIME SCHED
   CUCINOTTA T, IEEE T IND INFORM, V5
   DECOTIGNIE JD, 2001, 4 INT C FIELDB SYST
   Dozio L, 2003, ISORC 2003: SIXTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P11
   EIDE E, 2004, P 10 IEEE REAL TIM E
   Engelstad PE, 2006, IEEE ICC, P552
   *EPSG, 2007, ETH POW V2 0 COMM PR
   FAGGIOLI D, 2008, P 10 REAL TIM LIN WO
   FELSER M, P IEEE, P93
   FLOCHOVA JDP, 2004, 2004 IEEE INT C SYST
   Freitag J, 2006, IEEE COMMUN LETT, V10, P611, DOI [10.1109/LCOMM.2006.1665127, 10.1109/LCOMM.2006.060334]
   GACIAVALLS M, 2002, LECT NOTES COMPUTER, V2596, P36
   Gill CD, 2005, REAL-TIME SYST, V29, P101, DOI 10.1007/s11241-005-6881-1
   GOPALAN K, 2007, P WORKSH OP SYST PLA
   GOPALAN K, 2001, REAL TIME SUPP GEN P
   Härtig H, 2007, REAL-TIME SYST, V35, P1, DOI 10.1007/s11241-006-9002-1
   HARBOUR MG, 2008, ARCHITECTURE CONTRAC
   Inan I, 2009, IEEE T COMMUN, V57, P3433, DOI 10.1109/TCOMM.2009.11.070637
   KOPETZ H, 2005, 8 IEEE INT S OBJ OR, P22
   KRISHNAMURTY Y, 2001, LCTES OM, P230
   Kweon SK, 2000, SIXTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P90, DOI 10.1109/RTTAS.2000.852454
   Lakshmanan K, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P195, DOI 10.1109/RTAS.2008.37
   Liu CL., 1973, Journal of the ACM, V20
   Lo Bello L, 2005, IEEE T IND INFORM, V1, P151, DOI 10.1109/TII.2005.852071
   *MAC, 2005, MED ACC CONTR MAC QU
   Molano A, 1997, REAL TIM SYST SYMP P, P155, DOI 10.1109/REAL.1997.641278
   Nahrstedt K, 1998, J HIGH SPEED NETW, V7, P229
   Oikawa S, 1999, PROCEEDINGS OF THE FIFTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P111, DOI 10.1109/RTTAS.1999.777666
   *OMG DAT DISTR SIG, 2009, DAT DISTR SERV REALT
   Palopoli L, 2009, SOFTWARE PRACT EXPER, V39, P1, DOI 10.1002/spe.883
   PEDREIRAS P, 2002, P 14 ERUR C REAL TIM
   PEIRO S, 2007, PARTIKLE OS REPLACEM, P6
   *PROF INT, 2007, 61158610FDIS IEC
   Rajkumar R., 1998, Proceedings of the SPIE/ACM Conference on Multimedia Computing and Networking, P150
   REDDY ALN, 1993, MULTIMEDIA 93, P225
   RIVAS MA, 2000, 25 IFAC WORKSH REAL
   RIVAS MA, 2001, ADA EUROPE
   Schantz RE, 2003, LECT NOTES COMPUT SC, V2672, P374
   Schmidt DC, 1998, COMPUT COMMUN, V21, P294, DOI 10.1016/S0140-3664(97)00165-5
   Seno L, 2009, IEEE T IND INFORM, V5, P86, DOI 10.1109/TII.2009.2019727
   Shankaran N, 2006, EUROMICRO, P151, DOI 10.1109/ECRTS.2006.11
   Silberschatz A., 2008, OPERATING SYSTEM CON, V8th
   SOJKA M, 2008, WIRELESS NETWORKS DO
   SOJKA M, 2008, FACT COMM SYST IEEE, P89, DOI DOI 10.1109/WFCS.2008.4638748
   Stanovich Mark, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P35, DOI 10.1109/RTAS.2010.34
   VALENTE P, IEEE T COMPUTERS, V99
   Wolfe VF, 1997, THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P148, DOI 10.1109/RTTAS.1997.601352
   Xiao Y, 2004, IEEE T PARALL DISTR, V15, P1041, DOI 10.1109/TPDS.2004.72
   YUAN W, 2003, SOSP, P149
NR 63
TC 25
Z9 29
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 366
EP 382
DI 10.1016/j.sysarc.2011.02.005
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yu, YS
   Shieh, CK
   Lin, CH
   Wang, SY
AF Yu, Yun-Shuai
   Shieh, Ce-Kuen
   Lin, Chun-Hsiang
   Wang, Szu-Yu
TI P2PVR: A playback offset aware multicast tree for on-demand video
   streaming with VCR functions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Streaming; Peer-to-peer; Tree; Scalability; On-demand
ID PEER; IPTV
AB Tree-based peer-to-peer multicast overlays have been widely proposed to provide on-demand video streaming services. However, alleviating the server load in large-scale, dynamic environments such as the Internet remains a major challenge. Accordingly, this paper proposes a new peer-to-peer on-demand video streaming system, designated as peer-to-peer personal video recorder (P2PVR), which facilitates essential VCR functions in an efficient manner. In the proposed architecture, the peers are organized into a playback offset aware tree-based overlay, in which they share streaming data with other peers having a similar playback offset. In addition, a semi-decentralized directory service is developed to assist peers in searching only those parts of the tree known to contain eligible parent nodes, i.e. nodes which possess the expected streaming data. The performance of P2PVR is evaluated by performing a series of experiments on the PlanetLab platform. The results show that P2PVR yields a significant reduction in the server stream stress and achieves a reasonably low playback discontinuity under dynamic network conditions whilst simultaneously granting a low control overhead and startup latency. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Yu, Yun-Shuai; Shieh, Ce-Kuen; Lin, Chun-Hsiang; Wang, Szu-Yu] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan.
C3 National Cheng Kung University
RP Yu, YS (corresponding author), Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan.
EM yu@hpds.ee.ncku.edu.tw; shieh@ee.ncku.edu.tw
RI Yu, Yun-Shuai/J-8627-2016
OI Yu, Yun-Shuai/0000-0001-6082-0025
CR BANERJEE S, 2002, P ACM SIGCOMM 02 PIT
   Castro M, 2002, IEEE J SEL AREA COMM, V20, P1489, DOI 10.1109/JSAC.2002.803069
   CHENG B, 2007, P ICC 07 WILL US JUN
   Cheng B, 2008, J SYST ARCHITECT, V54, P651, DOI 10.1016/j.sysarc.2007.11.003
   DO T, 2004, P ICC 04 PAR FRANC J
   Do TT, 2008, COMPUT COMMUN, V31, P506, DOI 10.1016/j.comcom.2007.08.024
   GKANTSIDIS C, 2005, P INFOCOM 05 MIAM US
   GOLDONI E, 2010, P TMA 10 ZUR SWITZ A
   Goyal VK, 2001, IEEE SIGNAL PROC MAG, V18, P74, DOI 10.1109/79.952806
   GUO Y, 2003, P WWW 03 BUD HUNG MA
   Guo Y, 2008, COMPUT COMMUN, V31, P520, DOI 10.1016/j.comcom.2007.08.022
   Guo Y, 2007, MULTIMED TOOLS APPL, V33, P109, DOI 10.1007/s11042-006-0067-6
   He Y, 2009, IEEE T PARALL DISTR, V20, P528, DOI 10.1109/TPDS.2008.102
   Hei XJ, 2008, IEEE COMMUN MAG, V46, P86, DOI 10.1109/MCOM.2008.4473088
   Ho T, 2006, IEEE T INFORM THEORY, V52, P4413, DOI 10.1109/TIT.2006.881746
   Huang Y., 2008, P ACM SIGCOMM 08 SEA
   Liu JC, 2006, MULTIMED TOOLS APPL, V29, P211, DOI 10.1007/s11042-006-0013-7
   PADMANABHAN V, 2002, P NOSSDAV 02 MIAM US
   Rowstron A. I. T., 2001, P IFIP ACM MIDDL 01
   Savage S, 1999, IEEE MICRO, V19, P50, DOI 10.1109/40.748796
   Sentinelli A, 2007, IEEE COMMUN MAG, V45, P86, DOI 10.1109/MCOM.2007.374424
   VENKATRAMEN V, 2006, P ICNP 06 SANT BARB
   Wang D, 2008, IEEE T PARALL DISTR, V19, P503, DOI 10.1109/TPDS.2007.70748
   Yiu WPK, 2007, IEEE J SEL AREA COMM, V25, P1717, DOI 10.1109/JSAC.2007.071210
   YU YS, 2009, P CNMT 09 WUH CHIN D
   Zhang M, 2007, IEEE J SEL AREA COMM, V25, P1678, DOI 10.1109/JSAC.2007.071207
   Zhang R. M., 2005, P 2005 IFIP NETW C N
   Zhao HQ, 2010, IEEE INFOCOM SER
NR 28
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 392
EP 403
DI 10.1016/j.sysarc.2011.03.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600006
DA 2024-07-18
ER

PT J
AU Tang, MH
   Lin, XL
AF Tang, Minghua
   Lin, Xiaola
TI Quarter Load Threshold (<i>QLT</i>) flow control for wormhole switching
   in mesh-based Network-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NoC; Odd-Even routing; Flow control; NoP selection; Mesh
ID TURN MODEL
AB The fact that latency increases abruptly once the on-chip network is saturated indicates that it is necessary to devise an effective flow control strategy. Through tracing the status of the network buffer space we found that the payload of the on-chip network cannot get beyond an upper bound to avoid vicious congestion. Specifically, quarter of the total network buffer space is such a threshold, which is termed Quarter Load Threshold (QLT). Based on this fact we present the Quarter Load Threshold (QLT) flow control strategy. The performance of the proposed strategy is evaluated by the open source simulator Noxim [Noxim: Network-on-Chip Simulator, http://sourceforge.net/projects/noxim, 2008]. Simulation results show that the on-chip network runs smoothly and no serious congestion is encountered any more. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Tang, Minghua] Maoming Univ, Sch Sci, Maoming 525000, Peoples R China.
   [Tang, Minghua; Lin, Xiaola] Sun Yat Sen Univ, Sch Informat Sci & Technol, Guangzhou 510275, Guangdong, Peoples R China.
   [Lin, Xiaola] Sun Yat Sen Univ, Key Lab Digital Life, Minist Educ, Guangzhou 510275, Guangdong, Peoples R China.
C3 Guangdong University of Petrochemical Technology; Sun Yat Sen
   University; Sun Yat Sen University
RP Tang, MH (corresponding author), Maoming Univ, Sch Sci, Maoming 525000, Peoples R China.
EM fractal218@126.com; linxl@mail.sysu.edu.cn
OI Lin, Xiaola/0000-0002-7665-8349
FU NSFC [60773199, U0735001]; 985 II fund [3171310]
FX This work was supported in part by NSFC under Projects 60773199,
   U0735001, and 985 II fund under Project 3171310.
CR [Anonymous], P 11 INT C SUP
   [Anonymous], INT C PARCO 2005
   [Anonymous], HIGH PERF COMP ARCH
   ASCIA G, 2008, IEEE T COMPUTERS, V57
   Avasare P., 2005, Proceedings of the 5th ACM International Conference on Embedded Software, P17, DOI DOI 10.1145/1086228.1086232
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   DALLY WJ, 1986, DISTRIB COMPUT, V1, P187, DOI 10.1007/BF01660031
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fiorin L, 2008, IEEE T COMPUT, V57, P1216, DOI 10.1109/TC.2008.69
   GLASS CJ, 1994, J ACM, V41, P874, DOI 10.1145/185675.185682
   Hu JC, 2004, DES AUT CON, P260
   KIM J, 2005, INT C DES AUT JUN
   Kodi AK, 2008, IEEE T COMPUT, V57, P1169, DOI 10.1109/TC.2008.77
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Martínez JC, 2000, LECT NOTES COMPUT SC, V1940, P292
   MEJIA A, 2008, 37 INT C ICPP 08 SEP, P594
   Michelogiannakis G, 2009, INT S HIGH PERF COMP, P151, DOI 10.1109/HPCA.2009.4798250
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Nilsson E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1126
   Nousias I., 2005, P 1 NASA ESA C AD HA, P420
   Noxim, 2008, NETW CHIP SIM
   Ogras UY, 2006, DES AUT CON, P839, DOI 10.1109/DAC.2006.229272
   Ogras UY, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P69
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Pande PP, 2003, 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P304
   PEH LS, 2000, P 6 INT S HIGH PERF, P73
   Schwiebert L, 2002, J PARALLEL DISTR COM, V62, P1121, DOI 10.1006/jpdc.2002.1837
   *SEM IND ASS, 2006, INT TECHN ROADM SEM
   Talebi MS, 2007, LECT NOTES COMPUT SC, V4707, P398
   TALEVSKA M., 2008, PAR DISTR PROC IEEE, P1
   van den Brand JW, 2007, DES AUT TEST EUROPE, P948
   Wu ST, 2007, IEEE WRK SIG PRO SYS, P493, DOI 10.1109/SIPS.2007.4387597
NR 34
TC 7
Z9 8
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2010
VL 56
IS 9
BP 452
EP 462
DI 10.1016/j.sysarc.2010.05.012
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 651JG
UT WOS:000281923400005
DA 2024-07-18
ER

PT J
AU Fu, C
   Wen, DX
   Wang, XQ
   Yang, X
AF Fu, Chen
   Wen, Dongxin
   Wang, Xiaoqun
   Yang, Xiaozong
TI Hardware transactional memory: A high performance parallel programming
   model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multicore processor; Transactional memory; Hardware; Parallel
   programming; Synchronization
AB The transactional memory in multicore processors has been a major research area over past several years. Many transactional memory systems have been proposed to be used to solve the synchronization problem of multicore processors. Hardware transactional memory is one of the critical methods to speedup communications in multicore environment. In this paper, we give a review of the current hardware transactional memory systems for multicore processors. We take a top-down approach to characterizing and classifying various hardware transactional design issues and present a taxonomy of hardware transactional memory systems which is consist of the five fundamental design issues: version management, conflict detection, contention management, virtualization and nesting. Finally, we discussed the active research challenge: the relationship between transactional memory and Input/Output operations and system calls. Crown Copyright (C) 2010 Published by Elsevier BM. All rights reserved.
C1 [Fu, Chen; Wen, Dongxin; Wang, Xiaoqun; Yang, Xiaozong] Harbin Inst Technol, Sch Comp Sci & Technol, Harbin 150001, Peoples R China.
C3 Harbin Institute of Technology
RP Fu, C (corresponding author), Harbin Inst Technol, Sch Comp Sci & Technol, Postbox 1209,13 Fa Yuan St, Harbin 150001, Peoples R China.
EM fuchen2003@gmail.com
CR Agrawal K, 2008, SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P110
   Ananian CS, 2005, INT S HIGH PERF COMP, P316, DOI 10.1109/HPCA.2005.41
   ANANIAN CS, 2007, THESIS MIT
   Baugh L, 2008, CONF PROC INT SYMP C, P115, DOI 10.1109/ISCA.2008.34
   BLUNDELL C, 2006, CIS0609 U PENNSYLVAN
   BLUNDELL C, 2005, P WORKSH DIPL DEC DE, P12
   Blundell C, 2007, CONF PROC INT SYMP C, P24, DOI 10.1145/1273440.1250667
   Bobba J, 2008, CONF PROC INT SYMP C, P127, DOI 10.1109/ISCA.2008.24
   Bobba J, 2007, CONF PROC INT SYMP C, P81, DOI 10.1145/1273440.1250674
   Ceze L, 2006, CONF PROC INT SYMP C, P227, DOI 10.1145/1150019.1136506
   CHUNG J, 2006, COMMON CASE TRANSACT
   Chung J, 2006, ACM SIGPLAN NOTICES, V41, P371, DOI 10.1145/1168918.1168903
   DICE D, 2006, P 1 ACM SIGPLAN WORK, P74
   Dice D, 2007, INT SYM CODE GENER, P21
   GUERRAOUI R, 2005, P 19 INT S DISTR COM, P26
   GUERRAOUI R, 2007, LPDREPORT2007004 SWI
   Hammond L, 2004, IEEE MICRO, V24, P92, DOI 10.1109/MM.2004.91
   HARRIS T, 2003, P 18 ANN ACM SIGPLAN, P388, DOI DOI 10.1145/949305.949340
   Harris T, 2006, ACM SIGPLAN NOTICES, V41, P14, DOI 10.1145/1133981.1133984
   Herlihy M, 2003, P 22 ANN S PRINCIPLE, P92
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Herlihy M, 2010, LECT NOTES COMPUT SC, V5966, P1, DOI 10.1007/978-3-642-11659-9_1
   Koskinen E, 2008, SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P160
   LARUS J, 2006, TRANSACTIONAL MEMORY
   Lev Y, 2008, PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P197, DOI 10.1145/1345206.1345236
   LIE S, 2004, THESIS MIT
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   MARTY MR, 2008, THESIS U WISCONSIN D
   McDonald A, 2006, CONF PROC INT SYMP C, P53, DOI 10.1145/1150019.1136491
   MINH CC, 2008, P IEEE INT S WORKL C, P60
   Moore KE, 2006, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2006.1598134
   MORAVAN MJ, 2006, P 12 INT C ARCH SUPP, P359
   Moss JEB, 2006, SCI COMPUT PROGRAM, V63, P186, DOI 10.1016/j.scico.2006.05.010
   MOSS JEB, 2006, P 4 WORKSH MEM PERF, P32
   RAJWAR R, 2002, THESIS U WISCONSIN D
   Ramadan HE, 2007, CONF PROC INT SYMP C, P92, DOI 10.1145/1273440.1250675
   Saha B., 2006, Proceedings of the 2006 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming PPoPP'06, P187, DOI 10.1145/1122971.1123001
   Sanchez D, 2007, INT SYMP MICROARCH, P123, DOI 10.1109/MICRO.2007.24
   Scherer William N., 2005, PODC 05, P240
   SCHERER WN, 2004, P PODC WORKSH CONC S, P128
   Shavit N., 1995, Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, P204, DOI 10.1145/224964.224987
   SHRIRAMAN A, 2007, 925 U ROCH DEP COMP
   Shriraman A, 2008, CONF PROC INT SYMP C, P139, DOI 10.1109/ISCA.2008.17
   SWIFT MM, 2008, P 3 ACM SIGPLAN WORK, P78
   TABATABAI AA, 2006, P 2006 ACM SIGPLAN C, P26
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   YEN L, 2009, THESIS U WISCONSIN M
   Yen L, 2007, INT S HIGH PERF COMP, P261
   Yen L, 2008, INT SYMP MICROARCH, P234, DOI 10.1109/MICRO.2008.4771794
   Zilles C, 2007, SPAA'07: PROCEEDINGS OF THE NINETEENTH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P303
NR 50
TC 3
Z9 3
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2010
VL 56
IS 8
SI SI
BP 384
EP 391
DI 10.1016/j.sysarc.2010.06.006
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 642NQ
UT WOS:000281222300008
DA 2024-07-18
ER

PT J
AU Akkal, M
   Siy, P
AF Akkal, M.
   Siy, P.
TI Optimum RNS sign detection algorithm using MRC-II with special moduli
   set
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Residue number system; Mixed radix conversion; Mixed radix conversion
   II; Look-up tables; MRC-II; Sign detection
AB In this paper, we present a generic sign detection algorithm based on mixed radix conversion algorithm, MRC-II [M. Akkal, P. Siy, A new mixed radix conversion algorithm MRC-II, journal of System Architecture (2006)] and also we present an optimum algorithm for sign detection based on a special moduli set where m, is even. The described algorithm requires only one comparison for sign detection. A new moduli set will also be presented which simplifies MRC-II conversion algorithm by eliminating the need for table lookup normally used in MRC hardware implementation. The algorithm does not require ROM table like other algorithms. For a moduli set of four moduli that satisfies the special moduli set conditions, 0 tables are needed to do the conversion, while Szabo and Tanaka MRC algorithm [N.S. Szabo, R.I. Tanaka, Residue Arithmetic and Its Application to Computer Technology, McGraw-Hill, New York, 19671 requires 6 tables with a total table size of 4608 bits; and Huang MRC algorithm [C.H. Huang, A fully ParallelMixed-radix conversion algorithm for residue number applications, IEEE Transactions on Computers c-32 (4) (1983)) requires 10 tables with a total table size of 3840 bits. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Akkal, M.; Siy, P.] Wayne State Univ, ECE Dept, Detroit, MI 48202 USA.
C3 Wayne State University
RP Akkal, M (corresponding author), Wayne State Univ, ECE Dept, Detroit, MI 48202 USA.
EM ak2327@wayne.edu; psiy@ece.eng.wayne.edu
CR AKKAL M, 2006, J SYSTEM ARCHITECTUR
   Alia G, 2005, NEURAL NETWORKS, V18, P179, DOI 10.1016/j.neunet.2004.11.006
   ALRADADI E, 2001, P MUG 18 INT C DENV
   BAYOUMI MA, 1987, IEEE T CIRCUITS SYST, V34, P284, DOI 10.1109/TCS.1987.1086130
   Hiasat AA, 2002, IEEE T COMPUT, V51, P84, DOI 10.1109/12.980018
   HUANG CH, 1983, IEEE T COMPUTERS C, V32
   Lu Mi, 1992, IEEE T COMPUTERS, V41
   SETIARIF E, 2001, THESIS
   Szabo N. S., 1967, Residue Arithmetic and Its Applications to Computer Technology
   Wang Wei., 1999, HIGH SPEED RESIDUE T
   WANG Y, 2000, IEEE T CIRCUITS SYST, V47
   Wang YK, 1999, PR GR LAK SYMP VLSI, P362, DOI 10.1109/GLSV.1999.757457
   YANG Y, 1996, IEEE T CIRCUITS SYST, V43
NR 13
TC 6
Z9 6
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 911
EP 918
DI 10.1016/j.sysarc.2008.03.003
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400003
DA 2024-07-18
ER

PT J
AU Schmölzer, G
   Teiniker, E
   Kreiner, C
AF Schmoelzer, Gernot
   Teiniker, Egon
   Kreiner, Christian
TI Model-typed component interfaces
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 32nd EUROMICRO Conference on Software Engineering and Advanced
   Applications
CY AUG 29-SEP 01, 2006
CL Cavtat, CROATIA
SP Univ Zagreb, Fac Elect Engn & Comp, Univ Linz, Johannes Kepler, Malardalen Univ
DE interfaces definition; software engineering; data modeling
AB Component based software engineering (CBSE) allows to design and develop reusable software components that can be assembled to construct software systems via well defined interfaces. However, designing such reusable components for data intensive business logic often requires heavy data transfer between components over interfaces. Static interface definitions using basic data types or structures of such lead to large interfaces susceptible to modifications. The goal of this paper is to present model-typed interfaces based on generic interface parameters, which allows to transfer complex structured data between components. Providing such generic, model-defined types (MDT) with data models specifying the parameter structure supports compatibility checks of model-typed interfaces at platform independent system design time. The methodology is described platform independently and the coherency with our system development process is discussed. Moreover, a technology mapping to IDL and the CORBA component model (CCM) is illustrated. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Schmoelzer, Gernot; Kreiner, Christian] Graz Univ Technol, Inst Tech Informat, A-8010 Graz, Austria.
   [Kreiner, Christian] Salomon Automat GmbH, R&D Dept, A-8114 Friesach Bei Graz, Austria.
   Royal Inst Technol, Dept Comp Sci & Syst, Stockholm, Sweden.
C3 Graz University of Technology; Royal Institute of Technology
RP Schmölzer, G (corresponding author), Graz Univ Technol, Inst Tech Informat, Inffeldgasse 16, A-8010 Graz, Austria.
EM gernot.schmoelzer@gmx.at; teiniker@fh-joanneum.at;
   christian.kreiner@computer.org
OI Kreiner, Christian/0000-0001-8354-8415
CR Ambler Scott., 2003, AGILE DATABASE TECHN
   Beugnard A, 1999, COMPUTER, V32, P38, DOI 10.1109/2.774917
   Bry F, 2004, LECT NOTES COMPUT SC, V3208, P1
   Crnkovic I., 2002, BUILDING RELIABLE CO
   DeMichiel L, 2006, 220 JSR SUN MICR
   Fowler M., 2002, Patterns of Enterprise Application Architecture
   Frankel D.S., 2003, Model Driven Architecture: Applying MDA to Enterprise Computing
   Meyer B, 2003, PROC INT CONF SOFTW, P660, DOI 10.1109/ICSE.2003.1201252
   *OMG, 2002, 020665 OMG COBRA
   *OMG, 2004, 040515 OMG
   Schmoelzer G, 2004, EUROMICRO CONF PROC, P170, DOI 10.1109/EURMIC.2004.1333369
   SCHMOELZER G, 2005, HICSS
   Schmoelzer G, 2006, EUROMICRO CONF PROC, P54, DOI 10.1109/EUROMICRO.2006.46
   Szyperski C., 2002, Component Software: Beyond Object-Oriented Programming
   Teiniker E, 2005, EUROMICRO-SEAA 2005: 31ST EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS, PROCEEDINGS, P152
   Teiniker E, 2002, EUROMICRO CONF PROC, P4, DOI 10.1109/EURMIC.2002.1046126
   TEINIKER E, 2005, COMPSAC, P545
   TEINIKER E, 2002, CCM TOOLS PROJECT
   TEINIKER E, 2003, COMPSAC, P400
NR 19
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2008
VL 54
IS 6
BP 551
EP 561
DI 10.1016/j.sysarc.2008.01.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 320FS
UT WOS:000257219700002
DA 2024-07-18
ER

PT J
AU Cha, HJ
   Lee, J
   Oh, J
   Park, BJ
   Ha, R
AF Cha, HJ
   Lee, J
   Oh, J
   Park, BJ
   Ha, R
TI Replacing media caches in streaming proxy servers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE streaming media; cache server; replacement policy
AB This paper presents a cache replacement policy which has specifically been developed for the efficient media caching in streaming media cache servers. For efficient media caching, the proposed policy takes into account the periodic patterns of users' requests in addition to the parameters such as reference count, amount of media contents delivered to the clients, and reference time. These values are collected at run-time for each cached object. In order to adequately and promptly adopt to the changing characteristics of users preferences, the policy introduces, in particular, the concept of weighted-window for replacement with which higher priorities are given to more recently referenced media contents and consequently they are less likely to be replaced. We present and analyze the simulation results showing that the proposed policy has outperformed the conventional replacement policies such as LRU, LFU, and SEG in terms of hit ratio, byte-hit ratio, delayed start, and cache input. (c) 2005 Elsevier B.V. All rights reserved.
C1 Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
   HUMAX Co Ltd, Seongnam 463050, Kyunggi Do, South Korea.
   Kwangwoon Univ, Dept Comp Sci, Seoul 139701, South Korea.
   Hongik Univ, Dept Comp Engn, Seoul 121791, South Korea.
C3 Yonsei University; Kwangwoon University; Hongik University
RP Yonsei Univ, Dept Comp Sci, Shinchon Dong 134, Seoul 120749, South Korea.
EM hjcha@cs.yonsei.ae.kr
RI Cha, Hojung/G-8084-2012
CR Abrams M., 1995, P 4 INT WORLD WID WE, P119
   ACHARYA S, 1999, THESIS CORNELL U
   ACHARYA S, 2000, P 10 INT WORKSH NOSS
   ALMEIDA JM, 2001, P MMCN SAN JOS JAN
   Bahn H, 2002, COMPUTER, V35, P65, DOI 10.1109/MC.2002.1009170
   Breslau L, 1999, IEEE INFOCOM SER, P126, DOI 10.1109/INFCOM.1999.749260
   Hofmann M., 1999, CACHING TECHNIQUES S
   JIN S, 2000, P 5 INT WEB CACH CON
   ONEIL EJ, 1993, P ACM SIGMOD INT C M, P297
   REJAIE R, 2000, P IEEE INFOCOM TEL A, P26
   RIZZO L, 1998, IEEE ACM T NETWORK, V8, P158
   TEWARI R, 1998, P SPIE ACM C MULT CO
   VENKATRAMANI C, 2002, P INT WORKSH NETW OP, P147
   Wang B, 2002, IEEE INFOCOM SER, P1726, DOI 10.1109/INFCOM.2002.1019426
   WILLIAMS S, 1996, P ACM SIGCOMM 96 C S
   WOOSTER RP, 1997, P 6 INT WORLD WID WE, P325
   WU KL, 2001, P 10 INT C WORLD WID, P36
NR 17
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2006
VL 52
IS 1
BP 25
EP 40
DI 10.1016/j.sysarc.2005.02.006
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 993HI
UT WOS:000233944800003
DA 2024-07-18
ER

PT J
AU Park, S
   Chung, SH
   Lee, B
AF Park, S
   Chung, SH
   Lee, B
TI Implementation and performance study of a hardware-VIA-based network
   adapter on Gigabit Ethernet
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VIA; Gigabit Ethernet; PC clustering; user-level communication
   interface; RDMA
ID COMMUNICATION; ARCHITECTURE
AB This paper presents the implementation and performance of a hardware-VIA-based network adapter on Gigabit Ethernet. VIA is a user-level communication interface for high performance PC clustering. The network adapter is a 64-bit/66 MHz PCI plug-in card containing an FPGA for the VIA Protocol Engine and a Gigabit Ethernet chip to construct a high performance system area network. The network adapter performs virtual-to-physical address translation, doorbell, RDMA write, and send/receive completion operations in hardware without kernel intervention. In particular, the Address Translation Table (ATT) is stored on the local memory of the network adapter, and the VIA Protocol Engine efficiently controls the address translation process by directly accessing the ATT. In addition, Address Prefetch Buffer is used to reduce the time of address translation process in the receiver. As a result, the communication overhead during send/receive transactions is greatly reduced. Our experimental results show a minimum latency of 8.2 mu s, and a maximum bandwidth of 112.1 MB/s. In terms of minimum latency, the hardware-VIA-based network adapter performs 2.8 times and 3.3 times faster than M-VIA, which is a software implementation of VIA, and TCP/IP, respectively, over Gigabit Ethernet. In addition, the maximum bandwidth of the hardware-VIA-based network adapter is 24% and 55% higher than M-VIA and TCP/IP, respectively. These results show that the performance of HVIA-GE is far better than that of ServerNet II, which is a hardware version of VIA developed by Tandem/Compaq. (c) 2005 Elsevier B.V. All rights reserved.
C1 Pusan Natl Univ, Dept Comp Engn, Pusan 609735, South Korea.
   Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA.
C3 Pusan National University; Oregon State University
RP Pusan Natl Univ, Dept Comp Engn, Pusan 609735, South Korea.
EM sejnpark@pusan.ac.kr; shchung@pusan.ac.kr; benl@eecs.orst.edu
CR BAKER M, 2001, P EUR PAR 2001 AUG, P132
   Banikazemi M., 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000, P33, DOI 10.1109/IPDPS.2000.845962
   Banikazemi M, 2001, J PARALLEL DISTR COM, V61, P1512, DOI 10.1006/jpdc.2001.1745
   BANIKAZEMI M, 2001, INT PAR DISTR PROC S, P24
   BANIKAZEMI M, 2000, 4 INT WORKSH COMM AR, P145
   BLUMRICH E, 1995, IEEE MICRO       FEB, P21
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   BOZEMAN P, 1999, P 2 EXTR LIN WORKSH
   BUONDONNAA P, 1998, P SUP SC NOV, P7
   *DAFS COLL, 2001, DIR ACC FIL SYST PRO
   Eddington C, 2002, IEEE MICRO, V22, P48, DOI 10.1109/MM.2002.997879
   *EM CORP, HARDW BAS ASIC IMPL
   FEDOROVA A, 2004, P 4 INT WORKSH SOFTW, V29, P84
   Hellwagner H, 2002, FUTURE GENER COMP SY, V18, P421, DOI 10.1016/S0167-739X(01)00060-7
   *IEEE, 1993, 15961992 IEEE
   *INT CORP, 82544 GIG ETH CONTR
   ONG H, 2000, P LIN 2000 4 ANN LIN, P353
   Pakin S, 1995, SUPERCOMP PROC, P1528
   RUBINI A, 2001, LINUX DEVICE DRIVER
   Seifert F, 2000, CLUSTER 2000: IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, PROCEEDINGS, P225, DOI 10.1109/CLUSTR.2000.889065
   von Eicken T., 1995, Proceedings of the fifteenth ACM symposium on Operating systems principles, SOSP '95, P40
   VONEICKEN T, 1992, ACM COMP AR, V20, P256, DOI 10.1145/146628.140382
   YOON IS, 2003, P EUR PAR 2003 AUG, P995
NR 23
TC 3
Z9 3
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-NOV
PY 2005
VL 51
IS 10-11
BP 602
EP 616
DI 10.1016/j.sysarc.2005.02.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 974HK
UT WOS:000232581900002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chang, WL
   Chu, CP
   Ho, M
AF Chang, WL
   Chu, CP
   Ho, M
TI Exploitation of parallelism to nested loops with dependence cycles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE parallelizing compilers; vectorizing compilers; loop optimization; data
   dependence analysis; dependence cycle; parallelism exploitation
ID MULTIDIMENSIONAL VERSION
AB In this paper, we analyze the recurrences from the breakability of the dependence links formed in general multi-statements in a nested loop. The major findings include: (1) A sink variable renaming technique, which can reposition an undesired anti-dependence and/or output-dependence link, is capable of breaking an anti-dependence and/or output-dependence link. (2) For recurrences connected by only true dependences, a dynamic dependence concept and the derived technique are powerful in terms of parallelism exploitation. (3) By the employment of global dependence testing, link-breaking strategy, Tarjan's depth-first search algorithm, and a topological sorting, an algorithm for resolving a general multi-statement recurrence in a nested loop is proposed. Experiments with benchmark cited from Vector loops showed that among 134 subroutines tested, 3 had their parallelism exploitation amended by our proposed method. That is, our offered algorithm increased the rate of parallelism exploitation of Vector loops by approximately 2.24%. (C) 2004 Published by Elsevier B.V.
C1 So Taiwan Univ Technol, Dept Informat Management, Tainan 710, Taiwan.
   Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 701, Taiwan.
C3 Southern Taiwan University of Science & Technology; National Cheng Kung
   University
RP So Taiwan Univ Technol, Dept Informat Management, Tainan 710, Taiwan.
EM changwl@mail.stut.edu.tw; chucp@csie.ncku.edu.tw;
   mhoincerritos@yahoo.com
CR ALLEN R, 1987, ACM T PROGR LANG SYS, V9, P491, DOI 10.1145/29873.29875
   Banerjee U., 1993, LOOP TRANSFORMATION
   Banerjee U., 1997, DEPENDENCE ANAL
   Banerjee Utpal., 1994, LOOP PARALLELIZATION
   BIK A, 2001, INTEL TECHNOLOGY J Q, V1, P1
   Blume W, 1998, IEEE T PARALL DISTR, V9, P1180, DOI 10.1109/71.737695
   Calland PY, 1997, PARALLEL COMPUT, V23, P251, DOI 10.1016/S0167-8191(96)00108-1
   Chang WL, 2002, J SYST SOFTWARE, V63, P91, DOI 10.1016/S0164-1212(01)00116-9
   Chang WL, 1998, PARALLEL COMPUT, V24, P2101, DOI 10.1016/S0167-8191(98)00091-X
   Chang WL, 2001, PARALLEL COMPUT, V27, P1117, DOI 10.1016/S0167-8191(01)00086-2
   Chang WL, 2001, PARALLEL COMPUT, V27, P1783, DOI 10.1016/S0167-8191(01)00108-9
   Chang WL, 2000, PARALLEL COMPUT, V26, P1275, DOI 10.1016/S0167-8191(00)00007-7
   CHANG WL, 2002, 3 INT C PAR DISTR CO, P52
   CHANG WL, IN PRESS J SUPERCOMP
   CHANG WL, 2002, 3 INT C PAR DISTR CO, P455
   CHU CP, 1991, P 5 PAR PROC S, P619
   CHU CP, 1991, 91004 LSU DEP COMP S
   GUO M, 2004, IN PRESS INT S PAR A
   KUCK DJ, 1981, 8TH P ACM S PRINC PR, P207
   Kunth D.E., 1973, The Art of Computer Programming, V1
   LEVINE D, 1991, PARALLEL COMPUT, V17, P1223, DOI 10.1016/S0167-8191(05)80035-3
   *MASP GROUP, 1993, PAR PROGR LANG
   PETKOV D, 2002, 16 INT PAR DISTR PRO
   POLYCHRONOPOULO.CD, 1987, P 1987 INT C SUP, P255
   SHANG WJ, 1994, IEEE T PARALL DISTR, V5, P193, DOI 10.1109/71.265946
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   Weng-Long Chang, 1999, International Journal of Parallel and Distributed Systems & Networks, V2, P69
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   ZHANG WL, 2002, J SYST SOFTWARE, V63, P99
   Zima Hans., 1991, SUPERCOMPILERS PARAL
NR 30
TC 4
Z9 5
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2004
VL 50
IS 12
BP 729
EP 742
DI 10.1016/j.sysarc.2004.06.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 877SL
UT WOS:000225590400002
DA 2024-07-18
ER

PT J
AU Marsan, MA
   Al-Begain, K
   Gaeta, R
AF Marsan, MA
   Al-Begain, K
   Gaeta, R
TI On the performance analysis of ABR in ATM LANs with Stochastic Petri
   nets
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE ATM; Stop & Go ABR; LAN; performance; evaluation; Stochastic Petri nets
ID SIMULATION; NETWORKS
AB In this paper we use Generalized Stochastic Petri Nets (GSPNs) and Stochastic Well-formed Nets (SWNs) for the performance analysis of Asynchronous Transfer Mode (ATM) Local Area Networks (LANs) that adopt the Available Bit Rate (ABR) service category in its Relative Rate Marking (RRM) version. We also consider a peculiar version of RRM ABR called Stop Go ABR; this is a simplified ABR algorithm designed for the provision of best-effort services in low-cost ATM LANs, according to which sources can transmit only at two different cell rates, the Peak Cell Rate (PCR) and Minimum Cell Rate (MCR). Results obtained from the solution of GSPN models of simple ATM LAN setups comprising RRM or Stop & Go ABR users, as well as Unspecified Bit Rate (UBR) users, are first validated through detailed simulations, and then used to show that Stop & Go ABR is capable of providing good performance and fairness in a number of different LAN configurations. We also develop SWN models of homogeneous ABR LANs, that efficiently and automatically exploit system symmetries allowing the investigation of larger LAN configurations. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Turin, Dipartimento Informat, I-10149 Turin, Italy.
   Univ Bradford, Dept Comp, Bradford BD7 1DP, W Yorkshire, England.
   Politecn Torino, Dipartimento Elettron, I-10129 Turin, Italy.
C3 University of Turin; University of Bradford; Polytechnic University of
   Turin
RP Univ Turin, Dipartimento Informat, Corso Svizzera 185, I-10149 Turin, Italy.
EM ajmone@polito.it; k.begain@bradford.ac.uk; rossano@di.unito.it
RI GAETA, Rossano/C-6256-2011
OI GAETA, Rossano/0000-0002-6521-403X
CR AJMONEMARSAN M, 1984, ACM T COMPUT SYST, V2, P93
   Altman E, 1998, IEEE INFOCOM SER, P166, DOI 10.1109/INFCOM.1998.659651
   *ATM FOR, 1996, AFTM0056000 ATM FOR
   CHIOLA G, 1995, PERFORM EVALUATION, V24, P47, DOI 10.1016/0166-5316(95)00008-L
   CHIOLA G, 1993, IEEE T COMPUT, V42, P1343, DOI 10.1109/12.247838
   Gaeta R, 1998, LECT NOTES COMPUT SC, V1420, P326
   Gaeta R, 1996, IEEE T SOFTWARE ENG, V22, P629, DOI 10.1109/32.541434
   Ghani N, 2000, IEEE ACM T NETWORK, V8, P71, DOI 10.1109/90.836479
   Kalyanaraman S, 2000, IEEE ACM T NETWORK, V8, P87, DOI 10.1109/90.836480
   Kant L., 1995, Proceedings Fourth International Conference on Computer Communications and Networks (ICCCN'95) (Cat. No.95TB8110), P344, DOI 10.1109/ICCCN.1995.540139
   Kolarov A, 1997, IEEE INFOCOM SER, P293, DOI 10.1109/INFCOM.1997.635145
   Marsan M.A., 1995, MODELLING GEN STOCHA
   Marsan MA, 1997, INT WORKSH PETRI NET, P227, DOI 10.1109/PNPM.1997.595554
   Marsan MA, 1997, INT WORKSH PETRI NET, P237, DOI 10.1109/PNPM.1997.595555
   MARSAN MA, 1995, PERFORM EVALUATION, V24, P137, DOI 10.1016/0166-5316(95)00011-L
   MARSAN MA, 1998, P 4 INT C BROADB COM, P511
   MARSAN MA, 1996, P 4 IFIP WORKSH PERF
   ROBERTS J, LECT NOTES COMPUTER, V1155
   Zhao Y, 1997, IEEE INFOCOM SER, P283, DOI 10.1109/INFCOM.1997.635143
   [No title captured]
NR 20
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2004
VL 50
IS 6
BP 325
EP 343
DI 10.1016/j.sysarc.2003.03.001
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 830VC
UT WOS:000222151000003
DA 2024-07-18
ER

PT J
AU Reorda, MS
   Violante, M
AF Reorda, MS
   Violante, M
TI Efficient analysis of single event transients
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID LEVEL SIMULATION
AB The effects of charged particles striking VLSI circuits and producing single event transients (SETs) are becoming an issue for designers who exploit deep sub-micron technologies; efficient and accurate techniques for assessing their impact on VLSI designs are thus needed. This paper presents a new approach for generating the list of faults to be addressed during fault injection experiments tackling SET effects, which resorts to static timing analysis. Moreover, it proposes a simplified SET fault model, which is suitable for being adopted within a zero-delay fault simulation tool. Experimental results are reported on both standard benchmarks and real-life circuits assessing the effectiveness of the proposed techniques. (C) 2003 Elsevier B.V. All rights reserved.
C1 Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy.
C3 Polytechnic University of Turin
RP Politecn Torino, Dipartimento Automat & Informat, Cso Duca Abruzzi 24, I-10129 Turin, Italy.
EM massimo.violante@polito.it
RI Sonza Reorda, Matteo/J-1775-2018
OI Sonza Reorda, Matteo/0000-0003-2899-7669
CR ANGHEL L, DATE 2000 ACH IEEE D, P591
   Baze MP, 1995, IEEE T NUCL SCI, V42, P1863, DOI 10.1109/23.489228
   BHUVA BL, 1989, IEEE T COMPUT AID D, V8, P933, DOI 10.1109/43.35545
   Cha HS, 1996, IEEE T COMPUT, V45, P1248, DOI 10.1109/12.544481
   DAHLGREN P, 1995, DIG PAP INT SYMP FAU, P207, DOI 10.1109/FTCS.1995.466977
   Hass KJ, 1999, 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, P122
   Hsueh MC, 1997, COMPUTER, V30, P75, DOI 10.1109/2.585157
   JENN E, 1994, P 24 INT S FAULT TOL, P66, DOI DOI 10.1109/FTCS.1994.315656
   KAUL N, 1991, IEEE T NUCL SCI, V38, P1514, DOI 10.1109/23.124140
   Massengill LW, 2000, IEEE T NUCL SCI, V47, P2609, DOI 10.1109/23.903816
   Parrotta B, 2000, 6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, P61, DOI 10.1109/OLT.2000.856613
   Reorda MS, 2002, INT SYM DEFEC FAU TO, P263, DOI 10.1109/DFTVS.2002.1173523
NR 12
TC 5
Z9 5
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2004
VL 50
IS 5
BP 239
EP 246
DI 10.1016/j.sysarc.2003.08.008
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 821VK
UT WOS:000221490900002
DA 2024-07-18
ER

PT J
AU Sun, XL
   Ogden, K
   Chan, H
   Trouborst, P
AF Sun, XL
   Ogden, K
   Chan, H
   Trouborst, P
TI A novel FPGA local interconnect test scheme and automatic TC
   derivation/generation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA testing; local interconnect testing; Brelaz algorithm; test
   configurations
AB This paper presents a novel local interconnect testing scheme for field programmable gate arrays (FPGAs). To maximize parallel testing, error-detecting code is used for testing one portion of interconnects and functional test of D latch for another in a test configuration (TC). A polynomial run time algorithm is introduced for deriving a minimal set of TCs. An in-house CAD tool is developed to automate the generation of device configurations from the set of TCs. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2V4, Canada.
   Nortel Networks, Hardware Design Solut, Ottawa, ON K2C 3V5, Canada.
C3 University of Alberta
RP Univ Alberta, Dept Elect & Comp Engn, 2nd Floor,ECERF Bldg, Edmonton, AB T6G 2V4, Canada.
EM xsun@ece.ualberta.ca
CR Abramovici M., 1990, DIGITAL SYSTEMS TEST
   [Anonymous], 1993, Computer Algorithms
   BRELAZ D, 1979, COMMUNICATIONS ACM, V22
   Hassan A., 1985, P IEEE INT TEST C, P126
   Huang WK, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P204, DOI 10.1109/VTEST.1996.510859
   Liu T., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P256, DOI 10.1109/VTEST.1995.512646
   Lombardi F., 1996, FPGA '96. 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, P100, DOI 10.1145/228370.228385
   Michinishi H, 1996, PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), P68, DOI 10.1109/ATS.1996.555139
   Renovell M, 1997, IEEE VLSI TEST SYMP, P230, DOI 10.1109/VTEST.1997.600278
   Renovell M, 1998, IEEE DES TEST COMPUT, V15, P45, DOI 10.1109/54.655182
   RENOVELL M, 2000, J ELECTRON TEST, P513
   RENOVELL M, 1999, P DES AUT TEST EUR C
   Stroud C, 1998, INT TEST CONF P, P404, DOI 10.1109/TEST.1998.743180
   Sun X, 2002, INT SYM DEFEC FAU TO, P284, DOI 10.1109/DFTVS.2002.1173525
   SUN X, 2002, ALGORITHMIC METHOD D
   Sun XL, 2000, INT TEST CONF P, P795, DOI 10.1109/TEST.2000.894276
   Xilinx Inc, 2000, PROGR LOG DAT BOOK
   XU J, 2001, THESIS U ALBERTA
   Yu YL, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P278, DOI 10.1109/ATS.1998.741625
   ZHAO J, 1999, J ELECTRON TEST, P157
NR 20
TC 4
Z9 5
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2004
VL 50
IS 5
BP 267
EP 280
DI 10.1016/j.sysarc.2003.08.009
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 821VK
UT WOS:000221490900005
DA 2024-07-18
ER

PT J
AU Ye, TT
   Benini, L
   De Micheli, G
AF Ye, TT
   Benini, L
   De Micheli, G
TI Packetization and routing analysis of on-chip multiprocessor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE networks-on-chip; on-chip multiprocessors; on-chip communication;
   on-chip networks
ID DESIGN
AB Some current and most future systems-on-chips use and will use network architectures/protocols to implement on-chip communication. On-chip networks borrow features and design methods from those used in parallel computing clusters and computer system area networks. They differ from traditional networks because of larger on-chip wiring resources and flexibility, as well as constraints on area and energy consumption (in addition to performance requirements). In this paper, we analyze different routing schemes for packetized on-chip communication on a mesh network architecture, with particular emphasis on specific benefits and limitations of silicon VLSI implementations. A contention-look-ahead on-chip routing scheme is proposed. It reduces the network delay with significantly smaller buffer requirement. We further show that in the on-chip multiprocessor systems, both the instruction execution inside node processors, as well as data transaction between different processing elements, are greatly affected by the packetized dataflows that are transported on the on-chip networks. Different packetization schemes affect the performance and power consumption of multiprocessor systems. Our analysis is also quantified by the network/multiprocessor co-simulation benchmark results. (C) 2003 Elsevier B.V. All rights reserved.
C1 Stanford Univ, Comp Syst Lab, Palo Alto, CA 94304 USA.
   Univ Bologna, DEIS, I-40136 Bologna, Italy.
C3 Stanford University; University of Bologna
RP Stanford Univ, Comp Syst Lab, Gates 334, Palo Alto, CA 94304 USA.
EM taoye@stanford.edu; lbenini@deis.unibo.it; nanni@stanford.edu
RI De Micheli, Giovanni/E-1634-2011; Ye, Terry/X-6530-2018
OI Ye, Terry/0000-0002-4359-3550; BENINI, LUCA/0000-0001-8068-3806
CR Ackland B, 2000, IEEE J SOLID-ST CIRC, V35, P412, DOI 10.1109/4.826824
   [Anonymous], P 36 ACM IEEE C DES
   [Anonymous], P IEEE NORCHIP C
   Barroso LA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P282, DOI [10.1145/342001.339696, 10.1109/ISCA.2000.854398]
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bona A, 2002, DES AUT CON, P886, DOI 10.1109/DAC.2002.1012747
   Cesário WO, 2002, IEEE DES TEST COMPUT, V19, P52, DOI 10.1109/MDT.2002.1047744
   Culler D., 1998, Parallel Computer Architecture: A Hardware/software Approach
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DALLY WJ, 1993, IEEE T PARALL DISTR, V4, P466, DOI 10.1109/71.219761
   Duato J., 1997, INTERCONNECTION NETW
   FEIGE U, 1992, AN S FDN CO, P553
   Forsell M, 2002, IEEE MICRO, V22, P46, DOI 10.1109/MM.2002.1044299
   GEETHANJALI E, 2000, P INT S LOW POW DES, P244
   GHERRIER P, 2000, P DES AUT TEST EUR M, P250
   Hammond L., 2000, IEEE MICRO MAGAZ MAR, P71, DOI DOI 10.1109/40.848474
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Hughes CJ, 2002, COMPUTER, V35, P40, DOI 10.1109/2.982915
   Karim F, 2001, DES AUT CON, P678, DOI 10.1109/DAC.2001.935593
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Lajolo M, 2000, IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P25, DOI 10.1109/ETW.2000.873775
   Langen D, 2000, P IEEE INT ASIC C&E, P297, DOI 10.1109/ASIC.2000.880753
   Nilsson E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1126
   Patel CS, 1997, PR IEEE COMP DESIGN, P408, DOI 10.1109/ICCD.1997.628902
   Patterson DavidA., 1998, COMPUTER ORG DESIGN, V2nd
   Rijpkema E, 2003, IEE P-COMPUT DIG T, V150, P294, DOI 10.1049/ip-cdt:20030830
   SINGH JP, 1992, COMPUTER ARCHITECTUR, V20, P5
   Wassal AG, 2001, IEEE T COMPUT AID D, V20, P723, DOI 10.1109/43.924826
   Wu J., 2002, Conference Proceedings of the 2002 International Conference on SUPERCOMPUTING, P67, DOI 10.1145/514191.514204
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
NR 31
TC 67
Z9 80
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2004
VL 50
IS 2-3
BP 81
EP 104
DI 10.1016/j.sysarc.2003.07.005
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 802HU
UT WOS:000220155400003
DA 2024-07-18
ER

PT J
AU Sudha, N
   Srikanthan, T
   Mailachalam, B
AF Sudha, N
   Srikanthan, T
   Mailachalam, B
TI A VLSI architecture for 3-D self-organizing map based color quantization
   and its FPGA implementation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3-D self-organizing map; color quantization; VLSI architecture; FPGA
ID CLUSTERING-ALGORITHM; IMAGE QUANTIZATION
AB Color quantization is the process of computing a color palette containing few best colors from a full color image and then associating to each pixel of the image, a color from the palette to yield a color quantized image that is close to the original image. It is of interest in applications such as digital display and image capture. To satisfy real time requirements, it is of vital importance to perform color quantization as fast as possible. This paper presents a novel architecture of a hardware unit for color quantization that is based on Kohonen's self-organizing map. The proposed architecture is of the SIMD type and results in a scheme with linear time complexity (in the size of the image). The architecture has been implemented in Xilinx FPGA and results show that the proposed design achieves high speed taking only a few milliseconds for color quantization of images up to size of 512 x 512 with low area requirement. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Sudha, N (corresponding author), Indian Inst Technol, Dept Elect Engn, Madras 600036, Tamil Nadu, India.
CR [Anonymous], 1995, SELF ORG MAPS
   Hsieh IS, 2000, PATTERN RECOGN LETT, V21, P337, DOI 10.1016/S0167-8655(99)00165-8
   *IEEE, 1993, IEEE STAND VHDL LANG
   International Commission on Illumination, 1978, CIE PUBL S2, V15
   KOHONEN T, 1990, P IEEE, V78, P1464, DOI 10.1109/5.58325
   ORCHARD MT, 1991, IEEE T SIGNAL PROCES, V39, P2677, DOI 10.1109/78.107417
   Pei SC, 1998, IEEE T CIRC SYST VID, V8, P191, DOI 10.1109/76.664104
   PEIRIS V, 1994, P IEEE WORLD C COMP, P2064
   Scheunders P, 1997, PATTERN RECOGN, V30, P859, DOI 10.1016/S0031-3203(96)00131-8
   SUZUKIAN D, 1999, P IEEE C EL CIRC SYS, P1401
   Xiang ZG, 1997, ACM T GRAPHIC, V16, P260, DOI 10.1145/256157.256159
   Zhang X., 1997, Journal of the Society for Information Display, V5, P61, DOI 10.1889/1.1985127
NR 12
TC 8
Z9 8
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2003
VL 48
IS 11-12
BP 337
EP 352
DI 10.1016/S1383-7621(03)00021-3
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 674EY
UT WOS:000182625500003
DA 2024-07-18
ER

PT J
AU Feng, X
   Wang, XF
   Cui, KP
   Xie, QQ
   Wang, LM
AF Feng, Xia
   Wang, Xiaofeng
   Cui, Kaiping
   Xie, Qingqing
   Wang, Liangmin
TI A distributed message authentication scheme with reputation mechanism
   for Internet of Vehicles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Internet of Vehicles; Reputation mechanism; Real-time
   traffic information; Authentication
ID PRIVACY-PRESERVING AUTHENTICATION; PROTOCOL; BLOCKCHAIN; SECURE
AB Real-time and interactive traffic information sharing systems are crucial in the Internet of Vehicles (IoV) as they enable vehicles to make informed decisions, thereby improving the efficiency of intelligent transportation systems (ITS). Message authentication ensures the accuracy, integrity, and tamper-resistance of information in IoV. Existing schemes aim to achieve time-critical message authentication. However, these schemes are timeconsuming and cannot meet the real-time requirements of IoV. Additionally, there are issues with latency in data synchronization and data redundancy when vehicles traverse different domains. We propose an efficient, distributed, and resistant-to-malicious-attacks authentication scheme based on the reputation mechanism. Our scheme supports batch verification, enabling fast authentication. By leveraging the decentralized and ledger-synchronized features of blockchain, our distributed scheme reduces data redundancy. We also employ a reputation mechanism to ensure reliable reports in IoVs. We experimentally confirm that our scheme outperforms EADA (59.73%), RCoM (76.35%), MLGSDT (63.36%), and TRAJ (82.08%). This approach provides a secure and reliable solution for report authentication.
C1 [Feng, Xia; Wang, Xiaofeng; Cui, Kaiping] Jiangsu Univ, Sch Automot & Traff Engn, Zhen Jiang 212001, Peoples R China.
   [Xie, Qingqing] Jiangsu Univ, Sch Comp Sci & Commun Engn, Zhen Jiang 212001, Peoples R China.
   [Wang, Liangmin] Southeast Univ, Engn Res Ctr BASAM, Nanjing 210018, Peoples R China.
C3 Jiangsu University; Jiangsu University; Southeast University - China
RP Wang, XF (corresponding author), Jiangsu Univ, Sch Automot & Traff Engn, Zhen Jiang 212001, Peoples R China.
EM xiazio@ujs.edu.cn; 2212104045@stmail.ujs.edu.cn;
   2212004078@stmail.ujs.edu.cn; xieqq@ujs.edu.cn; wangliangm@ujs.edu.cn
RI Wang, xiaofeng/JRY-1281-2023
OI feng, xia/0000-0003-3677-6823; Xie, Qingqing/0000-0001-5112-3519; Wang,
   Liangmin/0000-0003-0048-5979
FU National Natural Science Foundation of China [62272203]
FX <B>Acknowledgments</B> This document is results of the research project
   funded by National Natural Science Foundation of China under NO.
   62272203.
CR Akhter AFMS, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21041273
   Al-Riyami S.S., 2003, Report 2003/143
   [Anonymous], 2001, Advances in Cryptology-ASIACRYPT 2001 (Lecture Notes in Computer Science, DOI [DOI 10.1007/3-540-45682-1_30, DOI 10.1007/3-540-45682-130]
   Bansal U, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102387
   Boneh D, 2003, LECT NOTES COMPUT SC, V2656, P416
   Bos JW, 2014, LECT NOTES COMPUT SC, V8437, P157, DOI 10.1007/978-3-662-45472-5_11
   Carneiro G., 2010, P UTM LAB M APR, P4
   Chen LQ, 2011, IEEE J SEL AREA COMM, V29, P605, DOI 10.1109/JSAC.2011.110310
   Cheng JJ, 2015, IEEE T INTELL TRANSP, V16, P2339, DOI 10.1109/TITS.2015.2423667
   Feng X, 2021, IEEE T INF FOREN SEC, V16, P3888, DOI 10.1109/TIFS.2021.3098971
   Feng X, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102158
   Guo R, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102633
   Gupta M, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22145119
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   Huang JQ, 2019, IEEE T IND INFORM, V15, P3680, DOI 10.1109/TII.2019.2903342
   Jiang SR, 2016, IEEE T INTELL TRANSP, V17, P2193, DOI 10.1109/TITS.2016.2517603
   Joux A, 2000, LECT NOTES COMPUT SC, V1838, P385
   Li F, 2007, IEEE VEH TECHNOL MAG, V2, P12, DOI 10.1109/MVT.2007.912927
   Li JT, 2022, IEEE INTERNET THINGS, V9, P8749, DOI 10.1109/JIOT.2021.3116422
   Li M, 2022, IEEE ACM T NETWORK, V30, P2060, DOI 10.1109/TNET.2022.3157654
   Lin XD, 2007, IEEE T VEH TECHNOL, V56, P3442, DOI 10.1109/TVT.2007.906878
   Lo NW, 2016, IEEE T INTELL TRANSP, V17, P1319, DOI 10.1109/TITS.2015.2502322
   Lu RX, 2008, IEEE INFOCOM SER, P1903
   McGurrin Michael, 2016, Technical Report
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Shen LY, 2022, J SYST ARCHITECT, V133, DOI 10.1016/j.sysarc.2022.102764
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   Singh A, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102503
   Tzeng SF, 2017, IEEE T VEH TECHNOL, V66, P3235, DOI 10.1109/TVT.2015.2406877
   Wang X, 2019, IEEE ACCESS, V7, P45061, DOI 10.1109/ACCESS.2019.2909004
   Wang YJ, 2019, IEEE T INF FOREN SEC, V14, P1779, DOI 10.1109/TIFS.2018.2885277
   Wasef A, 2010, IEEE ICC
   Wasef A, 2013, IEEE T MOBILE COMPUT, V12, P78, DOI 10.1109/TMC.2011.246
   Wasef A, 2008, GLOB TELECOMM CONF, DOI 10.1109/GLOCOM.2008.ECP.129
   Wu LB, 2017, INT J DISTRIB SENS N, V13, DOI 10.1177/1550147717700899
   Yang AJ, 2022, IEEE T INTELL TRANSP, V23, P1284, DOI 10.1109/TITS.2020.3024000
   Zhang CX, 2008, IEEE INFOCOM SER, P816
   Zhang L, 2015, COMPUT COMMUN, V71, P50, DOI 10.1016/j.comcom.2015.08.005
   Zhao C, 2023, J SYST ARCHITECT, V138, DOI 10.1016/j.sysarc.2023.102855
   Zhu XY, 2014, IEEE T VEH TECHNOL, V63, P907, DOI 10.1109/TVT.2013.2294032
NR 40
TC 2
Z9 2
U1 7
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103029
DI 10.1016/j.sysarc.2023.103029
EA NOV 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CE0F9
UT WOS:001123448500001
DA 2024-07-18
ER

PT J
AU Wei, XH
   Zhou, CB
   Yue, HS
   Zhou, JT
AF Wei, Xiaohui
   Zhou, Changbao
   Yue, Hengshan
   Zhou, Joey Tianyi
TI TC-SEPM: Characterizing soft error resilience of CNNs on Tensor Cores
   from program and microarchitecture perspectives
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Tensor Core; CNN; Soft error; Error resilience prediction; Fault
   injection
AB As an architectural CNN accelerator integrated into NVIDIA's GPUs, existing research mainly focuses improving the performance of Tensor Cores. However, the highly integrated Tensor Cores are vulnerable transient faults (i.e., soft errors), causing catastrophic consequences in safety-critical applications like automatic driving. Thus, it is imperative to estimate the reliability of CNNs on Tensor Cores. However, obtaining statistically significant resilience profile of CNNs on Tensor Cores with the existing fault injection (FI)-based reliability estimation methods is expensive. To this end, we build TC-SEPM to predict the error resilience of CNNs on Tensor Cores instead of FI methods. To ensure the accuracy of TC-SEPM, we first investigate resilience-related features from program and microarchitecture perspectives. Then, leveraging these heuristic features, we train machine learning models to learn the hidden relationship between error resilience and the investigated features, enabling us to predict the impact of soft errors in Tensor Cores on CNN output. Experimental results show that TC-SEPM achieves high accuracy for individual soft error resiliency prediction and overall program resilience estimation while its overhead is only 1/27 of FI methods. Additionally, TC-SEPM can provide valuable insights for programmers or architects to design more robust CNN models Tensor Cores.
C1 [Wei, Xiaohui; Zhou, Changbao; Yue, Hengshan] Jilin Univ, Coll Comp Sci & Technol, Changchun 130012, Jilin, Peoples R China.
   [Wei, Xiaohui; Zhou, Changbao; Yue, Hengshan] Jilin Univ, Minist Educ, Key Lab Symbol Computat & Knowledge Engn, Changchun 130012, Jilin, Peoples R China.
   [Zhou, Joey Tianyi] ASTAR, Inst High Performance Comp IHPC, Singapore 138632, Singapore.
   [Zhou, Joey Tianyi] ASTAR, Ctr Frontier AI Res CFAR, Singapore 138632, Singapore.
C3 Jilin University; Jilin University; Agency for Science Technology &
   Research (A*STAR); A*STAR - Institute of High Performance Computing
   (IHPC); Agency for Science Technology & Research (A*STAR)
RP Yue, HS (corresponding author), Jilin Univ, Coll Comp Sci & Technol, Changchun 130012, Jilin, Peoples R China.
EM yuehs@jlu.edu.cn
RI Zhou, Joey Tianyi/AAC-5115-2019; zhou, bob/IAQ-4797-2023
OI Zhou, Joey Tianyi/0000-0002-4675-7055; Yue, Hengshan/0000-0003-2189-8385
FU National Natural tion of China (NSFC) [62272190, U19A2061]; China
   Scholarship (CSC) [62302190];  [202306170166]
FX This work is supported by the National Natural tion of China (NSFC)
   (Grants No. 62272190, No. 62302190 U19A2061) and a scholarship granted
   by the China Scholarship (CSC, 202306170166) .
CR Abella-Gonzalez Miguel A., 2021, CC 2021: Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction, P59, DOI 10.1145/3446804.3446842
   [Anonymous], 2017, Nvidia tesla v100 gpu architecture
   Basso PM, 2020, IEEE T NUCL SCI, V67, P1560, DOI 10.1109/TNS.2020.2977583
   Biau G, 2016, TEST-SPAIN, V25, P197, DOI 10.1007/s11749-016-0481-7
   Chen ZT, 2020, PROC INT SYMP SOFTW, P426, DOI 10.1109/ISSRE5003.2020.00047
   Chen ZT, 2019, PROCEEDINGS OF SC19: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3295500.3356177
   dos Santos FF, 2019, IEEE T RELIAB, V68, P663, DOI 10.1109/TR.2018.2878387
   dos Santos FF, 2019, IET COMPUT DIGIT TEC, V13, P178, DOI 10.1049/iet-cdt.2018.5026
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Fang B, 2014, INT SYM PERFORM ANAL, P221, DOI 10.1109/ISPASS.2014.6844486
   Foresights M., 2022, Global tensor cores market 2022-2030
   de Oliveira DAG, 2016, IEEE T COMPUT, V65, P791, DOI 10.1109/TC.2015.2444855
   Hari SKS, 2017, INT SYM PERFORM ANAL, P249, DOI 10.1109/ISPASS.2017.7975296
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P270, DOI 10.1109/MICRO50266.2020.00033
   Ibrahim Y., 2020, 2020 INT C COMP INF, P1
   Ibrahim Y, 2020, IEEE ACCESS, V8, P19490, DOI 10.1109/ACCESS.2020.2968129
   Jia Z, 2018, Arxiv, DOI arXiv:1804.06826
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kalra C, 2018, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE, AND ANALYSIS (SC'18)
   Kotsiantis SB, 2013, ARTIF INTELL REV, V39, P261, DOI 10.1007/s10462-011-9272-4
   Krizhevsky A., 2009, Tech. Rep.
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Laguna I, 2016, INT SYM CODE GENER, P227, DOI 10.1145/2854038.2854059
   Lerman P. M., 1980, J R Stat Soc, C: Appl Stat, V29, P77, DOI DOI 10.2307/2346413
   Li GP, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126964
   Li GP, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P240, DOI 10.1109/SC.2016.20
   Libano F, 2019, IEEE T NUCL SCI, V66, P216, DOI 10.1109/TNS.2018.2884460
   Liu Z, 2021, MICROELECTRON RELIAB, V124, DOI 10.1016/j.microrel.2021.114331
   Mahmoud A, 2021, PROC INT SYMP SOFTW, P127, DOI 10.1109/ISSRE52982.2021.00025
   Mahmoud A, 2020, 50TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS (DSN-W 2020), P25, DOI 10.1109/DSN-W50199.2020.00014
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   N. Coorporation, 2017, Tech. Rep.
   Nie B, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P749, DOI [10.1109/MICRO.2018.00066, 10.1109/MICR0.2018.00066]
   Nie B, 2018, I C DEPEND SYS NETWO, P95, DOI 10.1109/DSN.2018.00022
   NVIDIA N., 2020, Whitepaper, V1, P82
   Paszke A, 2019, ADV NEUR IN, V32
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Cerrolaza JP, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3398665
   Ping Liqi, 2020, PROC GREAT LAKES S V, P445
   Pouchet L.-N, 2012, Polybench: The polyhedral benchmark suite, V437, P1
   Raihan MA, 2019, INT SYM PERFORM ANAL, P79, DOI 10.1109/ISPASS.2019.00016
   Reagen B, 2018, DES AUT CON, DOI 10.1145/3195970.3195997
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Rohwedder CS, 2021, 2021 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P46, DOI 10.1109/IPDPSW52791.2021.00016
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   S. Coorporation, 2023, Steam hardware survey
   Samadi Mehrzad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P13, DOI 10.1145/2540708.2540711
   Schapire Robert E, 2013, EMPIRICAL INFERENCE, P37, DOI [DOI 10.1007/978-3-642-41136-65, DOI 10.1007/978-3-642-41136-6_5]
   Scholkopf B., 1999, Making large scale svm learning practical, P41
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tsai T, 2021, I C DEPEND SYS NETWO, P284, DOI 10.1109/DSN48987.2021.00041
   Venkatagiri R, 2016, INT SYMP MICROARCH
   Wang Y, 2021, CONF PROC INT SYMP C, P1083, DOI 10.1109/ISCA52012.2021.00088
   Wei XH, 2020, DES AUT TEST EUROPE, P1127, DOI 10.23919/DATE48585.2020.9116503
   Wei XH, 2020, FUTURE GENER COMP SY, V109, P262, DOI 10.1016/j.future.2020.03.040
   Yan D, 2020, INT PARALL DISTRIB P, P634, DOI 10.1109/IPDPS47924.2020.00071
   Yue HS, 2021, INT CONF HIGH PERFOR, DOI 10.1145/3458817.3476170
   Zhan JY, 2022, IEEE T COMPUT AID D, V41, P3414, DOI 10.1109/TCAD.2021.3129114
   Zhang YC, 2022, DES AUT TEST EUROPE, P60, DOI 10.23919/DATE54114.2022.9774569
   Zhu MH, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P359, DOI 10.1145/3352460.3358269
NR 63
TC 2
Z9 2
U1 8
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103024
DI 10.1016/j.sysarc.2023.103024
EA NOV 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Z4EV6
UT WOS:001111633300001
DA 2024-07-18
ER

PT J
AU Sun, WD
   Xue, XY
   Lu, YT
   Zhao, J
   Sun, M
AF Sun, Weidi
   Xue, Xiaoyong
   Lu, Yuteng
   Zhao, Jia
   Sun, Meng
TI HashC: Making deep learning coverage testing finer and faster
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Neural networks; HashC; Testing; Coverage criteria
AB Though Deep Neural Networks (DNNs) have been widely deployed and achieved great success in many domains, they have severe safety and reliability concerns. To provide testing evidence for DNNs' reliable behaviors, various coverage testing techniques inspired by traditional software testing have been proposed. However, the coverage criteria in these techniques are either not fine enough to capture subtle behaviors of DNNs, or too time-consuming to be applied on large-scale DNNs. In this paper, we propose a coverage testing framework named HashC, which makes mainstream coverage criteria (e.g., NC and KMNC) much finer. Meanwhile, HashC reduces the time complexity of combinatorial coverage testing from polynomial time to linear time. We also develop the corresponding test sample selection method. Our experiments show that, (1) the existing mainstream coverage criteria are becoming finer after being equipped with HashC, (2) HashC greatly accelerates combinatorial coverage testing and can handle the testing of large-scale DNNs.
C1 [Sun, Weidi; Xue, Xiaoyong; Lu, Yuteng; Sun, Meng] Peking Univ, Sch Math Sci, Beijing, Peoples R China.
   [Zhao, Jia] Changchun Inst Technol, Changchun, Peoples R China.
C3 Peking University; Changchun Institute Technology
RP Sun, M (corresponding author), Peking Univ, Sch Math Sci, Beijing, Peoples R China.
EM sunm@pku.edu.cn
FU National Natural Science Foun-dation of China [62172019, 61972054];
   CCF-Huawei Formal Verification Innovation Research Plan, China
FX <B>Acknowledgment</B> This research was sponsored by the National
   Natural Science Foun-dation of China under Grant No. 62172019, 61972054
   and CCF-Huawei Formal Verification Innovation Research Plan, China.
CR [Anonymous], 2018, Death of elaine herzberg: First recorded case of a pedestrian fatality involving a self-driving
   Aumasson Jean-Philippe, 2013, Lecture Notes in Computer Science, V7954, P119, DOI DOI 10.1007/978-3-642-38980-18
   Dang Q, 2013, CRYPTOLOGIA, V37, P69, DOI 10.1080/01611194.2012.687431
   Davies Alex, 2016, Wired
   Gerasimou S, 2020, PROC INT CONF SOFTW, P702, DOI 10.1145/3377811.3380391
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Kim J, 2019, PROC INT CONF SOFTW, P1039, DOI 10.1109/ICSE.2019.00108
   Klöckner A, 2012, PARALLEL COMPUT, V38, P157, DOI 10.1016/j.parco.2011.09.001
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   LeCun Y., 2010, MNIST HANDWRITTEN DI
   Li Z, 2019, 2019 COMPANION OF THE 19TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY (QRS-C 2019), P512, DOI 10.1109/QRS-C.2019.00100
   Ma L, 2018, IEEE INT CONF AUTOM, P120, DOI 10.1145/3238147.3238202
   Ma L, 2019, 2019 IEEE 26TH INTERNATIONAL CONFERENCE ON SOFTWARE ANALYSIS, EVOLUTION AND REENGINEERING (SANER), P614, DOI [10.1109/saner.2019.8668044, 10.1109/SANER.2019.8668044]
   Mantiuk R, 2011, ACM T GRAPHIC, V30, DOI 10.1145/1964921.1964935
   Menezes A., 1996, Cryptography
   Morawiecki P, 2014, LECT NOTES COMPUT SC, V8424, P241, DOI 10.1007/978-3-662-43933-3_13
   Nie CH, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1883612.1883618
   NTSB, 2018, Preliminary report: Highway HWY18MH010
   Olah C., 2017, Distill, V2, P7, DOI [DOI 10.23915/DISTILL.00007, 10.23915/distill.00007]
   Paszke A, 2019, ADV NEUR IN, V32
   Pei KX, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P1, DOI 10.1145/3132747.3132785
   Rivest R., 1992, Tech. Rep.
   Salay R, 2018, Arxiv, DOI arXiv:1808.01614
   Sekhon J, 2019, 2019 IEEE/ACM 41ST INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING: NEW IDEAS AND EMERGING RESULTS (ICSE-NIER 2019), P85, DOI 10.1109/ICSE-NIER.2019.00030
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sun WD, 2022, LECT NOTES COMPUT SC, V13649, P3, DOI 10.1007/978-3-031-21213-0_1
   Sun Weidi, 2021, P 31 INT JOINT C NEU
   Sun YC, 2019, Arxiv, DOI arXiv:1803.04792
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   van Tilborg H.C.A., 2011, Encyclopedia of Cryptography and Security, P648, DOI 10.1007/978-1-4419-5906-51038
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Xie XF, 2019, PROCEEDINGS OF THE 28TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS (ISSTA '19), P146, DOI 10.1145/3293882.3330579
   Zhang L, 2011, IEEE T IMAGE PROCESS, V20, P2378, DOI 10.1109/TIP.2011.2109730
   Zhang R, 2018, PROC CVPR IEEE, P586, DOI 10.1109/CVPR.2018.00068
NR 36
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 102999
DI 10.1016/j.sysarc.2023.102999
EA OCT 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FY5J5
UT WOS:001149424000001
DA 2024-07-18
ER

PT J
AU Shen, XY
   Luo, X
   Yuan, F
   Wang, BC
   Chen, YE
   Tang, DH
   Gao, L
AF Shen, Xiaoying
   Luo, Xue
   Yuan, Feng
   Wang, Baocang
   Chen, Yange
   Tang, Dianhua
   Gao, Le
TI Privacy-preserving multi-party deep learning based on homomorphic proxy
   re-encryption
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Deep learning; Collusion attacks; Homomorphic encryption; Double servers
ID SECURE
AB Deep learning is an important branch of artificial intelligence. However, the first task of deep learning is to collect data, which will seriously threaten user data privacy. The existing dual server privacy-preserving deep learning schemes operate under the assumption that two semi-honest servers will not collude, but this security assumption may be too robust. This paper proposes a privacy-preserving multiparty deep learning scheme based on a homomorphic proxy re-encryption scheme, which can resist collusion between the semi-honest servers. Introducing a fog node with high response and low latency characteristics as a proxy and leveraging a one-way homomorphic proxy re-encryption scheme to convert the user-end ciphertext to server-end ciphertext reduces the possibility of privacy leakage due to cooperation between two servers or participants and servers. To avoid a rise in the rounds of interaction caused by the increase in the number of participants, a multi-party random numbers aggregation method is proposed based on verifiable secret sharing. Ensuring the sensitive data remains undisclosed while enhancing the global model's precision. Theoretical analysis and experimental evaluation have both demonstrated that this privacy-preserving deep learning scheme is equipped to handle multiple keys, resist collusion attacks, and achieve higher accuracy.
C1 [Shen, Xiaoying; Wang, Baocang] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China.
   [Luo, Xue] Baidu Technol Co Ltd, Beijing 100000, Peoples R China.
   [Yuan, Feng] Acad CASIC 2, Inst 706, Beijing 100854, Peoples R China.
   [Chen, Yange] Xuchang Univ, Sch Informat Engn, Xuchang 461000, Peoples R China.
   [Tang, Dianhua] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Gao, Le] Wuyi Univ, Fac Intelligent Mfg, Jiangmen 529020, Peoples R China.
C3 Xidian University; Xuchang University; University of Electronic Science
   & Technology of China; Wuyi University
RP Wang, BC (corresponding author), Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China.
EM bcwang79@aliyun.com
FU National Natural Science Foundation of China [62302353, 62272362,
   U19B2021]; Fundamental Research Funds for the Central Universities,
   China [XJS220122]; Natural Science Foundation of Henan Province, China
   [232300421392]; Science and Technology on Communication Security
   Laboratory Foundation [61421030202012103]
FX <B>Acknowledgments</B> This work was supported in part by the National
   Natural Science Foundation of China (Grant Nos. 62302353, 62272362,
   U19B2021) , the Fundamental Research Funds for the Central Universities,
   China (XJS220122) , the Natural Science Foundation of Henan Province,
   China (232300421392) , Science and Technology on Communication Security
   Laboratory Foundation (61421030202012103) .
CR Tran AT, 2021, NEUROCOMPUTING, V422, P245, DOI 10.1016/j.neucom.2020.10.014
   Bansal A, 2011, NEURAL COMPUT APPL, V20, P143, DOI 10.1007/s00521-010-0346-z
   Beaulieu-Jones BK, 2019, CIRC-CARDIOVASC QUAL, V12, DOI 10.1161/CIRCOUTCOMES.118.005122
   Blaze M, 1998, LECT NOTES COMPUT SC, V1403, P127, DOI 10.1007/BFb0054122
   Boneh D, 2003, LECT NOTES COMPUT SC, V2656, P416
   Chaudhuri K., 2008, Advances in neural information processing systems, P289
   Chen YG, 2022, IEEE SYST J, V16, P2032, DOI 10.1109/JSYST.2021.3078637
   Chen YG, 2021, NEURAL COMPUT APPL, V33, P4677, DOI 10.1007/s00521-020-05426-0
   Dean J., 2012, ADV NEURAL INFORM PR, P1223
   Gong MG, 2020, NEURAL NETWORKS, V121, P484, DOI 10.1016/j.neunet.2019.10.001
   Juvekar C, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P1651
   Kanagavelu R, 2020, 2020 20TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2020), P410, DOI 10.1109/CCGrid49817.2020.00-52
   Lee J, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P1656, DOI 10.1145/3219819.3220076
   Li T, 2021, IEEE T DEPEND SECURE, V18, P2969, DOI 10.1109/TDSC.2020.2971598
   Libert B, 2011, IEEE T INFORM THEORY, V57, P1786, DOI 10.1109/TIT.2011.2104470
   Ma X, 2020, J NETW COMPUT APPL, V167, DOI 10.1016/j.jnca.2020.102754
   Ma X, 2018, INFORM SCIENCES, V459, P103, DOI 10.1016/j.ins.2018.05.005
   Melis L, 2019, P IEEE S SECUR PRIV, P691, DOI 10.1109/SP.2019.00029
   PEDERSEN TP, 1992, LECT NOTES COMPUT SC, V576, P129
   POLLARD JM, 1978, MATH COMPUT, V32, P918, DOI 10.2307/2006496
   Ruder S, 2017, Arxiv, DOI arXiv:1609.04747
   Shokri R, 2015, ANN ALLERTON CONF, P909, DOI 10.1109/ALLERTON.2015.7447103
   Tang FY, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8040411
   Wang LX, 2020, Arxiv, DOI arXiv:1910.13659
   Xu GW, 2020, IEEE T INF FOREN SEC, V15, P911, DOI 10.1109/TIFS.2019.2929409
   Zhang T, 2017, IEEE T INF FOREN SEC, V12, P172, DOI 10.1109/TIFS.2016.2607691
   Zhang XY, 2020, IEEE T IND INFORM, V16, P2081, DOI 10.1109/TII.2019.2941244
   Zhang XY, 2017, INT CON DISTR COMP S, P1442, DOI 10.1109/ICDCS.2017.215
   Zhu LG, 2019, ADV NEUR IN, V32
NR 29
TC 1
Z9 1
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 102983
DI 10.1016/j.sysarc.2023.102983
EA SEP 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA U6SB1
UT WOS:001086071400001
DA 2024-07-18
ER

PT J
AU Zhang, Y
   Xiong, L
   Li, FG
   Niu, XH
   Wu, HZ
AF Zhang, Yin
   Xiong, Ling
   Li, Fagen
   Niu, Xianhua
   Wu, Hanzhou
TI A blockchain-based privacy-preserving auditable authentication scheme
   with hierarchical access control for mobile cloud computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Privacy; Authentication; Access control; Auditability
ID CONTROL FRAMEWORK; INTERNET
AB Blockchain-based authentication mode, a fundamental solution to prevent unauthorized access behavior, gradually becomes a focus in future distributed mobile cloud computing (MCC) services. However, due to the transparent and immutable characteristics of blockchain, users' access behaviors are facing huge security and privacy threats. Storing the encrypted data on chain is an effective way to address these issues, but access permission confirmation and update in the form of ciphertext is the main bottleneck. To this end, this paper proposes a blockchain-based unified authentication and hierarchical access control scheme for the MCC environment, which provides both privacy protection and auditability. In the proposed scheme, users can access multiple MCC services with different access permissions using a single credential. To protect the privacy of both users and service providers, while still supporting auditability, the data on the public ledger is blinded using Pedersen commitments. Besides, the proposed scheme provides flexible dynamic updating in encrypted form. Theoretical analysis indicates that the proposed scheme can meet various security and privacy requirements in the MCC environment. Compared with related schemes, it has better communication efficiency. Therefore, the proposed scheme is more suitable for the actual MCC environment.
C1 [Zhang, Yin; Xiong, Ling; Niu, Xianhua] Xihua Univ, Sch Comp & Software Engn, Chengdu 610039, Peoples R China.
   [Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Wu, Hanzhou] Shanghai Univ, Sch Commun & Informat Engn, Shanghai 200444, Peoples R China.
C3 Xihua University; University of Electronic Science & Technology of
   China; Shanghai University
RP Xiong, L (corresponding author), Xihua Univ, Sch Comp & Software Engn, Chengdu 610039, Peoples R China.
EM zhang_yin218@163.com; lingdonghua99@163.com; fagenli@uestc.edu.cn;
   xhniu@uestc.edu.cn; h.wu.phd@ieee.org
RI Wu, Hanzhou/AAL-3361-2021
OI Wu, Hanzhou/0000-0002-1599-7232
FU Science and Technology Fund of Sichuan Province [2022NSFSC0556];
   National Natural Science Foundation of China [62202390, 62171387];
   Opening Project of Intelligent Policing Key Laboratory of Sichuan
   Province [ZNJW2023KFQN001]
FX Acknowledgments This research was supported by Science and Technology
   Fund of Sichuan Province (No. 2022NSFSC0556) , National Natural Science
   Foundation of China (No. 62202390 and 62171387) and the Opening Project
   of Intelligent Policing Key Laboratory of Sichuan Province (No.
   ZNJW2023KFQN001) . We thank all the anonymous reviewers who generously
   contributed their time and efforts. Their professional recommendations
   have greatly enhanced the quality of the manuscript.
CR Ali G, 2019, COMPUT SECUR, V86, P318, DOI 10.1016/j.cose.2019.06.010
   Alizadeh M, 2016, J NETW COMPUT APPL, V61, P59, DOI 10.1016/j.jnca.2015.10.005
   [Anonymous], 2012, 32 INT C DISTR COMP, DOI DOI 10.1109/ICDCSW.2012.23
   Ben-Sasson E, 2014, P IEEE S SECUR PRIV, P459, DOI 10.1109/SP.2014.36
   Brook J.-M, 2022, TOP THREATS CLOUD CO
   Camenisch J., 1998, THESIS
   Chhikara D, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102714
   Duan L, 2023, J SYST ARCHITECT, V140, DOI 10.1016/j.sysarc.2023.102897
   Esposito C, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2020.102468
   FIAT A, 1987, LECT NOTES COMPUT SC, V263, P186, DOI 10.1007/3-540-47721-7_12
   Gai Keke, 2022, ACM Transactions on Internet Technology (TOIT)
   Han DZ, 2022, IEEE T IND INFORM, V18, P3530, DOI 10.1109/TII.2021.3114621
   HARN L, 1992, IEE PROC-E, V139, P139, DOI 10.1049/ip-e.1992.0022
   Le T, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP 2018), P57, DOI 10.1109/SMARTCOMP.2018.00074
   Olakanmi OO, 2021, COMPUT SECUR, V108, DOI 10.1016/j.cose.2021.102369
   Ouaddah A, 2016, SECUR COMMUN NETW, V9, P5943, DOI 10.1002/sec.1748
   Pal S, 2020, IEEE INTERNET THINGS, V7, P2630, DOI 10.1109/JIOT.2019.2952141
   PEDERSEN TP, 1992, LECT NOTES COMPUT SC, V576, P129
   Ren K, 2006, IEEE T VEH TECHNOL, V55, P1373, DOI 10.1109/TVT.2006.877704
   Roy S, 2019, IEEE T IND INFORM, V15, P457, DOI 10.1109/TII.2018.2824815
   Saini A, 2021, IEEE INTERNET THINGS, V8, P5914, DOI 10.1109/JIOT.2020.3032997
   SANDHU RS, 1994, IEEE COMMUN MAG, V32, P40, DOI 10.1109/35.312842
   Shi SY, 2022, SECUR COMMUN NETW, V2022, DOI 10.1155/2022/6735003
   Shreedhar B, 2023, PUBLIC CLOUD MARKET
   Vivekanandan M, 2021, PEER PEER NETW APPL, V14, P1572, DOI 10.1007/s12083-020-01065-3
   Wang WM, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102024
   Wu M., 2021, SECUR COMMUN NETW, V2021
   Wu NN, 2023, FUTURE GENER COMP SY, V141, P186, DOI 10.1016/j.future.2022.11.006
   Xiang XY, 2022, J NETW COMPUT APPL, V207, DOI 10.1016/j.jnca.2022.103512
   Xiang XY, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102417
   Xiong L, 2022, IEEE T CLOUD COMPUT, V10, P2309, DOI 10.1109/TCC.2020.3029878
   Xu RH, 2018, IEEE 2018 INTERNATIONAL CONGRESS ON CYBERMATICS / 2018 IEEE CONFERENCES ON INTERNET OF THINGS, GREEN COMPUTING AND COMMUNICATIONS, CYBER, PHYSICAL AND SOCIAL COMPUTING, SMART DATA, BLOCKCHAIN, COMPUTER AND INFORMATION TECHNOLOGY, P1027, DOI 10.1109/Cybermatics_2018.2018.00191
   Yao X., 2022, P INT C BLOCKCH TECH, P106
   Zhang YY, 2019, IEEE INTERNET THINGS, V6, P1594, DOI 10.1109/JIOT.2018.2847705
   Zhu Y, 2018, P INT COMP SOFTW APP, P535, DOI 10.1109/COMPSAC.2018.00083
NR 35
TC 5
Z9 5
U1 4
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102949
DI 10.1016/j.sysarc.2023.102949
EA JUL 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P6BG0
UT WOS:001051501700001
DA 2024-07-18
ER

PT J
AU Xue, JT
   Luo, SQ
   Deng, QF
   Shi, LJ
   Zhang, XJ
   Wang, HX
AF Xue, Jingting
   Luo, Shuqin
   Deng, Qinfang
   Shi, Lingjie
   Zhang, Xiaojun
   Wang, Huaxiong
TI KA: Keyword-based auditing with frequency hiding and retrieval
   reliability for smart government
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Keyword-based auditing; Smart government; Frequency hiding; Retrieval
   reliability; Bloom filter
ID STORAGE
AB In a keyword-based auditing paradigm, users typically focus on specific parts of a dataset rather than the integrity of the dataset as a whole. However, this approach is subjective and can be exploited by malicious storage servers to analyze audit frequency or reduce backups. This poses a significant risk for government data, where any privacy leakage or corruption could have catastrophic consequences. In this paper, we propose a keyword-based auditing scheme for smart government called KA, which provides both frequency hiding and retrieval reliability. KA leverages a Bloom filter to adjust the false positive rate and audits files based on specified keywords and random files obtained through fuzzy matching. To obtain privacy-preserving fuzzy matching, KA constructs an index table embedded with update times to retrieve a wide range of files to be audited. This approach is secure against replay attacks and supports index table updates through structure iteration instead of recalculation. Additionally, KA uses a relation matrix to detect all challenged storage nodes and ensure honest storage proof. KA provides storage robustness, privacy protection of hidden frequencies, Data security and retrieval reliability. Furthermore, It reduces audit computation overhead by 32.6% compared to probabilistic public auditing.
C1 [Xue, Jingting; Luo, Shuqin; Deng, Qinfang; Shi, Lingjie; Zhang, Xiaojun] Southwest Petr Univ, Res Ctr Cyber Secur, Sch Comp Sci, Chengdu 610500, Peoples R China.
   [Wang, Huaxiong] Nanyang Technol Univ, Sch Phys & Math Sci, Singapore 639798, Singapore.
C3 Southwest Petroleum University; Nanyang Technological University
RP Xue, JT (corresponding author), Southwest Petr Univ, Res Ctr Cyber Secur, Sch Comp Sci, Chengdu 610500, Peoples R China.
EM jtxue@swpu.edu.cn
OI Luo, Shuqin/0000-0001-5247-0344
FU Natural Science Starting Project of SWPU, China [2021QHZ017]; Natural
   Science Foun-dation of Sichuan Province, China [2023NSFSC1398]; National
   Natural Science Foundation of China [61902327]; Chengdu Key R&D project,
   China [2021-YF05-00965-SN]; SWPU, China Graduate Teaching and Research
   Reform Project [JY20ZD06]
FX Acknowledgments This work was supported the Natural Science Starting
   Project of SWPU, China [grant number 2021QHZ017] ; the Natural Science
   Foun-dation of Sichuan Province, China [grant number 2023NSFSC1398] ;
   the National Natural Science Foundation of China [grant number 61902327]
   ; the Chengdu Key R&D project, China [grant number 2021-YF05-00965-SN] ;
   the SWPU, China Graduate Teaching and Research Reform Project [grant
   number JY20ZD06] .
CR [Anonymous], 2010, P INFOCOM, DOI DOI 10.1109/INFCOM.2010.5462196
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Bellare M., 1999, Report 1999/024, P24
   Bringer J, 2009, IEEE ICC, P768
   Cachin C., 2016, P WORKSH DISTR CRYPT, V310, P1, DOI DOI 10.4230/LIPICS.OPODIS.2016.24
   Chen CL, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102677
   Gao X, 2022, IEEE T DEPEND SECURE, V19, P3774, DOI 10.1109/TDSC.2021.3106780
   Ge XR, 2018, IEEE ACCESS, V6, P45725, DOI 10.1109/ACCESS.2018.2866031
   Gervais A., 2014, P 30 ANN COMP SEC AP, P326
   Jin H, 2023, IEEE T SERV COMPUT, V16, P1039, DOI 10.1109/TSC.2022.3152849
   Jiyi Wu, 2010, 2010 International Conference on Intelligent Computing and Cognitive Informatics (ICICCI 2010), P380, DOI 10.1109/ICICCI.2010.119
   Juels A, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P584
   Kiss SZ, 2021, IEEE T NETW SERV MAN, V18, P2334, DOI 10.1109/TNSM.2021.3059075
   Li SY, 2021, IEEE T INF FOREN SEC, V16, P2564, DOI 10.1109/TIFS.2021.3059270
   Li XH, 2023, IEEE T SERV COMPUT, V16, P698, DOI 10.1109/TSC.2021.3140092
   Liu Q, 2022, IEEE T SERV COMPUT, V15, P1799, DOI 10.1109/TSC.2020.3020688
   Liu XQ, 2021, IEEE T PARALL DISTR, V32, P561, DOI 10.1109/TPDS.2020.3027003
   Lynn B, 2006, PBC LIB MANUAL 05 11
   Mellouli S., 2014, Information Polity, V19, P1, DOI DOI 10.3233/IP-140334
   Merkle R.C, 1979, SECRECY AUTHENTICATI, P1
   Miao YB, 2022, IEEE T CLOUD COMPUT, V10, P835, DOI 10.1109/TCC.2020.2989296
   Miao Y, 2022, IEEE T INF FOREN SEC, V17, P3663, DOI 10.1109/TIFS.2022.3211642
   Muanalifah A, 2022, COMMUN ALGEBRA, V50, P861, DOI 10.1080/00927872.2021.1975125
   Nan XF, 2010, IEEE INT C BIOINFORM, P520, DOI 10.1109/BIBM.2010.5706621
   Pan XY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102075
   Perard D, 2018, IEEE 2018 INTERNATIONAL CONGRESS ON CYBERMATICS / 2018 IEEE CONFERENCES ON INTERNET OF THINGS, GREEN COMPUTING AND COMMUNICATIONS, CYBER, PHYSICAL AND SOCIAL COMPUTING, SMART DATA, BLOCKCHAIN, COMPUTER AND INFORMATION TECHNOLOGY, P1622, DOI 10.1109/Cybermatics_2018.2018.00271
   Qu Y, 2021, PERSONALIZED PRIVACY, DOI [10.1007/978-981-16-3750-6, DOI 10.1007/978-981-16-3750-6]
   Rashmi KV, 2011, IEEE INT SYMP INFO, P1235, DOI 10.1109/ISIT.2011.6033732
   Shen WT, 2021, IEEE T CLOUD COMPUT, V9, P1408, DOI 10.1109/TCC.2019.2921553
   Sun Y, 2020, IEEE T INF FOREN SEC, V15, P3295, DOI 10.1109/TIFS.2020.2986879
   Takami G, 2022, IEICE T FUND ELECTR, VE105A, P289, DOI 10.1587/transfun.2021CIP0016
   Tong QY, 2023, IEEE T KNOWL DATA EN, V35, P5386, DOI 10.1109/TKDE.2022.3152033
   Wang C, 2013, IEEE T COMPUT, V62, P362, DOI 10.1109/TC.2011.245
   Wang Q, 2009, LECT NOTES COMPUT SC, V5789, P355, DOI 10.1007/978-3-642-04444-1_22
   Wang Q, 2018, IEEE T DEPEND SECURE, V15, P496, DOI 10.1109/TDSC.2016.2593444
   Xu SW, 2022, FUTURE GENER COMP SY, V128, P490, DOI 10.1016/j.future.2021.09.034
   Xu YL, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102558
   Xue JT, 2022, COMM COM INF SC, V1726, P48, DOI 10.1007/978-981-19-8445-7_4
   Xue JT, 2019, FUTURE GENER COMP SY, V99, P106, DOI 10.1016/j.future.2019.04.022
   Xue JT, 2019, SCI CHINA INFORM SCI, V62, DOI 10.1007/s11432-018-9462-0
   Yang K, 2012, WORLD WIDE WEB, V15, P409, DOI 10.1007/s11280-011-0138-0
   Yoosuf MS, 2021, J AMB INTEL HUM COMP, DOI 10.1007/s12652-021-03321-7
   Zheng WY, 2021, IEEE T IND INFORM, V17, P4238, DOI 10.1109/TII.2020.2991204
   Zhong H, 2020, J NETW COMPUT APPL, V149, DOI 10.1016/j.jnca.2019.102469
   Zhou L, 2022, IEEE T DEPEND SECURE, V19, P1118, DOI 10.1109/TDSC.2020.3013927
NR 45
TC 2
Z9 2
U1 4
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102856
DI 10.1016/j.sysarc.2023.102856
EA MAR 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA A7WL0
UT WOS:000957183900001
DA 2024-07-18
ER

PT J
AU Satka, Z
   Ashjaei, M
   Fotouhi, H
   Daneshtalab, M
   Sjödin, M
   Mubeen, S
AF Satka, Zenepe
   Ashjaei, Mohammad
   Fotouhi, Hossein
   Daneshtalab, Masoud
   Sjodin, Mikael
   Mubeen, Saad
TI A comprehensive systematic review of integration of time sensitive
   networking and 5G communication
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Time-sensitive networking; TSN; 5G; URLLC; Industry 4; 0
ID LOW-LATENCY; CLOCK SYNCHRONIZATION; TSN; PERFORMANCE; FUTURE;
   REQUIREMENTS; RELIABILITY; MANAGEMENT; INTERNET; IOT
AB Many industrial real-time applications in various domains, e.g., automotive, industrial automation, industrial IoT, and industry 4.0, require ultra-low end-to-end network latency, often in the order of 10 milliseconds or less. The IEEE 802.1 time-sensitive networking (TSN) is a set of standards that supports the required low-latency wired communication with ultra-low jitter. The flexibility of such a wired connection can be increased if it is integrated with a mobile wireless network. The fifth generation of cellular networks (5G) is capable of supporting the required levels of network latency with the Ultra-Reliable Low Latency Communication (URLLC) service. To fully utilize the potential of these two technologies (TSN and 5G) in industrial applications, seamless integration of the TSN wired-based network with the 5G wireless-based network is needed. In this article, we provide a comprehensive and well-structured snapshot of the existing research on TSN-5G integration. In this regard, we present the planning, execution, and analysis results of the systematic review. We also identify the trends, technical characteristics, and potential gaps in the state of the art, thus highlighting future research directions in the integration of TSN and 5G communication technologies. We notice that 73% of the primary studies address the time synchronization in the integration of TSN and 5G technologies, introducing approaches with an accuracy starting from the levels of hundred nanoseconds to one microsecond. Majority of primary studies aim at optimizing communication latency in their approach, which is a key quality attribute in automotive and industrial automation applications today.
C1 [Satka, Zenepe; Ashjaei, Mohammad; Fotouhi, Hossein; Daneshtalab, Masoud; Sjodin, Mikael; Mubeen, Saad] Malardalen Univ, Vasteras, Sweden.
C3 Malardalen University
RP Satka, Z (corresponding author), Malardalen Univ, Vasteras, Sweden.
EM zenepe.satka@mdu.se
RI Satka, Zenepe/ACR-7411-2022; Fotouhi, Hossein/GSD-3285-2022
OI Fotouhi, Hossein/0000-0001-5590-0784; Satka, Zenepe/0000-0002-6621-2423
FU Swedish Governmental Agency for Innovation Systems (VINNOVA); Swedish
   Knowledge Foundation
FX The work in this paper is supported by the Swedish Governmental Agency
   for Innovation Systems (VINNOVA) via the PROVIDENT, DESTINE, and
   INTERCONNECT projects, and the Swedish Knowledge Foundation via the DPAC
   and HERO projects. We would like to thank all our industrial partners,
   especially Arcticus Systems, HIAB, and Volvo Construction Equipment.
CR 3GPP, 2019, TR 23734V1610 3GPP
   5G Alliance for Connected Industries and Automation (5G- ACIA), 2019, CISC VIS NETW IND GL
   5G Infrastructure Association, 2021, European Vision for the 6G Network Ecosystem, Version 1.0, DOI DOI 10.5281/ZENODO.5007671
   5G Smart Project, 2019, CISC VIS NETW IND GL
   Abreu RB, 2020, IEEE ACCESS, V8, P128106, DOI 10.1109/ACCESS.2020.3008598
   Ahmed Khan M., 2022, ACM Comput. Surv. (CSUR), V55, P1, DOI [10.1145/3485767, DOI 10.1145/3485767]
   Ai BB, 2020, P IEEE, V108, P856, DOI 10.1109/JPROC.2020.2988595
   Aijaz A, 2019, P IEEE, V107, P414, DOI 10.1109/JPROC.2018.2878265
   Alvarez I, 2022, IEEE INT C EMERG, DOI 10.1109/ETFA52439.2022.9921518
   Alzahrani B, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101779
   Andrews JG, 2014, IEEE J SEL AREA COMM, V32, P1065, DOI 10.1109/JSAC.2014.2328098
   [Anonymous], 2020, 3GPP TS 38331
   [Anonymous], 2018, IEEE Std 802.1Qcc-2018
   [Anonymous], 2019, 3GPP TR 22832
   [Anonymous], 2007, 8021QTM2006 IEEE, P1, DOI [10.1109/IEEESTD.2007.380667, DOI 10.1109/IEEESTD.2007.380667]
   [Anonymous], 2020, 3GPP TS 33501
   [Anonymous], 2020, 3GPP TS 23501
   Ansari J, 2022, UEEE INT SYM PERS IN, P1419, DOI 10.1109/PIMRC54779.2022.9977496
   Ashjaei M, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102037
   Ashjaei M, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102137
   Atiq MK, 2022, IEEE OPEN J IND ELEC, V3, P14, DOI 10.1109/OJIES.2021.3135524
   Bakhshi Zeinab, 2019, ACM SIGBED Review, V16, P14, DOI 10.1145/3378408.3378410
   Bennis M, 2018, P IEEE, V106, P1834, DOI 10.1109/JPROC.2018.2867029
   Bhattacharjee S, 2021, IEEE ACCESS, V9, P62788, DOI 10.1109/ACCESS.2021.3074802
   Bhattacharjee S, 2020, IEEE ICC, DOI 10.1109/icc40277.2020.9149161
   Bjorklund M., 2016, The YANG 1.1 Data Modeling Language, DOI DOI 10.17487/RFC7950
   Bjorklund M., 2017, RFC 8040
   Blanc G, 2019, 13TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY (ARES 2018), DOI 10.1145/3230833.3233251
   Boles C., 2020, SHAPING FUTURE POWER
   Brereton P, 2007, J SYST SOFTWARE, V80, P571, DOI 10.1016/j.jss.2006.07.009
   Briscoe B, 2016, IEEE COMMUN SURV TUT, V18, P2149, DOI 10.1109/COMST.2014.2375213
   Brown G., 2019, ULTRA RELIABLE LOW L
   Cavalcanti D., 2020, WIRELESS TSN DEFINIT
   Cavalcanti D, 2019, P IEEE, V107, P1132, DOI 10.1109/JPROC.2019.2903414
   Cavazos J., 2022, 5G ENABLING PRIVATE
   Charmaz K., 2007, Blackwell Encyclopaedia of Sociology Online, DOI [DOI 10.1002/9781405165518.WBEOSG070, DOI 10.1002/9781405165518.WBEOSG070.PUB2]
   Chen YL, 2022, ADV INF TECHNOL ELEC, P1309, DOI 10.1109/IAEAC54830.2022.9929661
   Chettri Lalit, 2020, Advances in Communication, Devices and Networking. Proceedings of ICCDN 2019. Lecture Notes in Electrical Engineering (LNEE 662), P67, DOI 10.1007/978-981-15-4932-8_9
   Chinchilla-Romero L, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22010229
   Ciccozzi F, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3485008
   COHEN J, 1960, EDUC PSYCHOL MEAS, V20, P37, DOI 10.1177/001316446002000104
   Comcores, 2020, CISC VIS NETW IND GL
   Craciunas S. S., 2017, P REAL TIM SUMM SCH
   Cruzes DS, 2011, INT SYMP EMP SOFTWAR, P275, DOI 10.1109/ESEM.2011.36
   Deng LB, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102586
   Deng LB, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3487330
   Ding P, 2022, IEEE INT SYM BROADB, DOI 10.1109/BMSB55706.2022.9828687
   Enns R., 2016, RFC 6241
   Ericsson Blog, 2020, THIS IS KEY MOB ROB
   Fabbri S, 2016, PROCEEDINGS OF THE 20TH INTERNATIONAL CONFERENCE ON EVALUATION AND ASSESSMENT IN SOFTWARE ENGINEERING 2016 (EASE '16), DOI 10.1145/2915970.2916013
   Farkas J., 2019, Ericsson technology review, V96.7, P45
   Feng DQ, 2021, SCI CHINA INFORM SCI, V64, DOI 10.1007/s11432-020-2852-1
   Feng ZW, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102381
   FLEISS JL, 1971, PSYCHOL BULL, V76, P378, DOI 10.1037/h0031619
   Foster N, 2020, ACM SIGCOMM COMP COM, V50, P82, DOI 10.1145/3431832.3431842
   Garbugli A, 2022, IEEE ICC, P5023, DOI 10.1109/ICC45855.2022.9839193
   Garousi V, 2019, INFORM SOFTWARE TECH, V106, P101, DOI 10.1016/j.infsof.2018.09.006
   Gebert J, 2020, EUR CONF NETW COMMUN, P160, DOI [10.1109/EuCNC48522.2020.9200911, 10.1109/eucnc48522.2020.9200911]
   Genc E, 2019, 2019 15TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS), DOI 10.1109/wfcs.2019.8757992
   Ghosh A, 2019, IEEE ACCESS, V7, P127639, DOI 10.1109/ACCESS.2019.2939938
   Ginthör D, 2021, 17TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS 2021 (WFCS 2021), P115, DOI 10.1109/WFCS46889.2021.9483589
   Ginthör D, 2020, IEEE INT C EMERG, P222, DOI 10.1109/ETFA46521.2020.9212049
   Ginthor David, 2019, 2019 IEEE International Conference on Industrial Internet (ICII). Proceedings, P190, DOI 10.1109/ICII.2019.00044
   Godor Istvan, 2020, IEEE Communications Standards Magazine, V4, P14, DOI 10.1109/MCOMSTD.001.2000010
   Gundall M, 2020, IEEE IND ELEC, P3823, DOI [10.1109/IECON43393.2020.9254296, 10.1109/iecon43393.2020.9254296]
   Gupta V., 2014, Convergence Estimates in Approximation Theory
   Guti‚rrez CS, 2018, Arxiv, DOI arXiv:1804.07643
   Hamidi-Sepehr Fatemeh, 2021, IEEE Communications Standards Magazine, V5, P132, DOI 10.1109/MCOMSTD.001.2000035
   He YF, 2013, J SYST ARCHITECT, V59, P878, DOI 10.1016/j.sysarc.2013.04.005
   Hua Zhang, 2021, 2021 2nd Information Communication Technologies Conference (ICTC), P288, DOI 10.1109/ICTC51749.2021.9441589
   Huang JY, 2022, INT WIREL COMMUN, P7, DOI 10.1109/IWCMC55113.2022.9825113
   IEEE, 2008, IEEE Std 1588-2019, P1
   Islam MM, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101961
   Jerichow A., 2020, J ICT STAND, V8
   Jiang H., 2019, CHANNEL MODELING 5G, Vfirst
   Jun S, 2020, ETRI J, V42, P724, DOI 10.4218/etrij.2020-0200
   Kafi MA, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3064004
   Kaloxylos A., 2017, PCI 2017 ASS COMP MA, DOI [10.1145/3139367.3139392, DOI 10.1145/3139367.3139392]
   Katsube Y, 1997, P IEEE, V85, P1998, DOI 10.1109/5.650181
   Kehl P, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11111666
   Kero N, 2019, P IEEE, V107, P1011, DOI 10.1109/JPROC.2019.2915972
   Khoshnevisan M, 2019, IEEE J SEL AREA COMM, V37, P947, DOI 10.1109/JSAC.2019.2898744
   King D, 2020, INT CONF NETW SER, DOI 10.23919/cnsm50824.2020.9269125
   Kitchenham B, 2013, INFORM SOFTWARE TECH, V55, P2049, DOI 10.1016/j.infsof.2013.07.010
   Kostrzewa A, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102208
   Kyriakakis E, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101744
   Larrañaga A, 2020, IEEE INT C EMERG, P1111, DOI 10.1109/ETFA46521.2020.9212141
   Lei W., 2021, CELL METAB, P515, DOI [10.1007/978-3-030-73703-09, DOI 10.1007/978-3-030-73703-09]
   Li HX, 2021, IEEE ACCESS, V9, P117542, DOI 10.1109/ACCESS.2021.3107203
   Li X., 2022, CHEM MATER, P128
   Li YJ, 2020, 2020 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (EDGE 2020), P54, DOI 10.1109/EDGE50951.2020.00016
   Liu Y, 2020, IEEE T COMMUN, V68, P2992, DOI 10.1109/TCOMM.2020.2976062
   Lo Bello L, 2019, P IEEE, V107, P1094, DOI 10.1109/JPROC.2019.2905334
   Louvel M, 2013, J SYST ARCHITECT, V59, P121, DOI 10.1016/j.sysarc.2013.01.003
   Lu RX, 2020, P IEEE, V108, P373, DOI 10.1109/JPROC.2019.2948302
   Luque-Schempp F, 2022, IEEE NETWORK, V36, P50, DOI 10.1109/MNET.006.2100442
   Mahmood A, 2019, IEEE COMMUN MAG, V57, P45, DOI 10.1109/MCOM.001.1900379
   Manderscheid M, 2018, J SYST ARCHITECT, V88, P23, DOI 10.1016/j.sysarc.2018.05.004
   Mannweiler C., 2019, P MOBILE COMMUNICATI, P1
   Martenvormfelde L, 2020, IEEE INT C EMERG, P1103, DOI 10.1109/ETFA46521.2020.9211877
   Math S, 2020, SECUR COMMUN NETW, V2020, DOI 10.1155/2020/8881640
   McHugh ML, 2012, BIOCHEM MEDICA, V22, P276, DOI 10.11613/bm.2012.031
   Michel O, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3447868
   Mubeen S, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102159
   Mubeen S, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10093125
   Mubeen S, 2018, IEEE ACCESS, V6, P30184, DOI 10.1109/ACCESS.2017.2744677
   Nasrallah A, 2019, IEEE COMMUN SURV TUT, V21, P88, DOI 10.1109/COMST.2018.2869350
   Navarro-Ortiz J, 2020, IEEE COMMUN SURV TUT, V22, P905, DOI 10.1109/COMST.2020.2971781
   Neumann Arne., 2018, 2018 14th IEEE International Workshop on Factory Communication Systems (WFCS), P1, DOI [10.1109/WFCS.2018.8402373, DOI 10.1109/WFCS.2018.8402373]
   Ni YZ, 2020, P IEEE, V108, P324, DOI 10.1109/JPROC.2019.2950349
   Nikhileswar Kota, 2022, 2022 IEEE International Conference on Industrial Technology (ICIT), P1, DOI 10.1109/ICIT48603.2022.10002741
   Nikhileswar K., 2022, 2022 IEEE 27 INT C E, V27, P1
   Nwakanma CI, 2020, I C INF COMM TECH CO, P403, DOI 10.1109/ICTC49870.2020.9289520
   Nwogu OA, 2021, 2021 31ST INTERNATIONAL TELECOMMUNICATION NETWORKS AND APPLICATIONS CONFERENCE (ITNAC), P113, DOI 10.1109/ITNAC53136.2021.9652162
   Ohms J, 2020, 2020 8TH INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS AND MOBILE COMMUNICATIONS (WINCOM 2020), P17
   Ojewale MA, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102079
   Parvez I, 2018, IEEE COMMUN SURV TUT, V20, P3098, DOI 10.1109/COMST.2018.2841349
   Patel D., 2021, P IEEE INT S PREC CL, P1, DOI 10.1109/ISPCS49990
   Peng GY, 2022, IEEE COMMUN MAG, V60, P36, DOI 10.1109/MCOM.001.2101073
   Petersen K., 2008, 12 INT C EVALUATION, DOI [10.14236/ewic/EASE2008.8, DOI 10.14236/EWIC/EASE2008.8]
   Petre R., 2021, TESTING TIME SENSITI
   Prados-Garzon J, 2023, IEEE T MOBILE COMPUT, V22, P1672, DOI 10.1109/TMC.2021.3099979
   Prados-Garzon J, 2021, IEEE NETWORK, V35, P144, DOI 10.1109/MNET.011.2000402
   Prinz F, 2018, PROC CIRP, V72, P910, DOI 10.1016/j.procir.2018.03.174
   Ray JK, 2020, PROCEEDINGS OF THE 2020 5TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND SECURITY (ICCCS-2020), DOI 10.1109/icccs49678.2020.9277016
   Recse Akos, 2020, ACM P 10 INT C INT, P8, DOI [10.1145/3410992.3411015, DOI 10.1145/3410992.3411015]
   Redwine S. T.  Jr., 1985, Proceedings of the 8th International Conference on Software Engineering (Cat. No.85CH2139-4), P189
   Rost Peter M., 2022, IEEE Communications Standards Magazine, V6, P51, DOI 10.1109/MCOMSTD.0001.2000013
   Samii Soheil, 2018, IEEE Communications Standards Magazine, V2, P62, DOI 10.1109/MCOMSTD.2018.1700079
   Sanaei Z, 2014, IEEE COMMUN SURV TUT, V16, P369, DOI 10.1109/SURV.2013.050113.00090
   Satka Z, 2022, IEEE INT CONF EMBED, P220, DOI 10.1109/RTCSA55878.2022.00030
   Satka Zenepe., 2022, 2022 IEEE 18th International Conference on Factory Communication Systems (WFCS), P1
   Scanzio S, 2021, COMPUT IND, V125, DOI 10.1016/j.compind.2020.103388
   Schüngel M, 2021, 17TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS 2021 (WFCS 2021), P67, DOI 10.1109/WFCS46889.2021.9483592
   Schüngel M, 2020, IEEE INT C EMERG, P286, DOI 10.1109/ETFA46521.2020.9211936
   Schüngel M, 2020, IEEE INT C EMERG, P198, DOI 10.1109/ETFA46521.2020.9212068
   Schüngel M, 2021, IEEE INT CONF INDUST, P1007, DOI 10.1109/ICIT46573.2021.9453490
   Seijo O, 2022, IEEE IND ELECTRON M, V16, P35, DOI 10.1109/MIE.2021.3078071
   Sethi R, 2022, IEEE OPEN J VEH TECH, V3, P399, DOI 10.1109/OJVT.2022.3205014
   Shepard J., 2022, WHEN WILL 5G ENT IND
   Shi H, 2021, INT BLACK SEA CONF, P19, DOI 10.1109/BlackSeaCom52164.2021.9527833
   Shibata N, 2021, J LIGHTWAVE TECHNOL, V39, P5336, DOI 10.1109/JLT.2021.3094877
   Shibata N, 2020, 2020 EUROPEAN CONFERENCE ON OPTICAL COMMUNICATIONS (ECOC), DOI 10.1109/ECOC48923.2020.9333324
   Song F, 2021, IEEE NETWORK, V35, P64, DOI [10.1109/MNET.011.2000613, 10.1109/MNET.2021.9454596]
   Song J, 2021, 2021 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING (EMNLP 2021), P1
   Striffler T, 2021, IEEE INTL CONF IND I, DOI 10.1109/INDIN45523.2021.9557468
   Striffler T, 2019, 2019 IEEE 2ND 5G WORLD FORUM (5GWF), P547, DOI [10.1109/5gwf.2019.8911720, 10.1109/5GWF.2019.8911720]
   Thi MT, 2022, IEEE VTS VEH TECHNOL, DOI 10.1109/VTC2022-Fall57202.2022.10012852
   Thomesse JP, 1999, CONTROL ENG PRACT, V7, P81, DOI 10.1016/S0967-0661(98)00140-3
   Wang D, 2020, 2020 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (EDGE 2020), P106, DOI 10.1109/EDGE50951.2020.00023
   Wang RK, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102631
   Wang WM, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102024
   Wei XH, 2021, INT J ELECTRON TELEC, V67, P289, DOI 10.24425/ijet.2021.135978
   Wieringa R, 2006, REQUIR ENG, V11, P102, DOI 10.1007/s00766-005-0021-6
   Wohlin C., 2012, Experimentation in Software Engineering
   Wohlin C, 2014, 18 INT C EV ASS SOFT, P1, DOI DOI 10.1145/2601248.2601268
   Wollschlaeger M, 2017, IEEE IND ELECTRON M, V11, P17, DOI 10.1109/MIE.2017.2649104
   Won JW, 2021, ICT EXPRESS, V7, P221, DOI 10.1016/j.icte.2020.09.001
   Xu H, 2021, 2021 IEEE 9TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION AND NETWORKS (ICICN 2021), P179, DOI 10.1109/ICICN52636.2021.9674019
   Yang J., 2022, 2022 INT S WIR COMM, P1, DOI [10.1109/ISWCS56560.2022.9940254, DOI 10.1109/ISWCS56560.2022.9940254]
   Yang M, 2020, I C INF COMM TECH CO, P902, DOI 10.1109/ICTC49870.2020.9289303
   Yang TS, 2022, J SYST ARCHITECT, V126, DOI 10.1016/j.sysarc.2022.102478
   Zaidi Z, 2018, IEEE COMMUN SURV TUT, V20, P3220, DOI 10.1109/COMST.2018.2836315
   Zhang YJ, 2021, IEEE GLOB COMM CONF, DOI 10.1109/GLOBECOM46510.2021.9685749
   Zhang YJ, 2022, SCI CHINA INFORM SCI, V65, DOI 10.1007/s11432-020-3344-8
   Zhengqiang Liu, 2021, 2021 International Conference on Wireless Communications and Smart Grid (ICWCSG), P381, DOI 10.1109/ICWCSG53609.2021.00082
   Zichao Chai, 2021, 2021 IEEE 4th International Conference on Electronics and Communication Engineering (ICECE), P141, DOI 10.1109/ICECE54449.2021.9674640
   Zou J., 2019, 45 EUR C OPT COMM EC, P1
   Zou J, 2020, J OPT COMMUN NETW, V12, pD86, DOI 10.1364/JOCN.391033
NR 169
TC 9
Z9 9
U1 12
U2 47
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102852
DI 10.1016/j.sysarc.2023.102852
EA MAR 2023
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA A6GZ0
UT WOS:000956098500001
OA hybrid
DA 2024-07-18
ER

PT J
AU Siddiqui, S
   Hameed, S
   Shah, SA
   Khan, AK
   Aneiba, A
AF Siddiqui, Shahbaz
   Hameed, Sufian
   Shah, Syed Attique
   Khan, Abdul Kareem
   Aneiba, Adel
TI Smart contract-based security architecture for collaborative services in
   municipal smart cities
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; IoT; Multichain; SDN; Smart city; Smart contracts; Smart
   municipal city
ID BIG DATA ANALYTICS; SOFTWARE-DEFINED NETWORKING; BLOCKCHAIN TECHNOLOGY;
   IOT; INTERNET; FRAMEWORK; THINGS; CITY; SDN; CHALLENGES
AB The Internet of Things (IoT) can provide intelligent and effective solutions to various applications with higher accuracy that requires less or no human intervention. Smart Cities are one of the significant applications of the IoT comprising a collection of various services such as intelligent transportation, waste management, smart homes, etc. These heterogeneous services offer a wide range of collaborative applications in smart cities. A smart municipality in a smart city is a concept in which a digital municipal corporation is developed to provide comprehensive local government collaboration services based on digitization and automation aiming towards raising the living standards of citizens. Interoperability between heterogeneous services for collaborative tasks creates challenges for data security and privacy. Ensuring integrity and confidentiality of information is critical, and reliable data is essential to both the government and its citizens. In this paper, we proposed a service security architecture based on authentication and authorization for constrained environments during collaborative tasks for Software Defined Networking (SDN) and smart contract-enabled municipal smart cities. The proposed collaborative service security framework is being tested on the Multichain Blockchain networks. We present a novel method for using smart contracts in multichain blockchains for data security during collaborative tasks in smart city municipal architecture. The proposed security solution is based on the dynamism of smart contracts to govern and control all interactions and transactions securely between different heterogeneous IoT networks. We implemented a supportive use case for collaborative services in an SDN-enabled IoT architecture to evaluate the feasibility of the proposed service security architecture.
C1 [Siddiqui, Shahbaz; Hameed, Sufian; Khan, Abdul Kareem] NUCES, Dept Comp Sci, Karachi 75160, Pakistan.
   [Shah, Syed Attique; Aneiba, Adel] Birmingham City Univ, Sch Comp & Digital Technol, Millennium Point, Birmingham B4 7XG, England.
C3 Birmingham City University
RP Shah, SA (corresponding author), Birmingham City Univ, Sch Comp & Digital Technol, Millennium Point, Birmingham B4 7XG, England.
EM shahbaz.siddiqui@nu.edu.pk; sufian.hameed@nu.edu.pk;
   syed.shah2@bcu.ac.uk; k20-1317@nu.edu.pk; Adel.Aneiba@bcu.ac.uk
RI Aneiba, Adel/KAM-6075-2024; Shah, Syed Attique/ABD-6564-2021
OI Shah, Syed Attique/0000-0003-2949-7391; Hameed,
   Sufian/0000-0003-4683-1988; Siddiqui, Shahbaz/0000-0001-8179-5682
CR Abdelmaboud A, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11040630
   Al Mahfuj Shaan Abdullah, 2022, Digital Technologies and Applications: Proceedings of ICDTA' 22. Lecture Notes in Networks and Systems (454), P267, DOI 10.1007/978-3-031-01942-5_26
   Al Nuaimi E, 2015, J INTERNET SERV APPL, V6, DOI 10.1186/s13174-015-0041-5
   Al-Turjman F, 2022, T EMERG TELECOMMUN T, V33, DOI 10.1002/ett.3677
   AlEnezi A, 2018, IEEE GREEN TECHNOL, P155, DOI 10.1109/GreenTech.2018.00036
   Alharbi T, 2020, IEEE ACCESS, V8, P9146, DOI 10.1109/ACCESS.2020.2964751
   Aliyu AL, 2020, COMPUT NETW, V181, DOI 10.1016/j.comnet.2020.107421
   Alphand O, 2018, IEEE WCNC
   Altaf A, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102028
   Anthopoulos L., 2015, Proceedings of the 14th IFIP Electronic Government (EGOV) and 7th Electronic Participation (ePart) Conference 2015, 30 August - 2 September, 2015, P140, DOI DOI 10.3233/978-1-61499-570-8-140
   Asif M, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22072604
   Aujla GS, 2020, IEEE NETWORK, V34, P83, DOI 10.1109/MNET.001.1900151
   Bao F., 2013, 2013 IEEE 11 INT S A, DOI [10.1109/isads.2013.6513398, DOI 10.1109/ISADS.2013.6513398]
   Bartoli A., 2011, P BARC SMART CIT C
   Bellini P, 2022, APPL SCI-BASEL, V12, DOI 10.3390/app12031607
   Berntzen L., 2016, SMARTER NEW URBAN AG, P299, DOI [DOI 10.1007/978-3-319-17620-816, DOI 10.1007/978-3-319-17620-8_16]
   Bhayo J, 2022, IEEE INTERNET THINGS, V9, P3612, DOI 10.1109/JIOT.2021.3098029
   Bhushan B, 2020, SUSTAIN CITIES SOC, V61, DOI 10.1016/j.scs.2020.102360
   Bin Zikria Y, 2018, FUTURE GENER COMP SY, V82, P200, DOI 10.1016/j.future.2017.12.045
   Buldas A, 2022, IEEE ACCESS, V10, P77284, DOI 10.1109/ACCESS.2022.3192837
   Chaudhary R, 2019, COMPUT SECUR, V85, P288, DOI 10.1016/j.cose.2019.05.006
   Cilardo A, 2006, P IEEE, V94, P395, DOI 10.1109/JPROC.2005.862438
   Cirani S, 2015, IEEE SENS J, V15, P1224, DOI 10.1109/JSEN.2014.2361406
   Cook DJ, 2018, P IEEE, V106, P708, DOI 10.1109/JPROC.2017.2787688
   Cui L, 2018, IEEE ACCESS, V6, P46134, DOI 10.1109/ACCESS.2018.2853985
   Curzon J, 2019, PERVASIVE MOB COMPUT, V55, P76, DOI 10.1016/j.pmcj.2019.03.001
   Dar Muneer Ahmad, 2022, 2022 International Conference on Artificial Intelligence in Information and Communication (ICAIIC), P457, DOI 10.1109/ICAIIC54071.2022.9722646
   Esposito C, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2020.102468
   Farooq U, 2019, INT MULTICONF SYST, P387, DOI [10.1109/ssd.2019.8893153, 10.1109/SSD.2019.8893153]
   Fernando E., 2021, Adv. Sci. Technol. Eng. Syst, V6, P765, DOI [10.25046/aj060184, DOI 10.25046/AJ060184]
   Gai KK, 2020, IEEE COMMUN SURV TUT, V22, P2009, DOI 10.1109/COMST.2020.2989392
   Galluccio L, 2015, IEEE CONF COMPUT, P19, DOI 10.1109/INFCOMW.2015.7179322
   Hameed S, 2021, IEEE SENS J, V21, P8716, DOI 10.1109/JSEN.2021.3052009
   Islam MJ, 2022, IEEE INTERNET THINGS, V9, P3850, DOI 10.1109/JIOT.2021.3100797
   Jiang YM, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19092042
   Jin J, 2014, IEEE INTERNET THINGS, V1, P112, DOI 10.1109/JIOT.2013.2296516
   Kalkan K, 2018, IEEE COMMUN MAG, V56, P186, DOI 10.1109/MCOM.2017.1700714
   Khalid M, 2023, COMPUT COMMUN, V198, P1, DOI 10.1016/j.comcom.2022.11.007
   Khan Z, 2017, FUTURE GENER COMP SY, V77, P112, DOI 10.1016/j.future.2017.06.031
   Koblitz N., 2007, NOTICES AMS, V54, P972
   Kshetri N, 2017, IT PROF, V19, P68, DOI 10.1109/MITP.2017.3051335
   Lee JH, 2014, TECHNOL FORECAST SOC, V89, P80, DOI 10.1016/j.techfore.2013.08.033
   Lopez J., 2000, OVERVIEW ELLIPTIC CU
   Majeed U, 2021, J NETW COMPUT APPL, V181, DOI 10.1016/j.jnca.2021.103007
   Malik MY, 2010, INT CONF ADV COMMUN, P1464
   Malik S, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN (BLOCKCHAIN 2019), P184, DOI 10.1109/Blockchain.2019.00032
   Manguri Kamaran H., 2022, ITM Web of Conferences, V42, DOI 10.1051/itmconf/20224201005
   Mohamad M. Z., 2016, P INT C INT THINGS C, P1
   Monrat AA, 2019, IEEE ACCESS, V7, P117134, DOI 10.1109/ACCESS.2019.2936094
   Naoui S, 2017, 2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P777, DOI 10.1109/HPCS.2017.117
   Novo O, 2019, IEEE INTERNET THINGS, V6, P4694, DOI 10.1109/JIOT.2018.2879679
   Österlind F, 2006, C LOCAL COMPUT NETW, P641
   Osterlind Fredrik., 2006, SENSOR NETWORK SIMUL
   Plageras AP, 2018, FUTURE GENER COMP SY, V82, P349, DOI 10.1016/j.future.2017.09.082
   Portmann E., 2018, REZENSION BLOCKCHAIN, DOI [10.1365/s40702-018-00468-4, DOI 10.1365/S40702-018-00468-4]
   Qu M., 1999, SEC2VER06 CERT RES
   Rathore MM, 2021, SUSTAINABILITY-BASEL, V13, DOI 10.3390/su13147606
   Rathore S, 2019, J NETW COMPUT APPL, V143, P167, DOI 10.1016/j.jnca.2019.06.019
   Sahay R, 2019, FUTURE GENER COMP SY, V100, P736, DOI 10.1016/j.future.2019.05.049
   Sajeev C., 2010, International Journal on Computer Science and Engineering, V2, P2187
   Salman O, 2018, COMPUT NETW, V143, P221, DOI 10.1016/j.comnet.2018.07.020
   Seo Y., 2017, ANAL APPL MATH, P43
   Shah SA, 2019, IEEE ACCESS, V7, P91885, DOI 10.1109/ACCESS.2019.2928233
   Shah SA, 2019, IEEE ACCESS, V7, P54595, DOI 10.1109/ACCESS.2019.2913340
   Sharad, 2020, J STAT MANAG SYST, V23, P407, DOI 10.1080/09720510.2020.1736324
   Sharma PK, 2018, FUTURE GENER COMP SY, V86, P650, DOI 10.1016/j.future.2018.04.060
   Sharma PK, 2017, IEEE COMMUN MAG, V55, P78, DOI 10.1109/MCOM.2017.1700041
   Shen BQ, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9061207
   Siddiqui S, 2022, IEEE ACCESS, V10, P70850, DOI 10.1109/ACCESS.2022.3188311
   Singh PK, 2021, IEEE T INTELL TRANSP, V22, P3616, DOI 10.1109/TITS.2020.3004041
   Strohbach M, 2015, MODEL OPTIM SCI TECH, V4, P257, DOI 10.1007/978-3-319-09177-8_11
   Shiny SSG, 2021, IEEE SENS J, V21, P19560, DOI 10.1109/JSEN.2021.3088604
   Tanwar S, 2018, LECT NOTE NETW SYST, V19, P23, DOI 10.1007/978-981-10-5523-2_3
   Tas Ruhi, 2019, 2019 3 INT S MULT ST, P1, DOI DOI 10.1109/ISMSIT.2019.8932806
   Velinov A., 2016, Running and testing applications for Contiki OS using Cooja simulator
   Wang B, 2020, IEEE ACCESS, V8, P46373, DOI 10.1109/ACCESS.2020.2979022
   Watanabe H, 2015, 2015 IEEE 4TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), P577, DOI 10.1109/GCCE.2015.7398721
   Wood Gavin, 2016, White Paper, P2327
   Xie JF, 2019, IEEE COMMUN SURV TUT, V21, P2794, DOI 10.1109/COMST.2019.2899617
   Yazdinejad A, 2020, IEEE T SERV COMPUT, V13, P625, DOI 10.1109/TSC.2020.2966970
   Zhang K, 2017, IEEE COMMUN MAG, V55, P122, DOI 10.1109/MCOM.2017.1600267CM
   Zheng ZB, 2018, INT J WEB GRID SERV, V14, P352, DOI 10.1504/IJWGS.2018.095647
NR 82
TC 20
Z9 20
U1 11
U2 30
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102802
DI 10.1016/j.sysarc.2022.102802
EA DEC 2022
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7M2JB
UT WOS:000906479100001
OA Green Accepted, hybrid
DA 2024-07-18
ER

PT J
AU Zhu, WJ
   Wu, WF
   Yang, XY
   Zeng, G
AF Zhu, Wenjie
   Wu, Wufei
   Yang, Xingyu
   Zeng, Gang
TI TSSA: Task structure-aware scheduling of energy-constrained parallel
   applications on heterogeneous distributed embedded platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Task structure awareness; Task scheduling; Heterogeneous distributed
   embedded systems; Energy consumption limitation; Energy-efficient
   computing
ID HARDWARE COST; OPTIMIZATION; RELIABILITY; ALGORITHMS; COMPUTERS; DESIGN
AB Heterogeneous distributed embedded systems are widely used because they can significantly improve the computing performance of parallel applications in embedded systems. Since such systems are limited by both system energy consumption and schedule length, further scheduling optimization design is required. To achieve a balance between computing performance and energy consumption, the task scheduling problem under energy constraints has attracted great attention from researchers in recent years. However, state-of-the-art algorithms ignore the impact of the task structure of the application on scheduling performance. In this study, a structure-aware task scheduling strategy is proposed for the parallel application scheduling problem in heterogeneous distributed embedded systems. Specifically, the structure of the application is considered a factor affecting the algorithm. Meanwhile, to reduce the schedule length of the application and avoid pessimistic energy allocation, this study proposes an improved weighted energy pre-allocation algorithm. Experimental results demonstrate that the task structure-aware algorithm can decrease the scheduling length for energy consumption-constrained parallel applications. Compared with the MSLECC algorithm, the task scheduling length of the task structure-aware algorithm in the Gaussian Elimination transform can be shortened by 42.39%.
C1 [Zhu, Wenjie; Wu, Wufei; Yang, Xingyu] Nanchang Univ, Sch Informat Engn, Nanchang, Peoples R China.
   [Zeng, Gang] Nagoya Univ, Grad Sch Engn, Nagoya 4648603, Japan.
C3 Nanchang University; Nagoya University
RP Wu, WF (corresponding author), Nanchang Univ, Sch Informat Engn, Nanchang, Peoples R China.
EM wuwufei@ncu.edu.cn
RI Wu, Wufei/G-8224-2018
FU National Natural Science Foundation of China; China Post-doctoral
   Science Foundation;  [62002147];  [2020TQ0134]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant No. 62002147, and the China
   Post-doctoral Science Foundation under Grant No.2020TQ0134. The authors
   would like to express their gratitude to the anonymous reviewers for
   their constructive comments, which have helped to improve the quality of
   the study.
CR [Anonymous], 2011, ISO 262622011
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Lee YC, 2011, IEEE T PARALL DISTR, V22, P1374, DOI 10.1109/TPDS.2010.208
   Li JH, 2019, J CIRCUIT SYST COMP, V28, DOI 10.1142/S0218126619501901
   Li KQ, 2016, IEEE T SUST COMPUT, V1, P7, DOI 10.1109/TSUSC.2016.2623775
   Li KQ, 2016, J PARALLEL DISTR COM, V95, P15, DOI 10.1016/j.jpdc.2016.02.006
   Li KQ, 2016, J COMPUT SYST SCI, V82, P174, DOI 10.1016/j.jcss.2015.07.001
   Li KQ, 2012, IEEE T COMPUT, V61, P1668, DOI 10.1109/TC.2012.120
   Li S., 2014, ACM SIGBED Rev., V11, P32
   Lin M, 2013, IEEE T EMERG TOP COM, V1, P353, DOI 10.1109/TETC.2013.2274042
   Moulik S, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101953
   Moulik S, 2020, ASIA S PACIF DES AUT, P500, DOI 10.1109/ASP-DAC47756.2020.9045240
   Quan Z, 2020, IEEE T PARALL DISTR, V31, P1165, DOI 10.1109/TPDS.2019.2959533
   Sharifi S, 2010, ASIA S PACIF DES AUT, P883
   Sharma Y., 2022, P ACMSIGAPP S APPL C
   Sharma Y, 2022, J SUPERCOMPUT, V78, P30, DOI 10.1007/s11227-021-04257-7
   Sheikh SZ, 2022, IEEE T PARALL DISTR, V33, P206, DOI 10.1109/TPDS.2021.3090587
   Song JL, 2017, IEEE INT SYMP PARAL, P32, DOI 10.1109/ISPA/IUCC.2017.00015
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   WEISER M, 1994, OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI), P13
   Xiao XR, 2016, IEEE TRUST BIG, P1471, DOI [10.1109/TrustCom.2016.228, 10.1109/TrustCom.2016.0230]
   Xie G., 2019, IEEE T COMPUT AIDED, DOI 10.1109/TCAD.2019.2921350.
   Xie GQ, 2022, IEEE T SUST COMPUT, V7, P27, DOI 10.1109/TSUSC.2021.3057983
   Xie GQ, 2018, IEEE T SUST COMPUT, V3, P167, DOI 10.1109/TSUSC.2017.2711362
   Xie GQ, 2018, IEEE T IND INFORM, V14, P2418, DOI 10.1109/TII.2017.2768075
   Xie GQ, 2017, IEEE T PARALL DISTR, V28, P3426, DOI 10.1109/TPDS.2017.2730876
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1629, DOI 10.1109/TII.2016.2641473
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1068, DOI 10.1109/TII.2017.2676183
   Yu He, 2020, Proceedings of 2020 IEEE International Conference on Progress in Informatics and Computing (PIC), P294, DOI 10.1109/PIC50277.2020.9350786
   Zhao BX, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442094
   Zhao BX, 2010, IEEE T IND INFORM, V6, P316, DOI 10.1109/TII.2010.2051970
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
   Zou WC, 2018, INT C PAR DISTRIB SY, P527, DOI 10.1109/ICPADS.2018.00075
NR 33
TC 1
Z9 1
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102741
DI 10.1016/j.sysarc.2022.102741
EA OCT 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5U3VM
UT WOS:000876478700001
DA 2024-07-18
ER

PT J
AU Yadav, DN
   Thangkhiew, PL
   Datta, K
   Chakraborty, S
   Drechsler, R
   Sengupta, I
AF Yadav, Dev Narayan
   Thangkhiew, Phrangboklang Lyngton
   Datta, Kamalika
   Chakraborty, Sandip
   Drechsler, Rolf
   Sengupta, Indranil
TI Feed-Forward learning algorithm for resistive memories
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Feed-Forward network; Memristor; Neural network; Resistive memory;
   Training algorithm
ID BOOLEAN FUNCTIONS; CROSSBAR ARRAY; NEURAL-NETWORK; MEMRISTOR; MODEL;
   CIRCUIT
AB Resistive memory systems, due to their inherent ability to perform Vector-Matrix Multiplication (VMM), have drawn the attention of researchers to realize machine learning applications with low overheads. In resistive memory systems, each memory cell (synapse/neuron) stores a weight in the form of resistance/conductance value. Memristor-based resistive memory has been widely explored in this regard because of its small size and low power consumption. The inference quality of a neural network depends on how efficiently and accurately the weights are stored in the synapses. The weights are calculated using various training algorithms, like back-propagation (BP), least mean square (LMS), and random weight change (RWC). The training accuracy of existing algorithms is directly related to the algorithm complexity and the time devoted for training. This paper presents a training algorithm that requires an additional set of memristors and a threshold gate for training and achieves an accuracy similar to existing algorithms without using any complex circuitry. The method can update synapse weights in parallel and requires fewer epochs for training an application. Results on experiments with standard benchmarks reveal that the method can achieve an average speedup of 38x as compared to state-of-the-art methods.
C1 [Yadav, Dev Narayan; Chakraborty, Sandip; Sengupta, Indranil] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur, India.
   [Thangkhiew, Phrangboklang Lyngton] Indian Inst Informat Technol Guwahati, Dept Comp Sci & Engn, Gauhati, India.
   [Datta, Kamalika; Drechsler, Rolf] German Res Ctr Artificial Intelligence, DFKI, Bremen, Germany.
   [Drechsler, Rolf] Univ Bremen, Inst Comp Sci, Bremen, Germany.
   [Sengupta, Indranil] JIS Univ, Dept Comp Sci & Engn, Kolkata, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; German Research Center for Artificial
   Intelligence (DFKI); University of Bremen
RP Thangkhiew, PL (corresponding author), Indian Inst Informat Technol Guwahati, Dept Comp Sci & Engn, Gauhati, India.
EM dev.narayan@iitkgp.ac.in; phrangboklang.thangkhiew@iiitg.ac.in;
   kamalika.datta@dfki.de; sandipc@cse.iitkgp.ac.in;
   drechsler@uni-bremen.de; indranil.sengupta@jisuniversity.ac.in
RI Yadav, Dev Narayan/HSC-0627-2023; Drechsler, Rolf/K-2508-2014
OI Yadav, Dev Narayan/0000-0003-2806-3604; Drechsler,
   Rolf/0000-0002-9872-1740
CR Adhikari SP, 2018, NEUROCOMPUTING, V321, P28, DOI 10.1016/j.neucom.2018.08.034
   Adhikari SP, 2012, IEEE T NEUR NET LEAR, V23, P1426, DOI 10.1109/TNNLS.2012.2204770
   Akarvardar K, 2009, IEEE ELECTR DEVICE L, V30, P626, DOI 10.1109/LED.2009.2018289
   Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   [Anonymous], 2010, P INT C WORKSHOP EME
   Ansari M, 2019, IEEE T CIRCUITS-I, V66, P4687, DOI 10.1109/TCSI.2019.2934560
   Chen LR, 2017, DES AUT TEST EUROPE, P19, DOI 10.23919/DATE.2017.7926952
   CHUA LO, 1971, IEEE T CIRCUITS SYST, VCT18, P507, DOI 10.1109/TCT.1971.1083337
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Dua D., 2017, UCI MACHINE LEARNING
   Gokmen T, 2017, FRONT NEUROSCI-SWITZ, V11, DOI 10.3389/fnins.2017.00538
   HIROTSU K, 1993, IEEE IJCNN, P3031
   Hossam H, 2018, MIDWEST SYMP CIRCUIT, P1114, DOI 10.1109/MWSCAS.2018.8623907
   Hu M, 2018, ADV MATER, V30, DOI 10.1002/adma.201705914
   Krestinskaya O, 2019, IEEE T CIRCUITS-I, V66, P719, DOI 10.1109/TCSI.2018.2866510
   Krestinskaya O, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351344
   Krizhevsky A., 2009, CIFAR 10 CANADIAN I, V5, P4
   Kuhn KJ, 2012, IEEE T ELECTRON DEV, V59, P1813, DOI 10.1109/TED.2012.2193129
   Kvatinsky S, 2015, IEEE T CIRCUITS-II, V62, P786, DOI 10.1109/TCSII.2015.2433536
   Kvatinsky S, 2014, IEEE T CIRCUITS-II, V61, P895, DOI 10.1109/TCSII.2014.2357292
   LeCun Y., 1998, MNIST DATABASE HANDW
   Lee WS, 2008, 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, P1
   MANGASARIAN OL, 1995, OPER RES, V43, P570, DOI 10.1287/opre.43.4.570
   Merkel C, 2014, IEEE INT SOC CONF, P359, DOI 10.1109/SOCC.2014.6948954
   Reuben J, 2019, IEEE T NANOTECHNOL, V18, P647, DOI 10.1109/TNANO.2019.2922838
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Soudry D, 2015, IEEE T NEUR NET LEAR, V26, P2408, DOI 10.1109/TNNLS.2014.2383395
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   TaheriNejad N, 2015, UKSIM EURO SYMP COMP, P450, DOI 10.1109/EMS.2015.73
   TAM SM, 1990, 1990 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, P701, DOI 10.1109/ICSMC.1990.142209
   Thangkhiew PL, 2017, TENCON IEEE REGION, P207, DOI 10.1109/TENCON.2017.8227863
   Thangkhiew PL, 2018, J SYST ARCHITECT, V89, P49, DOI 10.1016/j.sysarc.2018.07.002
   Thangkhiew PL, 2020, INTEGRATION, V71, P125, DOI 10.1016/j.vlsi.2019.11.014
   Thangkhiew PL, 2018, IEEE T CIRCUITS-I, V65, P2466, DOI 10.1109/TCSI.2018.2792474
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Xia LX, 2016, J COMPUT SCI TECH-CH, V31, P3, DOI 10.1007/s11390-016-1608-8
   Xiao H, 2017, Arxiv, DOI [arXiv:1708.07747, DOI 10.48550/ARXIV.1708.07747]
   Yadav DN, 2020, 2020 IEEE INTERNATIONAL TEST CONFERENCE INDIA (ITC INDIA), P31, DOI 10.1109/itcindia49857.2020.9171788
   Yadav DN, 2019, INTEGRATION, V64, P152, DOI 10.1016/j.vlsi.2018.10.001
   Yang C, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17010016
   Yang JJS, 2013, NAT NANOTECHNOL, V8, P13, DOI [10.1038/nnano.2012.240, 10.1038/NNANO.2012.240]
NR 43
TC 0
Z9 0
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102730
DI 10.1016/j.sysarc.2022.102730
EA SEP 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200002
DA 2024-07-18
ER

PT J
AU Guo, PH
   Zhan, BH
   Xu, X
   Wang, SL
   Sun, WH
AF Guo, Panhua
   Zhan, Bohua
   Xu, Xiong
   Wang, Shuling
   Sun, Wenhui
TI Translating a large subset of stateflow to hybrid CSP with code
   optimization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Simulink; Stateflow; Hybrid CSP; Formal semantics
ID VERIFICATION
AB Stateflow is a graphical language for modeling hierarchical transition systems, well-known for the complexity of its semantics, which is only informally explained in its user manual. Formal analysis and verification of Stateflow models usually proceed by first translating a subset of Stateflow to a formal language with precise semantics. Most existing work address only "safe"subset of Stateflow and ignore the most complex semantic issues. Moreover, it is difficult to balance simplicity of the translation algorithm with conciseness of the resulting model. In this paper, we describe a two-stage process for translating a large subset of Stateflow to Hybrid CSP, where the first stage is mostly syntax-directed and addresses each feature of Stateflow separately, and the second stage is a code optimization step that simplifies the resulting model using information from static analysis. We further incorporate this method into translation of Simulink models, in particular consider Stateflow charts triggered by various signal sources and function calls. The translation process is thoroughly validated using a hand-designed set of benchmarks, as well as larger case studies from existing work.
C1 [Guo, Panhua; Sun, Wenhui] Beijing Jiaotong Univ, Beijing, Peoples R China.
   [Zhan, Bohua; Xu, Xiong; Wang, Shuling] Chinese Acad Sci, Inst Software, SKLCS, Beijing, Peoples R China.
   [Zhan, Bohua; Xu, Xiong; Wang, Shuling] Univ Chinese Acad Sci, Beijing, Peoples R China.
C3 Beijing Jiaotong University; Chinese Academy of Sciences; Institute of
   Software, CAS; Chinese Academy of Sciences; University of Chinese
   Academy of Sciences, CAS
RP Zhan, BH (corresponding author), Chinese Acad Sci, Inst Software, SKLCS, Beijing, Peoples R China.
EM bzhan@ios.ac.cn
OI Zhan, Bohua/0000-0001-5377-9351; xu, xiong/0000-0003-4236-9992
FU National Natural Science Foundation of China [61972385, 62032024];
   Chinese Academy of Sciences Pioneer 100 Talents Program [Y9RC585036]
FX Acknowledgments This work was partially supported by the National
   Natural Science Foundation of China under Grant Nos. 61972385, 62032024,
   and the Chinese Academy of Sciences Pioneer 100 Talents Program under
   Grant No. Y9RC585036.
CR Ahmad E, 2015, SCI CHINA INFORM SCI, V58, DOI 10.1007/s11432-015-5346-2
   [Anonymous], 2005, EMSOFT 2005
   Chaochen Z., 1995, International Hybrid Systems Workshop, P511
   Chunqing Chen, 2012, International Journal on Software Tools for Technology Transfer, V14, P653, DOI 10.1007/s10009-012-0235-0
   Duggirala Parasara Sridhar, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P68, DOI 10.1007/978-3-662-46681-0_5
   Fan CC, 2016, LECT NOTES COMPUT SC, V9779, P531, DOI 10.1007/978-3-319-41528-4_29
   Hamon G., 2007, International Journal on Software Tools for Technology Transfer, V9, P447, DOI 10.1007/s10009-007-0049-7
   Harel D., 1996, ACM Transactions on Software Engineering and Methodology, V5, P293, DOI 10.1145/235321.235322
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Helke S., 2010, ARCH FORMAL PROOFS, V2010
   Hoare CAR., 1985, Communicating Sequential Processes
   HOOMAN JJM, 1992, THEOR COMPUT SCI, V101, P289, DOI 10.1016/0304-3975(92)90053-I
   Jifeng H., 1994, A Classical Mind, Essays in Honour of C.A.R. Hoare, P171
   Lin QQ, 2020, J COMPUT SCI TECH-CH, V35, P1324, DOI 10.1007/s11390-020-0537-8
   Liu J, 2010, LECT NOTES COMPUT SC, V6461, P1, DOI [10.1109/PCSPA.2010.9, 10.1007/978-3-642-17164-2_1]
   MathWorks, 2018, SIM US GUID
   Mathworks T, 2018, MATLAB USERS GUIDE
   Nielson F., 1999, Principles of Program Analysis
   Cardona PAN, 2015, CUAD ACT, P154
   Scaife N., 2004, Proceedings of the 4th ACM International Conference on Embedded Software, EMSOFT '04, P259
   Shuling Wang, 2015, Formal Methods and Software Engineering. 17th International Conference on Formal Engineering Methods (ICFEM 2015). Proceedings: LNCS 9407, P382, DOI 10.1007/978-3-319-25423-4_25
   Tiwari A, 2003, P IEEE, V91, P29, DOI 10.1109/JPROC.2002.805818
   Wang S., 2013, 2013 P INT C EMB
   Yang YX, 2016, IEEE INT CONF AUTOM, P852, DOI 10.1145/2970276.2970293
   Zhan N., 2017, Formal Verification of Simulink/Stateflow Diagrams, A Deductive Approach
   Zhao HJ, 2014, LECT NOTES COMPUT SC, V8442, P733, DOI 10.1007/978-3-319-06410-9_49
   Zou L, 2015, LECT NOTES COMPUT SC, V9364, P464, DOI 10.1007/978-3-319-24953-7_33
NR 27
TC 2
Z9 2
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102665
DI 10.1016/j.sysarc.2022.102665
EA JUL 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3X4DR
UT WOS:000842993200006
DA 2024-07-18
ER

PT J
AU Zhang, LY
   Zhao, CC
   Wu, Q
   Mu, Y
   Rezaeibagha, F
AF Zhang, Leyou
   Zhao, Chuchu
   Wu, Qing
   Mu, Yi
   Rezaeibagha, Fatemeh
TI A traceable and revocable multi-authority access control scheme with
   privacy preserving for mHealth
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Attribute-based encryption; Ciphertext-policy; Traceability and
   revocation; Multi-authority; Privacy preserving; Mobile healthcare
ID ATTRIBUTE-BASED ENCRYPTION; IDENTITY-BASED ENCRYPTION; CP-ABE; POLICY
AB Mobile healthcare (mHealth) is a smart health system, which makes people have the storage and share in their personal health data (PHD) in the cloud for rapidly medical treatment through mobile 5G-enabled Industrial Internet of Things (IIoT) equipments. But key hosting problem and privacy leakage problem issued by malicious users and revoked users bring new security challenges. Traceability and accountability to attackers have been an important issue in mHealth system. Among the methods solving the above, most of them still face key abusing and privacy leakage problems. In this article, an expressive privacy preserving attribute-based traceable approach is proposed, where it keeps PHD confidentiality, eliminates the key delegation issue and prevents the key from being abused, allowing for fine-grained access control to the shared data in mHealth. Under this framework, we imprint a robust unforgeable signature in the secret key to assure the tracked user's undeniability. We also add a revocable function that can efficiently remove the malicious users by only updating parts of ciphertext, and unrevoked users still can access the encrypted data using the original key. To achieve privacy protection, a bloom filter is used to hide the access policy. Security analysis and performance comparisons show the proposed method is secure and efficient.
C1 [Zhang, Leyou; Zhao, Chuchu] Xidian Univ, Sch Math & Stat, Xian 710071, Peoples R China.
   [Wu, Qing] Xian Univ Posts & Telecommun, Sch Automat, Xian 710121, Peoples R China.
   [Mu, Yi] City Univ Macau, Inst Data Sci, Macau, Peoples R China.
   [Rezaeibagha, Fatemeh] Murdoch Univ, Discipline Informat Technol Math & Stat, Murdoch, WA, Australia.
C3 Xidian University; Xi'an University of Posts & Telecommunications; City
   University of Macau; Murdoch University
RP Zhao, CC (corresponding author), Xidian Univ, Sch Math & Stat, Xian 710071, Peoples R China.
EM cchuzhao@163.com
RI Zhang, Leyou/GQZ-8743-2022
OI Zhang, Leyou/0000-0003-4950-1140
FU Key Foundation of National Natural Science Foundation of China
   [U19B2021]; National Nature Science Foundation of China [61872087,
   51875457]; Xi'an Science and Technology Plan Project, China
   [2020KJRC0109]; Key Research and Development Program of Shaanxi
   [2022GY-028, 2022GY-050]
FX This work was partly supported by the Key Foundation of National Natural
   Science Foundation of China under grant NO. U19B2021, the National
   Nature Science Foundation of China under Grant NO. 61872087, 51875457,
   the Xi'an Science and Technology Plan Project, China 2020KJRC0109 and
   Key Research and Development Program of Shaanxi (Program No 2022GY-028,
   2022GY-050).
CR Akinyele JosephA., 2011, P 1 ACM WORKSHOP SEC, P75, DOI DOI 10.1145/2046614.2046628
   [Anonymous], 2011, P 6 ACM S INF COMP C, DOI DOI 10.1007/978-3-642-19379-8_19
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P56
   Chase M, 2007, LECT NOTES COMPUT SC, V4392, P515
   Chi PW, 2020, IEEE ACCESS, V8, P89866, DOI 10.1109/ACCESS.2020.2993688
   Fu XB, 2015, INFORMATION, V6, P481, DOI 10.3390/info6030481
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Han DZ, 2022, IEEE T DEPEND SECURE, V19, P316, DOI 10.1109/TDSC.2020.2977646
   Hinek M. Jason, 2012, International Journal of Applied Cryptography, V2, P250, DOI 10.1504/IJACT.2012.045587
   Hu GC, 2021, IEEE SYST J, V15, P365, DOI 10.1109/JSYST.2020.2996216
   Jun Zhou, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P2398, DOI 10.1109/INFOCOM.2015.7218628
   Lewko A, 2011, LECT NOTES COMPUT SC, V6632, P568, DOI 10.1007/978-3-642-20465-4_31
   Li Q, 2022, IEEE T IND INFORM, V18, P3437, DOI 10.1109/TII.2021.3109090
   Li Q, 2020, IEEE ACCESS, V8, P123430, DOI 10.1109/ACCESS.2020.3004897
   Liu Z., FULLY SECURE MULTIAU
   Liu Z, 2015, IEEE T INF FOREN SEC, V10, P55, DOI 10.1109/TIFS.2014.2363562
   Liu Z, 2013, IEEE T INF FOREN SEC, V8, P76, DOI 10.1109/TIFS.2012.2223683
   Liu Z, 2011, LECT NOTES COMPUT SC, V6879, P278, DOI 10.1007/978-3-642-23822-2_16
   Liu ZH, 2019, IEEE ACCESS, V7, P66832, DOI 10.1109/ACCESS.2019.2918434
   Liu ZH, 2019, FUTURE GENER COMP SY, V93, P903, DOI 10.1016/j.future.2017.09.045
   Mamta, 2021, IEEE-CAA J AUTOMATIC, V8, P1877, DOI 10.1109/JAS.2021.1004003
   Ning J., ACCOUNTABLE AUTHORIT
   Ning JT, 2018, IEEE T DEPEND SECURE, V15, P883, DOI 10.1109/TDSC.2016.2608343
   Ning JT, 2015, IEEE T INF FOREN SEC, V10, P1274, DOI 10.1109/TIFS.2015.2405905
   Ostrovsky R, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P195, DOI 10.1145/1315245.1315270
   Rouselakis Y, 2015, LECT NOTES COMPUT SC, V8975, P315, DOI 10.1007/978-3-662-47854-7_19
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Sethi K, 2021, CLUSTER COMPUT, V24, P1525, DOI 10.1007/s10586-020-03202-2
   Sethi K, 2020, J INF SECUR APPL, V51, DOI 10.1016/j.jisa.2019.102435
   Shen C, 2020, IEEE ACCESS, V8, P93, DOI 10.1109/ACCESS.2019.2961633
   Touati L, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7510836
   Waters B, 2005, LECT NOTES COMPUT SC, V3494, P114
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Wu AX, 2019, ANN TELECOMMUN, V74, P401, DOI 10.1007/s12243-018-00699-y
   Xiao MY, 2022, IEEE T SERV COMPUT, V15, P3143, DOI 10.1109/TSC.2021.3086023
   Yan XX, 2019, IEEE ACCESS, V7, P128298, DOI 10.1109/ACCESS.2019.2939413
   Yang XD, 2017, I COMP CONF WAVELET, P263, DOI 10.1109/ICCWAMTIP.2017.8301492
   Yang Y, 2020, IEEE T DEPEND SECURE, V17, P78, DOI 10.1109/TDSC.2017.2729556
   Zeng P, 2021, IEEE INTERNET THINGS, V8, P10963, DOI 10.1109/JIOT.2021.3051362
   Zhang K, 2018, SCI CHINA INFORM SCI, V61, DOI 10.1007/s11432-016-9019-8
   Zhang LY, 2021, IEEE INTERNET THINGS, V8, P156, DOI 10.1109/JIOT.2020.3000775
   Zhang YH, 2018, IEEE INTERNET THINGS, V5, P2130, DOI 10.1109/JIOT.2018.2825289
   Zhang Z, 2020, INTERACT LEARN ENVIR, P1, DOI DOI 10.1080/10494820.2020.1723113
NR 45
TC 8
Z9 8
U1 7
U2 60
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102654
DI 10.1016/j.sysarc.2022.102654
EA JUL 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100010
DA 2024-07-18
ER

PT J
AU Lee, CY
   Liu, ZY
   Tso, R
   Tseng, YF
AF Lee, Cheng-Yi
   Liu, Zi-Yuan
   Tso, Raylin
   Tseng, Yi-Fan
TI Privacy-preserving bidirectional keyword search over encrypted data for
   cloud-assisted IIoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Bidirectional keyword search; IIoT; Pairing-free; Multi-receiver
ID PUBLIC-KEY ENCRYPTION; GUESSING ATTACKS; AUTHENTICATED ENCRYPTION;
   DESIGNATED TESTER; SECURE; SCHEME; EFFICIENT; SERVER; INTERNET
AB Cloud-assisted industrial Internet of Things (IIoT) technology is increasingly used by related enterprises. To preserve the privacy of sensitive data, IIoT devices must encrypt data before sending them to a cloud server. Public-key encryption with keyword search (PEKS) provides an important search function over cloud-assisted IIoT, allowing users to search for encrypted data without decryption. To increase practical functionality, Zhang et al. recently proposed the concept of public-key encryption with bidirectional keyword search, which supports both sender and receiver searches. However, their scheme provides insufficient security because it cannot resist keyword guessing attacks (KGA). Additionally, their scheme requires time-consuming bilinear pairing operations, resulting in high computational costs. In this study, a novel concept called public-key authenticated encryption with bidirectional keyword search was devised for multi-user settings. The system definition and security requirements are formally defined to ensure that no adversary can overcome the indistinguishability against chosen-keyword attacks or KGA. Furthermore, we propose a pairing-free semi-generic construction, combining a multiparty non-interactive protocol and authenticated functionality, which has proven to be secure under the standard model. The experimental results reveal that, compared with other state-of-the-art schemes, the proposed scheme is more practical, secure, and suitable for use with cloud-assisted IIoT systems.
C1 [Lee, Cheng-Yi; Liu, Zi-Yuan; Tso, Raylin; Tseng, Yi-Fan] Natl Chengchi Univ, Dept Comp Sci, Taipei 11605, Taiwan.
   [Lee, Cheng-Yi; Liu, Zi-Yuan] Kanazawa Univ, Grad Sch Nat Sci & Technol, Kanazawa, Ishikawa 9201192, Japan.
C3 National Chengchi University; Kanazawa University
RP Tso, R (corresponding author), Natl Chengchi Univ, Dept Comp Sci, Taipei 11605, Taiwan.
EM chengyi.lee.1224@gmail.com; zyliu@cs.nccu.edu.tw; raylin@cs.nccu.edu.tw;
   yftseng@cs.nccu.edu.tw
OI Liu, Zi-Yuan/0000-0001-7164-088X
FU Ministry of Science and Technology, Taiwan (ROC) [MOST
   109-2221-E-004011-MY3, MOST 110-2221-E-004-003-, MOST
   110-2622-8-004-001-, MOST 111-2218-E-004-001-MBK]
FX This research was supported by the Ministry of Science and Technology,
   Taiwan (ROC), under project numbers MOST 109-2221-E-004011-MY3, MOST
   110-2221-E-004-003-, MOST 110-2622-8-004-001-, and MOST
   111-2218-E-004-001-MBK.
CR Abdalla M, 2005, LECT NOTES COMPUT SC, V3621, P205
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Brown DRL, 2010, SEC 2: Recommended elliptic curve domain parameters
   Byun JW, 2006, LECT NOTES COMPUT SC, V4165, P75
   Cash D, 2008, LECT NOTES COMPUT SC, V4965, P127
   Chen RM, 2016, IEEE T INF FOREN SEC, V11, P2833, DOI 10.1109/TIFS.2016.2599293
   Chen RM, 2016, IEEE T INF FOREN SEC, V11, P789, DOI 10.1109/TIFS.2015.2510822
   Chen RM, 2015, LECT NOTES COMPUT SC, V9144, P59, DOI 10.1007/978-3-319-19962-7_4
   Chen Y, 2021, LECT NOTES COMPUT SC, V13091, P514, DOI 10.1007/978-3-030-92075-3_18
   Cheng LX, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102248
   DIFFIE W, 1976, IEEE T INFORM THEORY, V22, P644, DOI 10.1109/TIT.1976.1055638
   Fang LM, 2013, INFORM SCIENCES, V238, P221, DOI 10.1016/j.ins.2013.03.008
   Fang LM, 2009, LECT NOTES COMPUT SC, V5888, P248, DOI 10.1007/978-3-642-10433-6_16
   Fangming Zhao, 2012, Information Security and Cryptology - ICISC 2011. 14th International Conference. Revised Selected Papers, P406, DOI 10.1007/978-3-642-31912-9_27
   Freire ESV, 2013, LECT NOTES COMPUT SC, V7778, P254, DOI 10.1007/978-3-642-36362-7_17
   Hästad J, 1999, SIAM J COMPUT, V28, P1364, DOI 10.1137/S0097539793244708
   He DB, 2018, IEEE T IND INFORM, V14, P3618, DOI 10.1109/TII.2017.2771382
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Jeong IR, 2009, COMPUT COMMUN, V32, P394, DOI 10.1016/j.comcom.2008.11.018
   Kan G, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102332
   Li HB, 2019, INFORM SCIENCES, V481, P330, DOI 10.1016/j.ins.2019.01.004
   Li JG, 2022, IEEE T CLOUD COMPUT, V10, P762, DOI 10.1109/TCC.2020.2975184
   Li JG, 2017, IEEE T SERV COMPUT, V10, P715, DOI 10.1109/TSC.2016.2542813
   Liu Q, 2012, J NETW COMPUT APPL, V35, P927, DOI 10.1016/j.jnca.2011.03.010
   Liu ZY, 2022, IEEE SYST J, V16, P4629, DOI 10.1109/JSYST.2021.3103909
   Lu Y, 2022, IEEE T MOBILE COMPUT, V21, P4397, DOI 10.1109/TMC.2021.3077508
   Lu Y, 2021, IEEE T IND INFORM, V17, P2696, DOI 10.1109/TII.2020.3006474
   Lu Y, 2021, IEEE T SERV COMPUT, V14, P2041, DOI 10.1109/TSC.2019.2910113
   Lu Y, 2019, CLUSTER COMPUT, V22, P285, DOI 10.1007/s10586-018-2855-y
   Lu Y, 2017, ANN TELECOMMUN, V72, P359, DOI 10.1007/s12243-017-0574-7
   LUBY M, 1988, SIAM J COMPUT, V17, P373, DOI 10.1137/0217022
   Ma MM, 2018, COMPUT ELECTR ENG, V65, P413, DOI 10.1016/j.compeleceng.2017.05.014
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1080, DOI 10.1109/TDSC.2019.2897675
   Noroozi M, 2019, IET INFORM SECUR, V13, P336, DOI 10.1049/iet-ifs.2018.5315
   Pan XY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102075
   Peng YG, 2014, CHINA COMMUN, V11, P100, DOI 10.1109/CC.2014.7004528
   Qin BD, 2020, INFORM SCIENCES, V516, P515, DOI 10.1016/j.ins.2019.12.063
   Rhee H.S., 2009, P 4 INT S INFORM COM, P376
   Rhee HS, 2012, INFORM SCIENCES, V205, P93, DOI 10.1016/j.ins.2012.03.020
   Rhee HS, 2010, J SYST SOFTWARE, V83, P763, DOI 10.1016/j.jss.2009.11.726
   Rhee HS, 2009, IEICE ELECTRON EXPR, V6, P237, DOI 10.1587/elex.6.237
   Senouci MR, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102271
   Shao ZY, 2015, INFORM PROCESS LETT, V115, P957, DOI 10.1016/j.ipl.2015.07.006
   Shoup Victor, 2004, Sequences of games: a tool for taming complexity in security proofs
   Uwizeye E, 2019, ANN TELECOMMUN, V74, P435, DOI 10.1007/s12243-019-00716-8
   Wu LB, 2019, ANN TELECOMMUN, V74, P423, DOI 10.1007/s12243-018-00701-7
   Wu LB, 2018, SOFT COMPUT, V22, P7685, DOI 10.1007/s00500-018-3224-8
   Xu Q, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102274
   Yang L, 2020, IEEE INTERNET THINGS, V7, P2553, DOI 10.1109/JIOT.2019.2943379
   Yau WC, 2008, LECT NOTES COMPUT SC, V5060, P100
   Zhang WZ, 2021, COMPUT STAND INTER, V78, DOI 10.1016/j.csi.2021.103542
NR 52
TC 2
Z9 2
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102642
DI 10.1016/j.sysarc.2022.102642
EA JUL 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100004
DA 2024-07-18
ER

PT J
AU Zhou, YT
   Sun, HS
   Jin, YB
   Zhu, YF
   Li, Y
   Qian, ZZ
   Zhang, S
   Lu, SL
AF Zhou, Yitong
   Sun, Hesheng
   Jin, Yibo
   Zhu, Yanfang
   Li, Yuan
   Qian, Zhuzhong
   Zhang, Sheng
   Lu, Sanglu
TI Inference replication at edges via combinatorial multi-armed bandit
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Taskreplication; Inferenceatedges; Combinatorialmulti-armedbandit
AB Inferences easily incur computation overload at the edge of the network, since they often consume plenty of resources and are often implemented by using deep neural networks (DNNs). Traditional approach via offloading those inference tasks to remote cloud is unsuitable, since the round-trip time is often a burden. As a result, offloading by using nearby idle edges is promising, which sacrifices the task replication overhead for speeding up the edge inference. Unfortunately, due to stochastic changes on both edge networks and edge inference, it is hard to determine the best suitable targets for replication, especially when those DNNs consist of multiple kernels for inference, the replication decision involves multiple edge candidates as the destinations, and the edges are further heterogeneous. In this paper, we propose to optimize the inference replication at edges, under the consideration of stochastic changes. We formulate related problem and design an online algorithm via combinatorial multi-armed bandit for the inference with minimum response time, which decides multiple destinations simultaneously for replication, upon both revealed feedback after the deployment and the offline profile. By rigorous proof, the sublinear regret is ensured, which measures the gap between our online decision and the offline optimum. Through extensive trace-driven experiments with Huawei Atlas and NVIDIA Jetson, the improvement earned by inference replication is confirmed, compared with other alternatives.
C1 [Zhou, Yitong; Sun, Hesheng; Jin, Yibo; Qian, Zhuzhong; Zhang, Sheng; Lu, Sanglu] Nanjing Univ, Dept Comp Sci & Technol, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
   [Zhu, Yanfang; Li, Yuan] State Grid Shanxi Elect Power Co, Linfen, Peoples R China.
C3 Nanjing University; State Grid Corporation of China
RP Qian, ZZ (corresponding author), Nanjing Univ, Dept Comp Sci & Technol, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
EM yitong.zhou@smail.nju.edu.cn; qzz@nju.edu.cn
RI Jin, Yibo/JCD-8485-2023; Jin, Yibo/JXN-1511-2024; Qian,
   Zhuzhong/HPD-4328-2023
OI Qian, Zhuzhong/0000-0003-1625-7575
FU State Grid Technic Project ? [5100-202140032A-0-0-00]; Research on key
   technologies of message and service gateway
FX Acknowledgments This paper is supported by State Grid Technic Project
   ?Research on key technologies of message and service gateway supporting
   the open ecology of heterogeneous system" (No. 5100-202140032A-0-0-00) .
CR Adams A, 2019, ACM T GRAPHIC, V38, DOI 10.1145/3306346.3322967
   Ananthanarayanan G., 2010, P 9 USENIX C OP SYST
   Ananthanarayanan G., 2014, P 11 USENIX C NETWOR, P289
   Ananthanarayanan Ganesh., 2013, NSDI '13
   [Anonymous], C PAPER ACML 2017
   [Anonymous], 2016, Paleo: A performance model for deep neural networks
   [Anonymous], 2018, IEEE ICC
   Ao WC, 2020, IEEE T PARALL DISTR, V31, P793, DOI 10.1109/TPDS.2019.2945294
   Auer P, 2002, MACH LEARN, V47, P235, DOI 10.1023/A:1013689704352
   Blefari-Melazzi N, 2008, INT J NETW MANAG, V18, P409, DOI 10.1002/nem.660
   Chen LX, 2019, IEEE INFOCOM SER, P748, DOI [10.1109/infocom.2019.8737654, 10.1109/INFOCOM.2019.8737654]
   Chen TL, 2020, ANN OPER RES, V290, P813, DOI 10.1007/s10479-018-2969-x
   Chen W., 2013, JMLR WORKSHOP C P, P151
   Chen W, 2016, ADV NEUR IN, V29
   Chiang M, 2016, IEEE INTERNET THINGS, V3, P854, DOI 10.1109/JIOT.2016.2584538
   Choi BY, 2007, COMPUT NETW, V51, P3812, DOI 10.1016/j.comnet.2007.04.004
   Dudziak L., 2020, Advances in Neural Information Processing Systems (NeurIPS)
   Goel A, 2010, ACM T ALGORITHMS, V7, DOI 10.1145/1868237.1868250
   Graf, 2017, ARXIV160808710, P1, DOI DOI 10.48550/ARXIV.1608.08710
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   Kaufman Samuel, 2019, P WORKSH ML SYST NEU, P1
   Khelifa A., 2020, ELSEVIER KES
   Li Zhang Lyna, 2021, MobiSys '21: Proceedings of the 19th Annual International Conference on Mobile Systems, Applications, and Services, P81, DOI 10.1145/3458864.3467882
   Liu H., 2018, PROC INT C LEARN REP
   NEMHAUSER GL, 1978, MATH PROGRAM, V14, P265, DOI 10.1007/BF01588971
   Ren XQ, 2015, SIGCOMM'15: PROCEEDINGS OF THE 2015 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P379, DOI 10.1145/2785956.2787481
   Reuther A, 2021, IEEE HIGH PERF EXTR, DOI 10.1109/HPEC49654.2021.9622867
   Schad J, 2010, PROC VLDB ENDOW, V3, P460, DOI 10.14778/1920841.1920902
   Sun YX, 2021, IEEE T WIREL COMMUN, V20, P1138, DOI 10.1109/TWC.2020.3030889
   Sun YX, 2019, IEEE T VEH TECHNOL, V68, P3061, DOI 10.1109/TVT.2019.2895593
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Wang D, 2019, ACM TRANS MODELING P, V4, DOI 10.1145/3310336
   Wang TT, 2020, 2020 IEEE/ACM 28TH INTERNATIONAL SYMPOSIUM ON QUALITY OF SERVICE (IWQOS), DOI 10.1109/iwqos49365.2020.9212862
   Zhang Z., 2020, IEEE CCGRID
   Zhou Y., 2021, IEEE ICPADS
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
NR 36
TC 2
Z9 2
U1 4
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102636
DI 10.1016/j.sysarc.2022.102636
EA JUL 2022
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3C8PK
UT WOS:000828879400004
DA 2024-07-18
ER

PT J
AU Forlin, BE
   Santos, PC
   Becker, AE
   Alves, MAZ
   Carro, L
AF Forlin, Bruno E.
   Santos, Paulo C.
   Becker, Augusto E.
   Alves, Marco A. Z.
   Carro, Luigi
TI Sim<SUP>2</SUP>PIM: A complete simulation framework for
   Processing-in-Memory?
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Processing-in-Memory; Simulator; Performance; Cycle accurate;
   Multi-threaded
AB With the help of modern memory integration technologies, Processing-in-Memory (PIM) has emerged as a practical approach to mitigate the memory wall while improving performance and energy efficiency in contemporary applications. Since these designs encompass accelerating and increasing the efficiency of critical specific and general-purposed applications, it is expected that these accelerators will be coupled to existing systems and consequently with systems capable of multi-thread computing. However, there is a lack of tools capable of quickly simulating different PIMs designs and their suitable integration with other hosts. This gap is even worse when considering simulations of multi-core systems. This work presents Sim2PIM, a Simple Simulator for PIM devices that seamlessly integrates any PIM architecture with the host processor and memory hierarchy. The framework simulation achieves execution speeds and accuracy on par with the perf tool on host code, less than 10% run-time overhead, and around 2% difference in metrics. Additionally, by exploring the thread parallelism in the application and utilizing the host hardware, Sim2PIM can achieve more than 8x simulation speedup compared to a sequential simulation and orders of magnitude compared to other simulators. Sim2PIM is available to download at https://pim.computer/.
C1 [Forlin, Bruno E.; Santos, Paulo C.; Becker, Augusto E.; Carro, Luigi] Univ Fed Rio Grande do Sul, Porto Alegre, Brazil.
   [Alves, Marco A. Z.] Univ Fed Parana, Curitiba, Brazil.
C3 Universidade Federal do Rio Grande do Sul; Universidade Federal do
   Parana
RP Forlin, BE (corresponding author), Univ Fed Rio Grande do Sul, Porto Alegre, Brazil.
EM beforlin@inf.ufrgs.br; pcssjunior@inf.ufrgs.br; aebecker@inf.ufrgs.br;
   mazalves@inf.ufpr.br; carro@inf.ufrgs.br
RI Carro, Luigi/AAR-8819-2020; Alves, Marco/D-8855-2018
OI Carro, Luigi/0000-0002-7402-4780; Alves, Marco/0000-0003-2440-2664;
   Endres Forlin, Bruno/0000-0003-4822-1841; Santos, Paulo
   Cesar/0000-0001-8555-2637
FU FAPERGS, Brazil; CAPES, Brazil; CNPq, Brazil; Serrapilheira Institute,
   Brazil [Serra-1709-16621]
FX This work was partially supported by FAPERGS, Brazil, CAPES, Brazil,
   CNPq, Brazil and Serrapilheira Institute, Brazil (grant number
   Serra-1709-16621) .
CR Aga S, 2017, INT S HIGH PERF COMP, P481, DOI 10.1109/HPCA.2017.21
   Ahmed H, 2019, DES AUT TEST EUROPE, P564, DOI [10.23919/DATE.2019.8714956, 10.23919/date.2019.8714956]
   Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   Alves M. A., 2015, PROC 2015 INT S MEMO, P22
   Alves M.A.Z., 2015, 17 INT C HIGH PERFOR
   [Anonymous], 2013, Hybrid Memory Cube Specification 1.0
   Banagozar A., 2019, P 22 INT WORKSHOP SO, P1, DOI [10.1145/3323439.3323989, DOI 10.1145/3323439.3323989]
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Boroumand A., 2018, INT C ARCHITECTURAL
   Boroumand A, 2017, IEEE COMPUT ARCHIT L, V16, P46, DOI 10.1109/LCA.2016.2577557
   Drebes A., 2020, IMPACT 2020 WORKSHOP
   Drumond M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P639, DOI 10.1145/3079856.3080233
   Gao F, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P100, DOI 10.1145/3352460.3358260
   Hamdioui S, 2015, DES AUT TEST EUROPE, P1718
   Nguyen HAD, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3365837
   Hsieh K, 2016, CONF PROC INT SYMP C, P204, DOI 10.1109/ISCA.2016.27
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Lee S, 2021, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA52012.2021.00013
   Leidel JD, 2016, IEEE SYM PARA DISTR, P621, DOI 10.1109/IPDPSW.2016.43
   Liu JQ, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P655, DOI [10.1109/MICR0.2018.00059, 10.1109/MICRO.2018.00059]
   Luk Chi-Keung., 2005, PIN BUILDING CUSTOMI
   Nai LF, 2017, INT S HIGH PERF COMP, P457, DOI 10.1109/HPCA.2017.54
   Nair R, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2015.2409732
   Nider Joel, 2021, 2021 USENIX ANN TECH, P117
   Oliveira GF, 2017, INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS 2017), P54, DOI 10.1109/SAMOS.2017.8344611
   Pouchet Louis-Noel, 2012, Polybench: The polyhedral benchmark suite
   Sanchez D., 2013, ISCA
   Santos P. C., IFIP WG102 WORKING C
   Santos P.C., 2021, DATE 21
   Santos PC, 2018, DES AUT TEST EUROPE, P897, DOI 10.23919/DATE.2018.8342135
   Santos PC, 2017, DES AUT TEST EUROPE, P710, DOI 10.23919/DATE.2017.7927081
   Seshadri Vivek, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P185, DOI 10.1145/2540708.2540725
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Xia LX, 2018, IEEE T COMPUT AID D, V37, P1009, DOI 10.1109/TCAD.2017.2729466
   Xie L., 2019, 2019 IEEEACM INT S N
   Xu S., 2018, IEEE COMPUT ARCHIT L
   Yu C, 2021, IEEE COMPUT ARCHIT L, V20, P54, DOI 10.1109/LCA.2021.3061905
   Zhang D., 2014, P 23 INT S HIGH PERF
NR 39
TC 4
Z9 4
U1 3
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102528
DI 10.1016/j.sysarc.2022.102528
EA MAY 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7TO
UT WOS:000802886800002
DA 2024-07-18
ER

PT J
AU Potteiger, B
   Dubey, A
   Cai, FY
   Koutsoukos, X
   Zhang, ZK
AF Potteiger, Bradley
   Dubey, Abhishek
   Cai, Feiyang
   Koutsoukos, Xenofon
   Zhang, Zhenkai
TI Moving target defense for the security and resilience of mixed time and
   event triggered cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Moving target defense; Time triggered; Event triggered; Cyber-physical
   systems
AB Memory corruption attacks such as code injection, code reuse, and non-control data attacks have become widely popular for compromising safety-critical Cyber-Physical Systems (CPS). Moving target defense (MTD) techniques such as instruction set randomization (ISR), address space randomization (ASR), and data space randomization (DSR) can be used to protect systems against such attacks. CPS often use time-triggered architectures to guarantee predictable and reliable operation. MTD techniques can cause time delays with unpredictable behavior. To protect CPS against memory corruption attacks, MTD techniques can be implemented in a mixed time and event-triggered architecture that provides capabilities for maintaining safety and availability during an attack. This paper presents a mixed time and event-triggered MTD security approach based on the ARINC 653 architecture that provides predictable and reliable operation during normal operation and rapid detection and reconfiguration upon detection of attacks. We leverage a hardware-in-the-loop testbed and an advanced emergency braking system (AEBS) case study to show the effectiveness of our approach.
C1 [Potteiger, Bradley] Johns Hopkins Appl Phys Lab, Laurel, MD 20723 USA.
   [Dubey, Abhishek; Cai, Feiyang; Koutsoukos, Xenofon] Vanderbilt Univ, 221 Kirkland Hall, Nashville, TN 37235 USA.
   [Zhang, Zhenkai] Texas Tech Univ, Lubbock, TX 79409 USA.
C3 Johns Hopkins University; Johns Hopkins University Applied Physics
   Laboratory; Vanderbilt University; Texas Tech University System; Texas
   Tech University
RP Potteiger, B (corresponding author), Johns Hopkins Appl Phys Lab, Laurel, MD 20723 USA.
EM bpottei1@umbc.edu
RI Cai, Feiyang/AAW-9888-2021
OI Cai, Feiyang/0000-0002-1486-0971
FU National Security Agency, United States of America [H98230-18-D-0010];
   National Science Foundation, United States of America [CNS-1739328];
   NIST, United States of America [70NANB18H198]
FX This work is supported in part by the National Security Agency, United
   States of America (H98230-18-D-0010), the National Science Foundation,
   United States of America (CNS-1739328), and by NIST, United States of
   America (70NANB18H198). Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the author(s)
   and do not necessarily reflect the views of NSA, NSF, or NIST.
CR [Anonymous], 2019, ADUBEY14 ARINC653EMU
   [Anonymous], 2012, 1st Workshop on Hot Topics in Software Defined Networks (HotSDN 2012), DOI DOI 10.1145/2342441.2342467
   [Anonymous], 1998, CROSSTALK
   [Anonymous], AUTOMOTIVE OP SYST A
   [Anonymous], 1996, Phrack Magazine
   AVIZIENIS A, 1985, IEEE T SOFTWARE ENG, V11, P1491, DOI 10.1109/TSE.1985.231893
   Bak S, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P99, DOI 10.1109/RTAS.2009.20
   Baker A., 2018, 26 SAFETY CRITICAL S
   Barr P., 2011, AMAZON WEB SERVICES, P1
   Bauer A, 2006, 2006 AUSTRALIAN SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, P243
   Bhatkar S, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 12TH USENIX SECURITY SYMPOSIUM, P105
   Bhatkar S, 2008, LECT NOTES COMPUT SC, V5137, P1, DOI [10.1007/978-3-540-70542-0_1, 10.1145/1556444.1556449]
   Blair B, 2018, ARMS CONTR TODAY, V48, P6
   CAPELLETTI M., 2017, UNLINKER APPROACH ID
   Charette RN, 2009, IEEE SPECTRUM, V46, P7, DOI 10.1109/MSPEC.2009.5340234
   Conti Mauro, 2016, Proceedings on Privacy Enhancing Technologies, V2016, P454, DOI 10.1515/popets-2016-0050
   Dinaburg A.., 2014, RECON 2014 C
   Diniz N., 2005, DASIA 2005 DATA SYST, V602
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Dubey A, 2019, IEEE AERO EL SYS MAG, V34, P32, DOI 10.1109/MAES.2019.2905921
   Dubey A, 2011, SOFTWARE PRACT EXPER, V41, P1517, DOI 10.1002/spe.1083
   Falcone Ylies, 2012, International Journal on Software Tools for Technology Transfer, V14, P349, DOI 10.1007/s10009-011-0196-8
   Gorgovan C, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2896451
   Heiner G, 1998, DIG PAP INT SYMP FAU, P402, DOI 10.1109/FTCS.1998.689491
   Isovic D, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P60, DOI 10.1109/EMRTS.1999.777451
   Kc G. S., 2003, Proceedings of the 10th ACM conference on Computer and communications security (CCS '03), P272
   Kottenstette N, 2013, IEEE T CONTR SYST T, V21, P649, DOI 10.1109/TCST.2012.2189211
   Koutsoukos X, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362342
   Kruger K., 2017, IMPROVING SECURITY T
   Lattner C., 2010, LLVM COMPILER INFRAS
   Ligatti J, 2009, ACM T INFORM SYST SE, V12, DOI 10.1145/1455526.1455532
   Lu K, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P280, DOI 10.1145/2810103.2813694
   LynuxWorks, LYNXOS178
   Mahato Niladri Kumar, 2011, Spine, V36, pE569, DOI 10.1097/BRS.0b013e3181f6ecb2
   Markl F.., RET, P32
   Miller C., 2015, ILLMATICS, P1
   Mohan S., 2013, ACM INT C HIGH CONF, P65, DOI 10.1145/2461446.2461456
   Okhravi H., 2013, Survey of cyber moving target techniques
   Papadogiannakis A., 2013, P 2013 ACM SIGSAC C, P981, DOI DOI 10.1145/2508859.2516670
   Potteiger B., 2018, P 5 ANN S BOOTCAMP H, P5
   Potteiger B., 2019, P 6 ANN S HOT TOP SC, P3
   Potteiger B.D.., 2019, THESIS
   Potteiger B, 2020, I SYM OBJ-OR R-T D C, P89, DOI 10.1109/ISORC49007.2020.00022
   Prisaznuk PJ, 2008, DIGIT AVION SYST CON, P218
   Schneider F. B., 2000, ACM Transactions on Information and Systems Security, V3, P30, DOI 10.1145/353323.353382
   Schuster F, 2015, P IEEE S SECUR PRIV, P745, DOI 10.1109/SP.2015.51
   Seto D., 2000, CASE STUDY DEV BASEL
   Sha L, 2001, IEEE SOFTWARE, V18, P20
   Snow KZ, 2013, P IEEE S SECUR PRIV, P574, DOI 10.1109/SP.2013.45
   Sovarel AN, 2005, USENIX Association Proceedings of the 14th USENIX Security Symposium, P145
   Sui YL, 2016, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION (CC 2016), P265, DOI 10.1145/2892208.2892235
   Tripakis S, 2009, LECT NOTES COMPUT SC, V5779, P152, DOI 10.1007/978-3-642-04694-0_11
   Wagner M., 2009, NAT DEF IND ASS SYST
   Wang C, 2007, INT SYM CODE GENER, P244
   Wang XF, 2013, ACM IEEE INT CONF CY, P41, DOI 10.1109/ICCPS.2013.6603998
   Xia M, 2014, IEEE DECIS CONTR P, P783, DOI 10.1109/CDC.2014.7039477
   Xiaowan Huang, 2012, International Journal on Software Tools for Technology Transfer, V14, P327, DOI 10.1007/s10009-010-0184-4
   Yao JG, 2013, IEEE T IND INFORM, V9, P346, DOI 10.1109/TII.2012.2219060
   Yellman TW, 2006, RISK ANAL, V26, P277, DOI 10.1111/j.1539-6924.2006.00712.x
   Yoon MK, 2016, IEEE REAL TIME
   Yoon MK, 2017, ACM IEEE INT CONF CY, P143, DOI 10.1145/3055004.3055010
   Zuepke A, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P133, DOI 10.1109/RTAS.2015.7108435
NR 62
TC 7
Z9 7
U1 1
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102420
DI 10.1016/j.sysarc.2022.102420
EA FEB 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P7LR
UT WOS:000819918100001
OA Bronze
DA 2024-07-18
ER

PT J
AU Zhao, QL
   Zhao, YC
   Zou, MH
   Gao, ZG
   Zeng, HB
AF Zhao, Qingling
   Zhao, Yecheng
   Zou, Minhui
   Gao, Zhigang
   Zeng, Haibo
TI Improved analysis and optimal priority assignment for communicating
   threads on uni-processor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Communicating threads; Task chains; Timing analysis; Optimal priority
   assignment; Robust priority assignment
ID PREEMPTION-THRESHOLDS; OPTIMIZATION; INTEGRATION
AB This paper studies the system of communicating threads, which can be modeled as a set of task chains with each thread segment described as a task. Different from conventional approaches that assume the communication only happens at the end of thread executions, we assume a very generic scenario that the communication can happen at anytime during the execution. Under this scenario, the timing analysis and the priority assignment require carefully studying the possible execution dependencies among thread segments. We provide a more accurate timing analysis for the case that threads are communicating with message-based mechanisms. We prove that this analysis and the previously proposed one for synchronous communication are compliant with Audsley's algorithm, which opens the possibility to use it to find an optimal priority assignment. We further propose two priority assignment algorithms that maximize the system's robustness metrics. Finally, we evaluate our contributions in terms of both synthetic benchmarks and an industrial case study.
C1 [Zhao, Qingling; Zou, Minhui] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing, Peoples R China.
   [Zhao, Yecheng] Google, Mountain View, CA USA.
   [Gao, Zhigang] Hangzhou Dianzi Univ, Sch Comp Sci & Technol, Hangzhou, Peoples R China.
   [Zeng, Haibo] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA USA.
C3 Nanjing University of Science & Technology; Google Incorporated;
   Hangzhou Dianzi University; Virginia Polytechnic Institute & State
   University
RP Zhao, QL (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Key Lab Intelligent Percept & Syst High Dimens In, PCA Lab,Minist Educ, Nanjing, Peoples R China.; Zhao, QL (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Jiangsu Key Lab Image & Video Understanding Socia, Nanjing, Peoples R China.
EM ada_zhao@njust.edu.cn
RI Zou, Minhui/KFB-9355-2024
OI Zou, Minhui/0000-0001-8330-8331
FU National Natural Science Foundation of China [61902185, 61877015];
   Jiangsu Provincial Natural Science Foundation, China [BK20190448,
   BK20190447]; 111Program, China [B13022]
FX This work was supported by the National Natural Science Foundation of
   China (Grant No. 61902185 and 61877015), the Jiangsu Provincial Natural
   Science Foundation, China (Grant No. BK20190448 and BK20190447), and
   111Program, China (No. B13022). The authors would like to thank Johannes
   Schlatow and Rolf Ernst, TU Braun-schweig, for valuable hints and
   discussions.
CR Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Davis RI, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P3, DOI 10.1109/RTSS.2007.11
   Davis RI, 2016, J SYST ARCHITECT, V65, P64, DOI 10.1016/j.sysarc.2016.04.002
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Gu Z., 2005, REAL TIM SYST S 2005, P10
   HARBOUR MG, 1994, IEEE T SOFTWARE ENG, V20, P13, DOI 10.1109/32.263752
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Peeck J, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P539, DOI 10.23919/DATE51398.2021.9474109
   Regehr J, 2002, REAL TIM SYST SYMP P, P315, DOI 10.1109/REAL.2002.1181585
   Schlatow J., 2016, Proceedings of the 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), P1, DOI DOI 10.1109/RTAS.2016.7461359
   Schlatow J, 2017, IEEE IND ELEC, P8425, DOI 10.1109/IECON.2017.8217479
   Schlatow J, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126505
   Schlichenmaier J., 2018, ARXIV PREPRINT, P1, DOI DOI 10.1109/SIES.2018.8442077
   Schliecker Simon, 2008, P 6 IEEE ACM IFIP IN, P185
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
   Zhao QL, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783440
   Zhao QL, 2013, IEEE INT CONF EMBED, P227, DOI 10.1109/RTCSA.2013.6732223
   Zhao QL, 2013, DES AUT TEST EUROPE, P141
   Zhao QL, 2014, IEEE EMBED SYST LETT, V6, P8, DOI 10.1109/LES.2013.2273352
   Zhao YC, 2019, REAL-TIME SYST, V55, P667, DOI 10.1007/s11241-019-09332-0
   Zhao YC, 2019, IEEE T COMPUT, V68, P926, DOI 10.1109/TC.2018.2878835
   Zhao YC, 2018, IEEE T COMPUT AID D, V37, P2188, DOI 10.1109/TCAD.2018.2857380
   Zhao YC, 2018, IEEE REAL TIME, P283, DOI 10.1109/RTAS.2018.00036
NR 24
TC 0
Z9 0
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102377
DI 10.1016/j.sysarc.2021.102377
EA FEB 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200014
DA 2024-07-18
ER

PT J
AU Oberko, PSK
   Obeng, VHKS
   Xiong, H
   Kumari, S
AF Oberko, Prince Silas Kwesi
   Obeng, Victor-Hillary Kofi Setornyo
   Xiong, Hu
   Kumari, Saru
TI A survey on Attribute-Based Signatures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Attribute-Based Signatures (ABS); Privacy-preserving; Survey; Taxonomy
ID IDENTITY-BASED ENCRYPTION; INDUSTRIAL-INTERNET; EFFICIENT; SCHEME;
   SECURE; EPASS
AB Attribute-Based Signature (ABS), where messages are signed concerning a signing strategy conveyed as predicates, provides a necessary platform for implementing fine-grained access control over signed messages in an attribute-based cryptosystem. Research into ABS has seen rapid progress in recent years, and we consider it a fitting proposition to achieve anonymous authentication. Due to its unique characteristic, ABS is widely adopted in various application scenarios. Considering the fruitful and compelling prospect of ABS, it is desirable to survey the ABS systematically and thoroughly. This paper offers an exhaustive survey and examines the state-of-the-art of ABS designs and schemes. Furthermore, the survey proffers precise insights into some classic concretely constructed algorithms as well as the design philosophy behind these algorithms. Additionally, we examine the extensions (the several directions) of ABS and its advancement after its inception. We compare related work from the perspectives of performance, functionality, and security level and discuss open research issues.
C1 [Oberko, Prince Silas Kwesi; Obeng, Victor-Hillary Kofi Setornyo; Xiong, Hu] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu 610054, Sichuan, Peoples R China.
   [Xiong, Hu] Intelligent Terminal Key Lab SiChuan Prov, Yibin, Peoples R China.
   [Xiong, Hu] Adv Cryptog & Syst Secur Key Lab Sichuan Prov, Chengdu, Peoples R China.
   [Obeng, Victor-Hillary Kofi Setornyo; Kumari, Saru] Chaudhary Charan Singh Univ, Dept Math, Meerut, Uttar Pradesh, India.
C3 University of Electronic Science & Technology of China; Chaudhary Charan
   Singh University
RP Kumari, S (corresponding author), Chaudhary Charan Singh Univ, Dept Math, Meerut, Uttar Pradesh, India.
EM saryusiirohi@gmail.com
RI Kumari, Saru/K-2038-2019
OI Kumari, Saru/0000-0003-4929-5383; Oberko, Prince Silas
   Kwesi/0000-0002-9619-6137
FU Open Fund of Advanced Cryptography and System Security Key Laboratory of
   Sichuan Province [SKLACSS-202102]; Intelligent Terminal Key Laboratory
   of SiChuan Province [SCITLAB-1019]; Sichuan Science and Technology
   [2021JDRC0072, 2021YFG0164]
FX Acknowledgments This work was supported in part by the Open Fund of
   Advanced Cryptography and System Security Key Laboratory of Sichuan
   Province under Grant SKLACSS-202102, in part by the Intelligent Terminal
   Key Laboratory of SiChuan Province under Grant SCITLAB-1019, and in part
   by the the Sichuan Science and Technology under Grant 2021JDRC0072 and
   2021YFG0164.
CR Abdalla M, 2002, LECT NOTES COMPUT SC, V2332, P418
   Ajtai M., 1996, Proceedings of the Twenty-Eighth Annual ACM Symposium on the Theory of Computing, P99, DOI 10.1145/237814.237838
   Anada  H., 2014, ASIAPKC2014, P49, DOI [10.1145/2600694.2600696, DOI 10.1145/2600694.2600696]
   [Anonymous], 2008, Rep. 2008/328
   Attrapadung N, 2011, LECT NOTES COMPUT SC, V6571, P90, DOI 10.1007/978-3-642-19379-8_6
   Bao YY, 2021, IEEE INTERNET THINGS, V8, P9189, DOI 10.1109/JIOT.2021.3055861
   Beimel A., 1996, Tech. Rep.
   Belguith S, 2022, T EMERG TELECOMMUN T, V33, DOI 10.1002/ett.3667
   Bernhard D, 2013, INT J INF SECUR, V12, P219, DOI 10.1007/s10207-013-0191-z
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P56
   Boyen X, 2007, LECT NOTES COMPUT SC, V4515, P210
   Boyen X, 2010, LECT NOTES COMPUT SC, V6056, P499
   Brickell E, 2009, INT J INF SECUR, V8, P315, DOI 10.1007/s10207-009-0076-3
   Cash D, 2012, J CRYPTOL, V25, P601, DOI 10.1007/s00145-011-9105-2
   Cash D, 2010, LECT NOTES COMPUT SC, V6110, P523
   Chase M, 2007, LECT NOTES COMPUT SC, V4392, P515
   CHAUM D, 1991, LECT NOTES COMPUT SC, V547, P257
   Chen L., 2016, REPORT POSTQUANTUM C, V12
   Chen Y, 2022, IEEE T SERV COMPUT, V15, P3224, DOI 10.1109/TSC.2021.3096420
   Chow SSM, 2009, LECT NOTES COMPUT SC, V5443, P256
   Cui H, 2018, IEEE T IND INFORM, V14, P3724, DOI 10.1109/TII.2018.2813304
   Cui H, 2016, INFORM SCIENCES, V367, P660, DOI 10.1016/j.ins.2016.07.010
   Dan Cao, 2012, Proceedings of the 2012 8th International Conference on Information Science and Digital Content Technology (ICIS and IDCTA), P277
   Datta P, 2020, SHORT ATTRIBUTE BASE
   Datta P, 2021, IEICE T FUND ELECTR, VE104A, P25, DOI 10.1587/transfun.2020CIP0003
   DIFFIE W, 1976, IEEE T INFORM THEORY, V22, P644, DOI 10.1109/TIT.1976.1055638
   Ding SL, 2014, IEEE INT CONF TRUST, P582, DOI 10.1109/TrustCom.2014.74
   El Bansarkhani R., 2016, IACR CRYPTOL EPRINT, V2016, P823
   El Kaafarani Ali, 2014, Topics in Cryptology - CT-RSA 2014. The Cryptographers Track at the RSA Conference 2014. Proceedings: LNCS 8366, P327, DOI 10.1007/978-3-319-04852-9_17
   El Kaafarani A, 2014, LECT NOTES COMPUT SC, V8813, P256, DOI 10.1007/978-3-319-12280-9_17
   El Sibai R, 2020, T EMERG TELECOMMUN T, V31, DOI 10.1002/ett.3720
   Emura Keita, 2009, Information and Media Technologies, V4, P1060
   Escala A, 2011, LECT NOTES COMPUT SC, V6737, P224, DOI 10.1007/978-3-642-21969-6_14
   Fei Tang, 2014, Information Security. 17th International Conference, ISC 2014. Proceedings: LNCS 8783, P54, DOI 10.1007/978-3-319-13257-0_4
   FIAT A, 1987, LECT NOTES COMPUT SC, V263, P186, DOI 10.1007/3-540-47721-7_12
   Gagne Martin, 2012, Pairing-Based Cryptography - Pairing 2012. 5th International Conference. Revised Selected Papers, P295, DOI 10.1007/978-3-642-36334-4_19
   Ge AJ, 2012, IET INFORM SECUR, V6, P47, DOI 10.1049/iet-ifs.2011.0094
   Gentry C, 2008, ACM S THEORY COMPUT, P197
   Ghadafi E., 2015, TOPICS CRYPTOLOGY CT, V9048, P391, DOI DOI 10.1007/978-3-319-16715-2
   GOLDWASSER S, 1988, SIAM J COMPUT, V17, P281, DOI 10.1137/0217017
   Goyal V., 2006, P 13 ACM C COMP COMM, P89, DOI DOI 10.1145/1180405.1180418
   Groth J, 2008, LECT NOTES COMPUT SC, V4965, P415
   Groth J, 2012, J ACM, V59, DOI 10.1145/2220357.2220358
   Gu K, 2019, J INF SECUR APPL, V49, DOI 10.1016/j.jisa.2019.102400
   Gu K, 2017, ACTA INFORM, V54, P521, DOI 10.1007/s00236-016-0270-5
   Guo R, 2018, IEEE ACCESS, V6, P11676, DOI 10.1109/ACCESS.2018.2801266
   Guo S, 2008, PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON INFORMATION SECURITY AND ASSURANCE, P509, DOI 10.1109/ISA.2008.111
   Hasegawa S, 2016, PROCEEDINGS OF 2016 INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS (ISITA 2016), P76
   Herranz J, 2012, LECT NOTES COMPUT SC, V7178, P51, DOI 10.1007/978-3-642-27954-6_4
   Herranz J, 2010, LECT NOTES COMPUT SC, V6056, P19
   Hohenberger S, 2013, LECT NOTES COMPUT SC, V8042, P494, DOI 10.1007/978-3-642-40041-4_27
   Huang CL, 2021, J PARALLEL DISTR COM, V149, P76, DOI 10.1016/j.jpdc.2020.11.002
   Huang ZJ, 2021, CONCURR COMP-PRACT E, V33, DOI 10.1002/cpe.6173
   Jackson D, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P2165, DOI 10.1145/3319535.3339813
   Jao D, 2011, LECT NOTES COMPUT SC, V7071, P19, DOI 10.1007/978-3-642-25405-5_2
   Jiameng Sun, 2017, Cyberspace Safety and Security. 9th International Symposium, CSS 2017. Proceedings: LNCS 10581, P86, DOI 10.1007/978-3-319-69471-9_7
   Khader D., 2007, IACR Cryptol.ePrint Arch., V2007, P159
   Kumar S, 2011, LECT NOTES COMPUT SC, V6711, P141
   Langlois A, 2014, LECT NOTES COMPUT SC, V8383, P345, DOI 10.1007/978-3-642-54631-0_20
   Lewko A, 2011, LECT NOTES COMPUT SC, V6632, P568, DOI 10.1007/978-3-642-20465-4_31
   Lewko A, 2010, LECT NOTES COMPUT SC, V6110, P62, DOI 10.1007/978-3-642-13190-5_4
   Li Guo, 2020, Proceedings. 2020 International Conference on Intelligent Computing, Automation and Systems (ICICAS), P349, DOI 10.1109/ICICAS51530.2020.00079
   Li J., 2010, P 5 ACM S INF COMP C, P60, DOI [DOI 10.1145/1755688.1755697, 10.1145/1755688.1755697]
   Li JG, 2022, IEEE INTERNET THINGS, V9, P4573, DOI 10.1109/JIOT.2021.3104585
   Li J, 2010, INFORM SCIENCES, V180, P1681, DOI 10.1016/j.ins.2010.01.008
   Li YHZ, 2021, IEEE T INTELL TRANSP, V22, P1892, DOI 10.1109/TITS.2020.3038910
   Liu ZS, 2015, FUTURE GENER COMP SY, V52, P61, DOI 10.1016/j.future.2014.12.001
   Luo FC, 2021, COMPUT STAND INTER, V75, DOI 10.1016/j.csi.2020.103499
   Lupu TG, 2009, REC ADV COMPUT ENG, P180
   Maji Hemanta K., 2011, Topics in Cryptology - CT-RSA 2011. The Cryptographers' Track at the RSA Conference 2011, P376, DOI 10.1007/978-3-642-19074-2_24
   Malkin T, 2011, LECT NOTES COMPUT SC, V6597, P89, DOI 10.1007/978-3-642-19571-6_7
   Mao Xian-ping, 2014, Journal of Shanghai Jiaotong University (Science), V19, P406, DOI 10.1007/s12204-014-1516-4
   Mei Q, 2021, IEEE SYST J, V15, P245, DOI 10.1109/JSYST.2020.2966526
   Cui N, 2021, CHINESE J ELECTRON, V30, P697, DOI 10.1049/cje.2021.05.011
   NAOR M, 1990, PROCEEDINGS OF THE TWENTY SECOND ANNUAL ACM SYMPOSIUM ON THEORY OF COMPUTING, P427, DOI 10.1145/100216.100273
   Oberko PSK, 2022, J AMB INTEL HUM COMP, V13, P515, DOI 10.1007/s12652-021-02915-5
   Okamoto T, 2008, LECT NOTES COMPUT SC, V5209, P57, DOI 10.1007/978-3-540-85538-5_4
   Okamoto T, 2013, LECT NOTES COMPUT SC, V7778, P125, DOI 10.1007/978-3-642-36362-7_9
   Okamoto T, 2011, LECT NOTES COMPUT SC, V6571, P35, DOI 10.1007/978-3-642-19379-8_3
   Okamoto T, 2010, LECT NOTES COMPUT SC, V6223, P191, DOI 10.1007/978-3-642-14623-7_11
   Rani S, 2017, 2017 ISEA ASIA SECURITY AND PRIVACY CONFERENCE (ISEASP 2017), P101
   Ren YL, 2018, MULTIMED TOOLS APPL, V77, P18105, DOI 10.1007/s11042-017-4539-7
   Rivest R.L., 2001, INT C THEOR APPL CRY, P552, DOI DOI 10.1007/3-540-45682-1_32
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Ruj S., 2014, 2014 International Conference on Signal Processing and Communications SPCOM, P1, DOI DOI 10.1109/SPC0M.2014.6983992
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Sakai Yusuke, 2018, Advances in Cryptology - ASIACRYPT 2018. 24th International Conference on the Theory and Application of Cryptology and Information Security. Proceedings: Lecture Notes in Computer Science (LNCS 11273), P493, DOI 10.1007/978-3-030-03329-3_17
   Sakai Y., 2016, PUBLIC KEY CRYPTOGRA
   Shahandashti SF, 2009, LECT NOTES COMPUT SC, V5580, P198, DOI 10.1007/978-3-642-02384-2_13
   Su JS, 2014, FUTURE GENER COMP SY, V33, P11, DOI 10.1016/j.future.2013.10.016
   Su QQ, 2020, IEEE ACCESS, V8, P127884, DOI 10.1109/ACCESS.2020.3007691
   Sun JM, 2021, IEEE T CLOUD COMPUT, V9, P1195, DOI 10.1109/TCC.2019.2902380
   Sun Y., 2018, 2018 27th International Conference on Computer Communication and Networks (ICCCN), Hangzhou, P1, DOI [10.1109/ICCCN.2018.8487349, DOI 10.1109/ICCCN.2018.8487349]
   Tan S.-Y., U AND E SERVICE SCI, P161
   Tanwar S., 2021, INT J APPL SCI ENG, V18, P1, DOI [DOI 10.6703/IJASE.202109_18(5).010, 10.6703/ijase.202109_18, DOI 10.6703/IJASE.202109_18]
   Tao Q, 2021, SECUR COMMUN NETW, V2021, DOI 10.1155/2021/6668339
   Tate SR, 2015, LECT NOTES COMPUT SC, V9149, P153, DOI 10.1007/978-3-319-20810-7_10
   Tsz Hon Yuen, 2012, Information and Communication Security. 14th International Conference (ICICS 2012). Proceedings, P167, DOI 10.1007/978-3-642-34129-8_15
   Uzunkol O, 2019, MULTIMED TOOLS APPL, V78, P11735, DOI 10.1007/s11042-018-6725-7
   Wang QB, 2015, LECT NOTES COMPUT SC, V9065, P406, DOI 10.1007/978-3-319-17533-1_28
   Wang QB, 2015, SECUR COMMUN NETW, V8, P811, DOI 10.1002/sec.1038
   Wang YW, 2020, SECUR COMMUN NETW, V2020, DOI 10.1155/2020/8837456
   Waters B, 2005, LECT NOTES COMPUT SC, V3494, P114
   Waters B, 2009, LECT NOTES COMPUT SC, V5677, P619, DOI 10.1007/978-3-642-03356-8_36
   Wei JH, 2016, J INF SECUR APPL, V30, P40, DOI 10.1016/j.jisa.2016.05.003
   Xie Jia, 2016, Journal of China Universities of Posts and Telecommunications, V23, P83, DOI 10.1016/S1005-8885(16)60049-3
   Xiong H, 2021, IEEE INTERNET THINGS, V8, P16142, DOI 10.1109/JIOT.2020.3008955
   Xiong H, 2021, IEEE SYST J, V15, P2156, DOI 10.1109/JSYST.2020.2983198
   Xiong H, 2020, IEEE INTERNET THINGS, V7, P11713, DOI 10.1109/JIOT.2020.2999510
   Xiong H, 2020, IEEE T IND INFORM, V16, P1013, DOI 10.1109/TII.2019.2921516
   Yanling Lian, 2013, 2013 5th International Conference on Intelligent Networking and Collaborative Systems, P573, DOI 10.1109/INCoS.2013.106
   Zeng F., 2012, J COMPUT INF SYS, V8, P2875
   Zhang R., 2020, INT C SEC PRIV NEW C, P441, DOI [10.1007/978-3-030-66922-5_30, DOI 10.1007/978-3-030-66922-5_30]
   Zhang Y., 2020, J COMPUT RES DEV, V57, DOI [10.7544/issn1000-1239.2020.20200421, DOI 10.7544/ISSN1000-1239.2020.20200421]
   Zhang Y., 2013, P INT C NETW SYST SE, P381
NR 116
TC 5
Z9 5
U1 4
U2 31
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102396
DI 10.1016/j.sysarc.2022.102396
EA FEB 2022
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200003
DA 2024-07-18
ER

PT J
AU Dávila-Guzmán, MA
   Kalms, L
   Tejero, RG
   Villarroya-Gaudó, M
   Gracia, DS
   Göhringer, D
AF Angelica Davila-Guzman, Maria
   Kalms, Lester
   Gran Tejero, Ruben
   Villarroya-Gaudo, Maria
   Suarez Gracia, Dario
   Goehringer, Diana
TI A cross-platform OpenVX library for FPGA accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; HLS; OpenVX; Image processing
AB FPGAs are an excellent platform to implement computer vision applications, since these applications tend to offer a high level of parallelism with many data-independent operations. However, the freedom in the solution design space of FPGAs represents a problem because each solution must be individually designed, verified, and tuned. The emergence of High Level Synthesis (HLS) helps solving this problem and has allowed the implementation of open programming standards as OpenVX for computer vision applications on FPGAs, such as the HiF1ipVX library developed exclusively for Xilinx devices. Although with the HiF1ipVX library, designers can develop solutions efficiently on Xilinx, they do not have an approach to port and run their code on FPGAs from other manufacturers.
   This work extends the HiFlipVX capabilities in two significant ways: supporting Intel FPGA devices and enabling execution on discrete FPGA accelerators. To provide both without affecting user-facing code, the new carried out implementation combines two HLS programming models: C++, using Intel's system of tasks, and OpenCL, which provides the CPU interoperability. Comparing with pure OpenCL implementations, this work reduces kernel dispatch resources, saving up to 24% of ALUT resources for each kernel in a graph, and improves performance 2.6 x and energy consumption 1.6 x on average for a set of representative applications, compared with state-of-the-art frameworks.
C1 [Angelica Davila-Guzman, Maria; Gran Tejero, Ruben; Villarroya-Gaudo, Maria; Suarez Gracia, Dario] Univ Zaragoza, DILS I3A, HiPEAC Network Excellence, Zaragoza, Spain.
   [Kalms, Lester; Goehringer, Diana] Tech Univ Dresden, Dresden, Germany.
C3 University of Zaragoza; Technische Universitat Dresden
RP Dávila-Guzmán, MA (corresponding author), Univ Zaragoza, DILS I3A, HiPEAC Network Excellence, Zaragoza, Spain.
EM angelicadg@unizar.es; kalms@tu-dresden.de; rgran@unizar.es;
   mvg@unizar.es; dario@unizar.es; diana.goehringer@tu-dresden.de
RI Villarroya-Gaudo, Maria/IQV-0431-2023; Gran, Rubén/F-5669-2016; Suarez
   Gracia, Dario/F-5559-2016
OI Davila Guzman, Maria Angelica/0000-0003-0668-6229; Gran Tejero,
   Ruben/0000-0002-4031-5651; Suarez Gracia, Dario/0000-0002-7490-4067
FU HiPEAC collaboration, Spain grant 2019 from Agencia Estatal de
   Investigacion (AEI), Spain [PID2019-105660RB-C21]; European Regional
   Development Fund (ERDF); Aragon Government, Spain [gaZ: T58_20R];
   European Social Fund (ESF), 2014-2020 "Construyendo Europa desde
   Aragon'' from European Regional Development Fund (ERDF); Santander-UZ
   grants program
FX All authors acknowledge support from grants HiPEAC collaboration, Spain
   grant 2019, PID2019-105660RB-C21/AEI/10.13039/5011 00011033 from Agencia
   Estatal de Investigacion (AEI), Spain and European Regional Development
   Fund (ERDF), gaZ: T58_20R research group from Aragon Government, Spain
   and European Social Fund (ESF), 2014-2020 "Construyendo Europa desde
   Aragon'' from European Regional Development Fund (ERDF), and
   Santander-UZ grants program.
CR Akgun Gokhan, 2020, Applied Reconfigurable Computing Architectures, Tools, and Applications. 16th International Symposium, ARC 2020. Proceedings. Lecture Notes in Computer Science (LNCS 120830), P178, DOI 10.1007/978-3-030-44534-8_14
   Dávila-Guzmán MA, 2021, IEEE T COMPUT, V70, P2056, DOI 10.1109/TC.2021.3115056
   Dávila-Guzmán MA, 2021, EUROMICRO WORKSHOP P, P75, DOI 10.1109/PDP52278.2021.00020
   Chugh N, 2016, 2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), P327, DOI 10.1145/2967938.2967969
   Dávila-Guzmán MA, 2020, ANN IEEE SYM FIELD P, P218, DOI 10.1109/FCCM48280.2020.00049
   Giduthuri R, 2016, SIGGRAPH ASIA 2016 C, DOI [10.1145/2988458.2988513, DOI 10.1145/2988458.2988513]
   HajiRassouliha A, 2018, SIGNAL PROCESS-IMAGE, V68, P101, DOI 10.1016/j.image.2018.07.007
   HardwareBee,, 2020, XIL VS INT HIGH END
   Huang S, 2019, PROCEEDINGS OF THE 2019 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '19), P79, DOI 10.1145/3297663.3310305
   Intel, 2020, INT HIGH LEV SYNTH C
   Intel, 2020, INT FPGA SDK OPENCL
   Jiang JT, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P299, DOI 10.1145/3373087.3375313
   Kalms Lester, 2019, Applied Reconfigurable Computing. 15th International Symposium, ARC 2019. Proceedings: Lecture Notes in Computer Science (LNCS 11444), P149, DOI 10.1007/978-3-030-17227-5_12
   Kalms L., 2021, Towards Ubiquitous Lowpower Image Processing Platforms, P115
   Kalms L, 2021, J SIGNAL PROCESS SYS, V93, P513, DOI 10.1007/s11265-021-01651-5
   Li JJ, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P51, DOI 10.1145/3373087.3375320
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Microsoft, 2018, REC 8 BIT YUV FORM V
   Nozal Raul, 2019, 2019 International Conference on High Performance Computing & Simulation (HPCS), P628, DOI 10.1109/HPCS48598.2019.9188188
   Nozal R., 2017, P 17 INT C COMP MATH, P1561
   Özkan MA, 2021, J REAL-TIME IMAGE PR, V18, P765, DOI 10.1007/s11554-020-01015-5
   Podlubne A, 2018, CONF DESIGN ARCHIT, P64, DOI 10.1109/DASIP.2018.8596910
   Pu J, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3107953
   Reiche O., 2017, ICCAD, DOI DOI 10.1109/ICCAD.2017.8203894
   Sadek Ahmad, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P737, DOI 10.1007/978-3-319-78890-6_59
   Taheri S, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P252, DOI 10.1145/3289602.3293907
   Taheri S, 2018, ANN IEEE SYM FIELD P, P227, DOI 10.1109/FCCM.2018.00061
   Voss Nils, 2020, FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, DOI 10.1145/3373087.3375362
   Woods R., 2017, FPGA BASED IMPLEMENT, V2nd
   Xilinx, 2019, XIL OP US GUID
   Zabih R., 1994, Computer Vision - ECCV '94. Third European Conference on Computer Vision. Proceedings. Vol.II, P151, DOI 10.1007/BFb0028345
   Zohouri HR, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P153, DOI 10.1145/3174243.3174248
NR 32
TC 0
Z9 0
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102372
DI 10.1016/j.sysarc.2021.102372
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200002
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Zhang, QX
   Meng, ZH
   Hong, XW
   Zhan, YH
   Liu, J
   Dong, JB
   Bai, T
   Niu, JY
   Deen, AJ
AF Zhang, Qingxia
   Meng, Zihao
   Hong, Xianwen
   Zhan, Yuhao
   Liu, Jia
   Dong, Jiabao
   Bai, Tian
   Niu, Junyu
   Deen, M. Jamal
TI A survey on data center cooling systems: Technology, power consumption
   modeling and control strategy optimization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CPSS; Cooling system; Data center; Power consumption management;
   Optimization strategy
ID COLD-AISLE CONTAINMENT; PREDICTIVE CONTROL; THERMAL MANAGEMENT;
   HEAT-TRANSFER; WASTE HEAT; ENERGY-EFFICIENCY; AIR; FLOW; ARCHITECTURE;
   ART
AB Data center is a fundamental infrastructure of computers and networking equipment to collect, store, process, and distribute huge amounts of data for a variety of applications such as Cyber-Physical-Social Systems, business enterprises and social networking. As the demands of remote data services keep increasing, both the workload of the data center and its power consumption are rapidly rising. An indispensable part of a data center is the cooling system which provides a suitable operation environment, and accounts for around 30% of the power consumption of the data center. Therefore, optimized energy management of data center's cooling system is a highly profitable research area. Generally, a cooling system is made up of a mechanical refrigeration sub-system and a terminal cooling sub-system. Heat generated during operation of the data center will be absorbed by the latter one, and transferred into the outdoor environment via the former one. Depending on the cooling principle, current cooling solutions can be classified into air-cooling, liquid-cooling or free cooling technology. Although air-cooling is widely used in most existing data centers, the other two solutions have attracted more interests due to their excellent cooling effectiveness and higher energy efficiencies. Among the different cooling equipment, the chillers and fans are the major power consumers of the entire cooling system. Therefore, modeling of their power consumption is important for energy management of the cooling system, which can be classified into mechanism-based methods and data-driven methods. Based on the aforementioned models, optimization strategies for the operation management of cooling equipment are proposed to reduce the power consumption of the cooling system, which mainly includes the model predictive control-based methods and reinforcement learning-based methods. This paper is an overview of the data center's cooling system, which mainly includes the mainstream cooling solutions, the power consumption modeling methods and the optimization control strategies. In addition, several current challenges and future work in the data center's cooling system are described.
C1 [Zhang, Qingxia; Niu, Junyu] Fudan Univ, Sch Comp Sci & Technol, Shanghai 201203, Peoples R China.
   [Meng, Zihao; Bai, Tian] Gridsum, DataSci Grp, Beijing 100083, Peoples R China.
   [Hong, Xianwen; Zhan, Yuhao] Postal Savings Bank China, Hefei Data Ctr, Hefei 230000, Anhui, Peoples R China.
   [Liu, Jia] Univ Sci & Technol Beijing, Sch Civil & Resource Engn, Beijing 100083, Peoples R China.
   [Dong, Jiabao] Beihang Univ, Sch Automat Sci & Elect Engn, Beijing, Peoples R China.
   [Deen, M. Jamal] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L85 4L8, Canada.
C3 Fudan University; University of Science & Technology Beijing; Beihang
   University; McMaster University
RP Deen, AJ (corresponding author), McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L85 4L8, Canada.
EM jamal@mcmaster.ca
RI Deen, M. Jamal/A-7567-2008; Dong, Jiabao/HHC-2677-2022; MENG,
   ZIHAO/P-7022-2017
OI Deen, Jamal/0000-0002-6390-0933
CR Abou Elmaaty TM, 2017, RENEW SUST ENERG REV, V70, P852, DOI 10.1016/j.rser.2016.11.266
   Afram A, 2017, ENERG BUILDINGS, V141, P96, DOI 10.1016/j.enbuild.2017.02.012
   Alam KM, 2017, IEEE ACCESS, V5, P2050, DOI 10.1109/ACCESS.2017.2657006
   Alkharabsheh S, 2015, J ELECTRON PACKAGING, V137, DOI 10.1115/1.4031326
   [Anonymous], 2016, ARXIV PREPRINT ARXIV
   Bar-Cohen A, 2006, P IEEE, V94, P1549, DOI 10.1109/JPROC.2006.879791
   Berglund E., 2017, LQR MPC CONTROL SIMU
   Braun J. E., 1988, THESIS
   Butler E., 2021, FUTURE DATA CTR POST
   Capozzoli A, 2015, ENRGY PROCED, V83, P484, DOI 10.1016/j.egypro.2015.12.168
   Chang Y.C., 2013, ENGINEERING, V05, P141
   Chapel S., 2013, US Patent, Patent No. [8, 453, 471, 8453471]
   Chen BQ, 2019, BUILDSYS'19: PROCEEDINGS OF THE 6TH ACM INTERNATIONAL CONFERENCE ON SYSTEMS FOR ENERGY-EFFICIENT BUILDINGS, CITIES, AND TRANSPORTATION, P316, DOI 10.1145/3360322.3360849
   Chen H., 2011, ASME Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems, P461
   Chen P.-C., 2011, US Patent, Patent No. [8, 045, 328, 8045328]
   Chowdhury Uschas, 2019, ASME 2019 INT TECHN
   Chu R.C., 2004, US Patent, Patent No. [6, 714, 412, 6714412]
   Chu WX, 2020, J BUILD ENG, V30, DOI 10.1016/j.jobe.2020.101331
   Clidaras J., 2009, US Patent, Patent No. [7, 525, 207, 7525207]
   Das R., 2010, P 7 INT C AUTONOMIC, P61, DOI DOI 10.1145/1809049.1809058
   Dayarathna M, 2016, IEEE COMMUN SURV TUT, V18, P732, DOI 10.1109/COMST.2015.2481183
   Dede EM, 2013, APPL THERM ENG, V55, P51, DOI 10.1016/j.applthermaleng.2013.02.038
   Deen MJ, 2015, PERS UBIQUIT COMPUT, V19, P573, DOI 10.1007/s00779-015-0856-x
   Ding T, 2016, APPL THERM ENG, V109, P207, DOI 10.1016/j.applthermaleng.2016.08.025
   Le DV, 2019, BUILDSYS'19: PROCEEDINGS OF THE 6TH ACM INTERNATIONAL CONFERENCE ON SYSTEMS FOR ENERGY-EFFICIENT BUILDINGS, CITIES, AND TRANSPORTATION, P306, DOI 10.1145/3360322.3360845
   Dunlap K., 2012, CHOOSING ROOM ROW RA
   Ebrahimi K, 2014, RENEW SUST ENERG REV, V31, P622, DOI 10.1016/j.rser.2013.12.007
   Ellsworth MJ, 2012, J ELECTRON PACKAGING, V134, DOI 10.1115/1.4006140
   Fang Q, 2016, IEEE T AUTOM SCI ENG, V13, P1557, DOI 10.1109/TASE.2016.2582501
   Gao G., 2019, Energy-Efficient Thermal Comfort Control in Smart Buildings via Deep Reinforcement Learning
   Gao TY, 2015, P IEEE SEMICOND THER, P113, DOI 10.1109/SEMI-THERM.2015.7100149
   Gao Tianyi, 2015, INT EL PACK TECHN C, V56888
   García-Valls M, 2018, J SYST ARCHITECT, V91, P83, DOI 10.1016/j.sysarc.2018.05.007
   Geng H., 2014, Data Center Handbook
   Görges D, 2017, IFAC PAPERSONLINE, V50, P4920, DOI 10.1016/j.ifacol.2017.08.747
   Grantham R., 2013, US Patent, Patent No. [8, 405, 982, 8405982]
   Grieves M., 2014, White paper
   He ZG, 2018, APPL THERM ENG, V141, P1131, DOI 10.1016/j.applthermaleng.2018.06.036
   Hua T., COMP DEEP REINFORCEM
   Hydeman M., 2002, ASHRAE Transactions, V108, P733
   Jiang W, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101739
   Kadam ST, 2014, INT J THERM SCI, V85, P73, DOI 10.1016/j.ijthermalsci.2014.06.013
   Khalaj AH, 2017, APPL ENERG, V205, P1165, DOI 10.1016/j.apenergy.2017.08.037
   Kheirabadi AC, 2016, APPL THERM ENG, V105, P622, DOI 10.1016/j.applthermaleng.2016.03.056
   Kheradmandi M, 2019, 2019 TENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), DOI 10.1109/igsc48788.2019.8957198
   Kim JH, 2019, ENERGIES, V12, DOI 10.3390/en12152860
   Kim J, 2014, DES AUT TEST EUROPE
   Kim JH, 2007, INT J HEAT FLUID FL, V28, P753, DOI 10.1016/j.ijheatfluidflow.2006.09.003
   Koller T, 2018, IEEE DECIS CONTR P, P6059, DOI 10.1109/CDC.2018.8619572
   Kusiak A, 2010, APPL ENERG, V87, P3092, DOI 10.1016/j.apenergy.2010.04.008
   Lazic N., 2018, ADV NEUR IN, P3814
   Lee KP, 2013, ENERG BUILDINGS, V64, P103, DOI 10.1016/j.enbuild.2013.04.013
   Lee T.-S., 2004, ASHRAE T, V110, P206
   Lee YJ, 2015, INT J HEAT MASS TRAN, V81, P325, DOI 10.1016/j.ijheatmasstransfer.2014.10.018
   Lewis AW, 2012, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2355585.2355588
   Li BC, 2015, IEEE INT CON AUTO SC, P444, DOI 10.1109/CoASE.2015.7294119
   Li G., 2018, 2018 IEEE INT TEL EN, P1, DOI [10.1109/INTLEC.2018, DOI 10.1109/INTLEC.2018]
   Li JJ, 2020, ENERG BUILDINGS, V227, DOI 10.1016/j.enbuild.2020.110407
   Li Z, 2015, HEAT TRANSFER ENG, V36, P523, DOI 10.1080/01457632.2014.939032
   Lin MH, 2013, IEEE ACM T NETWORK, V21, P1378, DOI 10.1109/TNET.2012.2226216
   Lin P., 2014, 208 APC
   Liu Y, 2019, IEEE ACCESS, V7, P49088, DOI 10.1109/ACCESS.2019.2909828
   Majumder Sumit, 2018, IEEE Rev Biomed Eng, V11, P306, DOI 10.1109/RBME.2018.2840336
   Majumder S, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17112496
   Majumder S, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17010130
   Makwana YU, 2014, INTSOC CONF THERMAL, P793, DOI 10.1109/ITHERM.2014.6892362
   Malkamäki T, 2012, PROCEDIA COMPUT SCI, V10, P1004, DOI 10.1016/j.procs.2012.06.138
   Manaserh YM, 2020, P IEEE SEMICOND THER, P48, DOI [10.23919/SEMI-THERM50369.2020.9142847, 10.23919/semi-therm50369.2020.9142847]
   Matthews K., 6 SHIFTS FUTURE DATA
   Maydanik YF, 2014, APPL THERM ENG, V67, P294, DOI 10.1016/j.applthermaleng.2014.03.041
   Mayne DQ, 2014, AUTOMATICA, V50, P2967, DOI 10.1016/j.automatica.2014.10.128
   McGlen RJ, 2004, APPL THERM ENG, V24, P1143, DOI 10.1016/j.applthermaleng.2003.12.029
   Mirhoseininejad S, 2021, J NETW SYST MANAG, V29, DOI 10.1007/s10922-020-09574-5
   Mnih V, 2016, PR MACH LEARN RES, V48
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Nadjahi C, 2018, SUSTAIN COMPUT-INFOR, V19, P14, DOI 10.1016/j.suscom.2018.05.002
   Nemati E, 2012, IEEE COMMUN MAG, V50, P36, DOI 10.1109/MCOM.2012.6122530
   Nemati K, 2016, INTERSOC C THERMAL T, P1435, DOI 10.1109/ITHERM.2016.7517717
   Ng KC, 1997, APPL THERM ENG, V17, P263, DOI 10.1016/S1359-4311(96)00031-2
   Nooruzzaman M., 2020 IEEE PHOT C IPC, P1
   Ogawa M, 2015, INT C ULTRA MOD TELE, P132, DOI 10.1109/ICUMT.2015.7382417
   Ogawa M, 2013, 2013 13TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS (ICCAS 2013), P1815, DOI 10.1109/ICCAS.2013.6704235
   Oró E, 2015, APPL THERM ENG, V85, P100, DOI 10.1016/j.applthermaleng.2015.03.001
   Park S, 2019, SCI TECHNOL BUILT EN, V25, P209, DOI 10.1080/23744731.2018.1510270
   Parolini L, 2012, P IEEE, V100, P254, DOI 10.1109/JPROC.2011.2161244
   Potts Z., 2011, SUDLOWS WHITE PAPER
   Qiu L, 2015, INT J HEAT MASS TRAN, V89, P42, DOI 10.1016/j.ijheatmasstransfer.2015.05.025
   Sahini M, 2016, INTERSOC C THERMAL T, P1453, DOI 10.1109/ITHERM.2016.7517719
   Sala-Cardoso E, 2020, ENERG BUILDINGS, V208, DOI 10.1016/j.enbuild.2019.109639
   Saththasivam J, 2017, HEAT TRANSFER ENG, V38, P389, DOI 10.1080/01457632.2016.1194697
   Schirrer A, 2016, ENERG BUILDINGS, V125, P86, DOI 10.1016/j.enbuild.2016.04.029
   Serale G, 2018, ENERGIES, V11, DOI 10.3390/en11030631
   Shao SQ, 2019, ENERGY, V185, P829, DOI 10.1016/j.energy.2019.07.095
   Shen D, 2015, FUTURE GENER COMP SY, V48, P82, DOI 10.1016/j.future.2014.09.012
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shoukourian H, 2017, IEEE SYM PARA DISTR, P954, DOI 10.1109/IPDPSW.2017.25
   Shrivastava S.K., 2012, US Patent, Patent No. [8, 219, 362, 8219362]
   Siedel B, 2015, APPL THERM ENG, V75, P709, DOI 10.1016/j.applthermaleng.2014.10.030
   Silk EA, 2008, ENERG CONVERS MANAGE, V49, P453, DOI 10.1016/j.enconman.2007.07.046
   Singh R, 2009, INT J HEAT MASS TRAN, V52, P2289, DOI 10.1016/j.ijheatmasstransfer.2008.11.016
   Sorell V., 2014, DATA CTR HDB, P429, DOI [10.1002/9781118937563, DOI 10.1002/9781118937563]
   Sorell V, 2007, ASHRAE J, V49, P32
   Sullivan R, 2009, ASHRAE TRAN, V115, P187
   Sutton RS, 1998, Introduction to reinforcement learning, V135
   Taniguchi Y, 2017, IEEE T CLOUD COMPUT, V5, P182, DOI 10.1109/TCC.2015.2440245
   Tuma PE, 2010, P IEEE SEMICOND THER, P123, DOI 10.1109/STHERM.2010.5444305
   Udagawa Y, 2010, INT TELECOM ENERGY
   Van Le D., 2020, ARXIV201206834
   VanGilder J.W., 2018, US Patent, Patent No. [9, 996, 659, 9996659]
   Vasan A, 2010, INT S HIGH PERF COMP, P393
   Vos D., 2013, P 8 INT REN ENERGSTO
   Vu HD, 2017, CIKM'17: PROCEEDINGS OF THE 2017 ACM CONFERENCE ON INFORMATION AND KNOWLEDGE MANAGEMENT, P1309, DOI 10.1145/3132847.3132860
   Wahlroos M, 2018, RENEW SUST ENERG REV, V82, P1749, DOI 10.1016/j.rser.2017.10.058
   Wan JX, 2018, IEEE ACCESS, V6, P48867, DOI 10.1109/ACCESS.2018.2866840
   Wang CH, 2017, J ELECTRON PACKAGING, V139, DOI 10.1115/1.4038114
   Wang CH, 2017, APPL THERM ENG, V112, P133, DOI 10.1016/j.applthermaleng.2016.10.089
   Wang H.F., 2004, ASHRAE T, V110, P1
   Wang XK, 2021, IEEE T SUST COMPUT, V6, P456, DOI 10.1109/TSUSC.2018.2881439
   Wang YJ, 2018, ENERG BUILDINGS, V172, P1, DOI 10.1016/j.enbuild.2018.04.046
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Wei TS, 2017, DES AUT CON, DOI 10.1145/3061639.3062224
   Whitehead B, 2014, BUILD ENVIRON, V82, P151, DOI 10.1016/j.buildenv.2014.08.021
   Yeo S., 2014, P ACM S CLOUD COMP, P1
   You RY, 2016, J BUILD PERFORM SIMU, V9, P555, DOI 10.1080/19401493.2015.1126762
   Yuan Y., 2019, INT C GEN EV COMP, P416
   Zalba B, 2004, INT J REFRIG, V27, P839, DOI 10.1016/j.ijrefrig.2004.03.015
   Zhang HN, 2014, RENEW SUST ENERG REV, V35, P171, DOI 10.1016/j.rser.2014.04.017
   Zhang QX, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102050
   Zhang X, 2017, ENRGY PROCED, V105, P2047, DOI 10.1016/j.egypro.2017.03.581
   Zhang Y, 2017, ENRGY PROCED, V143, P410, DOI 10.1016/j.egypro.2017.12.703
   Zhang Z, 2018, BUILDSYS'18: PROCEEDINGS OF THE 5TH CONFERENCE ON SYSTEMS FOR BUILT ENVIRONMENTS, P148, DOI 10.1145/3276774.3276775
   Zhenhua Liu, 2012, Performance Evaluation Review, V40, P175, DOI 10.1145/2318857.2254779
   Zhou RL, 2011, P AMER CONTR CONF, P1346
   Zhu DD, 2013, ENERG BUILDINGS, V57, P26, DOI 10.1016/j.enbuild.2012.11.003
NR 134
TC 81
Z9 86
U1 37
U2 158
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102253
DI 10.1016/j.sysarc.2021.102253
EA AUG 2021
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500014
DA 2024-07-18
ER

PT J
AU Hong, HS
   Sun, ZX
AF Hong, Hanshu
   Sun, Zhixin
TI A flexible attribute based data access management scheme for
   sensor-cloud system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Sensor-cloud; Data sharing; Security; Access control
AB Sensor-cloud combines the merits of WSN with cloud computing and has been deployed in many practical applications. Data security is the prerequisite for the implementation of a sensor-cloud system, but conventional security mechanisms cannot fully satisfy the several new security demands arisen in this scenario. To address the challenge of flexible and secure data sharing, in this paper, we design an attribute based data access management scheme for sensor-cloud (ABDM-SC). We take the advantages of attribute based cryptography and hash proof primitive to realize fine-grained access control and efficient user authentication. The data captured by the sensors are labeled by attributes and can only be accessed by users processing the valid credentials. During the data sharing procedure, the cloud side and user side only need to conduct one round of interaction. By security proof and performance evaluation, our ABDM-SC is equipped with high security level and satisfactory efficiency.
C1 [Hong, Hanshu; Sun, Zhixin] Nanjing Univ Posts & Telecommun, Sch Modern Posts, Nanjing, Peoples R China.
C3 Nanjing University of Posts & Telecommunications
RP Hong, HS (corresponding author), Nanjing Univ Posts & Telecommun, Sch Modern Posts, Nanjing, Peoples R China.
EM hhskaka@163.com
FU National Natural Science Foundation of China [61672299, 61802200];
   Natural Science Foundation of Jiangsu Province [BK20180745]
FX This research is supported by the National Natural Science Foundation of
   China (61672299, 61802200), Natural Science Foundation of Jiangsu
   Province (BK20180745).
CR Alzahrani B, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101779
   Atif M.U., 2017, 2017 23 INT C AUT CO, P1
   Banaie F, 2016, 2016 8TH INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (IST), P666, DOI 10.1109/ISTEL.2016.7881905
   Belguith S., 2019, SECUR PRIVACY
   Belguith S, 2020, J PARALLEL DISTR COM, V135, P1, DOI 10.1016/j.jpdc.2019.08.014
   Bhunia SS, 2014, IEEE ACM INT SYMP, P635, DOI 10.1109/CCGrid.2014.77
   Bose S, 2016, 2016 IEEE 3RD INTERNATIONAL CONFERENCE ON CYBER SECURITY AND CLOUD COMPUTING (CSCLOUD), P232, DOI 10.1109/CSCloud.2016.28
   Dwivedi RK, 2019, 2019 9TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, DATA SCIENCE & ENGINEERING (CONFLUENCE 2019), P31, DOI [10.1109/confluence.2019.8776897, 10.1109/CONFLUENCE.2019.8776897]
   Gupta A., 2016, 2016 8 INT C COMM SY, P1
   Halevi S, 2012, J CRYPTOL, V25, P158, DOI 10.1007/s00145-010-9092-8
   Haseeb K, 2020, IEEE ACCESS, V8, P185752, DOI 10.1109/ACCESS.2020.3030192
   Hong HS, 2021, PEER PEER NETW APPL, V14, P1106, DOI 10.1007/s12083-021-01088-4
   Hong HS, 2018, WORLD WIDE WEB, V21, P595, DOI 10.1007/s11280-017-0475-8
   Huang QL, 2017, FUTURE GENER COMP SY, V72, P239, DOI 10.1016/j.future.2016.09.021
   Hussain M, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101655
   Kumar R, 2013, 2013 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND APPLICATIONS (CSA), P687, DOI 10.1109/CSA.2013.166
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Ojha T, 2014, INT CONF CLOUD COMP, P841, DOI 10.1109/CloudCom.2014.169
   Qi LY, 2021, IEEE T IND INFORM, V17, P4159, DOI 10.1109/TII.2020.3012157
   Rani S., 2017, ISEA ASIA SECURITY 1, P1
   Saha S, 2015, INTERNATIONAL CONFERENCE ON 2015 APPLICATIONS AND INNOVATIONS IN MOBILE COMPUTING (AIMOC), P158, DOI 10.1109/AIMOC.2015.7083846
   Sen A, 2017, IEEE T SERV COMPUT, V10, P942, DOI 10.1109/TSC.2016.2544307
   Sharma S., 2020, 2020 11 INT C COMP C, P1
   Shojaeerad Z, 2015, 2015 2ND INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED ENGINEERING AND INNOVATION (KBEI), P943, DOI 10.1109/KBEI.2015.7436171
   Tian W., 2018, J COMMUN, V39, P35
   Wang J., 2021, J SYST ARCHIT, V114, DOI [10.1016/j.sysarc.2020.101971, DOI 10.1016/J.SYSARC.2020.101971]
   Wang T, 2021, IEEE T COMPUT, V70, P1285, DOI 10.1109/TC.2021.3060484
   [王田 Wang Tian], 2019, [通信学报, Journal on Communications], V40, P170
   Wang T, 2017, IEEE COMMUN LETT, V21, P2532, DOI 10.1109/LCOMM.2017.2740279
   Xie YP, 2013, IEEE CONF COMM NETW, P383, DOI 10.1109/CNS.2013.6682739
   Xu Y, 2021, IEEE T EMERG TOP COM, V9, P1421, DOI 10.1109/TETC.2020.3005610
   Xu Y, 2021, IEEE T NETW SCI ENG, V8, P1202, DOI 10.1109/TNSE.2020.2976697
   Xu Y, 2020, IEEE T SERV COMPUT, V13, P289, DOI 10.1109/TSC.2019.2953033
   Xu Y, 2020, CONCURR COMP-PRACT E, V32, DOI 10.1002/cpe.5556
   Yuriyama Madoka, 2010, Proceedings of the 13th International Conference on Network-Based Information Systems (NBiS 2010), P1, DOI 10.1109/NBiS.2010.32
   Zhang C, 2022, IEEE T CLOUD COMPUT, V10, P2252, DOI 10.1109/TCC.2021.3057771
NR 36
TC 14
Z9 14
U1 2
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102234
DI 10.1016/j.sysarc.2021.102234
EA JUL 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500005
DA 2024-07-18
ER

PT J
AU Kuang, ZF
   Ma, ZH
   Li, Z
   Deng, XH
AF Kuang, Zhufang
   Ma, Zhihao
   Li, Zhe
   Deng, Xiaoheng
TI Cooperative computation offloading and resource allocation for delay
   minimization in mobile edge computing*
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile edge computing; Cooperative computation offloading; Delay
   minimization; Resource allocation
ID NETWORKS; INTERNET; SCHEME
AB Mobile edge computing (MEC) is a promising paradigm, which brings computation resources in proximity to mobile devices and allows the tasks of mobile devices to be offloaded to MEC servers with low latency. The joint problem of cooperative computation task offloading and resource allocation is a challenging issue. The joint problem of cooperative computation task offloading scheme and resource assignment in MEC is investigated in this paper, where the vertical cooperation among mobile devices, mobile edge server nodes and mobile cloud server nodes is considered, and the horizontal computation cooperation between edge nodes is considered as well. A computation offloading decision, cooperative selection, power allocation and CPU cycle frequency assignment problem is formulated. The objective is to minimize the latency while guaranteeing the constraint of transmission power, energy consumption and CPU cycle frequency. The formulated latency optimization problem is a nonconvex mixed-integer problem in general, which has binary variables and continuous variables. In order to solve the formulated problem. A joint iterative algorithm based on the Lagrangian dual decomposition, ShengJin Formula method, and monotonic optimization method is proposed. The CPU cycle frequence allocation is handled by the ShengJin Formula method due to the cubic equation of one variable about the CPU frequence allocation. The transmission power assignment is handled by the monotonic optimization method. In the algorithm convergence with different number of tasks, the proposed algorithm can quickly and effectively reach the convergence state and getting the minimum task execution delay. Numerical results demonstrate that the proposed algorithm outperforms the Full MEC, Full Local and Full Cloud three schemes in terms of execution latency.
C1 [Kuang, Zhufang; Ma, Zhihao; Li, Zhe] Cent South Univ Forestry & Technol, Sch Comp & Informat Engn, Changsha 410004, Peoples R China.
   [Deng, Xiaoheng] Cent South Univ, Sch Comp Sci & Engn, Changsha 410010, Peoples R China.
C3 Central South University of Forestry & Technology; Central South
   University
RP Kuang, ZF; Ma, ZH (corresponding author), Cent South Univ Forestry & Technol, Sch Comp & Informat Engn, Changsha 410004, Peoples R China.
EM zfkuangcn@163.com; 827272056@qq.com; zhemao1992@qq.com; dxh@csu.edu.cn
OI deng, xiaoheng/0000-0003-2740-8025; Ma, Zhihao/0000-0001-7401-1915
FU National Natural Science Foundation of China [62072477, 61309027,
   61702562, 61702561]; Hunan Provincial Natural Science Foundation of
   China [2018JJ3888]; Scientific Research Fund of Hunan Provincial
   Education Department, China [18B197]; National Key RAMP;D Program of
   China [2018YFB1700200]; Hunan Key Laboratory of Intelligent Logistics
   Technology, China [2019TP1015]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grants Nos. 62072477, 61309027, 61702562 and
   61702561, the Hunan Provincial Natural Science Foundation of China under
   Grants No. 2018JJ3888, the Scientific Research Fund of Hunan Provincial
   Education Department, China under Grant No. 18B197, the National Key R&D
   Program of China under Grant No. 2018YFB1700200, the Hunan Key
   Laboratory of Intelligent Logistics Technology, China (2019TP1015).
CR Anajemba JH, 2020, IEEE ACCESS, V8, P53931, DOI 10.1109/ACCESS.2020.2980196
   [Anonymous], 2020, IEEE INT SYMP CIRC S, DOI [DOI 10.1109/iscas45731.2020.9180667, DOI 10.1109/JIOT.2020.2982699.]
   Boyd S.P., 2004, Convex optimization, DOI [10.1017/CBO9780511804441, DOI 10.1017/CBO9780511804441]
   Cao XW, 2019, IEEE INTERNET THINGS, V6, P4188, DOI 10.1109/JIOT.2018.2875246
   Chen C, 2021, IEEE T INTELL TRANSP, V22, P1840, DOI 10.1109/TITS.2020.3025687
   Chen WH, 2019, IEEE INTERNET THINGS, V6, P8433, DOI 10.1109/JIOT.2019.2918296
   Chen XH, 2020, IEEE T VEH TECHNOL, V69, P2246, DOI 10.1109/TVT.2019.2962542
   Chen Y, 2021, IEEE T CLOUD COMPUT, V9, P1634, DOI 10.1109/TCC.2019.2923692
   Chen Y, 2021, IEEE T CLOUD COMPUT, V9, P1050, DOI 10.1109/TCC.2019.2898657
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Dong YF, 2019, IEEE INTERNET THINGS, V6, P7543, DOI 10.1109/JIOT.2019.2901532
   Ebrahimzadeh A, 2020, IEEE T WIREL COMMUN, V19, P4480, DOI 10.1109/TWC.2020.2983890
   Fan WH, 2018, IEEE ACCESS, V6, P22622, DOI 10.1109/ACCESS.2017.2787737
   Feng J, 2020, IEEE INTERNET THINGS, V7, P6214, DOI 10.1109/JIOT.2019.2961707
   Gong C, 2020, IEEE INTERNET THINGS, V7, P9372, DOI 10.1109/JIOT.2020.2986015
   He XM, 2020, IEEE WIREL COMMUN, V27, P111, DOI 10.1109/MWC.001.1900406
   Hong ZC, 2019, IEEE T PARALL DISTR, V30, P2759, DOI 10.1109/TPDS.2019.2926979
   Huang YW, 2020, IEEE T COMMUN, V68, P2221, DOI 10.1109/TCOMM.2020.2964541
   Ji LY, 2019, IEEE INTERNET THINGS, V6, P4744, DOI 10.1109/JIOT.2018.2880812
   Kuang ZF, 2019, IEEE INTERNET THINGS, V6, P6774, DOI 10.1109/JIOT.2019.2911455
   Li CS, 2020, ENERGIES, V13, DOI 10.3390/en13195175
   Li K., 2021, IEEE Trans. Parallel Distrib. Syst., VPP, P1
   Li Y., 2020, IEEE T MOBILE COMPUT
   Li Y, 2019, IEEE ACCESS, V7, P106260, DOI 10.1109/ACCESS.2019.2933037
   Liu H, 2015, INT J ADV MANUF TECH, V78, P1241, DOI 10.1007/s00170-014-6753-z
   Liu Y, 2019, IEEE WIREL COMMUN, V26, P99, DOI 10.1109/MWC.001.1800450
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Ning ZL, 2019, IEEE INTERNET THINGS, V6, P4804, DOI 10.1109/JIOT.2018.2868616
   Premsankar G, 2018, IEEE INTERNET THINGS, V5, P1275, DOI 10.1109/JIOT.2018.2805263
   Qian LP, 2020, IEEE T VEH TECHNOL, V69, P5494, DOI 10.1109/TVT.2020.2980965
   Saleem U, 2021, IEEE T WIREL COMMUN, V20, P360, DOI 10.1109/TWC.2020.3024538
   Saleem U, 2020, IEEE T VEH TECHNOL, V69, P4472, DOI 10.1109/TVT.2020.2978027
   SHANNON CE, 1948, BELL SYST TECH J, V27, P623, DOI 10.1002/j.1538-7305.1948.tb00917.x
   Sheng M, 2020, IEEE T COMMUN, V68, P1524, DOI 10.1109/TCOMM.2019.2959338
   Shu C, 2020, IEEE INTERNET THINGS, V7, P1678, DOI 10.1109/JIOT.2019.2943373
   Sun F, 2018, IEEE T VEH TECHNOL, V67, P11049, DOI 10.1109/TVT.2018.2868013
   Wan SH, 2021, IEEE T INTELL TRANSP, V22, P4151, DOI 10.1109/TITS.2020.3017596
   Wan SH, 2020, J SUPERCOMPUT, V76, P2518, DOI 10.1007/s11227-019-03011-4
   Wang S, 2019, IEEE INTERNET THINGS, V6, P4295, DOI 10.1109/JIOT.2018.2875939
   Wang T, 2020, IEEE T IND INFORM, V16, P4791, DOI 10.1109/TII.2019.2940745
   Wang XF, 2020, IEEE COMMUN SURV TUT, V22, P869, DOI 10.1109/COMST.2020.2970550
   Wang Y, 2019, IEEE T VEH TECHNOL, V68, P2763, DOI 10.1109/TVT.2019.2892176
NR 42
TC 53
Z9 57
U1 1
U2 45
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102167
DI 10.1016/j.sysarc.2021.102167
EA MAY 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200005
DA 2024-07-18
ER

PT J
AU Alwasel, K
   Jha, DN
   Habeeb, F
   Demirbaga, U
   Rana, O
   Baker, T
   Dustdar, S
   Villari, M
   James, P
   Solaiman, E
   Ranjan, R
AF Alwasel, Khaled
   Jha, Devki Nandan
   Habeeb, Fawzy
   Demirbaga, Umit
   Rana, Omer
   Baker, Thar
   Dustdar, Scharam
   Villari, Massimo
   James, Philip
   Solaiman, Ellis
   Ranjan, Rajiv
TI IoTSim-Osmosis: A framework for modeling and simulating IoT applications
   over an edge-cloud continuum
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Osmosis computing; Internet of Things (IoT); Edge computing; Cloud
   computing; Software-Defined Network (SDN)
ID THINGS IOT; INTERNET; CHALLENGES; TOOLKIT
AB The osmotic computing paradigm sets out the principles and algorithms for simplifying the deployment of Internet of Things (IoT) applications in integrated edge-cloud environments. Various existing simulation frameworks can be used to support integration of cloud and edge computing environments. However, none of these can directly support an osmotic computing environment due to the complexity of IoT applications and heterogeneity of integrated edge-cloud environments. Osmotic computing suggests the migration of workload to/from a cloud data center to edge devices, based on performance and security trigger events. We propose 'IoTSim-Osmosis- a simulation framework to support the testing and validation of osmotic computing applications. In particular, our detailed related work analysis demonstrates that IoTSim-Osmosis is the first simulation framework to enable unified modeling and simulation of complex IoT applications over heterogeneous edge-cloud environments. IoTSim-Osmosis is demonstrated using an electricity management and billing application case study, for benchmarking various run-time QoS parameters, such as IoT battery use, execution time, network transmission time and consumed energy.
C1 [Alwasel, Khaled; Jha, Devki Nandan; Habeeb, Fawzy; Demirbaga, Umit; James, Philip; Solaiman, Ellis; Ranjan, Rajiv] Newcastle Univ, Newcastle Upon Tyne, Tyne & Wear, England.
   [Alwasel, Khaled] Saudi Elect Univ, Riyadh, Saudi Arabia.
   [Demirbaga, Umit] Bartin Univ, Bartin, Turkey.
   [Rana, Omer] Cardiff Univ, Cardiff, Wales.
   [Baker, Thar] Univ Sharjah, Sharjah, U Arab Emirates.
   [Dustdar, Scharam] TU Wien, Vienna, Austria.
   [Villari, Massimo] Univ Messina, Messina, Italy.
   [Ranjan, Rajiv] Chinese Univ Geosci, Wuhan, Peoples R China.
C3 Newcastle University - UK; Saudi Electronic University; Bartin
   University; Cardiff University; University of Sharjah; Technische
   Universitat Wien; University of Messina; China University of Geosciences
RP Alwasel, K (corresponding author), Newcastle Univ, Newcastle Upon Tyne, Tyne & Wear, England.
EM kalwasel@gmail.com
RI Rana, Omer/AAP-8523-2020; Dustdar, Schahram/G-9877-2015; Demirbaga,
   Umit/AAD-7414-2020; Ranjan, Rajiv/F-4700-2011; Jha, Devki
   Nandan/L-3529-2019; Baker, Thar/H-6073-2019
OI Rana, Omer/0000-0003-3597-2646; Dustdar, Schahram/0000-0001-6872-8821;
   Demirbaga, Umit/0000-0001-5159-0723; Baker, Thar/0000-0002-5166-4873;
   Alwasel, Khaled/0000-0002-2530-1163
FU Saudi Electronic University (SEU) through the Saudi Arabian Culture
   Bureau (SACB) in the United Kingdom;  [SUPER: EP/T021985/1];  [PACE:
   EP/R033293/1];  [Osmotic MindSphere: P35792/BH192113.]
FX The work in this paper is supported by Saudi Electronic University (SEU)
   through the Saudi Arabian Culture Bureau (SACB) in the United Kingdom.
   This research is also supported by three UK projects, SUPER:
   EP/T021985/1, PACE: EP/R033293/1 and Osmotic MindSphere:
   P35792/BH192113.
CR Afanasov M, 2018, ACM T AUTON ADAP SYS, V12, DOI 10.1145/3145453
   Alwasel K., 2020, SOFTWARE PRACT EXPER
   Alwasel K., 2020, J PARALLEL DISTR COM
   [Anonymous], 2008, "SIGCOMM Demon-stration
   Autili M, 2014, 2014 SOFTWARE EVOLUTION WEEK - IEEE CONFERENCE ON SOFTWARE MAINTENANCE, REENGINEERING, AND REVERSE ENGINEERING (CSMR-WCRE), P391, DOI 10.1109/CSMR-WCRE.2014.6747202
   Barakabitze AA, 2020, COMPUT NETW, V167, DOI 10.1016/j.comnet.2019.106984
   Benedetti D, 2013, ENSSYS 2013: PROCEEDINGS OF THE 1ST INTERNATIONAL WORKSHOP ON ENERGY NEUTRAL SENSING SYSTEMS, DOI 10.1145/2534208.2534215
   Bertran B, 2014, SCI COMPUT PROGRAM, V79, P39, DOI 10.1016/j.scico.2012.04.001
   Boulis A, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P407
   Brogi A, 2017, IEEE INTERNET THINGS, V4, P1185, DOI 10.1109/JIOT.2017.2701408
   Calheiros RN, 2011, SOFTWARE PRACT EXPER, V41, P23, DOI 10.1002/spe.995
   Chauhan S., 2016, Proceedings for the Northeast Region Decision Sciences Institute (NEDSI), P1, DOI DOI 10.1109/ICEMELEC.2016.8074631
   Citron D, 2011, IBM J RES DEV, V55, DOI 10.1147/JRD.2011.2170913
   Garg S. K., 2011, Proceedings of the 2011 IEEE 4th International Conference on Utility and Cloud Computing (UCC 2011), P105, DOI 10.1109/UCC.2011.24
   Ghosh S., 2020, IEEE Communications Standards Magazine, V4, P18, DOI 10.1109/MCOMSTD.001.1900035
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Gupta H, 2017, SOFTWARE PRACT EXPER, V47, P1275, DOI 10.1002/spe.2509
   Jain S, 2013, ACM SIGCOMM COMP COM, V43, P3, DOI 10.1145/2534169.2486019
   Jha D.N., 2019, IEEE T IND INF
   Jha DN, 2020, SOFTWARE PRACT EXPER, V50, P844, DOI 10.1002/spe.2787
   Kecskemeti G, 2017, IEEE CLOUD COMPUT, V4, P62, DOI 10.1109/MCC.2017.18
   Kecskemeti G, 2015, SIMUL MODEL PRACT TH, V58, P188, DOI 10.1016/j.simpat.2015.05.009
   Kliazovich D, 2012, J SUPERCOMPUT, V62, P1263, DOI 10.1007/s11227-010-0504-1
   Lantz B., 2010, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, P19, DOI 10.1145/1868447.1868466
   Lee I, 2015, BUS HORIZONS, V58, P431, DOI 10.1016/j.bushor.2015.03.008
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Levis P., 2003, SENSYS 03, P126, DOI DOI 10.1145/958491.958506
   Lin WW, 2017, INFORM SCIENCES, V397, P168, DOI 10.1016/j.ins.2017.02.054
   Lopes MM, 2017, COMPANION PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UTILITY AND CLOUD COMPUTING (UCC'17 COMPANION), P47, DOI 10.1145/3147234.3148101
   Martynova Marina., 2006, Mergers Acquisitions in Europe, P1
   Mohan N, 2016, 2016 CLOUDIFICATION OF THE INTERNET OF THINGS (CIOT)
   Núñez A, 2012, J GRID COMPUT, V10, P185, DOI 10.1007/s10723-012-9208-5
   Österlind F, 2006, C LOCAL COMPUT NETW, P641
   Salman O, 2018, COMPUT NETW, V143, P221, DOI 10.1016/j.comnet.2018.07.020
   Shi WS, 2016, COMPUTER, V49, P78, DOI 10.1109/MC.2016.145
   Son JM, 2015, IEEE ACM INT SYMP, P475, DOI 10.1109/CCGrid.2015.87
   Sonmez C, 2018, T EMERG TELECOMMUN T, V29, DOI 10.1002/ett.3493
   Sotiriadis S, 2014, 2014 28TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA), P444, DOI 10.1109/WAINA.2014.74
   Tao M, 2018, FUTURE GENER COMP SY, V78, P1040, DOI 10.1016/j.future.2016.11.011
   Tighe M., 2012, 2012 8th International Conference on Network and Service Management (CNSM 2012), P385
   Varga A., 2008, P 1 INT C SIMULATION, P60, DOI DOI 10.4108/ICST.SIMUTOOLS2008.3027
   Villari M, 2019, COMPUTER, V52, P14, DOI 10.1109/MC.2018.2888767
   Villari M, 2016, IEEE CLOUD COMPUT, V3, P76, DOI 10.1109/MCC.2016.124
   Yannuzzi M, 2014, IEEE INT WORKSH COMP, P325, DOI 10.1109/CAMAD.2014.7033259
   Yu W, 2018, IEEE ACCESS, V6, P6900, DOI 10.1109/ACCESS.2017.2778504
NR 45
TC 33
Z9 33
U1 3
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 101956
DI 10.1016/j.sysarc.2020.101956
EA MAY 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100006
OA Green Accepted, Green Submitted
DA 2024-07-18
ER

PT J
AU Ashjaei, M
   Lo Bello, L
   Daneshtalab, M
   Patti, G
   Saponara, S
   Mubeen, S
AF Ashjaei, Mohammad
   Lo Bello, Lucia
   Daneshtalab, Masoud
   Patti, Gaetano
   Saponara, Sergio
   Mubeen, Saad
TI Time-Sensitive Networking in automotive embedded systems: State of the
   art and research opportunities
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Time-Sensitive Networking; TSN; Automotive embedded systems
ID TIMING ANALYSIS; RESPONSE-TIME; SCHEDULABILITY ANALYSIS; ETHERNET;
   MODEL; TSN; COMMUNICATION; DELAY; FPGAS
AB The functionality advancements and novel customer features that are currently found in modern automotive systems require high-bandwidth and low-latency in-vehicle communications, which become even more compelling for autonomous vehicles. In a recent effort to meet these requirements, the IEEE Time-Sensitive Networking (TSN) task group has developed a set of standards that introduce novel features in Switched Ethernet. TSN standards offer, for example, a common notion of time through accurate and reliable clock synchronization, delay bounds for real-time traffic, time-driven transmissions, improved reliability, and much more. In order to fully utilize the potential of these novel protocols in the automotive domain, TSN should be seamlessly integrated into the state-of-the-art and state-of-practice model-based development processes for automotive embedded systems. Some of the core phases in these processes include software architecture modeling, timing predictability verification, simulation, and hardware realization and deployment. Moreover, throughout the development of automotive embedded systems, the safety and security requirements specified on these systems need to be duly taken into account. In this context, this work provides an overview of TSN in automotive applications and discusses the recent technological developments relevant to the adoption of TSN in automotive embedded systems. The work also points at the open challenges and future research directions.
C1 [Ashjaei, Mohammad] Malardalen Univ, Complex Real Time Syst CORE & Heterogeneous Syst, Vasteras, Sweden.
   [Daneshtalab, Masoud] Malardalen Univ, Heterogeneous Syst Res Grp, Vasteras, Sweden.
   [Mubeen, Saad] Malardalen Univ, Vasteras, Sweden.
   [Lo Bello, Lucia; Patti, Gaetano] Univ Catania, Catania, Italy.
   [Saponara, Sergio] Univ Pisa, Pisa, Italy.
C3 Malardalen University; Malardalen University; Malardalen University;
   University of Catania; University of Pisa
RP Mubeen, S (corresponding author), Malardalen Univ, Vasteras, Sweden.
EM saad.mubeen@mdh.se
RI Bello, Lucia Lo/AAD-4454-2020; Mubeen, Saad/HRB-4610-2023
OI Bello, Lucia Lo/0000-0002-0604-9783; Saponara,
   Sergio/0000-0001-6724-4219; Daneshtalab, Masoud/0000-0001-6289-1521;
   Mubeen, Saad/0000-0003-3242-6113
FU Swedish Governmental Agency for Innovation Systems (VINNOVA) via the
   DESTINE project; Swedish Governmental Agency for Innovation Systems
   (VINNOVA) via the PROVI-DENT project; Swedish Governmental Agency for
   Innovation Systems (VINNOVA) via the INTERCONNECT project; Swedish
   Knowledge Foundation via the FIESTA project; Swedish Knowledge
   Foundation via the HERO project; Swedish Knowledge Foundation via the
   DPAC project; Ministry of Education, University and Research (MIUR)
   Italy via the project Crosslab-Dipartimenti di Eccellenza; University of
   Catania via the CHANCE project
FX The work in this paper is supported by the Swedish Governmental Agency
   for Innovation Systems (VINNOVA) via the DESTINE, PROVI-DENT and
   INTERCONNECT projects, the Swedish Knowledge Foundation via the FIESTA,
   HERO and DPAC projects, the Ministry of Education, University and
   Research (MIUR) Italy via the project CrosslabDipartimenti di
   Eccellenza, and by the University of Catania via the CHANCE project.
CR Alachiotis Nikolaos., 2010, COMPUTER INFORM TECH, P1727
   Alderisi G, 2012, IEEE INT C EMERG
   Alderisi G, 2012, IEEE VEHIC NETW CONF, P187, DOI 10.1109/VNC.2012.6407430
   Alves R., 2019, IEEE SA ETHERNET IP
   Andras V., 2010, MODELING TOOLS NETWO, P35, DOI DOI 10.1007/978-3-642-12331-3_3
   [Anonymous], 2008, CRTS WORKSH
   [Anonymous], 2011, CAT SPEC CORBA SPEC
   [Anonymous], 2016, PROC IFIP NTMS
   [Anonymous], 2010, UML PROF MARTE MOD A
   [Anonymous], 2018, IEEE Standard 802.1Q-2014, DOI DOI 10.1109/IEEESTD.2018.8403927
   Ashjaei M, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102037
   Ashjaei M, 2017, IEEE IND ELEC, P8419, DOI 10.1109/IECON.2017.8217478
   Ashjaei M, 2017, REAL-TIME SYST, V53, P526, DOI 10.1007/s11241-017-9268-5
   Avatefipour O, 2017, SECURITY VULNERABILI, V6
   Baas I., 2018, GLIMPSE FUTURE TRAVE
   Baldanzi Luca, 2019, Applications in Electronics Pervading Industry, Environment and Society. APPLEPIES 2018. Lecture Notes in Electrical Engineering (LNEE 550), P11, DOI 10.1007/978-3-030-11973-7_2
   Baniabdelghany H, 2020, MEDD C EMBED COMPUT, P604
   Becker M, 2017, IEEE INT CONF EMBED
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Bello L.L., 2014, Emerging Technology and Factory Automation (ETFA), 2014 IEEE, P1
   Bézivin J, 2001, 16TH ANNUAL INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE 2001), PROCEEDINGS, P273, DOI 10.1109/ASE.2001.989813
   Bordoloi U. D., 2014, INT C EMB REAL TIM C
   Bucaioni A, 2018, IEEE ACCESS, V6, P6424, DOI 10.1109/ACCESS.2018.2789400
   Buttazzo G., 1997, HARD REAL TIME COMPU
   Cao J., 2018, 2018 14th IEEE International Workshop on Factory Communication Systems, P1
   Cao JY, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P55, DOI 10.1145/2997465.2997493
   Corbett C., 2016, Lecture Notes in Informatics (LIN) (, P45
   Craciunas SS, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P183, DOI 10.1145/2997462997470
   Craciunas SS, 2016, REAL-TIME SYST, V52, P161, DOI 10.1007/s11241-015-9244-x
   Craciunas SS, 2017, OVERVIEW SCHEDULING
   De Azua J.A.R., INT C REAL TIM NETW
   Diemer J., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P1, DOI 10.1109/SIES.2012.6356564
   dos Santos ACT, 2019, 2019 FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), P69, DOI [10.23919/fmcad.2019.8894249, 10.23919/FMCAD.2019.8894249]
   Dürr F, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P203, DOI 10.1145/2997465.2997494
   Enns R., 2011, REQUEST FOR COMMENTS
   Falk J., 2019, P 2019 INT C NETW SY
   Falsafi B, 2017, IEEE MICRO, V37, P60, DOI 10.1109/MM.2017.19
   Farzaneh M., 2017, IEEE INT C EMERG, P1
   Farzaneh M. H., 2016, 2016 IEEE 7 ANN INF, P1, DOI DOI 10.1109/IEMCON.2016.7746299
   Farzaneh MH., 2016, Proc. IEEE Vehicular Net. Conf. (VNC), P1
   Finzi A, 2020, IEEE ACCESS, V8, P106765, DOI 10.1109/ACCESS.2020.3000326
   Finzi A, 2018, INT SYM IND EMBED, P58
   Gavrilut V., 2018, THESIS TU DENMARK
   Gavrilut V, 2020, ACM TRANS CYBER-PHYS, V4, DOI 10.1145/3371708
   Gavrilut V, 2018, 2018 14TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2018)
   Gavrilut V, 2018, IEEE ACCESS, V6, P75229, DOI 10.1109/ACCESS.2018.2883644
   Gavrilut V, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P267, DOI 10.1145/3139258.3139284
   Gross F, 2014, IEEE I C CONS ELECT, P9, DOI 10.1109/ICCE-Berlin.2014.7034229
   Grund D., 2011, OPENACCESS SERIES IN, V18, P22, DOI DOI 10.4230/OASICS.PPES.2011.22
   Hänninen K, 2008, INT SYM IND EMBED, P177, DOI 10.1109/SIES.2008.4577697
   Hartwich F, 2020, P 17 ICC P
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Henzinger TA, 2006, LECT NOTES COMPUT SC, V4085, P1
   Houtan B., 2021, 29 INT C REAL TIM NE
   Imtiaz J, 2009, IEEE INT C EMERG
   Junhui Jiang, 2018, 2018 IEEE International Conference on Mechatronics and Automation (ICMA), P643, DOI 10.1109/ICMA.2018.8484302
   Kaczyski GA, 2007, IEEE INT C EMERG, P101
   Ke X, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P199, DOI 10.1109/RTCSA.2007.29
   Klaus-Wagenbrenner J., 2019, ZONAL EE ARCHITECTUR
   Kolagari Ramin Tavakoli, 2015, International Journal of Conceptual Structures and Smart Applications, V3, P25, DOI 10.4018/IJCSSA.2015070103
   Kopetz H, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P22
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   La Manna M, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21020515
   Lee KC, 2006, IEEE T IND ELECTRON, V53, P1669, DOI 10.1109/TIE.2006.881986
   Li XT, 2017, REAL-TIME SYST, V53, P121, DOI 10.1007/s11241-016-9260-5
   Liss C., 2016, Piracy in Southeast Asia: Trends
   Lo Bello L, 2020, J PARALLEL DISTR COM, V144, P153, DOI 10.1016/j.jpdc.2020.06.001
   Lo Bello L, 2019, IEEE T IND INFORM, V15, P1038, DOI 10.1109/TII.2018.2879544
   Mahfouzi R, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3358604
   Mahfouzi R, 2018, DES AUT TEST EUROPE, P682, DOI 10.23919/DATE.2018.8342096
   Mai T., 2019, 15 IEEE INT WORKSH F, P1
   Mai T.L., 2019, 27 INT C REAL TIM NE, P143, DOI 10.1145/3356401.3356409
   Maxim D, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P18, DOI 10.1145/3139258.3139283
   Mubeen S., 2014, 1 INT WORKSH MOD DRI
   Mubeen S., 2018, 15 INT C INF TECHN N
   Mubeen S, 2019, EUROMICRO CONF PROC, P131, DOI 10.1109/SEAA.2019.00029
   Mubeen S, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10093125
   Mubeen S, 2019, SOFTW SYST MODEL, V18, P39, DOI 10.1007/s10270-017-0579-8
   Mubeen S, 2017, 2017 IEEE/ACM 4TH INTERNATIONAL WORKSHOP ON SOFTWARE ENGINEERING RESEARCH AND INDUSTRIAL PRACTICE (SER&IP 2017), P3, DOI 10.1109/SER-IP.2017..1
   Mubeen S, 2016, ADV INTELL SYST, V448, P497, DOI 10.1007/978-3-319-32467-8_44
   Mubeen S, 2015, J SYST SOFTWARE, V99, P66, DOI 10.1016/j.jss.2014.09.005
   Mubeen S, 2014, J SYST ARCHITECT, V60, P828, DOI 10.1016/j.sysarc.2014.05.001
   Mubeen S, 2014, J SYST ARCHITECT, V60, P207, DOI 10.1016/j.sysarc.2013.10.008
   Mubeen S, 2013, COMPUT SCI INF SYST, V10, P453, DOI 10.2298/CSIS120614011M
   Nasrallah A., 2019, IEEE GLOBE WORK
   Nasrallah A, 2019, IEEE ACCESS, V7, P44165, DOI 10.1109/ACCESS.2019.2908613
   Nasrallah A, 2019, IEEE COMMUN SURV TUT, V21, P88, DOI 10.1109/COMST.2018.2869350
   Navet N., 2013, VEHICLE COMMUNICATIO
   Ojewale MA, 2020, I SYM OBJ-OR R-T D C, P47, DOI 10.1109/ISORC49007.2020.00017
   Oliver RS, 2018, IEEE REAL TIME, P13, DOI 10.1109/RTAS.2018.00008
   Pahlevan Maryam, 2019, ACM SIGBED Review, V16, P15, DOI 10.1145/3314206.3314208
   Pahlevan M, 2019, IEEE INT SYMP PARAL, P566, DOI 10.1109/ISPA-BDCloud-SustainCom-SocialCom48970.2019.00086
   Pahlevan M, 2018, IEEE INT C EMERG, P337, DOI 10.1109/ETFA.2018.8502515
   Pelliccione P, 2017, J SYST ARCHITECT, V77, P83, DOI 10.1016/j.sysarc.2017.02.005
   Pop P, 2016, IET CYBER PHYS SYST, V1, P86, DOI 10.1049/iet-cps.2016.0021
   Pozo F, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P147, DOI 10.1109/RTCSA.2018.00026
   Quan Wei, 2020, CCF Transactions on Networking, V3, P51, DOI 10.1007/s42045-020-00029-8
   Raagaard Michael Lander., 2017, Optimization algorithms for the scheduling of IEEE 802.1 Time-Sensitive Networking (TSN)
   Rajan AKS, 2018, J SYST ARCHITECT, V82, P37, DOI 10.1016/j.sysarc.2018.01.001
   Reinhardt D., 2019, SAE INT
   Reusch N, 2020, 16TH IEEE INTERNATIONAL CONFERENCE ON FACTORY COMMUNICATION SYSTEMS (WFCS 2020), P31, DOI 10.1109/wfcs47810.2020.9114414
   Sabry A., 2020, 2020 15 INT C COMP E, P1
   Schanze C, 2020, 17 CAN AUT C ICC
   Schönwälder J, 2010, IEEE COMMUN MAG, V48, P166, DOI 10.1109/MCOM.2010.5560601
   Schroeder J, 2017, PROC IEEE INT CONF S, P584, DOI 10.1109/ICSME.2017.41
   Sentilles S, 2008, LECT NOTES COMPUT SC, V5282, P310, DOI 10.1007/978-3-540-87891-9_21
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Shale-Hester T., 2019, AUTOEXPRESS
   Shreejith S, 2017, IEEE T COMPUT, V66, P1790, DOI 10.1109/TC.2017.2700277
   Specht J, 2017, REAL TIM SYST SYMP P, P178, DOI 10.1109/RTSS.2017.00024
   STANKOVIC JA, 1990, REAL-TIME SYST, V2, P247, DOI 10.1007/BF01995673
   Steinbach T., 2011, P 4 INT ICST C SIM T, P375
   Steiner W, 2010, REAL TIM SYST SYMP P, P375, DOI 10.1109/RTSS.2010.25
   Tabish R, 2019, REAL-TIME SYST, V55, P850, DOI 10.1007/s11241-019-09340-0
   the AUTOSAR consortium, 2013, AUTOSAR TECHINCAL OV
   Thiele D, 2016, IEEE INT C EMERG
   Thiele D, 2015, IEEE VEHIC NETW CONF, P251, DOI 10.1109/VNC.2015.7385584
   Thorngren P, 2013, EAST ADL OP WORKSH G
   Trimberger SM, 2014, P IEEE, V102, P1248, DOI 10.1109/JPROC.2014.2331672
   Uchida T, 2008, IEEE T NUCL SCI, V55, P1631, DOI 10.1109/TNS.2008.920264
   Vale T, 2016, J SYST SOFTWARE, V111, P128, DOI 10.1016/j.jss.2015.09.019
   Xie GQ, 2020, IEEE T IND INFORM, V16, P5629, DOI 10.1109/TII.2020.2978889
   Yan JL, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218753
   Yang Mi, 2020, 2020 IEEE 3rd International Conference on Electronics Technology (ICET), P68, DOI 10.1109/ICET49382.2020.9119689
   Zhao L., 2020, LATENCY ANAL MULTIPL
   Zhao LX, 2018, IEEE ACCESS, V6, P41803, DOI 10.1109/ACCESS.2018.2858767
   Zhao LX, 2018, IEEE REAL TIME, P25, DOI 10.1109/RTAS.2018.00009
   Zhou Z., 2019, Adv. Sci. Technol. Eng. Syst. J, V4, P292, DOI DOI 10.25046/AJ040128
NR 129
TC 55
Z9 62
U1 4
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102137
DI 10.1016/j.sysarc.2021.102137
EA APR 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300003
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Dridi, M
   Singhoff, F
   Rubini, S
   Diguet, JP
AF Dridi, Mourad
   Singhoff, Frank
   Rubini, Stephane
   Diguet, Jean-Philippe
TI ECTM: A network-on-chip communication model to combine task and message
   schedulability analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-On-Chip (NoC); Real-time systems; Communication; Schedulability
   analysis; Wormhole; Store-and-forward
ID SCHEDULES
AB Network-on-Chips (NoC) are widely used in industrial applications since they provide communication parallelism and reduce energy consumption. The use of NoC has been recently extended to real-time systems, whose execution has to meet temporal constraints. Communication delays introduced by the network make the scheduling analysis challenging. In this article, we propose a new NoC communication model called ECTM. The main goal of this model is to assess the schedulability of dependent periodic tasks exchanging messages on a NoC. ECTM is a model allowing schedulability analysis of messages and tasks of the NoC. To achieve schedulability, ECTM produces an analysis model by transforming NoC messages to tasks in order to take into account communication delays during the scheduling analysis. Schedulability of the system is assessed using simulation over the feasibility interval with a list scheduling, ECTM supports Store-And-Forward and Wormhole NoC. In this article, we have demonstrated the correctness of the transformations of ECTM. ECTM has been implemented in a real-time scheduling analysis tool called Cheddar and we performed experiments to assess its efficiency. ECTM is more efficient than existing solutions with an improvement of 30% for Store-And-Forward NoCs and up to 100% for Wormhole NoCs, while the proposed model requires a larger computation time about 17% for Store-And-Forward NoCs.
C1 [Dridi, Mourad; Singhoff, Frank; Rubini, Stephane] Univ Brest, Lab STICC, CNRS, UMR 6285, F-29200 Brest, France.
   [Diguet, Jean-Philippe] Univ Bretagne Sud, Lab STICC, UMR 6285, CNRS, F-56100 Lorient, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite de
   Bretagne Occidentale; Universite de Bretagne Occidentale; Centre
   National de la Recherche Scientifique (CNRS)
RP Dridi, M (corresponding author), Univ Brest, Lab STICC, CNRS, UMR 6285, F-29200 Brest, France.
EM Mourad.Dridi@univ-brest.fr
RI Diguet, Jean-Philippe/N-1728-2014; DRIDI, Mourad/HHM-8838-2022
OI DRIDI, Mourad/0000-0002-2381-5582
FU Brest Metropole; Ellidiss Technologies; CR de Bretagne; CD du Finistere;
   H2020 MOSAR; Campus France PESSOA programs [27380SA, 37932TF]; European
   Union's Horizon 2020 research and innovation programme [821996]; H2020 -
   Industrial Leadership [821996] Funding Source: H2020 - Industrial
   Leadership
FX This work and Cheddar<SUP>2</SUP> are supported by Brest Metropole,
   Ellidiss Technologies, CR de Bretagne, CD du Finistere, H2020 MOSAR and
   Campus France PESSOA programs 27380SA and 37932TF.; The authors would
   like to thank all the supporting staff and part-ners of the MOSAR
   Project: Space Applications Services N.V. (Belgium) , Deutsches Zentrum
   Fuer Luft-Und Raumfahrt Ev (DLR) , GMV Aerospace And Defence Sa (GMV) ,
   Thales Alenia Space UK Ltd (TAS-UK) , Sitael Spa (SITAEL) , MAG SOAR
   S.L. (MAG SOAR S.L.) , the University of Strathclyde (UK) , Thales
   Alenia Space S.p.A (France) and Ellidiss Technologies (ELLIDISS) . MOSAR
   is part of the PERASPERA project on Space Robotics Technologies, and has
   received funding from the European Union's Horizon 2020 research and
   innovation programme under grant agreement No 821996.
CR ADAM TL, 1974, COMMUN ACM, V17, P685, DOI 10.1145/361604.361619
   Al Faruque MA, 2008, DES AUT TEST EUROPE, P1080
   Al Faruque MA, 2007, IEEE INT CONF ASAP, P48
   [Anonymous], 2014, NETWORKS ON CHIP IMP
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Cheng S.C., 1989, TUTORIAL HARD REAL S, P150
   Dridi M., 2016, P 4 IEEE INT WORKSH, P43
   Dridi M, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3264818
   Feiler PH., 2012, Model-based engineering with AADL: An introduction to the SAE architecture analysis design language
   García JJG, 2000, EUROMICRO, P15, DOI 10.1109/EMRTS.2000.853988
   Goossens J, 2016, REAL-TIME SYST, V52, P808, DOI 10.1007/s11241-016-9256-1
   Hagras T., 2003, Acta Polytechnica, V43
   Jetly K., 2013, THESIS U WINDSOR
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   Lei T, 2003, 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, P163
   Nejad M.B., 2013, INT J BASIC SCI APPL, V2, P686
   Palencia J.C., 2005, Journal of Embedded Computing, V1, P225
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Parkes S., 2005, P 14 IEEE NPSS REAL, P6, DOI DOI 10.1109/RTC.2005.1547397
   Pop R., 2004, 04 4 DEP EL COMP
   Qamhieh M., 2015, THESIS U PARIS EST
   Qamhieh Manar., 2014, Proceedings of the 22Nd International Conference on Real-Time Networks and Systems, P13
   Shi Z., 2009, THESIS U YORK
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Shi Z, 2009, EUROMICRO, P3, DOI 10.1109/ECRTS.2009.17
   Singhoff F., 2004, Ada Letters, V24, P1
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   TINDELL K, 1995, REAL-TIME SYST, V9, P147, DOI 10.1007/BF01088855
   Tindell K., 1994, REAL TIME RES GROUP
   Varatkar G, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P510
NR 32
TC 7
Z9 7
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101931
DI 10.1016/j.sysarc.2020.101931
EA FEB 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100003
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Ye, LQ
   Feng, D
   Hu, YC
   Wei, XL
   Zhang, YZ
AF Ye, Liuqing
   Feng, Dan
   Hu, Yuchong
   Wei, Xueliang
   Zhang, Yuzhuo
TI STC: Sub-packetization tunable codes for fast recovery
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed cyber-physical systems; Fault-tolerance; Erasure coding;
   Optimal repair bandwidth
ID FAULT-TOLERANCE; STORAGE; CONSTRUCTIONS; BANDWIDTH; ACCESS
AB In distributed cyber-physical systems, the data should be stored in a reliable and available manner in the face of multiple kinds of failures. Considering that the storage space is an expensive part, erasure codes are storage-efficient alternatives to replication for fault tolerance. However, traditional erasure codes, e.g. Reed-Solomon (RS) codes, impose a huge burden on disk I/O and network resources for recovering unavailable data in case of node failures.
   In this paper, we introduce a new set of erasure codes called Sub-packetization Tunable Codes (STC). STC can reduce the amount of required information during recovering a failed block, while still allowing a significant reduction in storage overhead. The customized recovery method in STC needs each block to be sub-packetized, and the repair bandwidth decreases as the number of sub-packets increases. However, high sub-packetization may result in some extra costs. In STC, the sub-packetization level of our codes is tunable so that storage systems can weigh the balance between sub-packetization costs and repair bandwidth. In addition, our STC can be constructed as a family of double regenerating codes (DRC) to improve the repair performance in hierarchical distributed situations, whose idea is to trade the abundant inner-rack bandwidth for constrained cross-rack bandwidth.
C1 [Ye, Liuqing; Feng, Dan; Hu, Yuchong; Wei, Xueliang] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan Natl Lab Optoelect, Key Lab Informat Storage Syst,Minist Educ China, Wuhan, Peoples R China.
   [Zhang, Yuzhuo] Cent China Normal Univ, Sch Comp Sci, Wuhan, Peoples R China.
C3 Huazhong University of Science & Technology; Central China Normal
   University
RP Feng, D (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan Natl Lab Optoelect, Key Lab Informat Storage Syst,Minist Educ China, Wuhan, Peoples R China.
EM liuqingye@hust.edu.cn; dfeng@hust.edu.cn; yuchonghu@hust.edu.cn;
   xueliang_wei@hust.edu.cn; zhangyuzhuojade@163.com
OI Wei, Xueliang/0000-0003-3571-1702
FU National Natural Science Foundation of China [61821003, 61832007,
   U1705261, 61772222]; Fundamental Research Funds for the Central
   Universities [2019KFYXMBZ037]; Engineering Research Center of data
   storage systems and Technology, Ministry of Education, China
FX This work was supported by the National Natural Science Foundation of
   China No. 61821003, No. 61832007, No. U1705261, and No. 61772222,
   Fundamental Research Funds for the Central Universities No.
   2019KFYXMBZ037. This work was also supported by Engineering Research
   Center of data storage systems and Technology, Ministry of Education,
   China.
CR Ahmad R, 2014, CLIN EXP MED, V14, P1, DOI 10.1007/s10238-012-0222-5
   [Anonymous], 1977, THEORY ERROR CORRE 1
   Brings J, 2019, J SYST ARCHITECT, V97, P153, DOI 10.1016/j.sysarc.2019.02.012
   Dimakis A. G., 2007, 3 WORKSH NETW COD TH
   Dimakis AG, 2010, IEEE T INFORM THEORY, V56, P4539, DOI 10.1109/TIT.2010.2054295
   Dovom EM, 2019, J SYST ARCHITECT, V97, P1, DOI 10.1016/j.sysarc.2019.01.017
   Du Y, 2017, INT CONF ASIAN LANG, P1, DOI 10.1109/IALP.2017.8300532
   Ford D., 2010, 9 USENIX S OP SYST D
   Gad EE, 2013, IEEE INT SYMP INFO, P887, DOI 10.1109/ISIT.2013.6620354
   Goparaju S, 2017, IEEE T INFORM THEORY, V63, P6318, DOI 10.1109/TIT.2017.2690662
   Hou H., 2018, CORR
   Huang Cheng, 2012, P USENIX ATC
   Hui YC, 2016, IEEE INT SYMP INFO, P245, DOI 10.1109/ISIT.2016.7541298
   Khan O., 2012, FAST
   Kim Y, 2019, J SYST ARCHITECT, V98, P41, DOI 10.1016/j.sysarc.2019.06.005
   Kralevska K, 2018, IEEE T BIG DATA, V4, P516, DOI 10.1109/TBDATA.2017.2749255
   Li J, 2017, IEEE INT SYMP INFO, P1623, DOI 10.1109/ISIT.2017.8006804
   Liu J, 2018, J SYST ARCHITECT, V90, P23, DOI 10.1016/j.sysarc.2018.08.007
   Liu Q, 2017, ACM T STORAGE, V13, DOI [10.1145/3139530, 10.1145/3051122]
   Liu Q, 2015, SYM REL DIST SYST, P212, DOI 10.1109/SRDS.2015.18
   Luo JQ, 2014, IEEE T COMPUT, V63, P2259, DOI 10.1109/TC.2013.23
   Muralidhar S., 2014, P 11 USENIX C OP SYS, P383
   Pamies-Juarez L, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P81
   Pamies-Juarez L, 2016, IEEE INT SYMP INFO, P1207, DOI 10.1109/ISIT.2016.7541490
   Plank J., 2013, USENIX C FILE STOR T, P299
   Plank J. S., 2009, FAST 2009, P253
   Plank JS, 1997, SOFTWARE PRACT EXPER, V27, P995, DOI 10.1002/(SICI)1097-024X(199709)27:9<995::AID-SPE111>3.0.CO;2-6
   Prakash N, 2018, IEEE T INFORM THEORY, V64, P5783, DOI 10.1109/TIT.2018.2806342
   Rashmi K., 2015, USENIX C FIL STOR TE, P81
   Rashmi K. V, 2014, ACM SIGCOMM COMP COM, DOI DOI 10.1145/2740070.2626325
   Rawat AS, 2018, IEEE T INFORM THEORY, V64, P6506, DOI 10.1109/TIT.2018.2810095
   Sathiamoorthy M, 2013, PROC VLDB ENDOW, V6, P325, DOI 10.14778/2535573.2488339
   Shah NB, 2012, IEEE T INFORM THEORY, V58, P2134, DOI 10.1109/TIT.2011.2178588
   Shen ZR, 2020, IEEE T DEPEND SECURE, V17, P248, DOI 10.1109/TDSC.2017.2774299
   Sinha S, 2019, J SYST ARCHITECT, V92, P23, DOI 10.1016/j.sysarc.2018.10.007
   Tamo I, 2014, IEEE T INFORM THEORY, V60, P2028, DOI 10.1109/TIT.2014.2305698
   Tamo I, 2013, IEEE T INFORM THEORY, V59, P1597, DOI 10.1109/TIT.2012.2227110
   Vajha M, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P139
   Van Loan CF, 2000, J COMPUT APPL MATH, V123, P85, DOI 10.1016/S0377-0427(00)00393-9
   Xia M, 2015, P 13 USENIX C FIL ST, P213
   Ye LQ, 2017, SYM REL DIST SYST, P124, DOI 10.1109/SRDS.2017.17
   Ye M, 2017, IEEE T INFORM THEORY, V63, P6307, DOI 10.1109/TIT.2017.2730863
   Ye M, 2017, IEEE T INFORM THEORY, V63, P2001, DOI 10.1109/TIT.2017.2661313
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
NR 45
TC 2
Z9 2
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2020
VL 105
AR 101699
DI 10.1016/j.sysarc.2019.101699
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5UA
UT WOS:000526784500006
DA 2024-07-18
ER

PT J
AU Shen, H
   Bai, GW
   Hu, YJ
   Wang, TJ
AF Shen, Hang
   Bai, Guangwei
   Hu, Yujia
   Wang, Tianjing
TI P2TA: Privacy-preserving task allocation for edge computing enhanced
   mobile crowdsensing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile crowdsensing; Task allocation; Edge computing; Obfuscation;
   Privacy-preserving
AB In conventional mobile crowdsensing (MCS) applications, the crowdsensing server (CS-server) needs mobile users' precise locations for optimal task allocation, which raises privacy concerns. This paper proposes a privacy-preserving task allocation framework (called P2TA) for edge computing enhanced MCS, focusing on optimize task acceptance rate while protecting participants' privacy by introducing edge nodes. The basic idea is that edge nodes act as task assignment agents with privacy protection that prevents an untrusted CS-server from accessing a user's private data. We begin with a thorough analysis of the limitations of typical task allocation and obfuscation schemes. On this basis, the optimization problem about location obfuscation and task allocation is formulated in consideration of privacy constraints, travel distance and impact of location perturbation. Through problem decomposition, the location obfuscation subproblem is modeled as a leader-follower game between the designer of location obfuscation mechanism and the potential attacker. Against inference attack with background knowledge, a genetic algorithm is introduced to initialize an obfuscation matrix. With the matrix, an edge node makes task allocation decisions that maximize task acceptance rate subject to differential and distortion privacy constraints. The effectiveness and superiority of P2TA compared to exiting task allocation schemes are validated via extensive simulations.
C1 [Shen, Hang; Bai, Guangwei; Hu, Yujia; Wang, Tianjing] Nanjing Tech Univ, Dept Comp Sci & Technol, 30 South Puzhu Rd, Nanjing 211816, Jiangsu, Peoples R China.
   [Shen, Hang] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
C3 Nanjing Tech University; University of Waterloo
RP Bai, GW (corresponding author), Nanjing Tech Univ, Dept Comp Sci & Technol, 30 South Puzhu Rd, Nanjing 211816, Jiangsu, Peoples R China.
EM hshen@njtech.edu.cn; bai@njtech.edu.cn
RI Shen, Hang/B-6993-2017; Shen, Hang/A-3639-2015
OI Shen, Hang/0000-0002-8804-2787; Shen, Hang/0000-0002-8804-2787
FU National Natural Science Foundation of China [61502230, 61501224,
   61073197]; Natural Science Foundation of Jiangsu Province [BK20150960];
   National Key R&D Program of China [2018YFC0808500]; Natural Science
   Foundation of the Jiangsu Higher Education Institutions of China
   [15KJB520015]; Nanjing Municipal Science and Technology Plan Project
   [201608009]; Jiangsu Government Scholarship for Overseas Studies
FX The authors gratefully acknowledge the support and financial assistance
   provided by the National Natural Science Foundation of China under Grant
   No. 61502230, 61501224 and 61073197, the Natural Science Foundation of
   Jiangsu Province under Grant No. BK20150960, the National Key R&D
   Program of China under Grant No. 2018YFC0808500, the Natural Science
   Foundation of the Jiangsu Higher Education Institutions of China under
   Grant No. 15KJB520015, and Nanjing Municipal Science and Technology Plan
   Project under Grant No. 201608009. The authors thank the anonymous
   reviewers who provided constructive feedback on earlier pieces of this
   work appearing at ICA3PP 2018 [40]. The first author is especially
   grateful to the Jiangsu Government Scholarship for Overseas Studies that
   assist his reaearch abroad.
CR [Anonymous], P PRIVACY ENHANC TEC
   [Anonymous], 2013, ACM SIGSPATIAL
   [Anonymous], COMPLEXITY
   [Anonymous], 2018, ARXIV180604057
   Basudan S, 2017, IEEE INTERNET THINGS, V4, P772, DOI 10.1109/JIOT.2017.2666783
   Bordenabe NE, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P251, DOI 10.1145/2660267.2660345
   Cheng SF, 2018, ACM T INTEL SYST TEC, V9, DOI 10.1145/3078842
   Du M, 2018, IEEE COMMUN MAG, V56, P62, DOI 10.1109/MCOM.2018.1701148
   Elhamshary M., 2016, P 14 ANN INT C MOB S, DOI DOI 10.1145/2906388.2906395
   Gao R., 2017, IEEE C COMPUTER COMM, P1
   Guo B, 2018, IEEE INTERNET THINGS, V5, P1749, DOI 10.1109/JIOT.2018.2815982
   Guo B, 2017, IEEE T HUM-MACH SYST, V47, P392, DOI 10.1109/THMS.2016.2599489
   He SB, 2014, IEEE INFOCOM SER, P745, DOI 10.1109/INFOCOM.2014.6848001
   He YL, 2018, INT J NEUROSCI, V128, P1180, DOI 10.1080/00207454.2018.1481065
   Huang C, 2018, IEEE T VEH TECHNOL, V67, P11169, DOI 10.1109/TVT.2018.2870167
   Jaimes LG, 2015, IEEE INTERNET THINGS, V2, P370, DOI 10.1109/JIOT.2015.2409151
   Liang Liu, 2018, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V2, DOI 10.1145/3191752
   Liu H., 2017, IEEE C COMPUTER COMM, P1
   Liu JW, 2018, ACM TRANS CYBER-PHYS, V2, DOI 10.1145/3185504
   Ma LQ, 2018, INT J RADIAT BIOL, V94, P1125, DOI 10.1080/09553002.2019.1524940
   Ni J., 2018, IEEE T DEPEND SECURE
   Ni JB, 2018, IEEE T VEH TECHNOL, V67, P6504, DOI 10.1109/TVT.2018.2805759
   Ni JB, 2017, IEEE COMMUN MAG, V55, P146, DOI 10.1109/MCOM.2017.1600679
   Pournajaf L, 2014, IEEE INT CONF MOB DA, P73, DOI 10.1109/MDM.2014.15
   Shen H, 2017, J NETW COMPUT APPL, V82, P128, DOI 10.1016/j.jnca.2017.01.018
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shokri R., 2012, Em: Proceedings of the 2012 ACM conference on Computer and communications security, P617, DOI [DOI 10.1145/2382196.2382261, 10.1145/2382196.2382261]
   Shokri R, 2011, P IEEE S SECUR PRIV, P247, DOI 10.1109/SP.2011.18
   Vergara-Laurens IJ, 2014, INT CONF PERVAS COMP, P199, DOI 10.1109/PerCom.2014.6813961
   Wang JT, 2018, IEEE T MOBILE COMPUT, V17, P2101, DOI 10.1109/TMC.2018.2793908
   Wang JT, 2016, IEEE INTERNET THINGS, V3, P1395, DOI 10.1109/JIOT.2016.2608141
   Wang K, 2018, IEEE T IND INFORM, V14, P4232, DOI 10.1109/TII.2018.2841033
   Wang L, 2017, 2017 IEEE 3RD INTERNATIONAL FUTURE ENERGY ELECTRONICS CONFERENCE AND ECCE ASIA (IFEEC 2017-ECCE ASIA), P627, DOI 10.1109/IFEEC.2017.7992111
   Wang ZJ, 2018, INT J PROD RES, V56, P5386, DOI 10.1080/00207543.2017.1414970
   Wang ZB, 2019, IEEE T MOBILE COMPUT, V18, P1330, DOI 10.1109/TMC.2018.2861393
   Xiong HY, 2016, IEEE T MOBILE COMPUT, V15, P2010, DOI 10.1109/TMC.2015.2483505
   Ye Q, 2017, IEEE INTERNET THINGS, V4, P446, DOI 10.1109/JIOT.2016.2566659
   Yujia Hu, 2018, Algorithms and Architectures for Parallel Processing. 18th International Conference, ICA3PP 2018. Proceedings: Lecture Notes in Computer Science (LNCS 11337), P431, DOI 10.1007/978-3-030-05063-4_33
   Zhang XJ, 2014, TSINGHUA SCI TECHNOL, V19, P452, DOI 10.1109/TST.2014.6919821
   Zhao P, 2018, IEEE INTERNET THINGS, V5, P1033, DOI 10.1109/JIOT.2018.2799545
NR 40
TC 34
Z9 40
U1 2
U2 52
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 130
EP 141
DI 10.1016/j.sysarc.2019.01.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500012
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Li, C
   Benezeth, Y
   Nakamura, K
   Gomez, R
   Yang, F
AF Li, Chao
   Benezeth, Yannick
   Nakamura, Keisuke
   Gomez, Randy
   Yang, Fan
TI A robust multispectral palmprint matching algorithm and its evaluation
   for FPGA applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multispectral biometric authentication; Real-time image processing;
   Partial least square regression; Embedded system; High-level synthesis
ID HIGH-LEVEL SYNTHESIS; RECOGNITION; FUSION
AB Multispectral image modalities can offer high accuracy performance to the biometric systems by improving the discrimination along the spectral dimension. However, its adoptions are usually challenged by low signal to noise ratio, inter band misalignment, high data volume and computational efficiency. This paper presents a fast multispectral palmprint biometric technique using partial least square regression model and score -level fusion, with which an embedded recognition and verification system is implemented for evaluation. Our experiments are conducted using the PolyU palmprint database, and the results demonstrate that the proposed method can achieve a higher accuracy and a lower running cost compared to the reference implementations dedicated to the real-time and/or embedded applications.
C1 [Li, Chao] Chinese Acad Sci, Inst Acoust, State Key Lab Acoust, Beijing, Peoples R China.
   [Benezeth, Yannick; Yang, Fan] Univ Bourgogne Franche Comte, Arts & Metiers, CNRS LE2I FRE2005, F-21000 Dijon, France.
   [Nakamura, Keisuke; Gomez, Randy] Honda Res Inst Japan Co Ltd, 8-1 Honcho, Wako, Saitama, Japan.
C3 Chinese Academy of Sciences; Institute of Acoustics, CAS; Universite de
   Bourgogne; Centre National de la Recherche Scientifique (CNRS); CNRS -
   Institute for Information Sciences & Technologies (INS2I); Honda Motor
   Company
RP Li, C (corresponding author), Chinese Acad Sci, Inst Acoust, State Key Lab Acoust, Beijing, Peoples R China.
EM chao.li.1986@ieee.org
OI LI, Chao/0000-0002-3782-7955
FU CAS Pioneer Hundred Talents Program
FX The authors would like to thank the CAS Pioneer Hundred Talents Program
   for their funding of our studies.
CR [Anonymous], 2013, P BIOSIG
   [Anonymous], BIOMETRICS ACCESS CO
   [Anonymous], COMP STUDIES MULTISP
   [Anonymous], STRATEGIC MANAG J
   [Anonymous], J SCI STAT COMPUT
   [Anonymous], 2008, HIGH LEVEL SYNTHESIS
   [Anonymous], 2004, PARTIAL LEAST SQUARE, DOI [DOI 10.1002/0471667196.ESS1914.PUB2, 10.1002/0471667196.ess1914.pub2]
   [Anonymous], EFFICIENT BIOMETRIC
   [Anonymous], HUM BRAIN MAPP
   [Anonymous], 2017, TECHNICAL REPORT
   [Anonymous], 2011 INT C FIELD PRO
   [Anonymous], STAT PROCEDURES FOOD
   [Anonymous], 2007, HDB BIOMETRICS HDB B
   [Anonymous], 2012, VIVADO DESIGN SUITE
   Chen SW, 2015, SENSORS-BASEL, V15, P26396, DOI 10.3390/s151026396
   Chiesi M, 2015, IEEE T PARALL DISTR, V26, P868, DOI 10.1109/TPDS.2014.2315203
   Cong Jason, 2013, Languages and Compilers for Parallel Computing. 25th International Workshop (LCPC 2012). Revised Selected Papers, P143, DOI 10.1007/978-3-642-37658-0_10
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Dong Han, 2008, 2008 9th International Conference on Signal Processing (ICSP 2008), P2074, DOI 10.1109/ICOSP.2008.4697553
   Guo ZH, 2012, IEEE T INF FOREN SEC, V7, P1094, DOI 10.1109/TIFS.2012.2189206
   Hao Y, 2008, IEEE IMAGE PROC, P281, DOI 10.1109/ICIP.2008.4711746
   Hong DF, 2015, NEUROCOMPUTING, V151, P511, DOI 10.1016/j.neucom.2014.09.013
   Huang QJ, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2629547
   Kang J, 2016, IEEE T CONSUM ELECTR, V62, P316, DOI 10.1109/TCE.2016.7613199
   Kestur S, 2010, IEEE COMP SOC ANN, P288, DOI 10.1109/ISVLSI.2010.84
   Kim DS, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16010023
   Kumar A, 2011, IEEE T SYST MAN CY C, V41, P743, DOI 10.1109/TSMCC.2010.2089516
   Li C, 2018, J REAL-TIME IMAGE PR, V15, P407, DOI 10.1007/s11554-015-0494-6
   Li C, 2016, J SYST ARCHITECT, V64, P26, DOI 10.1016/j.sysarc.2015.12.002
   Li C, 2016, APPL SCI-BASEL, V6, DOI 10.3390/app6120406
   Liang Y, 2012, J ELECTR COMPUT ENG, V2012, DOI 10.1155/2012/649057
   Meeus W, 2012, DES AUTOM EMBED SYST, V16, P31, DOI 10.1007/s10617-012-9096-8
   Nguyen DV, 2002, BIOINFORMATICS, V18, P39, DOI 10.1093/bioinformatics/18.1.39
   Nikisins O, 2015, INT CONF BIOMETR, P436, DOI 10.1109/ICB.2015.7139107
   Nilsson J, 1997, J CHEMOMETR, V11, P511
   Nombela F, 2015, SENSORS-BASEL, V15, P20825, DOI 10.3390/s150820825
   Oballe-Peinado O, 2015, SENSORS-BASEL, V15, P31762, DOI 10.3390/s151229878
   Ross A., 2006, HDB MULTIBIOMETRICS, V6, DOI [10.1007/0-387-33123-9, DOI 10.1007/0-387-33123-9]
   Uzair M, 2015, IEEE T IMAGE PROCESS, V24, P1127, DOI 10.1109/TIP.2015.2393057
   Wold H., 1982, SYSTEMS INDIRECT OBS, P36, DOI DOI 10.1016/S0169-7439(98)00109-9
   Wu XQ, 2003, PATTERN RECOGN LETT, V24, P2829, DOI 10.1016/S0167-8655(03)00141-7
   Xu X., 2010, P 2010 INT WORKSH EM, P1
   Xu XB, 2016, NEURAL COMPUT APPL, V27, P143, DOI 10.1007/s00521-014-1570-8
   Yau W. -Y., 2007, FEATURE 2007 IEEE C, V00, P1
   Zareen FJ, 2016, IET BIOMETRICS, V5, P13, DOI 10.1049/iet-bmt.2015.0017
   Zeng Yonghong, 2010, Proceedings of the 2010 International Conference on Electrical and Control Engineering (ICECE 2010), P404, DOI 10.1109/iCECE.2010.105
   Zhang D, 2010, IEEE T INSTRUM MEAS, V59, P480, DOI 10.1109/TIM.2009.2028772
   Zou D, 2012, CONCURR COMP-PRACT E, V24, P1625, DOI 10.1002/cpe.1913
NR 48
TC 12
Z9 12
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 43
EP 53
DI 10.1016/j.sysarc.2018.05.008
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ9BF
UT WOS:000442060200005
DA 2024-07-18
ER

PT J
AU Manderscheid, M
   Weiss, G
   Knorr, R
AF Manderscheid, Martin
   Weiss, Gereon
   Knorr, Rudi
TI Verification of network end-to-end latencies for adaptive ethernet-based
   cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 23rd IEEE International Conference on Embedded and Real-Time Computing
   Systems and Applications (RTCSA)
CY AUG 16-18, 2017
CL Natl Chiao Tung Univ, Hsinchu, TAIWAN
SP IEEE, IEEE Tech Comm Cyber Phys Syst, Comp Soc Republ China, IEEE Tech Comm Real Time Syst, Natl Chiao Tung Univ, Dept Comp Sci
HO Natl Chiao Tung Univ
DE Cyber-physical systems; Embedded systems; Runtime variability; Network
   performance analysis; Network performance-verification; Real-time system
   architecture
ID AUTOMATA
AB As Cyber-Physical Systems (CPS) are evolving towards flexible and smart systems, their dependable communication becomes a decisive factor. In order to still guarantee a predictive and real-time behavior, verifying the network performance of such adaptive systems is vital. Therefore, the performance-verification has to consider the runtime variability while scaling for larger number of applications and networks in CPS. We introduce a novel performance-verification approach with integrated variability enabling the analysis of adaptive Ethernet based CPS. It incorporates a formal model capturing all relevant characteristics for deriving safe communication bounds. Its soundness has been evaluated in an extensive automotive case study and several changing test setups targeting scalability. The results show that this integrated variability approach is superior to a common static analysis and previously utilized heuristic. In direct comparison it outperforms static analysis by up to 95 percent within the evaluated automotive system. Moreover, the results show that it scales well and provides a profound basis for analyzing larger adaptive networked systems.
C1 [Manderscheid, Martin; Weiss, Gereon; Knorr, Rudi] Fraunhofer Inst Embedded Syst & Commun Technol ES, Hansastr 32, Munich, Germany.
C3 Fraunhofer Gesellschaft
RP Weiss, G (corresponding author), Fraunhofer Inst Embedded Syst & Commun Technol ES, Hansastr 32, Munich, Germany.
EM martin.manderscheid@esk.fraunhofer.de; gereon.weiss@esk.fraunhofer.de;
   rudi.knorr@esk.fraunhofer.de
FU Bavarian Ministry of Economic Affairs and Media, Energy and Technology
FX This work has been partially funded by the Bavarian Ministry of Economic
   Affairs and Media, Energy and Technology.
CR Altisen K., 2010, 8 WORKSH QUANT ASP P
   Altisen K, 2010, EUROMICRO, P207, DOI 10.1109/ECRTS.2010.11
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   [Anonymous], 1PSOLVE OPEN SOURCE
   [Anonymous], 2011, THESIS
   Azim A., 2014, P C DES AUT TEST EUR
   Boudec J.Y.L.e., 2001, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet
   Broy M., 2006, 28th International Conference on Software Engineering Proceedings, P33, DOI 10.1145/1134285.1134292
   Chakraborty S, 2005, REAL TIM SYST SYMP P, P87
   Czarnecki Krzysztof., 2005, Software Process: Improvement and Practice, P2005
   Farcas E., 2006, THESIS
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Henia R, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P171
   Hintermaier W., 2011, IEEE INT VEH S 4 BAD
   Jin X, 2015, J SENSORS, V2015, DOI 10.1155/2015/851608
   Lampka K., 2009, P 7 ACM INT C EMBEDD, P107, DOI DOI 10.1145/1629335.1629351.9
   Lim HT, 2011, DES AUT CON, P7
   Manderscheid M., 2011, 2011 International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery, P206, DOI 10.1109/CyberC.2011.42
   Manderscheid M, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P247, DOI 10.1109/EMSOFT.2015.7318280
   Manderscheid M, 2013, IEEE INT C ENG COMP, P46, DOI 10.1109/ICECCS.2013.17
   Negrean M., 2012, 6 INT C EMB REAL TIM
   Negrean M, 2013, DES AUT TEST EUROPE, P302
   Negrello M, 2011, SPRINGER SER COG NEU, V2, P1, DOI 10.1007/978-1-4419-8804-1
   Phan LTX, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P343
   Phan LTX, 2008, REAL TIM SYST SYMP P, P59, DOI 10.1109/RTSS.2008.47
   Prasad KV, 2010, P IEEE, V98, P510, DOI 10.1109/JPROC.2010.2041835
   Rahmani M, 2008, 2008 4TH INTERNATIONAL TELECOMMUNICATION NETWORKING WORKSHOP ON QOS IN MULTISERVICE IP NETWORKS, P179, DOI 10.1109/ITNEWS.2008.4488150
   Real J, 2004, REAL-TIME SYST, V26, P161, DOI 10.1023/B:TIME.0000016129.97430.c6
   Reimann F., 2013, P IEEE INT C EM TECH
   Rox J, 2010, SAE WORLD C SYST LEV
   Stoimenov N., 2009, P 15 IEEE REAL TIME
   Thiele D., 2013, P 9 IEEE ACM IFIP IN
   Thiele L., 2001, LNCS, V2211, P416
   Wien M., 2015, PROFILES TIERS LEVEL, P283
   Yue DJ, 2013, AICHE J, V59, P4255, DOI 10.1002/aic.14185
   Zeller M., 2011, 2011 5th IEEE International Conference on Self-Adaptive and Self-Organizing Systems (SASO), P79, DOI 10.1109/SASO.2011.19
NR 37
TC 8
Z9 9
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 23
EP 32
DI 10.1016/j.sysarc.2018.05.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA GQ9BF
UT WOS:000442060200003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chatterjee, N
   Paul, S
   Chattopadhyay, S
AF Chatterjee, Navonil
   Paul, Suraj
   Chattopadhyay, Santanu
TI Task mapping and scheduling for network-on-chip based multi-core
   platform with transient faults
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Dynamic mapping and scheduling; Energy; Deadline; Fault
   tolerance
ID DESIGN; MANAGEMENT; POWER
AB Technology scaling has enabled the integration of large number of transistors into a single chip, leading to performance enhancement via incorporation of Processing Elements (PEs), Intellectual Property (IP) cores and Memory Units together on the same platform. On the downside, it has led on-chip components to be more susceptible to faults, both permanent and transient. Permanent faults are predictable in nature and can be dealt with at the time of manufacturing or in field using spares/redundancy. Transient faults also adversely affect the application performance but are unpredictable in nature. Handling transient faults is a challenging task, especially in a real-time system where different applications are executed with various timing constraints. Although significant amount of work has been reported in literature for transient fault management, it lacks addressing the temporal constraint satisfaction of the tasks while restricting the energy expenditure of the system. Existing fault tolerant policies do task replication to ensure higher percentage of deadline satisfaction but at the cost of higher energy consumption. Checkpointing approach can make energy consumption low, however, the number of tasks satisfying their timing constraint also becomes low. Thus a fault tolerant policy which could jointly address the timing and energy constraint in a real time system is desirable. This work proposes an algorithm to intelligently perform a fault-tolerant resource allocation in real-time dynamic scenarios where tasks of applications are not known apriori. The slack times of the incoming tasks have been exploited in the application mapping/scheduling phase of the algorithm, to assign a fault tolerant policy to the corresponding task for mitigating the effect of transient faults. This helps to improve the deadline satisfaction of the task and also reduce the energy consumption. While comparing with existing works, the proposed algorithm achieves 19.8%, 43.5% and 85.8% improvement in deadline satisfaction compared to MXR [1], CPR [2] and TR [3], respectively. On an average, the energy consumption is reduced by 29.1% and 6.7%, compared to AR [4] and MXR [1].
C1 [Chatterjee, Navonil; Paul, Suraj; Chattopadhyay, Santanu] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, WB, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Chatterjee, N (corresponding author), Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, WB, India.
EM navonil@iitkgp.ac.in; santanu@ece.iitkgp.ernet.in
RI Chatterjee, Navonil/T-7658-2019
OI Chatterjee, Navonil/0000-0002-8402-8195
CR [Anonymous], 2003, DES VIS US GUID VER
   Axer P., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P149
   Benini L., 2002, SURVEY DESIGN TECHNI
   Bolchini C, 2012, DES AUT TEST EUROPE, P1429
   Bolchini C, 2013, IEEE T COMPUT, V62, P2489, DOI 10.1109/TC.2012.226
   Bolchini C, 2013, J ELECTRON TEST, V29, P159, DOI 10.1007/s10836-013-5367-y
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Chatterjee N, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055512
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Eles P, 2008, DES AUT TEST EUROPE, P960
   Ferlet-Cavrois V, 2013, IEEE T NUCL SCI, V60, P1767, DOI 10.1109/TNS.2013.2255624
   Girault A, 2009, IEEE T DEPEND SECURE, V6, P241, DOI 10.1109/TDSC.2008.50
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Huang J, 2012, DES AUTOM EMBED SYST, V16, P189, DOI 10.1007/s10617-013-9105-6
   Izosimov V, 2005, DES AUT TEST EUROPE, P864, DOI 10.1109/DATE.2005.116
   Jia Huang, 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P247
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kang SH, 2015, IEEE T COMPUT, V64, P2036, DOI 10.1109/TC.2014.2349492
   Kang SH, 2014, DES AUT CON, DOI 10.1145/2593069.2593221
   Kang Shin-Haeng., 2014, DESIGN AUTOMATION TE, P1, DOI [DOI 10.7873/DATE.2014.340, 10.7873/DATE.2014.340.]
   Kundu S., 2014, Network-on-Chip: The Next Generation of System-on-Chip Integration
   LaFrieda C, 2007, I C DEPEND SYS NETWO, P317, DOI 10.1109/DSN.2007.100
   Liu W., 2014, J EMERG TECHNOL COMP, V10
   Liu WC, 2016, IEEE T VLSI SYST, V24, P1546, DOI 10.1109/TVLSI.2015.2452910
   Liu WC, 2011, IEEE COMP SOC ANN, P260, DOI 10.1109/ISVLSI.2011.48
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Mendis Hashan, 2017, LEIBNIZ T EMBED SYST, V4
   Mitra S, 2002, IEEE T COMPUT, V51, P498, DOI 10.1109/TC.2002.1004589
   Mitra S, 2000, IEEE T RELIAB, V49, P285, DOI 10.1109/24.914545
   Nicolaidis M, 2005, IEEE T DEVICE MAT RE, V5, P405, DOI 10.1109/TDMR.2005.855790
   Omaña M, 2003, 9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P111, DOI 10.1109/OLT.2003.1214376
   Pattabiraman K, 2011, IEEE T DEPEND SECURE, V8, P44, DOI 10.1109/TDSC.2009.23
   Pop P, 2009, IEEE T VLSI SYST, V17, P389, DOI 10.1109/TVLSI.2008.2003166
   Rossi D, 2005, IEEE DES TEST COMPUT, V22, P59, DOI 10.1109/MDT.2005.10
   Saraswat Prabhat Kumar, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P89, DOI 10.1109/RTAS.2010.31
   Schiffel U., 2010, Proceedings of the Third International Conference on Dependability (DEPEND 2010), P51, DOI 10.1109/DEPEND.2010.16
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Sinnen Oliver., 2007, TASK SCHEDULING PARA
   Smolens JC, 2004, ACM SIGPLAN NOTICES, V39, P224, DOI 10.1145/1037187.1024420
   van Stralen P, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P393
   Wei TQ, 2012, J SYST SOFTWARE, V85, P1386, DOI 10.1016/j.jss.2012.01.020
   Wei TQ, 2011, IEEE T COMPUT AID D, V30, P1569, DOI 10.1109/TCAD.2011.2160178
   Zhang Y, 2006, IEEE T COMPUT AID D, V25, P111, DOI 10.1109/TCAD.2005.852657
   Zhang Y, 2003, INT SYM DEFEC FAU TO, P320, DOI 10.1109/DFTVS.2003.1250127
NR 45
TC 24
Z9 24
U1 2
U2 15
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2018
VL 83
BP 34
EP 56
DI 10.1016/j.sysarc.2018.01.002
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW8GU
UT WOS:000425570100005
DA 2024-07-18
ER

PT J
AU Najem, M
   Bollengier, T
   Le Lann, JC
   Lagadec, L
AF Najem, Mohamad
   Bollengier, Theotime
   Le Lann, Jean-Christophe
   Lagadec, Loic
TI Extended overlay architectures for heterogeneous FPGA cluster management
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable architecture; Overlay; Task migration; Bitstream
   compatibility; Scheduling; Heterogeneous FPGAs
ID ACCELERATORS
AB This paper proposes a novel approach for the hardware virtualization of FPGA resources, based on overlay architectures. Overlays are reconfigurable architectures synthesized on top of commercial-of-the-shelf (COTS) FPGAs. They have demonstrated to improve portability, speed up reconfiguration, and promote resource abstraction hence durability. This work demonstrates how slightly extending the architecture overlaying on top of COTS FPGAs can bring novel features for sake of improved management of hardware tasks, and ensure the binary compatibility among heterogeneous FPGAs. This comes along with a deployment platform and a software stack offering an operating system service. As a result, the platform is capable of node-to-node a hardware application live migration, while operating a cluster of heterogeneous FPGAs. Besides, the proposed software stack ensures backward compatibility when introducing a new overlay architecture. This paper also introduces accurate cost models for the early estimation of the reconfiguration time overhead. This approach that has been demonstrated in DASIP international conference is evaluated in this paper on both the Xilinx Artix-7 and Altera Cyclone V C9 FPGAs. (C) 2017 Published by Elsevier B.V.
C1 [Najem, Mohamad; Bollengier, Theotime; Le Lann, Jean-Christophe; Lagadec, Loic] ENSTA Bretagne, Lab STICC UMR 6532, Brest, France.
   [Bollengier, Theotime] Res Inst Technol, B Com, Brest, France.
C3 ENSTA Bretagne
RP Najem, M (corresponding author), ENSTA Bretagne, Lab STICC UMR 6532, Brest, France.
EM mohamad.najem@ensta-bretagne.fr; theotime.bollengier@ensta-bretagne.fr;
   jean-christophe.Le_Lann@ensta-bretagne.fr;
   loic.lagadec@ensta-bretagne.fr
RI Le Lann, Jean-Christophe/ABD-1440-2020
OI lagadec, loic/0000-0003-3778-3144
CR Benson J., 2012, P 2012 IEEE 18 INT S, P1, DOI DOI 10.1109/HPCA.2012.6168949
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Bieszczad G, 2016, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), P469, DOI 10.1109/MIXDES.2016.7529788
   Bollengier T., SOFT TIMING CLOSURE, P93
   Bollengier T, 2016, CONF DESIGN ARCHIT, P239, DOI 10.1109/DASIP.2016.7853832
   Bourge A, 2015, ANN IEEE SYM FIELD P, P155, DOI 10.1109/FCCM.2015.8
   Brant A, 2012, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2012.25
   Byma S, 2014, ANN IEEE SYM FIELD P, P109, DOI 10.1109/FCCM.2014.42
   Capalija D, 2013, I C FIELD PROG LOGIC
   Chen FL, 2014, J ANAL METHODS CHEM, V2014, DOI 10.1155/2014/256473
   Dondo JD, 2013, J SYST ARCHITECT, V59, P1, DOI 10.1016/j.sysarc.2012.09.001
   Duhem F, 2012, IET COMPUT DIGIT TEC, V6, P105, DOI 10.1049/iet-cdt.2011.0033
   Fahmy SA, 2015, INT CONF CLOUD COMP, P430, DOI 10.1109/CloudCom.2015.60
   Feilen M., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P75, DOI 10.1109/FPL.2012.6339244
   Jain AK, 2016, ANN IEEE SYM FIELD P, P1, DOI 10.1109/FCCM.2016.10
   Jain AK, 2016, 2016 IEEE 14TH INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, 14TH INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, 2ND INTL CONF ON BIG DATA INTELLIGENCE AND COMPUTING AND CYBER SCIENCE AND TECHNOLOGY CONGRESS (DASC/PICOM/DATACOM/CYBERSC, P586, DOI 10.1109/DASC-PICom-DataCom-CyberSciTec.2016.110
   Jayakumar S., 2016, 2016 10 INT C INTELL, P1
   Jozwik K, 2012, IEEE EMBED SYST LETT, V4, P45, DOI 10.1109/LES.2012.2193660
   Kirchgessner R, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P205
   Knodel O, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P337, DOI 10.1109/DSD.2015.37
   Koch D, 2013, I C FIELD PROG LOGIC
   Kwok-Hay So H., 2006, CODES ISSS 06 PROC 4, P259, DOI DOI 10.1145/1176254.1176316
   Lagadec L., 2014, 2014 9 INT S REC COM, P1, DOI [10.1109/ReCoSoC.2014.6860689, DOI 10.1109/RECOSOC.2014.6860689]
   Liu C, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P56, DOI 10.1109/FPT.2015.7393130
   Lysecky R., 2005, ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA, P271
   Ronak B, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577373
   Stitt G, 2011, IEEE EMBED SYST LETT, V3, P81, DOI 10.1109/LES.2011.2167713
   Toyoda Y, 2016, INT CONF REMOT ENGIN, P24, DOI 10.1109/REV.2016.7444435
   Wang W., 2013, 2013 INT C HARDW SOF, P1
   Wiersema Tobias, 2014, 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig14), P1, DOI 10.1109/ReConFig.2014.7032514
   Zarrabi A., 2012, INT J DISTRIB PARALL, V3, P29, DOI DOI 10.5121/IJDPS
NR 31
TC 12
Z9 12
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2017
VL 78
BP 1
EP 14
DI 10.1016/j.sysarc.2017.06.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FD3CQ
UT WOS:000407411500001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Martel, M
   Najahi, A
   Revy, G
AF Martel, Matthieu
   Najahi, Amine
   Revy, Guillaume
TI Trade-offs of certified fixed-point code synthesis for linear algebra
   basic blocks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fixed-point arithmetic; Code generation; Certified numerical accuracy;
   Numerical linear algebra
AB In embedded systems, efficient implementations of numerical algorithms typically use the fixed-point arithmetic rather than the standardized and costly floating-point arithmetic. But, fixed-point developers face two difficulties: First, writing fixed-point codes is tedious and error prone. Second, the low dynamic range of fixed-point numbers leads to the persistent belief that fixed-point computations are inherently inaccurate. In this article, we address these two limitations by introducing a methodology to design and implement tools that synthesize fixed-point programs. To strengthen the user's confidence in the synthesized code, analytic methods are presented to automatically assert its numerical quality. Furthermore, we use this framework to generate fixed-point code for linear algebra basic blocks such as matrix multiplication and inversion. For example, the former task involves trade-offs such as choosing to maximize the code's accuracy or minimize its size. For the two cases of matrix multiplication and inversion, we describe, implement, and experiment with several algorithms to find trade-offs between the conflicting goals. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Martel, Matthieu] Univ Perpignan Via Domitia, Lab LAMPS, F-66860 Perpignan, France.
   [Najahi, Amine; Revy, Guillaume] Univ Perpignan Via Domitia, DALI, F-66860 Perpignan, France.
   [Najahi, Amine; Revy, Guillaume] Univ Montpellier 2, LIRMM, UMR 5506, F-34095 Montpellier, France.
   [Najahi, Amine; Revy, Guillaume] CNRS, LIRMM, UMR 5506, F-34095 Montpellier, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite
   Paul-Valery; Universite Perpignan Via Domitia; Universite de
   Montpellier; Centre National de la Recherche Scientifique (CNRS);
   Universite Paul-Valery; Universite Perpignan Via Domitia; Universite de
   Montpellier
RP Revy, G (corresponding author), Univ Perpignan Via Domitia, DALI, F-66860 Perpignan, France.; Revy, G (corresponding author), Univ Montpellier 2, LIRMM, UMR 5506, F-34095 Montpellier, France.; Revy, G (corresponding author), CNRS, LIRMM, UMR 5506, F-34095 Montpellier, France.
EM matthieu.martel@univ-perp.fr; amine.najahi@univ-perp.fr;
   guillaume.revy@univ-perp.fr
CR Anderson E., 1999, LAPACK USERSGUIDE, Vthird
   [Anonymous], FOCS
   [Anonymous], EURASIP J ADV SIG PR
   [Anonymous], 17 EUR SIGN P C EUSI
   [Anonymous], 2013, FIXED POINT ARITHMET
   [Anonymous], P 20 IEEE S COMP AR
   [Anonymous], P 4 INT C PERV EMB C
   [Anonymous], MATRIX FACTORIZATION
   [Anonymous], P C DES ARCH SIGN IM
   [Anonymous], GLSVLSI 06
   [Anonymous], THESIS
   [Anonymous], 2008, 7542008 IEEE
   [Anonymous], SPACE TIME ADAPTIVE
   [Anonymous], 2011, THESIS
   [Anonymous], IEEE T CIRCUITS SY 2
   [Anonymous], P 2003 IEEE ACM INT
   Chen HJ, 2003, GLOB TELECOMM CONF, P1831, DOI 10.1109/GLOCOM.2003.1258555
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Ercegovac M. D., 2004, DIGITAL ARITHMETIC
   Ercegovac MD, 2000, IEEE T COMPUT, V49, P759, DOI 10.1109/12.863046
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Hansen E., 1975, Interval Mathematics, volume 29 of Lecture Notes in Computer Science, V29, P7
   Higham N.J., 2002, ACCURACY STABILITY N, V2nd ed.
   Irturk A, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721698
   Lee DU, 2009, IEEE T COMPUT, V58, P46, DOI 10.1109/TC.2008.124
   Lee DU, 2006, IEEE T COMPUT AID D, V25, P1990, DOI 10.1109/TCAD.2006.873887
   Menard D, 2006, EURASIP J APPL SIG P, DOI 10.1155/ASP/2006/96421
   Moore R. E., 1966, INTERVAL ANAL
   Moore R. E., 2009, INTERVAL, V110
   Qasim SM, 2010, INT J COMPUT SCI NET, V10, P168
   Sotiropoulos I, 2009, I C FIELD PROG LOGIC, P276, DOI 10.1109/FPL.2009.5272287
   Sung WY, 1995, IEEE T SIGNAL PROCES, V43, P3087, DOI 10.1109/78.476465
   Zhou L, 2005, IEEE VTS VEH TECHNOL, P2408
NR 33
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 133
EP 148
DI 10.1016/j.sysarc.2016.11.010
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ashjaei, M
   Behnam, M
   Nolte, T
AF Ashjaei, Mohammad
   Behnam, Moris
   Nolte, Thomas
TI SEtSim: A modular simulation tool for switched Ethernet networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Switched Ethernet; Real-time networks; Simulation; Evaluation; Simulink;
   FTT-SE protocol; Ethernet AVB
AB Using high bandwidth network technologies in real-time applications, for example in automotive systems, is rapidly increasing. In this context, switched Ethernet-based protocols are becoming more popular due to their features such as providing a collision-free domain for transmission of messages. Moreover, switched Ethernet is a mature technology. Several protocols based on switched Ethernet have been proposed over the years, tuned for time critical applications. However, research for improving the features and performance of these protocols is still on-going. In order to evaluate the performance of early stage proposed protocols, the mathematical analysis and/or experiments are required. However, performing an experiment for complex network topologies with a large set of messages is not effortless. Therefore, using a simulation based approach for evaluating a protocol's performance and/or properties is highly useful. As a response to this we have developed a simulator, called SEtSim, for switched Ethernet networks. SEtSim is developed based on Simulink, and it currently supports different network topologies of the FIT-SE protocol as well as Ethernet AVB protocol. However, the kernel of SEtSim is designed such that it is possible to add and integrate other switched Ethernet-based protocols. In this paper, we describe the design of SEtSim and we show its scalability. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Ashjaei, Mohammad; Behnam, Moris; Nolte, Thomas] Malardalen Univ, Malardalen Real Time Res Ctr MRTC, POB 883, SE-72123 Vasteras, Sweden.
C3 Malardalen University
RP Ashjaei, M (corresponding author), Malardalen Univ, Malardalen Real Time Res Ctr MRTC, POB 883, SE-72123 Vasteras, Sweden.
EM mohammad.ashjaei@mdh.se
OI Nolte, Thomas/0000-0001-6132-7945; Ashjaei, Mohammad/0000-0003-3469-1834
CR Ashjaei M, 2014, PROCEEDINGS OF 2014 10TH IEEE WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2014)
   Ashjaei M., 2013, P 18 IEEE INT C EM T
   Ashjaei M., 2013, P 8 IEEE INT S IND E
   Basu A, 2010, LECT NOTES COMPUT SC, V6418, P330, DOI 10.1007/978-3-642-16612-9_25
   Bauer H., 2009, P 14 IEEE C EM TECHN
   Charara H., 2006, P 18 EUR C REAL TIM
   CHARARA H, 2005, P ADV IND C TEL SERV
   Dong S., 2010, P INT C MULT TECHN
   Henriksson D., 2003, P NORD MATLAB C COP
   Hoang H., 2003, P 9 AS PAC C COMM
   Huang Z., 2010, P 2 INT C COMP MOD S
   Marau R., 2007, P 6 INT WORKSH REAL
   Marau R., 2006, P 6 IEEE INT WORKSH
   Marau R., 2012, P 9 INT WORKSH FACT
   Matsumura J., 2013, INT WORKSH AN TOOLS
   Scharbarg J.-L., 2007, P 12 IEEE INT C EM T
   Varadarajan S., 1998, P 6 INT C NETW PROT
NR 17
TC 6
Z9 6
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2016
VL 65
BP 1
EP 14
DI 10.1016/j.sysarc.2016.02.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9RB
UT WOS:000376702300001
DA 2024-07-18
ER

PT J
AU Choi, K
   Jun, K
AF Choi, Kyungyoon
   Jun, Kyungkoo
TI Real-time panorama video system using networked multiple cameras
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Panorama; Real-time image registration; Video generation; Multiple
   camera; Video streaming
ID MOTION
AB Although panorama creation has been studied extensively, previous works still have limitations because they depend on customized hardware or post processing, resulting in high production cost and complexity. We propose and implement real-time panorama video system by using off-the-shelf embedded boards and camera modules. For real-time, we developed the performance improving methods such as reducing the homography computation load and employing multi thread structure. We conducted a series of experiments to investigate how different blending combinations and the number of threads affect the performance and image quality. We also analyzed the time consumption of threads and stitching steps. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Choi, Kyungyoon; Jun, Kyungkoo] Incheon Natl Univ, Dept Embedded Syst Engn, Inchon, South Korea.
C3 Incheon National University
RP Jun, K (corresponding author), Incheon Natl Univ, Dept Embedded Syst Engn, Inchon, South Korea.
EM kychoi@incheon.ac.kr; kjun@incheon.ac.kr
FU Incheon National University Research Grant
FX This work was supported by the Incheon National University Research
   Grant in 2015.
CR Agarwala A, 2004, ACM T GRAPHIC, V23, P294, DOI 10.1145/1015706.1015718
   Brown M, 2007, INT J COMPUT VISION, V74, P59, DOI 10.1007/s11263-006-0002-3
   Cha JH, 2012, 2012 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), P29, DOI 10.1109/ICCE.2012.6161723
   Chen Z, 2013, KEY ENG MATER, V567, P1
   Du R., 2014, P 2014 IEEE INT C TE, P14
   Eden A., 2006, P 2006 IEEE COMP SOC, VVolume 2, P2498
   Ellis T, 2002, 36TH ANNUAL 2002 INTERNATIONAL CARNAHAN CONFERENCE ON SECURITY TECHNOLOGY, PROCEEDINGS, P228, DOI 10.1109/CCST.2002.1049256
   GREIG DM, 1989, J ROY STAT SOC B MET, V51, P271, DOI 10.1111/j.2517-6161.1989.tb01764.x
   Jeon G, 2010, J DISP TECHNOL, V6, P235, DOI 10.1109/JDT.2009.2037524
   Jeon G, 2009, INFORM SCIENCES, V179, P2194, DOI 10.1016/j.ins.2009.01.044
   Jeon G, 2009, IMAGE VISION COMPUT, V27, P425, DOI 10.1016/j.imavis.2008.06.001
   Liu WF, 2008, CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, P287, DOI 10.1109/CISP.2008.215
   Lu JF, 2012, 2012 6TH INTERNATIONAL CONFERENCE ON NEW TRENDS IN INFORMATION SCIENCE, SERVICE SCIENCE AND DATA MINING (ISSDM2012), P678
   Niansheng Mao, 2012, 2012 14th International Conference on Advanced Communication Technology (ICACT), P425
   Szeliski R, 2006, FOUND TRENDS COMPUT, V2, P1, DOI 10.1561/0600000009
   Szl avik ' Z., 2005, P IEEE INT C IM PROC, V2, P1178
   Szlávik Z, 2007, ISPRS J PHOTOGRAMM, V61, P298, DOI 10.1016/j.isprsjprs.2006.09.014
   Wang XG, 2008, PROC CVPR IEEE, P2963
   Wang XG, 2013, PATTERN RECOGN LETT, V34, P3, DOI 10.1016/j.patrec.2012.07.005
   Wu Y., 2015, SENSORS J IEEE, V15
   Xiong YG, 2010, IEEE T CONSUM ELECTR, V56, P298, DOI 10.1109/TCE.2010.5505931
   Zomet A, 2006, IEEE T IMAGE PROCESS, V15, P969, DOI 10.1109/TIP.2005.863958
NR 22
TC 4
Z9 4
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 110
EP 121
DI 10.1016/j.sysarc.2015.11.011
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100011
DA 2024-07-18
ER

PT J
AU Resch, S
   Steininger, A
   Scherrer, C
AF Resch, Stefan
   Steininger, Andreas
   Scherrer, Christoph
TI A composable real-time architecture for replicated railway applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Composability; Mixed-criticality; Virtualization; Triple modular
   redundancy; Scheduling; Certification
AB Triple-modular-redundant applications are widely used for fault-tolerant safety-critical computation. They have strict timing requirements for correct operation. We present an architecture which provides composability and mixed-criticality to support integration and to ease certification of such safety-critical applications. In this architecture, an additional layer is required for the sharing/partitioning of resources. This potentially jeopardizes the synchronization necessary for the triple-modular-redundant applications.
   We investigate the effects of different (unsynchronized) scheduling methods for the resource-sharing layer in this architecture and conclude that an out-of-the-box solution, which guarantees the technical separation between applications with fast reaction time requirements is only feasible when executing at most one instance of a triple-modular-redundant application per CPU-core for single and multi-core CPUs. Only when accepting changes in the applications or the applications' synchronization mechanisms, are more flexible solutions with good performance and resource utilization available. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Resch, Stefan; Scherrer, Christoph] Thales Austria GmbH, A-1200 Vienna, Austria.
   [Steininger, Andreas] Vienna Univ Technol, Embedded Comp Syst Grp E182 2, A-1040 Vienna, Austria.
C3 Thales Group; Technische Universitat Wien
RP Resch, S (corresponding author), Thales Austria GmbH, Handelskai 92, A-1200 Vienna, Austria.
EM stefan.resch@thalesgroup.com
RI Steininger, Andreas/AAS-8589-2020
OI Steininger, Andreas/0000-0002-3847-1647
FU ARTEMIS Joint Undertaking (nSafeCer) [295373]; Austrian partners'
   national funding agency Austrian Research Promotion Agency (FFG)
FX Part of this research was funded by the ARTEMIS Joint Undertaking
   (nSafeCer, Grant Agreement number 295373), and the Austrian partners'
   national funding agency Austrian Research Promotion Agency (FFG) on
   behalf of the Austrian Federal Ministry of Transport, Innovation and
   Technology (BMVIT).
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Alves-Foss J, 2006, INT J EMBED SYST, V2, P239, DOI 10.1504/IJES.2006.014859
   Andersson B, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P193, DOI 10.1109/REAL.2001.990610
   [Anonymous], 615083 IEC
   [Anonymous], 1981, ACM OPERATING SYSTEM, DOI DOI 10.1145/1067627.806586
   [Anonymous], 50129 CENELEC EN
   [Anonymous], 2003, ACM SIGOPS OPERATING
   [Anonymous], 2005, DO297 RTCA
   [Anonymous], 2012, CISC VIS NETW IND GL
   Bauer G, 2000, DSN 2000: INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P5, DOI 10.1109/ICDSN.2000.857508
   Bertogna M, 2011, J SYST ARCHITECT, V57, P487, DOI 10.1016/j.sysarc.2010.09.004
   Binns P., 2001, DIGITAL AVIONICS SYS, V1
   Bunzel S., 2011, Informatik-Spektrum, V34, P79, DOI [10.1007/s00287-010-0506-7, DOI 10.1007/S00287-010-0506-7]
   Chen PM, 2001, EIGHTH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS, PROCEEDINGS, P133
   Fernández M, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P175
   Gerstinger A, 2009, 2009 FOURTH INTERNATIONAL CONFERENCE ON SYSTEMS (ICONS), P145, DOI 10.1109/ICONS.2009.22
   Gu Z., 2012, J. Softw. Eng. Appl, V5, P277, DOI [10.4236/jsea.2012.54033, DOI 10.4236/JSEA.2012.54033]
   Ju L., 2007, Design, Automation Test in Europe Conference Exhibition, P1
   Kopetz H, 2008, IEEE INT SOC CONF, P87, DOI 10.1109/SOCC.2008.4641485
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Kopetz H, 2011, Real-Time Systems: Design Principles for Distributed Embedded Applications, P307
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   LOCKE CD, 1992, REAL-TIME SYST, V4, P37, DOI 10.1007/BF00365463
   Masmano M., 2009, 11 REAL TIME LINUX W, P263
   Miller S., 2009, DIG AV SYST C 2009 D
   Nowotsch J, 2012, 2012 NINTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2012), P132, DOI 10.1109/EDCC.2012.27
   O'Connell B.A., 2007, THESIS MIT
   Perez J., 2013, P WMC RTSS, P25
   Perez J, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P394, DOI 10.1109/DSD.2014.38
   POLEDNA S, 1994, REAL-TIME SYST, V6, P289, DOI 10.1007/BF01088629
   Prisaznuk P., 2008, IEEE AIAA 27 DIG AV
   Resch S., 2013, P 2013 SASSUR WORKSH, P91
   Rostedt S., 2009, P 11 REAL TIM LIN WO, P117
   Theiling H., 2013, PIKEOS AND TIME TRIG
   von Neumann J., 1956, Annals of Mathematics Studies, V34, P43
   Wensley J., 1972, Proceedings of Fall Joint Computer Conference (AFIPS), V41, P243
   Werner M., 2003, P INT WORKSH DEP EMB, P20
   Wu WJ, 2007, COMPUT COMMUN, V30, P1044, DOI 10.1016/j.comcom.2006.11.001
   Zhao QL, 2014, IEEE EMBED SYST LETT, V6, P8, DOI 10.1109/LES.2013.2273352
NR 40
TC 2
Z9 3
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2015
VL 61
IS 9
BP 472
EP 485
DI 10.1016/j.sysarc.2015.04.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV4YH
UT WOS:000364271900007
DA 2024-07-18
ER

PT J
AU Benmoussa, Y
   Boukhobza, J
   Senn, E
   Hadjadj-Aoul, Y
   Benazzouz, D
AF Benmoussa, Yahia
   Boukhobza, Jalil
   Senn, Eric
   Hadjadj-Aoul, Yassine
   Benazzouz, Djamel
TI A methodology for performance/energy consumption characterization and
   modeling of video decoding on heterogeneous SoC and its applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy consumption; Modeling; H.264/AVC; GPP; DSP; DVFS
ID DYNAMIC VOLTAGE; POWER; ENERGY
AB To meet the increasing complexity of mobile multimedia applications, SoCs equipping modern mobile devices integrate powerful heterogeneous processing elements among which Digital Signal Processors (DSP) and General Purpose Processors (GPP) are the most common ones. Due to the ever-growing gap between battery lifetime and hardware/software complexity in addition to application's computing power needs, the energy saving issue becomes crucial in the design of such architectures. In this context, we propose in this paper an end-to-end study of video decoding on both GPP and DSP. The study was achieved thanks to a two steps methodology: (1) a comprehensive characterization and evaluation of the performance and the energy consumption of video decoding, (2) an accurate high level energy model is extracted based on the characterization step.
   The characterization of the video decoding is based on an experimental methodology and was achieved on an embedded platform containing a GPP and a DSP. This step highlighted the importance of considering the end-to-end decoding flow when evaluating the energy efficiency of video decoding application. The measurements obtained in this step were used to build a comprehensive analytical energy model for video decoding on both GPP and DSP. Thanks to a sub-model decomposition, the developed model estimates the energy consumption in terms of processor clock frequency and video bit-rate in addition to a set of constant coefficients which are related to the video complexity, the operating system and the considered hardware architecture. The obtained model gave very accurate results (R-2 = 97%) for both GPP and DSP energy consumption. Finally, based on the results emerged from the modeling methodology, we show how one can build rapidly a video decoding energy model for a given target architecture without executing the full characterization steps described in this paper. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Benmoussa, Yahia; Boukhobza, Jalil] Univ Bretagne Occidentale, Lab STICC, UMR6285, F-29269 Brest, France.
   [Benmoussa, Yahia; Senn, Eric] Univ Bretagne Sud, Lab STICC, UMR6285, Morbihan, France.
   [Benmoussa, Yahia] Univ MHamed Bougara Boumerdes, LIMOSE, Bumardas, Algeria.
   [Benazzouz, Djamel] Univ MHamed Bougara Boumerdes, LMSS, Bumardas, Algeria.
   [Hadjadj-Aoul, Yassine] Univ Rennes 1, IRISA, F-35014 Rennes, France.
C3 Universite de Bretagne Occidentale; Universite de M'hammed Bougara
   Boumerdes; Universite de M'hammed Bougara Boumerdes; Universite de
   Rennes
RP Benmoussa, Y (corresponding author), Univ Bretagne Occidentale, Lab STICC, UMR6285, F-29269 Brest, France.
RI Hadjadj-Aoul, Yassine/AAQ-4374-2021; Boukhobza, Jalil/I-4595-2019
OI Boukhobza, Jalil/0000-0002-2194-4006
FU BPI France; Region Ile-de-France; Region Bretagne; Rennes Metropole
   through the French Project GreenVideo
FX This work was partially supported by BPI France, Region Ile-de-France,
   Region Bretagne and Rennes Metropole through the French Project
   GreenVideo.
CR Alvarez M, 2005, I S WORKL CHAR PROC, P24, DOI 10.1109/IISWC.2005.1525998
   [Anonymous], 2008, PARALLEL DISTRIBUTED
   [Anonymous], 2010, P USENIX ANN TECH C
   [Anonymous], 2013, White Paper
   ARM, 2012, ARM NEON GEN PURP SI
   ARM, 2014, BIG LITT PROC
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Benmoussa Y., 2013, P 16 EUR C DIG SYST
   Benmoussa Y., 2014, P IEEE 22 INT S MOD
   Benmoussa Y., 2013, P IEEE 21 INT S MOD
   Benmoussa Y., 2015, SIGBED REV
   Benmoussa Y., 2014, SIGBED REV, V11, P56
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Broussely M, 2004, J POWER SOURCES, V136, P386, DOI 10.1016/j.jpowsour.2004.03.031
   Burd T. D., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P288, DOI 10.1109/HICSS.1995.375385
   Carlson TrevorE., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, P52
   Carroll Aaron, 2013, PROC 4 ASIA PACIFIC, P1
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Choi J, 2006, IEE P-COMPUT DIG T, V153, P130, DOI 10.1049/ip-cdt:20050031
   Choi K, 2005, IEEE T COMPUT AID D, V24, P18, DOI 10.1109/TCAD.2004.839485
   Darling C. D., 2009, P OTT LIN S, P69
   Gutnik V, 1997, IEEE T VLSI SYST, V5, P425, DOI 10.1109/92.645069
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   He ZH, 2005, IEEE T CIRC SYST VID, V15, P645, DOI 10.1109/TCSVT.2005.846433
   Holliman M.J., 2003, P WORKSH COMP ARCH E
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Horowitz M, 2003, IEEE T CIRC SYST VID, V13, P704, DOI 10.1109/TCSVT.2003.814967
   Keramidas G, 2010, PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), P287, DOI 10.1145/1787275.1787338
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Kim S., 2000, Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era, P129, DOI 10.1109/IWV.2000.844541
   Levon J., 2004, OPROFILE SYSTEM PROF
   Li X., 2012, VISUAL COMMUNICATION, P1
   Ma Z, 2012, IEEE T CIRC SYST VID, V22, P671, DOI 10.1109/TCSVT.2011.2177143
   Ma Z, 2011, IEEE T MULTIMEDIA, V13, P1240, DOI 10.1109/TMM.2011.2165056
   Markovic D, 2004, IEEE J SOLID-ST CIRC, V39, P1282, DOI 10.1109/JSSC.2004.831796
   Merritt L., 2006, X264 HIGH PERFORMANC
   Moiseev K, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391973
   OOYALA, 2013, OOY GLOB ID IND Q2 2
   Pallipadi V., 2006, Proceedings of the Linux Symposium, V2, P215
   Pallipadi V., 2007, P OTT LIN S
   Pathania A, 2014, DES AUT CON, DOI 10.1145/2593069.2593151
   Schwarz H, 2007, IEEE T CIRC SYST VID, V17, P1103, DOI 10.1109/TCSVT.2007.905532
   Shao ZL, 2005, IEEE T PARALL DISTR, V16, P516, DOI 10.1109/TPDS.2005.71
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Slingerland NathanT., 2001, P 15 INT C SUPERCOMP, P204, DOI [10.1145/377792.377833, DOI 10.1145/377792.377833]
   Smit GJM, 2008, SLIP '08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P35
   Spiliopoulos V, 2013, I S MOD ANAL SIM COM, P535, DOI 10.1109/MASCOTS.2013.75
   Stockhammer T., 2011, P 2 ANN ACM C MULTIM, P133
   Texas Instruments, 2012, OMAP4 MOB APPL PLATF
   Texas Instruments, 2010, COD ENG OV
   The Moving Picture Experts Group, 2014, MPEG SYSTEMS TECH 11
   Wang A, 2002, IEEE SIGNAL PROC MAG, V19, P68, DOI 10.1109/MSP.2002.1012351
   Wang XR, 2011, IEEE T PARALL DISTR, V22, P1681, DOI 10.1109/TPDS.2011.39
   Wei Y.-H., 2010, Proceedings of ACM Symposium on Applied Computing (SAC), P258
   WEI YH, 2010, ACM, V10, P258
   Xu K, 2010, J SIGNAL PROCESS SYS, V60, P131, DOI 10.1007/s11265-009-0408-6
   Xu ZY, 2004, IEEE T COMPUT, V53, P20, DOI 10.1109/TC.2004.1255788
NR 58
TC 8
Z9 9
U1 0
U2 15
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2015
VL 61
IS 1
BP 49
EP 70
DI 10.1016/j.sysarc.2014.11.003
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AZ8SX
UT WOS:000348485900005
DA 2024-07-18
ER

PT J
AU Jung, S
   Song, YH
AF Jung, Sanghyuk
   Song, Yong Ho
TI Data loss recovery for power failure in flash memory storage systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power failure; Power loss recovery; Storage management; Flash storage
   system
ID ARCHITECTURE; PERFORMANCE; TRANSLATION; MANAGEMENT; SCHEME; POLICY;
   LAYER
AB Due to the rapid development of flash memory technology, NAND flash has been widely used as a storage device in portable embedded systems, personal computers, and enterprise systems. However, flash memory is prone to performance degradation due to the long latency in flash program operations and flash erasure operations. One common technique for hiding long program latency is to use a temporal buffer to hold write data. Although DRAM is often used to implement the buffer because of its high performance and low bit cost, it is volatile; thus, that the data may be lost on power failure in the storage system. As a solution to this issue, recent operating systems frequently issue flush commands to force storage devices to permanently move data from the buffer into the non-volatile area. However, the excessive use of flush commands may worsen the write performance of the storage systems. in this paper, we propose two data loss recovery techniques that require fewer write operations to flash memory. These techniques remove unnecessary flash writes by storing storage metadata along with user data simultaneously by utilizing the spare area associated with each data page. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Jung, Sanghyuk; Song, Yong Ho] Hanyang Univ, Dept Elect & Comp Engn, Seoul 133791, South Korea.
C3 Hanyang University
RP Song, YH (corresponding author), Hanyang Univ, Fus Technol Ctr 1126, 222 Wangsimni Ro, Seoul 133791, South Korea.
EM shjung@enc.hanyang.ac.kr; yhsong@hanyang.ac.kr
FU MSIP (Ministry of Science, ICT & Future Planning), Korea, under the ITRC
   (Information Technology Research Center) support program
   [NIPA-2014-H0301-14-1018]
FX This research was supported by the MSIP (Ministry of Science, ICT &
   Future Planning), Korea, under the ITRC (Information Technology Research
   Center) support program supervised by the NIPA (National IT Industry
   Promotion Agency) (NIPA-2014-H0301-14-1018).
CR [Anonymous], 2008, P C FIL STOR TECHN F
   ATA/ATAPI Command Set - 2, 2009, T132015D ATA ATAPI
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Blackwell Trevor, 1995, P USENIX ANN TECHN C
   Chang L.-P., 2004, ACM Trans. on Embedded Computing Syst, V3, P837
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang Yuan-Hao, 2010, P INT C EMB SOFTW EM
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Chin-Hsien Wu, 2006, ACM Transaction on Storage, V2, P449, DOI 10.1145/1210596.1210600
   Choudhuri Siddharth, 2008, P 6 IEEE ACM INT C H
   Chung TS, 2008, J SYST ARCHITECT, V54, P935, DOI 10.1016/j.sysarc.2008.03.007
   Djordjevic Borislav, 2012, INT J COMPUTERS, V6, P37
   Du Yehua, 2006, P 16 INT C ART REAL
   Fryer D, 2012, ACM T STORAGE, V8, DOI 10.1145/2385603.2385608
   Huebner E, 2006, DIGIT INVEST, V3, P211, DOI 10.1016/j.diin.2006.10.005
   Intel Corporation, 1998, UND FLASH TRANSL LAY
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Jung H, 2011, IEEE T CONSUM ELECTR, V57, P1756, DOI 10.1109/TCE.2011.6131151
   Jung S, 2010, IEEE T CONSUM ELECTR, V56, P339, DOI 10.1109/TCE.2010.5505937
   Jung Sanghyuk, 2011, P 54 IEEE INT MIDW S
   Jung Sanghyuk, 2012, INT C EMB SYST APPL
   Jung Sanghyuk, 2013, P 28 ANN ACM S APPL
   JUNG SH, 2009, P 46 IEEE ACM INT C
   Kang JU, 2007, J SYST ARCHITECT, V53, P644, DOI 10.1016/j.sysarc.2007.01.010
   Kang Jeong-Uk, 2006, P INT C EMB SOFTW EM
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   KAWAGUCHI A, 1995, P USENIX ANN TECHN C
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lawton G, 2006, COMPUTER, V39, P16, DOI 10.1109/MC.2006.22
   Lee H, 2012, IEEE T CONSUM ELECTR, V58, P849, DOI 10.1109/TCE.2012.6311327
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee S, 2012, IEEE T CONSUM ELECTR, V58, P825, DOI 10.1109/TCE.2012.6311324
   Lee Yangsup, 2009, P 7 IEEE ACM INT C H
   Lim SH, 2006, IEEE T COMPUT, V55, P906, DOI 10.1109/TC.2006.96
   Liu Duo, 2011, P 32 IEEE REAL TIM S
   Maeda Yuu, 2009, IEEE INT S DEF FAULT
   MATTHEWS JN, 1997, P 16 ACM S OP SYST P
   Mielke Neal R., 2008, P INT C REL PHYS S A
   Nam Eyee Hyun, 2013, INT WORKSH OP SYST S
   OSDL, IOM PROJ
   Park S.Y., 2006, CASES 2006, DOI [10.1145/1176760.1176789, DOI 10.1145/1176760.1176789]
   Rogers A. M., 2010, uS Patent, Patent No. [7,818,610, 7818610]
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   Ruemmler Chris, 1993, P 1993 WINT USENIX J
   Seltzer Margo, 1993, P 1993 WINT USENIK J
   Seo D, 2008, IEEE T CONSUM ELECTR, V54, P1228, DOI 10.1109/TCE.2008.4637611
   Seong YJ, 2010, IEEE T COMPUT, V59, P905, DOI 10.1109/TC.2010.63
   STONE HS, 1972, IEEE T COMPUT, VC 21, P359, DOI 10.1109/TC.1972.5008976
   Tseng Hung-Wei, 2011, P 48 IEEE ACM INT C
   Van Qingshan, 2010, P INT C MACH VIS HUM
   Woodhouse David, 2001, P OTT LIN S JUL 25 2
   Wu Michael, 1994, P 6 ACM INT C ARCH S
   Yaakobi Eitan, 2012, P INT C COMP NETW CO
   Zhang Chi, 2014, P 51 IEEE ACM INT C
   [No title captured]
NR 55
TC 10
Z9 11
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2015
VL 61
IS 1
BP 12
EP 27
DI 10.1016/j.sysarc.2014.11.002
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AZ8SX
UT WOS:000348485900002
DA 2024-07-18
ER

PT J
AU Sahu, PK
   Manna, K
   Shah, N
   Chattopadhyay, S
AF Sahu, Pradip Kumar
   Manna, Kanchan
   Shah, Nisarg
   Chattopadhyay, Santanu
TI Extending Kernighan-Lin partitioning heuristic for application mapping
   onto Network-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Application mapping; Network-on-Chip; System-on-Chip; Intellectual
   property; Topology
ID DESIGN; AWARE
AB This paper extends the basic Kernighan-Lin graph bi-partitioning algorithm for partitioning core graphs of applications to be designed using Network-on-Chip (NoC) concept. Mapping techniques have been developed for three different types of NoC topologies - Mesh, Mesh-of-Tree (MoT), and Butterfly-Fat-Tree (BFT). Suitable post-processing schemes have been developed to improve upon the basic solution produced by the partitioning algorithm. Significant improvement in both static and dynamic performances could be observed, compared to many existing approaches reported in the literature. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Sahu, Pradip Kumar; Manna, Kanchan; Shah, Nisarg; Chattopadhyay, Santanu] Indian Inst Technol, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Chattopadhyay, S (corresponding author), Indian Inst Technol Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
EM pradip@cet.edu.in; kanchanm@sit.iitkgp.ernet.in; nisarg001@gmail.com;
   santanu@ece.iitkgp.ernet.in
CR [Anonymous], DES VIS US GUID VERS
   [Anonymous], HSPICE REF GUID VERS
   [Anonymous], SYN PRIM POW MAN VER
   [Anonymous], INT J HIGH PERF SYST
   [Anonymous], 1998, P INT WORKSH HARDW S
   [Anonymous], 2010, J COMMUN COMPUT
   [Anonymous], 2006, P DES AUT TEST EUR C
   [Anonymous], P IEEE INT C COMM MO
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Benyamina A. H., 2010, INT C METAHEURISTICS, P1
   Bhardwaj K, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P27, DOI 10.1109/SOCC.2009.5335684
   Chang KC, 2008, IET COMPUT DIGIT TEC, V2, P239, DOI 10.1049/iet-cdt:20070049
   Chen YC, 2009, 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P101, DOI 10.1109/ASICON.2009.5351596
   Chou CL, 2008, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.2008.4751856
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Elmiligi H, 2007, IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, P61
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   Ge F, 2010, CHINESE J ELECTRON, V19, P91
   Ghosh P, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P80, DOI 10.1109/NOCS.2009.5071448
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Huang J, 2011, EUROMICRO WORKSHOP P, P447, DOI 10.1109/PDP.2011.10
   Janidarmian M, 2009, IEICE ELECTRON EXPR, V6, P1, DOI 10.1587/elex.6.1
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Koziris N., 2000, Proceedings of the 8th Euromicro Workshop on Parallel and Distributed Processing, P406
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Kundu S, 2007, 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, P154, DOI 10.1109/ISICIR.2007.4441820
   Kundu S, 2012, MICROPROCESS MICROSY, V36, P471, DOI 10.1016/j.micpro.2012.05.012
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   Mehran A, 2007, IEICE ELECTRON EXPR, V4, P478, DOI 10.1587/elex.4.478
   Moein-Darbari F, 2009, IEICE ELECTRON EXPR, V6, P27, DOI 10.1587/elex.6.27
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Nicopoulos CA, 2006, INT SYMP MICROARCH, P333
   Ozturk O, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P411, DOI 10.1145/1283780.1283871
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Pande PP, 2003, 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P304
   Pasricha S, 2008, MORG KAUF SER SYST, P17, DOI 10.1016/B978-0-12-373892-9.00002-5
   Reshadi M, 2010, IEICE ELECTRON EXPR, V7, P73, DOI 10.1587/elex.7.73
   Sahu PK, 2014, IEEE T VLSI SYST, V22, P300, DOI 10.1109/TVLSI.2013.2240708
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Sahu PK, 2011, IEEE COMP SOC ANN, P335, DOI 10.1109/ISVLSI.2011.21
   Shen WT, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P317
   Srinivasan K, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P387, DOI 10.1109/LPE.2005.195552
   Tavanpour M, 2009, IEICE ELECTRON EXPR, V6, P1535, DOI 10.1587/elex.6.1535
   Tosun S, 2009, INT C APPL INF COMM, P1
   Tosun S, 2011, ADV ENG SOFTW, V42, P868, DOI 10.1016/j.advengsoft.2011.06.005
   Tosun S, 2011, J SYST ARCHITECT, V57, P69, DOI 10.1016/j.sysarc.2010.10.001
   Traboulsi S., 2012, P AM SOC AGR BIOL EN, P1
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   Wang J., 2011, J COMPUT INF SYST, V7, P152
   Zhou Wenbiao, 2007, WSEAS Transactions on Circuits and Systems, V6, P583
NR 50
TC 26
Z9 27
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2014
VL 60
IS 7
BP 562
EP 578
DI 10.1016/j.sysarc.2014.04.004
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO0HZ
UT WOS:000340991000003
DA 2024-07-18
ER

PT J
AU Lin, CS
   Lin, CS
   Lin, YS
   Hsiung, PA
   Shih, C
AF Lin, Chih-Sheng
   Lin, Chao-Sheng
   Lin, Yu-Shin
   Hsiung, Pao-Ann
   Shih, Chihhsiong
TI Multi-objective exploitation of pipeline parallelism using clustering,
   replication and duplication in embedded multi-core systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded multicore system; Latency; Throughput; Power consumption;
   Design patterns
ID ENERGY-CONSUMPTION; TASK ALLOCATION; CONSTRAINTS; PROCESSORS; EXECUTION
AB With the popularity of mobile device, people require more computing power to run emerging applications. However, the increase in power consumption is a major problem because power is quite limited in embedded systems. Our goal is to consider power consumption along with latency and throughput. We proposed a heuristic algorithm, called Parallel Pipeline Latency Optimization for high performance embedded systems (PaPiLO), based on clustering, replication and duplication, to minimize latency under power and throughput constraints. Experimental results show our method can get 15% latency reduction and 10% improvements for random task graphs and MPEG-2 decoder, respectively. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Lin, Chih-Sheng; Lin, Chao-Sheng; Lin, Yu-Shin; Hsiung, Pao-Ann] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Taipei 62102, Chiayi County, Taiwan.
   [Shih, Chihhsiong] Tunghai Univ, Dept Comp Sci, Taichung 40704, Taiwan.
C3 National Chung Cheng University; Tunghai University
RP Hsiung, PA (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Taipei 62102, Chiayi County, Taiwan.
EM pahsiung@cs.ccu.edu.tw
CR Benoit A., 2010, Parallel Distributed Processing (IPDPS), 2010 IEEE International Symposium on, P1
   Benoit A., 2010, RRLIP201028
   Benoit A, 2008, J PARALLEL DISTR COM, V68, P790, DOI 10.1016/j.jpdc.2007.11.004
   Benoit A, 2010, ALGORITHMICA, V57, P689, DOI 10.1007/s00453-008-9229-4
   Cantrill B., ACM QUEUE, V6
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   Gruian F, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P449, DOI 10.1109/ASPDAC.2001.913349
   GUIRADO F., 2005, P IEEE INT C CLUST C, P1
   Hary SL, 1999, IEEE T PARALL DISTR, V10, P838, DOI 10.1109/71.790601
   Jonsson J, 1996, INT CONF ACOUST SPEE, P3314, DOI 10.1109/ICASSP.1996.550586
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee M, 1998, LECT NOTES COMPUT SC, V1388, P937
   Leung LF, 2004, ASIA S PACIF DES AUT, P647
   Levy M, 2009, IEEE MICRO, V29, P7, DOI 10.1109/MM.2009.41
   Luo J, 2001, DES AUT CON, P444, DOI 10.1109/DAC.2001.935550
   Navarro A., RC24732W0901066 IBM
   Palazzari P., 2004, P 18 INT PAR DISTR P
   Ranaweera S, 2001, PROC INT CONF PARAL, P131
   Reinders James, 2007, Intel threading building blocks-outfitting C++ for multi-core processor parallelism
   Ruggiero M, 2006, DES AUT TEST EUROPE, P1, DOI 10.1109/ISSOC.2006.321997
   Spencer M., 2001, THESIS U MARYLAND
   Spencer M., 2002, P ACM IEEE C SUP, P54
   Subhlok J., 1996, SPAA '96. 8th Annual ACM Symposium on Parallel Algorithms and Architectures, P62, DOI 10.1145/237502.237508
   SUBHLOK J, 1995, SIGPLAN NOTICES, V30, P134, DOI 10.1145/209937.209951
   Suhendra V., 2006, CASES, P401
   Thies W, 2007, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2007.38
   Varatkar G, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P510
   Vydyanathan Naga, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P254, DOI 10.1109/ICPP.2008.68
   Vydyanathan N, 2007, LECT NOTES COMPUT SC, V4641, P173
   Watanabe R, 2007, DES AUT TEST EUROPE, P797
   Yang MT, 2003, IEEE T PARALL DISTR, V14, P119, DOI 10.1109/TPDS.2003.1178876
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
   [No title captured]
NR 33
TC 24
Z9 25
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1083
EP 1094
DI 10.1016/j.sysarc.2013.05.024
PN C
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295BA
UT WOS:000330090400006
DA 2024-07-18
ER

PT J
AU Vatjus-Anttila, J
   Kreku, J
   Korpi, J
   Khan, S
   Saastamoinen, J
   Tiensyrjä, K
AF Vatjus-Anttila, Janne
   Kreku, Jari
   Korpi, Juha
   Khan, Subayal
   Saastamoinen, Jukka
   Tiensyrja, Kari
TI Early-phase performance exploration of embedded systems with ABSOLUT
   framework
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Performance exploration; Virtual system model; Workload model; Platform
   model; Design space exploration; Model generation
ID DESIGN
AB Future interactive embedded systems will support a large number of applications providing users with services related to e.g. telecommunication, audio and video, digital television, internet and navigation. To accommodate these performance demanding applications, the digital processing architectures will evolve from current system-on-chips to massively parallel computers consisting of heterogeneous subsystems connected by a network-on-chip. More flexibility, scalability and modularity are needed from the embedded devices. Consequently, the complexity of system design will increase by orders of magnitude. New methods and tools are needed for the performance evaluation of future embedded systems due to the increasing system complexity.
   This paper presents a high-level performance modelling and simulation approach called ABSOLUT that alleviates exploration complexity by using abstract virtual system models. The characteristics of the applications are abstracted to workload models that at the bottom level consist of instruction-like primitives. The workload models can be created from application specifications, measurement results, execution traces or source code. The complexity of the execution platform models is reduced since the processing elements need not be modelled in detail and data transfers and storage are simulated only from the performance point of view. The approach enables early evaluation, since the modelling and simulation of complete systems does not require mature hardware or software to exist.
   ABSOLUT has been applied to a number of case studies including mobile phone usage, MP3 playback, MPEG4 encoding and decoding, 3D gaming, virtual network computing and parallel software defined radio applications. The platforms modelled are either existing or future designs for both embedded systems and personal computers. In several cases, the results obtained from simulations are compared to measurements from real platforms, which reveal an average difference of 12% in the results. This exceeds the accuracy requirements expected from virtual system based simulation approaches intended for early evaluation. In this paper, the most recent enhancements of the ABSOLUT methodology and tool framework are applied in a FFMPEG case study on OMAP4 platform model. The simulation results are compared with those obtained from the execution on an OMAP4-based PandaBoard. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Vatjus-Anttila, Janne; Kreku, Jari; Korpi, Juha; Khan, Subayal; Saastamoinen, Jukka; Tiensyrja, Kari] VTT Tech Res Ctr Finland, FI-90590 Oulu, Finland.
C3 VTT Technical Research Center Finland
RP Vatjus-Anttila, J (corresponding author), VTT Tech Res Ctr Finland, Kaitovayla 1, FI-90590 Oulu, Finland.
EM janne.vatjus-anttila@vtt.fi
FU European Commission; Tekes - the Finnish Funding Agency for Technology
   and Innovation; VTT [ARTEMIS-2010-1-269362 PRESTO, ARTEMIS-2009-1-100230
   SMECY]
FX This work is supported by the European Commission, Tekes - the Finnish
   Funding Agency for Technology and Innovation, and VTT under the grant
   agreements ARTEMIS-2010-1-269362 PRESTO and ARTEMIS-2009-1-100230 SMECY.
CR AGUIRRE S, 2011, SCALABLE MULTICORE A
   [Anonymous], INT S LOW POW EL DES
   [Anonymous], 2004, P 17 INT C VLSI DES
   [Anonymous], 1991, The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling
   [Anonymous], 2012, 7 INT WORKSHOP RECON
   [Anonymous], 2004, DYNAMIC BINARY ANAL
   BERGAMASCHI R, 2007, P CODES ISSS 2007 SE
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Calvez JP, 1998, DES AUTOM EMBED SYST, V3, P5, DOI 10.1023/A:1008874328893
   *CATRENE, 2009, EUR EDA ROADM
   GESRTLAUER A, 2010, 15 AS S PAC DES AUT, P725
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   IEROMNIMON F, 2011, SCALABLE MULTICORE A
   KHAN S, 2012, INT J EMBED IN PRESS
   Kreku J, 2004, 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P43, DOI 10.1109/ISSOC.2004.1411143
   Kreku J, 2004, PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, P532
   KREKU J, 2012, EARLY PHASE PERFORMA, V435
   Kreku J., 2008, EURASIP J EMBEDDED S, V2008, P18
   KREKU J, 2008, SPECIFICATION VERIFI, P43
   KREKU J, 2010, P DES AUT TEST EUR C
   Kreku J, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P167, DOI 10.1109/ISSOC.2005.1595669
   Kreku J, 2012, SCALABLE MULTI-CORE ARCHITECTURES: DESIGN METHODOLOGIES AND TOOLS, P107, DOI 10.1007/978-1-4419-6778-7_5
   Lieverse P, 2001, J VLSI SIG PROC SYST, V29, P197, DOI 10.1023/A:1012231429554
   LU Z, 2010, TECHNICAL REPORT
   MAHADEVAN S, 2007, DESIGN AUTOMATION EM
   Mignolet JY, 2009, IEEE MICRO, V29, P31, DOI 10.1109/MM.2009.46
   Mohanty S, 2002, ACM SIGPLAN NOTICES, V37, P18, DOI 10.1145/566225.513835
   Nethercote N., 2007, P ACM SIGPLAN 2007 C
   Paul JM, 2005, ACM T DES AUTOMAT EL, V10, P431, DOI 10.1145/1080334.1080335
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Rigo S, 2011, ELECTRONIC SYSTEM LEVEL DESIGN: AN OPEN-SOURCE APPROACH, P1, DOI 10.1007/978-1-4020-9940-3
   SAASTAMOINEN J, 2011, ARCS 2011 WORKSH P 2, P169
   SAASTAMOINEN J, 2011, P 2011 C DES ARCH SI
   Sangiovanni-Vincentelli A, 2007, COMPUTER, V40, P42, DOI 10.1109/MC.2007.344
   Suoranta R, 2006, DSD 2006: 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, Proceedings, P17
   VATJUSANTTILA J, 2012, EIAC RTESMA 12 WORKS
   Weber A., 2007, Telematics and Informatics, V24, P180, DOI 10.1016/j.tele.2007.01.014
   Wild T, 2005, DES AUTOM EMBED SYST, V10, P157, DOI 10.1007/s10617-006-9589-4
   ZIVKOVIC V, 2003, P P C DES AUT TEST E
   Zivojnovic V, 1996, VLSI SIGNAL PROCESSING, IX, P127, DOI 10.1109/VLSISP.1996.558311
NR 40
TC 2
Z9 2
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1128
EP 1143
DI 10.1016/j.sysarc.2013.08.001
PN D
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800003
DA 2024-07-18
ER

PT J
AU An, FW
   Mattausch, HJ
AF An, Fengwei
   Mattausch, Hans Juergen
TI K-means clustering algorithm for multimedia applications with flexible
   HW/SW co-design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware/software co-design; K-means clustering algorithm; Nearest
   neighbor searching; Handwritten digit recognition; Face recognition;
   Image segmentation
ID ASSOCIATIVE-MEMORY; ARCHITECTURE; RECOGNITION; HARDWARE; SEARCH
AB In this paper, we report a hardware/software (MW/SW) co-designed K-means clustering algorithm with high flexibility and high performance for machine learning, pattern recognition and multimedia applications. The contributions of this work can be attributed to two aspects. The first is the hardware architecture for nearest neighbor searching, which is used to overcome the main computational cost of a K-means clustering algorithm. The second aspect is the high flexibility for different applications which comes from not only the software but also the hardware. High flexibility with respect to the number of training data samples, the dimensionality of each sample vector, the number of clusters, and the target application, is one of the major shortcomings of dedicated hardware implementations for the K-means algorithm. In particular, the HW/SW K-means algorithm is extendable to embedded systems and mobile devices. We benchmark our multi-purpose K-means system against the application of handwritten digit recognition, face recognition and image segmentation to demonstrate its excellent performance, high flexibility, fast clustering speed, short recognition time, good recognition rate and versatile functionality. (c) 2012 Elsevier B.V. All rights reserved.
C1 [An, Fengwei; Mattausch, Hans Juergen] Hiroshima Univ, Res Inst Nanodevice & Bio Syst, Higashihiroshima 724, Japan.
C3 Hiroshima University
RP An, FW (corresponding author), Hiroshima Univ, Res Inst Nanodevice & Bio Syst, Higashihiroshima 724, Japan.
EM anfengwei@hiroshima-u.ac.jp
OI An, Fengwei/0000-0002-7554-7938
CR Abedin MA, 2007, JPN J APPL PHYS 1, V46, P2231, DOI 10.1143/JJAP.46.2231
   Anguita D, 2003, IEEE T NEURAL NETWOR, V14, P993, DOI 10.1109/TNN.2003.816033
   Bai H., 2009, 2009 WRI WORLD C COM, P650
   Boni A. Zorat, 2006, NEURAL NETWORKS, V14, P993
   CHELLAPPA R, 1995, P IEEE, V83, P705, DOI 10.1109/5.381842
   Chen TW, 2011, IEEE T VLSI SYST, V19, P1336, DOI 10.1109/TVLSI.2010.2049669
   COVER TM, 1967, IEEE T INFORM THEORY, V13, P21, DOI 10.1109/TIT.1967.1053964
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Eickeler S., 1999, Proceedings 1999 International Conference on Image Processing (Cat. 99CH36348), P672, DOI 10.1109/ICIP.1999.821721
   Er MJ, 2005, IEEE T NEURAL NETWOR, V16, P679, DOI 10.1109/TNN.2005.844909
   Farivar Reza, 2008, Proceedings of the 2008 International Conference on Parallel and Distributed Processing Techniques and Applications. (PDPTA 2008), P340
   FORGY EW, 1965, BIOMETRICS, V21, P768
   Frank DJ, 2001, P IEEE, V89, P259, DOI 10.1109/5.915374
   Friedman J. H., 1977, ACM Transactions on Mathematical Software, V3, P209, DOI 10.1145/355744.355745
   Garcia Vincent, 2008, 2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops (CVPR Workshops), P1, DOI 10.1109/CVPRW.2008.4563100
   Genov R, 2003, IEEE T NEURAL NETWOR, V14, P1426, DOI 10.1109/TNN.2003.816345
   Gokhale M, 2003, J SUPERCOMPUT, V26, P131, DOI 10.1023/A:1024495400663
   Kohir VV, 1998, FOURTH IEEE WORKSHOP ON APPLICATIONS OF COMPUTER VISION - WACV'98, PROCEEDINGS, P226
   Lavenier D., 2000, LAUR 00-3079
   LeCun Y., 1995, P INT C ART NEUR NET, V60, P53
   Liu CL, 2003, PATTERN RECOGN, V36, P2271, DOI 10.1016/S0031-3203(03)00085-2
   Liu CL, 2001, PATTERN RECOGN, V34, P601, DOI 10.1016/S0031-3203(00)00018-2
   LLOYD SP, 1982, IEEE T INFORM THEORY, V28, P129, DOI 10.1109/TIT.1982.1056489
   MacQueen J., 1967, P 5 BERK S MATH STAT, P281
   Manolakos E. S., 2010, 2010 IEEE International Symposium on Circuits and Systems. ISCAS 2010, P4133, DOI 10.1109/ISCAS.2010.5537602
   Maruyama T, 2006, INT C PATT RECOG, P816
   Mattausch Hans Jurgen, 2010, Proceedings of the 36th European Solid State Circuits Conference (ESSCIRC 2010), P538, DOI 10.1109/ESSCIRC.2010.5619762
   Mattausch HJ, 2002, IEEE J SOLID-ST CIRC, V37, P218, DOI 10.1109/4.982428
   Pan ZJ, 2000, IEEE IJCNN, P149, DOI 10.1109/IJCNN.2000.861296
   Park S., 1998, PATTERN RECOGN, V31, P1031
   Reyneri LM, 2003, IEEE T NEURAL NETWOR, V14, P176, DOI 10.1109/TNN.2002.806955
   Rodgers D. P., 1985, 12th Annual International Symposium on Computer Architecture Conference Proceedings (Cat. No. 85CH2144-4), P225
   Wu J., 1994, Journal of Electronic Imaging, V3, P397, DOI 10.1117/12.183755
   Yano Y, 2004, ASIA S PACIF DES AUT, P543, DOI 10.1109/ASPDAC.2004.1337640
   Zechner M, 2009, INTENSIVE: 2009 FIRST INTERNATIONAL CONFERENCE ON INTENSIVE APPLICATIONS AND SERVICES, P7, DOI 10.1109/INTENSIVE.2009.19
NR 35
TC 24
Z9 24
U1 0
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2013
VL 59
IS 3
BP 155
EP 164
DI 10.1016/j.sysarc.2012.11.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 143SW
UT WOS:000318889500004
DA 2024-07-18
ER

PT J
AU Guan, N
   Yi, W
   Deng, QX
   Gu, ZH
   Yu, G
AF Guan, Nan
   Yi, Wang
   Deng, Qingxu
   Gu, Zonghua
   Yu, Ge
TI Schedulability analysis for non-preemptive fixed-priority multiprocessor
   scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Multiprocessor scheduling; Non-preemptive scheduling;
   Schedulability analysis
AB Non-preemptive scheduling is usually considered inferior to preemptive scheduling for time critical systems, because the non-preemptive block would lead to poor task responsiveness. Although this is true in single-processor scheduling, we found by empirical simulation experiments that it is not necessarily the case in multiprocessor scheduling. Additionally, non-preemptive scheduling enjoys other benefits like lower implementation complexity and run-time overhead. So non-preemptive scheduling may be a better alternative compared to preemptive scheduling for a considerable part of real-time applications on multiprocessor/multi-core platforms.
   As the technical contribution, we study the schedulability analysis problem of global non-preemptive fixed-priority scheduling (NP-FP) on multiprocessors. We propose schedulability test conditions for NP-FP, building upon the "problem window analysis" by Baruah [8] for preemptive scheduling. We firstly derive a linear-time general schedulability test condition that works on not only NP-FP, but also any other work-conserving non-preemptive scheduling algorithm. Then we improve the analysis and present a test condition of quadratic time-complexity for NP-FP, which has significant performance improvement comparing to the first one. A notable advantage of our proposed test conditions is, while the test in [8] needs to enumerate for a large number of possible problem window sizes, our proposed test conditions only need to be conducted with a single problem window size, and thereby are significantly more efficient. Experiments with randomly generated task sets are conducted to evaluate the performance of the proposed test conditions. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Guan, Nan; Yi, Wang; Deng, Qingxu; Yu, Ge] Northeastern Univ, Shenyang, Peoples R China.
   [Gu, Zonghua] Zhejiang Univ, Hangzhou 310003, Zhejiang, Peoples R China.
   [Guan, Nan; Yi, Wang] Uppsala Univ, Uppsala, Sweden.
C3 Northeastern University - China; Zhejiang University; Uppsala University
RP Yi, W (corresponding author), Box 337, S-75105 Uppsala, Sweden.
EM yi@it.uu.se
RI Gu, Zonghua/IWD-6576-2023; Yu, Ge/AAN-8191-2021
OI Gu, Zonghua/0000-0003-4228-2774; Guan, Nan/0000-0003-3775-911X
FU CoDeR-MP; UPMARC; China NSF [60973017]; China 973 Program [2006CB303000]
FX This work is partially supported by CoDeR-MP, UPMARC, China NSF Grant
   No. 60973017, China 973 Program Grant No. 2006CB303000. We also thank
   the anonymous reviewers for their valuable comments.
CR ANDERSSON B, 2001, P 22 IEEE REAL TIM S
   ANDERSSON B, 2001, 012 CHALM U TECHN
   Baker T., 2005, TECHNICAL REPORT
   Baker T. P., 2009, P 21 EUR C REAL TIM
   Baker T. P., 2003, P 24 IEEE REAL TIM S
   BAKER TP, 2007, P 10 INT C PRINC DIS
   Baruah, 2007, P 28 IEEE REAL TIM S
   Baruah SK, 2006, REAL-TIME SYST, V32, P9, DOI 10.1007/s11241-006-4961-9
   BARUAH SK, 2006, P 27 IEEE REAL TIM S
   BARUAH SK, 2006, 14 INT WORKSH PAR DI
   BERTOGNA M, 2008, IEEE T PARALLEL DIST
   Bertogna M, 2007, P 28 IEEE REAL TIM S
   BERTOGNA M, 2005, P 27 EUR C REAL TIM
   Blum M., 1973, Journal of Computer and System Sciences, V7, P448, DOI 10.1016/S0022-0000(73)80033-9
   George L, 1996, RR2966 INRIA
   Goossens J, 2003, REAL-TIME SYST, V25, P187, DOI 10.1023/A:1025120124771
   GUAN N, 2008, P 29 IEEE REAL TIM S
   GUAN N, 2007, P 5 IFIP WORKSH SOFT
   Guan N., 2009, P 30 IEEE REAL TIM S
   HA R, 1994, P 14 INT C DISTR COM
   JEFFAY K, 1991, P 12 IEEE REAL TIM S
   LEONTYEV H, 2008, P 29 IEEE REAL TIM S
   MOK AK, 2005, P 26 IEEE REAL TIM S
   PHILLIPS C, 1997, P 29 ANN ACM S THEOR
NR 24
TC 38
Z9 38
U1 0
U2 11
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2011
VL 57
IS 5
SI SI
BP 536
EP 546
DI 10.1016/j.sysarc.2010.08.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 773DJ
UT WOS:000291286900005
DA 2024-07-18
ER

PT J
AU Gupta, V
   Chhabra, JK
AF Gupta, Varun
   Chhabra, Jitender Kumar
TI Dynamic cohesion measures for object-oriented software
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cohesion; Dynamic metrics; Dynamic analysis; Software engineering;
   Object-oriented software systems
ID METRICS
AB Most of the object-oriented cohesion metrics proposed in the literature define static cohesion at class level. Measurement of object-level dynamic cohesion however gives better insight into the behavioural aspects of the system. In this paper, dynamic cohesion metrics are introduced which provide scope of cohesion measurement up to object level and take into account important and widely used object-oriented features such as inheritance, polymorphism and dynamic binding during measurement. A theoretical framework is introduced before defining the measures and a theoretic validation of the proposed measures is carried out to make them more meaningful. A dynamic analyser tool is developed using aspect-oriented programming (ADP) to perform dynamic analysis of Java applications for the purpose of collecting run-time data for computation of the proposed dynamic cohesion measures. Further, an experiment is carried out for the proposed dynamic cohesion metrics using 20 Java programs and this study shows that the proposed dynamic cohesion metrics are more accurate and useful in comparison to the existing cohesion metrics. Moreover, the proposed dynamic cohesion metrics are validated empirically using source code APIs of Java Development Kit (JDK) and the proposed metrics are found to be better indicators of change-proneness of classes than the existing cohesion metrics. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Gupta, Varun; Chhabra, Jitender Kumar] Natl Inst Technol, Dept Comp Engn, Kurukshetra 136119, Haryana, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Kurukshetra
RP Gupta, V (corresponding author), Natl Inst Technol, Dept Comp Engn, Kurukshetra 136119, Haryana, India.
EM varun3dec@yahoo.com; jitenderchhabra@rediff-mail.com
RI Gupta, Varun/KFA-9728-2024; Gupta, Varun/AAW-9860-2020; Chhabra,
   Jitender Kumar/A-1026-2016
OI Gupta, Varun/0000-0002-2633-5920; Chhabra, Jitender
   Kumar/0000-0002-2257-0982
CR Aman H, 1998, IEICE T INF SYST, VE81D, P1364
   [Anonymous], ASPECTC
   [Anonymous], P 3 INT S PRINC PRAC
   [Anonymous], ASPECTJ
   [Anonymous], P 1995 S SOFTW REUS
   Arisholm E, 2004, IEEE T SOFTWARE ENG, V30, P491, DOI 10.1109/TSE.2004.41
   Arisholm E, 2002, EIGHTH IEEE SYMPOSIUM ON SOFTWARE METRICS, PROCEEDINGS, P33, DOI 10.1109/METRIC.2002.1011323
   Bansiya J, 1999, J OBJECT-ORIENT PROG, V11, P47
   BASILI VR, 1984, IEEE T SOFTWARE ENG, V10, P728, DOI 10.1109/TSE.1984.5010301
   BASILI VR, 1988, IEEE T SOFTWARE ENG, V14, P758, DOI 10.1109/32.6156
   Briand L. C., 1998, Empirical Software Engineering, V3, P65, DOI 10.1023/A:1009783721306
   Briand LC, 2002, IEEE T SOFTWARE ENG, V28, P1106, DOI 10.1109/TSE.2002.1158285
   Briand LC, 1996, IEEE T SOFTWARE ENG, V22, P68, DOI 10.1109/32.481535
   Chae HS, 2000, SOFTWARE PRACT EXPER, V30, P1405, DOI 10.1002/1097-024X(200010)30:12<1405::AID-SPE330>3.0.CO;2-3
   Chae HS, 1998, FIFTH INTERNATIONAL SOFTWARE METRICS SYMPOSIUM - METRICS 1998, PROCEEDINGS, P158, DOI 10.1109/METRIC.1998.731241
   Chen ZQ, 2002, PROC IEEE INT CONF S, P377, DOI 10.1109/ICSM.2002.1167794
   CHIDAMBER SR, 1994, IEEE T SOFTWARE ENG, V20, P476, DOI 10.1109/32.295895
   Cohen J., 1988, STAT POWER ANAL BEHA
   GUI G, 2006, P INF COMM TECHN, P2878
   GUPTA N, 2001, P 16 INT C AUT SOFTW
   Gupta V, 2008, MATH COMPUT SCI ENG, P81
   Hassoun Y, 2004, CSMR 2004: EIGHTH EUROPEAN CONFERENCE ON SOFTWARE MAINTENANCE AND REENGINEERING, PROCEEDINGS, P339, DOI 10.1109/CSMR.2004.1281436
   HASSOUN Y, 2005, IEE P SOFTWARE, V152
   HASSOUN Y, 2004, BBKCS0403 U LOND BIR
   Henderson-Sellers B., 1996, Software Metrics
   Hitz M., 1995, International Symposium on Applied Corporate Computing, P25
   Kabaili H, 2001, FIFTH EUROPEAN CONFERENCE ON SOFTWARE MAINTENANCE AND REENGINEERING, PROCEEDINGS, P39, DOI 10.1109/CSMR.2001.914966
   Khoshgoftaar T. M., 1993, Proceedings First International Software Metrics Symposium (Cat. No.93TH0518-1), P129, DOI 10.1109/METRIC.1993.263793
   Kothari C.R., 2007, Research methodology-methods and techniques
   LAI T, 1998, P AS PAC SOFTW ENG C, P70
   Lee YS., 1995, Proc. International Conference on Software Quality, Maribor, P81
   LI W, 1993, J SYST SOFTWARE, V23, P111, DOI 10.1016/0164-1212(93)90077-B
   Mitchell A, 2004, SERP'04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH AND PRACTICE, VOLS 1 AND 2, P532
   MITCHELL A, 2003, TECHNICAL REPORT SER
   Moser S, 1997, ASIA PACIFIC SOFTWARE ENGINEERING CONFERENCE AND INTERNATIONAL COMPUTER SCIENCE CONFERENCE, PROCEEDINGS, P31, DOI 10.1109/APSEC.1997.640159
   Munson J., 1996, HDB SOFTWARE RELIABI, P493
   MUNSON JC, 1992, IEEE SOFTWARE, V9, P48, DOI 10.1109/52.168858
   NAUGHTON P, 1999, JAVA, V2
   Ott LM, 1998, INFORM SOFTWARE TECH, V40, P691, DOI 10.1016/S0950-5849(98)00092-5
   OTT LM, 1995, P 7 ANN OR WORKSH SO
   VANSOLINGEN R, 2002, ENCY SOFTWARE ENG, P578
   Wang JM, 2005, INFORM SOFTWARE TECH, V47, P167, DOI 10.1016/j.infsof.2004.07.001
   Woo G, 2009, INFORM SOFTWARE TECH, V51, P405, DOI 10.1016/j.infsof.2008.05.014
   Yacoub S. M., 1999, Proceedings Sixth International Software Metrics Symposium (Cat. No.PR00403), P50, DOI 10.1109/METRIC.1999.809725
   Zhou YM, 2002, PROC IEEE INT CONF S, P44, DOI 10.1109/ICSM.2002.1167746
NR 45
TC 14
Z9 14
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 452
EP 462
DI 10.1016/j.sysarc.2010.05.008
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600011
DA 2024-07-18
ER

PT J
AU Nicomette, V
   Powell, D
   Deswarte, Y
   Abghour, N
   Zanon, C
AF Nicomette, V.
   Powell, D.
   Deswarte, Y.
   Abghour, N.
   Zanon, C.
TI Intrusion-tolerant fine-grained authorization for Internet applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Authorization scheme; Fined-grained; Delegation; Intrusion-tolerance
ID SECURE
AB This paper presents the architecture of an authorization service proposed for composite operations involving many Internet partners. The main contributions of this paper are: (1) a scheme for access control systematically applied at the fine-grained level of each elementary operation, (2) a novel proof of authorization concept and flexible authorization delegation technique, and (3) the design and proof-of-concept implementation of an intrusion-tolerant prototype of the authorization architecture. The architecture is based on two component types: an authorization server and a set of reference monitors. The authorization server is in charge of distributing proofs of authorization for composite operations in the system. On each site involved in the execution of the composite operation, a local reference monitor is in charge of checking the validity of the proofs of authorization used for each elementary operation. The paper presents the overall design of the authorization service. It also includes a brief description of the prototype that was developed as well as performance measures. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Nicomette, V.; Powell, D.; Deswarte, Y.; Zanon, C.] CNRS, LAAS, F-31077 Toulouse, France.
   [Nicomette, V.; Powell, D.; Deswarte, Y.; Zanon, C.] Univ Toulouse, F-31077 Toulouse, France.
   [Nicomette, V.; Powell, D.; Deswarte, Y.; Zanon, C.] ISAE, INP, INSA, UPS, F-31077 Toulouse, France.
   [Abghour, N.] Univ Hassan 2, Fac Sci An Chock, Dept Math & Informat, Casablanca 20100, Morocco.
C3 Centre National de la Recherche Scientifique (CNRS); Universite de
   Toulouse; Universite de Toulouse; Universite Toulouse III - Paul
   Sabatier; Institut Superieur de l'Aeronautique et de l'Espace
   (ISAE-SUPAERO); Universite Federale Toulouse Midi-Pyrenees (ComUE);
   Institut National Polytechnique de Toulouse; Institut National des
   Sciences Appliquees de Toulouse; Centre National de la Recherche
   Scientifique (CNRS); CNRS - Institute of Physics (INP); Hassan II
   University of Casablanca
RP Nicomette, V (corresponding author), CNRS, LAAS, 7 Ave Colonel Roche, F-31077 Toulouse, France.
EM nicomett@laas.fr; dpowell@laas.fr; deswarte@laas.fr;
   nabghour@fsac.ac.ma; czanon@laas.fr
OI Abghour, Noreddine/0000-0002-8429-6712
CR ABGHOUR N, 2004, 04327 LAAS
   ALGESHEIMER J, 2001, MAFTIA SPECIFICATION
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], 1996, 101813 ISOIEC, P10181
   Cachin C, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P167, DOI 10.1109/DSN.2002.1028897
   Cachin C., 2000, Proceeding of the Nineteenth Annual ACM Symposium on Principles of Distributed Computing, P123, DOI 10.1145/343477.343531
   CACHIN C, 2001, SERVICE PROTOCOL ARC, P25
   CARNENISCH J, LNCS, V2045, P93, DOI DOI 10.1007/3-540-44987-6_7
   CHAUM D, 1987, LECT NOTES COMPUT SC, V263, P118
   CHAUM D, 1985, COMMUN ACM, V28, P1030, DOI 10.1145/4372.4373
   Crispo B, 2001, IEEE SYMP COMP COMMU, P674, DOI 10.1109/ISCC.2001.935448
   CRISPO B, 1998, LNCS, V1550
   CRISPO B, 1999, P 3 C AUT AG AG 99, P1
   DESWARTE Y, 2002, WORKSH INTR TOL SYST
   ELLISON CM, 1999, SPKI CERTIFICATE THE, V2963
   Gasser M., 1990, Proceedings. 1990 IEEE Computer Society Symposium on Research in Security and Privacy (Cat. No.90CH2884-5), P20, DOI 10.1109/RISP.1990.63835
   KOTLA R, 2007, ACM SIGOPS OPERATING, V41, P58
   Mirkovic J, 2004, ACM SIGCOMM COMP COM, V34, P39, DOI 10.1145/997150.997156
   National Computer Security Center, 1987, TRUST NETW INT TRUST
   Nedjah N, 2003, J SYST ARCHITECT, V49, P387, DOI 10.1016/S1383-7621(03)00089-4
   Neuman B. C., 1993, Proceedings the 13th International Conference on Distributed Computing Systems (Cat. No.93CH3282-1), P283, DOI 10.1109/ICDCS.1993.287698
   Nicomette V, 1997, P IEEE S SECUR PRIV, P21, DOI 10.1109/SECPRI.1997.601310
   NICOMETTE V, 1996, LNCS, V1179, P193
   *OASIS, 2003, EXTENSIBLE ACC CONTR
   PARKER TA, 1991, P 14 NAT COMP SEC C, P505
   RUSHBY J, 1983, COMPUTER, V16, P55, DOI 10.1109/MC.1983.1654443
   Tardo J. J., 1991, Proceedings. 1991 IEEE Computer Society Symposium on Research in Security and Privacy (Cat. No.91CH2986-8), P232, DOI 10.1109/RISP.1991.130791
   *TCSEC, 1985, 520028STD TCSEC
   Veríssimo PE, 2006, IEEE SECUR PRIV, V4, P54, DOI 10.1109/MSP.2006.95
   Wainer J., 2005, Proceedings of the tenth ACM symposium on Access control models and technologies, P59, DOI DOI 10.1145/1063979.1063991
   Welch Von, 2004, 3 ANN NIST PKI R D W
   WU J, 2005, CSTR907 U NEWC SCH C
   ZHANG X, 2003, P 8 ACM S ACC CONTR
NR 33
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 441
EP 451
DI 10.1016/j.sysarc.2010.05.005
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600010
DA 2024-07-18
ER

PT J
AU Kachris, C
   Kulkarni, C
AF Kachris, Christoforos
   Kulkarni, Chidamber
TI Transactional memories for multi-processor FPGA platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Transactional memories; Multi-processor FPGAs
ID EXECUTION; HARDWARE
AB Programming efficiency of heterogeneous concurrent systems is limited by the use of lock-based synchronization mechanisms. Transactional memories can greatly improve the programming efficiency of such systems. In field-programmable computing machines, a conventional fixed transactional memory becomes inefficient use of the silicon. We propose configurable transactional memory (CTM) as a mechanism to implement application specific synchronization that utilizes the field-programmability of such devices to match with the requirements of an application. The proposed configurable transactional memory is targeted at embedded applications and is area efficient compared to conventional schemes that are implemented with cache-coherent protocols. In particular, the CTM is designed to be incorporated in to compilation and synthesis paths of either high-level languages or during system creation process using tools such as Xilinx EDK. The proposed system supports an OpenMP-based programming paradigm for the efficient use of transactional memories. In addition, the conflict detection scheme can be configured to work either in lazy or in eager mode, depending on the application requirements. We study the impact of deploying a CTM using both micro-benchmarks and real applications as compared to a lock-based synchronization scheme. We have implemented the proposed scheme in a Xilinx Virtex4 device and found that the CTM can provide both higher programming efficiency, lower energy consumption and higher speedup than a fine-grained lock-based scheme. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Kachris, Christoforos] FORTH, Inst Comp Sci, Iraklion, Greece.
   [Kulkarni, Chidamber] Xilinx Inc, Xilinx Res Labs, Hyderabad, Andhra Pradesh, India.
C3 Foundation for Research & Technology - Hellas (FORTH); Xilinx
RP Kachris, C (corresponding author), FORTH, Inst Comp Sci, Iraklion, Greece.
EM kachris@ics.fofth.gr
FU HiPEAC NoC
FX This work was partially supported by the HiPEAC NoC.
CR [Anonymous], 2009, Encyclopadia Britannica
   Baek W., 2007, PACT 07 P 16 INT C P, P376
   Bobba J, 2008, CONF PROC INT SYMP C, P127, DOI 10.1109/ISCA.2008.24
   Bull J. M., 1999, P 1 EUR WORKSH OPENM, P99
   CAOMINH C, 2008, IISWC 08
   Chaudhry S, 2005, IEEE MICRO, V25, P32, DOI 10.1109/MM.2005.49
   DAMRON P, 2006, ASPLOS 12, P336
   Felber Pascal., 2007, TRANSACT
   Ferri C, 2010, J PARALLEL DISTR COM, V70, P1042, DOI 10.1016/j.jpdc.2010.02.003
   Fu C, 2010, J SYST ARCHITECT, V56, P384, DOI 10.1016/j.sysarc.2010.06.006
   GRINBERG S, 2006, P IEEE 24 CONV EL EL
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hammond L, 2004, IEEE MICRO, V24, P92, DOI 10.1109/MM.2004.91
   Herlihy M., 1993, INT S COMPUTER ARCHI, DOI DOI 10.1145/165123.165164
   Herlihy M, 2010, LECT NOTES COMPUT SC, V5966, P1, DOI 10.1007/978-3-642-11659-9_1
   Kachris C, 2007, ANN IEEE SYM FIELD P, P65, DOI 10.1109/FCCM.2007.24
   LIE S, 2004, THESIS MIT
   MCDONALD A, 2005, P 14 INT C PAR ARCH
   MILOVANOVIC M, 2008, IWOMP 07, P37
   Milovanovic M, 2008, INT J PARALLEL PROG, V36, P326, DOI 10.1007/s10766-008-0073-6
   MOYER B, 2006, XILINX EMBEDDED  MAR
   Njoroge N., 2006, 12 INT S HIGH PERF C
   Rajwar R, 2003, IEEE MICRO, V23, P117, DOI 10.1109/MM.2003.1261395
   RAJWAR R, 2002, P INT S COMP ARCH SU
   Shavit N., 1995, Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, P204, DOI 10.1145/224964.224987
   Tomic Sasa, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P145, DOI 10.1145/1669112.1669132
   *XIL, 2006, MICR PROC REF GUID
NR 27
TC 4
Z9 4
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 160
EP 168
DI 10.1016/j.sysarc.2010.10.005
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600013
DA 2024-07-18
ER

PT J
AU Xu, HZ
   Zeng, GS
AF Xu Hongzhen
   Zeng Guosun
TI RETRACTED: Specification and verification of dynamic evolution of
   software architectures (Retracted article. See vol. 58, pg. 338, 2012)
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Retracted Publication
DE Software architecture; Dynamic evolution; Evolution rule; Verification;
   Liveness
AB With software systems being more and more open and complex, a major challenge for those systems is to evolve themselves gradually, especially during their runtime, where software architectures can provide a foundation for dynamic software evolution. In this paper, we propose a specifying and verifying method for dynamic evolution of software architectures using hypergraph grammars. We propose two general atomic evolution rules and three general composite evolution rules of software architectures based on hypergraphs, and specify dynamic evolution of software architectures according to those rules and a pre-defined architecture style through a case study. At last we verify the liveness property of dynamic evolution of software architectures using model checking, and give out corresponding verification algorithms. Our approach provides both a user-friendly graphical representation and formal models based on grammars. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Xu Hongzhen; Zeng Guosun] Tongji Univ, Dept Comp Sci & Technol, Shanghai 201804, Peoples R China.
   [Xu Hongzhen] E China Inst Technol, Dept Comp Sci & Technol, Fuzhou 344000, Jiangxi, Peoples R China.
   [Xu Hongzhen] Minist Educ, Applicat Nucl Technol Engn Ctr, Nanchang 330013, Jiangxi, Peoples R China.
   [Zeng Guosun] Minist Educ, Embedded Syst & Serv Comp Key Lab, Shanghai 201804, Peoples R China.
C3 Tongji University; East China University of Technology
RP Xu, HZ (corresponding author), Tongji Univ, Dept Comp Sci & Technol, Shanghai 201804, Peoples R China.
EM xhz_97@163.com
FU National High-Tech Research and Development Plan of China (863 Program)
   [2007AA01Z425, 2009AA012201]; National Grand Fundamental Research
   Program of China (973 Program) [2007CB316502]; National Natural Science
   Foundation of China [90718015]; NSFC [60970155]; Ph.D. Programs
   Foundation of Ministry of Education [20090072110035]; Program of
   Shanghai Subject Chief Scientist [10XD1404400]; State Key Laboratory of
   High-end Server & Storage Technology [2009HSSA06]; Education Department
   of Jiangxi province of China [GJJ09263]
FX The authors would like to thank the editor and the anonymous reviewers
   for their insightful and constructive comments that have helped us to
   significantly improve the presentation. This work was supported by the
   National High-Tech Research and Development Plan of China (863 Program)
   under Grant No. 2007AA01Z425 and No. 2009AA012201, the National Grand
   Fundamental Research Program of China (973 Program) under Grant No.
   2007CB316502, the National Natural Science Foundation Major Research
   Project of China under Grant No. 90718015, the Joint of NSFC and
   Microsoft Asia Research under Grant No. 60970155, the Ph.D. Programs
   Foundation of Ministry of Education under Grant No. 20090072110035, the
   Program of Shanghai Subject Chief Scientist under Grant No. 10XD1404400,
   the State Key Laboratory of High-end Server & Storage Technology under
   Grant No. 2009HSSA06, the Scientific Research Plan Projects of Education
   Department of Jiangxi province of China under Grant No. GJJ09263.
CR Aguirre N, 2002, ASE 2002: 17TH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, P271, DOI 10.1109/ASE.2002.1115028
   Allen R, 1998, LECT NOTES COMPUT SC, V1382, P21, DOI 10.1007/BFb0053581
   Allen R.J., 1997, A Formal Approach to Software Architecture
   BRADBURY JS, 2004, 2004477 QUEENS U
   Bruni R, 2008, ELECTRON NOTES THEOR, V213, P39, DOI 10.1016/j.entcs.2008.04.073
   BUCCHIARONE A, 2008, THESIS IMT I ADV STU
   Bucchiarone A, 2009, 2009 JOINT WORKING IEEE/IFIP CONFERENCE ON SOFTWARE ARCHITECTURE AND EUROPEAN CONFERENCE ON SOFTWARE ARCHITECTURE, P181, DOI 10.1109/WICSA.2009.5290804
   Canal C, 1999, INT FED INFO PROC, V12, P107
   Clarke Edmund M., 2001, Model Checking
   CORTELLESSA V, 2004, WORKSH SOFTW ARCH DE
   DAVID PC, 2006, OBJET, V12, P113
   EHRIG H, 2010, LNCS, P139
   ENDLER M, 1994, P 12 BRAZ S COMP NET, P175
   GANG H, 2004, SCI CHINA SER F, V47, P555
   Gomaa H, 2004, FOURTH WORKING IEEE/IFIP CONFERENCE ON SOFTWARE ARCHITECTURE (WICSA 2004), PROCEEDINGS, P79, DOI 10.1109/WICSA.2004.1310692
   Grunske L., 2003, P 7 INT C SOFTW ENG, P613
   Hirsch D., 2004, ELECT NOTES THEORETI, V109, P97
   KACEM MH, 2006, P S APPL COMP, P1245
   KACEM MH, 2005, COEA 2005, P25
   Magee J., 1996, Software Engineering Notes, V21, P3, DOI 10.1145/250707.239104
   Medvidovic N, 2002, ACM T SOFTW ENG METH, V11, P2, DOI 10.1145/504087.504088
   METAYER DL, 1998, IEEE T SOFTWARE ENG, V24, P521
   Oquendo F., 2004, ACM SIGSOFT SOFTWARE, V29, P1, DOI DOI 10.1145/986710.986728
   Oreizy P, 1998, PROC INT CONF SOFTW, P177, DOI 10.1109/ICSE.1998.671114
   Perry D. E., 1992, SIGSOFT Software Engineering Notes, V17, P40, DOI 10.1145/141874.141884
   Riemenschneider RA, 2004, IEEE INTELL SYST, V19, P62, DOI 10.1109/MIS.2004.54
   Shaw M., 1996, SOFTWARE ARCHITECTUR
   Vergnaud T, 2005, LECT NOTES COMPUT SC, V3555, P67
   Wang QX, 2003, 27TH ANNUAL INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE, PROCEEDINGS, P230, DOI 10.1109/CMPSAC.2003.1245346
   Wang Ying-hui, 2005, Acta Electronica Sinica, V33, P1381
   WILE DS, 2001, P WORK C COMPL DYN S
NR 31
TC 2
Z9 4
U1 1
U2 33
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2010
VL 56
IS 10
BP 523
EP 533
DI 10.1016/j.sysarc.2010.08.005
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 684SW
UT WOS:000284570600004
DA 2024-07-18
ER

PT J
AU Ben-Asher, Y
   Rotem, N
   Shochat, E
AF Ben-Asher, Yosi
   Rotem, Nadav
   Shochat, Eddie
TI Finding the best compromise in compiling compound loops to Verilog
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE High-level synthesis; FPGA; Compilation
ID HIGH-LEVEL SYNTHESIS; SCHEDULING PROBLEM
AB In this work we consider a special optimization problem involved with compiling compound loops (combining nested and consecutive sub-loops) to Verilog. Each sub-loop of the compound loop may require a different optimized hardware configuration (OHC) for optimized execution times. For example, one loop requires at least two memory ports and one multiplier for an optimized execution time, while another loop may require only one memory port but two multipliers, yet one OHC should be selected for both loops. The goal is to compute a minimal OHC which, based on the different heat levels (expected number of iterations) of the sub-loops, is a good compromise between all the conflicting requirements of each sub-loop. Though synthesis of nested loops has been implemented in quite a few systems this aspect has not been considered so far. We avoid the use of time consuming integer linear programming (ILP) techniques and instead use a fast space exploration technique combined with an efficient variant of list scheduling.
   Another novel aspect of the proposed system is the observation that the real latencies of the hardware units should be considered as variables of the OHC rather than fixed real values as is usually done in highlevel synthesis systems. Experimental results show a significant improvement in the OHC without a significant increase in the execution time due to the use of this search procedure.(1) (C) 2010 Published by Elsevier B.V.
C1 [Ben-Asher, Yosi; Rotem, Nadav; Shochat, Eddie] Univ Haifa, Comp Sci Dep, IL-31999 Haifa, Israel.
C3 University of Haifa
RP Ben-Asher, Y (corresponding author), Univ Haifa, Comp Sci Dep, IL-31999 Haifa, Israel.
EM yosi@cs.haifa.ac.il
CR BACON DF, 1994, ACM COMPUT SURV, V26, P345, DOI 10.1145/197405.197406
   Baradaran N, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391969
   BENASHER Y, 2006, 5 WORKSH COMP RUNT T
   BHATTACHARYA S, 1994, PERFORMANCE ANAL OPT
   CAMPOSANO R, 1991, IEEE T COMPUT AID D, V10, P85, DOI 10.1109/43.62794
   CATTHOOR F, 2002, COMPILER APPROACH MA
   CHAVET C, 2007, ICCAD 07
   CHEN D, 2005, SRC TECHCON05
   Cong J., 2008, FPGA'08
   Diniz P, 2005, MICROPROCESS MICROSY, V29, P51, DOI 10.1016/j.micpro.2004.06.007
   Fan K, 2005, INT SYMP MICROARCH, P219
   FAN K, 2006, CODES ISSS 06 4 INT, P276
   Gajski D., 1994, High-Level Synthesis Introduction to Chip and System Design
   Ghosh A, 1999, PR GR LAK SYMP VLSI, P140, DOI 10.1109/GLSV.1999.757396
   Gupta S, 2004, ACM T DES AUTOMAT EL, V9, P441, DOI 10.1145/1027084.1027087
   GUPTA S, 2003, INT C VLSI DES
   HWANG CT, 1991, IEEE T COMPUT AID D, V10, P464, DOI 10.1109/43.75629
   Kountouris AA, 2002, ACM T DES AUTOMAT EL, V7, P380, DOI 10.1145/567270.567272
   LAKSHMINARAYANA G, 1998, DAC 98
   LAKSHMINARAYANA G, 1997, ICCAD 97
   Muchnick S., 1997, ADV COMPILER DESIGN
   NAJJAR WA, 2007, CASES 07
   PANDA PR, 1997, CAD 97, P333
   Paulin P. G., 1987, DAC 87, P195
   SNIDER G, 2002, FPGA 02
   TIRUVURI G, 1998, ACM T DES AUTOMAT EL, V3, P62
   WALKER RA, 1995, IEEE DES TEST COMPUT, V12, P60, DOI 10.1109/54.386007
   WOLFE M, 1991, P INT C PAR PROC
   Zhao TS, 2005, PROG COMPUT FLUID DY, V5, P2
NR 29
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2010
VL 56
IS 9
BP 474
EP 486
DI 10.1016/j.sysarc.2010.07.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 651JG
UT WOS:000281923400007
DA 2024-07-18
ER

PT J
AU Asaduzzaman, A
   Sibai, FN
   Rani, M
AF Asaduzzaman, Abu
   Sibai, Fadi N.
   Rani, Manira
TI Improving cache locking performance of modern embedded systems via the
   addition of a miss table at the L2 cache level
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cache locking; Miss table; Multi-core architecture; Performance/power
   ratio; Timing predictability
AB To confer the robustness and high quality of service, modern computing architectures running real-time applications should provide high system performance and high timing predictability. Cache memory is used to improve performance by bridging the speed gap between the main memory and CPU. However, the cache introduces timing unpredictability creating serious challenges for real-time applications. Herein, we introduce a miss table (MT) based cache locking scheme at level-2 (L2) cache to further improve the timing predictability and system performance/power ratio. The MT holds information of block addresses related to the application being processed which cause most cache misses if not locked. Information in MT is used for efficient selection of the blocks to be locked and victim blocks to be replaced. This MT based approach improves timing predictability by locking important blocks with the highest number of misses inside the cache for the entire execution time. In addition, this technique decreases the average delay per task and total power consumption by reducing cache misses and avoiding unnecessary data transfers. This MT based solution is effective for both uniprocessors and multicores. We evaluate the proposed MT-based cache locking scheme by simulating an 8-core processor with 2 levels of caches using MPEG4 decoding, H.264/AVC decoding, FFT, and MI workloads. Experimental results show that in addition to improving the predictability, a reduction of 21% in mean delay per task and a reduction of 18% in total power consumption are achieved for MPEG4 (and H.264/AVC) by using MT and locking 25% of the L2. The MT results in about 5% delay and power reductions on these video applications, possibly more on applications with worse cache behavior. For the FFT and MI (and other) applications whose code fits inside the level-1 instruction (11) cache, the mean delay per task increases only by 3% and total power consumption increases by 2% due to the addition of the MT. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Sibai, Fadi N.] UAE Univ, CIT, Al Ain, U Arab Emirates.
   [Asaduzzaman, Abu; Rani, Manira] Florida Atlantic Univ, Dept Comp Sci & Engn, Boca Raton, FL 33431 USA.
C3 United Arab Emirates University; State University System of Florida;
   Florida Atlantic University
RP Sibai, FN (corresponding author), UAE Univ, CIT, POB 17551, Al Ain, U Arab Emirates.
EM fadi.sibai@uaeu.ac.ae
OI Sibai, Fadi/0000-0002-9677-8911
CR [Anonymous], IBM MICROCONTROLLER
   [Anonymous], P ACM SIGMETRICS INT
   [Anonymous], P 16 INT C REAL TIM
   Arnaud A, 2006, P 14 INT C REAL TIM
   ASADUZZAMAN A, 2007, P IEEE INT C INN IT, P342
   Asaduzzaman A, 2006, MULTIMED TOOLS APPL, V28, P239, DOI 10.1007/s11042-006-6145-y
   Asaduzzaman A, 2009, 2009 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, P705, DOI 10.1109/AICCSA.2009.5069404
   BLANCHFORD N, CELL ARCHITECTURE EX
   Campoy AM, 2005, LECT NOTES COMPUT SC, V3820, P150
   Every D.K., 2005, IBM's Cell Processor
   Jacob Bruce., 2007, MEMORY SYSTEMS
   *MIR DES INC, 2009, VISUALSIM SHORT VIS
   PUAUT I, 2002, P 2 INT WORKSH WORST
   Puaut I, 2007, DES AUT TEST EUROPE, P1484
   ROMACHENKO V, 2006, EVALUATION MULTICORE
   ROMACHENKO V, 2006, QUAD CORE OPTERON AR
   Sibai FN, 2008, MICROPROCESS MICROSY, V32, P405, DOI 10.1016/j.micpro.2008.06.002
   STOKES J, 2005, INTRO IBM SON TOSH 2
   STOKES J, 2005, XENONZ L2 VS CELLS L
   Suhendra V, 2008, DES AUT CON, P300
   Tamura E, 2005, SPRING COMP SCI, P462, DOI 10.1007/3-211-27389-1_111
   Tamura E., 2004, Proceedings of the 16th Euromicro Conference on Real-Time Systems, P1
   Torres G., 2005, Inside Pentium 4 Architecture
   Vance A., 2006, Cell processor goes commando
   2008, SMART CACHE CACHE SM
   2009, HEPTANE HADES EMBEDD
NR 26
TC 11
Z9 12
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-JUN
PY 2010
VL 56
IS 4-6
BP 151
EP 162
DI 10.1016/j.sysarc.2010.02.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 605XT
UT WOS:000278382500001
DA 2024-07-18
ER

PT J
AU Shen, HF
AF Shen, Haifeng
TI Maintaining constraints of UML models in distributed collaborative
   environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Collaborative UML modeling; Constraint maintenance; Constraint
   violation; Embedded software design; Model consistency
AB Constraint maintenance plays an important role in keeping the integrity and validity of UML models in embedded software design. While constraint maintenance capabilities are reasonably adequate in existing UML modeling applications, little work has been done to address the distributed constraint maintenance issue in multi-user collaborative modeling environments. The nature of the issue is to maintain constraint consistently across distributed sites in a collaborative modeling environment in the face of concurrency. In this paper, we propose a novel solution to this issue, which can retain the effects of all concurrent modeling operations even though they may cause constraint violations. We further contribute a distributed constraint maintenance framework in which the solution is encapsulated as a generic engine that can be mounted in a variety of single-user UML modeling applications to support collaborative UML modeling and distributed constraint maintenance in embedded software design processes. This framework has been implemented in a prototype distributed collaborative UML modeling application CoRSA. (C) 2009 Elsevier B.V. All rights reserved.
C1 Flinders Univ S Australia, Sch Comp Sci Engn & Math, Adelaide, SA 5001, Australia.
C3 Flinders University South Australia
RP Shen, HF (corresponding author), Flinders Univ S Australia, Sch Comp Sci Engn & Math, Adelaide, SA 5001, Australia.
EM hfshen@csem.flinders.edu.au
RI Shen, Haifeng/HDN-6446-2022
OI Shen, Haifeng/0000-0002-8221-981X
FU ASTAR (Agency for Science Technology and Research) [062-101-0034]
FX The work is partially supported by an ASTAR (Agency for Science
   Technology and Research) PSF (Public Sector Fund) Grant (062-101-0034),
   Singapore. The author wishes to thank Zhilin Wang and Siyuan Liu for
   their tremendous development efforts. The author greatly appreciates
   Professor Chengzheng Sun from Nanyang Technological University and
   anonymous reviewers for their valuable comments and suggestions which
   have helped improve the article.
CR Blanc X, 2008, ICSE'08 PROCEEDINGS OF THE THIRTIETH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P511, DOI 10.1145/1368088.1368158
   BORNING A, 1986, ACM T GRAPHIC, V5, P345, DOI 10.1145/27623.29354
   CHEN R, 2002, P FOR SPEC DES LANG
   Chengzheng Sun, 2002, ACM Transactions on Computer-Human Interaction, V9, P1, DOI 10.1145/505151.505152
   Chengzheng Sun, 1998, ACM Transactions on Computer-Human Interaction, V5, P63, DOI 10.1145/274444.274447
   Cicchetti A, 2008, IEEE INT ENTERP DIST, P222, DOI 10.1109/EDOC.2008.44
   Collins-Sussman B., 2002, Linux J, V2002, P3
   Dourish P., 1996, CSCW 96 P 1996 ACM C, P268, DOI DOI 10.1145/240080.240300
   EGYED A, 2006, P 28 INT C SOFTW ENG, P381, DOI DOI 10.1145/1134285.1134339
   Egyed A, 2007, PROC INT CONF SOFTW, P292
   Greenberg S., 1994, Transcending Boundaries, CSCW '94. Proceedings of the Conference on Computer Supported Cooperative Work, P207, DOI 10.1145/192844.193011
   *HURW GROUP, KON LEAD REAL TIM IN
   Jackson D., 2000, Proceedings of the 2000 International Conference on Software Engineering. ICSE 2000 the New Millennium, P730, DOI 10.1109/ICSE.2000.870482
   Kanawati R, 1997, PARALLEL COMPUT, V22, P1733, DOI 10.1016/S0167-8191(96)00074-9
   Karsenty A., 1993, Proceedings the 13th International Conference on Distributed Computing Systems (Cat. No.93CH3282-1), P195, DOI 10.1109/ICDCS.1993.287708
   Knister M., 1993, Computing Systems, V6, P135
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Lin K, 2005, ECSCW 2005: PROCEEDINGS OF THE NINTH EUROPEAN CONFERENCE ON COMPUTER-SUPPORTED COOPERATIVE WORK, P185, DOI 10.1007/1-4020-4023-7_10
   LIU S, 2006, P IEEE INT C COLL CO
   LUCIA AD, 2007, J VISUAL LANG COMPUT, V18, P492
   Martin G, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P23, DOI 10.1109/HSC.2001.924645
   MCGUFFIN L, 1992, SHREDIT SHARED ELECT, P13
   MUTHIAYEN D, 2000, THESIS CONCORDIA U M
   MYERS B, 1991, P ACM C HUM FACT COM, P243
   Nentwich C, 2003, PROC INT CONF SOFTW, P455, DOI 10.1109/ICSE.2003.1201223
   Nentwich C., 2002, ACM T INTERNET TECHN, V2, P151, DOI [10.1145/514183.514186, DOI 10.1145/514183.514186]
   *OMG, TECHN GUID MOD DRIV
   *OMG, 2007, UN MOD LANG SUP VERS
   OMG, 2006, OBJ CONSTR LANG VERS
   Ozsu M.T., 1999, PRINCIPLES DISTRIBUT, V2nd
   Richters M, 2000, LECT NOTES COMPUT SC, V1939, P265
   ROBINS J, ARGOUML UML DESIGN T
   SCHANK P, 2004, P 2004 ACM C COMP SU, P574
   Schuler D., 1993, Participatory Design: Principles and Practices
   Selic B., 1998, Languages, Compilers, and Tools for Embedded Systems. ACM SIGPLAN Workshop LCTES'98. Proceedings, P250, DOI 10.1007/BFb0057795
   Selic B, 2000, COMPUTER, V33, P64, DOI 10.1109/2.846320
   SULLIVAN K, 2004, NSF WORKSH SCI DES D
   TICHY WF, 1985, SOFTWARE PRACT EXPER, V15, P637, DOI 10.1002/spe.4380150703
   Xia S., 2004, P ACM C COMPUTER SUP, P162
NR 39
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL-SEP
PY 2009
VL 55
IS 7-9
BP 396
EP 408
DI 10.1016/j.sysarc.2009.07.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 513XZ
UT WOS:000271358800005
DA 2024-07-18
ER

PT J
AU Chen, YJ
   Yang, CL
   Chang, YS
AF Chen, Yi-Jung
   Yang, Chia-Lin
   Chang, Yen-Sheng
TI An architectural co-synthesis algorithm for energy-aware Network-on-Chip
   design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT SAC Consensus Conference
CY MAR 13-15, 2007
CL Palma de Mallorca, SPAIN
SP Int Team Implantol
DE Network-on-Chip; Hardware-software co-synthesis; Energy-aware design
AB Network-on-Chip (NoC) has been proposed to overcome the complex on-chip communication problem of System-on-Chip (SoC) design in deep sub-micron. A complete NoC design contains exploration on both hardware and software architectures. The hardware architecture includes the selection of Processing Elements (PEs) with multiple types and their topology. The software architecture contains allocating tasks to PEs, scheduling of tasks and their communications. To find the best hardware design for the target tasks, both hardware and software architectures need to be considered simultaneously. Previous works on NoC design have concentrated on solving only one or two design parameters at a time. In this paper, we propose a hardware-software co-synthesis algorithm for a heterogeneous NoC architecture. The design goal is to minimize energy consumption while meeting the real-time requirements commonly seen in embedded applications. The proposed algorithm is based on Simulated-Annealing (SA). To compare the solution quality and efficiency of the proposed algorithm, we also implement the branch-and-bound and iterative algorithm to solve the hardware-software co-synthesis problem of a heterogeneous NoC. With the given synthetic task sets, the experimental results show that the proposed SA-based algorithm achieves near-optimal solution in a reasonable time, while the branch-and-bound algorithm takes a very long time to find the optimal solution, and the iterative algorithm fails to achieve good solution quality. When applying the co-synthesis algorithms to a real-world application with PE library that has little variation in PE performance and energy consumption, the iterative algorithm achieves solution quality comparable to that of the proposed SA-based algorithm. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Chen, Yi-Jung; Yang, Chia-Lin; Chang, Yen-Sheng] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 10617, Taiwan.
C3 National Taiwan University
RP Yang, CL (corresponding author), Natl Taiwan Univ, Dept Comp Sci & Informat Engn, 1 Sec 4 Roosevelt Rd, Taipei 10617, Taiwan.
EM d91015@csie.ntu.edu.tw; yangc@csie.ntu.edu.tw; r92043@csie.ntu.edu.tw
OI YANG, CHIA-LIN/0000-0003-0091-5027
CR ADAM TL, 1974, COMMUN ACM, V17, P685, DOI 10.1145/361604.361619
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2001, 138182 IS ID
   *ARM, ARM PROC COR
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   CLASS CJ, 1992, P 19 ANN INT S COMP, P278
   CORMAN TH, 2001, INTRO ALGOIRTHMS
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Grajcar M, 2001, SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, P123, DOI 10.1109/CSD.2001.981770
   HEMANI A, 2000, P IEEE NORCHIP, V220, P671
   Hu J., 2003, Energy-Aware Mapping for Tile-based NoC Architectures under Performance Constraints
   HU J, 2004, P DES AUT TEST EUR C
   HUNG WH, 2007, P SAC MARCH
   Kaxiras S, 2001, P 28 ANN INT S COMP
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   MILLBERG M, 2004, P 2004 DES AUT TEST
   Murali S, 2004, DES AUT CON, P914, DOI 10.1145/996566.996809
   MURALI S, 2006, P 2006 INT C COMP AI
   MURALI S, 2004, P 2004 DES AUT TEST
   SHIN D, 2004, P CODES ISSS SEPT
   SIH GC, 1993, IEEE T PARALL DISTR, V4, P175, DOI 10.1109/71.207593
   SRINIVASAN K, 2005, P 2005 INT C COMP AI
   Srinivasan K, 2006, IEEE T VLSI SYST, V14, P407, DOI 10.1109/TVLSI.2006.871762
   *TX INSTR, DIG SIGN PROC
   WOLF W, 1997, IEEE T VERY LARGE SC, V5
   WOLF WH, 1994, P IEEE, V82, P967, DOI 10.1109/5.293155
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
   ELECT PHIL IP PORTF
NR 30
TC 10
Z9 10
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2009
VL 55
IS 5-6
BP 299
EP 309
DI 10.1016/j.sysarc.2009.02.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 462WZ
UT WOS:000267390200001
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Ardagna, CA
   Cremonini, M
   Gianini, G
AF Ardagna, Claudio Agostino
   Cremonini, Marco
   Gianini, Gabriele
TI Landscape-aware location-privacy protection in location-based services
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Privacy; Location-based services; Obfuscation
AB Mobile network providers have developed a variety of location-based services (LBSs), Such as friend-finder, point of interest services. emergency rescue and many other safety and security services. The protection of location-privacy has consequently become a key aspect to the Success of LBSs, since users consider their own physical location and movements highly privacy-sensitive, and demand for solutions able to protect such an information in a variety of environments. The idea behind location-privacy protection is that the individual should be able to set the level at which the location information is released to avoid undesired exploitation by a potential attacker: one of the approaches to this problem is given by the application of spatial obfuscation techniques, actuated by a trusted agent, and consisting in artificial perturbations of the location information collected by sensing technologies, before its disclosure to third parties. In many situations. however. landscape/map information can help a third party to perform Bayesian inference over spatially obfuscated data and to refine the user's location estimate up to a violation of the original user's location-privacy requirements. The goal of this paper is to provide a map-dependent obfuscation procedure that enables the release of the maximum possible user's location information, that does not lead to a violation of the original user's location-privacy requirements, even when refined through map-based inference. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Ardagna, Claudio Agostino; Cremonini, Marco; Gianini, Gabriele] Univ Milan, Dept Informat Technol, I-26013 Crema, CR, Italy.
C3 University of Milan
RP Gianini, G (corresponding author), Univ Milan, Dept Informat Technol, Via Bramante 65, I-26013 Crema, CR, Italy.
EM gianini@dti.unimi.it
RI Cremonini, Marco/AAD-7612-2022; Gianini, Gabriele/M-5195-2014; ARDAGNA,
   CLAUDIO AGOSTINO/A-3283-2016
OI Cremonini, Marco/0000-0002-4031-9791; Gianini,
   Gabriele/0000-0001-5186-0199; ARDAGNA, CLAUDIO
   AGOSTINO/0000-0001-7426-4795
CR [Anonymous], 2006, P 32 INT C VER LARG
   [Anonymous], 2003, P 1 INT C MOB SYST A
   ARDAGNA C, 2007, P 2 IEEE INT S PERV
   Ardagna C.A., 2006, P ACM S INF COMP COM
   Ardagna C. A., 2007, P 21 ANN IFIP WG 11
   ARDAGNA CA, 2007, PRIVACY ENHANCED LOC
   ARDAGNA CA, 2007, P 22 IFIP TC 11 INT
   Beresford A. R., 2004, P 2 IEEE ANN C PERV
   BETTINI C, 2005, P 2 VLDB WORKSH SEC
   Duckham M., 2005, P 3 INT C PERV COMP
   DUCKHAM M, 2005, P C SPAT INF THEOR C
   GEDIK B, 2005, P 25 INT C DISTR COM
   GHINITA G, 2007, P INT WORLD WID WEB
   GIANINI G, 2008, SWS 08, P61
   Gianini G, 2008, LECT NOTES COMPUT SC, V5159, P133, DOI 10.1007/978-3-540-85259-9_9
   Gustafsson F, 2005, IEEE SIGNAL PROC MAG, V22, P41, DOI 10.1109/MSP.2005.1458284
   Myles G, 2003, IEEE PERVAS COMPUT, V2, P56, DOI 10.1109/MPRV.2003.1186726
   PEDDEMORS AJH, 2003, P 4 INT C MOB DAT MA
   Samarati P, 2001, IEEE T KNOWL DATA EN, V13, P1010, DOI 10.1109/69.971193
   Schmandt C, 2004, COMPUTER, V37, P110, DOI 10.1109/MC.2004.182
   Sun GL, 2005, IEEE SIGNAL PROC MAG, V22, P12, DOI 10.1109/MSP.2005.1458273
NR 21
TC 16
Z9 17
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2009
VL 55
IS 4
SI SI
BP 243
EP 254
DI 10.1016/j.sysarc.2009.01.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444DZ
UT WOS:000265962000005
DA 2024-07-18
ER

PT J
AU Mühlbach, S
   Wallner, S
AF Muehlbach, Sascha
   Wallner, Sebastian
TI Secure communication in microcomputer bus systems for embedded devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Secure bus systems; Embedded security; AMBA bus; Tree Parity Machines;
   Lightweight cryptography
ID NEURAL-NETWORKS
AB The protection of the microcomputer bus system in embedded devices is essential to prevent eavesdropping and the growing number of todays hardware hacking attacks. This contribution presents a hardware solution to ensure microcomputer bus systems via the Tree Parity Machine Rekeying Architecture (TPMRA). For this purpose a scalable TPMRA IP-core is designed and implemented in order to meet adaptability, low cost terms and variable bus performance requirements. It allows the authentication of different bus participants as well as the encryption of chip-to-chip buses from a single primitive. The solution is transparent and easy applicable to an arbitrary microcomputer bus system for embedded devices on the market. A proof of concept implementation shows the applicability of the TPMRA in the standardized Advanced Microprocessor Bus Architecture (AMBA) by implementing the IP-core extension into the peripheral AMBA bus-to-bus interface. It will be shown that the proposed solution is latency free and can be easy implemented into the AMBA bus interface bridge in order to protect the ARM bus system with a low hardware overhead considering all AMBA bus features. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Muehlbach, Sascha; Wallner, Sebastian] Tech Univ Hamburg, Inst Comp Technol, D-21073 Hamburg, Germany.
C3 Hamburg University of Technology
RP Mühlbach, S (corresponding author), Tech Univ Hamburg, Inst Comp Technol, Schwarzenbergstr 95, D-21073 Hamburg, Germany.
EM sascha.muehlbach@tu-harburg.de; wallner@tu-harburg.de
CR Alves T., 2004, TrustZone: Integrated Hardware and Software Security
   Anderson R., 1998, Security Protocols. 5th International Workshop Proceedings, P125, DOI 10.1007/BFb0028165
   ANDERSON R, 2001, LNCS, V2162
   [Anonymous], 1978, COMMUN ACM
   [Anonymous], CORECONNECT BUS ARCH
   *ARM, AMBA SPEC REV 2 0
   *ATMEL, AT91SAM7XC256 PREL S
   BATINA L, 2005, ENERGY PERFORMANCE A
   BEST RM, 1984, Patent No. 4465901
   BORNHOLDT S, 2003, THEORY INTERACTING N
   CARTER JL, 1979, J COMPUT SYST SCI, V18, P143, DOI 10.1016/0022-0000(79)90044-8
   *CAST INC, AEC COR
   *DALL SEM MAX, DS5002DS5240 DAT
   DIFFIE W, 1976, IEEE T INFORM THEORY, V22, P644, DOI 10.1109/TIT.1976.1055638
   Elbaz R, 2005, DES AUT TEST EUROPE, P40, DOI 10.1109/DATE.2005.170
   *ESTREAM PROJ, EUR NETW EXC CRYPT
   Gilmont T., 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium, P449, DOI 10.1109/EURMIC.1999.794507
   GOOD T, REV STREAM CIPHER CA
   Grand J, 2006, COMMUN ACM, V49, P44, DOI 10.1145/1132469.1132500
   HUANG A, 2002, KEEPING SECRETS HARD, P213
   Kanter I, 2002, EUROPHYS LETT, V57, P141, DOI 10.1209/epl/i2002-00552-9
   Kaps JP, 2005, IEEE T COMPUT, V54, P1484, DOI 10.1109/TC.2005.195
   KINZEL WG, 2002, ADV SOLID STATE PHYS, V42
   Koopman P, 2004, COMPUTER, V37, P95, DOI 10.1109/MC.2004.52
   Kuhn MG, 1998, IEEE T COMPUT, V47, P1153, DOI 10.1109/12.729797
   Metzler R, 2000, PHYS REV E, V62, P2555, DOI 10.1103/PhysRevE.62.2555
   Mislovaty R, 2002, PHYS REV E, V66, DOI 10.1103/PhysRevE.66.066102
   *OP, WISHBONE BUS REV B 3
   *PORTALPLAYER INC, PP5022 DAT
   RAVI S, 2004, SECURITY NEW DIMENSI, P753
   Ruttor A, 2007, PHYS REV E, V75, DOI 10.1103/PhysRevE.75.056104
   SABALLUS B, 2007, P 4 WORKSH MOB AD HO
   SUH GE, 2003, P 17 INT C SUP ICS 0
   Volkmer M, 2005, Sixteenth International Workshop on Database and Expert Systems Applications, Proceedings, P241, DOI 10.1109/DEXA.2005.18
   Volkmer M, 2005, IEEE T COMPUT, V54, P421, DOI 10.1109/TC.2005.70
   VOLKMER M, 2005, WORKSH RFID LIGHTW C, P102
   [No title captured]
   [No title captured]
NR 38
TC 15
Z9 17
U1 1
U2 21
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 11
SI SI
BP 1065
EP 1076
DI 10.1016/j.sysarc.2008.04.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 369QE
UT WOS:000260708200007
DA 2024-07-18
ER

PT J
AU Baldoni, R
   Hélary, JM
   Piergiovanni, ST
AF Baldoni, Roberto
   Helary, Jean-Michel
   Piergiovanni, Sara Tucci
TI A methodology to design arbitrary failure detectors for distributed
   protocols
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE failure detectors; arbitrary failures; adaptive fault tolerance;
   consensus; global data computation problem; distributed algorithms
ID CONSENSUS
AB Nowadays, there are many protocols able to cope with process crashes, but, unfortunately, a process crash represents only a particular faulty behavior. Handling tougher failures (e.g. sending omission failures, receive omission failures, arbitrary failures) is a real practical challenge due to malicious attacks or unexpected software errors. This is usually achieved either by changing, in an ad hoc manner, the code of a crash resilient protocol or by devising a new protocol from scratch. This paper proposes an alternative methodology to detect processes experiencing arbitrary failures. On this basis, it introduces the notions of liveness failure detector and safety failure detector as two independent software components. With this approach, the nature of failures experienced by processes becomes transparent to the protocol using the components. This methodology brings a few advantages: it makes possible to increase the resilience of a protocol designed in a crash failure context without changing its code by concentrating only on the design of a few well-specified components, and second, it clearly separates the task of designing the protocol from the task of detecting faulty processes, a methodological improvement. Finally, the feasibility of this approach is shown, by providing an implementation of liveness failure detectors and of safety failure detectors for two protocols: one solving the consensus, and the second solving the problem of global data computation. (c) 2007 Elsevier B.V. All rights reserved.
C1 [Baldoni, Roberto; Piergiovanni, Sara Tucci] Univ Roma La Sapienza, Dipartimento Informat & Sistemist Antonio Ruberti, Rome, Italy.
   [Helary, Jean-Michel] IRISA, F-35042 Rennes, France.
C3 Sapienza University Rome; Universite de Rennes
RP Baldoni, R (corresponding author), Univ Roma La Sapienza, Dipartimento Informat & Sistemist Antonio Ruberti, Via Ariosto 25, Rome, Italy.
EM baldoni@dis.uniroma1.it
RI Tucci Piergiovanni, Sara/H-5172-2013
OI Tucci Piergiovanni, Sara/0000-0001-9738-9021
FU Network of Excellence "RESIST"
FX The research has been partially supported by the Network of Excellence
   "RESIST".
CR [Anonymous], 1984, PODC
   BALDONI R, 2000, P DSN 2000, P283
   Ben-Or M., 1983, P 2 ANN ACM S PRINC, P27, DOI DOI 10.1145/800221.806707
   Cachin C, 2005, J CRYPTOL, V18, P219, DOI 10.1007/s00145-005-0318-0
   Canetti R., 1993, Proceedings of the Twenty-Fifth Annual ACM Symposium on the Theory of Computing, P42, DOI 10.1145/167088.167105
   Chandra TD, 1996, J ACM, V43, P225, DOI 10.1145/226643.226647
   Correia M, 2004, SYM REL DIST SYST, P174, DOI 10.1109/RELDIS.2004.1353018
   Delporte-Gallet C, 2003, IEEE T PARALL DISTR, V14, P909, DOI 10.1109/TPDS.2003.1233713
   Doudou A., 1998, Proceedings of the Seventeenth Annual ACM Symposium on Principles of Distributed Computing, DOI 10.1145/277697.277772
   Doudou A, 1999, LECT NOTES COMPUT SC, V1667, P71
   FISCHER MJ, 1985, J ACM, V32, P374, DOI 10.1145/3149.214121
   Hadzilacos V., 1993, DISTRIBUTED SYSTEMS, P97
   Hélary JM, 2000, IEEE T PARALL DISTR, V11, P897, DOI 10.1109/71.879773
   Hurfin M, 1999, DISTRIB COMPUT, V12, P209, DOI 10.1007/s004460050067
   KIHLSTROM K.P., 1997, Proceedings of the International Conference on Principles of Distributed Systems, P61
   Malkhi D, 1997, P IEEE CSFW, P116, DOI 10.1109/CSFW.1997.596799
   Mostéfaoui A, 1999, LECT NOTES COMPUT SC, V1693, P49
   NEIGER G, 1990, J ALGORITHM, V11, P374, DOI 10.1016/0196-6774(90)90019-B
   Neves NF, 2005, IEEE T PARALL DISTR, V16, P1120, DOI 10.1109/TPDS.2005.153
   POWELL D, 1992, P 22 INT S FAULT TOL, P386, DOI DOI 10.1109/FTCS.1992.243562
   RABIN MO, 1983, P 24 IEEE S FDN COMP, P403
   Raynal M., 2005, ACM SIGACT NEWS DIST, V36, P53
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Schiper A, 1997, DISTRIB COMPUT, V10, P149, DOI 10.1007/s004460050032
NR 24
TC 1
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2008
VL 54
IS 7
BP 619
EP 637
DI 10.1016/j.sysarc.2007.11.002
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347SE
UT WOS:000259160500001
DA 2024-07-18
ER

PT J
AU Ciordas, C
   Hansson, A
   Goossens, K
   Basten, T
AF Ciordas, Calin
   Hansson, Andreas
   Goossens, Kees
   Basten, Twan
TI A monitoring-aware network-on-chip design flow
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 9th EUROMICRO Conference on Digital System Design - Architectures,
   Methods and Tools
CY AUG 30-SEP 01, 2006
CL Cavtat, CROATIA
SP XILINX, ALDEC
DE run-time monitoring; network-on-chip; transaction monitoring; design
   flow
ID ARCHITECTURE
AB Networks-on-chip (NoC) are a scalable interconnect solution for systems oil chip and are rapidly becoming reality. Monitoring is a key enabler for debugging or performance analysis and quality-of-service techniques. The NoC design problem and the NoC monitoring problem cannot be treated in isolation. We propose a monitoring-aware NoC design flow able to take into account the monitoring requirements in general. We illustrate our flow with a debug driven monitoring case study of transaction monitoring. By treating the NoC design and monitoring problems in synergy, the area cost of monitoring can be limited to 3-20% in general. We also investigate run-time configuration options for the NoC monitoring system resulting in acceptable configuration times. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Ciordas, Calin] Eindhoven Univ Technol, Informat & Commun Syst Dept, NL-5600 MB Eindhoven, Netherlands.
   [Goossens, Kees] Philips Res Labs, Eindhoven, Netherlands.
   [Basten, Twan] Eindhoven Univ Technol, Dept Elect Engn, NL-5600 MB Eindhoven, Netherlands.
C3 Eindhoven University of Technology; Philips; Philips Research; Eindhoven
   University of Technology
RP Ciordas, C (corresponding author), Eindhoven Univ Technol, Informat & Commun Syst Dept, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM c.ciordas@tue.nl; m.a.hansson@tue.nl; kees.goossens@philips.com;
   a.a.basten@tue.nl
RI Basten, Twan/ABG-3430-2021
OI Basten, Twan/0000-0002-2274-7274
CR [Anonymous], P DES AUT TEST EUR C
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], P DES AUT C DAC
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   BJERREGAARD T, 2005, P DES AUT TEST EUR C
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Ciordas C, 2005, ACM T DES AUTOMAT EL, V10, P702, DOI 10.1145/1109118.1109126
   CIORDAS C, 2006, P INT S CIRC SYST IS
   CIORDAS C, 2006, P S IND EMB SYST IES
   CIORDAS C, 2006, P EUR S DIG SYST DES
   DALLOSSO M, 2003, P INT C COMP DES ICC
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   HANSSON A, 2005, INT C HARDW SOFTW CO
   HU J, 2003, DATE03
   Karim F, 2002, IEEE MICRO, V22, P36, DOI 10.1109/MM.2002.1044298
   MATTA I, 1998, IEEE INFOCOM, V3
   MILLBERG M, 2004, P INT C VLSI DES
   MOONEN A, 2005, GSPX
   MOUHOUB RB, 2006, IES
   MURALI S, 2006, P DES AUT TEST EUR C
   MURALI S, 2004, P DES AUT TEST EUR C
   NOLLET V, 2004, P DES AUT C DAC
   PASTRNAK M, 2006, INT S CONS EL
   PESTANA SG, 2004, P DES AUT TEST EUR C
   Radulescu A, 2005, IEEE T COMPUT AID D, V24, P4, DOI 10.1109/TCAD.2004.839493
   VANDENBRAND JW, 2006, 200600218 PHIL RES
   WINGARD D, 2004, INTERCONNECT CENTRIC, P367
   2002, PHILIPS SEMICONDUCTO
NR 29
TC 11
Z9 12
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR-APR
PY 2008
VL 54
IS 3-4
BP 397
EP 410
DI 10.1016/j.sysarc.2007.10.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 312XK
UT WOS:000256705500005
DA 2024-07-18
ER

PT J
AU Stuijk, S
   Basten, T
AF Stuijk, S.
   Basten, T.
TI Analyzing concurrency in streaming applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE streaming; task-level concurrency; multi-processing; concurrency
   measures; system-on-chip design
ID MODELS; DESIGN
AB We present a concurrency model that allows reasoning about concurrency in executable specifications of streaming applications. It provides measures for five different concurrency properties. The aim of the model is to provide insight into concurrency bottlenecks in an application. and to provide global direction when performing implementation-independent concurrency optimization. The model focuses on task-level concurrency. A concurrency optimization method and a prototype implementation of a supporting analysis tool have been. developed. We use the model and tool to optimize the concurrency in a number of multimedia applications. The results show that the concurrency model allows target-architecture-independent concurrency optimization. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Stuijk, S.; Basten, T.] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Stuijk, S (corresponding author), Eindhoven Univ Technol, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM s.stuijk@tuc.nl; a.a.basten@tue.nl
RI Stuijk, Sander/S-8565-2019; Basten, Twan/ABG-3430-2021
OI Stuijk, Sander/0000-0002-2518-6847; Basten, Twan/0000-0002-2274-7274
CR [Anonymous], 1974, PROC IFIP C 74
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Commoner F., 1971, Journal of Computer and System Sciences, V5, P511, DOI 10.1016/S0022-0000(71)80013-2
   de Kock EA, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P68, DOI 10.1109/ISSS.2002.1227154
   de Kock EA, 2000, DES AUT CON, P402
   Erbas C, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P182, DOI 10.1109/CODESS.2003.1275280
   Gries M, 2004, INTEGRATION, V38, P131, DOI 10.1016/j.vlsi.2004.06.001
   HELOUET L, 2000, SAM2000, P46
   ITU, 1992, ITU T RECOMM T
   JOHNSON KT, 1993, COMPUTER, V26, P20, DOI 10.1109/2.241423
   Kahn Gilles, 1977, Information Processing, P993
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kienhuis B., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P13, DOI 10.1109/HSC.2000.843699
   Kung S.Y., 1998, VLSI Array Processors
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Lieverse P, 2001, J VLSI SIG PROC SYST, V29, P197, DOI 10.1023/A:1012231429554
   Mazzeo A, 1998, CONCURRENCY-PRACT EX, V10, P285, DOI 10.1002/(SICI)1096-9128(19980410)10:4<285::AID-CPE315>3.0.CO;2-P
   Mihal A, 2003, NETWORKS ON CHIP, P39
   MOHANTY S, 2000, C LANG COMP TOOLS EM, P18
   PIMENTEL AD, 2000, P PROGR WORKSH EMB S, P53
   PRATT V, 1986, INT J PARALLEL PROG, V15, P33, DOI 10.1007/BF01379149
   RAVINDRAN K, 1993, ICDCS 93 INT C DISTR, P66
   RAYNAL M, 1992, 12 INT C DISTR COMP, P700
   Skillicorn DB, 1998, ACM COMPUT SURV, V30, P123, DOI 10.1145/280277.280278
   STAHL R, 2003, INT WORKSH SOFTW COM, P313
   Stravers P, 2001, 2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, P184, DOI 10.1109/VTSA.2001.934515
   Thoen Filip, 2000, MODELING VERIFICATIO
NR 30
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 124
EP 144
DI 10.1016/j.sysarc.2007.05.002
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400010
OA Green Published
DA 2024-07-18
ER

PT J
AU Gu, HX
   Zhang, J
   Wang, K
   Liu, ZJ
   Kang, GC
AF Gu, Huaxi
   Zhang, Jie
   Wang, Kun
   Liu, Zengji
   Kang, Guochang
TI Enhanced fault tolerant routing algorithms using a concept of "balanced
   ring"
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE fault tolerant routing algorithms; balanced ring; mesh; torus;
   performance evaluation
ID TORUS NETWORKS; COMMUNICATION
AB Fault rings can be used to guide messages bypass faulty nodes/links in a fault tolerant interconnection network. However, nodes on the fault ring become hot spots, thus causing uneven distribution of the traffic loads. To avoid such traffic congestion, a concept of the balanced ring is proposed in this paper. The proposed balanced ring, defined as concentric rings of a given fault ring, can be applied to the fault tolerant routing algorithms for mesh and torus topologies. By properly guiding messages to route on the balanced ring and the fault ring, more balanced link utilization and greatly reduced traffic congestion can be achieved on a fault tolerant network. Methods of applying the balanced ring concept to some published fault tolerant routing algorithms are discussed. Proof of deadlock and livelock freedom is also presented. The use of balanced ring does not need to add new virtual channels. The performance of two routing algorithms with and without the balanced ring is simulated and evaluated. The results indicate that routing algorithms with the balanced rings constantly yield larger throughput and smaller latency than those without. (C) 2007 Elsevier B.V. All rights reserved.
C1 Xidian Univ, State Key Lab ISN, Xian 710071, Peoples R China.
   Univ Bedfordshire, Dept Comp & Informat Syst, Luton LU1 3JU, Beds, England.
   Xidian Univ, Sch Comp Sci, Xian 710071, Peoples R China.
C3 Xidian University; University of Bedfordshire; Xidian University
RP Gu, HX (corresponding author), Xidian Univ, State Key Lab ISN, Xian 710071, Peoples R China.
EM hxgu@xidian.edu.cn; jie.zhang@beds.ac.uk; kwang@mail.xidian.edu.cn
RI Zhang, Jiliang/W-3185-2019
OI Zhang, Jiliang/0000-0003-3750-6841; Zhang, Jie/0000-0002-3354-0690; Gu,
   Huaxi/0000-0002-6409-2229
CR Adiga NR, 2005, IBM J RES DEV, V49, P265, DOI 10.1147/rd.492.0265
   BOPPANA RV, 1995, IEEE T COMPUT, V44, P848, DOI 10.1109/12.392844
   Chalasani S, 1997, IEEE T COMPUT, V46, P616, DOI 10.1109/12.589238
   CHALASANI S, 1994, P 8 INT C SUP JUL, P146
   CHIEN AA, 1992, ACM COMP AR, V20, P268, DOI 10.1145/146628.140383
   DALLY WJ, 2000, SCALABLE SWITCHING F
   Duato J., 2003, Interconnection networks
   Gu HX, 2005, LECT NOTES COMPUT SC, V3420, P826
   KERMANI P, 1979, COMPUT NETWORKS ISDN, V3, P267, DOI 10.1016/0376-5075(79)90032-1
   Kim SP, 1998, IEICE T INF SYST, VE81D, P1064
   *OPNET TECHN INC, 2007, OPNET MOD DOC
   Pfister G., 2001, INTRO INFINIBAND ARC
   Shih JD, 2003, IEE P-COMPUT DIG T, V150, P29, DOI 10.1049/ip-cdt:20030062
   Shih JD, 2003, INFORM PROCESS LETT, V88, P271, DOI [10.1016/j.ipl.2003.09.005, 10.1016/j.ip1.2003.09.005]
   Wu J, 2003, IEEE T COMPUT, V52, P1154, DOI 10.1109/TC.2003.1228511
   Zhou JP, 2004, PARALLEL COMPUT, V30, P423, DOI 10.1016/j.parco.2004.01.001
   ZHOU JP, 2001, 15 ANN INT PAR DISTR, P56
NR 17
TC 3
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2007
VL 53
IS 12
BP 902
EP 912
DI 10.1016/j.sysarc.2007.03.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 223FB
UT WOS:000250353900002
DA 2024-07-18
ER

PT J
AU Jyotheswar, J
   Mahapatra, S
AF Jyotheswar, J.
   Mahapatra, Sudipta
TI Efficient FPGA implementation of DWT and modified SPIHT for lossless
   image compression
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE medical image compression; wavelet transform; SPIHT; lifting scheme;
   PSNR
ID WAVELET TRANSFORM; ARCHITECTURE; DISCRETE
AB In this paper, we present an implementation of the image compression technique set partitioning in hierarchical trees (SPIHT) in programmable hardware. The lifting based Discrete Wavelet Transform (DWT) architecture has been selected for exploiting the correlation among the image pixels. In addition, we provide a study on what storage elements are required for the wavelet coefficients. A modified SPIHT (Set Partitioning in Hierarchical Trees) algorithm is presented for encoding the wavelet coefficients. The modifications include a simplification of coefficient scanning process, use of a I-D addressing method instead of the original 2-D arrangement for wavelet coefficients and a fixed memory allocation for the data lists instead of the dynamic allocation required in the original SPIHT. The proposed algorithm has been illustrated on both the 2-D Lena image and a 3-D MRI data set and is found to achieve appreciable compression with a high peak-signal-to-noise ratio (PSNR). (c) 2006 Elsevier B.V. All rights reserved.
C1 Indian Inst Technol Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Jyotheswar, J (corresponding author), Indian Inst Technol Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
EM Jyothish.J@gmail.com; Sudipta@ece.iitkgp.ernet.in
CR Andra K, 2002, IEEE T SIGNAL PROCES, V50, P966, DOI 10.1109/78.992147
   Barua S, 2005, INTEGRATION, V38, P341, DOI 10.1016/j.vlsi.2004.07.010
   CHAKRABARTI C, 1995, IEEE T SIGNAL PROCES, V43, P759, DOI 10.1109/78.370630
   Kim Y, 1999, PROC SPIE, V3808, P305, DOI 10.1117/12.365842
   Parhi K. K., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P191, DOI 10.1109/92.238416
   RITTER J, SPIHT IMPLEMENTED XC
   Said A, 1996, IEEE T CIRC SYST VID, V6, P243, DOI 10.1109/76.499834
   Sayood K, 2017, Introduction to data compression
   Taubman D, 2000, IEEE T IMAGE PROCESS, V9, P1158, DOI 10.1109/83.847830
   Wang J, 1996, IEEE T MED IMAGING, V15, P547, DOI 10.1109/42.511757
   WANG J, 1995, P SOC PHOTO-OPT INS, V2431, P162, DOI 10.1117/12.207610
   WHEELER FW, 2000, INT C AC SPEECH SIGN
   Zervas ND, 2001, IEEE T CIRC SYST VID, V11, P1246, DOI 10.1109/76.974679
NR 13
TC 30
Z9 32
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2007
VL 53
IS 7
BP 369
EP 378
DI 10.1016/j.sysarc.2006.11.009
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 184NY
UT WOS:000247649900003
DA 2024-07-18
ER

PT J
AU Li, L
   Xue, JL
AF Li, an Li
   Xue, Jingling
TI Trace-based leakage energy optimisations at link time
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE energy optimisation; leakage energy optimisation; energy-aware compiler;
   link-time optimisation; trace; region; static binary translation;
   profile-guided optimisation
AB Energy-aware compilers are becoming increasingly important for embedded systems due to the need to meet a variety of design constraints on time, code size and power consumption. This paper introduces for the first time a trace-based, link-time compiler framework on binaries for embedded systems and evaluates its potential benefits in supporting energy optimisations, especially those that exploit the interaction between compilers and architecture. We present two algorithms for reducing leakage energy in functional units and data caches, respectively. Both algorithms work uniformly at the granularity of optimisation regions that are formed by the hot traces of a program. Our experimental results using Mediabench benchmarks show that good leakage energy, savings can be achieved at the cost of some small performance and code size penalties. Furthermore, by varying the granularity of optimisation regions, which is a tunable parameter, embedded application programmers can make the tradeoffs between energy savings and these associated costs. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ New S Wales, Sch Engn & Comp Sci, Sydney, NSW 2052, Australia.
C3 University of New South Wales Sydney
RP Xue, JL (corresponding author), Univ New S Wales, Sch Engn & Comp Sci, Sydney, NSW 2052, Australia.
EM jxue@cse.unsw.edu.au
RI Xue, Jingling/AAE-1991-2020
OI Xue, Jingling/0000-0003-0380-3506
CR Bala V, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/358438.349303
   Borkar S, 1999, IEEE MICRO, V19, P23, DOI 10.1109/40.782564
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   Chandrakasan A, 2001, DESIGN HIGH PERFORMA
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Detlefs D, 1999, LECT NOTES COMPUT SC, V1628, P258
   FISHER J, 1981, P IEEE T COMP, P478
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Gebotys CH, 1997, DES AUT CON, P435, DOI 10.1145/266021.266192
   Hank R. E., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P158, DOI 10.1109/MICRO.1995.476823
   Kadayif I, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P436, DOI 10.1109/DATE.2002.998310
   Kandemir M, 2000, DES AUT CON, P304, DOI 10.1145/337292.337425
   KIM HS, 2003, ACM SIGPLAN 03 C LAN, P275
   Kim NS, 2002, INT SYMP MICROARCH, P219, DOI 10.1109/MICRO.2002.1176252
   KULKARNI P, 2003, ACM SIGPLAN C LANG C, P12
   Lee KH, 2000, ASIAN AUSTRAL J ANIM, V13, P55
   LI L, 2004, LCTES 04 P 2004 ACM, P95
   LORENZ M, 2002, ACM SIGPLAN 02 C LAN, P94
   Mahlke S.A., 1992, Proceedings of the 25th Annual International Symposium on Microarchitecture, MICRO 25, P45, DOI [10.1109/MICRO.1992.696999, DOI 10.1109/MICRO.1992.696999]
   MUTH R, 1999, THESIS U ARIZONA
   Rele S, 2002, LECT NOTES COMPUT SC, V2304, P261
   SAPUTRA H, 2002, ACM SIGPLAN 02 C LAN, P2
   UNG D, 2000, ACM SIGPLAN WORKSH D, P41
   WEHMEYER L, P IEEE T COMP AID DE, P20
   XIE F, 2003, ACM SIGPLAN 03 C PRO, P49
   Zhang W, 2004, IEEE COMP SOC ANN, P305, DOI 10.1109/ISVLSI.2004.1339566
   ZHAO M, 2003, ACM SIGPLAN 03 C LAN, P1
NR 27
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2007
VL 53
IS 1
BP 1
EP 20
DI 10.1016/j.sysarc.2006.05.002
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 130TY
UT WOS:000243823100001
OA Bronze
DA 2024-07-18
ER

PT J
AU Tse, ESF
AF Tse, ESF
TI Switch fabric design for high performance IP routers: A survey
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE IP router; switch fabric; hardware architecture; hardware scalability;
   bi-directional hardware reconfigurability
ID MULTISTAGE INTERCONNECTION NETWORKS; ARY N-CUBES; MICROPROCESSOR
AB Traditionally, besides vendor product descriptions on high performance Internet Protocol (IP) router hardware (HW) architectures, materials on this subject area seldom appear in research literature. Recently, we introduced an architectural concept of HW scalability and bi-directional HW reconfigurability for high performance IP routers. Application of these two conceptual attributes enables router HW flexibility to adapt to today's IP network environment with rapid changes in capacity and traffic characteristics. We analyzed 10 switch fabrics (SFs), selected and also presented brief survey of HW architectural techniques that enable the attributes for three candidates that can serve such a router. In this paper, we present a full survey of these 10 SFs. The intention is to provide background reference material on an area not yet frequently visited in formal literature. (c) 2005 Elsevier B.V. All rights reserved.
C1 AT&T Labs, Middletown, NJ 07748 USA.
C3 AT&T
RP Tse, ESF (corresponding author), AT&T Labs, Room D5 3A-34,200 Laurel Ave, Middletown, NJ 07748 USA.
EM estagau@yahoo.com
CR AGARWAL A, 1991, IEEE T PARALLEL DIST, V2
   AGRAWAL D, 1987, COMPUTER         JUN, P14
   AHMADI H, 1989, IEEE J SEL AREA COMM, V7, P1091, DOI 10.1109/49.44557
   ALIMUDDIN M, 1997, P 2 IEEE INT WOKSH B, P169
   AMANO H, 2000, SURVEY REPORT HIGH P, P55
   ANAN M, 2000, P IEEE IPCCC 00, P295
   *ARCH BRIEFS BIGIR, FOUNDR NETW
   AWAN A, 2004, CAN C EL COMP ENG MA, V2, P1045
   AWDEH RY, 1995, COMPUT NETWORKS ISDN, V27, P1567, DOI 10.1016/0169-7552(94)00081-4
   BATCHER KE, P 1976 INT C PAR PRO, P65
   BATCHER KE, 1974, P AM FED INFORMATION, V43, P405
   Berge C., 1973, Graphs and Hypergraphs
   BUBENIK RG, 1989, IEEE T COMMUN, V37, P60, DOI 10.1109/26.21655
   CHANG CY, P GLOB 94
   Chen JF, 2002, 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, P782, DOI 10.1109/ICCCAS.2002.1180729
   CHEN X, 1991, INT J DIGITAL ANALOG, V4, P33
   CHILA G, 1988, IEEE T COMP, V37
   CROWTHER W, P ICPP 85, P531
   Dally W. J., 1992, Computing Systems in Engineering, V3, P7, DOI 10.1016/0956-0521(92)90089-2
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   DALLY WJ, 1990, IEEE T COMPUT, V39, P775, DOI 10.1109/12.53599
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Dias D. M., 1989, P 1989 INT C PAR PRO, V1, P9
   DIAS DM, 1984, P IEEE GLOBECOM 84, P114
   DIAS DM, 1981, COMPUTER         DEC, P43
   Duato J., 1991, Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing (Cat. No.91TH0396-2), P840, DOI 10.1109/SPDP.1991.218233
   DUATO J, 1996, P EUR C PAR PROC EUR, V1, P205
   Duato J., 1997, INTERCONNECTION NETW
   Duato Jos, 1993, IEEE T PARALLEL DIST, V4
   *EL INT OPT KEYH, 2001, TER ROUT PLUR TER CO
   ENDO N, 1993, IEEE T COMMUN, V41, P237, DOI 10.1109/26.212382
   Fan CC, 2000, IEEE T COMPUT, V49, P998, DOI 10.1109/12.869334
   Fan Li-jun, 2003, Journal of Northeastern University (Natural Science), V24, P735
   FENDICK K, BELL LABS TECHNICAL, P10
   FENG TY, 1981, COMPUTER, V14, P12, DOI 10.1109/C-M.1981.220290
   Goke L.R., 1973, P 1 ANN COMPUTER ARC, P21, DOI [10.1145/800123.803967, DOI 10.1145/800123.803967]
   GOLI P, INFOCOM 92, P426
   GOTTLIEB A, 1983, IEEE T COMPUT, V32, P175, DOI 10.1109/TC.1983.1676201
   GUERIN R, 1997, 20892 RC IBM
   GUO Y, 1999, P ISCA 12 INT C PAR, P500
   HAYES JF, 1991, IEEE T COMMUN, V39, P581, DOI 10.1109/26.81747
   HLUCHYJ MG, 1988, IEEE J SEL AREA COMM, V6, P1587, DOI 10.1109/49.12886
   HO WS, 1989, 1989 P INT C PAR PRO, V1, P14
   HOU G, 2000, P INT S PAR ARCH ALG, P260
   HUI J, 1987, IEEE J SEL AREA COMM, V5, P264
   HUI JY, 1994, IEEE T COMMUN, V42, P723, DOI 10.1109/TCOMM.1994.577101
   ILIADIS I, P ICC 90
   Jeong GJ, 2002, 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, P37, DOI 10.1109/APASIC.2002.1031526
   JONG A, 2003, IEEE INT C COMM MAY, V3, P1892
   KAROL MJ, 1987, IEEE T COMMUN, V35, P1347, DOI 10.1109/TCOM.1987.1096719
   KESSLER R, 1993, CRAY T3D NEW DIMENSI
   KIM HS, 1990, IEEE T COMMUN, V38, P648, DOI 10.1109/26.54978
   KIM JH, 1996, P COMP ARCH NEWS US, V24, P226
   KONSTANTINIDOU S, 1994, IEEE T COMPUT, V43, P1386, DOI 10.1109/12.338098
   KRUSKAL CP, 1983, IEEE T COMPUT, V32, P1091, DOI 10.1109/TC.1983.1676169
   KUMAR M, 1986, IEEE T COMPUT, V35, P573, DOI 10.1109/TC.1986.5009435
   KUMAR M, 1986, P 1986 INT C PAR PRO
   KUMAR VP, 1990, P INT C PAR PROC, P621
   KUMAR VP, 1991, IEEE T RELIABIL, V40
   KUWAHARA H, 1989, P ICC 89, P118
   LAGMAN A, 1994, PROCEEDINGS OF THE SCALABLE HIGH-PERFORMANCE COMPUTING CONFERENCE, P642, DOI 10.1109/SHPCC.1994.296702
   LANG T, 1976, IEEE T COMPUT, V25, P55, DOI 10.1109/TC.1976.5009205
   LANG T, 1990, J PARALLEL DISTR COM, V10, P55, DOI 10.1016/0743-7315(90)90006-B
   LAWRIE DH, 1975, IEEE T COMPUT, V24, P1145, DOI 10.1109/T-C.1975.224157
   LEA CTA, 1986, IEEE T COMPUT, V35, P1025, DOI 10.1109/TC.1986.1676710
   LEE KY, 1990, IEEE T COMPUT, V39, P966, DOI 10.1109/12.55700
   Lee R., 1985, Computer Architecture News, V13, P15, DOI 10.1145/381757.381759
   LI W, 2003, P 17 INT C ADV INF N, P756
   LIU M, 2004, P IEEE INT C NETW SE, V1, P117
   LIU X, 1994, GLOBAL TELECOMMUNICA, V1, P458
   Loucif S, 2000, J SYST ARCHITECT, V46, P1103, DOI 10.1016/S1383-7621(00)00012-6
   LOUCIF S, 2002, J SYST ARCHIT, V47
   *LUC TECHN, 2000, GRF MULT ROUT
   Mackenzie L, 2000, INT J HIGH PERFORM C, V14, P252, DOI 10.1177/109434200001400307
   MACKENZIE LM, 1991, 119R19 LM2 U GLASG C
   MCDONALD W, 1978, P COMPSAC, V78, P346
   MCKEOWN N, FAST SWITCHED BACKPL
   MCKEOWN N, 1997, P 35 ANN ALL C COMM
   McMillen R. J., 1984, IEEE Global Telecommunications Conference, GLOBECOM '84 Conference Record. `Communications in the Information Age' (Cat. No. 84CH2064-4), P105
   MUDGE TN, 1987, COMPUTER, V20, P42, DOI 10.1109/MC.1987.1663590
   NUGENT SF, 1988, P C HYP CONC COMP AP, V1, P51, DOI DOI 10.1145/62297.62305
   Oie Y., 1990, Proceedings IEEE INFOCOM '90. The Conference on Computer Communications. Ninth Annual Joint Conference of the IEEE Computer and Communication Societies. The Multiple Facets of Integration (Cat. No.90CH2826-5), P1242, DOI 10.1109/INFCOM.1990.91380
   ONVURAL RO, 1994, ASYNCHRONOUS TRANSFE
   OuldKhaoua M, 1996, COMPUT J, V39, P232, DOI 10.1093/comjnl/39.3.232
   OULDKHAOUA M, 1994, THESIS GLASGOW U
   OULDKHAOUA M, 2001, IEEE T PARALLEL DIST, V12
   OULDKHAOUA M, 1996 IEEE 2 INT C AL, P256
   PADMANABHAN K, 1983, IEEE T COMPUT, V32, P1099, DOI 10.1109/TC.1983.1676170
   Park J, 1997, IEEE INFOCOM SER, P939, DOI 10.1109/INFCOM.1997.631031
   PARK JH, 1995, P 7 IEEE S PAR DISTR, P702
   PATEL JH, 1981, IEEE T COMPUT, V30, P771, DOI 10.1109/TC.1981.1675695
   PEASE MC, 1977, IEEE T COMPUT, V26, P458, DOI 10.1109/TC.1977.1674863
   Perdue DB, 1997, J SYST ARCHITECT, V42, P665, DOI 10.1016/S1383-7621(96)00069-0
   PETERSON C, 1991, IEEE MICRO, V11, P26, DOI 10.1109/40.87568
   PETERSON J, 1991, P ITC 13, P659
   Petrini F, 1997, IPPS PROC, P589, DOI 10.1109/IPPS.1997.580961
   PFISTER GF, 1985, IEEE T COMPUT, V34, P943, DOI 10.1109/TC.1985.6312198
   Prabhakar B, 1997, IEEE J SEL AREA COMM, V15, P855, DOI 10.1109/49.594847
   PRABHAKAR B, CSLTR97738 STANF U
   Rai S., 1990, Twenty-Second Southeastern Symposium on System Theory (Cat. No.90TH0301-2), P319, DOI 10.1109/SSST.1990.138163
   RAJU N, 1996, ASET SIMULATOR TOOLK
   Raju NN, 1998, COMPUT SYST SCI ENG, V13, P359
   SAAD Y, 1985, YALEUDCSRR389
   SAKURAI Y, 1990, HITACHI REV, V40, P193
   Sarbazi-Azad H, 2001, IEEE T COMPUT, V50, P623, DOI 10.1109/12.936230
   Sarbazi-Azad H, 2001, PERFORM EVALUATION, V43, P165, DOI 10.1016/S0166-5316(00)00049-3
   SCOTT S, 1991, HOT INTERCONNECTS, V4
   Scott S. L., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P385, DOI 10.1109/71.80178
   SCOTT SL, 1989, P 16 ANN INT S COMP, P167
   Segkhoonthod S, 1997, ELECTRON LETT, V33, P1289, DOI 10.1049/el:19970865
   SEITZ C, 1984, IEEE T COMP, V33
   SEITZ CL, 1985, COMMUN ACM, V28, P22, DOI 10.1145/2465.2467
   Serpanos DN, 2000, ATM 2000: PROCEEDINGS OF THE IEEE CONFERENCE 2000 ON HIGH PERFORMANCE SWITCHING AND ROUTING, P65, DOI 10.1109/HPSR.2000.856648
   Sharif H, 1997, COMPUT COMMUN, V20, P1089, DOI 10.1016/S0140-3664(97)00093-5
   Sharma NK, 1996, 1996 IEEE SECOND INTERNATIONAL CONFERENCE ON ALGORITHMS & ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP'96, PROCEEDINGS OF, P138, DOI 10.1109/ICAPP.1996.562868
   Siegel H.J., 1990, INTERCONNECTION NETW, V2
   Siegel H.J., 1985, INTERCONNECTION NETW
   SIEGEL HJ, 1981, IEEE T COMPUT    DEC
   Somani AK, 1998, IEEE T RELIAB, V47, P19, DOI 10.1109/24.690890
   Su C, 1993, P INT C PAR PROC, P175
   SZYMANSKI T, 1995, J PARALLEL DISTR COM, V26, P1, DOI 10.1006/jpdc.1995.1043
   TAGLE PU, 1995, CONFERENCE PROCEEDINGS OF THE 1995 IEEE FOURTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, P599, DOI 10.1109/PCCC.1995.472432
   Takagi S, 1998, ICAATM'98: 1998 1ST IEEE INTERNATIONAL CONFERENCE ON ATM, P155, DOI 10.1109/ICATM.1998.688172
   TANABE N, 1991, P INT C PAR PROC, P509
   TOBAGI FA, 1990, P IEEE, V78, P133, DOI 10.1109/5.52203
   Tse ESH, 2004, J SYST ARCHITECT, V50, P35, DOI 10.1016/j.sysarc.2003.07.001
   Turner J. S., 1986, Proceedings of IEEE INFOCOM '86. Fifth Annual Conference on `Computers and Communications Integration Design, Analysis, Management' (Cat. No.86CH2284-8), P667
   TZENG N, 1989, P 1989 INT C PAR PRO
   TZENG NF, 1988, IEEE T COMPUT, V37, P458, DOI 10.1109/12.2191
   TZENG NF, 1991, J PARALLEL DISTR COM, V12, P107, DOI 10.1016/0743-7315(91)90015-2
   Tzeng NF, 2004, IEEE T PARALL DISTR, V15, P304, DOI 10.1109/TPDS.2004.1271180
   VENKATESAN R, 1992, P IEEE INT C COMMUN, P912
   WANG MC, 1995, IEEE T PARALL DISTR, V6, P252, DOI 10.1109/71.372775
   Wang W, 2002, P AMER CONTR CONF, V1-6, P352, DOI 10.1109/ACC.2002.1024829
   WIDJAJA I, 1999, IEEE JSAC, V17
   WITTIE LD, 1981, IEEE T COMPUT, V30, P265, DOI 10.1109/TC.1981.1675774
   WU AY, 1985, J PARALLEL DISTR COM, V2, P238, DOI 10.1016/0743-7315(85)90026-7
   WU CL, 1980, IEEE T COMPUT, V29, P694, DOI 10.1109/TC.1980.1675651
   Wu J, 1999, IEEE T RELIAB, V48, P247, DOI 10.1109/24.799848
   Yang CS, 1996, 1996 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P404, DOI 10.1109/ICPADS.1996.517588
   YANTCHEV J, 1989, IEE PROC-E, V136, P178, DOI 10.1049/ip-e.1989.0025
   YEW PC, 1987, IEEE T COMPUT, V36, P388, DOI 10.1109/TC.1987.1676921
   ZHOU Y, 1996, J COMPUT SCI TECHNOL, V11
   ZHU X, 2002, IEEE 2002 INT C COMM, V1, P777
NR 144
TC 2
Z9 3
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-NOV
PY 2005
VL 51
IS 10-11
BP 571
EP 601
DI 10.1016/j.sysarc.2004.12.005
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 974HK
UT WOS:000232581900001
DA 2024-07-18
ER

PT J
AU Yang, J
   Yu, J
   Zhang, YT
AF Yang, J
   Yu, J
   Zhang, YT
TI A low energy cache design for multimedia applications exploiting set
   access locality
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE low power design; cache; set buffer; multimedia
AB An architectural technique is proposed to reduce power dissipation in conventional caches. Our technique is based on the observation of cache access locality: current access is likely to touch the same cache set including the tags as the last access. We show that considerable amount of power driving the cache tag and data banks can be saved if this cache access locality is fully exploited. This is achieved through buffering and accessing the last accessed cache set instead of driving the tag and data banks. Unlikely previous designs, our technique does not incur performance degradation. Experimental results carried out on 8 KB/16 KB/32 KB data and instruction caches have respectively shown 31%/35%/36% and 51%/58%/66% power savings. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Calif Riverside, Comp Sci & Engn Dept, Riverside, CA 92521 USA.
   Univ Texas, Dept Comp Sci, Richardson, TX 75083 USA.
C3 University of California System; University of California Riverside;
   University of Texas System; University of Texas Dallas
RP Yang, J (corresponding author), Univ Calif Riverside, Comp Sci & Engn Dept, Riverside, CA 92521 USA.
EM junyang@cs.ucr.edu
OI Yang, Jun/0000-0001-8372-6541
CR Albonesi David., 2000, J INSTRUCTION LEVEL, V2
   ALLARM M, 2000, ACM IEEE INT S LOW P, P155
   Burger D, 1997, 1342 U WISC MAD COMP
   Calder B, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P244, DOI 10.1109/HPCA.1996.501190
   Canal R, 2000, INT SYMP MICROARCH, P181, DOI 10.1109/MICRO.2000.898069
   GHOSE K, 1999, ACM IEEE INT S LOW P, P70
   Heo S, 2002, CONF PROC INT SYMP C, P137, DOI 10.1109/ISCA.2002.1003571
   HUANG M, 2001, ACM IEEE INT S LOW P, P10
   INOUE K, 2002, ACM IEEE INT S LOW P, P148
   JOUPPI NP, 1994, 935 COMP W RES LAB
   Kin J, 1997, INT SYMP MICROARCH, P184, DOI 10.1109/MICRO.1997.645809
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Llopis RP, 1996, 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, P341, DOI 10.1109/LPE.1996.547536
   MONTENARO J, 1996, INT SOL STAT CIRC C
   MOSHNYAGA VG, 2002, ACM IEEE INT S LOW P, P142
   Patterson DavidA., 1996, Computer architecture: a quantitative approach, V2nd
   Powell MD, 2001, INT SYMP MICROARCH, P54, DOI 10.1109/MICRO.2001.991105
   Ranganathan P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P214, DOI [10.1145/342001.339685, 10.1109/ISCA.2000.854392]
   Su C.-L., 1995, P 1995 INT S LOW POW, P63
   Unsal OS, 2001, INT SYMP MICROARCH, P274, DOI 10.1109/MICRO.2001.991125
   Usami K, 1998, IEEE J SOLID-ST CIRC, V33, P463, DOI 10.1109/4.661212
   YANG J, 2003, ACM IEEE INT S LOW P, P270
NR 22
TC 6
Z9 6
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-NOV
PY 2005
VL 51
IS 10-11
BP 653
EP 664
DI 10.1016/j.sysarc.2005.02.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 974HK
UT WOS:000232581900005
DA 2024-07-18
ER

PT J
AU Sabade, SS
   Walker, DMH
AF Sabade, SS
   Walker, DMH
TI <i>I</i><sub>DDQ</sub> data analysis using neighbor current ratios
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE I-DDQ testing; current ratios; spatial correlation
ID DIE
AB I-DDQ test loses its effectiveness for deep sub-micron chips since it cannot distinguish between faulty and fault-free currents. The concept of current ratios, in which the ratio of maximum to minimum I-DDQ is used to screen faulty chips, has been previously proposed. However, it is incapable of screening some defects. The neighboring chips on a wafer have similar fault-free properties and are correlated. In this paper, the use of spatial correlation in combination with current ratios is investigated. By differentiating chips based on their non-conformance to local I-DDQ variation, outliers are identified. The analysis of SEMATECH test data is presented. (C) 2003 Elsevier B.V. All rights reserved.
C1 Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Walker, DMH (corresponding author), Texas A&M Univ, Dept Comp Sci, MS 3112, College Stn, TX 77843 USA.
EM sagars@cs.tamu.edu; walker@cs.tamu.edu
RI Walker, Duncan/Q-9781-2019
CR Daasch WR, 2001, INT TEST CONF P, P92, DOI 10.1109/TEST.2001.966622
   Daasch WR, 2000, INT TEST CONF P, P189, DOI 10.1109/TEST.2000.894206
   Gattiker AE, 1997, INT TEST CONF P, P156, DOI 10.1109/TEST.1997.639608
   *ITRS, 2001, SEM IND ASS
   Keshavarzi A, 2000, INT TEST CONF P, P1051, DOI 10.1109/TEST.2000.894318
   KESHAVARZI A, 1999, 8 NASA S VLSI DES IE
   Kundu S, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P150, DOI 10.1109/ATS.1998.741606
   Maxwell P., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P738, DOI 10.1109/TEST.1999.805803
   Miller RB, 2001, INT TEST CONF P, P1118, DOI 10.1109/TEST.2001.966738
   Nigh P, 1997, INT TEST CONF P, P1037, DOI 10.1109/TEST.1997.639727
   Sabade S, 2001, INT TEST CONF P, P82, DOI 10.1109/TEST.2001.966621
   SABADE S, 2002, IEEE INT WORKSH DEF, P47
   Singh AD, 1997, INT TEST CONF P, P362, DOI 10.1109/TEST.1997.639638
   Szekely V, 1997, ELECTRON LETT, V33, P2117, DOI 10.1049/el:19971406
   Thibeault C., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P714, DOI 10.1109/TEST.1999.805800
   Williams TW, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P786, DOI 10.1109/TEST.1996.557138
NR 16
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2004
VL 50
IS 5
BP 287
EP 294
DI 10.1016/j.sysarc.2003.08.013
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 821VK
UT WOS:000221490900007
DA 2024-07-18
ER

PT J
AU Jana, PK
AF Jana, PK
TI Multi-mesh of trees with its parallel algorithms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE mesh of trees; multi-mesh; bisection width; decomposition; communication
   algorithms; Lagrange's interpolation; Durand-Kerner method; Ehrlich
   method; matrix multiplication; DFT computation; sorting
AB In recent years the multi-mesh network [Proceedings of the Ninth International Parallel Processing Symposium, Santa Barbara. CA, April 25-28, 1995, 17; IEEE Trans. on Comput. 68 (5) (1999) 536] has created a lot of interests among the researchers for its efficient topological properties. Several parallel algorithms for various trivial and nontrivial problems have been mapped on this network. However. because of its O(n) diameter, a large class of algorithms that involves frequent data broadcast in a row or in a column or between the diametrically opposite processors, requires O(n) time on an n x n multi-mesh. In search of faster algorithms, we introduce, in this paper, a new network topology. called multi-mesh of trees. This network is built around the multi-mesh network and the mesh of trees. As a result it can perform as efficiently as a multi-mesh network and also as efficiently as a mesh of trees. Several topological properties. including number of links, diameter, bisection width and decomposition are discussed. We present the parallel algorithms for finding sum of n(4) elements and the n(2)-point Lagrange interpolation both in O(log n)(1) time. The solution of n(2)-degree polynomial equation, n(2)-point DFT computation and sorting of n elements are all shown to run in O(log n) time too. The communication algorithms one-to-all, row broadcast and column broadcast are also described in O(log n) time. This can be compared with O(n) time algorithms on multi-mesh network for all these problems. (C) 2003 Elsevier B.V. All rights reserved.
C1 Indian Sch Mines, Dept Comp Sci & Engn, Dhanbad 826004, Bihar, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (Indian School of Mines) Dhanbad
RP Jana, PK (corresponding author), Indian Sch Mines, Dept Comp Sci & Engn, Dhanbad 826004, Bihar, India.
EM pkjana@perl.ism.ac.in
RI Jana, Prasanta K/F-7960-2015
CR Akl S.G., 1989, DESIGN ANAL PARALLEL
   [Anonymous], 1974, Introduction to numerical analysis
   AVERMIDDIG A, SPRINGER VERLAG LECT, V1279, P93
   AVERMIDDIG A, 1998, P 5 ANN AUISTR C PAR, P108
   Das D, 1999, IEEE T COMPUT, V48, P536, DOI 10.1109/12.769436
   Das D., 1995, Proceedings 9th International Parallel Processing Symposium (Cat. No.95TH8052), P17, DOI 10.1109/IPPS.1995.395908
   Das D., 1999, TREPE9401 IND STAT I
   DE M, 1997, IEEE T COMPUT, V46
   Durand E., 1960, Solutions num'eriques des equations alg'ebriques, Tome 1: Equations du type F(X)=0; Racines d'un polynome, V1
   Efe K, 1996, IEEE T PARALL DISTR, V7, P1281, DOI 10.1109/71.553283
   EHRLICH LW, 1967, COMMUN ACM, V10, P107, DOI 10.1145/363067.363115
   FREEMAN TL, 1989, PARALLEL COMPUT, V12, P351, DOI 10.1016/0167-8191(89)90093-8
   FREEMAN TL, 1991, PARALLEL COMPUT, V17, P673, DOI 10.1016/S0167-8191(05)80057-2
   GOERTZEL B, 1994, J PARALLEL DISTR COM, V22, P321, DOI 10.1006/jpdc.1994.1090
   Harwell, 1989, AREAR9185 HARW
   HWANG K, 1984, COMPUTER ARCHITECTUR
   *IMSL, 1985, IMSL US MAN
   JANA PK, 1998, INT J APPL SCI COMPU, V4, P118
   JANA PK, 2000, RECENT ADV COMPUTING, P221
   JANA PK, 1997, COMPUT MATH APPL, V29, P85
   KERNER IO, 1966, NUMER MATH, V8, P290, DOI 10.1007/BF02162564
   MULLER DE, 1975, J ACM, V22, P195, DOI 10.1145/321879.321882
   *NAG LTD, 1988, NAG FORTR LIB MAN MA
   Sengupta S., 1995, P INT C HIGH PERF CO, P701
   STOUT QF, 1983, IEEE T COMPUT, V32, P826, DOI 10.1109/TC.1983.1676331
   [No title captured]
   [No title captured]
NR 27
TC 16
Z9 18
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2004
VL 50
IS 4
BP 193
EP 206
DI 10.1016/j.sysarc.2003.08.006
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813WE
UT WOS:000220936400003
DA 2024-07-18
ER

PT J
AU Chu, SL
   Huang, TC
AF Chu, SL
   Huang, TC
TI SAGE: an automatic analyzing system for a new high-performance SoC
   architecture - processor-in-memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SoC; processor-in-memory; statement analysis; SAGE
AB Continuous improvements in semiconductor fabrication density are supporting new classes of System-on-a-Chip (SoC) architectures that combine extensive processing logic/processor with high-density memory. Such architectures are generally called Processor-in-Memory (PIM) or Intelligent Memory (I-RAM) and can support high-performance computing by reducing the performance gap between the processor and the memory. The PIM architecture combines various processors in a single system. These processors are characterized by their computation and memory-access capabilities. Therefore, a novel strategy must be developed to identify their capabilities and dispatch the most appropriate jobs to them in order to exploit them fully. Accordingly, this study presents an automatic source-to-source parallelizing system, called statement-analysis-grouping-evaluation (SAGE), to exploit the advantages of PIM architectures. Unlike conventional iteration-based parallelizing systems, SAGE adopts statement-based analyzing approaches. This study addresses the configuration of a PIM architecture with one host processor (i.e., the main processor in state-of-the-art computer systems) and one memory processor (i.e., the computing logic integrated with the memory). The strategy of the SAGE system, in which the original program is decomposed into blocks and a feasible execution schedule is produced for the host and memory processors, is investigated as well. The experimental results for real benchmarks are also discussed. (C) 2003 Elsevier B.V. All rights reserved.
C1 Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 804, Taiwan.
   Natl Chung Yuan Univ, Dept Informat & Comp Engn, Chungli 320, Taiwan.
C3 National Sun Yat Sen University; Chung Yuan Christian University
RP Natl Sun Yat Sen Univ, Dept Elect Engn, 70 Lienhai Rd, Kaohsiung 804, Taiwan.
EM slchu@cycu.edu.tw; tch@mail.nsysu.edu.tw
CR ALLEN JR, 1987, P ACM S PRINC PROGR
   Barua R, 1999, CONF PROC INT SYMP C, P4, DOI [10.1109/ISCA.1999.765935, 10.1145/307338.300980]
   BLUME W, 1995, INT J PARALLEL P MAY
   CHU SL, IN PRESS J SYST SOFT
   Crisp R, 1997, IEEE MICRO, V17, P18, DOI 10.1109/40.641593
   ELLIOTT D, 1997, P ISCA INT SOC COMP
   HALL M, 1999, P 1999 C SUP JAN
   Hall MW, 1996, COMPUTER, V29, P84, DOI 10.1109/2.546613
   HUANG TC, 2001, P ISCA 16 INT C COMP, P452
   HUANG TC, 2001, LECT NOTES COMPUTER, V2107, P160
   HUANG W, 1999, THESIS U ILLINOIS UR
   JUDD D, 2000, P 2 WORKSH INT MEM S
   KANG Y, 1999, P INT C COMP DES AUS
   KANG Y, 1999, THESIS U ILLINOIS UR
   KEETON K, 1997, P ISCA INT S COMP AR
   KENNEDY K, 1990, P SUP 90 NEW YORK NO
   KOGGE P, 1994, P INT C PAR PROC AUG
   KUCK DJ, 1977, ACM COMPUT SURV, V9, P29
   Landis D., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P146, DOI 10.1109/ICCD.1999.808419
   MORITZ CA, 2000, P 2 WORKSH INT MEM S
   Oskin M, 1998, CONF PROC INT SYMP C, P192, DOI 10.1109/ISCA.1998.694774
   Patterson D, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.592312
   Press W., 1997, NUMERICAL RECIPES C
   Reistad B., 1994, Proceedings of the 1994 ACM Conference on LISP and Functional Programming, P65, DOI 10.1145/182409.182439
   Snip AK, 2000, P IEEE INT ASIC C&E, P253, DOI 10.1109/ASIC.2000.880711
   Veenstra J., 1994, PROC MASCOTS 94, P201
   VEIDENBAUM AV, 1999, P SUP 99 JUN
   WANG KY, 1994, P ACM SIGPLAN 94 C P, P73
NR 28
TC 3
Z9 5
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2004
VL 50
IS 1
BP 1
EP 15
DI 10.1016/S1383-7621(03)00090-0
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 768VT
UT WOS:000188591300001
DA 2024-07-18
ER

PT J
AU Cortés, LA
   Eles, P
   Peng, Z
AF Cortés, LA
   Eles, P
   Peng, Z
TI Modeling and formal verification of embedded systems based on a Petri
   net representation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE embedded systems; modeling; formal verification; Petri nets; model
   checking
ID DESIGN
AB In this paper we concentrate on aspects related to modeling and formal verification of embedded systems. First, we define a formal model of computation for embedded systems based on Petri nets that can capture important features of such systems and allows their representation at different levels of granularity. Our modeling formalism has a well-defined semantics so that it supports a precise representation of the system, the use of formal methods to verify its correctness, and the automation of different tasks along the design process. Second, we propose an approach to the problem of formal verification of embedded systems represented in our modeling formalism. We make use of model checking to prove whether certain properties, expressed as temporal logic formulas, hold with respect to the system model. We introduce a systematic procedure to translate our model into timed automata so that it is possible to use available model checking tools. We propose two strategies for improving the verification efficiency, the first by applying correctness-preserving transformations and the second by exploring the degree of parallelism characteristic to the system. Some examples, including a realistic industrial case, demonstrate the efficiency of our approach on practical applications. (C) 2003 Elsevier B.V. All rights reserved.
C1 Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
C3 Linkoping University
EM luico@ida.liu.se
CR Alur R., 1990, Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science (90CH2897-7), P414, DOI 10.1109/LICS.1990.113766
   Balarin F, 1996, DES AUT CON, P568, DOI 10.1109/DAC.1996.545640
   BRELAZ D, 1979, COMMUN ACM, V22, P251, DOI 10.1145/359094.359101
   Camposano R., 1996, Design Automation for Embedded Systems, V1, P5, DOI 10.1007/BF00134682
   CHENG A, 1995, THEOR COMPUT SCI, V147, P117, DOI 10.1016/0304-3975(94)00231-7
   CHIODO M, 1993, M9348 UCBERL U CAL D
   CLARKE EM, 1986, ACM T PROGR LANG SYS, V8, P244, DOI 10.1145/5397.5399
   Clarke EM, 1999, MODEL CHECKING, P1
   Cortés LA, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P63, DOI 10.1109/DSD.2001.952119
   Cortés LA, 2000, PROC INT SYMP SYST, P149, DOI 10.1109/ISSS.2000.874042
   Cortés LA, 2000, IEEE INT C ENG COMP, P134, DOI 10.1109/ICECCS.2000.873937
   CORTES LA, 2001, THESIS LINKOPING U L
   Edwards S, 1997, P IEEE, V85, P366, DOI 10.1109/5.558710
   Eles P, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P132, DOI 10.1109/DATE.1998.655847
   Esparza J., 1998, LECT PETRI NETS, V1491, P374
   Esser R, 1998, IEE P-COMPUT DIG T, V145, P171, DOI 10.1049/ip-cdt:19981973
   GAJSKI DD, 1994, IEEE DES TEST COMPUT, V11, P44, DOI 10.1109/54.329454
   Gannon JohnD., 1994, SOFTWARE SPECIFICATI
   Garey M.R., 1979, COMPUTERS INTRACTABI
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Hopcroft JE., 2008, Introduction to automata theory, languages, and computation
   Jensen K., 1992, COLOURED PETRI NETS
   Kern C., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P123, DOI 10.1145/307988.307989
   KOVALYOV A, 1996, P INT WORKSH DISCR E, P1
   LAVAGNO L, 1999, SYSTEM LEVEL SYNTHES, P45
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   LIND P, 2001, JAMMER MODEL DESCRIP
   Maciel P, 1999, DES AUTOM EMBED SYST, V4, P243, DOI 10.1023/A:1008969621405
   MERLIN PM, 1976, IEEE T COMMUN, V24, P1036, DOI 10.1109/TCOM.1976.1093424
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Peterson J.L., 1981, Petri Net Theory and the Modeling of Systems
   RAMCHANDANI C, 1974, 120 MAC MIT
   Sgroi M., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P805, DOI 10.1109/DAC.1999.782140
   Sifakis J., 1980, NET THEORY APPL PROC, V84, P307, DOI DOI 10.1007/3-540-10001-6_30
   STOY E, 1995, THESIS LINKOPING U L
   Strehl K, 2001, IEEE T VLSI SYST, V9, P524, DOI 10.1109/92.931229
   Varea M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P43, DOI 10.1109/CODES.2002.1003599
   Varea M, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P566, DOI 10.1109/DATE.2001.915080
   YEN HC, 1991, INFORM PROCESS LETT, V38, P71, DOI 10.1016/0020-0190(91)90225-7
NR 39
TC 39
Z9 53
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 571
EP 598
DI 10.1016/S1383-7621(03)00096-1
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Leung, S
   Postula, A
AF Leung, S
   Postula, A
TI Functionally partitioned module-based programmable architecture for
   wireless base-band processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB A specialised reconfigurable architecture is targeted at wireless base-band processing. It is built to cater for multiple wireless standards. It has lower power consumption than the processor-based solution. It can be scaled to run in parallel for processing multiple channels. Test resources are embedded on the architecture and testing strategies are included.
   This architecture is functionally partitioned according to the common operations found in wireless standards, such as CRC error correction, convolution and interleaving. These modules are linked via Virtual Wire Hardware modules and route-through switch matrices. Data can be processed in any order through this interconnect structure. Virtual Wire ensures the same flexibility as normal interconnects, but the area occupied and the number of switches needed is reduced.
   The testing algorithm scans all possible paths within the interconnection network exhaustively and searches for faults in the processing modules. The testing algorithm starts by scanning the externally addressable memory space and testing the master controller. The controller then tests every switch in the route-through switch matrix by making loops from the shared memory to each of the switches. The local switch matrix is also tested in the same way. Next the local memory is scanned. Finally, pre-defined test vectors are loaded into local memory to check the processing modules.
   This paper compares various base-band processing solutions. It describes the proposed platform and its implementation. It outlines the test resources and algorithm. It concludes with the mapping of Bluetooth and GSM base-band onto the platform. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Queensland, Sch IT&EE, St Lucia, Qld 4072, Australia.
C3 University of Queensland
RP Univ Queensland, Sch IT&EE, St Lucia, Qld 4072, Australia.
EM leungks@itee.uq.edu.au; ada-m@itee.uq.edu.au
CR Abnous A, 1998, LECT NOTES COMPUT SC, V1388, P55
   Abramovici M., 1994, Digital Systems Testing and Testable Design
   *APT CORP, 1993, PROGR INT DAT BOOK
   Babb J, 1997, IEEE T COMPUT AID D, V16, P609, DOI 10.1109/43.640619
   Baines R, 2003, IEEE COMMUN MAG, V41, P105, DOI 10.1109/MCOM.2003.1166666
   BARDELL PH, 1985, BUILT IN TEST THEORY
   *BLUET STAND COMM, 1999, SPEC BLUET SYST V1 0
   Bray J., 2001, BLUETOOTH CONNECT CA
   Cavallaro JR, 2002, WIRELESS PERS COMMUN, V22, P285, DOI 10.1023/A:1019932926420
   Chan P. K., 1993, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.93TH0535-5), P152, DOI 10.1109/FPGA.1993.279468
   Chen L, 2000, DES AUT CON, P625, DOI 10.1145/337292.337599
   DELL TJ, 2002, HIGHSPEED EXTENDABLE, P10
   *ESTI, 1999, DIG CELL TEL SYST PH
   KUN HT, 2000, IEEE T COMPUT AID D, V19, P1052
   Leung S, 2000, EUROMICRO CONF PROC, P362, DOI 10.1109/EURMIC.2000.874654
   NAGLE HT, 1989, IEEE T IND ELECTRON, V36, P129, DOI 10.1109/41.19062
   Rappaport T.S., 2003, WIRELESS COMMUNICATI, V2nd
   *TX INSTR, 2003, TRIW PDA CONC DES
NR 18
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 177
EP 192
DI 10.1016/S1383-7621(03)00072-9
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 738MH
UT WOS:000186292100005
DA 2024-07-18
ER

PT J
AU Chitty-Venkata, KT
   Mittal, S
   Emani, M
   Vishwanath, V
   Somani, AK
AF Chitty-Venkata, Krishna Teja
   Mittal, Sparsh
   Emani, Murali
   Vishwanath, Venkatram
   Somani, Arun K.
TI A survey of techniques for optimizing transformer inference
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Index terms; Transformers Self-attention BERT GPT Vision transformers
   Hardware acceleration Pruning Quantization Neural architecture search
   Knowledge distillation ASIC FPGA GPU CPU
ID ACCELERATION; EFFICIENT
AB Recent years have seen a phenomenal rise in the performance and applications of transformer neural networks. The family of transformer networks, including Bidirectional Encoder Representations from Transformer (BERT), Generative Pretrained Transformer (GPT) and Vision Transformer (ViT), have shown their effectiveness across Natural Language Processing (NLP) and Computer Vision (CV) domains. Transformer-based networks such as ChatGPT have impacted the lives of common men. However, the quest for high predictive performance has led to an exponential increase in transformers' memory and compute footprint. Researchers have proposed techniques to optimize transformer inference at all levels of abstraction. This paper presents a comprehensive survey of techniques for optimizing the inference phase of transformer networks. We survey techniques such as knowledge distillation, pruning, quantization, neural architecture search and lightweight network design at the algorithmic level. We further review hardware-level optimization techniques and the design of novel hardware accelerators for transformers. We summarize the quantitative results on the number of parameters/FLOPs and the accuracy of several models/techniques to showcase the tradeoff exercised by them. We also outline future directions in this rapidly evolving field of research. We believe that this survey will educate both novice and seasoned researchers and also spark a plethora of research efforts in this field.
C1 [Chitty-Venkata, Krishna Teja; Somani, Arun K.] Iowa State Univ, Ames, IA USA.
   [Mittal, Sparsh] Indian Inst Technol, Roorkee, Uttaranchal, India.
   [Emani, Murali; Vishwanath, Venkatram] Argonne Natl Lab, Lemont, IL USA.
C3 Iowa State University; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Roorkee; United States
   Department of Energy (DOE); Argonne National Laboratory
RP Mittal, S (corresponding author), Indian Inst Technol, Roorkee, Uttaranchal, India.
EM krishnat@iastate.edu; sparsh.mittal@ece.iitr.ac.in; memani@anl.gov;
   venkat@anl.gov; arun@iastate.edu
RI Chitty-Venkata, Krishna Teja/GPP-6739-2022; Mittal, Sparsh/B-4378-2013
OI Chitty-Venkata, Krishna Teja/0000-0002-3027-1915; Mittal,
   Sparsh/0000-0002-2908-993X
FU Philip and Virginia Sproul Professorship; National Science Foundation,
   USA at Iowa State University [MRI 1726447, MRI 2018594]; Argonne
   Leadership Computing Facility [DEAC02-06CH11357]
FX The research reported in this paper was funded in part by the Philip and
   Virginia Sproul Professorship, and the National Science Foundation, USA
   grants MRI 1726447 and MRI 2018594 at Iowa State University. This
   research was also supported by the Argonne Leadership Computing
   Facility, which is a DOE Office of Science User Facility supported under
   Contract DEAC02-06CH11357. All opinions, findings, and conclusions
   expressed are those of the authors.
CR Abdelfattah Mohamed S., 2021, ICLR
   Adhikari A, 2020, 5TH WORKSHOP ON REPRESENTATION LEARNING FOR NLP (REPL4NLP-2020), P72
   Agarap AF, 2018, arXiv, DOI 10.48550/arXiv.1803.08375
   Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Bai HL, 2021, 59TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS AND THE 11TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING (ACL-IJCNLP 2021), VOL 1, P4334
   Bengio Y, 2013, Arxiv, DOI arXiv:1308.3432
   Benmeziane H, 2022, PROCEEDINGS OF THE 5TH INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING (EDGESYS'22), P31, DOI 10.1145/3517206.3526271
   Bondarenko Y, 2021, 2021 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING (EMNLP 2021), P7947
   Brown T., 2020, Advances in Neural Information Processing Systems, V33, P1877, DOI [DOI 10.48550/ARXIV.2005.14165, DOI 10.5555/3495724.3495883]
   Cai Han, 2019, INT C LEARN REPR
   Campos D, 2022, Arxiv, DOI arXiv:2205.12452
   Cao CQ, 2017, IEEE I CONF COMP VIS, P3783, DOI 10.1109/ICCV.2017.406
   Cao Hu, 2023, Computer Vision - ECCV 2022 Workshops: Proceedings. Lecture Notes in Computer Science (13803), P205, DOI 10.1007/978-3-031-25066-8_9
   Carion Nicolas, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12346), P213, DOI 10.1007/978-3-030-58452-8_13
   Chang H.-Y., 2022, Journal of Signal Processing Systems, P1
   Chavan A, 2022, PROC CVPR IEEE, P4921, DOI 10.1109/CVPR52688.2022.00488
   Chen BY, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P12, DOI 10.1109/ICCV48922.2021.00008
   Chen DY, 2020, PROCEEDINGS OF THE TWENTY-NINTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2463
   Chen HT, 2020, PROC CVPR IEEE, P1465, DOI 10.1109/CVPR42600.2020.00154
   Chen HT, 2021, IEEE T NEUR NET LEAR, V32, P25, DOI 10.1109/TNNLS.2020.2970494
   CHEN M., 2021, Adv. Neural Inf. Process. Syst., V34
   Chen MH, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P12250, DOI 10.1109/ICCV48922.2021.01205
   Chen QY, 2022, 2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, P25, DOI 10.1109/AICAS54282.2022.9869924
   Chen TL, 2021, Advances in Neural Information Processing Systems, V34
   Chen W., 2022, ICLR
   Chen Weizhu, 2022, PMLR, P26809
   Chen XN, 2022, PROC CVPR IEEE, P12042, DOI 10.1109/CVPR52688.2022.01174
   Chen Y., 2022, P IEEECVF C COMPUTER, P5270, DOI DOI 10.48550/ARXIV.2108.05895
   Chen YK, 2019, PROC CVPR IEEE, P4782, DOI 10.1109/CVPR.2019.00492
   Chenkai Yu, 2020, arXiv
   Cheong Robin, 2019, TRANSFORMERS ZIP COM
   Chitty-Venkata K.T., 2023, IEEE Access
   Chitty-Venkata KT, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3524500
   Chitty-Venkata KT, 2022, IEEE ACCESS, V10, P108374, DOI 10.1109/ACCESS.2022.3212767
   Choi J, 2018, Arxiv, DOI [arXiv:1805.06085, DOI 10.48550/ARXIV.1805.06085, 10.48550/arXiv.1805.06085]
   Choi Jungwook, 2019, P SYSML C
   Choquette J, 2021, IEEE MICRO, V41, P29, DOI 10.1109/MM.2021.3061394
   Choromanski K.M., 2020, INT C LEARN REPR
   Chowdhery A, 2022, Arxiv, DOI [arXiv:2204.02311, DOI 10.48550/ARXIV.2204.02311]
   Chuanyang Z., 2022, P ADV NEUR INF PROC, V35, P9010
   Chung HW, 2022, Arxiv, DOI [arXiv:2210.11416, 10.48550/arXiv.2210.11416]
   Dang Q., 2022, ICLR
   Dean J., 2015, NIPS DEEP LEARNING R
   Dehghani Mostafa, 2023, INT C MACHINE LEARNI, P7480
   Dettmers T, 2022, Arxiv, DOI arXiv:2208.07339
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Dong PY, 2023, INT S HIGH PERF COMP, P442, DOI 10.1109/HPCA56546.2023.10071047
   Dong XZ, 2021, PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON MULTIMEDIA, MM 2021, P2615, DOI 10.1145/3474085.3475439
   Dong Z, 2019, IEEE I CONF COMP VIS, P293, DOI 10.1109/ICCV.2019.00038
   Dosovitskiy A, 2021, arXiv, DOI [10.48550/ARXIV.2010.11929, DOI 10.48550/ARXIV.2010.11929]
   Du N, 2022, PR MACH LEARN RES
   Dufter P, 2022, COMPUT LINGUIST, V48, P733, DOI 10.1162/coli_a_00445
   Dwivedi VP, 2021, Arxiv, DOI arXiv:2012.09699
   Esser Steven K, 2020, INT C LEARN REPR ICL
   Fan Angela, 2019, INT C LEARN REPR
   Fan H, 2022, INT SYMP MICROARCH, P599, DOI 10.1109/MICRO56248.2022.00050
   Fang C, 2022, IEEE INT SYMP CIRC S, P2670, DOI 10.1109/ISCAS48785.2022.9937659
   Fang C, 2022, IEEE T VLSI SYST, V30, P1573, DOI 10.1109/TVLSI.2022.3197282
   Fournier Q, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3586074
   Frantar E, 2023, Arxiv, DOI arXiv:2301.00774
   Frumkin N, 2023, Arxiv, DOI arXiv:2211.09643
   G. BARD, 2023, about us
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Ganesh P, 2021, T ASSOC COMPUT LING, V9, P1061, DOI 10.1162/tacl_a_00413
   Gao JH, 2022, AAAI CONF ARTIF INTE, P10663
   Glaese A., 2022, arXiv
   Gomez AN, 2017, ADV NEUR IN, V30
   Gong C., 2021, INT C LEARN REPR
   Gordon MA, 2020, 5TH WORKSHOP ON REPRESENTATION LEARNING FOR NLP (REPL4NLP-2020), P143
   Guo MH, 2021, COMPUT VIS MEDIA, V7, P187, DOI 10.1007/s41095-021-0229-5
   Ham TJ, 2021, CONF PROC INT SYMP C, P692, DOI 10.1109/ISCA52012.2021.00060
   Ham TJ, 2020, INT S HIGH PERF COMP, P328, DOI 10.1109/HPCA47549.2020.00035
   Han  S., 2015, ARXIV151000149
   Han S, 2015, ADV NEUR IN, V28
   Hao ZW, 2022, Arxiv, DOI arXiv:2107.01378
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hendrycks D, 2020, Arxiv, DOI arXiv:1606.08415
   Hoffmann J, 2022, Arxiv, DOI arXiv:2203.15556
   Hofstatter Sebastian, 2020, arXiv
   Holmes C., 2021, Advances in neural information processing systems, V34, P1818
   Hong S, 2022, INT SYMP MICROARCH, P616, DOI 10.1109/MICRO56248.2022.00051
   Hou L., 2020, P 34 INT C NEURAL IN, P9782
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Hsu WN, 2021, IEEE-ACM T AUDIO SPE, V29, P3451, DOI 10.1109/TASLP.2021.3122291
   Huang S., 2021, Proc. Great LakesSymp. VLSI, P169
   Huang S., 2022, 2022 23 INT S QUAL E, P1
   Iofinova E, 2022, PROC CVPR IEEE, P12256, DOI 10.1109/CVPR52688.2022.01195
   Iyer S, 2022, Arxiv, DOI [arXiv:2212.12017, 10.48550/arXiv.2212.12017, DOI 10.48550/ARXIV.2212.12017]
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Javaheripi M., 2022, AutoML Workshop
   Ji M, 2021, AAAI CONF ARTIF INTE, V35, P7945
   Jiao XQ, 2020, FINDINGS OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS, EMNLP 2020, P4163
   Ju Da, 2022, arXiv
   Jung S, 2019, PROC CVPR IEEE, P4345, DOI 10.1109/CVPR.2019.00448
   Kalamkar D, 2019, Arxiv, DOI arXiv:1905.12322
   Kim B, 2021, 2021 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING (EMNLP 2021), P3405
   Kim S., 2021, P MACHINE LEARNING R, P5506
   Kim S, 2023, Arxiv, DOI arXiv:2302.14017
   Kim S, 2022, PROCEEDINGS OF THE 28TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, KDD 2022, P784, DOI 10.1145/3534678.3539260
   Kim T, 2022, ARXIV
   Kitaev Nikita, 2020, INT C LEARN REPR
   Krishnamoorthi R, 2018, Arxiv, DOI arXiv:1806.08342
   Kurtic E., 2022, P C EMP METH NAT LAN
   Kuzmin A, 2022, Arxiv, DOI arXiv:2208.09225
   Kwon W., 2022, P NIPS, P24101
   Lagunas F, 2021, 2021 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING (EMNLP 2021), P10619
   Lai Hanyu, 2023, ICLR
   Latifi S, 2022, Arxiv, DOI arXiv:2208.14580
   Lei Ba J., 2016, arXiv
   Lepikhin D, 2020, Arxiv, DOI [arXiv:2006.16668, DOI 10.48550/ARXIV.2006.16668]
   Lewkowycz A, 2022, Advances in Neural Information Processing Systems, V35, P3843
   Li B., 2020, P ACMIEEE INT S LOW, P175, DOI [10.1145/3370748.3406567, DOI 10.1145/3370748.3406567]
   Li Bingbing, 2020, P 2020 C EMP METH NA, P3187
   Li BJ, 2022, IEEE COMPUT SOC, P410, DOI 10.1109/ISVLSI54635.2022.00092
   Li C., 2021, ICLR
   Li H., 2022, IEEE INT S WORKL CHA
   Li L, 2020, PR MACH LEARN RES, V115, P367
   Li PF, 2023, Arxiv, DOI arXiv:2304.03271
   Li Y., 2022, Adv. Neural Inf. Process. Syst., V35, P12934, DOI 10.48550/arXiv.2206.01191
   Li YF, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102520
   Li Z., 2022, arXiv
   Li Zengyi, 2022, arXiv
   Li ZK, 2022, LECT NOTES COMPUT SC, V13671, P154, DOI 10.1007/978-3-031-20083-0_10
   Liang C, 2023, Arxiv, DOI arXiv:2302.09632
   Liao Y.-L., 2021, arXiv
   Lieber O., 2021, White Paper, V1
   Lin Yang, 2022, IJCAI, P1173
   Liu HaiJing Liu HaiJing, 2018, The Proceedings of the Fifteenth Congress of China Sheep Industry Development Sponsored by the China Animal Husbandry Association in 2018, Henan, China, 10-11 October, 2018, P13
   Liu JH, 2022, LECT NOTES COMPUT SC, V13681, P33, DOI 10.1007/978-3-031-19803-8_3
   Liu X., 2022, arXiv preprint arXiv:2209.13802
   Liu YH, 2019, Arxiv, DOI arXiv:1907.11692
   Liu Z., 2022, Advances in neural information processing systems, V35, P14303
   Liu Z, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P9992, DOI 10.1109/ICCV48922.2021.00986
   Liu ZC, 2018, LECT NOTES COMPUT SC, V11219, P747, DOI 10.1007/978-3-030-01267-0_44
   Liu ZJ, 2021, FINDINGS OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS, ACL-IJCNLP 2021, P4814
   Liu ZJ, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P513, DOI 10.23919/DATE51398.2021.9474043
   Liu ZX, 2022, Arxiv, DOI arXiv:2207.13955
   Liu ZH, 2021, ADV NEUR IN, V34
   Lu LQ, 2021, INT SYMP MICROARCH, P977, DOI 10.1145/3466752.3480125
   Lu SY, 2020, IEEE INT SOC CONF, P84, DOI 10.1109/SOCC49529.2020.9524802
   Lu Z., 2022, IEEE Trans. Parallel Distrib. Syst.
   Luo KC, 2022, LECT NOTES COMPUT SC, V13633, P274, DOI 10.1007/978-3-031-21244-4_21
   Luo RQ, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P5699, DOI 10.1109/ICASSP39728.2021.9414403
   Ma D., 2022, INT S QUAL EL DES, P1
   Maaz M, 2022, EUR C COMP VIS, P3, DOI DOI 10.1007/978-3-031-25082-8_1
   Mao JC, 2021, ACM TRANS CYBER-PHYS, V5, DOI 10.1145/3446640
   Marchisio A, 2023, Arxiv, DOI arXiv:2304.03986
   Mehta S., 2022, Trans. Mach. Learn. Res.
   Mehta Sachin, 2021, INT C LEARN REPR
   Mellor Joe, 2021, PR MACH LEARN RES, P7588
   Michel P, 2019, ADV NEUR IN, V32
   Mishra A, 2021, Arxiv, DOI arXiv:2104.08378
   Mittal S, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102163
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mueller E., 2021, 2021 7 INT C SYST IN, P1
   Muennighoff T., 2022, arXiv
   Nagarajan A, 2022, IEEE IJCNN, DOI 10.1109/IJCNN55064.2022.9892797
   Nagel M, 2019, IEEE I CONF COMP VIS, P1325, DOI 10.1109/ICCV.2019.00141
   Nakano Reiichiro, 2021, arXiv, DOI 10.48550/ARXIV.2112.09332
   Narang S, 2017, Arxiv, DOI arXiv:1711.02782
   Ni BL, 2022, LECT NOTES COMPUT SC, V13188, P47, DOI 10.1007/978-3-031-02375-0_4
   Niu W, 2020, Arxiv, DOI arXiv:2009.06823
   Ouyang L., 2022, ADV NEURAL INFORM PR, V35, P27730, DOI 10.48550/ARXIV.2203.02155
   P. Research, 2022, Report 2022-2030
   Pan B., 2021, Adv. Neural Inf. Process. Syst., V34, P24898, DOI [10.48550/arXiv.2106.12620, DOI 10.48550/ARXIV.2106.12620]
   Pasunuru R., 2022, P 2022 C EMP METH NA, P11699, DOI DOI 10.18653/V1/2022.EMNLP-MAIN.804
   Peng HW, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P1135, DOI 10.1145/3489517.3530585
   Peng HW, 2021, INT SYM QUAL ELECT, P142, DOI 10.1109/ISQED51717.2021.9424344
   Qi Panjie, 2021, P 2021 GREAT LAK S V, P163
   Qin HT, 2020, PROC CVPR IEEE, P2247, DOI 10.1109/CVPR42600.2020.00232
   Qin Z., 2022, ICLR
   Qu Z, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P14, DOI 10.1145/3503222.3507738
   Radford A., 2018, Improving language understanding by generative pre-training
   Radford A., 2019, LANGUAGE MODELS ARE
   Rao YM, 2021, 35 C NEURAL INFORM P, V34
   Ren X., 2023, arXiv
   Rizk R, 2022, IEEE INT SYMP CIRC S, P1675, DOI 10.1109/ISCAS48785.2022.9937531
   Rock A., 2022, 36 C NEUR INF PROC S
   Rouhani Bita Darvish, 2020, Advances in neural information processing systems, V33, P10271
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sanh V., 2019, P 33 C NEURAL INFORM
   Sanh Victor, 2020, ARXIV200507683
   Scao T. L., 2022, arXiv
   Schulman J., 2022, Chatgpt: Optimizing language models for dialogue
   Shen G, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P571, DOI 10.1145/3489517.3530504
   Shen S, 2020, AAAI CONF ARTIF INTE, V34, P8815
   Shi X., 2021, ICMI, P91
   Singhal Karan, 2022, arXiv
   Smith Shaden, 2022, arXiv
   So David, 2021, ADV NEURAL INFORM PR, V34, P6010
   So DR, 2019, PR MACH LEARN RES, V97
   Song ZR, 2020, ANN I S COM, P1010, DOI 10.1109/ISCA45697.2020.00086
   Sreedhar K, 2024, Arxiv, DOI arXiv:2212.02687
   Srinivas A, 2021, PROC CVPR IEEE, P16514, DOI 10.1109/CVPR46437.2021.01625
   Su X, 2022, LECT NOTES COMPUT SC, V13681, P139, DOI 10.1007/978-3-031-19803-8_9
   Sun Y, 2021, Arxiv, DOI arXiv:2107.02137
   Sun ZQ, 2020, 58TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2020), P2158
   Tang YH, 2022, PROC CVPR IEEE, P12155, DOI 10.1109/CVPR52688.2022.01185
   Tay Y, 2022, Arxiv, DOI arXiv:2210.11399
   Tay Y, 2022, Arxiv, DOI arXiv:2009.06732
   Taylor R., 2022, arXiv, DOI DOI 10.48550/ARXIV.2211.09085
   Thoppilan Romal, 2022, arXiv, DOI DOI 10.48550/ARXIV.2201.08239
   Tian J., 2023, ICASSP 2023 2023 IEE, P1
   Tolstikhin I, 2021, ADV NEUR IN, V34
   Touvron H, 2021, PR MACH LEARN RES, V139, P7358
   Van Baalen M, 2023, Arxiv, DOI arXiv:2303.17951
   Vaswani A, 2017, ADV NEUR IN, V30
   Voita E, 2019, 57TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2019), P5797
   Rae JW, 2022, Arxiv, DOI [arXiv:2112.11446, 10.48550/arXiv.2112.11446]
   Wang AL, 2019, Arxiv, DOI arXiv:1804.07461
   Wang HR, 2021, INT S HIGH PERF COMP, P97, DOI 10.1109/HPCA51647.2021.00018
   Wang Hanrui, 2020, ARXIV200514187, P7675
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wang N., 2022, Advances in Neural Information Processing Systems
   Wang R, 2022, Arxiv, DOI arXiv:2203.15610
   Wang SN, 2020, Arxiv, DOI arXiv:2006.04768
   Wang Wei, 2020, Advances in Neural Information Processing Systems
   Wang WH, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P548, DOI 10.1109/ICCV48922.2021.00061
   Wang YF, 2023, PROBIOTICS ANTIMICRO, V15, P694, DOI [10.1007/s12602-021-09905-1, 10.1109/MWP54208.2022.9997737]
   Wang YJ, 2020, AAAI CONF ARTIF INTE, V34, P9242
   Wei J., 2021, INT C LEARN REPR
   White C, 2021, AAAI CONF ARTIF INTE, V35, P10293
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Wu S, 2021, arXiv
   Wu X., 2022, Advances in Neural Information Processing Systems, V35, P3217
   X MZ, 2022, PROCEEDINGS OF THE 60TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2022), VOL 1: (LONG PAPERS), P1513
   Xiao G., 2023, INT C MACHINE LEARNI, P38087
   Xie E., 2021, INT JOINT C ART INT
   Xie EZ, 2021, ADV NEUR IN, V34
   Xu J, 2021, KDD '21: PROCEEDINGS OF THE 27TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P1933, DOI 10.1145/3447548.3467262
   Xu YF, 2022, AAAI CONF ARTIF INTE, P2964
   Yang CL, 2022, PROC CVPR IEEE, P11988, DOI 10.1109/CVPR52688.2022.01169
   Yang L., 2022, INT C MACHINE LEARNI, P25055
   Yang T., 2022, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
   Yang X, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11213550
   Yao ZW, 2021, PR MACH LEARN RES, V139
   Yao Zhewei, 2022, ADV NEURAL INF PROCE, V35, P27168
   Ye W., 2022, ACM Transactions on Embedded Computing Systems (TECS)
   Yin YC, 2021, 59TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS AND THE 11TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING (ACL-IJCNLP 2021), VOL 1, P5146
   Ying C., 2019, PROC INT C MACH LEAR, P7105
   You H., 2020, Advances in Neural Information Processing Systems, V33, P2771
   You H., 2022, INT C MACHINE LEARNI, P25566
   You HR, 2023, INT S HIGH PERF COMP, P273, DOI 10.1109/HPCA56546.2023.10071027
   Yu F, 2022, AAAI CONF ARTIF INTE, P3143
   Yu H, 2023, SCI CHINA INFORM SCI, V66, DOI 10.1007/s11432-022-3646-6
   Yu Sihyun, 2022, ICLR
   Yuan L, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P538, DOI 10.1109/ICCV48922.2021.00060
   Yuan Z, 2022, LECT NOTES COMPUT SC, V13672, P191, DOI 10.1007/978-3-031-19775-8_12
   Zadeh AH, 2022, CONF PROC INT SYMP C, P888, DOI 10.1145/3470496.3527438
   Zadeh AH, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P811, DOI 10.1109/MICRO50266.2020.00071
   Zafrir O, 2021, Arxiv, DOI arXiv:2111.05754
   Zafrir O, 2019, FIFTH WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING - NEURIPS EDITION (EMC2-NIPS 2019), P36, DOI 10.1109/EMC2-NIPS53020.2019.00016
   Zhang H., 2022, arXiv
   Zhang SK, 2021, Arxiv, DOI arXiv:2106.02435
   Zhang SS, 2022, Arxiv, DOI arXiv:2205.01068
   Zhang XF, 2022, Arxiv, DOI arXiv:2201.08539
   Zhang XY, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477002
   Zhang ZY, 2021, AI OPEN, V2, P216, DOI 10.1016/j.aiopen.2021.12.003
   Zhao C., 2021, IJCAI
   Zhao Y., 2021, ARXIV
   Zhao Z., 2022, IEEE Trans. Circuits Syst., VII
   Zheng SX, 2021, PROC CVPR IEEE, P6877, DOI 10.1109/CVPR46437.2021.00681
   Zhou Q., 2022, P IEEE CVF C COMP VI, P10894
   Zhou Shuchang, 2016, arXiv
   Zhu MC, 2017, Arxiv, DOI arXiv:1710.01878
   Zhu MJ, 2021, Arxiv, DOI arXiv:2104.08500
   Zhu W., 2021, Natural Language Processing and Chinese Computing, P169
   Zhu X., 2020, INT C LEARN REPR
   Zoph B., 2016, INT C LEARN REPR
   Zvyagin M., 2022, bioRxiv
NR 270
TC 9
Z9 9
U1 31
U2 44
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 102990
DI 10.1016/j.sysarc.2023.102990
EA SEP 2023
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA U3UO4
UT WOS:001084082900001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ma, RA
   Zhang, LY
AF Ma, Ruonan
   Zhang, Leyou
TI SPMAC: Secure and privacy-preserving multi-authority access control for
   fog-enabled IoT cloud storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Things; Fog computing; Revocation; Attribute-based
   encryption
ID ATTRIBUTE-BASED ENCRYPTION; SCHEME
AB The fog computing paradigm extends the storage, network and computing facilities of the Internet of Things (IoT) to the edge of the network and provides increased convenience in real life. However, IoT still faces great security challenges, such as unauthorized access, collusion attacks between users, cloud attack, and privacy leaks. Most recently, Xiong et al. proposed a scheme to attempt to solve these issues (Xiong et al., 2020). However, we found that their scheme still could not resist the collusion attacks between non-revoked users and revoked users. This study performs the security analysis of SEM-ACSIT and proposes a secure and privacy -preserving multi-authority access control scheme named SPMAC. The proposed scheme can realize flexible user and attribute revocation. The proposed scheme achieves forward security and backward security. For the resource-limited devices, This scheme csn achieve lightweight computing using online-offline encryption technique, outsourced decryption method, and fog computing. It is worth noting that the scheme proposes a ciphertext update check algorithm, allowing users to confirm whether the ciphertext from the untrusted cloud and the user secret key have been updated. The security analysis shows that the proposed scheme can resist multiple collusion attacks, such as revoked and non-revoked users attack, cloud-users attack, and cloud attack. In addition, we realize the hidden access policy to protect users' privacy. Finally, the results of simulation experiments indicate that the proposed scheme has great practical significance in the access control of IoT.
C1 [Ma, Ruonan; Zhang, Leyou] Xidian Univ, Sch Math & Stat, Xian, Peoples R China.
C3 Xidian University
RP Ma, RA (corresponding author), Xidian Univ, Sch Math & Stat, Xian, Peoples R China.
EM 20071212621@stu.xidian.edu.cn; lyzhang@mail.xidian.edu.cn
FU National Nature Science Foundation of China [61872087, 51875457]; Key
   Foundation of National Natural Science Foundation of China [U19B2021];
   Fundamental Research Funds for the Central Universities, China
   [YJSJ23003]; Key Research and Development Program of Shaanxi
   [2022GY-028, 2022GY-050]
FX This work was partly supported by the National Nature Science Foundation
   of China under Grant NO. 61872087, 51875457, the Key Foundation of
   National Natural Science Foundation of China under grant NO. U19B2021,
   the Fundamental Research Funds for the Central Universities, China
   YJSJ23003 and the Key Research and Development Program of Shaanxi
   (ProgramNo 2022GY-028, 2022GY-050) . We thank LetPub ( www.letpub.com )
   for its linguistic assistance during the preparation of this manuscript.
CR Alshehri A, 2016, 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON COLLABORATION AND INTERNET COMPUTING (IEEE CIC), P530, DOI [10.1109/CIC.2016.79, 10.1109/CIC.2016.081]
   Anderson R., 1996, Advances in Cryptology - ASIACRYPT'96 International Conference on the Theory and Applications of Cryptology and Information Security. Proceedings, P26, DOI 10.1007/BFb0034832
   [Anonymous], 1997, 4 ANN C COMP COMM SE
   Attrapadung N, 2009, LECT NOTES COMPUT SC, V5921, P278, DOI 10.1007/978-3-642-10868-6_17
   Attrapadung N, 2009, LECT NOTES COMPUT SC, V5671, P248, DOI 10.1007/978-3-642-03298-1_16
   Beimel A., 1996, THESIS TECHNION ISRA, V1, P1
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Chase M, 2007, LECT NOTES COMPUT SC, V4392, P515
   Chen XQ, 2020, WIRELESS PERS COMMUN, V114, P1371, DOI 10.1007/s11277-020-07424-w
   da Silva HB, 2018, NATURE, V559, P264, DOI 10.1038/s41586-018-0282-0
   Dean E., 2020, NURS MANAG, V27, P9
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Dong X, 2014, COMPUT SECUR, V42, P151, DOI 10.1016/j.cose.2013.12.002
   Ezhilarasi T. P., 2021, Advances in Industrial Automation and Smart Manufacturing. Select Proceedings of ICAIASM 2019. Lecture Notes in Mechanical Engineering (LNME), P1073, DOI 10.1007/978-981-15-4739-3_92
   Fan K, 2018, IEEE T IND INFORM, V14, P1656, DOI 10.1109/TII.2018.2794996
   Fu XB, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102684
   Georgakopoulos D, 2016, IEEE CLOUD COMPUT, V3, P66, DOI 10.1109/MCC.2016.91
   Goyal V., 2006, P 13 ACM C COMP COMM, P89, DOI DOI 10.1145/1180405.1180418
   Green M., 2011, 20 USENIX C SEC USEN, P1
   Guo R, 2021, IEEE INTERNET THINGS, V8, P8949, DOI 10.1109/JIOT.2021.3055541
   He X, 2023, J SYST ARCHITECT, V136, DOI 10.1016/j.sysarc.2023.102833
   Hong JA, 2015, IEEE T INF FOREN SEC, V10, P1315, DOI 10.1109/TIFS.2015.2407327
   Huang KQ, 2021, IEEE ACCESS, V9, P53576, DOI 10.1109/ACCESS.2021.3070907
   Hur J, 2011, IEEE T PARALL DISTR, V22, P1214, DOI 10.1109/TPDS.2010.203
   Jones M., 2015, RFC 7519, DOI [10.17487/RFC7519, DOI 10.17487/RFC7519]
   Kremling KAG, 2018, NATURE, V555, P520, DOI 10.1038/nature25966
   Lee K, 2016, DESIGN CODE CRYPTOGR, V79, P121, DOI 10.1007/s10623-015-0039-9
   Lee K, 2013, LECT NOTES COMPUT SC, V8269, P235, DOI 10.1007/978-3-642-42033-7_13
   Li ZD, 2019, IEEE ACCESS, V7, P29023, DOI 10.1109/ACCESS.2018.2890565
   Liu J.K., 2018, INT C APPL CRYPT NET, P516
   Liu XS, 2019, J THEOR BIOL, V460, P79, DOI 10.1016/j.jtbi.2018.10.028
   Ma Y, 2015, INFORM SCIENCES, V319, P171, DOI 10.1016/j.ins.2014.10.006
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1667, DOI 10.1109/TDSC.2019.2935044
   Ning JT, 2018, IEEE T INF FOREN SEC, V13, P94, DOI 10.1109/TIFS.2017.2738601
   Ostrovsky R, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P195, DOI 10.1145/1315245.1315270
   Pàmies-Estrems D, 2018, LECT NOTES COMPUT SC, V11025, P431, DOI 10.1007/978-3-030-00305-0_31
   Pirretti M, 2010, J COMPUT SECUR, V18, P799, DOI 10.3233/JCS-2009-0383
   Rajkumar M.N., 2014, INT J ADV RES COMPUT, V3, P8032
   Rouselakis Y., 2013, P 2013 ACM SIGSAC C, P463
   Ruj S, 2014, IEEE T PARALL DISTR, V25, P384, DOI 10.1109/TPDS.2013.38
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Sahai A, 2012, LECT NOTES COMPUT SC, V7417, P199
   Sajid A, 2016, IEEE ACCESS, V4, P1375, DOI 10.1109/ACCESS.2016.2549047
   Wang H., 2023, J SYST ARCHIT
   Wang H, 2017, CLUSTER COMPUT, V20, P2385, DOI 10.1007/s10586-016-0701-7
   Wang HQ, 2020, IEEE T SERV COMPUT, V13, P572, DOI 10.1109/TSC.2017.2687459
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Wei JH, 2018, IEEE SYST J, V12, P1731, DOI 10.1109/JSYST.2016.2633559
   Wu Q, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102569
   Xiong SM, 2020, IEEE INTERNET THINGS, V7, P2914, DOI 10.1109/JIOT.2020.2963899
   Xu C, 2019, IEEE INTERNET THINGS, V6, P8345, DOI 10.1109/JIOT.2019.2917186
   Yang K, 2013, IEEE T INF FOREN SEC, V8, P1790, DOI 10.1109/TIFS.2013.2279531
   Yeh LY, 2018, IEEE T CLOUD COMPUT, V6, P532, DOI 10.1109/TCC.2015.2485199
   Zbinden-Foncea H, 2020, OBESITY, V28, P1378, DOI 10.1002/oby.22849
   Zeng XZ, 2017, J SYST ARCHITECT, V72, P93, DOI 10.1016/j.sysarc.2016.06.008
   Zhang LY, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102654
   Zhang RY, 2022, INFORM SCIENCES, V600, P59, DOI 10.1016/j.ins.2022.03.081
   Zhang Y., 2013, P 2013 5 INT C INT N, P38
   ZHANG Yinghui, 2014, J CRYPTOLOGIC RES, V1, P465
   Zhang ZQ, 2022, IEEE INTERNET THINGS, V9, P8681, DOI 10.1109/JIOT.2021.3117378
   Zhang ZY, 2021, 2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), P193, DOI [10.1109/ICICM54364.2021.9660246, 10.1109/ICCCS52626.2021.9449093]
NR 61
TC 2
Z9 2
U1 9
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102951
DI 10.1016/j.sysarc.2023.102951
EA AUG 2023
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P8HY6
UT WOS:001053038800001
DA 2024-07-18
ER

PT J
AU Gutiérrez-Zaballa, J
   Basterretxea, K
   Echanobe, J
   Martínez, MV
   Martinez-Corral, U
   Mata-Carballeira, O
   del Campo, I
AF Gutierrez-Zaballa, Jon
   Basterretxea, Koldo
   Echanobe, Javier
   Martinez, M. Victoria
   Martinez-Corral, Unai
   Mata-Carballeira, Oscar
   del Campo, Ines
TI On-chip hyperspectral image segmentation with fully convolutional
   networks for scene understanding in autonomous driving
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hyperspectral imaging; scene understanding; fully convolutional
   networks; autonomous driving systems; system on chip; benchmarks
AB Most of current computer vision-based advanced driver assistance systems (ADAS) perform detection and tracking of objects quite successfully under regular conditions. However, under adverse weather and changing lighting conditions, and in complex situations with many overlapping objects, these systems are not completely reliable. The spectral reflectance of the different objects in a driving scene beyond the visible spectrum can offer additional information to increase the reliability of these systems, especially under challenging driving conditions. Furthermore, this information may be significant enough to develop vision systems that allow for a better understanding and interpretation of the whole driving scene. In this work we explore the use of snapshot, video-rate hyperspectral imaging (HSI) cameras in ADAS on the assumption that the near infrared (NIR) spectral reflectance of different materials can help to better segment the objects in real driving scenarios. To do this, we have used the HSI-Drive 1.1 dataset to perform various experiments on spectral classification algorithms. However, the information retrieval of hyperspectral recordings in natural outdoor scenarios is challenging, mainly because of deficient color constancy and other inherent shortcomings of current snapshot HSI technology, which poses some limitations to the development of pure spectral classifiers. In consequence, in this work we analyze to what extent the spatial features codified by standard, tiny fully convolutional network (FCN) models can improve the performance of HSI segmentation systems for ADAS applications. In order to be realistic from an engineering viewpoint, this research is focused on the development of a feasible HSI segmentation system for ADAS, which implies considering implementation constraints and latency specifications throughout the algorithmic development process. For this reason, it is of particular importance to include the study of the raw image preprocessing stage into the data processing pipeline. Accordingly, this paper describes the development and deployment of a complete machine learning-based HSI segmentation system for ADAS, including the characterization of its performance on different embedded computing platforms, including a single board computer, an embedded GPU SoC and a programmable system on chip (PSoC) with embedded FPGA. We verify the superiority of the FPGA-PSoC over the GPU-SoC in terms of energy consumption and, particularly, processing latency, and demonstrate that it is feasible to achieve segmentation speeds within the range of ADAS industry specifications using standard development tools.
C1 [Gutierrez-Zaballa, Jon; Basterretxea, Koldo; Martinez-Corral, Unai; Mata-Carballeira, Oscar] Univ Basque Country, Dept Elect Technol, Bilbao 48013, Spain.
   [Echanobe, Javier; Martinez, M. Victoria; del Campo, Ines] Univ Basque Country, Dept Elect & Elect, Leioa 48940, Spain.
C3 University of Basque Country; University of Basque Country
RP Gutiérrez-Zaballa, J (corresponding author), Univ Basque Country, Dept Elect Technol, Bilbao 48013, Spain.
EM j.gutierrez@ehu.eus
RI DEL CAMPO HAGELSTROM, INES JULIANA/F-2554-2016
OI MATA CARBALLEIRA, OSCAR/0000-0002-1468-6280; del Campo Hagelstrom,
   Ines/0000-0002-6378-5357; Gutierrez-Zaballa, Jon/0000-0002-6633-4148
FU Basque Government [KK-2021/00111, PRE_2021_1_0113]; Spanish Ministry of
   Science and Innovation [PID2020-115375RB-I00]
FX This work was partially supported by the Basque Government under grants
   KK-2021/00111 and PRE_2021_1_0113 and by the Spanish Ministry of Science
   and Innovation under grant PID2020-115375RB-I00. We thank the University
   of the Basque Country for its allocation of computational resources.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Alhaija H., 2018, INT J COMPUT VIS IJC
   AnandTech, 2015, ARM REV CORT A72 ARC
   ARM, 2020, LEARN ARCH INTR NEON
   Bai J, 2023, IEEE T NEUR NET LEAR, DOI 10.1109/TNNLS.2023.3235711
   Basterretxea K, 2021, IEEE INT VEH SYM, P866, DOI 10.1109/IV48863.2021.9575298
   Borges P., 2022, Journal of Field Robotics (JFR), V2, P1567
   Brostow GJ, 2008, LECT NOTES COMPUT SC, V5302, P44, DOI 10.1007/978-3-540-88682-2_5
   Brostow GJ, 2009, PATTERN RECOGN LETT, V30, P88, DOI 10.1016/j.patrec.2008.04.005
   Cavigelli L, 2016, PROC SPIE, V9997, DOI 10.1117/12.2241383
   Chen LC, 2018, IEEE T PATTERN ANAL, V40, P834, DOI 10.1109/TPAMI.2017.2699184
   Colomb M, 2019, IEEE INT C INTELL TR, P1085, DOI 10.1109/ITSC.2019.8917455
   Cordts M, 2016, PROC CVPR IEEE, P3213, DOI 10.1109/CVPR.2016.350
   Courdier E., 2020, P ASIAN C COMPUTER V
   Cui XM, 2019, REMOTE SENS-BASEL, V11, DOI 10.3390/rs11192220
   Du Q, 2008, IEEE GEOSCI REMOTE S, V5, P564, DOI 10.1109/LGRS.2008.2000619
   E. NCAP, 2023, EUR NEW CAR ASS PRO
   Fan MY, 2021, PROC CVPR IEEE, P9711, DOI 10.1109/CVPR46437.2021.00959
   Forestier G, 2013, INT J REMOTE SENS, V34, P2327, DOI 10.1080/01431161.2012.744488
   Fricker GA, 2019, REMOTE SENS-BASEL, V11, DOI 10.3390/rs11192326
   Govender M, 2007, WATER SA, V33, P145
   Gutiérrez-Zaballa J, 2022, LECT NOTES COMPUT SC, V13425, P136, DOI 10.1007/978-3-031-12748-9_11
   Hanhirova J, 2018, PROCEEDINGS OF THE 9TH ACM MULTIMEDIA SYSTEMS CONFERENCE (MMSYS'18), P204, DOI 10.1145/3204949.3204975
   Herweg J, 2013, APPL OPTICS, V52, P1330, DOI 10.1364/AO.52.001330
   Holly S, 2020, 2020 11TH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING WORKSHOPS (IGSC), DOI 10.1109/igsc51522.2020.9290876
   Huang YX, 2021, IEEE INT CONF COMP V, P1117, DOI 10.1109/ICCVW54120.2021.00131
   Infineon, 2021, IRPS5401 PMIC FLEX P
   Infineon, 2014, USB005 US GUID
   Iqbal H, 2018, HARISIQBAL88 PLOTNEU, DOI [10.5281/Zenodo, DOI 10.5281/ZENODO]
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Kim B, 2020, Arxiv, DOI arXiv:2011.00674
   Li P., 2020, 31 BRIT MACH VIS VIR
   Liyanage DC, 2020, 15TH INTERNATIONAL CONFERENCE MECHATRONIC SYSTEMS AND MATERIALS, MSM'20, P301, DOI 10.1109/msm49833.2020.9201738
   Lu JR, 2020, IEEE INT CON MULTI, DOI 10.1109/icme46284.2020.9102890
   Malivenko G., 2021, ONNX2KERAS 0 0 24
   MATLAB, 2022, DEEP LEARNING TOOLBO
   NVIDIA, 2022, NVIDIA JETS NAN SYST
   NVIDIA, 2022, Nvidia tensorrt
   OpeO, 2022, US
   Orsic M, 2019, PROC CVPR IEEE, P12599, DOI 10.1109/CVPR.2019.01289
   Photonfocus, PHOT MV1 D2048X1088
   Pi R., 2019, Raspberry pi 4 model b: Datasheet
   Pinchon N, 2019, LECT N MOBIL, P3, DOI 10.1007/978-3-319-99762-9_1
   Ronneberger O, 2015, LECT NOTES COMPUT SC, V9351, P234, DOI 10.1007/978-3-319-24574-4_28
   Seidlitz S, 2022, MED IMAGE ANAL, V80, DOI 10.1016/j.media.2022.102488
   Son GJ, 2021, SUSTAINABILITY-BASEL, V13, DOI 10.3390/su132413834
   Taghizadeh M, 2011, BIOSYST ENG, V108, P191, DOI 10.1016/j.biosystemseng.2010.10.005
   Tensorflow, 2013, XNNPACK BACK TENSORF
   Tools K., 2021, USB DIG MET USB A US
   van der Maaten L, 2008, J MACH LEARN RES, V9, P2579
   Wang S, 2020, REMOTE SENS-BASEL, V12, DOI 10.3390/rs12020207
   Weikl K., 2022, EL IM C
   Winkens C., 2019, ELECT IMAGING, V49, P1
   Winkens C., 2018, INT S EL IM SCI TECH
   Winkens C., 2019, ELECT IMAGING, V2019, P31, DOI 10.2352/ISSN.2470-1173.2019.15.AVM-031
   Winkens C, 2017, LECT NOTES COMPUT SC, V10424, P16, DOI 10.1007/978-3-319-64689-3_2
   Xilinx, 2018, HW Z1 ZCU104 EV BOAR
   Xilinx, 2018, ZCU104 EV BOARD
   Xilinx, 2022, DPUCZDX8G for Zynq UltraScale + MPSoCs Product Guide (PG338)
   Xilinx, 2021, QUANT MOD
NR 60
TC 2
Z9 2
U1 6
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2023
VL 139
AR 102878
DI 10.1016/j.sysarc.2023.102878
EA MAY 2023
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I7FD8
UT WOS:001004398900001
OA hybrid
DA 2024-07-18
ER

PT J
AU Rezk, NM
   Nordström, T
   Stathis, D
   Ul-Abdin, Z
   Aksoy, EE
   Hemani, A
AF Rezk, Nesma M.
   Nordstrom, Tomas
   Stathis, Dimitrios
   Ul-Abdin, Zain
   Aksoy, Eren Erdal
   Hemani, Ahmed
TI MOHAQ: Multi-Objective Hardware-Aware Quantization of recurrent neural
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Simple recurrent unit; Light gated recurrent unit; Quantization;
   Multi-objective optimization; Genetic algorithms
AB The compression of deep learning models is of fundamental importance in deploying such models to edge devices. The selection of compression parameters can be automated to meet changes in the hardware platform and application. This article introduces a Multi-Objective Hardware-Aware Quantization (MOHAQ) method, which considers hardware performance and inference error as objectives for mixed-precision quantization. The proposed method feasibly evaluates candidate solutions in a large search space by relying on two steps. First, post-training quantization is applied for fast solution evaluation (inference-only search). Second, we propose the "beacon-based search" to retrain selected solutions only and use them as beacons to estimate the effect of retraining on other solutions. We use speech recognition models on TIMIT dataset. Experimental evaluations show that Simple Recurrent Unit (SRU)-based models can be compressed up to 8x by post-training quantization without any significant error increase. On SiLago, we found solutions that achieve 97% and 86% of the maximum possible speedup and energy saving, with a minor increase in error on an SRU-based model. On Bitfusion, the beacon-based search reduced the error gain of the inference-only search on SRU-based models and Light Gated Recurrent Unit (LiGRU)-based model by up to 4.9 and 3.9 percentage points, respectively.
C1 [Rezk, Nesma M.; Ul-Abdin, Zain; Aksoy, Eren Erdal] Halmstad Univ, S-30118 Halmstad, Sweden.
   [Nordstrom, Tomas] Umea Univ, S-90187 Umea, Sweden.
   [Stathis, Dimitrios; Hemani, Ahmed] KTH Univ, S-10044 Stockholm, Sweden.
C3 Halmstad University; Umea University
RP Rezk, NM (corresponding author), Halmstad Univ, S-30118 Halmstad, Sweden.
EM nesma.rezk@hh.se; tomas.nordstrom@umu.se; stathis@kth.se;
   zain-ul-abdin@hh.se; eren.aksoy@hh.se; hemani@kth.se
OI M. Rezk, Nesma/0000-0002-4674-3809
FU ELLIIT strategic research initiative - Swedish government; Vinnova FFI
   project SHARPEN [2018-05001]
FX This research is part of the CERES research program funded by the ELLIIT
   strategic research initiative funded by the Swedish government and
   Vinnova FFI project SHARPEN, under grant agreement no. 2018-05001.
CR [Anonymous], 2017, ABS170902755 CORR
   [Anonymous], 1993, NASA STIRECON TECH R, V93, DOI DOI 10.6028/NIST.IR.4930
   Baccelli G, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218549
   Banner R, 2019, Arxiv, DOI arXiv:1810.05723
   Banner R, 2019, ADV NEUR IN, V32
   Blank J, 2020, IEEE ACCESS, V8, P89497, DOI 10.1109/ACCESS.2020.2990567
   Chong E. K, 2013, An Introduction to Optimization
   Courbariaux M, 2015, ADV NEUR IN, V28
   Dai XL, 2019, IEEE T COMPUT, V68, P1487, DOI 10.1109/TC.2019.2914438
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Fasfous N, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476997
   Aji AF, 2019, Arxiv, DOI arXiv:1909.06091
   Finkelstein A, 2019, Arxiv, DOI arXiv:1906.03193
   Graves A, 2013, Arxiv, DOI arXiv:1303.5778
   Hemani A., 2017, DARK SIDE SILICON EN, P47, DOI DOI 10.1007/978-3-319-31596-6_3
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Horn J., 1994, Proceedings of the First IEEE Conference on Evolutionary Computation. IEEE World Congress on Computational Intelligence (Cat. No.94TH0650-2), P82, DOI 10.1109/ICEC.1994.350037
   Jun Fang, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12347), P69, DOI 10.1007/978-3-030-58536-5_5
   Kapur S, 2017, Arxiv, DOI arXiv:1710.07706
   Katoch S, 2021, MULTIMED TOOLS APPL, V80, P8091, DOI 10.1007/s11042-020-10139-6
   Lee J, 2019, IEEE J SOLID-ST CIRC, V54, P173, DOI 10.1109/JSSC.2018.2865489
   Li J, 2017, 2017 IEEE 2ND INTERNATIONAL CONFERENCE ON BIG DATA ANALYSIS (ICBDA), P735, DOI 10.1109/ICBDA.2017.8078733
   Li Z, 2019, INT S HIGH PERF COMP, P69, DOI 10.1109/HPCA.2019.00028
   Liang TL, 2021, Arxiv, DOI arXiv:2101.09671
   Liu ZH, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P2785, DOI 10.1109/ICASSP39728.2021.9413631
   Nagel M., 2020, INT C MACHINE LEARNI, P7197
   Nahshan Y, 2021, MACH LEARN, V110, P3245, DOI 10.1007/s10994-021-06053-z
   Povey D, 2011, IEEE WORKSHOP AUTOMA
   Ravanelli M, 2019, INT CONF ACOUST SPEE, P6465, DOI [10.13140/rg.2.2.18985.44647, 10.1109/ICASSP.2019.8683713]
   Ravanelli M, 2018, IEEE T EM TOP COMP I, V2, P92, DOI 10.1109/TETCI.2017.2762739
   Rezk NM, 2022, INFORMATION, V13, DOI 10.3390/info13040176
   Rezk NM, 2020, IEEE ACCESS, V8, P57967, DOI 10.1109/ACCESS.2020.2982416
   Rezk NM, 2014, 2014 9TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), P170, DOI 10.1109/ICCES.2014.7030951
   Rizakis Michalis, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P3, DOI 10.1007/978-3-319-78890-6_1
   Rybalkin V, 2018, I C FIELD PROG LOGIC, P89, DOI 10.1109/FPL.2018.00024
   Sak H, 2014, INTERSPEECH, P338
   Savic D., 2002, Penn State University Press, V6, P1
   See JC, 2021, IEEE ACCESS, V9, P169082, DOI 10.1109/ACCESS.2021.3138756
   Shami MA, 2009, 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P122, DOI 10.1109/ASICON.2009.5351593
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Shawahna A, 2022, IEEE ACCESS, V10, P30202, DOI 10.1109/ACCESS.2022.3157893
   Srinivas N., 1994, Evolutionary Computation, V2, P221, DOI 10.1162/evco.1994.2.3.221
   Sung WY, 2016, Arxiv, DOI arXiv:1511.06488
   Tajammul MA, 2016, INT WORKS POW TIM, P92, DOI 10.1109/PATMOS.2016.7833431
   Tan Y, 2013, DEF TECHNOL, V9, P18, DOI 10.1016/j.dt.2013.03.001
   Tiwari Honey Durga, 2008, 2008 International SoC Design Conference, P65, DOI 10.1109/SOCDC.2008.4815685
   Vemparala M. R., 2021, BRIT MACHINE VISION
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wang S, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P11, DOI 10.1145/3174243.3174253
   Wang TZ, 2020, Arxiv, DOI arXiv:2006.08509
   Wang ZH, 2021, IEEE COMPUT INTELL M, V16, P10, DOI 10.1109/MCI.2021.3084393
   Wang ZS, 2017, IEEE T VLSI SYST, V25, P2763, DOI 10.1109/TVLSI.2017.2717950
   Yang Haichuan, 2018, arXiv
   Yang TJ, 2018, LECT NOTES COMPUT SC, V11214, P289, DOI 10.1007/978-3-030-01249-6_18
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Yao S., 2017, ABS170601215 CORR
   Yaohui Cai, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P13166, DOI 10.1109/CVPR42600.2020.01318
   Yuan Y, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9207413
   Yusoff Y, 2011, PROCEDIA ENGINEER, V15, DOI 10.1016/j.proeng.2011.08.745
   Zhao R, 2019, PR MACH LEARN RES, V97
NR 60
TC 0
Z9 0
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102778
DI 10.1016/j.sysarc.2022.102778
EA NOV 2022
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R2BZ
UT WOS:000892114100006
OA Green Published, Green Submitted, hybrid
DA 2024-07-18
ER

PT J
AU Odyurt, U
   Pimentel, AD
   Alonso, IG
AF Odyurt, Uraz
   Pimentel, Andy D.
   Alonso, Ignacio Gonzalez
TI Improving the robustness of industrial Cyber-Physical Systems through
   machine learning-based performance anomaly identification
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Industrial cyber-physical systems; Anomaly detection; Anomaly
   identification; Fault tolerance; Classification
ID CHALLENGES
AB We propose a versatile and fully data-centric methodology towards anomaly detection and identification in modern industrial Cyber-Physical Systems (CPS). Our motivation behind this move is the ever-growing computerisation in these systems, in the form of complex distributed computing nodes, running complex distributed software. Industrial CPS also demonstrate heavy deployment of hardware sensors, as well as an increasing role for software. We observe the insufficiency and costliness of design-time measures in prevention of anomalies. As our main contribution, our methodology is taking advantage of this data-rich environment by means of Extra-Functional Behaviour (EFB) monitoring, analytics pipelines and Artificial Intelligence (AI). Specifically, we demonstrate the use of compartmentalisation of execution timelines into distinct units, i.e., execution phases. We introduce the generation of representations for these phases, i.e., behavioural signatures and behavioural passports, as our way of behavioural fingerprinting. Composed using regression modelling techniques, signatures as the representation of ongoing behaviour, are compared to passports, representing reference behaviour. The comparison is done by means of goodness-of-fit scores, creating quantifiable measures of deviation between different recorded behaviours. We have used both partially synthetic and real-world traces in our experiments, depending on the use-case. We have also followed both white box and black box approaches for our use-cases, with discussions on the pros and cons of each.The effectiveness of our data-centric methodology is demonstrated by two proofs-of-concept from the industry, to represent the two ends of the industrial CPS complexity spectrum, with one being a large semiconductor photolithography machine, while the other is an image analysis platform. Each use-case comes with its own characteristics and limitations, confirming the flexibility of our methodology and the relevance of its integral steps in the approach towards the initial analysis and data transformations. The results of anomaly classification show overall high accuracies, as high as 99% in certain set-ups. These results show the capability of our data-centric methodology, suiting the presented modern industrial CPS designs.
C1 [Odyurt, Uraz; Pimentel, Andy D.] Univ Amsterdam, Informat Inst IvI, Amsterdam, Netherlands.
   [Alonso, Ignacio Gonzalez] ASML Netherlands BV, Veldhoven, Netherlands.
C3 University of Amsterdam; ASML Holding
RP Odyurt, U (corresponding author), Univ Amsterdam, Informat Inst IvI, Amsterdam, Netherlands.
EM u.odyurt@uva.nl; a.d.pimentel@uva.nl; ignacio.alonso@asml.com
RI Alonso, Ignacio/HPE-1239-2023; Alonso, Ignacio/IAM-5656-2023
OI Pimentel, Andy/0000-0002-2043-4469; Odyurt, Uraz/0000-0003-1094-0234
FU Nederlandse Organisatie voor Wetenschappelijk Onderzoek (NWO) , a.k.a,
   the Dutch Research Council;  [14208]
FX This paper is composed as part of the research project 14208, titled
   "Interactive DSL for Composable EFB Adaptation using Bi-simulation and
   Extrinsic Coordination (iDAPT)", funded by the Nederlandse Organisatie
   voor Wetenschappelijk Onderzoek (NWO) , a.k.a, the Dutch Research
   Council.
CR Aidong Xu, 2019, 2019 IEEE 3rd Conference on Energy Internet and Energy System Integration (EI2), P2659, DOI 10.1109/EI247390.2019.9062014
   [Anonymous], 2008, P 1 INT C SIM TOOLS
   [Anonymous], 1991, The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling
   Antoniadi AM, 2021, APPL SCI-BASEL, V11, DOI 10.3390/app11115088
   Ben-Hur A., 2002, Journal of Machine Learning Research, V2, P125, DOI 10.1162/15324430260185565
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Caviglione L, 2016, IEEE T INF FOREN SEC, V11, P799, DOI 10.1109/TIFS.2015.2510825
   Chalapathy R, 2019, arXiv
   CHATFIELD C, 1995, J ROY STAT SOC A STA, V158, P419, DOI 10.2307/2983440
   Cherkasova L, 2008, I C DEPEND SYS NETWO, P452, DOI 10.1109/DSN.2008.4630116
   CORTES C, 1995, MACH LEARN, V20, P273, DOI 10.1007/BF00994018
   COVER TM, 1967, IEEE T INFORM THEORY, V13, P21, DOI 10.1109/TIT.1967.1053964
   Derler P, 2012, P IEEE, V100, P13, DOI 10.1109/JPROC.2011.2160929
   Du YH, 2022, SCI REP-UK, V12, DOI 10.1038/s41598-022-05112-2
   Dvorak D., 2009, NASA STUDY FLIGHT SO
   Fowler JW, 2004, SIMUL-T SOC MOD SIM, V80, P469, DOI 10.1177/0037549704044324
   Friedman N, 1997, MACH LEARN, V29, P131, DOI 10.1023/A:1007465528199
   Fu Song., 2011, Global Telecommunications Conference (GLOBECOM 2011), 2011 IEEE, P1
   Giraldo J, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3203245
   Goh J, 2017, IEEE HI ASS SYS ENGR, P140, DOI 10.1109/HASE.2017.36
   Gunter D, 2007, 2007 8TH IEEE/ACM INTERNATIONAL CONFERENCE ON GRID COMPUTING, P41
   Ibidunmoye O, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2791120
   Karsai G, 2003, P IEEE, V91, P145, DOI 10.1109/JPROC.2002.805824
   Kim H, 2008, MOBISYS'08: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P239
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Lee BC, 2007, PROCEEDINGS OF THE 2007 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING PPOPP'07, P249, DOI 10.1145/1229428.1229479
   Liu YN, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1019, DOI 10.1145/2976749.2978299
   Lun YZ, 2019, J SYST SOFTWARE, V149, P174, DOI 10.1016/j.jss.2018.12.006
   Luo Y, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3453155
   Meyer H, 2020, PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), P210, DOI 10.1145/3341105.3373851
   Meyer H, 2018, IEEE INT SYMP PARAL, P979, DOI 10.1109/BDCloud.2018.00143
   Mitchell R, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2542049
   Monostori L, 2016, CIRP ANN-MANUF TECHN, V65, P621, DOI 10.1016/j.cirp.2016.06.005
   Odyurt Uraz, 2021, 2021 4th IEEE International Conference on Industrial Cyber-Physical Systems (ICPS), P152, DOI 10.1109/ICPS49255.2021.9468262
   Odyurt U., 2018, 2018 INT C EMB SOFTW, P1, DOI [10.1109/EMSOFT.2018.8537189, DOI 10.1109/EMSOFT.2018.8537189]
   Odyurt U, 2019, LECT NOTES COMPUT SC, V11733, P255, DOI 10.1007/978-3-030-27562-4_18
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Prasad NR, 2009, CMC-COMPUT MATER CON, V14, P1, DOI 10.1145/1541880.1541882
   Qoitech, 2020, OTII ARC OTII QOITEC
   Rasheed A, 2020, IEEE ACCESS, V8, P21980, DOI 10.1109/ACCESS.2020.2970143
   Ratasich D, 2019, IEEE ACCESS, V7, P13260, DOI 10.1109/ACCESS.2019.2891969
   Rokach L, 2005, DATA MINING AND KNOWLEDGE DISCOVERY HANDBOOK, P165, DOI 10.1007/0-387-25465-X_9
   Rosati R, 2023, J INTELL MANUF, V34, P107, DOI 10.1007/s10845-022-01960-x
   Rosati R, 2020, IEEE ACCESS, V8, P109080, DOI 10.1109/ACCESS.2020.3001455
   Schneider P, 2018, CPS-SPC'18: PROCEEDINGS OF THE 2018 WORKSHOP ON CYBER-PHYSICAL SYSTEMS SECURITY AND PRIVACY, P1, DOI 10.1145/3264888.3264890
NR 46
TC 1
Z9 1
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102716
DI 10.1016/j.sysarc.2022.102716
EA SEP 2022
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200007
OA hybrid
DA 2024-07-18
ER

PT J
AU Yu, SJ
   Park, K
AF Yu, SungJin
   Park, KiSung
TI ISG-SLAS: Secure and lightweight authentication and key agreement scheme
   for industrial smart grid using fuzzy extractor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Industrial smart grid; Cryptographic protocol; Authentication; Key
   agreement; Fuzzy extractor
ID MANAGEMENT; EXCHANGE
AB Smart grid (SG) has been received significant attention due to various services such as renewable energy and demand response. However, SG is fragile to various security attacks because an adversary can eavesdrop, insert, delete, or intercept the exchanged messages over an open channel. Thus, secure and lightweight authentication and key agreement (AKA) scheme for SG to ensure the necessary security requirements. Recently, the existing schemes designed a secure and efficient AKA protocol for industrial SG using cryptographic primitives to ensure reliable energy services. However, we prove that existing schemes for industrial SG are vulnerable to potential security attacks and do not guarantee the necessary security requirements. To enhance the security flaws of the existing schemes, we design a secure and lightweight AKA scheme for SG using fuzzy extractor, called ISG-SLAS. ISG-SLAS resists various security attacks and provides security functionalities. We evaluate the security of the ISG-SLAS using ROR model and AVISPA simulation. Moreover, we present the testbed experiments using MIRACL based on Raspberry PI 4. We then present a comparative analysis between ISG-SLAS and related schemes. Consequently, ISG-SLAS better ensures security and efficiency compared with related schemes and is more suitable than related schemes for practical SG.
C1 [Yu, SungJin; Park, KiSung] Elect & Telecommun Res Inst, Daejeon 34129, South Korea.
   [Yu, SungJin] Kyungpook Natl Univ, Sch Elect & Elect Engn, Daegu 41566, South Korea.
C3 Electronics & Telecommunications Research Institute - Korea (ETRI);
   Kyungpook National University
RP Park, K (corresponding author), Elect & Telecommun Res Inst, Daejeon 34129, South Korea.
EM ks.park@etri.re.kr
RI Park, Kisung/KIG-3849-2024
OI Park, Kisung/0000-0002-6172-9175
CR Abbasinezhad-Mood D, 2018, IEEE T IND ELECTRON, V65, P7996, DOI 10.1109/TIE.2018.2807383
   Abdalla M, 2005, LECT NOTES COMPUT SC, V3386, P65
   Ali Z, 2021, COMPUT NETW, V185, DOI 10.1016/j.comnet.2020.107731
   [Anonymous], 2001, FIPS PUB
   [Anonymous], 1995, 1801 FIPS PUB NIST U
   AVISPA, 2001, AUT VAL INT SEC PROT
   Boyko V, 2000, LECT NOTES COMPUT SC, V1807, P156
   Braeken A, 2018, ENERGIES, V11, DOI 10.3390/en11102662
   Chan ACF, 2014, IEEE J SEL AREA COMM, V32, P1509, DOI 10.1109/JSAC.2014.2332121
   Chaudhry, 2022, IEEE T IND INFORM, DOI DOI 10.1109/TII.2022.3158663
   Chaudhry SA, 2021, INT J ELEC POWER, V125, DOI 10.1016/j.ijepes.2020.106529
   Chaudhry SA, 2020, IEEE ACCESS, V8, P101235, DOI 10.1109/ACCESS.2020.2996093
   Department of Energy, 2017, EXPL IMP REV AM EL I
   Dodis Y, 2004, LECT NOTES COMPUT SC, V3027, P523
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   El Mrabet Z, 2018, COMPUT ELECTR ENG, V67, P469, DOI 10.1016/j.compeleceng.2018.01.015
   Faheem M, 2018, COMPUT SCI REV, V30, P1, DOI 10.1016/j.cosrev.2018.08.001
   Garg S, 2020, IEEE T IND INFORM, V16, P3548, DOI 10.1109/TII.2019.2944880
   Grover Harmanpreet Singh, 2020, Journal of Reliable Intelligent Environments, V6, P249, DOI 10.1007/s40860-020-00113-2
   Gunduz MZ, 2020, COMPUT NETW, V169, DOI 10.1016/j.comnet.2019.107094
   He DB, 2016, IET COMMUN, V10, P1795, DOI 10.1049/iet-com.2016.0091
   Khan AA, 2021, TELECOMMUN SYST, V78, P539, DOI 10.1007/s11235-021-00826-6
   Khan AA, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102053
   Khan AA, 2020, INT J ELEC POWER, V121, DOI 10.1016/j.ijepes.2020.106121
   Khan AA, 2022, J KING SAUD UNIV-COM, V34, P698, DOI 10.1016/j.jksuci.2019.04.013
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kumar N, 2019, IEEE T IND INFORM, V15, P6572, DOI 10.1109/TII.2019.2922697
   Mahmood K, 2018, FUTURE GENER COMP SY, V81, P557, DOI 10.1016/j.future.2017.05.002
   MIRACL cryptographic SDK, 2019, MULTIPRECISION INTEG
   Moghadam MF, 2020, ELECTR POW SYST RES, V178, DOI 10.1016/j.epsr.2019.106024
   Nicanfar H, 2014, IEEE SYST J, V8, P629, DOI 10.1109/JSYST.2013.2260942
   Odelu V, 2018, IEEE T SMART GRID, V9, P1900, DOI 10.1109/TSG.2016.2602282
   Saxena N, 2016, IEEE T INF FOREN SEC, V11, P907, DOI 10.1109/TIFS.2015.2512525
   Shaukat N, 2018, RENEW SUST ENERG REV, V81, P1453, DOI 10.1016/j.rser.2017.05.208
   SPAN, 2001, SEC PROT AN AVISPA
   Trivedi HS, 2020, COMPUT NETW, V178, DOI 10.1016/j.comnet.2020.107335
   von Oheimb David., 2005, P APPSEM 2005 WORKSH
   Wang D, 2017, IEEE T INF FOREN SEC, V12, P2776, DOI 10.1109/TIFS.2017.2721359
   Wang Z., 2017, Whole transcriptome sequencing of Pseudomonas syringae pv. actinidiaeinfected kiwifruit plants reveals speciesspecific interaction between long non-coding RNA and coding genes, P1, DOI [10.1038/s41598-017-05377-y, DOI 10.1038/S41598-017-05377-Y]
   Wazid M, 2018, IEEE INTERNET THINGS, V5, P269, DOI 10.1109/JIOT.2017.2780232
   Wazid M, 2017, IEEE T IND INFORM, V13, P3144, DOI 10.1109/TII.2017.2732999
   Wu DP, 2011, IEEE T SMART GRID, V2, P375, DOI 10.1109/TSG.2011.2120634
   Wu SH, 2012, J MED SYST, V36, P2325, DOI 10.1007/s10916-011-9700-7
   Xia JY, 2012, IEEE T SMART GRID, V3, P1437, DOI 10.1109/TSG.2012.2199141
   Yan LL, 2017, INT J DISTRIB SENS N, V13, DOI 10.1177/1550147717694173
   Yu S, 2021, IEEE ACCESS, V9, P126186, DOI 10.1109/ACCESS.2021.3111443
   Yu SJ, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20154143
   Yu S, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10051758
NR 48
TC 13
Z9 13
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102698
DI 10.1016/j.sysarc.2022.102698
EA AUG 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5R8SB
UT WOS:000874774200006
OA hybrid
DA 2024-07-18
ER

PT J
AU Chen, CL
   Wang, LL
   Long, Y
   Luo, YY
   Chen, KF
AF Chen, Chunliang
   Wang, Liangliang
   Long, Yu
   Luo, Yiyuan
   Chen, Kefei
TI A blockchain-based dynamic and traceable data integrity verification
   scheme for smart homes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data integrity; Blockchain; Smart home system; Dynamic operation;
   Sampling
ID IOT; CHALLENGES; INTERNET
AB A smart home system composed of numerous smart devices has benefited people's life due to the feature of convenience. With the development of smart home technology, huge amounts of data stored on external servers flow between different smart devices, and the integrity of these data is of great importance to the security of smart home systems. In this paper, we propose a blockchain-based data integrity verification scheme that supports efficient dynamic operations for a smart home system. In the verification scheme, we utilize the home gateway (HG) to aggregate all the data information and design a data structure that can be efficiently and dynamically operated to store the tag information of the data, which can reduce the local storage pressure in smart home systems. Moreover, homomorphic verifiable tags are used to formulate verification strategies and record the interactions between HG, cloud service providers (CSP), and third-party auditor (TPA) on the blockchain to make the verification service traceable and useful. Then, the theoretical analysis and experiments prove that the scheme is effective and cost-acceptable in smart home systems.
C1 [Chen, Chunliang; Wang, Liangliang] Shanghai Univ Elect Power, Coll Comp Sci & Technol, Shanghai 201306, Peoples R China.
   [Wang, Liangliang] Hangzhou Normal Univ, Key Lab Cryptog Zhejiang Prov, Hangzhou 311121, Peoples R China.
   [Luo, Yiyuan] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 201306, Peoples R China.
   [Luo, Yiyuan] Huizhou Univ, Sch Comp Sci & Engn, Huizhou 516007, Peoples R China.
   [Chen, Kefei] Hangzhou Normal Univ, Sch Math, Hangzhou 310036, Peoples R China.
C3 Shanghai University of Electric Power; Hangzhou Normal University;
   Shanghai Jiao Tong University; Huizhou University; Hangzhou Normal
   University
RP Wang, LL (corresponding author), Shanghai Univ Elect Power, Coll Comp Sci & Technol, Shanghai 201306, Peoples R China.
EM llwang@shiep.edu.cn
OI Wang, Liangliang/0000-0003-0389-3281
FU National Natural Science Founda-tion of China [U1936213]; Open Research
   Fund of Key Laboratory of Cryptography of Zhejiang Province [ZCL21017]
FX Acknowledgment This study was supported by the National Natural Science
   Founda-tion of China (U1936213) , Open Research Fund of Key Laboratory
   of Cryptography of Zhejiang Province (ZCL21017) .
CR Ammi M, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2020.102482
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Dai HN, 2019, IEEE INTERNET THINGS, V6, P8076, DOI 10.1109/JIOT.2019.2920987
   El-Hindi M, 2019, PROC VLDB ENDOW, V12, P1597, DOI 10.14778/3342263.3342636
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Fan Q, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102112
   Filho D. L. G., 2006, Cryptol. ePrint Arch., V1, P150
   Gao X, 2022, IEEE T DEPEND SECURE, V19, P3774, DOI 10.1109/TDSC.2021.3106780
   Hamdaoui B, 2020, IEEE NETWORK, V34, P6, DOI 10.1109/MNET.2020.8977438
   He K, 2020, LECT NOTES COMPUT SC, V12454, P65, DOI 10.1007/978-3-030-60248-2_5
   Kairaldeen AR, 2021, WIREL COMMUN MOB COM, V2021, DOI 10.1155/2021/4401809
   Li CL, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2021.102602
   Li JX, 2020, INFORM PROCESS MANAG, V57, DOI 10.1016/j.ipm.2020.102382
   Lin Yangfei, 2021, IEEE INTERNET THINGS
   Maesa DD, 2020, J PARALLEL DISTR COM, V138, P99, DOI 10.1016/j.jpdc.2019.12.019
   Meng Y, 2018, IEEE WIREL COMMUN, V25, P53, DOI 10.1109/MWC.2017.1800100
   Nakamoto Satoshi, 2009, DECENT BUS REV
   Qin XM, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101854
   Ray PP, 2021, IEEE SYST J, V15, P85, DOI 10.1109/JSYST.2020.2963840
   Ren YJ, 2021, FUTURE GENER COMP SY, V115, P304, DOI 10.1016/j.future.2020.09.019
   Ruan PC, 2021, INT CONF MANAGE DATA, P1504, DOI 10.1145/3448016.3452789
   Sharma A, 2019, INT CONF MANAGE DATA, P105, DOI 10.1145/3299869.3319883
   Shen J, 2018, INFORM SCIENCES, V453, P186, DOI 10.1016/j.ins.2018.04.048
   Sovacool BK, 2020, RENEW SUST ENERG REV, V120, DOI 10.1016/j.rser.2019.109663
   Szydlo M, 2004, LECT NOTES COMPUT SC, V3027, P541
   Tan CB, 2018, J NETW COMPUT APPL, V110, P75, DOI 10.1016/j.jnca.2018.03.017
   Wang HQ, 2021, J PARALLEL DISTR COM, V152, P1, DOI 10.1016/j.jpdc.2021.02.012
   Wang Q, 2009, LECT NOTES COMPUT SC, V5789, P355, DOI 10.1007/978-3-642-04444-1_22
   Wang T, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101971
   Wang X, 2019, COMPUT COMMUN, V136, P10, DOI 10.1016/j.comcom.2019.01.006
   Xie GP, 2021, SECUR COMMUN NETW, V2021, DOI 10.1155/2021/9921209
   Yu Y, 2017, IEEE T INF FOREN SEC, V12, P767, DOI 10.1109/TIFS.2016.2615853
   Yue DD, 2018, INT C PAR DISTRIB SY, P561, DOI [10.1109/ICPADS.2018.00079, 10.1109/PADSW.2018.8644863]
   Zhang Y, 2020, IEEE T DEPEND SECURE, V17, P608, DOI 10.1109/TDSC.2018.2829880
   Zhang Z., 2022, IEEE Internet of Things Journal
   Zheng ZB, 2018, INT J WEB GRID SERV, V14, P352, DOI 10.1504/IJWGS.2018.095647
   Zhou W, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1133
NR 37
TC 4
Z9 4
U1 2
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102677
DI 10.1016/j.sysarc.2022.102677
EA JUL 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3X4DR
UT WOS:000842993200007
DA 2024-07-18
ER

PT J
AU He, WP
   Feng, D
   Wang, F
   Li, Y
   Lu, MT
AF He, Wenpeng
   Feng, Dan
   Wang, Fang
   Li, Yue
   Lu, Mengting
TI IRO: Integrity-Reliability enhanced Ring ORAM
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memory Systems; Security; Integrity; Reliability; Ring ORAM
ID PERFORMANCE; ENCRYPTION; ERRORS
AB Memory security and reliability are two major design concerns in cloud computing systems. State-of-the-art memory security-reliability co-designs (e.g., Synergy) have achieved a good balance in performance, security, and reliability. However, these works merely rely on encryption to ensure data confidentiality, which cannot avoid information leakage from memory access patterns. Ring ORAM is an attractive confidentiality protection protocol to hide memory access patterns to the untrusted system. Unfortunately, it lacks memory integrity and reliability support, and it is incompatible with the security-reliability co-designs. A forced combination of Ring ORAM with the general integrity and reliability schemes would result in severe performance and storage overhead. In this paper, we propose IRO, an Integrity-Reliability enhanced Ring ORAM design. First, we analyze the inefficiency of general integrity protection methods and propose RIT, an integrity verification scheme for Ring ORAM that does not have extra integrity metadata access overhead.Then, we analyze the memory waste in Ring ORAM and propose Secure Replication, the reliability scheme that provides channel-level memory error resilience with very little storage overhead for replicas. We conduct cycle-accurate simulations to analyze the efficiency of our design. The results show that IRO increases 7.56% execution time of the baseline Ring ORAM in the case of limited MAC computation units. With enough computation resources, IRO can reduce the execution time of the baseline by 2.11%.
C1 [He, Wenpeng; Feng, Dan; Wang, Fang; Li, Yue] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Peoples R China.
   [He, Wenpeng; Feng, Dan; Wang, Fang; Li, Yue] Wuhan Natl Lab Optoelect, Wuhan, Peoples R China.
C3 Huazhong University of Science & Technology; Huazhong University of
   Science & Technology
RP Wang, F (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Peoples R China.
EM wangfang@hust.edu.cn
RI wang, fang/GYD-4295-2022; Wang, Fang/HPC-5174-2023
OI He, Wenpeng/0000-0002-1165-8460
FU NSFC, China [61832020, 61821003]; National Key R&D Program of China
   [2018YFB1003305]; Project of Shenzhen Technology Scheme, China
   [JCYJ20210324141601005]
FX Acknowledgments This work was supported by NSFC, China (No. 61832020,
   61821003) , National Key R&D Program of China (No. 2018YFB1003305) ,
   Project of Shenzhen Technology Scheme, China (JCYJ20210324141601005) .
   We are grateful to all the reviewers and editors for their worthwhile
   comments and suggestions.
CR [Anonymous], 2006, MICRON DDR3 SDRAM DA
   [Anonymous], Advanced Memory Protection for HP ProLiant 300 Series G4 Servers
   Bellare M., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P1
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Chatterjee, 2012, TECH REP
   Costan V., 2016, IACR Cryptol. ePrint Arch, DOI DOI 10.1159/000088809
   Dell T. J., 1997, A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory
   Fieback M., 2017, DRAM RELIABILITY AGI
   Fletcher CW, 2015, ACM SIGPLAN NOTICES, V50, P103, DOI [10.1145/2694344.2694353, 10.1145/2775054.2694353]
   Fletcher CW, 2015, ANN IEEE SYM FIELD P, P215, DOI 10.1109/FCCM.2015.58
   Gancher Joshua, 2017, Proceedings on Privacy Enhancing Technologies, V2017, P149, DOI 10.1515/popets-2017-0021
   Gassend B, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P295, DOI 10.1109/HPCA.2003.1183547
   Gentry Craig, 2013, Privacy Enhancing Technologies.13th International Symposium, PETS 2013. Proceedings: LNCS 7981, P1, DOI 10.1007/978-3-642-39077-7_1
   Goldreich Oded, 1987, Proceedings of the 19th Annual ACM Symposium on Theory of Computing. STOC'87, P182, DOI DOI 10.1145/28395.28416
   Gong SL, 2018, INT S HIGH PERF COMP, P683, DOI 10.1109/HPCA.2018.00064
   Gurumurthi Sudhanva, 2013, SELSE
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   HSIAO MY, 1970, IBM J RES DEV, V14, P395, DOI 10.1147/rd.144.0395
   Huang RR, 2010, CONF PROC INT SYMP C, P395, DOI 10.1145/1816038.1816015
   Islam M. S., 2012, P NETW DISTR SYST SE, P1
   Jian X, 2014, INT CONF HIGH PERFOR, P1035, DOI 10.1109/SC.2014.89
   Kaplan David, 2016, AMD MEMORY ENCRYPTIO
   Kim J, 2015, INT S HIGH PERF COMP, P101
   Kim K, 2008, 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, P5, DOI 10.1109/VTSA.2008.4530774
   Lehman TS, 2018, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2018.00012
   Lipmaa H., 2000, Comments to NIST Concerning AES Modes ofOperation: CTR-Mode Encryption
   Maas Martin, 2013, P 2013 ACM SIGSAC C, P311, DOI DOI 10.1145/2508859
   Meaney PJ, 2012, IBM J RES DEV, V56, DOI 10.1147/JRD.2011.2177106
   Merkle R. C., 1980, Proceedings of the 1980 Symposium on Security and Privacy, P122
   Meza J, 2015, I C DEPEND SYS NETWO, P415, DOI 10.1109/DSN.2015.57
   Nair PJ, 2016, CONF PROC INT SYMP C, P341, DOI 10.1109/ISCA.2016.38
   ntel, ADDRESS RANGE PARTIA
   Patil A, 2021, CONF PROC INT SYMP C, P526, DOI 10.1109/ISCA52012.2021.00048
   Ren L, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P415
   Ren Ling, 2013, ACM SIGARCH Computer Architecture News, V41, P571
   Rogers B, 2007, INT SYMP MICROARCH, P183, DOI 10.1109/MICRO.2007.16
   Saileshwar G, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P416, DOI 10.1109/MICRO.2018.00041
   Saileshwar G, 2018, INT S HIGH PERF COMP, P454, DOI 10.1109/HPCA.2018.00046
   Schroeder B, 2009, PERF E R SI, V37, P193
   Sridharan V, 2012, INT CONF HIGH PERFOR
   Sridharan V, 2013, INT CONF HIGH PERFOR
   Sridharan V, 2015, ACM SIGPLAN NOTICES, V50, P297, DOI [10.1145/2775054.2694348, 10.1145/2694344.2694348]
   Stefanov Emil., 2013, CCS
   Szefer J., 2014, HASP 2014 HARDWARE A, DOI [10.1145/2611765.2611774, DOI 10.1145/2611765.2611774]
   Taassori M, 2020, ANN I S COM, P735, DOI 10.1109/ISCA45697.2020.00066
   Taassori M, 2018, ACM SIGPLAN NOTICES, V53, P665, DOI 10.1145/3173162.3177155
   Udipi AN, 2012, CONF PROC INT SYMP C, P285, DOI 10.1109/ISCA.2012.6237025
   Vig S, 2020, DES AUT TEST EUROPE, P1538, DOI 10.23919/DATE48585.2020.9116548
   Yan CY, 2006, CONF PROC INT SYMP C, P179, DOI 10.1145/1150019.1136502
   Yitbarek SF, 2018, DES AUT CON, DOI 10.1145/3195970.3196102
   Yoon DH, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P397
   Zhang XP, 2013, PLOS ONE, V8, DOI [10.1371/journal.pone.0053995, 10.1371/journal.pone.0057805, 10.1371/journal.pone.0053931]
   Zheng RH, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P214, DOI 10.1145/3079856.3080213
   Zhuang XT, 2004, ACM SIGPLAN NOTICES, V39, P72, DOI 10.1145/1037187.1024403
NR 54
TC 1
Z9 1
U1 2
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102494
DI 10.1016/j.sysarc.2022.102494
EA APR 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1I5KZ
UT WOS:000797269300001
DA 2024-07-18
ER

PT J
AU Li, Q
   Yang, Z
   Qin, XM
   Tao, DH
   Pan, HY
   Huang, YF
AF Li, Qi
   Yang, Zhen
   Qin, Xuanmei
   Tao, Dehao
   Pan, Hongyun
   Huang, Yongfeng
TI CBFF: A cloud-blockchain fusion framework ensuring data accountability
   for multi-cloud environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data security; Cloud data accountability; Multi-cloud; Blockchain; Smart
   contract
ID ENCRYPTION
AB In order to develop emerging industries such as smart healthcare and intelligent transportation, the government has established various organizations and platforms to manage the growth of industries and encourage the cooperation of companies. However, as different companies' data are scattered on different cloud platforms, it is difficult to have a unified control and reliable accountability for the operation of cloud data, which obstructs the establishment of platforms and cooperation. In this paper, to address the problems above, we propose a Cloud-Blockchain Fusion Framework (CBFF) to achieve data accountability among multiple clouds. CBFF improves the trustworthiness of operation to cloud data by designing secure mechanisms between clouds and blockchain. It designs a unified data Naming and Addressing Mechanism to publish and locate cloud data globally in a multi-cloud environment. Also, it proposes the Operation Tracing Mechanism to achieve reliable operation logging and tracing. With CBFF, we present a prototype implementation system using Hyperledger Fabric blockchain and Alibaba Cloud Computing. Our system could provide secure data uploading, sharing, and updating among multiple clouds. Finally, we also provide experiments and analysis to demonstrate that our framework has significant efficiency and security improvements.
C1 [Yang, Zhen] Beijing Univ Posts & Telecommun, Sch Cyberspace Secur, Beijing 100876, Peoples R China.
   [Tao, Dehao] Tsinghua Univ, Inst Network Sci & Cyberspace & BNRist, Beijing 100084, Peoples R China.
   [Tao, Dehao] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China.
   [Qin, Xuanmei; Pan, Hongyun; Huang, Yongfeng] Tsinghua Univ, BNRist, Beijing 100084, Peoples R China.
C3 Beijing University of Posts & Telecommunications; Tsinghua University;
   Tsinghua University; Tsinghua University
RP Yang, Z (corresponding author), Beijing Univ Posts & Telecommun, Sch Cyberspace Secur, Beijing 100876, Peoples R China.
EM yangzhenyz@bupt.edu.cn
OI Li, Qi/0000-0002-1647-7861
FU National Natural Science Foundation of China [U1836204, U1705261,
   62002197]
FX This work is supported by National Natural Science Foundation of China
   (Grant No. U1836204, No. U1705261 and No. 62002197). We would like to
   thank the anonymous reviewers for their helpful remarks.
CR A.-P.E. Cooperation, 2014, WHIT PAP INT VEH IOV
   AlZain MA, 2015, INT J CLOUD APPL COM, V5, P35, DOI 10.4018/IJCAC.2015070103
   Androulaki E, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190538
   Armbrust M, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1721654.1721672
   Ateniese G., 2006, ACM Transactions on Information and Systems Security, V9, P1, DOI 10.1145/1127345.1127346
   Bader L, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2021.102529
   Benalia E, 2020, T EMERG TELECOMMUN T, V31, DOI 10.1002/ett.3881
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Chow R., 2009, Proceedings of the 2009 ACM workshop on Cloud computing security, P85, DOI DOI 10.1145/1655008.1655020
   Chow Sherman S. M., 2012, Cryptography and Security: From Theory to Applications. Essays Dedicated to Jean-Jacques Quisquater on the Occasion of His 65th Birthday: LNCS 6805, P442, DOI 10.1007/978-3-642-28368-0_28
   Fedorov S., 2008, GetData graph digitizer
   Ghazal TM, 2021, FUTURE INTERNET, V13, DOI 10.3390/fi13080218
   Ghimire Awishkar, 2020, 2020 Fourth International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC), P441, DOI 10.1109/I-SMAC49090.2020.9243318
   Humayun Mamoona, 2020, IEEE Internet of Things Magazine, V3, P58, DOI 10.1109/IOTM.0001.1900097
   Ibrahim A, 2016, IEEE INT CONF SERIOU
   Jennifer F, 2012, J SOFTW ENG APPL, V5, P923
   Jiang S, 2021, IEEE T IND INFORM, V17, P7639, DOI 10.1109/TII.2020.3046129
   Jiang S, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN (BLOCKCHAIN 2019), P405, DOI 10.1109/Blockchain.2019.00062
   Jiang S, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP 2018), P49, DOI 10.1109/SMARTCOMP.2018.00073
   Jiangshui Hong, 2019, Web, Artificial Intelligence and Network Applications. Proceedings of the Workshops of the 33rd International Conference on Advanced Information Networking and Applications (WAINA-2019). Advances in Intelligent Systems and Computing (AISC 927), P1055, DOI 10.1007/978-3-030-15035-8_103
   Ko R.K., 2014, Security, Privacy and Trust in Cloud Systems, P211
   Ko RKL, 2014, IEEE INT CONF CLOUD, P881, DOI 10.1109/CLOUD.2014.121
   Kun-Lin Tsai, 2014, 2014 17th International Conference on Network-Based Information Systems (NBiS). Proceedings, P476, DOI 10.1109/NBiS.2014.22
   Liang CL, 2016, 2016 2ND INTERNATIONAL SYMPOSIUM ON AGENT, MULTI-AGENT SYSTEMS AND ROBOTICS (ISAMSR), P160, DOI 10.1109/ISAMSR.2016.7810021
   Liang XP, 2017, IEEE ACM INT SYMP, P468, DOI 10.1109/CCGRID.2017.8
   Lin S, 2020, J ELECT RES APPL, V4
   Liu H, 2020, IEEE ACCESS, V8, P18207, DOI 10.1109/ACCESS.2020.2968492
   Liu Y, 2020, IEEE INTERNET THINGS, V7, P6634, DOI 10.1109/JIOT.2020.2975140
   Motahari-Nezhad H.R., 2009, IEEE INTERNET COMPUT, V10, P1
   Nakamoto S., 2008, DECENTRAL BUS REV
   Ning JT, 2018, IEEE T INF FOREN SEC, V13, P94, DOI 10.1109/TIFS.2017.2738601
   Osanaiye O, 2016, J NETW COMPUT APPL, V67, P147, DOI 10.1016/j.jnca.2016.01.001
   Qin XM, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101854
   Ramesh K, 2014, 2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), P968, DOI 10.1109/ICCICCT.2014.6993099
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Salih A. A., 2020, Technol. Rep. Kansai Univ., V62, P2139
   Sanjay K. R., 2019, J. Amb. Intell. Hum. Comput., V10, P1
   Sravan Kumar R., 2011, 2011 Third International Conference on Communication Systems and Networks (COMSNETS), P1, DOI DOI 10.1109/COMSNETS.2011.5716422.
   Srinivasu PN, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10121437
   Suen CH, 2013, IEEE INT CONF TRUST, P594, DOI 10.1109/TrustCom.2013.73
   Sun J, 2022, MAR BIOTECHNOL, V24, P5, DOI 10.1007/s10126-021-10082-z
   Sundareswaran S., 2011, Proceedings of the 2011 IEEE 4th International Conference on Cloud Computing (CLOUD 2011), P113, DOI 10.1109/CLOUD.2011.57
   Techapanupreed C, 2020, SECUR COMMUN NETW, V2020, DOI 10.1155/2020/8899409
   Thwin TT, 2019, SECUR COMMUN NETW, DOI 10.1155/2019/8315614
   Venkatesh A., 2018, INT J SCI RES COMPUT, V3, P1741
   [王继业 Wang Jiye], 2017, [计算机研究与发展, Journal of Computer Research and Development], V54, P742
   Wood G., 2014, Ethereum project yellow paper, V151, P1
   Xia Q, 2017, IEEE ACCESS, V5, P14757, DOI 10.1109/ACCESS.2017.2730843
   Xiao Wei, 2020, 2020 IEEE International Conference on Smart Internet of Things (SmartIoT), P309, DOI 10.1109/SmartIoT49966.2020.00055
   Xin Qian, 2019, Artificial Intelligence and Security. 5th International Conference, ICAIS 2019. Proceedings: Lecture Notes in Computer Science (LNCS 11632), P85, DOI 10.1007/978-3-030-24274-9_8
   Xiong H, 2019, FUTURE GENER COMP SY, V97, P453, DOI 10.1016/j.future.2019.03.008
   Xu Y, 2021, IEEE T NETW SCI ENG, V8, P1202, DOI 10.1109/TNSE.2020.2976697
   Xuanmei Qin, 2019, 2019 26th International Conference on Telecommunications (ICT), P249, DOI 10.1109/ICT.2019.8798859
   Yang WT, 2021, IEEE INTERNET THINGS, V8, P8632, DOI 10.1109/JIOT.2020.3047640
   Yang Z., 2017, Performance Computing and Communications Conference (IPCCC), 2017 IEEE 36th International, P1, DOI DOI 10.1109/THS.2017.7943504
   Zhang G., 2018, J. Commun. Inf. Netw., V3, P1, DOI [DOI 10.1007/S41650-018-0024-3, 10.1007/s41650-018-0024-3]
   Zhang J, 2009, LECT NOTES COMPUT SC, V5776, P17, DOI 10.1007/978-3-642-04219-5_2
   Zhang ZT, 2020, IEEE INTERNET THINGS, V7, P10314, DOI 10.1109/JIOT.2020.2986303
NR 58
TC 3
Z9 3
U1 1
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102436
DI 10.1016/j.sysarc.2022.102436
EA FEB 2022
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200001
DA 2024-07-18
ER

PT J
AU Bansal, U
   Kar, J
   Ali, I
   Naik, K
AF Bansal, Udit
   Kar, Jayaprakash
   Ali, Ikram
   Naik, Kshirasagar
TI ID-CEPPA: Identity-based Computationally Efficient Privacy-Preserving
   Authentication scheme for vehicle-to-vehicle communications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Unlikability; Privacy-preserving; Integrity; Internet of Things
ID SECURITY; PROTOCOL
AB Traffic management is very important in both public and private transportation. Vehicular Ad-Hoc Networks (VANETs) works wirelessly to exchange the traffic status messages to increase the traffic safety and efficiency. During the broadcasting of messages, security and privacy are major concerns. In order to achieve these security and privacy requirements, many authentication schemes have been proposed. However, the performance of these schemes in terms of computational and communication/storage cost is not satisfactory. To address this, we propose an Identity-based Computationally Efficient Privacy-Preserving Authentication (ID-CEPPA) scheme using Identity-based Cryptography (IDC) and Elliptic Curve Cryptography (ECC) for vehicle-to-vehicle (V2V) communications in VANETs. The scheme ensures message's source authentication, message integrity, non-repudiation, and anonymity of the vehicle's identity efficiently in V2V communications. In addition, our scheme supports batch-signatures verification method due to which multiple messages are authenticated simultaneously. The security of the ID-CEPPA scheme is proved under Elliptic Curve Discrete Logarithm problem in the random oracle model. The performance evaluation indicates that ID-CEPPA scheme has less computational and communication/storage cost as compared to the relevant IDC-based signature schemes.
C1 [Bansal, Udit; Kar, Jayaprakash] LNM Inst Informat Technol, Dept Comp Sci & Engn, Ctr Cryptog Cyber Secur & Digital Forens, Jaipur, Rajasthan, India.
   [Ali, Ikram] Univ Elect Sci & Technol China, Sch Automat Engn, Chengdu 611731, Peoples R China.
   [Naik, Kshirasagar] Univ Waterloo, Dept Elect & Comp Engg, Waterloo, ON N2L3G1, Canada.
C3 LNM Institute of Information Technology; University of Electronic
   Science & Technology of China; University of Waterloo
RP Kar, J (corresponding author), LNM Inst Informat Technol, Dept Comp Sci & Engn, Ctr Cryptog Cyber Secur & Digital Forens, Jaipur, Rajasthan, India.
EM jayaprakashkar@lnmiit.ac.in
RI Ali, Ikram/ACC-8075-2022
OI Ali, Ikram/0000-0002-1499-9594; Kar, Jayaprakash/0000-0003-4800-4791
CR Ali I, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101692
   Bayat M, 2015, WIREL NETW, V21, P1733, DOI 10.1007/s11276-014-0881-0
   Cui J, 2017, IEEE T VEH TECHNOL, V66, P10283, DOI 10.1109/TVT.2017.2718101
   De Caro A, 2011, IEEE SYMP COMP COMMU
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   Julien F., 2007, ASS COMPUTING MACHIN
   Kar J., 2020, IEEE SYST J
   Kar J, 2020, J INF SECUR APPL, V54, DOI 10.1016/j.jisa.2020.102581
   Kumari N, 2021, J SYST ARCHITECT, V120, DOI 10.1016/j.sysarc.2021.102307
   Liu JH, 2020, IEEE INTERNET THINGS, V7, P5256, DOI 10.1109/JIOT.2020.2979613
   Lo NW, 2016, IEEE T INTELL TRANSP, V17, P1319, DOI 10.1109/TITS.2015.2502322
   Lu RX, 2008, IEEE INFOCOM SER, P1903
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Raw R. S., 2013, Int. J. Netw. Secur. Appl., V5, DOI DOI 10.5121/IJNSA.2013.5508
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Saeed MES, 2018, IEEE INTERNET THINGS, V5, P4926, DOI 10.1109/JIOT.2018.2876133
   Shim KA, 2013, IEEE T WIREL COMMUN, V12, P5386, DOI 10.1109/TWC.2013.100313.120318
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   Wang CZ, 2015, J MED SYST, V39, DOI 10.1007/s10916-015-0331-2
   Wang SB, 2017, COMPUT COMMUN, V112, P154, DOI 10.1016/j.comcom.2017.09.005
   Wasef A, 2013, IEEE T MOBILE COMPUT, V12, P78, DOI 10.1109/TMC.2011.246
   Wong KHM, 2006, IEEE INTERNATIONAL CONFERENCE ON SENSOR NETWORKS, UBIQUITOUS, AND TRUSTWORTHY COMPUTING, VOL 1, PROCEEDINGS, P244
   Zhang CX, 2008, IEEE ICC, P1451, DOI 10.1109/ICC.2008.281
   Zhang CX, 2011, WIREL NETW, V17, P1851, DOI 10.1007/s11276-011-0383-2
   Zhang Jianhong, 2014, International Journal of Network Security, V16, P355
NR 25
TC 14
Z9 14
U1 6
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
DI 10.1016/j.sysarc.2021.102387
EA JAN 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YV1LI
UT WOS:000752494100004
DA 2024-07-18
ER

PT J
AU An, S
   Zhang, XJ
   Wei, D
   Zhu, HG
   Yang, JY
   Tsintotas, KA
AF An, Shan
   Zhang, Xiajie
   Wei, Dong
   Zhu, Haogang
   Yang, Jianyu
   Tsintotas, Konstantinos A.
TI FastHand: Fast monocular hand pose estimation on embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hand pose estimation; Landmark localization; Hand detection;
   Encoder-decoder network; Heatmap regression
ID GESTURE RECOGNITION
AB Hand pose estimation is a fundamental task in many human-robot interaction-related applications. However, previous approaches suffer from unsatisfying hand landmark predictions in real-world scenes and high computation burden. This paper proposes a fast and accurate framework for hand pose estimation, dubbed as "FastHand". Using a lightweight encoder-decoder network architecture, FastHand fulfills the requirements of practical applications running on embedded devices. The encoder consists of deep layers with a small number of parameters, while the decoder uses spatial location information to obtain more accurate results. The evaluation took place on two publicly available datasets demonstrating the improved performance of the proposed pipeline compared to other state-of-the-art approaches. FastHand offers high accuracy scores while reaching a speed of 25 frames per second on an NVIDIA Jetson TX2 graphics processing unit.
C1 [An, Shan; Zhu, Haogang] Beihang Univ, Sch Comp Sci & Engn, Beijing 100191, Peoples R China.
   [Zhang, Xiajie; Wei, Dong] JD COM Inc, Tech & Data Ctr, Beijing 100108, Peoples R China.
   [Yang, Jianyu] Soochow Univ, Sch Rail Transportat, Suzhou 215006, Peoples R China.
   [Tsintotas, Konstantinos A.] Democritus Univ Thrace, Dept Prod & Management Engn, Xanthi 67132, Greece.
C3 Beihang University; Soochow University - China; Democritus University of
   Thrace
RP Zhu, HG (corresponding author), Beihang Univ, Sch Comp Sci & Engn, Beijing 100191, Peoples R China.
EM haogangzhu@buaa.edu.cn
RI Tsintotas, Konstantinos A./AAG-2765-2022; LU, CX/KFB-9510-2024; wen,
   liang/JNR-7720-2023; XIE, WANYING/JNR-9259-2023; Tsintotas, Konstantinos
   A./ACG-1650-2022
OI Tsintotas, Konstantinos A./0000-0002-1808-2601; Tsintotas, Konstantinos
   A./0000-0002-1808-2601; An, Shan/0000-0001-7796-6952
FU National Key Research and Development Program of China [2020YFC2006200];
   Major Program of the National Natural Science Foundation of China
   [91846201]; National Natural Science Foundation of China [72071069,
   61773272]
FX This work was supported by grants from the National Key Research and
   Development Program of China (Grant No. 2020YFC2006200), the Major
   Program of the National Natural Science Foundation of China (Grant No.
   91846201), the National Natural Science Foundation of China (Grant No.
   72071069 and No. 61773272).
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Boukhayma A, 2019, PROC CVPR IEEE, P10835, DOI 10.1109/CVPR.2019.01110
   Brèthes L, 2004, IEEE INT CONF ROBOT, P1901, DOI 10.1109/ROBOT.2004.1308101
   Cai YJ, 2018, LECT NOTES COMPUT SC, V11210, P678, DOI 10.1007/978-3-030-01231-1_41
   Cao Z, 2017, PROC CVPR IEEE, P1302, DOI 10.1109/CVPR.2017.143
   Chen YF, 2020, IEEE WINT CONF APPL, P370, DOI [10.1109/WACV45572.2020.9093271, 10.1109/wacv45572.2020.9093271]
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Cicirelli G, 2015, INT J ADV ROBOT SYST, V12, DOI 10.5772/59974
   Devineau G, 2018, IEEE INT CONF AUTOMA, P106, DOI 10.1109/FG.2018.00025
   Ehlers K, 2016, IEEE INT C EMERG
   Ge LH, 2019, PROC CVPR IEEE, P10825, DOI 10.1109/CVPR.2019.01109
   Ge LH, 2018, IEEE T IMAGE PROCESS, V27, P4422, DOI 10.1109/TIP.2018.2834824
   Goldin-Meadow S, 1999, TRENDS COGN SCI, V3, P419, DOI 10.1016/S1364-6613(99)01397-2
   Gomez-Donoso F, 2019, IMAGE VISION COMPUT, V81, P25, DOI 10.1016/j.imavis.2018.12.001
   Hampali Shreyas, 2019, ARXIV190701481
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Iqbal U, 2018, LECT NOTES COMPUT SC, V11215, P125, DOI 10.1007/978-3-030-01252-6_8
   Jen-Yen Chang, 2019, 2019 International Conference on Robotics and Automation (ICRA), P7983, DOI 10.1109/ICRA.2019.8793825
   Kansizoglou I, 2022, IEEE T AFFECT COMPUT, V13, P756, DOI 10.1109/TAFFC.2019.2961089
   King DB, 2015, ACS SYM SER, V1214, P1
   Kong D., 2019, ARXIV PREPRINT ARXIV
   Kong DY, 2020, IEEE WINT CONF APPL, P1535, DOI 10.1109/WACV45572.2020.9093638
   Kulon D, 2020, PROC CVPR IEEE, P4989, DOI 10.1109/CVPR42600.2020.00504
   Liu JB, 2020, PROC CVPR IEEE, P5750, DOI 10.1109/CVPR42600.2020.00579
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Mazhar O, 2018, 2018 IEEE RSJ INT C, P1, DOI DOI 10.1109/IROS.2018.8594385
   Moon G., 2020, COMPUTER VISION ECCV
   Mueller F, 2018, PROC CVPR IEEE, P49, DOI 10.1109/CVPR.2018.00013
   Nguyen XS, 2019, PROC CVPR IEEE, P12028, DOI 10.1109/CVPR.2019.01231
   Núñez JC, 2018, PATTERN RECOGN, V76, P80, DOI 10.1016/j.patcog.2017.10.033
   Oikonomidis I, 2011, PROCEEDINGS OF THE BRITISH MACHINE VISION CONFERENCE 2011, DOI 10.5244/C.25.101
   Ren Z, 2013, IEEE T MULTIMEDIA, V15, P1110, DOI 10.1109/TMM.2013.2246148
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Santavas N., 2020, IEEE SENS J
   Simon T, 2017, PROC CVPR IEEE, P4645, DOI 10.1109/CVPR.2017.494
   Tagliasacchi A, 2015, COMPUT GRAPH FORUM, V34, P101, DOI 10.1111/cgf.12700
   Wan CD, 2019, PROC CVPR IEEE, P10845, DOI 10.1109/CVPR.2019.01111
   Wang X., 2020, IEEE I C EMBED SOFTW, P1
   Wang YG, 2020, IEEE T IMAGE PROCESS, V29, P2977, DOI 10.1109/TIP.2019.2955280
   Wang YG, 2019, IEEE T CIRC SYST VID, V29, P3258, DOI 10.1109/TCSVT.2018.2879980
   Wei SE, 2016, PROC CVPR IEEE, P4724, DOI 10.1109/CVPR.2016.511
   Zhang Fan, 2020, ARXIV200610214CSCV
   Zhang Jiawei, 2016, ARXIV161007214
   Zimmermann C, 2019, IEEE I CONF COMP VIS, P813, DOI 10.1109/ICCV.2019.00090
   Zimmermann C, 2017, IEEE I CONF COMP VIS, P4913, DOI 10.1109/ICCV.2017.525
NR 45
TC 8
Z9 9
U1 3
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102361
DI 10.1016/j.sysarc.2021.102361
EA DEC 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600003
DA 2024-07-18
ER

PT J
AU Shafi, O
   Bashir, J
AF Shafi, Omais
   Bashir, Janibul
TI FreqCounter: Efficient Cacheability of Encryption and Integrity Tree
   Counters in Secure Processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Performance; Integrity tree; Hardware security; Energy-Delay
ID MEMORY ENCRYPTION; PERFORMANCE; ATTACKS
AB The data in the off-chip main memory can be potentially extracted or tampered by an adversary having physical access to the device and thus it becomes inevitable to secure the data present in the off-chip memory. The modern designs consider storing the counters on-chip to prevent replay attacks. However, these designs have significant overheads in terms of the on-chip storage used to store counters, and the additional execution time. In this paper, we propose a new mechanism FreqCounter that trims the on-chip storage by storing the counters blockwise in a tag array on-chip cache rather than in a page-wise manner as is conventionally done. The counters for only those blocks are maintained that are expected to miss frequently in the last level cache (LLC). We show that the FreqCounter reduces the space overheads compared to prior schemes by 53.02% keeping performance almost similar if not better. We further show that our design reduces the ED2 by 14.5% on an average compared to the recent competing scheme Morphable Counters without any compromise in the security.
C1 [Shafi, Omais; Bashir, Janibul] Indian Inst Technol, Dept Comp Sci & Engn, New Delhi 110016, India.
   [Bashir, Janibul] Natl Inst Technol, Srinagar, Jammu & Kashmir, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; National Institute of Technology (NIT System);
   National Institute of Technology Srinagar
RP Shafi, O (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, New Delhi 110016, India.
EM omais.shafi@cse.iitd.ac.in; janibbashir@nitsri.ac.in
OI Pandith, Omais Shafi/0000-0002-0054-5161
FU ACM India IARCS
FX Omais Shafi received the B.Tech degree in Information Technology from
   the National Institute of Technology, Srinagar, Jammu and Kashmir,
   India. He is currently working as a Research Scholar in the Department
   of Computer Science and Engineering at Indian Institute of Technology,
   Delhi, India. His research interests span the areas of Computer
   Architecture, Hardware Security and Embedded Systems. He has published
   two papers in reputed International Conferences. He was awarded the
   travel grant by ACM India IARCS for his paper in the DAC 2021. He is a
   student member of the ACM.
CR Abellán JL, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/2967614
   [Anonymous], 2008, P 3 ACM WORKSH SCAL, DOI DOI 10.1145/1456455.1456460
   Arora A, 2015, IEEE T PARALL DISTR, V26, P2465, DOI 10.1109/TPDS.2014.2358231
   Costan V., 2016, IACR Cryptol. ePrint Arch, DOI DOI 10.1159/000088809
   Daemen J, 2020, The design of rijndael: the advanced encryption standard (AES), V2nd, DOI DOI 10.1007/978-3-662-60769-53
   Gassend B, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P295, DOI 10.1109/HPCA.2003.1183547
   Guan L, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P488, DOI 10.1145/3081333.3081349
   Gueron S, 2016, IEEE SECUR PRIV, V14, P54, DOI 10.1109/MSP.2016.124
   Halderman JA, 2009, COMMUN ACM, V52, P91, DOI 10.1145/1506409.1506429
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hodjat A, 2006, IEEE T COMPUT, V55, P366, DOI 10.1109/TC.2006.49
   Hummert K, 1998, PPP TRIPLE DES ENCRY
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Lee, 2016, 49 ANN IEEE ACM INT, P38
   Lentz M, 2018, MOBISYS'18: PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P1
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   MITTAL S, 2021, J SYST ARCHITECT
   Mukhtar MA, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101698
   Muralimanohar Naveen, 2009, Technical report, V27, P28
   Pinto S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3291047
   Qiao R, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P161, DOI 10.1109/HST.2016.7495576
   Rogers B, 2007, INT SYMP MICROARCH, P183, DOI 10.1109/MICRO.2007.16
   Saileshwar G, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P416, DOI 10.1109/MICRO.2018.00041
   Saileshwar G, 2018, INT S HIGH PERF COMP, P454, DOI 10.1109/HPCA.2018.00046
   Sarangi SR, 2015, INT WORKS POW TIM, P47, DOI 10.1109/PATMOS.2015.7347586
   Shafi O, 2020, INT CONFER PARA, P229, DOI 10.1145/3410463.3414631
   Suh GE, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P339
   Suyi Li, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P469, DOI 10.1109/CSIE.2009.999
   Taassori M, 2018, ACM SIGPLAN NOTICES, V53, P665, DOI 10.1145/3173162.3177155
   Tunstall M, 2011, LECT NOTES COMPUT SC, V6633, P224, DOI 10.1007/978-3-642-21040-2_15
   Vig S, 2019, IEEE T VLSI SYST, V27, P2331, DOI 10.1109/TVLSI.2019.2923004
   Yan CY, 2006, CONF PROC INT SYMP C, P179, DOI 10.1145/1150019.1136502
   YAN Z, 2017, ACM SIGARCH COMPUTER, V45, P430
   Yitbarek SF, 2018, DES AUT CON, DOI 10.1145/3195970.3196102
   Zhao YM, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101757
NR 36
TC 1
Z9 1
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102252
DI 10.1016/j.sysarc.2021.102252
EA AUG 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500013
DA 2024-07-18
ER

PT J
AU Shrivastava, N
   Hanif, MA
   Mittal, S
   Sarangi, SR
   Shafique, M
AF Shrivastava, Nivedita
   Hanif, Muhammad Abdullah
   Mittal, Sparsh
   Sarangi, Smruti Ranjan
   Shafique, Muhammad
TI A survey of hardware architectures for generative adversarial networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Review; Deep neural networks; Generative adversarial network; Transposed
   convolution; Dilated convolution; GPU; FPGA
ID PROCESSING-IN-MEMORY; NEURAL-NETWORKS; ACCELERATOR
AB Recent years have witnessed a significant interest in the "generative adversarial networks"(GANs) due to their ability to generate high-fidelity data. Many models of GANs have been proposed for a diverse range of domains ranging from natural language processing to image processing. GANs have a high compute and memory requirements. Also, since they involve both convolution and deconvolution operation, they do not map well to the conventional accelerators designed for convolution operations. Evidently, there is a need of customized accelerators for achieving high efficiency with GANs. In this work, we present a survey of techniques and architectures for accelerating GANs. We organize the works on key parameters to bring out their differences and similarities. Finally, we present research challenges that are worthy of attention in near future. More than summarizing the state-of-art, this survey seeks to spark further research in the field of GAN accelerators.
C1 [Shrivastava, Nivedita; Sarangi, Smruti Ranjan] IIT Delhi, Delhi, India.
   [Hanif, Muhammad Abdullah] Tech Univ Wien TU Wien, Vienna, Austria.
   [Mittal, Sparsh] IIT Roorkee, Roorkee, Uttar Pradesh, India.
   [Shafique, Muhammad] New York Univ Abu Dhabi, Abu Dhabi, U Arab Emirates.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; Technische Universitat Wien; Indian Institute
   of Technology System (IIT System); Indian Institute of Technology (IIT)
   - Roorkee; New York University Abu Dhabi
RP Mittal, S (corresponding author), IIT Roorkee, Roorkee, Uttar Pradesh, India.
EM nivedita.shrivastava@ee.iitd.ac.in; muhammad.hanif@tuwien.ac.at;
   sparshfec@iitr.ac.in; srsarangi@cse.iitd.ac.in;
   muhammad.shafique@nyu.edu
RI Sadiq, Muhammad/HMP-3877-2023; Mittal, Sparsh/B-4378-2013
OI Shafique, Muhammad/0000-0002-2607-8135; Mittal,
   Sparsh/0000-0002-2908-993X
FU Semiconductor Research Corporation
FX Support for this work was provided by Semiconductor Research
   Corporation.
CR Bai L., 2020, ARXIV PREPRINT ARXIV
   Chang JW, 2020, ASIA S PACIF DES AUT, P283, DOI 10.1109/ASP-DAC47756.2020.9045214
   Chang JW, 2020, IEEE T CIRC SYST VID, V30, P281, DOI 10.1109/TCSVT.2018.2888898
   Chang JW, 2019, DES AUT TEST EUROPE, P968, DOI [10.23919/date.2019.8715055, 10.23919/DATE.2019.8715055]
   Chang JW, 2018, ASIA S PACIF DES AUT, P343, DOI 10.1109/ASPDAC.2018.8297347
   Chen F, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317936
   Chen F, 2018, ASIA S PACIF DES AUT, P178, DOI 10.1109/ASPDAC.2018.8297302
   Chen QY, 2020, IEEE T VLSI SYST, V28, P1540, DOI 10.1109/TVLSI.2020.2976454
   Di XK, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P19, DOI 10.1109/ICFPT47387.2019.00011
   Nguyen D, 2017, DES AUT TEST EUROPE, P890, DOI 10.23919/DATE.2017.7927113
   Dumoulin V., 2016, A guide to convolution arithmetic for deep learning[J
   Fan ZC, 2019, DES AUT TEST EUROPE, P1763, DOI [10.23919/DATE.2019.8715103, 10.23919/date.2019.8715103]
   Gallo M.L, 2017, ARXIV PREPRINT ARXIV
   Ghodsi Z., 2020, NEURIPS
   Goodfellow I. J., 2015, 3 INT C LEARNING REP
   Gorti S.K, 2018, ARXIV PREPRINT ARXIV
   Hanif M.A., 2019, I SYMPOS LOW POWER E, P1
   Hanif MA, 2018, J LOW POWER ELECTRON, V14, P520, DOI 10.1166/jolpe.2018.1575
   Hsiao SF, 2020, IEEE J EM SEL TOP C, V10, P376, DOI 10.1109/JETCAS.2020.3015238
   Im D, 2020, IEEE T CIRCUITS-I, V67, P3471, DOI 10.1109/TCSI.2020.2991189
   Johnson J, 2016, LECT NOTES COMPUT SC, V9906, P694, DOI 10.1007/978-3-319-46475-6_43
   Kaneko T, 2019, J SIGNAL PROCESS, V23, P151
   Krestinskaya O, 2020, SCI REP-UK, V10, DOI 10.1038/s41598-020-62676-7
   Ledig C, 2017, PROC CVPR IEEE, P105, DOI 10.1109/CVPR.2017.19
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Li MY, 2020, PROC CVPR IEEE, P5283, DOI 10.1109/CVPR42600.2020.00533
   Liu Feng, 2018, ARXIV PREPRINT ARXIV
   Liu SL, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P33, DOI 10.1109/FPT.2018.00016
   Liu SL, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242900
   Mao H, 2020, IEEE T COMPUT
   Mao WD, 2020, IEEE T VLSI SYST, V28, P1867, DOI 10.1109/TVLSI.2020.3000519
   Mao WD, 2019, IEEE INT SYMP CIRC S, DOI 10.1109/iscas.2019.8702807
   Marchisio Alberto, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P553, DOI 10.1109/ISVLSI.2019.00105
   Mirhoseini A, 2021, NATURE, V594, P207, DOI 10.1038/s41586-021-03544-w
   Mittal S, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102163
   Mittal S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102041
   Mittal S, 2022, IEEE T NEUR NET LEAR, V33, P5095, DOI 10.1109/TNNLS.2021.3071762
   Mittal S, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101839
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, J SYST ARCHITECT, V98, P135, DOI 10.1016/j.sysarc.2019.07.006
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mittal S, 2016, ACM J EMERG TECH COM, V12, DOI 10.1145/2821510
   Moolchandani D, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101887
   Paszke A., 2016, ARXIV160602147
   Pattanayak S, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102031
   Perri S, 2020, J IMAGING, V6, DOI 10.3390/jimaging6090085
   Radford A., 2015, ARXIV
   Rakin AS, 2018, PR IEEE COMP DESIGN, P266, DOI 10.1109/ICCD.2018.00048
   Roohi A, 2020, IEEE T COMPUT, V69, P349, DOI 10.1109/TC.2019.2949042
   Sadeghian A, 2019, PROC CVPR IEEE, P1349, DOI 10.1109/CVPR.2019.00144
   Shi F, 2019, ARXIV PREPRINT ARXIV
   Song MC, 2018, INT S HIGH PERF COMP, P66, DOI 10.1109/HPCA.2018.00016
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   Vondrick C, 2016, 30 C NEURAL INFORM P, V29
   Wang D., 2019, 2019_IEEE_International_Symposium_on_Circuits_and_Systems_(ISCAS), P1
   Xia LX, 2019, IEEE INT CONF ASAP, P107, DOI 10.1109/ASAP.2019.00-21
   Xu DW, 2020, IEEE T COMPUT, V69, P1172, DOI 10.1109/TC.2020.3001033
   Xu DW, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240810
   Xu HB, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942169
   Xu T, 2018, PROC CVPR IEEE, P1316, DOI 10.1109/CVPR.2018.00143
   Xu W, 2020, IEEE T COMPUT AIDED
   Yan JL, 2018, IEEE T COMPUT AID D, V37, P2519, DOI 10.1109/TCAD.2018.2857258
   Yazdanbakhsh A, 2018, ANN IEEE SYM FIELD P, P65, DOI 10.1109/FCCM.2018.00019
   Yazdanbakhsh A, 2018, CONF PROC INT SYMP C, P650, DOI 10.1109/ISCA.2018.00060
   Yu SM, 2015, 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
   Yu YX, 2020, IEEE T VLSI SYST, V28, P1545, DOI 10.1109/TVLSI.2020.2995741
   Yuan X., 2019, ARXIV PREPRINT ARXIV
   Zhang H, 2017, IEEE I CONF COMP VIS, P5908, DOI 10.1109/ICCV.2017.629
   Zhang Xiangyu, 2017, CoRRabs/1711.08184
   Zhu JY, 2017, IEEE I CONF COMP VIS, P2242, DOI 10.1109/ICCV.2017.244
   Zieba M, 2018, ADV NEUR IN, V31
NR 74
TC 6
Z9 6
U1 7
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102227
DI 10.1016/j.sysarc.2021.102227
EA JUL 2021
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UD5TH
UT WOS:000687268400001
DA 2024-07-18
ER

PT J
AU Chen, ZW
   Lei, H
   Yang, ML
   Liao, Y
   Qiao, L
AF Chen, Zewei
   Lei, Hang
   Yang, Maolin
   Liao, Yong
   Qiao, Lei
TI Blocking analysis of suspension-based protocols for parallel real-time
   tasks under global fixed-priority scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time scheduling; Real-time synchronization; Multiprocessors;
   Parallel tasks; Mutual-exclusion
ID SPIN LOCKS
AB With the wide use of multiprocessor architecture, parallel tasks have been receiving growing attention in both industry and academia. In real-time systems, the scheduling and synchronization that ensure predictable task execution and resource access are of utmost importance. Although the scheduling of (independent) parallel tasks is widely studied in recent years, few works have been done for the synchronization with intra-task parallelism. In particular, the performance of the classical priority inheritance mechanism is still unfathomed for parallel tasks. In this paper, we extend the Priority Inheritance Protocol (PIP) and the Flexible Multiprocessor Locking Protocol (FMLP) for real-time parallel tasks (i.e., called P-PIP and P-FMLP respectively) under the global fixed-priority scheduling, and present the blocking analysis for both protocols with the stateof-the-art linear optimization technique. Empirical evaluations show that the P-PIP outperformed the P-FMLP with increasing shared resource contentions.
C1 [Chen, Zewei; Lei, Hang; Yang, Maolin; Liao, Yong] Univ Elect Sci & Technol China, Chengdu 610054, Peoples R China.
   [Qiao, Lei] Beijing Inst Control Engn, Beijing 100086, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Yang, ML (corresponding author), Univ Elect Sci & Technol China, Chengdu 610054, Peoples R China.
EM chenzewei@hotmail.com; hlei@uestc.edu.cn; maolyang@uestc.edu.cn;
   liaoyong@uestc.edu.cn; fly2mars@163.com
OI Chen, Zewei/0000-0002-2579-0104
FU National Natural Science Foundation of China [61802052, 61632005,
   62032004]; Fundamental Research Funds for the Central Universities,
   China [A030202063008085]; China Postdoctoral Science Foundation
   [2017M612947]
FX This work was partially supported by the National Natural Science
   Foundation of China (Grant No. 61802052, 61632005, 62032004) , the
   Fundamental Research Funds for the Central Universities, China (Grant
   No. A030202063008085) , and the China Postdoctoral Science Foundation
   Funded Project (Grant No. 2017M612947) .
CR [Anonymous], 2020, SET MRTS SCHEDULABIL
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Baruah S, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P227, DOI [10.1109/RTSS.2016.21, 10.1109/RTSS.2016.030]
   Baruah S, 2015, DES AUT TEST EUROPE, P1323
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   Biondi A, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P291, DOI [10.1109/RTSS.2016.39, 10.1109/RTSS.2016.036]
   Biondi A, 2016, PROC EUROMICR, P39, DOI 10.1109/ECRTS.2016.30
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Bonifaci V, 2017, INT PARALL DISTRIB P, P738, DOI 10.1109/IPDPS.2017.22
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Brandenburg BB, 2019, ABS190909600 CORR
   Brandenburg BB, 2014, EUROMICRO, P61, DOI 10.1109/ECRTS.2014.26
   Brandenburg BB, 2013, IEEE REAL TIME, P141, DOI 10.1109/RTAS.2013.6531087
   Brandenburg BB, 2010, REAL TIM SYST SYMP P, P49, DOI 10.1109/RTSS.2010.17
   Brandenburg Bjorn B., 2011, THESIS U N CAROLINA
   Casini D, 2018, REAL TIM SYST SYMP P, P421, DOI 10.1109/RTSS.2018.00056
   Chen ZW, 2019, J COMPUT SCI TECH-CH, V34, P839, DOI 10.1007/s11390-019-1945-5
   Cordeiro D., 2010, P SIMUTOOLS, P60
   DHALL SK, 1978, OPER RES, V26, P127, DOI 10.1287/opre.26.1.127
   Easwaran A, 2009, REAL TIM SYST SYMP P, P377, DOI 10.1109/RTSS.2009.37
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Fonseca J, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P28, DOI 10.1145/3139258.3139288
   Gai P, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73, DOI 10.1109/REAL.2001.990598
   Huang WH, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P111, DOI [10.1109/RTSS.2016.020, 10.1109/RTSS.2016.8]
   Jiang X, 2019, REAL TIM SYST SYMP P, P274, DOI 10.1109/RTSS46320.2019.00033
   Jiang X, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317907
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Ma XR, 2017, PROCEEDINGS OF 2017 IEEE 2ND INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), P6, DOI 10.1109/ITNEC.2017.8284986
   Melani A, 2017, IEEE T COMPUT, V66, P339, DOI 10.1109/TC.2016.2584064
   RAJKUMAR R, 1990, 10TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, P116
   Rajkumar R., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P259, DOI 10.1109/REAL.1988.51121
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Dinh S, 2018, IEEE T PARALL DISTR, V29, P789, DOI 10.1109/TPDS.2017.2777454
   Wieder A, 2013, REAL TIM SYST SYMP P, P45, DOI 10.1109/RTSS.2013.13
   Wieder A, 2013, INT SYM IND EMBED, P49, DOI 10.1109/SIES.2013.6601470
   Yang ML, 2019, IEEE T COMPUT, V68, P882, DOI 10.1109/TC.2018.2889985
   Yang ML, 2015, REAL TIM SYST SYMP P, P1, DOI 10.1109/RTSS.2015.8
   Yang Maolin, 2020, P 57 ANN DES AUT C D
NR 38
TC 1
Z9 1
U1 3
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102107
DI 10.1016/j.sysarc.2021.102107
EA APR 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300010
DA 2024-07-18
ER

PT J
AU Tang, DJ
   Li, LS
   Ma, JC
   Liu, X
   Qi, ZW
   Guan, HB
AF Tang, Dongjie
   Li, Linsheng
   Ma, Jiacheng
   Liu, Xue
   Qi, Zhengwei
   Guan, Haibing
TI gRemote: Cloud rendering on GPU resource pool based on API-forwarding
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud rendering; API-forwarding; OpenGL
ID FRAMEWORK
AB Traditional GPU resource allocation approaches, widely adopted in today's data centers as the rise of cloud gaming, only focus on server-side functions while ignoring the client-side, which wastes hardware resources. To solve this problem, cloud-edge integrated architectures are put forward, leaving some workloads to the clientside. However, many cloud-edge integrated frameworks suffer from one big issue: shared-resource interference, stemming from two reasons: (a) GPU resource racing caused by resources overuse for single client, and (b) CPU resource racing caused by resources shortage among clients.
   This paper presents gRemote, an open-source cloud-rendering system that can address these issues on a GPU resource pool. To mitigate the CPU resource shortage, gRemote improves CPU configuration by expanding CPU resources from server-side to both server- and client-side. To maintain the reasonable GPU usage for individual tasks, gRemote innovates a new resource-sharing mechanism called GPU throttle. Furthermore, remote API-Forwarding brings another type of network bandwidth consumption: command streaming. To optimize the network bandwidth for GPU command transmission, gRemote proposes two methods, command characteristic-soriented (CCO) compression algorithm and command-transmitted methodology. gRemote supports 1,228 OpenGL commands and provides cloud rendering for more than 40 clients with negligible shared-resource interference. With CCO algorithm and command-transmitted methodology, the network bandwidth is saved by more than 90%.
C1 [Tang, Dongjie; Li, Linsheng; Qi, Zhengwei; Guan, Haibing] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Ma, Jiacheng] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Liu, Xue] McGill Univ, Montreal, PQ, Canada.
C3 Shanghai Jiao Tong University; University of Michigan System; University
   of Michigan; McGill University
RP Qi, ZW (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM 018033210001@sjtu.edu.cn; lilinsheng1@sjtu.edu.cn; jcma@umich.edu;
   xueliu@cs.mcgill.ca; qizhwei@sjtu.edu.cn; hbguan@sjtu.edu.cn
RI guan, haibing/G-8142-2011
OI guan, haibing/0000-0002-4714-7400
FU National Key Research & Development Program of China [2016YFB1000502];
   National NSF of China [61672344, 61525204, 61732010]; Shanghai Key
   Laboratory of Scalable Computing and Systems
FX This work was supported in part by National Key Research & Development
   Program of China (No.2016YFB1000502) , National NSF of China (NO.
   61672344, 61525204, 61732010) , and Shanghai Key Laboratory of Scalable
   Computing and Systems.
CR Baratto RicardoA., 2005, Proceedings of the 20th ACM Symposium on Operating Systems Principles, SOSP '05, P277, DOI DOI 10.1145/1095810.1095837
   Chang YM, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101712
   Ciobanu RI, 2017, J SYST ARCHITECT, V72, P108, DOI 10.1016/j.sysarc.2016.06.004
   Deng YH, 2018, IEEE T MULTIMEDIA, V20, P1233, DOI 10.1109/TMM.2017.2760621
   Dong Yaozu., 2015, P USENIX ANN TECHN C, P517
   Dowty Micah, 2009, Operating Systems Review, V43, P73, DOI 10.1145/1618525.1618534
   Du Y, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400714
   Duato Jose, 2010, 2010 International Conference on High Performance Computing & Simulation (HPCS 2010), P224, DOI 10.1109/HPCS.2010.5547126
   Giunta G, 2010, LECT NOTES COMPUT SC, V6271, P379, DOI 10.1007/978-3-642-15277-1_37
   Guo F, 2019, PROCEEDINGS OF THE 2019 TENTH ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '19), P114, DOI 10.1445/3357223.3362714
   Gupta V., 2009, Proc. of the 3rd ACM Workshop on System-level Virtualization for High Performance Computing, P17, DOI DOI 10.1145/1519138.1519141
   Herrera A., 2014, NVIDIA GRID: Graphics accelerated VDI with the visual performance of a workstation, P1
   Hong CH, 2017, IEEE T PARALL DISTR, V28, P3472, DOI 10.1109/TPDS.2017.2717908
   Humphreys G., 1999, Proceedings Visualization '99 (Cat. No.99CB37067), P215, DOI 10.1109/VISUAL.1999.809890
   Humphreys G, 2002, ACM T GRAPHIC, V21, P693, DOI 10.1145/566570.566639
   Kessenich J., 2016, OpenGL Programming Guide: The official guide to learning OpenGL
   Kulkarni N, 2019, INT S HIGH PERF COMP, P159, DOI 10.1109/HPCA.2019.00035
   Li YS, 2019, HPDC'19: PROCEEDINGS OF THE 28TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, P231, DOI 10.1145/3307681.3325409
   Liang TY, 2016, J SYST ARCHITECT, V62, P63, DOI 10.1016/j.sysarc.2015.10.003
   Lin L, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P347, DOI 10.1145/2647868.2654943
   Lo D, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P450, DOI 10.1145/2749469.2749475
   Menard Daniel, 2002, P 2002 INT C COMPILE, P270, DOI [DOI 10.1145/581630.581674, 10.1145/581630.581674]
   Neal B., 2011, DISTRIBUTED OPENGL R, DOI DOI 10.2312/EGPGV/EGPGV11/021-029
   Netto HV, 2017, J SYST ARCHITECT, V73, P53, DOI 10.1016/j.sysarc.2016.12.007
   Pekhimenko G, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P307
   Prades J, 2019, IEEE T PARALL DISTR, V30, P2718, DOI 10.1109/TPDS.2019.2924433
   Qi ZW, 2014, ACM T ARCHIT CODE OP, V11, P61, DOI 10.1145/2632216
   Silberstein M, 2016, ACM T COMPUT SYST, V34, DOI 10.1145/2963098
   Silberstein M, 2014, COMMUN ACM, V57, P68, DOI 10.1145/2656206
   Sun E., 2012, Proceedings of the 5th Annual Workshop on General Purpose Processing with Graphics Processing Units - GPGPU-5, P84
   Tian K., 2014, 2014 USENIX ANN TECH, P121
   Ting-An Yeh, 2020, HPDC '20: Proceedings of the 29th International Symposium on High-Performance Parallel and Distributed Computing, P173, DOI 10.1145/3369583.3392679
   Veldema R., 2011, 3 USENIX WORKSH HOT
   Vesely J, 2018, CONF PROC INT SYMP C, P843, DOI 10.1109/ISCA.2018.00075
   Vijaykumar N, 2016, INT SYMP MICROARCH
   Yu HC, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P807, DOI 10.1145/3373376.3378466
   Zhang W, 2017, PROCEEDINGS OF THE 2017 ACM MULTIMEDIA CONFERENCE (MM'17), P324, DOI 10.1145/3123266.3123306
   ZIV J, 1977, IEEE T INFORM THEORY, V23, P337, DOI 10.1109/TIT.1977.1055714
NR 38
TC 4
Z9 4
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102055
DI 10.1016/j.sysarc.2021.102055
EA FEB 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100013
DA 2024-07-18
ER

PT J
AU Du, H
   Jiang, X
   Lv, MS
   Yang, T
   Yi, W
AF Du, He
   Jiang, Xu
   Lv, Mingsong
   Yang, Tao
   Yi, Wang
TI Scheduling and analysis of real-time task graph models with nested locks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Locking protocol; Nested resource sharing; Real-time system;
   Schedulability analysis
ID PRIORITY
AB Locking protocol is a crucial component in scheduling of real-time systems. The digraph real-time task model (DRT) is the state-of-the-art graph-based task model, which is a generalization of most previous real-time task models. To our best knowledge, the only work addressing resource sharing problem in DRT task model proposes a resource sharing protocol, called ACP, as well as a scheduling strategy EDF+ACP. Although EDF+ACP is optimal for scheduling DRT tasks with non-nested resource access, it cannot handle the situation of nested resource accesses. In this paper, we propose a new protocol, called N-ACP, by modifying ACP to manage nested resource accesses in task graph models. We apply N-ACP to EDF scheduling to obtain a new scheduling strategy EDF+N-ACP. We develop schedulability analysis techniques for EDF+N-ACP and evaluate its performance by a widely-used quantitative metrics speedup factor. We derive its speedup factor as a function of the maximal nesting level of resource accesses in the system.
C1 [Du, He; Yi, Wang] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
   [Jiang, Xu; Lv, Mingsong; Yang, Tao] Northeastern Univ, 11 Wenhua St, Shenyang, Liaoning, Peoples R China.
   [Yi, Wang] Uppsala Univ, Uppsala, Sweden.
C3 Northeastern University - China; Northeastern University - China;
   Uppsala University
RP Jiang, X (corresponding author), Northeastern Univ, 11 Wenhua St, Shenyang, Liaoning, Peoples R China.
EM jiangxu617@163.com
RI WU, SHAN/KGM-5484-2024; zhang, jingxing/KCY-4726-2024; Zhang,
   Ge/KGL-7634-2024; wang, yi/KBB-3614-2024
OI Lyu, Mingsong/0000-0002-4489-745X
FU National Natural Science Foundation of China (NSFC) [61772123]
FX This work is supported in part by the National Natural Science
   Foundation of China (NSFC) under Grant 61772123.
CR [Anonymous], 2014, STATIC PRIORITY SCHE
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Baruah S, 1999, REAL-TIME SYST, V17, P5, DOI 10.1023/A:1008030427220
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   Baruah S, 2010, REAL TIM SYST SYMP P, P173, DOI 10.1109/RTSS.2010.19
   Baruah SK, 2003, REAL-TIME SYST, V24, P93, DOI 10.1023/A:1021711220939
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Ekberg P, 2015, J LOG ALGEBR METHODS, V84, P92, DOI 10.1016/j.jlamp.2014.10.001
   Guan N., 2020, IEEE T COMPUT
   Guan N, 2011, EUROMICRO, P272, DOI 10.1109/ECRTS.2011.33
   Nemitz C. E., 2019, P 27 RTNS, P187
   Nemitz C.E., 2018, USING LOCK SERVERS S
   Nemitz CE, 2019, REAL-TIME SYST, V55, P296, DOI 10.1007/s11241-019-09328-w
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Dinh S, 2018, IEEE T PARALL DISTR, V29, P789, DOI 10.1109/TPDS.2017.2777454
   Stigge M, 2011, IEEE REAL TIME, P71, DOI 10.1109/RTAS.2011.15
   Tchidjo Moyo N, 2010, EUROMICRO, P271, DOI 10.1109/ECRTS.2010.24
   Ward BC, 2012, EUROMICRO, P223, DOI 10.1109/ECRTS.2012.17
NR 18
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101969
DI 10.1016/j.sysarc.2020.101969
EA FEB 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100022
DA 2024-07-18
ER

PT J
AU Gao, SY
   Gu, SZ
   Xu, R
   Sha, EHM
   Zhuge, QF
AF Gao, Siyuan
   Gu, Shouzhen
   Xu, Rui
   Sha, Edwin Hsing-Mean
   Zhuge, Qingfeng
TI Performance optimization for parallel systems with shared DWM via
   retiming, loop scheduling, and data placement
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Domain wall memory; Loop scheduling; Data placement; Retiming; Shift
   operation
AB Domain Wall Memory (DWM) as an ideal candidate for replacing traditional memories especially in parallel systems, has many desirable characteristics such as low leakage power, high density and low access latency. However, due to the tape-like architecture of DWM, shift operations have a vital impact on performance. Considering data-intensive applications with massive loops and arrays, increasing parallelism of loops, appropriate loop scheduling and data placement on DWM will significantly improve the performance of parallel systems. This paper explores optimizing performance of parallel systems through retiming, loop scheduling and data placement especially when the data are arrays. It proposes Integer Linear Programming (ILP) formulation and Scheduling While Placing (SWP) algorithm to generate optimal or nearly optimal loop scheduling and data placement with minimum execution time. The experimental results show that SWP and ILP can effectively reduce execution time when compared with greedy List Scheduling First Access First Place (LF) algorithm. Besides, this paper proposes Threshold Retiming Repetition (TRR) algorithm to combine the retiming technique with SWP and ILP. The experimental results show that SWP+TRR and ILP+TRR can further reduce the execution time when compared to results without retiming.
C1 [Gao, Siyuan; Xu, Rui; Sha, Edwin Hsing-Mean; Zhuge, Qingfeng] East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
   [Gu, Shouzhen] East China Normal Univ, Minist Educ, Engn Res Ctr Software Hardware Codesign Technol &, Shanghai, Peoples R China.
C3 East China Normal University; East China Normal University
RP Gu, SZ (corresponding author), East China Normal Univ, Minist Educ, Engn Res Ctr Software Hardware Codesign Technol &, Shanghai, Peoples R China.
EM szgu@sei.ecnu.edu.cn
RI Xu, Rui/HTN-0651-2023
CR Chao LF, 1997, IEEE T PARALL DISTR, V8, P1259, DOI 10.1109/71.640018
   Chen XY, 2015, INT J REFRACT MET H, V52, P1, DOI 10.1016/j.ijrmhm.2015.04.004
   Kryder MH, 2009, IEEE T MAGN, V45, P3406, DOI 10.1109/TMAG.2009.2024163
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
   Liang-Fang C., 1993, SCHEDULING BEHAV TRA
   Motaman S, 2015, IEEE T NANOTECHNOL, V14, P282, DOI 10.1109/TNANO.2015.2391185
   Parkin SSP, 2008, SCIENCE, V320, P190, DOI 10.1126/science.1145799
   Sun ZW, 2015, IEEE I C EMBED SOFTW, P284, DOI 10.1109/HPCC-CSS-ICESS.2015.179
   Thomas L, 2011, 2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
   Venkatesan R., 2012, ACMIEEE INT S LOW PO, P185, DOI 10.1145/2333660.2333707
   Venkatesan R, 2016, IEEE T COMPUT, V65, P1010, DOI 10.1109/TC.2015.2506581
   Wang Y, 2019, IEEE T PARALL DISTR, V30, P589, DOI 10.1109/TPDS.2018.2868062
   Wang Y, 2018, IEEE T IND ELECTRON, V65, P8973, DOI 10.1109/TIE.2018.2813959
   Wang Y, 2018, IEEE T PARALL DISTR, V29, P1428, DOI 10.1109/TPDS.2018.2791440
   Wang YH, 2015, IEEE T NANOTECHNOL, V14, P998, DOI 10.1109/TNANO.2015.2447531
   Xu R., 2020, J SOFTW
   Yuhao W., P 2013 INT S LOW POW, P329
   Zhang C, 2015, ASIA S PACIF DES AUT, P100, DOI 10.1109/ASPDAC.2015.7058988
   Zhang Y., 13 INT C EMB SOFTW S, P148
NR 20
TC 3
Z9 3
U1 2
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101842
DI 10.1016/j.sysarc.2020.101842
EA JAN 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600008
DA 2024-07-18
ER

PT J
AU Rashid, A
   Hasan, O
AF Rashid, Adnan
   Hasan, Osman
TI Formal analysis of the continuous dynamics of cyber-physical systems
   using theorem proving
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Transform methods; Laplace transform; Fourier transform; Cyber-physical
   systems; Formal analysis; Higher-order logic; Theorem proving; HOL Light
ID INDUSTRIAL ROBOTS; FORMALIZATION
AB Transform methods, such as the Laplace and the Fourier transforms, are widely used for analyzing the continuous dynamics of the physical components of Cyber-physical Systems (CPS). Traditionally, the transform methods based analysis of CPS is conducted using paper-and-pencil proof methods, computer-based simulations or computer algebra systems. However, all these methods cannot capture the continuous aspects of physical systems in their true form and thus unable to provide a complete analysis, which poses a serious threat to the safety of CPS. To overcome these limitations, we propose to use higher-order-logic theorem proving to reason about the dynamical behavior of CPS, based on the Laplace and the Fourier transforms, which ensures the absolute accuracy of this analysis. For this purpose, this paper presents a higher-order-logic formalization of the Laplace and the Fourier transforms, including the verification of their classical properties and uniqueness. This formalization plays a vital role in formally verifying the solutions of differential equations in both the time and the frequency domain and thus facilitates formal dynamical analysis of CPS. For illustration, we formally analyze an industrial robot and an equalizer using the HOL Light theorem prover.
C1 [Rashid, Adnan; Hasan, Osman] Natl Univ Sci & Technol NUST, Sch Elect Engn & Comp Sci SEECS, Islamabad, Pakistan.
C3 National University of Sciences & Technology - Pakistan
RP Rashid, A (corresponding author), Natl Univ Sci & Technol NUST, Sch Elect Engn & Comp Sci SEECS, Islamabad, Pakistan.
EM adnan.rashid@seecs.nust.edu.pk; osman.hasan@seecs.nust.edu.pk
RI Rashid, Adnan/ABA-8343-2021
OI Rashid, Adnan/0000-0002-9729-584X; Hasan, osman/0000-0003-2562-2669
CR Afsar MF, 2018, MATER RES EXPRESS, V5, DOI 10.1088/2053-1591/aac422
   Akella R, 2009, P INT COMP SOFTW APP, P654
   [Anonymous], 2012, INTRO LEBESGUE INTEG
   [Anonymous], 2011, SIGBED REV
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Beerends R. J., 2003, Fourier and Laplace transforms
   Bernardeschi C, 2018, IEEE T SOFTWARE ENG, V44, P512, DOI 10.1109/TSE.2017.2694423
   Born M., 1980, Electromagnetic theory of propagation interference and diffraction of light
   Bracewell RN, 1978, FOURIER TRANSFORM IT
   Clarke EM, 2011, LECT NOTES COMPUT SC, V6996, P1, DOI 10.1007/978-3-642-24372-1_1
   Cohen A. M., 2007, NUMERICAL METHODS LA, V5
   Duran A.J., 2013, CORR
   Fine B., 2012, FUNDAMENTAL THEOREM
   Gamelin Theodore, 2003, Complex analysis
   Goldschmidt T, 2018, J SYST ARCHITECT, V84, P28, DOI 10.1016/j.sysarc.2018.03.002
   Guan Y, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101707
   Harrison J, 2009, Handbook of Practical Logic and Automated Reasoning
   Harrison J, 2013, J AUTOM REASONING, V50, P173, DOI 10.1007/s10817-012-9250-9
   Hasan S., 2015, inEncyclopediaof Information Science and Technology, V3rd, P7162, DOI DOI 10.4018/978-1-4666-5888-2.CH705
   Houpis CH, 2013, Linear control system analysis and design with MATLAB, V6th
   Immler F., 2018, LAPLACE TRANSFORM AR
   Jeannin JB, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P127, DOI 10.1109/EMSOFT.2015.7318268
   Lax P.D., 2011, COMPLEX PROOFS REAL, V58
   Loos Sarah M., 2011, FM 2011: Formal Methods. Proceedings 17th International Symposium on Formal Methods, P42, DOI 10.1007/978-3-642-21437-0_6
   LUH JYS, 1983, IEEE T AUTOMAT CONTR, V28, P133, DOI 10.1109/TAC.1983.1103216
   LUH JYS, 1983, IEEE T SYST MAN CYB, V13, P298, DOI 10.1109/TSMC.1983.6313163
   Luo F.-L., 2016, SIGNAL PROCESSING 5G, DOI DOI 10.1002/9781119116493
   Mitsch S., 2013, Robotics: Science and Systems, P81
   Mitsch S, 2012, ACM IEEE INT CONF CY, P171, DOI 10.1109/ICCPS.2012.25
   NEWMAN DJ, 1974, AM MATH MON, V81, P379, DOI 10.2307/2319004
   Orloff J., 2015, UNIQUENESS LAPLACE T
   Platzer A, 2007, LECT NOTES COMPUT SC, V4548, P216
   Platzer A, 2009, LECT NOTES COMPUT SC, V5885, P246, DOI 10.1007/978-3-642-10373-5_13
   Platzer A, 2009, LECT NOTES COMPUT SC, V5850, P547, DOI 10.1007/978-3-642-05089-3_35
   Platzer A, 2009, FORM METHOD SYST DES, V35, P98, DOI 10.1007/s10703-009-0079-8
   Rajkumar R, 2010, DES AUT CON, P731
   Rashid A., 2020, FORMAL ANAL CONTINUO
   Rashid A., 2017, LNCS, P223
   Rashid A, 2018, J APPL LOG-IFCOLOG, V5, P1623
   Rashid A, 2019, J SYMB COMPUT, V90, P65, DOI 10.1016/j.jsc.2018.04.004
   Rashid A, 2017, LECT NOTES COMPUT SC, V10610, P345, DOI 10.1007/978-3-319-68690-5_21
   Rashid A, 2017, LECT NOTES ARTIF INT, V10383, P319, DOI 10.1007/978-3-319-62075-6_22
   Rashid A, 2016, LECT NOTES COMPUT SC, V9807, P483, DOI 10.1007/978-3-319-43144-4_31
   Sanwal MU, 2013, LECT NOTES COMPUT SC, V7971, P358, DOI 10.1007/978-3-642-39637-3_29
   Sardar MU, 2017, ELECTRON P THEOR COM, P271, DOI 10.4204/EPTCS.244.11
   Schiff JoelL., 2013, The Laplace transform: theory and applications
   Shi Z., 2015, MATH PROBL ENG, V2015
   Siddique Umair, 2014, Interactive Theorem Proving. 5th International Conference, ITP 2014, Held as Part of the Vienna Summer of Logic, VSL 2014. Proceedings: LNCS 8558, P483, DOI 10.1007/978-3-319-08970-6_31
   Swartz C.W., 2001, Introduction to Gauge Integrals
   Tan L, 2007, Fundamentals of Analog and Digital Signal Processing
   Taqdees Syeda Hira, 2013, Logic for Programming, Artificial Intelligence and Reasoning. 19th International Conference, LPAR-19, Proceedings: LNCS 8312, P744, DOI 10.1007/978-3-642-45221-5_50
   Taqdees SH, 2017, IEEE DES TEST, V34, P30, DOI 10.1109/MDAT.2017.2713388
   Wang YF, 2017, 2017 FOURTH INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND THEIR APPLICATIONS (DSA 2017), P13, DOI 10.1109/DSA.2017.12
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Yeh J., 2006, Lectures on Real Analysis, Vsecond, DOI DOI 10.1142/9037
   Zhao Gang, 2014, Journal of Chinese Computer Systems, V35, P2177
   Zumbahlen H., 2007, Basic linear design
NR 57
TC 7
Z9 7
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101850
DI 10.1016/j.sysarc.2020.101850
EA JAN 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600013
DA 2024-07-18
ER

PT J
AU Hategekimana, F
   Whitaker, TJL
   Pantho, MJH
   Bobda, C
AF Hategekimana, Festus
   Whitaker, Taylor J. L.
   Pantho, Md Jubaer Hossain
   Bobda, Christophe
TI IoT Device security through dynamic hardware isolation with cloud-Based
   update
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of things security (IoT); Isolation and protection; Cloud-based
   learning; Network traffic classification; Field programmable gate arrays
   (FPGA)
ID INTRUSION DETECTION; INTERNET; SYSTEMS
AB This work proposes a novel approach to provide comprehensive security to IoT devices. Our approach is based on a reconfigurable hardware-based isolation and protection mechanism (IPM) that operates as a dynamic separation unit between devices and network, far from potential software manipulation. The IPM analyses communications for malicious activities and prevents damage to the IoT device. The IPM leverages a central cloud-based authority to broaden the scope of traffic analysis beyond that of a singular IoT device. The central server evaluates logs from all IPM-protected IoT devices to improve their defense mechanisms and periodically upgrade device IPMs through a remote secure provisioning mechanism. The IPM achieves a 98.68% detection rate when evaluated against a Neptune DoS attack.
C1 [Hategekimana, Festus] Univ Arkansas, Fayetteville, AR 72701 USA.
   [Whitaker, Taylor J. L.; Pantho, Md Jubaer Hossain; Bobda, Christophe] Univ Florida, Gainesville, FL 32611 USA.
C3 University of Arkansas System; University of Arkansas Fayetteville;
   State University System of Florida; University of Florida
RP Whitaker, TJL (corresponding author), Univ Florida, Gainesville, FL 32611 USA.
EM fhategek@uark.edu; t.whitaker@ufl.edu; mpantho@ufl.edu;
   cbobda@ece.ufl.edu
RI Pantho, Jubaer Hossain/AAU-5165-2020
OI Pantho, Jubaer Hossain/0000-0002-3614-9005
CR Akritidis P., 2009, P 18 C USENIX SEC S, V10, P51
   Amin SO, 2009, SENSORS-BASEL, V9, P3447, DOI 10.3390/s90503447
   [Anonymous], 2005, P 3 ANN C PRIV SEC T
   [Anonymous], 2016, INT THINGS REF ARCH
   [Anonymous], 2014, INTERNET THINGS NUMB
   Avijit K, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P45
   Avijit K, 2006, SOFTWARE PRACT EXPER, V36, P971, DOI 10.1002/spe.720
   Bhuyan MH, 2014, IEEE COMMUN SURV TUT, V16, P303, DOI 10.1109/SURV.2013.052213.00046
   BlueCoat, 2013, SYM CLOUD DEL WEB SE
   Bobda C., 2000, Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science Vol.1896), P759
   Botta A, 2014, 2014 INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD (FICLOUD), P23, DOI 10.1109/FiCloud.2014.14
   Butun I, 2014, IEEE COMMUN SURV TUT, V16, P266, DOI 10.1109/SURV.2013.050113.00191
   C.M.W. Group, 2015, SEC GUID EARL AD INT
   Calderoni L, 2019, J SYST ARCHITECT, V98, P413, DOI 10.1016/j.sysarc.2019.04.003
   Callegari C, 2014, IEEE INT WORKSH COMP, P310, DOI 10.1109/CAMAD.2014.7033256
   Catak FO, 2019, J INTELL FUZZY SYST, V37, P3969, DOI 10.3233/JIFS-190159
   David P., 2015, INTERNET THINGS OVER
   DeepEnd, 2015, LIB MALWARE TRAFFIC
   Dhurjati D, 2006, ACM SIGPLAN NOTICES, V41, P144, DOI 10.1145/1133981.1133999
   Doudalis I, 2012, IEEE T COMPUT, V61, P87, DOI 10.1109/TC.2010.215
   EICAR, 2012, EIC INT US
   Fawcett T, 2006, PATTERN RECOGN LETT, V27, P861, DOI 10.1016/j.patrec.2005.10.010
   Granjal J, 2015, IEEE COMMUN SURV TUT, V17, P1294, DOI 10.1109/COMST.2015.2388550
   Han SJ, 2006, IEEE T SYST MAN CY B, V36, P559, DOI 10.1109/TSMCB.2005.860136
   HASABNIS N., 2012, P 10 INT S CODE GENE, P135
   Hategekimana F, 2016, IEEE COMP SOC ANN, P140, DOI 10.1109/ISVLSI.2016.32
   Huberman B.A., 2016, UBIQUITY, V2, P1, DOI 10.1145/2822883
   Imperva, 2000, DDOS ATT GLOSS SYN F
   Jones Richard WM, 1997, AADEBUG, V97, P13
   Kornaros G, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442088
   LOTEN A., 2016, IT SPENDING CUTS SPA
   Lu Y, 2014, 33RD INTERNATIONAL CONFERENCE ON OCEAN, OFFSHORE AND ARCTIC ENGINEERING, 2014, VOL 8A
   Lyon G., 2014, NMAP FREE SECURITY S
   Mao SF, 2010, IEEE T COMPUT, V59, P847, DOI 10.1109/TC.2010.32
   Meltem O., 2015, P 2015 IEEE 21 INT S
   Nagarakatte S, 2009, ACM SIGPLAN NOTICES, V44, P245, DOI 10.1145/1543135.1542504
   Necula GC, 2005, ACM T PROGR LANG SYS, V27, P477, DOI 10.1145/1065887.1065892
   NIST, 2001, ADV ENCR STAND US NA, V197
   ProventiaWorks, 2012, IBM PROV NETW INTR P
   Rahmatian M, 2012, IEEE EMBED SYST LETT, V4, P94, DOI 10.1109/LES.2012.2218630
   Raza S, 2013, AD HOC NETW, V11, P2661, DOI 10.1016/j.adhoc.2013.04.014
   RSA, 2003, PUBLIC KEY CRYPTOGRA
   Ruwase O., 2004, P 11 ANN NETW DISTR
   Saeed A, 2016, ACM T INTERNET TECHN, V16, DOI 10.1145/2990499
   Schwartz EJ, 2010, P IEEE S SECUR PRIV, P317, DOI 10.1109/SP.2010.26
   Serebryany K., 2012, P USENIX ATC 2012
   Sommer R, 2010, P IEEE S SECUR PRIV, P305, DOI 10.1109/SP.2010.25
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   U.D. of Homeland Security, 2016, STRAT PRINC SEC INT
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Wu SX, 2010, APPL SOFT COMPUT, V10, P1, DOI 10.1016/j.asoc.2009.06.019
   Xilinx, ZC702 EV PLATF
   Xilinx, STAND LWIP LIB
   Xilinx, VIV DES SUIT US GUID
   Xilinx, ZYNQ PS PL PACK RED
   Xilinx, LIGHTW IP APPL EX
   Yoon MK, 2013, IEEE REAL TIME, P21, DOI 10.1109/RTAS.2013.6531076
   Younan Yves., 2010, P 5 ACM S INFORM COM, P145
   Yu J, 2013, J SYST ARCHITECT, V59, P1005, DOI 10.1016/j.sysarc.2013.08.008
NR 59
TC 18
Z9 18
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101827
DI 10.1016/j.sysarc.2020.101827
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500016
DA 2024-07-18
ER

PT J
AU Ouyang, ZC
   Niu, JW
   Ren, T
   Li, YQ
   Cui, JH
   Wu, JY
AF Ouyang, Zhenchao
   Niu, Jianwei
   Ren, Tao
   Li, Yanqi
   Cui, Jiahe
   Wu, Jiyan
TI MBBNet: An edge IoT computing-based traffic light detection solution for
   autonomous bus
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Traffic light detection; Convolutional neural network; Stacking;
   Autonomous vehicle; Model compression
ID VISION
AB Traffic light detection is a key module in the autonomous driving system to enhance the interactions between drivers and unmanned vehicles. In recent studies, deep neural networks are widely used for traffic light detection and resource/power consumption is a major concern for model deployment in vehicular edge devices. This paper proposes a novel light-weight deep CNN model that integrates the multi-backbone of state-of-the-art architectures for the self-driving traffic light detection. The MBBNet (Multi-BackBone Network) consists of three common convolutional backbones, i.e., the normal, residual and highway (DenseNet) convolutional modules. Simple ensemble of those backbones may incur high computational load. Therefore, channel compression is adopted to control the model parameters, while guaranteeing the accuracy for mobile and embedded hardware. Evaluation of a dataset collected from real road conditions demonstrate the robustness of our detection system, and it achieves higher accuracy (accuracy> 0.94 and Average_IOU > 74.05%) for self-driving buses. In terms of resource consumption, the trained model size is 1.35 MB, and can process high-resolution images (1280 x 960) at 14 FPS (frames per second) on low-power edge devices.
C1 [Ouyang, Zhenchao; Niu, Jianwei; Ren, Tao; Li, Yanqi; Cui, Jiahe; Wu, Jiyan] Beihang Univ, Hangzhou Innovat Inst, Chuanghui St 18, Hangzhou 310000, Zhejiang, Peoples R China.
   [Ouyang, Zhenchao; Niu, Jianwei; Ren, Tao; Li, Yanqi; Cui, Jiahe] Beihang Univ, State Key Lab Virtual Real Technol & Syst, Xueyuan Rd 37, Beijing 100191, Peoples R China.
   [Ouyang, Zhenchao; Niu, Jianwei; Ren, Tao; Li, Yanqi; Cui, Jiahe] Beihang Univ, Beijing Adv Innovat Ctr Big Data & Brain Comp BDB, Xueyuan Rd 37, Beijing 100191, Peoples R China.
C3 Beihang University; Beihang University; Beihang University
RP Niu, JW (corresponding author), Beihang Univ, Hangzhou Innovat Inst, Chuanghui St 18, Hangzhou 310000, Zhejiang, Peoples R China.; Niu, JW (corresponding author), Beihang Univ, State Key Lab Virtual Real Technol & Syst, Xueyuan Rd 37, Beijing 100191, Peoples R China.; Niu, JW (corresponding author), Beihang Univ, Beijing Adv Innovat Ctr Big Data & Brain Comp BDB, Xueyuan Rd 37, Beijing 100191, Peoples R China.; Ouyang, ZC (corresponding author), Beihang Univ, Beijing, Peoples R China.
EM ouyangkid@buaa.edu.cn; niujianwei@buaa.edu.cn; taotao_1982@126.com
RI li, yanqi/HZM-5831-2023
OI Ouyang, Zhenchao/0000-0003-1304-5366
CR Ali I, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101692
   Almagambetov A, 2015, IEEE T INTELL TRANSP, V16, P1305, DOI 10.1109/TITS.2014.2361139
   [Anonymous], 2017, COMPUT RES REPOS
   [Anonymous], 2017, J OPEN SOURCE SOFTW
   Chen X, 2021, AUTOPHAGY, V17, P2054, DOI 10.1080/15548627.2020.1810918
   Haltakov V., 2014, BMVC
   Haltakov V, 2015, LECT NOTES COMPUT SC, V9358, P446, DOI 10.1007/978-3-319-24947-6_37
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Howard A. G., 2017, PREPRINT
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   Jensen MB, 2016, IEEE T INTELL TRANSP, V17, P1800, DOI 10.1109/TITS.2015.2509509
   Jin J., 2014, Flattened convolutional neural networks for feedforward acceleration
   Jung A. B., 2020, imgaug
   Kim H.-K., 2011, EFFECTIVE TRAFFIC LI
   Kim J, 2018, IEEE INT C INTELL TR, P280, DOI 10.1109/ITSC.2018.8569575
   Lee SE, 2018, BIOMED RES INT, V2018, DOI 10.1155/2018/5097325
   Li X, 2018, IEEE T INTELL TRANSP, V19, P199, DOI 10.1109/TITS.2017.2749971
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Long QX, 2020, NAT MED, V26, P845, DOI 10.1038/s41591-020-0897-1
   Mentzer N, 2019, J SYST ARCHITECT, V97, P335, DOI 10.1016/j.sysarc.2018.11.003
   Ouyang Z., 2019, IEEE Transactions on Intelligent Transportation Systems
   Ouyang ZC, 2020, IEEE T MOBILE COMPUT, V19, P300, DOI 10.1109/TMC.2019.2892451
   Pearre NS, 2019, RENEW SUST ENERG REV, V105, P61, DOI 10.1016/j.rser.2019.01.047
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Seif HG, 2016, ENGINEERING, V2, P159, DOI 10.1016/J.ENG.2016.02.010
   Shen ZQ, 2017, IEEE I CONF COMP VIS, P1937, DOI 10.1109/ICCV.2017.212
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Son S, 2018, LECT NOTES COMPUT SC, V11212, P225, DOI 10.1007/978-3-030-01237-3_14
   Srivastava RK, 2015, ADV NEUR IN, V28
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Tang YJ, 2018, COMPUT INTEL NEUROSC, V2018, DOI 10.1155/2018/9390410
   Tung F, 2018, PROC CVPR IEEE, P7873, DOI 10.1109/CVPR.2018.00821
   Villmann T, 2018, COMPUTATION STAT, V33, P1173, DOI 10.1007/s00180-016-0678-y
   Wang M, 2017, IEEE INT CONF COMP V, P545, DOI 10.1109/ICCVW.2017.71
   Wang T, 2018, ARXIV190104988
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Zhou Z.-H., 2012, ENSEMBLE METHODS FDN, DOI DOI 10.1201/B12207
   Zhou Z-H., 2009, Encyclopedia of Biometrics, P270, DOI [DOI 10.1007/978-0-387-73003-5_293, 10.1007/978-0-387-73003-5293, DOI 10.1007/978-0-387-73003-5293]
NR 41
TC 13
Z9 13
U1 4
U2 28
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101835
DI 10.1016/j.sysarc.2020.101835
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500018
DA 2024-07-18
ER

PT J
AU Abeni, L
   Faggioli, D
AF Abeni, Luca
   Faggioli, Dario
TI Using Xen and KVM as real-time hypervisors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-Time; Virtualisation; Xen; KVM
ID REQUIREMENTS
AB The recent developments in virtualisation technologies have made feasible the execution of complex and performance-critical applications in virtual machines. Some of such applications are characterised by real-time constraints and require a predictable scheduling of virtual machines on physical cores, hence several works in real-time literature have proposed advanced scheduling and design techniques to respect the application constraints. This paper complements those works, investigating the latencies introduced by two of the most widely used open-source hypervisors, Xen and KVM. Some guidelines for properly configuring the VMs in order to reduce the introduced latencies (so that previous theoretical analysis and algorithms can be used in practice) are also provided, showing that both KVM and Xen are usable as real-time hypervisors.
C1 [Abeni, Luca] Scuola Super Sant Anna, ReTiS Real Time Syst Lab, Pisa, Italy.
   [Faggioli, Dario] SUSE Software Solut, Rome, Italy.
C3 Scuola Superiore Sant'Anna
RP Abeni, L (corresponding author), Scuola Super Sant Anna, ReTiS Real Time Syst Lab, Pisa, Italy.
EM luca.abeni@santannapisa.it; dfaggioli@suse.com
RI Abeni, Luca/AAF-8220-2020
OI Abeni, Luca/0000-0002-7080-9601
CR Abeni L, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P133, DOI 10.1109/RTTAS.2002.1137388
   Abeni L, 2019, INT SYMP OBJECT COMP, P18, DOI 10.1109/ISORC.2019.00014
   Abeni L, 2019, J SYST SOFTWARE, V149, P234, DOI 10.1016/j.jss.2018.12.008
   Almeida L., 2004, Proceedings of the 4th ACM international Conference on Embedded Software, P95, DOI DOI 10.1145/1017753.1017772
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2003, ACM SIGOPS OPERATING
   [Anonymous], [No title captured]
   Barabanov M., 1996, LINUX J, V23, P1
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bini E, 2009, REAL TIM SYST SYMP P, P437, DOI 10.1109/RTSS.2009.35
   Burmyakov A, 2014, REAL-TIME SYST, V50, P342, DOI 10.1007/s11241-013-9199-8
   Easwaran A, 2009, REAL-TIME SYST, V43, P25, DOI 10.1007/s11241-009-9073-x
   Emde C., 2009, 11 REAL TIM LINUX WO, P205
   Feng X, 2002, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.2002.1181559
   Gerum P., 2004, CISC VIS NETW IND GL, P1
   Kim H, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3092946
   Kiszka J., 2009, P 11 REAL TIM LIN WO, P205
   Kivity A., 2007, P LIN S DTTAW DNTOR, V1, P225
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Lipari G, 2010, REAL TIM SYST SYMP P, P249, DOI 10.1109/RTSS.2010.12
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mantegazza P., 2000, LINUX J, V2000, P10
   McKenney P., 2005, A realtime preemption overview
   Mehnert F, 2002, REAL TIM SYST SYMP P, P124, DOI 10.1109/REAL.2002.1181568
   Mok AK, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P75, DOI 10.1109/RTTAS.2001.929867
   POPEK GJ, 1974, COMMUN ACM, V17, P412, DOI 10.1145/361011.361073
   Rostedt Steven., 2007, proc. of the Linux Symposium OLS'07, P161
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   SITES RL, 1993, COMMUN ACM, V36, P69, DOI 10.1145/151220.151227
   Xi SS, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656061
   Xu M, 2017, IEEE REAL TIME, P211, DOI 10.1109/RTAS.2017.15
   Xu M, 2015, REAL-TIME SYST, V51, P675, DOI 10.1007/s11241-015-9223-2
   Yang J., 2011, SIGBED REV, V8, P30, DOI DOI 10.1145/1967021.1967025
NR 35
TC 26
Z9 27
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2020
VL 106
AR 101709
DI 10.1016/j.sysarc.2020.101709
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LK7CN
UT WOS:000531020300008
DA 2024-07-18
ER

PT J
AU Peng, B
   Yao, JG
   Xu, X
   Guan, HB
AF Peng, Bo
   Yao, Jianguo
   Xu, Xin
   Guan, Haibing
TI Proactive coordination for low-congestion multi-path datacenter networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Datacenter networks; Low congestion; High throughput; Proactive
AB Modern datacenters involve a rich mix of workloads, each of which puts forward different service-level objective, including high throughput, low latency, etc. Currently, most datacenters introduce statistical multiplexing technology and oversubscription to the network design to lower the total cost, which can easily lead to the occurrence of network congestion, especially when the network is highly occupied by throughput-intensive workloads. This paper describes ProCAM, a proactive congestion avoidance mechanism for datacenter networks. As throughput-intensive flows are the chief culprit of network congestion, ProCAM adapts the multi-path routing to control transmission bandwidth and utilizes the predictability of throughput-intensive flows to prearrange optimal coordinate scheme (desynchronize the sending time of concurrent long-flows) beforehand as a proactive manner, by solving the low-congestion transmission model which minimizes network-wide host-to-host transmission latency from a global perspective. In this way, queue length in buffers can be kept at a low level and the performance of latency-sensitive flows can be guaranteed. In the evaluation experiments based on simulation with Mininet and SDN controller Ryu, the extensive simulations show that the proposed ProCAM can achieve high throughput with nearly zero packet loss and low latency when the network is highly occupied.
C1 [Peng, Bo; Yao, Jianguo; Xu, Xin; Guan, Haibing] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Yao, JG (corresponding author), Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai, Peoples R China.
EM jianguo.yao@sjtu.edu.cn
RI guan, haibing/G-8142-2011
OI guan, haibing/0000-0002-4714-7400
FU National Key Research & Development Program of China [2018YFB1003603];
   Program for NSFC [61772339, 61572322, 61525204]
FX This work was supported in part by National Key Research & Development
   Program of China (No. 2018YFB1003603), and the Program for NSFC (No.
   61772339, 61572322, 61525204). The corresponding author is Prof. Yao,
   Jianguo.
CR Al-Fares M., 2010, Hedera: dynamic flow scheduling for data center networks, P19
   Al-Fares M, 2008, ACM SIGCOMM COMP COM, V38, P63, DOI 10.1145/1402946.1402967
   Alizadeh M, 2014, ACM SIGCOMM COMP COM, V44, P503, DOI 10.1145/2740070.2626316
   Alizadeh M, 2010, ACM SIGCOMM COMP COM, V40, P63, DOI 10.1145/1851275.1851192
   Anane R., 2003, P 2003 ACM S APPL CO, P1038
   [Anonymous], 2009, HIGH PERFORMANCE MAS
   [Anonymous], 2000, ANAL EQUAL COST MULT
   Bahnasy M., 2019, IEEE SYST J, P1
   Balakiruthiga B, 2019, INT CONF ADVAN COMPU, P886, DOI [10.1109/icaccs.2019.8728522, 10.1109/ICACCS.2019.8728522]
   Bar-Noy A, 1999, LECT NOTES COMPUT SC, V1643, P390
   Benson Theophilus., 2011, SoCC, P8
   BOSENIUK T, 1991, LECT NOTES COMPUT SC, V496, P430
   Chen YP, 2009, WREN 2009, P73
   Corbett JC, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2491245
   Curtis AR, 2011, IEEE INFOCOM SER, P1629, DOI 10.1109/INFCOM.2011.5934956
   Dab B., 2017, P IEEE SECON SAN DIE, P1
   Dukkipati N, 2008, THESIS
   Grosvenor Matthew P., 2015, P 12 USENIX S NETW S, P1
   Halperin D, 2011, ACM SIGCOMM COMP COM, V41, P38, DOI 10.1145/2043164.2018442
   Huang JW, 2019, J NETW COMPUT APPL, V131, P75, DOI 10.1016/j.jnca.2019.01.024
   Katta N., 2016, P 2 ACM SIGCOMM S SO, P10
   Lantz B., 2010, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, P19, DOI 10.1145/1868447.1868466
   LEISERSON CE, 1985, IEEE T COMPUT, V34, P892, DOI 10.1109/TC.1985.6312192
   Liddle J., 2008, Amazon found every 100ms of latency cost them 1% in sales
   McKeown N, 2008, ACM SIGCOMM COMP COM, V38, P69, DOI 10.1145/1355734.1355746
   Miao M, 2015, PROC INT CONF PARAL, P689, DOI 10.1109/ICPP.2015.78
   Mittal R, 2015, SIGCOMM'15: PROCEEDINGS OF THE 2015 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P537, DOI 10.1145/2785956.2787510
   Murray DG, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P439, DOI 10.1145/2517349.2522738
   Ongaro D, 2011, SOSP 11: PROCEEDINGS OF THE TWENTY-THIRD ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P29
   Peng B, 2018, INT PARALL DISTRIB P, P1000, DOI 10.1109/IPDPS.2018.00109
   Perry J, 2014, ACM SIGCOMM COMP COM, V44, P307, DOI 10.1145/2740070.2626309
   Roy A, 2015, ACM SIGCOMM COMP COM, V45, P123, DOI 10.1145/2829988.2787472
   Sirag D. J., 1987, Genetic Algorithms and their Applications: Proceedings of the Second International Conference on Genetic Algorithms, P116
   Vattikonda BhanuChandra., 2012, P 7 ACM EUROPEAN C C, P225, DOI [10.1145/2168836.2168859, DOI 10.1145/2168836.2168859]
   Wischik D., 2011, USENIX NSDI, P99
   Wu H., 2010, P 6 INT C CONEXT 10
   Xia Y, 2008, IEEE ACM T NETWORK, V16, P1281, DOI 10.1109/TNET.2007.912037
   Xu X, 2016, PROCEEDINGS OF 2016 IEEE 18TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS; IEEE 14TH INTERNATIONAL CONFERENCE ON SMART CITY; IEEE 2ND INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (HPCC/SMARTCITY/DSS), P695, DOI [10.1109/HPCC-SmartCity-DSS.2016.163, 10.1109/HPCC-SmartCity-DSS.2016.0102]
   Ye J, 2019, IEEE ACCESS, V7, P31782, DOI 10.1109/ACCESS.2019.2902860
   Zhang WB, 2017, J SYST ARCHITECT, V75, P35, DOI 10.1016/j.sysarc.2017.03.006
   Zhao ZW, 2017, J SYST ARCHITECT, V72, P19, DOI 10.1016/j.sysarc.2016.09.001
   Zhu YB, 2014, PROCEEDINGS OF THE 20TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM '14), P581, DOI 10.1145/2639108.2639140
NR 42
TC 1
Z9 1
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2019
VL 101
AR 101656
DI 10.1016/j.sysarc.2019.101656
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JW2NK
UT WOS:000502894200005
DA 2024-07-18
ER

PT J
AU Mittal, S
   Vaishay, S
AF Mittal, Sparsh
   Vaishay, Shraiysh
TI A survey of techniques for optimizing deep learning on GPUs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Review; GPU; Hardware architecture for deep learning; Accelerator;
   Distributed training; Parameter server; Allreduce; Pruning; Tiling
AB The rise of deep-learning (DL) has been fuelled by the improvements in accelerators. Due to its unique features, the GPU continues to remain the most widely used accelerator for DL applications. In this paper, we present a survey of architecture and system-level techniques for optimizing DL applications on GPUs. We review techniques for both inference and training and for both single GPU and distributed system with multiple GPUs. We bring out the similarities and differences of different works and highlight their key attributes. This survey will be useful for both novice and experts in the field of machine learning, processor architecture and high-performance computing.
C1 [Mittal, Sparsh; Vaishay, Shraiysh] IIT Hyderabad, Dept Comp Sci & Engn, Hyderabad, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Hyderabad
RP Mittal, S (corresponding author), IIT Hyderabad, Dept Comp Sci & Engn, Hyderabad, India.
EM sparsh@iith.ac.in; cs17btech11050@iith.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Mittal, Sparsh/0000-0002-2908-993X
FU Semiconductor Research Corporation" (SRC) [2018-IR-2852]
FX This work was supported in part by "Semiconductor Research Corporation"
   (SRC) Contract number is 2018-IR-2852.
CR [Anonymous], ARXIV180210280V1
   [Anonymous], ACM COMPUT SURV
   [Anonymous], ARXIV14100759V1
   [Anonymous], ARXIV190106773V1
   [Anonymous], PERFORMANCE EVALUATI
   [Anonymous], NVIDIAS GOT CUNNING
   [Anonymous], ARXIV180406826V1
   [Anonymous], ARXIV14127580V1
   [Anonymous], 2017, P MACH LEARN HPC ENV
   [Anonymous], P 11 EUR C COMP SYST
   [Anonymous], ARXIV171104325V1
   [Anonymous], NEURAL COMPUT APPL
   [Anonymous], 2017, P INT C HIGH PERF CO
   [Anonymous], ARXIV190110008V1
   [Anonymous], MASSIVELY DISTRIBUTE
   [Anonymous], 2018, J HARDW SYST SECUR
   [Anonymous], ARXIV190101965V1
   [Anonymous], GPU POWERING FUTURE
   [Anonymous], 2016, LECT NOTES COMPUT SC, DOI DOI 10.1007/978-3-319-41321-1_2
   [Anonymous], ARXIV150106633V1
   [Anonymous], TECHNICAL REPORT
   [Anonymous], ARXIV190206855V1
   [Anonymous], AI CHIPS BIG DATA MA
   [Anonymous], ARXIV180711205V1
   [Anonymous], ARXIV151206216V1
   [Anonymous], ARXIV180209941V1
   [Anonymous], 2016, P 49 ANN IEEEACM INT
   [Anonymous], INT C SUP
   [Anonymous], ARXIV1901058030V1
   [Anonymous], HIGH PERF COMP S
   [Anonymous], 2017, INT WORKSH PERF MOD
   [Anonymous], ARXIV180705358V1
   [Anonymous], USENIX ATC
   [Anonymous], 2016, ACM COMPUT SURV, DOI DOI 10.1145/2893356
   [Anonymous], 2016, IEEE T PARALLEL DIST
   [Anonymous], ARXIV190401691V1
   [Anonymous], ARXIV E PRINTS
   [Anonymous], ARXIV190300045V1
   [Anonymous], 2019, M&SOM-MANUF SERV OP, DOI DOI 10.1287/msom.2017.0667
   Awan AA, 2018, INT C HIGH PERFORM, P143, DOI 10.1109/HiPC.2018.00024
   Awan AA, 2017, ACM SIGPLAN NOTICES, V52, P193, DOI [10.1145/3155284.3018769, 10.1145/3018743.3018769]
   Campos V, 2017, IEEE ACM INT SYMP, P677, DOI 10.1109/CCGRID.2017.110
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen XM, 2018, DES AUT TEST EUROPE, P13, DOI 10.23919/DATE.2018.8341972
   Coates A, 2013, PROC INT C MACH LEAR, P1337
   Dong S, 2018, PROCEEDINGS OF THE 2018 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '18), P96, DOI 10.1145/3184407.3184423
   Harlap A., 2018, CORR
   Hauswald J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P27, DOI 10.1145/2749469.2749472
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   Hill P, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P786, DOI 10.1145/3123939.3123970
   Holmes C., 2019, Proceedings of the Fourteenth EuroSys Conference 2019, page, P41
   Hu ZH, 2017, CHINA PERSPECTIVE, P110
   Iandola FN, 2016, PROC CVPR IEEE, P2592, DOI 10.1109/CVPR.2016.284
   Jin T, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P835, DOI 10.1145/3297858.3304038
   Le T, 2018, 2018 IEEE 3RD INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW), P56, DOI 10.1109/IVSW.2018.8494891
   Li C, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P633, DOI 10.1109/SC.2016.53
   Li SG, 2015, IEEE I C EMBED SOFTW, P316, DOI 10.1109/HPCC-CSS-ICESS.2015.94
   Li XQ, 2016, PROC INT CONF PARAL, P67, DOI 10.1109/ICPP.2016.15
   Li XH, 2019, PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), P229, DOI 10.1145/3293883.3295734
   Lu XY, 2018, IEEE T MULTI-SCALE C, V4, P635, DOI 10.1109/TMSCS.2018.2845886
   Meng C., 2017, P ML SYST WORKSH NIP, P1
   Mittal S, 2019, J SYST ARCHITECT, V98, P135, DOI 10.1016/j.sysarc.2019.07.006
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Mittal S, 2019, J SYST ARCHITECT, V97, P373, DOI 10.1016/j.sysarc.2018.11.001
   Mittal S, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2636342
   Oyama Y, 2018, IEEE INT C CL COMP, P402, DOI 10.1109/CLUSTER.2018.00058
   Park H, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968476
   Seung, 2016, P INT C HIGH PERFORM
   Shen MH, 2018, PR IEEE COMP DESIGN, P595, DOI 10.1109/ICCD.2018.00095
   Song MC, 2017, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2017.52
   Song MC, 2016, 2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), P315, DOI 10.1145/2967938.2967944
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   van Werkhovena B, 2014, FUTURE GENER COMP SY, V30, P14, DOI 10.1016/j.future.2013.09.003
   Wang LN, 2018, ACM SIGPLAN NOTICES, V53, P41, DOI 10.1145/3200691.3178491
   Xu RG, 2018, PROCEEDINGS OF 2018 IEEE/ACM PERFORMANCE MODELING, BENCHMARKING AND SIMULATION OF HIGH PERFORMANCE COMPUTER SYSTEMS (PMBS 2018), P23, DOI [10.1109/PMBS.2018.00006, 10.1109/PMBS.2018.8641600]
   You R, 2018, ASIAN AND PACIFIC COASTS 2017: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON APAC 2017, P1
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zhou Keren., 2017, P INT C SUP, P15
   Zhu MH, 2018, IEEE T VLSI SYST, V26, P831, DOI 10.1109/TVLSI.2018.2791442
NR 79
TC 122
Z9 140
U1 2
U2 51
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2019
VL 99
AR 101635
DI 10.1016/j.sysarc.2019.101635
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JF2LS
UT WOS:000491217500004
DA 2024-07-18
ER

PT J
AU Paul, S
   Chatterjee, N
   Ghosal, P
AF Paul, Suraj
   Chatterjee, Navonil
   Ghosal, Prasun
TI Dynamic Task Mapping and Scheduling with Temperature-Awareness on
   Network-on-Chip based Multicore Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multicore systems; Network-on-Chip; Thermal-aware mapping and
   scheduling; Dynamic allocation
ID MIGRATION; DESIGN; POWER; MANAGEMENT; ALLOCATION; FRAMEWORK; DEADLINE;
   BEHAVIOR; MODEL
AB Technology scaling has enabled integration of a large number of intellectual property cores, memory units and processing elements on a single chip. This has led to the evolution of multicore systems. In recent years, these systems have gained popularity as execution platforms for real-time applications. However, due to the close spacing of the cores and uneven heat dissipation among the processors of the multicore platform, thermal hotspots are formed. Ensuring thermal safety in real-time systems is a challenging task, especially when various applications are executed with different timing constraints. In real-time dynamic systems, applications unknown at design time, are submitted by users at runtime. In order to perform on-the-fly task assignment to the processors of the multicore platform, different dynamic resource allocation approaches are reported in the literature. However, most of the dynamic task allocation approaches lack in thermal awareness and do not consider thermal safety of the chip. Also, most of the existing thermal-aware task mapping methods rely on offline thermal analysis which is either unavailable in dynamic scenarios or is computationally too expensive for providing end-to-end thermal-aware solution at runtime. In this work, we propose an improved algorithm for dynamic thermal-aware task mapping and scheduling using a non-profiling based strategy for NoC based multi-core systems. By using a combination of threshold based thermal management scheme and dynamic task (re)allocation, the proposed thermal-aware approach helps to maintain the thermal safety of the chip. Simulation results demonstrate that the proposed algorithm achieves 25.3% and 45.6% reduction in chip peak temperature compared to recent dynamic task allocation approaches ATM [1] and DEAMS [2] respectively. Also, the proposed thermal-aware strategy satisfies the task deadline while reducing the average packet delay of the allocated applications. When compared to other thermal-aware methods such as ATM [1] and TAPP [3], the proposed strategy improves the deadline satisfaction of the tasks by 37.8% and 67.3% respectively.
C1 [Paul, Suraj] Indian Inst Engn Sci & Technol, Sibpur, India.
   [Ghosal, Prasun] Indian Inst Engn Sci & Technol, Dept Informat Technol, Sibpur, India.
   [Chatterjee, Navonil] Univ Bretagne Sud, Lorient, France.
C3 Indian Institute of Engineering Science Technology Shibpur (IIEST);
   Indian Institute of Engineering Science Technology Shibpur (IIEST)
RP Paul, S (corresponding author), Indian Inst Engn Sci & Technol, Sibpur, India.
EM csuraj.ece@gmail.com; chatterjee.navonil@univ-ubs.fr;
   p_ghosal@it.iiests.ac.in
RI Ghosal, Prasun/AFM-9634-2022
OI Ghosal, Prasun/0000-0003-4226-9043
CR Addo-Quaye C, 2005, IEEE INT SOC CONF, P25
   Al Faruque MA, 2008, DES AUT CON, P760
   Alouani I, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P538, DOI 10.1109/DSD.2017.78
   [Anonymous], 2007, WILEY SERIES PARALLE
   [Anonymous], 2014, INT J COMPUT APPL
   [Anonymous], WORKSH COMP REAL TIM
   [Anonymous], 2003, Principles and practices of interconnection networks
   Beckers KF, 2014, J RENEW SUSTAIN ENER, V6, DOI 10.1063/1.4865575
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Blum JJ, 2010, TRANSPORT RES REC, P1, DOI 10.3141/2183-01
   Bogdan P., 2015, NOCS
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Buttazzo G, 2011, IEEE T IND INFORM, V7, P302, DOI 10.1109/TII.2011.2123902
   Cao S, 2016, IEEE INT SYMP CIRC S, P2603, DOI 10.1109/ISCAS.2016.7539126
   Carvalho E, 2008, 2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P65
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Chao HL, 2016, ACM T RECONFIG TECHN, V10, DOI 10.1145/2892633
   Chatterjee N, 2018, J SYST ARCHITECT, V83, P34, DOI 10.1016/j.sysarc.2018.01.002
   Chatterjee N, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055512
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Chu HH, 2015, J SYST SOFTWARE, V99, P155, DOI 10.1016/j.jss.2014.09.037
   Das A., 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP 2012), P149, DOI 10.1109/RSP.2012.6380704
   Das T, 2014, 2014 INTERNATIONAL CONFERENCE ON ROBOTICS AND EMERGING ALLIED TECHNOLOGIES IN ENGINEERING (ICREATE), P1, DOI 10.1109/iCREATE.2014.6828328
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
   Ge Y, 2014, J LOW POWER ELECTRON, V10, P550, DOI 10.1166/jolpe.2014.1357
   Ge Y, 2012, IEEE T VLSI SYST, V20, P1758, DOI 10.1109/TVLSI.2011.2162348
   Gielen G, 2008, DES AUT TEST EUROPE, P1164
   Hanafy M, 2015, 2015 IEEE 24TH NORTH ATLANTIC TEST WORKSHOP (NATW), P1, DOI 10.1109/NATW.2015.8
   Hanumaiah V, 2011, IEEE T COMPUT AID D, V30, P1677, DOI 10.1109/TCAD.2011.2161308
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Huang L, 2011, IEEE T PARALL DISTR, V22, P2088, DOI 10.1109/TPDS.2011.132
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kundu S., 2014, Network-on-Chip: The Next Generation of System-on-Chip Integration
   Lee J, 2012, J SYST SOFTWARE, V85, P2331, DOI 10.1016/j.jss.2012.04.050
   Li S, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2445572.2445577
   Liu GL, 2012, DES AUT TEST EUROPE, P187
   Manna K, 2018, IEEE T COMPUT, V67, P528, DOI 10.1109/TC.2017.2770130
   Manna K, 2014, 2014 INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), P274, DOI 10.1109/PDGC.2014.7030755
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Mehran A, 2008, IEICE ELECTRON EXPR, V5, P464, DOI 10.1587/elex.5.464
   Moazzen M., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P731, DOI 10.1109/DSD.2012.35
   Paul S, 2019, J SYST ARCHITECT, V97, P287, DOI 10.1016/j.sysarc.2018.10.003
   Sarhan H, 2010, 2010 INT C EN AW COM, P1
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Singh AK, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P133, DOI 10.1109/DSD.2009.145
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
   Xiao Y, 2017, ICCAD-IEEE ACM INT, P217, DOI 10.1109/ICCAD.2017.8203781
   Xiao Y, 2019, IEEE T VLSI SYST, V27, P1416, DOI 10.1109/TVLSI.2019.2897650
   Xue YK, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P17, DOI 10.1109/NOCS.2014.7008757
   Yanhua Liu, 2011, 2011 3rd International Conference on Computer Research and Development (ICCRD 2011), P407, DOI 10.1109/ICCRD.2011.5764225
   Yao CH, 2011, J ELECTRON TEST, V27, P711, DOI 10.1007/s10836-011-5253-4
   Yun B, 2013, IEEE REAL TIME, P185, DOI 10.1109/RTAS.2013.6531091
   Yun B, 2011, IEEE INT CONF TRUST, P1083, DOI 10.1109/TrustCom.2011.148
   Zhang Y, 2011, ELEC COMP C, P2037, DOI 10.1109/ECTC.2011.5898797
   Zhu D, 2015, DES AUT TEST EUROPE, P1241
   Zhu D, 2014, INT PARALL DISTRIB P, DOI 10.1109/IPDPS.2014.94
NR 62
TC 15
Z9 15
U1 3
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 271
EP 288
DI 10.1016/j.sysarc.2019.08.002
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300023
DA 2024-07-18
ER

PT J
AU Zhang, T
   Cheng, Z
   Li, J
AF Zhang, Tong
   Cheng, Ze
   Li, Jing
TI Reinforcement learning-driven address mapping and caching for
   flash-based remote sensing image processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash; FTL; Reinforcement learning; Remote sensing
ID BUFFER REPLACEMENT ALGORITHM; LRU
AB Flash memory is featured with salient advantages over conventional hard disks for massive data storage and efficient on-board data processing. A flash translation layer (FTL) is a critical component for flash-based storage devices to handle particular technical constraints of flash. It is desirable to use flash memory for the storage of massive remote sensing images and support on-board remote sensing data processing applications, which typically require high I/O performance and hence call for advanced FTL design and implementations. In this paper, we introduce our efforts in developing a reinforcement learning driven page-level mapping and caching scheme (named Q-FTL) that is adaptive and responsive to ever-changing I/O streams of on-board remote sensing image processing operations. The adaptability and responsiveness are achieved by the separation of large and small I/O requests, an integrated weighting scheme to measure access costs of cached translation pages, and a reinforcement learning driven cache replacement algorithm. We demonstrate the efficiency of the proposed approach using actual I/O traces generated from on-board remote sensing image processing applications. Experimental results show that Q-FTL improves over several current state-of-the-art FTLs by a large margin and even achieves competitive performance close to an idealized pure page mapping FTL in some cases.
C1 [Zhang, Tong] Wuhan Univ, State Key Lab Informat Engn Surveying Mapping & R, Wuhan 430079, Hubei, Peoples R China.
   [Cheng, Ze] Huawei Technol Co Ltd, Shenzhen 518129, Peoples R China.
   [Li, Jing] Univ Denver, Dept Geog & Environm, Denver, CO 80208 USA.
C3 Wuhan University; Huawei Technologies; University of Denver
RP Zhang, T (corresponding author), Wuhan Univ, State Key Lab Informat Engn Surveying Mapping & R, Wuhan 430079, Hubei, Peoples R China.
EM zhangt@whu.edu.cn; chengze1@huawei.com; jing.li145@du.edu
RI Li, Zexi/KFA-6939-2024
FU National Natural Science Foundation of China [91538102]; Special Program
   for Applied Research on Super Computation of the NSFC-Guangdong Joint
   Fund (the second phase) [U1501501]; National Key Research and
   Development Program [2017YFB0503502]; Basic Scientific Research Fund
   Program of Chinese Academy of Surveying and Mapping [7771820]
FX This research was funded by National Natural Science Foundation of China
   grant number [91538102]; Special Program for Applied Research on Super
   Computation of the NSFC-Guangdong Joint Fund (the second phase) grant
   number [U1501501]; National Key Research and Development Program [No.
   2017YFB0503502] and Basic Scientific Research Fund Program of Chinese
   Academy of Surveying and Mapping [No. 7771820].
CR Adam S, 2012, IEEE T SYST MAN CY C, V42, P201, DOI 10.1109/TSMCC.2011.2106494
   [Anonymous], 1989, LEARNING DELAYED REW
   Asner GP, 2007, J APPL REMOTE SENS, V1, DOI 10.1117/1.2794018
   Comaniciu D, 2002, IEEE T PATTERN ANAL, V24, P603, DOI 10.1109/34.1000236
   Crites RH, 1998, MACH LEARN, V33, P235, DOI 10.1023/A:1007518724497
   Cui JH, 2014, IEEE T CONSUM ELECTR, V60, P614, DOI 10.1109/TCE.2014.7027334
   Dai Hai Ton That, 2015, ACM Transactions on Spatial Algorithms and Systems, V1, DOI 10.1145/2786758
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   González C, 2016, IEEE J-STARS, V9, P4334, DOI 10.1109/JSTARS.2015.2504427
   Gray J., 2008, ACM Queue, V6, P18, DOI 10.1145/1413254.1413261
   Gupta A., 2009, P ASPLOS WASH DC US
   Hsieh J., 2005, P ACM S APPL COMP SA
   Huang JJ, 2017, REMOTE SENS-BASEL, V9, DOI 10.3390/rs9060601
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Ipek E., 2008, P ISCA BEIJ CHIN JUN
   Jiang S., 2011, P MSST DENV CO US MA
   Jin PQ, 2012, DATA KNOWL ENG, V72, P83, DOI 10.1016/j.datak.2011.09.007
   Jung H, 2008, IEEE T CONSUM ELECTR, V54, P1215, DOI 10.1109/TCE.2008.4637609
   Kang W, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126537
   Kang YM, 2018, J SYST ARCHITECT, V88, P33, DOI 10.1016/j.sysarc.2018.05.006
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee D, 2018, IEEE T KNOWL DATA EN, V30, P87, DOI 10.1109/TKDE.2017.2757016
   Lee S., 2006, P EUC SEOUL KOR AUG
   Lee S., 2008, P SIGMOD
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Li Z, 2009, IEEE T CONSUM ELECTR, V55, P1351, DOI 10.1109/TCE.2009.5277999
   Liu D, 2017, MICROPROCESS MICROSY, V52, P343, DOI 10.1016/j.micpro.2016.12.009
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Park S., 2006, P CASES SEOUL KOR OC
   Peters J., 2003, P IEEE RAS INT C HUM
   Qin Z., 2011, P DAC
   Qin Z., 2011, P RTAS CHIC ILL US A
   Sarwat M, 2013, GEOINFORMATICA, V17, P417, DOI 10.1007/s10707-012-0164-9
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Sutton R., 1998, Reinforcement Learning: An Introduction
   Tauras B., 2009, P INT C ADV SYST SIM
   vanderSchaar M., 2010, P ICASSP
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   Yoo YS, 2007, LECT NOTES COMPUT SC, V4705, P201
   Zhang T, 2018, J SYST ARCHITECT, V88, P1, DOI 10.1016/j.sysarc.2018.04.003
   Zhang YJ, 2014, IEEE T GEOSCI REMOTE, V52, P224, DOI 10.1109/TGRS.2013.2237781
   Zhou Y., 2015, P EUROSYS BORD FRANC
NR 42
TC 5
Z9 5
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 374
EP 387
DI 10.1016/j.sysarc.2019.02.007
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300028
DA 2024-07-18
ER

PT J
AU Ding, W
   Huang, ZY
   Huang, ZK
   Tian, L
   Wang, H
   Feng, SL
AF Ding, Wei
   Huang, Zeyu
   Huang, Zunkai
   Tian, Li
   Wang, Hui
   Feng, Songlin
TI Designing efficient accelerator of depthwise separable convolutional
   neural network on FPGA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Convolutional neural network; Depthwise separable convolution; Hardware
   accelerator; FPGA; Edge computing
AB In recent years, convolutional neural networks (CNNs) have achieved state-of-the-art results for many computer vision tasks. However, the traditional CNNs are computational-intensive and memory-intensive, hence they are unsuitable for the application in mobile edge computing scenarios with limited computing resources and low power consumption. The depthwise separable CNNs can significantly reduce the number of model parameters and improve the calculation speed, so it is naturally suitable for mobile edge computing applications. In this paper, we propose a Field Programmable Gate Array (FPGA)-based depthwise separable CNN accelerator with all the layers working concurrently in a pipelined fashion to improve the system throughput and performance. To implement the accelerator, we present a custom computing engine architecture to handle the dataflow between adjacent layers by using double-buffering-based memory channels. Besides, in fully connected layers, data titling technique is adopted to divide matrix multiplication from large dimension into small matrix. Finally, our proposed accelerator for depthwise separable CNN has been implemented and evaluated on Intel Arria 10 FPGA. The results of experiment indicate that the proposed depthwise separable CNN accelerator has a performance of 98.9 GOP/s and achieve up to 17.6x speed up and 29.4x low power than CPU and GPU implementations respectively.
C1 [Ding, Wei; Huang, Zeyu; Huang, Zunkai; Tian, Li; Wang, Hui; Feng, Songlin] Chinese Acad Sci, Shanghai Adv Res Inst, Shanghai 201210, Peoples R China.
   [Ding, Wei; Huang, Zeyu] Univ Chinese Acad Sci, Beijing 100049, Peoples R China.
C3 Chinese Academy of Sciences; Shanghai Advanced Research Institute, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Wang, H (corresponding author), Chinese Acad Sci, Shanghai Adv Res Inst, Shanghai 201210, Peoples R China.
EM dingwei@sari.ac.cn; wanghui@sari.ac.cn
OI HUANG, ZUNKAI/0000-0001-7501-8959
FU National Key Research and Development Program of China [2017YFA0206104];
   Shanghai Municipal Science and Technology Commission [18511111302]; Key
   Projects of Bureau of International Cooperation Chinese Academy of
   Sciences [184131KYSB20160018]; National Natural Science Foundation Youth
   Fund [61704179]
FX This work was supported by National Key Research and Development Program
   of China under grant 2017YFA0206104, Shanghai Municipal Science and
   Technology Commission under grant 18511111302, Key Projects of Bureau of
   International Cooperation Chinese Academy of Sciences under grant
   184131KYSB20160018, National Natural Science Foundation Youth Fund under
   grant No. 61704179.
CR [Anonymous], 2017, IEEE I CONF COMP VIS, DOI DOI 10.1109/ICCV.2017.322
   [Anonymous], SIGARCH COMPUT ARCHI
   [Anonymous], 2016, ARXIV160207360
   [Anonymous], 2017, COMMUN ACM, DOI DOI 10.1145/3065386
   [Anonymous], IEEE T PATTERN ANAL
   [Anonymous], PROC CVPR IEEE
   [Anonymous], 2014, COMPUT SCI, DOI 10.1007/11503415_34
   [Anonymous], 2018, PROC ADV NEURAL INF
   [Anonymous], 2017, IEEE T PATTERN ANAL, DOI DOI 10.1109/TPAMI.2016.2644615
   [Anonymous], 2017, Mobilenets: Efficient Convolutional Neural Networks for Mobile Vision Applications
   [Anonymous], 2016, ARXIV160907061
   [Anonymous], 2017, J MACH LEARN RES
   Catanzaro B., 2014, ARXIV NEURAL EVOLUTI
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Carrascosa JPC, 2016, J SYST ARCHITECT, V62, P1, DOI 10.1016/j.sysarc.2015.10.006
   Dehnavi M, 2017, J SYST ARCHITECT, V81, P32, DOI 10.1016/j.sysarc.2017.10.002
   Denton E, 2014, ADV NEUR IN, V27
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Gysel P, 2018, IEEE T NEUR NET LEAR, V29, P5784, DOI 10.1109/TNNLS.2018.2808319
   Han S., 2015, ARXIV151000149
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Jiang Su, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P16, DOI 10.1007/978-3-319-78890-6_2
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A., 2014, CIFAR 10 DATASET
   LeCun Y., 2010, MNIST HANDWRITTEN DI
   Li HM, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577308
   Luo T, 2017, IEEE T COMPUT, V66, P73, DOI 10.1109/TC.2016.2574353
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Motamedi M, 2016, ASIA S PACIF DES AUT, P575, DOI 10.1109/ASPDAC.2016.7428073
   Pelliccione P, 2017, J SYST ARCHITECT, V77, P83, DOI 10.1016/j.sysarc.2017.02.005
   Rahman A, 2017, DES AUT TEST EUROPE, P1147, DOI 10.23919/DATE.2017.7927162
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sankaradas M, 2009, IEEE INT CONF ASAP, P53, DOI 10.1109/ASAP.2009.25
   Simonyan K., 2014, 14091556 ARXIV
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Tajbakhsh N, 2016, IEEE T MED IMAGING, V35, P1299, DOI 10.1109/TMI.2016.2535302
   Uçar A, 2017, SIMUL-T SOC MOD SIM, V93, P759, DOI 10.1177/0037549717709932
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang C, 2016, I SYMPOS LOW POWER E, P326, DOI 10.1145/2934583.2934644
NR 42
TC 42
Z9 48
U1 3
U2 72
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 278
EP 286
DI 10.1016/j.sysarc.2018.12.008
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500023
DA 2024-07-18
ER

PT J
AU Dovom, EM
   Azmoodeh, A
   Dehghantanha, A
   Newton, DE
   Parizi, RM
   Karimipour, H
AF Dovom, Ensieh Modiri
   Azmoodeh, Amin
   Dehghantanha, Ali
   Newton, David Ellis
   Parizi, Reza M.
   Karimipour, Hadis
TI Fuzzy pattern tree for edge malware detection and categorization in IoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Malware detection; Edge computing; IoT; Fuzzy pattern tree; Machine
   learning; Cyber security
ID INTERNET; THINGS; FORENSICS
AB The surging pace of Internet of Things (IoT) development and its applications has resulted in significantly large amounts of data (commonly known as big data) being communicated and processed across IoT networks. While cloud computing has led to several possibilities in regard to this computational challenge, there are several security risks and concerns associated with it. Edge computing is a state-of-the-art subject in IoT that attempts to decentralize, distribute and transfer computation to IoT nodes. Furthermore, IoT nodes that perform applications are the primary target vectors which allow cybercriminals to threaten an IoT network. Hence, providing applied and robust methods to detect malicious activities by nodes is a big step to protect all of the network.
   In this study, we transmute the programs' OpCodes into a vector space and employ fuzzy and fast fuzzy pattern tree methods for malware detection and categorization. We obtained a high degree of accuracy during reasonable run-times especially for the fast fuzzy pattern tree. Both utilized feature extraction and fuzzy classification, which were robust, led to more powerful edge computing malware detection and categorization method.
C1 [Dovom, Ensieh Modiri] Azad Univ Mashhad, Sch Engn, Mashhad, Razavi Khorasan, Iran.
   [Azmoodeh, Amin; Dehghantanha, Ali] Univ Guelph, Sch Comp Sci, Cyber Sci Lab, Guelph, ON, Canada.
   [Newton, David Ellis] Univ Salford, Sch Comp Sci, Salford, Lancs, England.
   [Parizi, Reza M.] Kennesaw State Univ, Dept Software Engn & Game Dev, Kennesaw, GA 30144 USA.
   [Karimipour, Hadis] Univ Guelph, Sch Engn, Engn Syst & Comp Grp, Guelph, ON, Canada.
C3 Islamic Azad University; University of Guelph; University of Salford;
   University System of Georgia; Kennesaw State University; University of
   Guelph
RP Dehghantanha, A (corresponding author), Univ Guelph, Sch Comp Sci, Cyber Sci Lab, Guelph, ON, Canada.
EM ali@cybersciencelab.org
RI Parizi, Reza/AAF-3813-2019; Azmoodeh, Amin/HLG-2992-2023
CR Afifi F, 2016, PLOS ONE, V11, DOI 10.1371/journal.pone.0162627
   Ahmadi M, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P183, DOI 10.1145/2857705.2857713
   [Anonymous], IEEE T SUSTAIN COMPU
   [Anonymous], 2010, P 2010 ACM S APPL CO
   Azmoodeh A, 2018, J AMB INTEL HUM COMP, V9, P1141, DOI 10.1007/s12652-017-0558-5
   Bazrafshan Z, 2013, 2013 5TH CONFERENCE ON INFORMATION AND KNOWLEDGE TECHNOLOGY (IKT), P113, DOI 10.1109/IKT.2013.6620049
   Bengio Y, 2004, J MACH LEARN RES, V5, P1089
   Bernardi M.L., 2017, 2017 IEEE INT C FUZZ, P1, DOI [10.1109/FUZZ-IEEE.2017.8015490, DOI 10.1109/FUZZ-IEEE.2017.8015490]
   Catteddu D, 2010, COMM COM INF SC, V72, P17
   Conti M, 2018, FUTURE GENER COMP SY, V78, P544, DOI 10.1016/j.future.2017.07.060
   D'Orazio Christian J., 2017, IEEE Internet of Things Journal, V4, P524, DOI 10.1109/JIOT.2016.2569094
   Ding YX, 2018, COMPUT SECUR, V73, P73, DOI 10.1016/j.cose.2017.10.007
   Fadlullah ZM, 2018, MOBILE NETW APPL, V23, P879, DOI 10.1007/s11036-017-0954-2
   Gardiner J, 2016, ACM COMPUT SURV, V49, DOI 10.1145/3003816
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   HaddadPajouh H., 2017, J COMPUT VIROL HACK
   HaddadPajouh H, 2018, FUTURE GENER COMP SY, V85, P88, DOI 10.1016/j.future.2018.03.007
   Hashemi H, 2017, J COMPUT VIROL HACKI, V13, P153, DOI 10.1007/s11416-016-0278-y
   Heiser Jay., 2008, Gartner report, V27, P29
   Homayoun S., 2018, IEEE T EMERG TOP COM, P1
   Hüllermeier E, 2005, FUZZY SET SYST, V156, P387, DOI 10.1016/j.fss.2005.05.036
   Klement EP, 2002, FUZZY SET SYST, V131, P409, DOI 10.1016/S0165-0114(02)00114-8
   Kolbitsch C, 2009, P 18 C USENIX SEC S, P351, DOI DOI 10.1093/MP/SSQ045
   Leu FY, 2018, COMPUT ELECTR ENG, V65, P376, DOI 10.1016/j.compeleceng.2017.06.031
   Li X, 2018, FUTURE GENER COMP SY, V83, P607, DOI 10.1016/j.future.2017.04.012
   Li Y., 2015, 8 WORKSH CYB SEC EXP
   Milosevic N, 2017, COMPUT ELECTR ENG, V61, P266, DOI 10.1016/j.compeleceng.2017.02.013
   Miorandi D, 2012, AD HOC NETW, V10, P1497, DOI 10.1016/j.adhoc.2012.02.016
   Nataraj Lakshmanan, 2011, P 8 INT S VIS CYB SE, P1
   Norouzizadeh Farhood, 2013, International Journal of Advancements in Computing Technology, V5, P42
   Peng J, 2016, J NETW COMPUT APPL, V72, P14, DOI 10.1016/j.jnca.2016.06.012
   Ren JK, 2018, IEEE T WIREL COMMUN, V17, P5506, DOI 10.1109/TWC.2018.2845360
   Roopaei M, 2017, IEEE CLOUD COMPUT, V4, P10, DOI 10.1109/MCC.2017.5
   Rudd EM, 2017, IEEE COMMUN SURV TUT, V19, P1145, DOI 10.1109/COMST.2016.2636078
   Santos I, 2010, LECT NOTES COMPUT SC, V5965, P35, DOI 10.1007/978-3-642-11747-3_3
   Senge R, 2015, IEEE T FUZZY SYST, V23, P2024, DOI 10.1109/TFUZZ.2015.2396078
   Senge R, 2011, IEEE T FUZZY SYST, V19, P241, DOI 10.1109/TFUZZ.2010.2093532
   Shalaginov A, 2018, ADV INFORM SECUR, V70, P7, DOI 10.1007/978-3-319-73951-9_2
   Sharmeen S, 2018, IEEE ACCESS, V6, P15941, DOI 10.1109/ACCESS.2018.2815660
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Sklar A., 2011, PROBABILISTIC METRIC
   Su JW, 2018, P INT COMP SOFTW APP, P664, DOI 10.1109/COMPSAC.2018.10315
   Svantesson Dan, 2010, Computer Law and Security Report, V26, P391, DOI 10.1016/j.clsr.2010.05.005
   Tan Y., 2016, ARTIFICIAL IMMUNE SY, DOI [10.1002/9781119076582, DOI 10.1002/9781119076582]
   Watson S, 2016, COMPUT FRAUD SECUR, P5, DOI 10.1016/S1361-3723(15)30045-2
   YAGER RR, 1988, IEEE T SYST MAN CYB, V18, P183, DOI 10.1109/21.87068
NR 46
TC 99
Z9 104
U1 0
U2 27
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 1
EP 7
DI 10.1016/j.sysarc.2019.01.017
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500001
DA 2024-07-18
ER

PT J
AU Mittal, S
AF Mittal, Sparsh
TI A Survey on optimized implementation of deep learning models on the
   NVIDIA Jetson platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Review; Embedded system; NVIDIA Jetson; Neural network; Deep learning;
   Autonomous driving; Drone; Low-power computing
ID CONVOLUTIONAL NEURAL-NETWORKS; PROCESSING-IN-MEMORY; FRAMEWORK
AB Design of hardware accelerators for neural network (NN) applications involves walking a tight rope amidst the constraints of low-power, high accuracy and throughput. NVIDIA's Jetson is a promising platform for embedded machine learning which seeks to achieve a balance between the above objectives. In this paper, we provide a survey of works that evaluate and optimize neural network applications on Jetson platform. We review both hardware and algorithmic optimizations performed for running NN algorithms on Jetson and show the real-life applications where these algorithms have been applied. We also review the works that compare Jetson with similar platforms. While the survey focuses on Jetson as an exemplar embedded system, many of the ideas and optimizations will apply just as well to existing and future embedded systems. It is widely believed that the ability to run AI algorithms on low-cost, low-power platforms will be crucial for achieving the "AI for all" vision. This survey seeks to provide a glimpse of the recent progress towards that goal.
C1 [Mittal, Sparsh] IIT Hyderabad, Hyderabad, Telangana, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Hyderabad
RP Mittal, S (corresponding author), IIT Hyderabad, Hyderabad, Telangana, India.
EM sparsh@iith.ac.in
RI Mittal, Sparsh/B-4378-2013; Ma, Jialin/ABG-2965-2021
OI Ma, Jialin/0000-0003-3255-4158
FU Semiconductor Research Corporation (SRC)
FX This work was supported in part by Semiconductor Research Corporation
   (SRC).
CR Abtahi T, 2018, IEEE T VLSI SYST, V26, P1737, DOI 10.1109/TVLSI.2018.2825145
   [Anonymous], 2018, NVIDIA Jetson AGX Xavier Developer Kit
   [Anonymous], 2018, J SYST ARCHIT
   [Anonymous], 2018, NEURAL COMPUTING APP
   [Anonymous], 2015, IEEE T PARALLEL DIST
   [Anonymous], 2015, ARXIV150503015
   [Anonymous], 2018, ARXIV181105588
   [Anonymous], P IEEE C SMARTWORLD
   [Anonymous], 2018, ARXIV181011408
   [Anonymous], 2018, JETSON TK1 MOBILE EM
   [Anonymous], 2016, PRUNING CONVOLUTIONA
   [Anonymous], ARXIV180900110
   [Anonymous], ARXIV180507029
   [Anonymous], ARXIV180306077
   [Anonymous], P IEEE SMARTWORLD UB
   Ardi M., 2018, ARXIV181001732
   Ardiyanto I, 2017, IEEE ENG MED BIO, P1760, DOI 10.1109/EMBC.2017.8037184
   Attaran N., 2018, IEEE T CIRCUITS SY 2
   Azimi S. M., 2018, ARXIV181106318
   Badrinarayanan V, 2017, IEEE T PATTERN ANAL, V39, P2481, DOI 10.1109/TPAMI.2016.2644615
   Bechtel M. G., 2017, ARXIV171208644
   Biddulph A., 2018, ARXIV180903668
   Borghi G., 2017, P 28 IEEE INT VEH S
   Bura H, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON COGNITIVE COMPUTING (ICCC), P17, DOI 10.1109/ICCC.2018.00010
   Cai L., 2018, ARXIV181112065
   Cao S., 2018, ARXIV181106641
   Carrio A., 2018, ARXIV180800259
   Cavigelli L, 2017, 11TH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS (ICDSC 2017), P1, DOI 10.1145/3131885.3131906
   Cavigelli L, 2015, DES AUT CON, DOI 10.1145/2744769.2744788
   Chen QW, 2018, IEEE T NEUR NET LEAR, V29, P1622, DOI 10.1109/TNNLS.2017.2676110
   Deepika N, 2017, 2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), P2092, DOI 10.1109/ICACCI.2017.8126154
   Duan LY, 2018, IEEE T IMAGE PROCESS, V27, P2201, DOI 10.1109/TIP.2018.2794203
   FRIDMAN L, 2017, ARXIV171106976
   Gamal M., 2018, SHUFFLESEG REAL TIME
   Ghazi P., 2018, ARXIV180710570
   Goyal M, 2019, IEEE J BIOMED HEALTH, V23, P1730, DOI 10.1109/JBHI.2018.2868656
   Gu SS, 2018, IEEE ASME INT C ADV, P170, DOI 10.1109/AIM.2018.8452263
   Hadidi R., 2018, ARXIV180202138
   Hartwell A., 2018, ARXIV180608641
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hegde G., 2018, TECS, V17, P15
   Hinton Geoffrey, 2014, NIPS DEEP LEARN WORK
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Ilg E, 2017, PROC CVPR IEEE, P1647, DOI 10.1109/CVPR.2017.179
   Intesa L, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P94, DOI 10.1109/DSD.2017.89
   Jafari A, 2018, IEEE ASME INT C ADV, P1, DOI 10.1109/AIM.2018.8452311
   Jang Y, 2017, IEEE INT CONF COMP V, P1581, DOI 10.1109/ICCVW.2017.186
   Jung S, 2018, IEEE ROBOT AUTOM LET, V3, P2539, DOI 10.1109/LRA.2018.2808368
   Kang D, 2018, INT C COMP AID DES, P105
   Kang D, 2018, DES AUT TEST EUROPE, P715, DOI 10.23919/DATE.2018.8342102
   Kaster J, 2017, PROC NAECON IEEE NAT, P149, DOI 10.1109/NAECON.2017.8268760
   Kim C. E., 2018, 181203451 ARXIV
   Lai CK, 2017, J SYST ARCHITECT, V81, P83, DOI 10.1016/j.sysarc.2017.10.010
   Lee D, 2018, 2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION ENGINEERING (ICITE), P236, DOI 10.1109/ICITE.2018.8492605
   Lee H., 2017, ARXIV171111200
   Leroux S, 2017, KNOWL INF SYST, V52, P791, DOI 10.1007/s10115-017-1029-1
   Li J, 2018, IEEE ACCESS, V6, P68730, DOI 10.1109/ACCESS.2018.2879270
   Li Q, 2017, IEEE IND ELEC, P8405, DOI 10.1109/IECON.2017.8217476
   Lian S., 2017, DES AUT C DAC, P1
   Lin S., 2018, ARXIV181103921
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   LIU Y, 2017, ADV NEURAL INFORM PR, DOI DOI 10.1155/2017/1461520
   Luo S, 2017, CHIN AUTOM CONGR, P7091, DOI 10.1109/CAC.2017.8244056
   Madaan R, 2017, IEEE INT C INT ROBOT, P3487, DOI 10.1109/IROS.2017.8206190
   Manderson T., 2018, INT C INT ROB SYST I
   Miraftabzadeh S.A., 2017, IEEE INTERNET THINGS
   Mittal Sparsh, 2014, International Journal of Computer Aided Engineering and Technology, V6, P440, DOI 10.1504/IJCAET.2014.065419
   Mittal S., 2018, J SYST ARCHIT
   Mittal S, 2014, TECHNICAL REPORT
   Mittal S, 2015, INT J INDIAN CULT BU, V11, P1, DOI 10.1504/IJICBM.2015.070246
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mittal S, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2856125
   Mittal S, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2788396
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Montanari A, 2018, SPRBRIEF MOLEC SCI, P29, DOI 10.1007/978-3-319-74132-1_3
   Otterness N, 2017, IEEE REAL TIME, P353, DOI 10.1109/RTAS.2017.3
   Page A, 2016, IEEE INT SYMP CIRC S, P1086, DOI 10.1109/ISCAS.2016.7527433
   Pierre JM, 2018, CONFERENCE PROCEEDINGS OF 2018 4TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND ROBOTICS (ICCAR), P94, DOI 10.1109/ICCAR.2018.8384651
   Qi X, 2018, 2018 18TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING (CCGRID), P641, DOI 10.1109/CCGRID.2018.00087
   Rallapalli S., 2016, IEEE T CIRC SYST VID
   Ran Lingyan, 2016, INT C ADV MOB COMP M, P342
   Reddy B, 2017, IEEE COMPUT SOC CONF, P438, DOI 10.1109/CVPRW.2017.59
   Redmon J., 2016, PROC CVPR IEEE, DOI [10.1109/CVPR.2016.91, DOI 10.1109/CVPR.2016.91]
   Regier P., 2018, INT C HUM ROB
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Rouhani BD, 2016, I SYMPOS LOW POWER E, P112, DOI 10.1145/2934583.2934599
   Sa I, 2018, IEEE ROBOT AUTOM LET, V3, P588, DOI 10.1109/LRA.2017.2774979
   Sadiq S, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON INFORMATION REUSE AND INTEGRATION (IRI), P436, DOI 10.1109/IRI.2018.00070
   Sanket N. J., 2018, IEEE ROB AUTOM LETT
   SARLIN P, 2018, P 2 C ROB LEARN CORL
   Scrbak M, 2017, J SYST ARCHITECT, V75, P59, DOI 10.1016/j.sysarc.2016.08.001
   Shakeel A., 2017, THESIS
   Smolyanskiy N, 2017, IEEE INT C INT ROBOT, P4241, DOI 10.1109/IROS.2017.8206285
   Stanoev A., 2017, P 2017 IEEE INT C IM, P1, DOI DOI 10.1109/IST.2017.8261524
   Sun Y, 2018, BIOSYST ENG, V176, P140, DOI 10.1016/j.biosystemseng.2018.10.012
   Susanto, 2017, 2017 INTERNATIONAL ELECTRONICS SYMPOSIUM ON ENGINEERING TECHNOLOGY AND APPLICATIONS (IES-ETA), P146, DOI 10.1109/ELECSYM.2017.8240393
   Tao SQ, 2018, J ROBOT, V2018, DOI 10.1155/2018/5868915
   Taylor J, 2018, TLS-TIMES LIT SUPPL, P31
   Tijtgat N, 2017, IEEE INT CONF COMP V, P2110, DOI 10.1109/ICCVW.2017.247
   Tomè D, 2016, SIGNAL PROCESS-IMAGE, V47, P482, DOI 10.1016/j.image.2016.05.007
   Duong TT, 2018, 2018 19TH IEEE/ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING AND PARALLEL/DISTRIBUTED COMPUTING (SNPD), P123, DOI 10.1109/SNPD.2018.8441073
   Tsai Y. F., 2018, 2018 IEEE International Conference on Plasma Science (ICOPS), DOI 10.1109/ICOPS35962.2018.9575835
   Vinyals O., 2015, Advances in neural information processing systems, P2692
   Viola P, 2001, PROC CVPR IEEE, P511, DOI 10.1109/cvpr.2001.990517
   Wang C, 2017, ASIA S PACIF DES AUT, P105, DOI 10.1109/ASPDAC.2017.7858304
   Wang JJ, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P159, DOI 10.1109/SEC.2018.00019
   Wang Z., 2018, Lanenet: Real-time lane detection networks for autonomous driving
   Xie XF, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3122788
   Yang T, 2018, REMOTE SENS-BASEL, V10, DOI 10.3390/rs10111829
   Yazdani Reza, 2017, IEEE Micro, V37, P22, DOI 10.1109/MM.2017.15
   Yosinski J., 2014, Adv Neural Inf Process Syst, V2, P3320, DOI DOI 10.48550/ARXIV.1411.1792
   Zeng X, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P56, DOI 10.1145/3081333.3081336
   Zhang X., 2018, HOTEDGE
   Zhang Y, 2016, IEEE T IMAGE PROCESS, V25, DOI 10.1109/TIP.2016.2549360
NR 116
TC 99
Z9 99
U1 3
U2 55
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 428
EP 442
DI 10.1016/j.sysarc.2019.01.011
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500032
DA 2024-07-18
ER

PT J
AU Rivas, MA
   Tijero, HP
AF Aldea Rivas, Mario
   Perez Tijero, Hector
TI Leveraging real-time and multitasking Ada capabilities to small
   microcontrollers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Operating systems; Embedded systems; Microcontrollers
AB Small embedded microcontrollers typically operate for years without further programmer intervention, so that shipping software free of errors becomes paramount. The Ada programming language includes many safety characteristics (e.g., strong typing or contract-based programming) that help to largely reduce the number of errors introduced by programmers. However, Ada is barely used in microcontrollers with tight memory constraints due to the overhead introduced at run-time. The tasking semantics included in the language represent one major source of this overhead.
   In this paper we present a new Ada run-time environment that includes a new scheduling policy based on the one-shot task model that simplifies the implementation of the Ada tasking primitives and allows stack sharing techniques to be applied. Consequently, the proposed approach allows using the inherent safety characteristics of the Ada language along with a set of tasking constructs more suitable for small memory devices. Despite its simplicity, the tasking primitives have an equivalent, if not superior, expressiveness to the typical tasking constructs provided by the operating systems targeted to small microcontrollers.
   An implementation based on a small kernel, a modified run-time system and an automatic code transformation tool have been developed in the context of this work. Initial tests provide promising results, showing the tasking constructs are functionally correct and the proposed run-time features a small memory footprint.
C1 [Aldea Rivas, Mario; Perez Tijero, Hector] Univ Cantabria, Avd Castros S-N, E-39005 Santander 39005, Spain.
C3 Universidad de Cantabria
RP Rivas, MA (corresponding author), Univ Cantabria, Avd Castros S-N, E-39005 Santander 39005, Spain.
EM aldeam@unican.es; perezh@unican.es
RI Tijero, Hector Perez/AAH-3192-2020
OI Tijero, Hector Perez/0000-0001-6231-461X; Aldea-Rivas,
   Mario/0000-0002-0430-5472
FU Spanish Government [TIN2014-56158-C4-2-P]; Spanish Government; FEDER
   funds (AEI/FEDER, UE) [TIN2017-86520-C3-3-R]
FX This work was partially supported by the Spanish Government under grant
   number TIN2014-56158-C4-2-P (M2C2) and by the Spanish Government and
   FEDER funds (AEI/FEDER, UE) under grant TIN2017-86520-C3-3-R (PRECON-I4)
CR Andersen J.S., 2012, PROGR ARD AD FREE OP
   Anh TNB, 2009, IEEE MICRO, V29, P30, DOI 10.1109/MM.2009.86
   [Anonymous], 2016, 86522012E ISOIEC, DOI [10.1007/978-3-642-45419-6, DOI 10.1007/978-3-642-45419-6]
   [Anonymous], 2013, 152911999 ISOIEC
   [Anonymous], 2017, AUTOSAR CP RELEASE 4
   [Anonymous], 2019, AI1202791
   [Anonymous], 2000, P 2 REAL TIME LINUX
   [Anonymous], 2015, 1735632005 ISO
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   Barnes J., 2014, PROGRAMMING ADA 2012, DOI [10.1017/CB09781139696616, DOI 10.1017/CB09781139696616]
   Buonocunto P., 2016, ACM S APPL COMP SAC, DOI [10.1145/2851613.2851672, DOI 10.1145/2851613.2851672]
   Davis R., 2000, WORK IN PROGR SESS E
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   de Matos Pedro Andre, 2014, Ada User Journal, V35, P194
   Ebert R., AVR ADA ADA CROSS CO
   Freeman W., 2016, TECHNICAL REPORT
   George L., 1996, Preemptive and Non-Preemptive Real-Time Uniprocessor Scheduling
   Gregertsen KN, 2009, DES AUT TEST EUROPE, P1572
   Hongfeng Shen, 1999, Ada Letters, V19, P96
   Miranda J., 2002, DETAILED DESCRIPTION
   PYMNTS. com, 2017, TECHNICAL REPORT
   Rivas M. A., 2001, Reliable Software Technologies - Ada-Europea 2001. 6th Ada-Europe International Conference on Reliable Software Technologies. Proceedings (Lecture Notes in Computer Science Vol.2043), P305
   Ruiz JF, 2005, LECT NOTES COMPUT SC, V3555, P248
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Su-Lim Tan, 2009, 2009 IEEE 13th International Symposium on Consumer Electronics (ISCE), P1007, DOI 10.1109/ISCE.2009.5156833
   Vieira Rego Pablo, 2012, Ada User Journal, V33, P301
NR 26
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2019
VL 94
BP 32
EP 41
DI 10.1016/j.sysarc.2019.02.015
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP1EG
UT WOS:000461407600004
DA 2024-07-18
ER

PT J
AU Millnert, V
   Eker, J
   Bini, E
AF Millnert, Victor
   Eker, Johan
   Bini, Enrico
TI Feedback for increased robustness of forwarding graphs in the cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 4th IEEE International Workshop on Real-Time Computing and Distributed
   Systems in Emerging Applications (REACTION)
CY 2016
CL Porto, PORTUGAL
SP IEEE
ID DELAY
AB Cloud computing technology provides the means to share physical resources among multiple users and data center tenants by exposing them as virtual resources. There is a strong industrial drive to use similar technology and concepts to provide timing sensitive services. One such domain is a chain of connected virtual network functions. This allows the capacity of each function to be scaled up and down by adding or removing virtual resources. In this work, we develop a model of such service chain and pose the dynamic allocation of resources as an optimization problem. We design and present a set of strategies to allow virtual network nodes to be controlled in an optimal fashion subject to latency and buffer constraints. Furthermore, we derive a feedback-law for dynamically adjusting the amount of resources given to each functions in order to ensure that the system remains in the desired state even if there are modeling errors or for a stochastic input.
C1 [Millnert, Victor] Lund Univ, Automat Control, Lund, Sweden.
   [Eker, Johan] Lund Univ, Lund, Sweden.
   [Eker, Johan] Ericsson Res, Stockholm, Sweden.
   [Bini, Enrico] Univ Turin, Turin, Italy.
C3 Lund University; Lund University; Ericsson; University of Turin
RP Millnert, V (corresponding author), Lund Univ, Automat Control, Lund, Sweden.
EM victor@control.lth.se
RI Bini, Enrico/I-8296-2016
OI Bini, Enrico/0000-0001-9205-584X
CR [Anonymous], ARXIV160401136
   [Anonymous], 2013, NETW FUNCT VIRT NFV
   [Anonymous], SYNCHRONIZATION LINE
   [Anonymous], 2014, P 16 AS PAC NETW OP
   Bezanson J., 2012, JULIA FAST DYNAMIC L
   Bezanson Jeff, 2014, ARXIV14111607
   Bonafiglia R, 2015, 2015 FOURTH EUROPEAN WORKSHOP ON SOFTWARE DEFINED NETWORKS - EWSDN 2015, P67, DOI 10.1109/EWSDN.2015.63
   Chakraborty S, 2005, DES AUT TEST EUROPE, P486, DOI 10.1109/DATE.2005.26
   Cohen Rami, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P1346, DOI 10.1109/INFOCOM.2015.7218511
   CRUZ RL, 1991, IEEE T INFORM THEORY, V37, P114, DOI 10.1109/18.61109
   Di Natale M., 1994, P 15 IEEE REAL TIM S, P215
   ETSI, 2012, NETW FUNCT VIRT NFV
   Henriksson D, 2004, EUROMICRO, P61, DOI 10.1109/EMRTS.2004.1311001
   Hong SY, 2015, IEEE T COMPUT, V64, P1983, DOI 10.1109/TC.2014.2349494
   Jiang S, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P191, DOI 10.1142/9789812773487_0006
   Kapoor R., 2012, PROC ACM SOCC
   Kleinrock L., 1975, QUEUEING SYSTEMS THE
   Kuo T W, 2016, P IEEE INFOCOM, P1, DOI 10.1109/INFOCOM.2016.7524565
   Le Boudec J. Y., 2001, LECT NOTES COMPUTER, V2050
   Li Y., 2016, IEEE INT C COMP COMM
   Mehraghdam S, 2014, IEEE INT CONF CL NET, P7, DOI 10.1109/CloudNet.2014.6968961
   Millnert V., 2016, TFRT7648 LUND U
   Millnert V., 2016, REACT, V2016, P31
   Ming Mao, 2010, Proceedings 2010 11th IEEE/ACM International Conference on Grid Computing (GRID 2010), P41, DOI 10.1109/GRID.2010.5697966
   Moens H, 2014, INT CONF NETW SER, P418, DOI 10.1109/CNSM.2014.7014205
   Ousterhout K, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P69, DOI 10.1145/2517349.2522716
   Palencia J., 2003, 15 EUR C REAL TIM SY
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   Pellizzoni R, 2007, J COMPUT SYST SCI, V73, P186, DOI 10.1016/j.jcss.2006.04.002
   Rahni A., 2008, P 16 C REAL TIM NETW, P109
   Serreli N., 2009, 2 WORSKH COMP REAL T
   Serreli N., 2010, P 22 EUR C REAL TIM
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   Xin Li, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P1400, DOI 10.1109/INFOCOM.2015.7218517
NR 34
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 68
EP 76
DI 10.1016/j.sysarc.2017.09.005
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA FL0EB
UT WOS:000413883100006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mahamadi, A
   Chippa, M
   Sastry, S
AF Mahamadi, Abdelrhman
   Chippa, Mukesh
   Sastry, Shivakumar
TI Reservation based protocol for resolving priority inversions in
   composable conveyor systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Priority inversion; Networked embedded systems; Advanced manufacturing
ID REAL-TIME; DESIGN
AB We present a reservation based protocol for resolving priority inversions in Composable Conveyor Systems. These systems represent a class of networked multi-processor systems that are used to physically transport entities from inputs to outputs. The absence of shared memory and the interaction between the cyber and physical subsystems present many challenges such as priority inversion. We view the end-to end transport of an entity as a task and discuss how these systems admit a rich set of task models. Like in other real-time systems, a priority inversion is said to occur when a high-priority task is blocked by a lower-priority task for an unbounded duration of time. We present an approach to compute the average waiting time for entities, establish properties of the proposed protocol and present simulation results that demonstrate the efficacy of the proposed protocol. In the future, this protocol can be extended to other task models and a larger class of decentralized systems for advanced manufacturing. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Mahamadi, Abdelrhman; Chippa, Mukesh; Sastry, Shivakumar] Univ Akron, ECE Dept, Complex Engn Syst Lab, Akron, OH 44325 USA.
C3 University System of Ohio; University of Akron
RP Mahamadi, A (corresponding author), Univ Akron, ECE Dept, Complex Engn Syst Lab, Akron, OH 44325 USA.
EM abodi6767@hotmail.com
CR Agre JR, 1999, ADV COMPUT, V49, P303, DOI 10.1016/S0065-2458(08)60288-0
   Al-Sultan KS, 1998, ANN OPER RES, V76, P21, DOI 10.1023/A:1018944520967
   An K, 2011, ACM IEEE INT CONF CY, P141, DOI 10.1109/ICCPS.2011.12
   Archer B, 2009, IEEE INT CON AUTO SC, P531, DOI 10.1109/COASE.2009.5234124
   BABAOGLU O, 1993, REAL-TIME SYST, V5, P285, DOI 10.1007/BF01088832
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Ballot E., 2012, FUNCTIONAL DESIGN PH
   Bellman R., 1958, Q APPL MATH, V16, P87
   Brandenburg B.B., 2012, P 14 REAL TIM LIN WO
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Cansever D. H., 1986, Proceedings of the 25th IEEE Conference on Decision and Control (Cat. No.86CH2344-0), P2107
   Collin M., 2001, P 13 EUROMICRO C REA
   Dam T., 2003, the 1st International Conference on Embedded Networked Sensor Systems, P171, DOI DOI 10.1145/958491.958512
   de Niz D, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P171, DOI 10.1109/REAL.2001.990608
   Dinh S., 2015, TECHNICAL REPORT
   HERRMANN JW, 1995, J MANUF SYST, V14, P277, DOI 10.1016/0278-6125(95)98880-F
   Ma Y, 2010, COMPUT IND ENG, V58, P199, DOI 10.1016/j.cie.2009.04.014
   Meller R., 2012, FUNCTIONAL DESIGN OF PHYSICAL INTERNET FACILITIES: A ROAD-BASED TRANSIT CENTER
   Montreuil Benoit, 2011, Logistics Research, V3, P71, DOI 10.1007/s12159-011-0045-x
   Montreuil B., 2012, P INCOM S BUCH ROM
   Montreuil B., 2012, FUNCTIONAL DESIGN PH
   Mueller F., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P340, DOI 10.1109/REAL.1999.818861
   Naeser G., 2005, Ada Letters, V25, P43
   NOBLE JS, 1995, INT J PROD RES, V33, P3439, DOI 10.1080/00207549508904883
   Rajkumar R., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P259, DOI 10.1109/REAL.1988.51121
   Rajkumar R, 1990, P INT C DISTR COMP S
   Sanchez C, 2006, LECT NOTES COMPUT SC, V4305, P110
   Sastry S, 2014, J SYST ARCHITECT, V60, P509, DOI 10.1016/j.sysarc.2014.02.003
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Smith J.M., 2011, INT J PROD RES, V50, P1
   Stankovic JA, 1996, ACM COMPUT SURV, V28, P751, DOI 10.1145/242223.242291
   Sundarapandian V, 2009, Probability, statistics and queuing theory
   TODA K, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P208, DOI 10.1109/REAL.1992.242662
   Vargas A., 2010, Omnet++discrete event simulation system
   Wang CD, 1996, SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, P70, DOI 10.1109/ISPAN.1996.508963
   Zhang L., 1993, IEEE Network, V7, P8, DOI 10.1109/65.238150
NR 36
TC 2
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2017
VL 74
BP 14
EP 29
DI 10.1016/j.sysarc.2016.11.008
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8PN
UT WOS:000396952100002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Long, LB
   Sha, EHM
   Liu, D
   Liang, L
   Zhong, M
   Zhu, X
AF Long, Linbo
   Sha, Edwin H. -M.
   Liu, Duo
   Liang, Liang
   Zhong, Man
   Zhu, Xiao
TI A compiler assisted wear leveling for morphable PCM in embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Phase change memory; Wear-leveling; Endurance; Embedded systems
ID PHASE-CHANGE MEMORY; ALLOCATION; ENERGY
AB Phase change memory (PCM) is considered as a promising alternative of DRAM-based main memory in embedded systems. A PCM cell can be dynamically programmed to be in either multiple-level cell (MLC) mode or single-level cell (SLC) mode. With this morphable feature, we can utilize the high-density of MLC and low-latency of SLC, to satisfy various memory requirements of specific applications in embedded systems. However, compared to its SLC counterpart, the lifetime of MLC is limited.
   To address this issue, this paper proposes a simple and effective wear-leveling technique, named Mixer, to enhance the lifetime of morphable PCM considering the program specific features. We first build an Integer Linear Programming (ILP) formulation to dynamically configure the optimal SLC/MLC partition in morphable PCM, and produce the best data allocation for each variable to achieve a balanced write distribution in morphable PCM with low memory access cost. The basic idea is to allocate low-latency SLC and high-density MLC cells for write intensive variables and other ordinary variables, respectively. We then propose a polynomial time algorithm to achieve near-optimal results. The evaluation results show that the proposed technique can effectively improve the lifetime of morphable PCM in embedded systems compared with previous work. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Long, Linbo] Chongqing Univ Posts & Telecommun, Coll Comp Sci & Technol, Chongqing, Peoples R China.
   [Sha, Edwin H. -M.; Liu, Duo; Zhong, Man; Zhu, Xiao] Chongqing Univ, Minist Educ, Key Lab Dependable Serv Comp Cyber Phys Soc, Chongqing, Peoples R China.
   [Sha, Edwin H. -M.; Liu, Duo; Zhong, Man; Zhu, Xiao] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Liang, Liang] Chongqing Univ, Coll Commun Engn, Chongqing, Peoples R China.
C3 Chongqing University of Posts & Telecommunications; Chongqing
   University; Chongqing University; Chongqing University
RP Liu, D (corresponding author), Chongqing Univ, Minist Educ, Key Lab Dependable Serv Comp Cyber Phys Soc, Chongqing, Peoples R China.; Liu, D (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
FU National Natural Science Foundation of China [61309004, 61472052,
   61402061]; National 863 Program [2015AA015304]; Research Fund for the
   Doctoral Program of Higher Education of China [20130191120030];
   Chongqing High-Tech Research Program [cstc2016jcyjA0332]; Fundamental
   Research Funds for the Central Universities [CDJZR14185501,
   0214005207005]; Chongqing University [2012T0006]
FX We would like to thank the anonymous reviewers for their valuable
   feedback and improvements to this paper. This work is partially
   supported by grants from the National Natural Science Foundation of
   China (No. 61309004, 61472052 and 61402061), National 863 Program
   2015AA015304, Research Fund for the Doctoral Program of Higher Education
   of China (20130191120030), Chongqing High-Tech Research Program (No.
   cstc2016jcyjA0332), Fundamental Research Funds for the Central
   Universities (No. CDJZR14185501 and 0214005207005.), and Chongqing
   University (2012T0006).
CR [Anonymous], 2014, P 2014 51 ACMEDACIEE, DOI DOI 10.1109/DAC.2014.6881363
   [Anonymous], 2012, 2012 INT JT C NEUR N, DOI DOI 10.1109/HPCA.2012.6169027
   [Anonymous], P INT C HIGH PERF CO
   Chan Y.T., 2014, ELECT COMPUTER ENG C, P1, DOI [10.1109/ccece.2014. 6900968, DOI 10.1109/CCECE.2014.6900968]
   Chang CW, 2014, IEEE T COMPUT, V63, P847, DOI 10.1109/TC.2013.96
   Chang HS, 2015, ICCAD-IEEE ACM INT, P22, DOI 10.1109/ICCAD.2015.7372545
   Chang YH, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2512467
   Chen CH, 2012, DES AUT CON, P453
   Duo Liu, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P357, DOI 10.1109/RTSS.2011.40
   Freitas RF, 2008, IBM J RES DEV, V52, P439, DOI 10.1147/rd.524.0439
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hu JT, 2015, IEEE T VLSI SYST, V23, P654, DOI 10.1109/TVLSI.2014.2321571
   Hu JT, 2013, IEEE T VLSI SYST, V21, P1094, DOI 10.1109/TVLSI.2012.2202700
   Hu JT, 2011, IEEE T COMPUT AID D, V30, P584, DOI 10.1109/TCAD.2010.2097307
   Jiang L, 2014, I C DEPEND SYS NETWO, P216, DOI 10.1109/DSN.2014.32
   Jiang L, 2012, INT S HIGH PERF COMP, P201
   Jiang LB, 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, P392, DOI 10.1109/ICCT.2012.6511249
   Joshi M., 2011, P 17 IEEE INT S HIGH
   Khouzani HA, 2014, I SYMPOS LOW POWER E, P327, DOI 10.1145/2627369.2627667
   Lee BC, 2010, IEEE MICRO, V30, P131, DOI 10.1109/MM.2010.24
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Li B, 2014, KEY ENG MATER, V584, P184, DOI 10.4028/www.scientific.net/KEM.584.184
   Lin CT, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P11, DOI 10.1109/CODESISSS.2015.7331363
   Liu D, 2013, ASIA S PACIF DES AUT, P279, DOI 10.1109/ASPDAC.2013.6509609
   Long LB, 2015, ASIA S PACIF DES AUT, P322, DOI 10.1109/ASPDAC.2015.7059025
   Long LB, 2013, IEEE INT CONF EMBED, P145, DOI 10.1109/RTCSA.2013.6732213
   Long LB, 2014, J SYST ARCHITECT, V60, P655, DOI 10.1016/j.sysarc.2014.07.002
   Qiu MK, 2015, IEEE T COMPUT, V64, P3528, DOI 10.1109/TC.2015.2409857
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2010, CONF PROC INT SYMP C, P153, DOI 10.1145/1816038.1815981
   Seong NH, 2010, CONF PROC INT SYMP C, P383, DOI 10.1145/1816038.1816014
   Shao ZL, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P398, DOI 10.1109/ISVLSI.2012.81
   Sun G, 2014, LECT NOTES ELECTR EN, V267, P1, DOI 10.1007/978-3-319-00681-9
   Wang R., 2015, P 52 ANN DES AUT C D
   Wang RJ, 2015, ACM SIGPLAN NOTICES, V50, P19, DOI 10.1145/2694344.2694352
   Wen W., 2012, P 49 ANN DES AUT C D
   Xiangyu Dong, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P31, DOI 10.1109/ASPDAC.2011.5722206
   Xue C. J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P325
   Yoon H, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2669365
   Zhao MY, 2015, ASIA S PACIF DES AUT, P502, DOI 10.1109/ASPDAC.2015.7059056
   Zhong K, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656049
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
   Zhou RJ, 2013, ACM SIGPLAN NOTICES, V48, P179, DOI 10.1145/2517326.2451547
NR 43
TC 5
Z9 5
U1 0
U2 9
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2016
VL 71
BP 32
EP 43
DI 10.1016/j.sysarc.2016.06.007
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF7IP
UT WOS:000390503600005
DA 2024-07-18
ER

PT J
AU Nawandar, NK
   Garg, B
   Sharma, GK
AF Nawandar, Neha K.
   Garg, Bharat
   Sharma, G. K.
TI RICO: A low power repetitive iteration CORDIC for DSP applications in
   portable devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 17th IEEE International Conference on High Performance Computing and
   Communications (HPCC) / 12th IEEE International Conference on Embedded
   Software and Systems (ICESS)
CY AUG 24-26, 2015
CL New York, NY
SP IEEE
DE CORDIC; Rotation (R-p); Scaling factor (k); Discrete Cosine Transform
   (DCT); Approximate design
ID SCALING-FREE; ARCHITECTURE
AB COordinate Rotation Digital Computer (CORDIC) is a unit that is widely used in the applications such as scientific calculators, signal/image processing, communication systems, robotics, 3-D graphics etc. exhibits huge computations and requires large power. This paper presents an approximate low power Repetitive Iteration CORDIC (RICO) architecture that calculates sine/cosine values very efficiently. In the proposed RICO, number of iterations are fixed and a specific iteration is repeated to reduce the implementation complexity. An additional comparator based logic that evaluates direction of micro-rotation within RICO reduces the data dependency between each iterations. The efficiency of the proposed RICO is evaluated in Discrete Cosine Transform (DCT) by implementing DCT using only three RICO units. Post-synthesis simulation results show that the proposed RICO achieves area and power savings of 37.19% and 94.05% respectively over the Conventional CORDIC at the cost of 29.39% increase in latency. (C) 2016 Published by Elsevier B.V.
C1 [Nawandar, Neha K.; Garg, Bharat; Sharma, G. K.] ABV Indian Inst Informat Technol & Management, Gwalior Morena Link Rd,Room 112,Acad Block, Gwalior 474015, India.
C3 ABV-Indian Institute of Information Technology & Management, Gwalior
RP Nawandar, NK (corresponding author), ABV Indian Inst Informat Technol & Management, Gwalior Morena Link Rd,Room 112,Acad Block, Gwalior 474015, India.
EM nehanawandar@gmail.com; bharat@iiitm.ac.in; gksharma@iiitm.ac.in
RI Garg, Bharat/AAF-1243-2019; Garg, Bharat/AAE-5728-2021; Nawandar,
   Neha/ABF-5555-2020; Garg, Bharat/GPP-5755-2022
OI Nawandar, Neha/0000-0002-9375-8480; Garg, Bharat/0000-0002-2904-3720
CR Aggarwal S., 2012, Proceedings of the 25th International Conference on VLSI Design. VLSI Design 2012. Held jointly with 11th International Conference on Embedded Systems, P57, DOI 10.1109/VLSID.2012.46
   Aggarwal S, 2013, I CONF VLSI DESIGN, P60, DOI 10.1109/VLSID.2013.163
   Aggarwal S, 2012, IEEE T VLSI SYST, V20, P1542, DOI 10.1109/TVLSI.2011.2158459
   [Anonymous], IEEE T COMPUT
   Antelo E, 1997, IEEE T COMPUT, V46, P855, DOI 10.1109/12.609275
   Causo M, 2012, IEEE I C ELECT CIRC, P149, DOI 10.1109/ICECS.2012.6463778
   Chandrakanth Y., 2011, Proceedings 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies (ICSCCN 2011), P498, DOI 10.1109/ICSCCN.2011.6024602
   Chi -Chia Sun Heyne B., 2006, VLSI DES, P1
   DESPAIN AM, 1974, IEEE T COMPUT, VC 23, P993, DOI 10.1109/T-C.1974.223800
   GIVENS W, 1958, J SOC IND APPL MATH, V6, P26, DOI 10.1137/0106004
   Gonzalez RC., Digital image processing third edition Pearson international edition prepared by Pearson Education
   Hsiao SF, 1996, IEEE T SIGNAL PROCES, V44, P685, DOI 10.1109/78.489041
   Lakshmi B, 2011, COMPUT ELECTR ENG, V37, P1032, DOI 10.1016/j.compeleceng.2011.07.011
   Lee MW, 2014, IEEE T VLSI SYST, V22, P1060, DOI 10.1109/TVLSI.2013.2263232
   Park J, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS, P17
   Park J, 2002, INT CONF ACOUST SPEE, P3116
   Sung TY, 2006, SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, P191
   Volder J. E., 1959, IRE T ELECTRON COM, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
   Wang SY, 1997, IEEE T COMPUT, V46, P1202, DOI 10.1109/12.644295
NR 19
TC 8
Z9 9
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2016
VL 70
SI SI
BP 82
EP 92
DI 10.1016/j.sysarc.2016.04.007
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EC3XS
UT WOS:000388061000009
DA 2024-07-18
ER

EF