Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/tb_Procesador_isim_beh.exe -prj C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/tb_Procesador_beh.prj tb_Procesador 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/WindowsManager/Win_Man.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/UnityControlP/UnityControl.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/Sumador/Sumador.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/SEU30/SEU30.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/SEU22/SEUDisp.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/SEU/SEU.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/RegisterFileP/RegisterFile.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/PSR_Modifier/PSR_Modifier.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/PSR/PSR.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/PC/PC.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/MUXC/MUXC.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/MUX4/MUXF.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/MUX/MUX.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/IM/IM.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/DM/DataMemory.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/../../Componentes/ALUMod/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/Procesador.vhd" into library work
Parsing VHDL file "C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/tb_Procesador.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture arq_sumador of entity Sumador [sumador_default]
Compiling architecture behavioral of entity IM [im_default]
Compiling architecture behavioral of entity SEUDisp [seudisp_default]
Compiling architecture behavioral of entity SEU30 [seu30_default]
Compiling architecture behavioral of entity MUXF [muxf_default]
Compiling architecture behavioral of entity UnityControl [unitycontrol_default]
Compiling architecture behavioral of entity Win_Man [win_man_default]
Compiling architecture behavioral of entity MUXC [muxc_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity PSR_Modifier [psr_modifier_default]
Compiling architecture behavioral of entity PSR [psr_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity DataMemory [datamemory_default]
Compiling architecture behavioral of entity Procesador [procesador_default]
Compiling architecture behavior of entity tb_procesador
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 40 VHDL Units
Built simulation executable C:/Users/Vera96/Desktop/Procesador/Procesadores/Tercero/tb_Procesador_isim_beh.exe
Fuse Memory Usage: 35300 KB
Fuse CPU Usage: 968 ms
