cd ../common
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:25 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:34:25 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:25 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 11:34:25 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:25 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 11:34:25 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:25 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 11:34:25 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 11:34:25 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(154): [PCDPC] - Port size (35) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumHMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(185): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(185): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(185): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(190): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(190): [PCDPC] - Port size (33) does not match connection size (1) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(219): [PCDPC] - Port size (33) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOpleftAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(226): [PCDPC] - Port size (33) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightOpleftAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(233): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(233): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(233): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(246): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(253): [PCDPC] - Port size (33) does not match connection size (1) for port 'add1'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftAdder File: ../src/components/adder.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(253): [PCDPC] - Port size (33) does not match connection size (1) for port 'add0'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftAdder File: ../src/components/adder.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(258): [PCDPC] - Port size (32) does not match connection size (1) for port 'add1'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightAdder File: ../src/components/adder.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(258): [PCDPC] - Port size (32) does not match connection size (1) for port 'add0'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightAdder File: ../src/components/adder.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $finish    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 158 ns  Iteration: 1  Instance: /tb_multDivUnit
# 1
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:23 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:41:23 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:23 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 11:41:23 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:23 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 11:41:24 on Sep 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:24 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 11:41:24 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:41:24 on Sep 04,2019, Elapsed time: 0:06:59
# Errors: 0, Warnings: 28
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 11:41:24 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(154): [PCDPC] - Port size (35) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumHMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(185): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(185): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(185): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(190): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(190): [PCDPC] - Port size (33) does not match connection size (1) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(219): [PCDPC] - Port size (33) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOpleftAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(226): [PCDPC] - Port size (33) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightOpleftAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(233): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(233): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(233): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(246): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(253): [PCDPC] - Port size (33) does not match connection size (1) for port 'add1'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftAdder File: ../src/components/adder.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(253): [PCDPC] - Port size (33) does not match connection size (1) for port 'add0'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftAdder File: ../src/components/adder.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(258): [PCDPC] - Port size (32) does not match connection size (1) for port 'add1'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightAdder File: ../src/components/adder.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(258): [PCDPC] - Port size (32) does not match connection size (1) for port 'add0'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightAdder File: ../src/components/adder.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:49 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:43:49 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:49 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 11:43:49 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:50 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 11:43:50 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:50 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 11:43:50 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:50 on Sep 04,2019, Elapsed time: 0:02:26
# Errors: 0, Warnings: 28
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 11:43:50 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(154): [PCDPC] - Port size (35) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumHMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(171): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(185): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(185): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(185): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(190): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(190): [PCDPC] - Port size (33) does not match connection size (1) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(219): [PCDPC] - Port size (33) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOpleftAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(226): [PCDPC] - Port size (33) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightOpleftAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(233): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(233): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(233): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(246): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(253): [PCDPC] - Port size (33) does not match connection size (1) for port 'add1'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftAdder File: ../src/components/adder.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(253): [PCDPC] - Port size (33) does not match connection size (1) for port 'add0'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftAdder File: ../src/components/adder.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(258): [PCDPC] - Port size (32) does not match connection size (1) for port 'add1'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightAdder File: ../src/components/adder.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(258): [PCDPC] - Port size (32) does not match connection size (1) for port 'add0'. The port definition is at: ../src/components/adder.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/rightAdder File: ../src/components/adder.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:27 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:46:27 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:27 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 11:46:27 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:27 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 11:46:28 on Sep 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:28 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 11:46:28 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:46:28 on Sep 04,2019, Elapsed time: 0:02:38
# Errors: 0, Warnings: 28
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 11:46:28 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(158): [PCDPC] - Port size (35) does not match connection size (1) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumHMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (1) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:27 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:49:27 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:27 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 11:49:27 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:27 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 11:49:27 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:27 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 11:49:27 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:49:27 on Sep 04,2019, Elapsed time: 0:02:59
# Errors: 0, Warnings: 20
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 11:49:27 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(176): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(176): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(176): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(176): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(176): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(190): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(190): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(190): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(195): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(195): [PCDPC] - Port size (33) does not match connection size (1) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(238): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(238): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:06 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:51:06 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:06 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 11:51:06 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:06 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 11:51:06 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:06 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 11:51:07 on Sep 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:51:07 on Sep 04,2019, Elapsed time: 0:01:40
# Errors: 0, Warnings: 19
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 11:51:07 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (1) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:16 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:59:16 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:16 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 11:59:16 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:16 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 11:59:16 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:16 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 11:59:16 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:59:17 on Sep 04,2019, Elapsed time: 0:08:10
# Errors: 0, Warnings: 19
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 11:59:17 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (1) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:18 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:02:18 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:18 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:02:18 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:18 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:02:18 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:18 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:02:18 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:02:18 on Sep 04,2019, Elapsed time: 0:03:01
# Errors: 0, Warnings: 19
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:02:18 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (1) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:26 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:06:26 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:26 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:06:26 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:26 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:06:26 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:26 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:06:26 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:06:26 on Sep 04,2019, Elapsed time: 0:04:08
# Errors: 0, Warnings: 19
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:06:26 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (1) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:56 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:07:56 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:57 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:07:57 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:57 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:07:57 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:57 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:07:57 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:07:57 on Sep 04,2019, Elapsed time: 0:01:31
# Errors: 0, Warnings: 19
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:07:57 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(189): [PCDPC] - Port size (34) does not match connection size (35) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelIn'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(194): [PCDPC] - Port size (33) does not match connection size (35) for port 'parallelOut'. The port definition is at: ../src/components/register.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/carryHReg File: ../src/components/register.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:11 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:09:11 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:11 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:09:11 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:11 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:09:11 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:09:11 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:09:12 on Sep 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:09:12 on Sep 04,2019, Elapsed time: 0:01:15
# Errors: 0, Warnings: 19
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:09:12 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:55 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:13:55 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:55 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:13:55 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:55 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:13:55 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:55 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:13:55 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:13:56 on Sep 04,2019, Elapsed time: 0:04:44
# Errors: 0, Warnings: 14
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:13:56 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:57 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:14:57 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:57 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:14:57 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:57 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:14:57 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:57 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:14:57 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:14:57 on Sep 04,2019, Elapsed time: 0:01:01
# Errors: 0, Warnings: 14
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:14:57 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:32 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:25:32 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:32 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:25:32 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:32 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:25:33 on Sep 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:33 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:25:33 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:25:33 on Sep 04,2019, Elapsed time: 0:10:36
# Errors: 0, Warnings: 14
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:25:33 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:46 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:33:46 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:46 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:33:46 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:46 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:33:46 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:46 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:33:46 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:33:47 on Sep 04,2019, Elapsed time: 0:08:14
# Errors: 0, Warnings: 14
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:33:47 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 306 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:09 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:38:09 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:10 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:38:10 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:10 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:38:10 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:10 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:38:10 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:38:10 on Sep 04,2019, Elapsed time: 0:04:23
# Errors: 0, Warnings: 14
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:38:10 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 454 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:17 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:41:17 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:17 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:41:17 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:17 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:41:18 on Sep 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:18 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:41:18 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:41:18 on Sep 04,2019, Elapsed time: 0:03:08
# Errors: 0, Warnings: 14
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:41:18 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 454 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:53 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:42:53 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:53 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:42:54 on Sep 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:54 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:42:54 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:54 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:42:54 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:42:54 on Sep 04,2019, Elapsed time: 0:01:36
# Errors: 0, Warnings: 14
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:42:54 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 454 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:02 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:44:02 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:02 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:44:02 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:02 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:44:02 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:02 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:44:02 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:44:02 on Sep 04,2019, Elapsed time: 0:01:08
# Errors: 0, Warnings: 14
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:44:02 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 174 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
do sim/multDiv.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divmultUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:10 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:46:10 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:10 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnit.sv 
# -- Compiling module MultDivUnit
# ** Warning: ../src/MultDivUnit.sv(728): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ../src/MultDivUnit.sv(729): (vlog-2284) Empty $unit scope found.
# 
# Top level modules:
# 	MultDivUnit
# End time: 12:46:10 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:10 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../src/MultDivUnitDP.sv 
# -- Compiling module MultDivUnitDP
# 
# Top level modules:
# 	MultDivUnitDP
# End time: 12:46:10 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:10 on Sep 04,2019
# vlog -reportprogress 300 -work ../tbs/divmultUnit/work ../tbs/divmultUnit/tb_divMultUnit.sv 
# -- Compiling module tb_multDivUnit
# 
# Top level modules:
# 	tb_multDivUnit
# End time: 12:46:10 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:46:10 on Sep 04,2019, Elapsed time: 0:02:08
# Errors: 0, Warnings: 14
# vsim -c ../tbs/divmultUnit/work.tb_multDivUnit 
# Start time: 12:46:10 on Sep 04,2019
# Loading sv_std.std
# Loading ../tbs/divmultUnit/work.tb_multDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnit
# Loading ../tbs/divmultUnit/work.MultDivUnitDP
# Loading ../tbs/divmultUnit/work.shiftRegister
# Loading ../tbs/divmultUnit/work.register
# Loading ../tbs/divmultUnit/work.kernelLogic
# Loading ../tbs/divmultUnit/work.mux4to1
# Loading ../tbs/divmultUnit/work.mux2to1
# Loading ../tbs/divmultUnit/work.carrySaveAdder
# Loading ../tbs/divmultUnit/work.adder
# Loading ../tbs/divmultUnit/work.syncCounter
# Loading ../tbs/divmultUnit/work.comparator
# Loading ../tbs/divmultUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(38): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(39): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divmultUnit/tb_divMultUnit.sv(40): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit File: ../tbs/divmultUnit/tb_divMultUnit.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(175): [PCDPC] - Port size (35) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/sumLMux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inB'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/MultDivUnitDP.sv(237): [PCDPC] - Port size (32) does not match connection size (1) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multDivUnit/DUT/DP/leftOprightAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divmultUnit/tb_divMultUnit.sv(48)
#    Time: 174 ns  Iteration: 1  Instance: /tb_multDivUnit
# Break in Module tb_multDivUnit at ../tbs/divmultUnit/tb_divMultUnit.sv line 48
