

================================================================
== Vitis HLS Report for 'example_acc_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Thu Feb 20 10:57:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.865 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |       32|       32|         2|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     90|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |bitselect_1ns_32ns_32ns_1_1_1_U4  |bitselect_1ns_32ns_32ns_1_1_1  |        0|   0|  0|   9|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                             |                               |        0|   0|  0|   9|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_73_p2                    |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_67_p2              |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_83_p2               |       xor|   0|  0|   5|           5|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  36|          19|          13|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |alpha_transmit_line_blk_n  |   9|          2|    1|          2|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1       |   9|          2|    6|         12|
    |i_fu_42                    |   9|          2|    6|         12|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   15|         30|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |bit_reg_116              |  1|   0|    1|          0|
    |i_fu_42                  |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|alpha_transmit_line_ap_ack  |   in|    1|       ap_hs|                   alpha_transmit_line|       pointer|
|alpha_transmit_line         |  out|    1|       ap_hs|                   alpha_transmit_line|       pointer|
|alpha_transmit_line_ap_vld  |  out|    1|       ap_hs|                   alpha_transmit_line|       pointer|
|or_i3_i_i_reload            |   in|   32|     ap_none|                      or_i3_i_i_reload|        scalar|
+----------------------------+-----+-----+------------+--------------------------------------+--------------+

