# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ECE414.gen/sources_1/ip/ip_ram_output_code/sim/ip_ram_output_code.v" \
"../../../../ECE414.gen/sources_1/ip/ip_rom_input_code/sim/ip_rom_input_code.v" \
"../../../../ECE414.srcs/sources_1/new/ALU.v" \
"../../../../ECE414.srcs/sources_1/new/BranchControl.v" \
"../../../../ECE414.srcs/sources_1/new/CPU.v" \
"../../../../ECE414.srcs/sources_1/new/Datapath.v" \
"../../../../ECE414.srcs/sources_1/new/Decoder.v" \
"../../../../ECE414.srcs/sources_1/new/Function_Unit.v" \
"../../../../ECE414.srcs/sources_1/new/InstructionReg.v" \
"../../../../ECE414.srcs/sources_1/new/Mux2_1.v" \
"../../../../ECE414.srcs/sources_1/new/ProgramCounter.v" \
"../../../../ECE414.srcs/sources_1/new/Register_Logic.v" \
"../../../../ECE414.srcs/sources_1/new/Shifter.v" \
"../../../../ECE414.srcs/sources_1/new/control_unit.v" \
"../../../../ECE414.srcs/sources_1/imports/top_level/read_from_ram.v" \
"../../../../ECE414.srcs/sources_1/imports/top_level/read_ram_and_uart.v" \
"../../../../ECE414.srcs/sources_1/new/register_file.v" \
"../../../../ECE414.srcs/sources_1/imports/top_level/top_level.v" \
"../../../../ECE414.srcs/sim_1/new/topleveltb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
