// Seed: 749197804
module module_0;
endmodule
module module_1 #(
    parameter id_5 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout supply1 id_7;
  input wire id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1 : -1  -  id_5] id_9;
  module_0 modCall_1 ();
  wire id_10;
  assign id_7 = 1;
endmodule
module module_2 #(
    parameter id_2 = 32'd55
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  output wire id_1;
  assign id_3 = id_4[id_2];
  wire id_6;
  ;
  wire id_7 = id_7;
endmodule
