
*** Running vivado
    with args -log QpixProtoTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source QpixProtoTop.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source QpixProtoTop.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/shebalin/work/q-pix/qpix-digital/prototype-project/ip_repo/pstopl_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/shebalin/work/q-pix/qpix-digital/prototype-project/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top QpixProtoTop -part xc7z007sclg225-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29606 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1349.992 ; gain = 36.977 ; free physical = 1444 ; free virtual = 5968
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'QpixProtoTop' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:52]
	Parameter BOARD_G bound to: MINIZED - type: string 
	Parameter X_NUM_G bound to: 3 - type: integer 
	Parameter Y_NUM_G bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:62]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:591' bound to instance 'design_1_i' of component 'design_1' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:111]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:643]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:80]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/synth_1/.Xil/Vivado-27121-shebalin-XPS/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:263]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/synth_1/.Xil/Vivado-27121-shebalin-XPS/realtime/design_1_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (1#1) [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (2#1) [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:398]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/synth_1/.Xil/Vivado-27121-shebalin-XPS/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:988]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/synth_1/.Xil/Vivado-27121-shebalin-XPS/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/synth_1/.Xil/Vivado-27121-shebalin-XPS/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:1001]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/synth_1/.Xil/Vivado-27121-shebalin-XPS/realtime/design_1_processing_system7_0_0_stub.vhdl:100]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/synth/design_1.vhd:643]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:62]
INFO: [Synth 8-638] synthesizing module 'AxiLiteSlaveSimple' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:67]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element v_mem_wait_count_r_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element s_axi_araddr_reg_r_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element v_addr_hit_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element s_axi_awaddr_reg_r_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element v_addr_hit_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'AxiLiteSlaveSimple' (5#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:67]
INFO: [Synth 8-638] synthesizing module 'QpixProtoRegMap' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixProtoRegMap.vhd:55]
	Parameter X_NUM_G bound to: 3 - type: integer 
	Parameter Y_NUM_G bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element v_reg_ind_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixProtoRegMap.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element iX_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixProtoRegMap.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element iY_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixProtoRegMap.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'QpixProtoRegMap' (6#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixProtoRegMap.vhd:55]
INFO: [Synth 8-638] synthesizing module 'QpixDaqCtrl' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:48]
	Parameter MEM_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UartTop' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/UartTop.vhd:28]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
INFO: [Synth 8-638] synthesizing module 'UartRx' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/UartRx.vhd:49]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 1000000 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/shebalin/work/q-pix/qpix-digital/firmware/src/UartRx.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'UartRx' (7#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/UartRx.vhd:49]
INFO: [Synth 8-638] synthesizing module 'UartTx' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/UartTx.vhd:48]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 1000000 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/shebalin/work/q-pix/qpix-digital/firmware/src/UartTx.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'UartTx' (8#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/UartTx.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'UartTop' (9#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/UartTop.vhd:28]
INFO: [Synth 8-638] synthesizing module 'bram_sdp_cc' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:26]
	Parameter DATA bound to: 128 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
INFO: [Synth 8-256] done synthesizing module 'bram_sdp_cc' (10#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element r_reg[Valid] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element r_reg[XDest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element r_reg[YDest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element r_reg[OpWrite] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element r_reg[Dest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element r_reg[Addr] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element r_reg[Data] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:175]
WARNING: [Synth 8-3848] Net memFullErr in module/entity QpixDaqCtrl does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'QpixDaqCtrl' (11#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDaqCtrl.vhd:48]
INFO: [Synth 8-638] synthesizing module 'QpixHitsGen' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixHitsGen.vhd:27]
	Parameter X_NUM_G bound to: 3 - type: integer 
	Parameter Y_NUM_G bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixHitsGen' (12#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixHitsGen.vhd:27]
INFO: [Synth 8-638] synthesizing module 'QpixAsicArray' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixAsicArray.vhd:31]
	Parameter X_NUM_G bound to: 3 - type: integer 
	Parameter Y_NUM_G bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixAsicTop' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixDataProc' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixTestPatGen' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'data_reg[YPos][3:0]' into 'data_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[YPos] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'QpixTestPatGen' (13#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
INFO: [Synth 8-4471] merging register 'outData_reg[YPos][3:0]' into 'outData_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[YPos] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'QpixDataProc' (14#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QpixComm' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_cc' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:131]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'bram_sdp_cc__parameterized0' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:26]
	Parameter DATA bound to: 64 - type: integer 
	Parameter ADDR bound to: 2 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
INFO: [Synth 8-256] done synthesizing module 'bram_sdp_cc__parameterized0' (14#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_cc' (15#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:131]
INFO: [Synth 8-638] synthesizing module 'QpixParser' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inBytesValid_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element txReadyR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrRR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:94]
WARNING: [Synth 8-3848] Net qpixConf[something] in module/entity QpixParser does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[Timeout] in module/entity QpixParser does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[DirMask] in module/entity QpixParser does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[ManRoute] in module/entity QpixParser does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixReq[Interrogation] in module/entity QpixParser does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
WARNING: [Synth 8-3848] Net qpixReq[ResetState] in module/entity QpixParser does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QpixParser' (16#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'QpixComm' (17#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QpixRegFile' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
	Parameter REG_ADDR_BITS_G bound to: 4 - type: integer 
	Parameter REG_DATA_BITS_G bound to: 16 - type: integer 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:51]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[OpRead]' into 'regResp_r_reg[OpWrite]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QpixRegFile' (18#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QpixRoute' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_cc__parameterized0' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:131]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'bram_sdp_cc__parameterized1' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:26]
	Parameter DATA bound to: 32 - type: integer 
	Parameter ADDR bound to: 6 - type: integer 
	Parameter RAM_TYPE bound to: block - type: string 
INFO: [Synth 8-256] done synthesizing module 'bram_sdp_cc__parameterized1' (18#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_cc__parameterized0' (18#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:131]
INFO: [Synth 8-638] synthesizing module 'fifo_cc__parameterized1' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:131]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter RAM_TYPE bound to: distributed - type: string 
INFO: [Synth 8-638] synthesizing module 'bram_sdp_cc__parameterized2' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:26]
	Parameter DATA bound to: 64 - type: integer 
	Parameter ADDR bound to: 2 - type: integer 
	Parameter RAM_TYPE bound to: distributed - type: string 
INFO: [Synth 8-256] done synthesizing module 'bram_sdp_cc__parameterized2' (18#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_cc__parameterized1' (18#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'QpixRoute' (19#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicTop' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QpixAsicTop__parameterized0' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixDataProc__parameterized0' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixTestPatGen__parameterized0' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixTestPatGen__parameterized0' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'QpixDataProc__parameterized0' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QpixComm__parameterized0' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixParser__parameterized0' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inBytesValid_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element txReadyR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrRR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:94]
WARNING: [Synth 8-3848] Net qpixConf[something] in module/entity QpixParser__parameterized0 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[Timeout] in module/entity QpixParser__parameterized0 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[DirMask] in module/entity QpixParser__parameterized0 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[ManRoute] in module/entity QpixParser__parameterized0 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixReq[Interrogation] in module/entity QpixParser__parameterized0 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
WARNING: [Synth 8-3848] Net qpixReq[ResetState] in module/entity QpixParser__parameterized0 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QpixParser__parameterized0' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'QpixComm__parameterized0' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QpixRegFile__parameterized0' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
	Parameter REG_ADDR_BITS_G bound to: 4 - type: integer 
	Parameter REG_DATA_BITS_G bound to: 16 - type: integer 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:51]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[OpRead]' into 'regResp_r_reg[OpWrite]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QpixRegFile__parameterized0' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QpixRoute__parameterized0' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixRoute__parameterized0' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicTop__parameterized0' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QpixAsicTop__parameterized1' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixDataProc__parameterized1' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixTestPatGen__parameterized1' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixTestPatGen__parameterized1' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'QpixDataProc__parameterized1' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QpixComm__parameterized1' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixParser__parameterized1' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inBytesValid_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element txReadyR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrRR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:94]
WARNING: [Synth 8-3848] Net qpixConf[something] in module/entity QpixParser__parameterized1 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[Timeout] in module/entity QpixParser__parameterized1 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[DirMask] in module/entity QpixParser__parameterized1 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[ManRoute] in module/entity QpixParser__parameterized1 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixReq[Interrogation] in module/entity QpixParser__parameterized1 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
WARNING: [Synth 8-3848] Net qpixReq[ResetState] in module/entity QpixParser__parameterized1 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QpixParser__parameterized1' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'QpixComm__parameterized1' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QpixRegFile__parameterized1' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
	Parameter REG_ADDR_BITS_G bound to: 4 - type: integer 
	Parameter REG_DATA_BITS_G bound to: 16 - type: integer 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:51]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[OpRead]' into 'regResp_r_reg[OpWrite]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QpixRegFile__parameterized1' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QpixRoute__parameterized1' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 0 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixRoute__parameterized1' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicTop__parameterized1' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QpixAsicTop__parameterized2' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixDataProc__parameterized2' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixTestPatGen__parameterized2' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixTestPatGen__parameterized2' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'QpixDataProc__parameterized2' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QpixComm__parameterized2' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixParser__parameterized2' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inBytesValid_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element txReadyR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrRR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:94]
WARNING: [Synth 8-3848] Net qpixConf[something] in module/entity QpixParser__parameterized2 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[Timeout] in module/entity QpixParser__parameterized2 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[DirMask] in module/entity QpixParser__parameterized2 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[ManRoute] in module/entity QpixParser__parameterized2 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixReq[Interrogation] in module/entity QpixParser__parameterized2 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
WARNING: [Synth 8-3848] Net qpixReq[ResetState] in module/entity QpixParser__parameterized2 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QpixParser__parameterized2' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'QpixComm__parameterized2' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QpixRegFile__parameterized2' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
	Parameter REG_ADDR_BITS_G bound to: 4 - type: integer 
	Parameter REG_DATA_BITS_G bound to: 16 - type: integer 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:51]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[OpRead]' into 'regResp_r_reg[OpWrite]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QpixRegFile__parameterized2' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QpixRoute__parameterized2' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixRoute__parameterized2' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicTop__parameterized2' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QpixAsicTop__parameterized3' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixDataProc__parameterized3' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixTestPatGen__parameterized3' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'data_reg[YPos][3:0]' into 'data_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[YPos] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'QpixTestPatGen__parameterized3' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
INFO: [Synth 8-4471] merging register 'outData_reg[YPos][3:0]' into 'outData_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[YPos] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'QpixDataProc__parameterized3' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QpixComm__parameterized3' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixParser__parameterized3' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inBytesValid_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element txReadyR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrRR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:94]
WARNING: [Synth 8-3848] Net qpixConf[something] in module/entity QpixParser__parameterized3 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[Timeout] in module/entity QpixParser__parameterized3 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[DirMask] in module/entity QpixParser__parameterized3 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[ManRoute] in module/entity QpixParser__parameterized3 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixReq[Interrogation] in module/entity QpixParser__parameterized3 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
WARNING: [Synth 8-3848] Net qpixReq[ResetState] in module/entity QpixParser__parameterized3 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QpixParser__parameterized3' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'QpixComm__parameterized3' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QpixRegFile__parameterized3' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
	Parameter REG_ADDR_BITS_G bound to: 4 - type: integer 
	Parameter REG_DATA_BITS_G bound to: 16 - type: integer 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:51]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[OpRead]' into 'regResp_r_reg[OpWrite]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QpixRegFile__parameterized3' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QpixRoute__parameterized3' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixRoute__parameterized3' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicTop__parameterized3' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QpixAsicTop__parameterized4' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixDataProc__parameterized4' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixTestPatGen__parameterized4' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixTestPatGen__parameterized4' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'QpixDataProc__parameterized4' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QpixComm__parameterized4' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixParser__parameterized4' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inBytesValid_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element txReadyR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrRR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:94]
WARNING: [Synth 8-3848] Net qpixConf[something] in module/entity QpixParser__parameterized4 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[Timeout] in module/entity QpixParser__parameterized4 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[DirMask] in module/entity QpixParser__parameterized4 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[ManRoute] in module/entity QpixParser__parameterized4 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixReq[Interrogation] in module/entity QpixParser__parameterized4 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
WARNING: [Synth 8-3848] Net qpixReq[ResetState] in module/entity QpixParser__parameterized4 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QpixParser__parameterized4' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'QpixComm__parameterized4' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QpixRegFile__parameterized4' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
	Parameter REG_ADDR_BITS_G bound to: 4 - type: integer 
	Parameter REG_DATA_BITS_G bound to: 16 - type: integer 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:51]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[OpRead]' into 'regResp_r_reg[OpWrite]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QpixRegFile__parameterized4' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QpixRoute__parameterized4' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 1 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixRoute__parameterized4' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicTop__parameterized4' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QpixAsicTop__parameterized5' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixDataProc__parameterized5' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixTestPatGen__parameterized5' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixTestPatGen__parameterized5' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'QpixDataProc__parameterized5' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QpixComm__parameterized5' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixParser__parameterized5' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inBytesValid_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element txReadyR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrRR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:94]
WARNING: [Synth 8-3848] Net qpixConf[something] in module/entity QpixParser__parameterized5 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[Timeout] in module/entity QpixParser__parameterized5 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[DirMask] in module/entity QpixParser__parameterized5 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[ManRoute] in module/entity QpixParser__parameterized5 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixReq[Interrogation] in module/entity QpixParser__parameterized5 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
WARNING: [Synth 8-3848] Net qpixReq[ResetState] in module/entity QpixParser__parameterized5 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QpixParser__parameterized5' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'QpixComm__parameterized5' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QpixRegFile__parameterized5' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
	Parameter REG_ADDR_BITS_G bound to: 4 - type: integer 
	Parameter REG_DATA_BITS_G bound to: 16 - type: integer 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:51]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[OpRead]' into 'regResp_r_reg[OpWrite]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QpixRegFile__parameterized5' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QpixRoute__parameterized5' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixRoute__parameterized5' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicTop__parameterized5' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QpixAsicTop__parameterized6' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixDataProc__parameterized6' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixTestPatGen__parameterized6' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixTestPatGen__parameterized6' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'QpixDataProc__parameterized6' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QpixComm__parameterized6' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixParser__parameterized6' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inBytesValid_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element txReadyR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrRR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:94]
WARNING: [Synth 8-3848] Net qpixConf[something] in module/entity QpixParser__parameterized6 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[Timeout] in module/entity QpixParser__parameterized6 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[DirMask] in module/entity QpixParser__parameterized6 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[ManRoute] in module/entity QpixParser__parameterized6 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixReq[Interrogation] in module/entity QpixParser__parameterized6 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
WARNING: [Synth 8-3848] Net qpixReq[ResetState] in module/entity QpixParser__parameterized6 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QpixParser__parameterized6' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'QpixComm__parameterized6' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QpixRegFile__parameterized6' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
	Parameter REG_ADDR_BITS_G bound to: 4 - type: integer 
	Parameter REG_DATA_BITS_G bound to: 16 - type: integer 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:51]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[OpRead]' into 'regResp_r_reg[OpWrite]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QpixRegFile__parameterized6' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QpixRoute__parameterized6' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixRoute__parameterized6' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicTop__parameterized6' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QpixAsicTop__parameterized7' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixDataProc__parameterized7' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixTestPatGen__parameterized7' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-4471] merging register 'data_reg[YPos][3:0]' into 'data_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[YPos] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'QpixTestPatGen__parameterized7' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:27]
INFO: [Synth 8-4471] merging register 'outData_reg[YPos][3:0]' into 'outData_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[YPos] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'QpixDataProc__parameterized7' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QpixComm__parameterized7' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QpixParser__parameterized7' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
	Parameter NUM_BITS_G bound to: 64 - type: integer 
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inBytesValid_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element txReadyR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element fifoRenOrRR_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:94]
WARNING: [Synth 8-3848] Net qpixConf[something] in module/entity QpixParser__parameterized7 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[Timeout] in module/entity QpixParser__parameterized7 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[DirMask] in module/entity QpixParser__parameterized7 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixConf[ManRoute] in module/entity QpixParser__parameterized7 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:34]
WARNING: [Synth 8-3848] Net qpixReq[Interrogation] in module/entity QpixParser__parameterized7 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
WARNING: [Synth 8-3848] Net qpixReq[ResetState] in module/entity QpixParser__parameterized7 does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QpixParser__parameterized7' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixParser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'QpixComm__parameterized7' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixComm.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QpixRegFile__parameterized7' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
	Parameter REG_ADDR_BITS_G bound to: 4 - type: integer 
	Parameter REG_DATA_BITS_G bound to: 16 - type: integer 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:51]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[OpRead]' into 'regResp_r_reg[OpWrite]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[OpRead] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QpixRegFile__parameterized7' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QpixRoute__parameterized7' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
	Parameter GATE_DELAY_G bound to: 32'b00000000000011110100001001000000 
	Parameter X_POS_G bound to: 2 - type: integer 
	Parameter Y_POS_G bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QpixRoute__parameterized7' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicTop__parameterized7' (20#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixAsicTop.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element st_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixAsicArray.vhd:107]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'led_reg' in module 'QpixAsicArray' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixAsicArray.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'QpixAsicArray' (21#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixAsicArray.vhd:31]
WARNING: [Synth 8-3848] Net extFifoMaxArr[0,0] in module/entity QpixProtoTop does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:114]
WARNING: [Synth 8-3848] Net extFifoMaxArr[0,1] in module/entity QpixProtoTop does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:114]
WARNING: [Synth 8-3848] Net extFifoMaxArr[0,2] in module/entity QpixProtoTop does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:114]
WARNING: [Synth 8-3848] Net extFifoMaxArr[1,0] in module/entity QpixProtoTop does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:114]
WARNING: [Synth 8-3848] Net extFifoMaxArr[1,1] in module/entity QpixProtoTop does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:114]
WARNING: [Synth 8-3848] Net extFifoMaxArr[1,2] in module/entity QpixProtoTop does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:114]
WARNING: [Synth 8-3848] Net extFifoMaxArr[2,0] in module/entity QpixProtoTop does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:114]
WARNING: [Synth 8-3848] Net extFifoMaxArr[2,1] in module/entity QpixProtoTop does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:114]
WARNING: [Synth 8-3848] Net extFifoMaxArr[2,2] in module/entity QpixProtoTop does not have driver. [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'QpixProtoTop' (22#1) [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:52]
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port reset_rtl
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port qpixConf[something]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][63]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][62]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][61]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][60]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][59]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][58]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][57]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][56]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][55]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][54]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][53]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][52]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][51]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][50]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][49]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][48]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][47]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][46]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][45]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][44]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][43]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][42]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][41]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][40]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][39]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][38]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][37]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][36]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][35]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][34]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][33]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][32]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][31]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][30]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][29]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][28]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][27]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][26]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][25]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][24]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][23]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][22]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][21]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][20]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][19]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][18]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][17]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][16]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][15]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][14]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][13]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][12]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][11]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][10]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][9]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][8]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][7]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][6]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][5]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][4]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][3]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][2]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][1]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[Data][0]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[XPos][3]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[XPos][2]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[XPos][1]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[XPos][0]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[YPos][3]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[YPos][2]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[YPos][1]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[YPos][0]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[DirMask][3]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[DirMask][2]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[DirMask][1]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[DirMask][0]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[WordType][3]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[WordType][2]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[WordType][1]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port inData[WordType][0]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][31]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][30]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][29]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][28]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][27]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][26]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][25]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][24]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][23]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][22]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][21]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][20]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][19]
WARNING: [Synth 8-3331] design QpixRoute__parameterized7 has unconnected port rxData[TimeStamp][18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1457.602 ; gain = 144.586 ; free physical = 1374 ; free virtual = 5930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin GEN_X[0].GEN_Y[2].QpixAsicTop_U:RxPortsArr[2] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixAsicArray.vhd:71]
WARNING: [Synth 8-3295] tying undriven pin GEN_X[1].GEN_Y[0].QpixAsicTop_U:RxPortsArr[0] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixAsicArray.vhd:71]
WARNING: [Synth 8-3295] tying undriven pin GEN_X[1].GEN_Y[2].QpixAsicTop_U:RxPortsArr[2] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixAsicArray.vhd:71]
WARNING: [Synth 8-3295] tying undriven pin GEN_X[2].GEN_Y[0].QpixAsicTop_U:RxPortsArr[0] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixAsicArray.vhd:71]
WARNING: [Synth 8-3295] tying undriven pin GEN_X[2].GEN_Y[2].QpixAsicTop_U:RxPortsArr[2] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixAsicArray.vhd:71]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][31] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][30] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][29] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][28] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][27] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][26] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][25] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][24] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][23] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][22] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][21] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][20] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][19] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][18] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][17] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][16] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][15] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][14] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][13] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][12] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][11] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][10] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][9] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][8] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][7] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][6] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][5] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][4] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][3] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][2] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][1] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,0][0] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][31] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][30] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][29] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][28] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][27] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][26] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][25] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][24] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][23] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][22] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][21] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][20] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][19] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][18] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][17] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][16] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][15] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][14] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][13] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][12] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][11] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][10] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][9] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][8] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][7] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][6] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][5] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][4] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][3] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][2] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][1] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,1][0] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][31] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][30] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][29] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][28] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][27] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][26] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][25] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][24] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][23] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][22] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][21] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][20] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][19] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][18] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][17] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][16] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][15] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][14] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][13] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][12] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][11] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][10] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][9] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][8] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][7] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][6] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][5] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][4] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][3] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][2] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
WARNING: [Synth 8-3295] tying undriven pin QpixProtoRegMap_U:extFifoMax[0,2][1] to constant 0 [/home/shebalin/work/q-pix/qpix-digital/firmware/src/imp/QpixProtoTop.vhd:272]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1457.602 ; gain = 144.586 ; free physical = 1389 ; free virtual = 5944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1457.602 ; gain = 144.586 ; free physical = 1389 ; free virtual = 5944
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/processing_system7_0'
Finished Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/processing_system7_0'
Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/constr_1/qpix.xdc]
Finished Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/constr_1/qpix.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/constr_1/qpix.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/QpixProtoTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/QpixProtoTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1834.773 ; gain = 0.000 ; free physical = 1100 ; free virtual = 5647
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1240 ; free virtual = 5790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1240 ; free virtual = 5790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property DONT_TOUCH = true for \GEN_MINIZED.design_1_U /design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_MINIZED.design_1_U /design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_MINIZED.design_1_U /design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_MINIZED.design_1_U /design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \GEN_MINIZED.design_1_U /design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1241 ; free virtual = 5790
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'wen_reg' into 'wreq_r_reg' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:219]
WARNING: [Synth 8-6014] Unused sequential element wen_reg was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:219]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_r_reg' in module 'AxiLiteSlaveSimple'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_r_reg' in module 'AxiLiteSlaveSimple'
INFO: [Synth 8-5544] ROM "v_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "hitMask_reg[0,0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hitMask_reg[0,1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hitMask_reg[0,2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hitMask_reg[0,0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hitMask_reg[0,1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hitMask_reg[0,2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'UartRx'
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nxtReg[state]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nxtReg[counter]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'UartTx'
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nxtReg[state]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "txByteReady" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_reg[WordType][3:0]' into 'data_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-4471] merging register 'outData_reg[DirMask][3:0]' into 'outData_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-4471] merging register 'outData_reg[WordType][3:0]' into 'outData_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[DirMask] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-5544] ROM "inDataR[DataValid]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inDataR[Data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'regResp_r_reg[Dest]' into 'qpixConf_r_reg[something]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[YDest][3:0]' into 'regResp_r_reg[XDest][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[YDest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[Dest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/mem.vhd:189]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:157]
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'QpixRoute'
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[stateCnt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[timeout]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[extFifoRen]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_reg[WordType][3:0]' into 'data_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-4471] merging register 'outData_reg[DirMask][3:0]' into 'outData_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-4471] merging register 'outData_reg[WordType][3:0]' into 'outData_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[DirMask] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-5544] ROM "inDataR[DataValid]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inDataR[Data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'regResp_r_reg[Dest]' into 'qpixConf_r_reg[something]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[Dest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:157]
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'QpixRoute__parameterized0'
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[stateCnt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[timeout]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[extFifoRen]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_reg[WordType][3:0]' into 'data_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-4471] merging register 'outData_reg[DirMask][3:0]' into 'outData_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-4471] merging register 'outData_reg[WordType][3:0]' into 'outData_reg[XPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[DirMask] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-5544] ROM "inDataR[DataValid]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inDataR[Data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'regResp_r_reg[Dest]' into 'qpixConf_r_reg[something]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[Dest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:157]
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'QpixRoute__parameterized1'
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[stateCnt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[timeout]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[extFifoRen]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_reg[WordType][3:0]' into 'data_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-4471] merging register 'outData_reg[DirMask][3:0]' into 'outData_reg[YPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-4471] merging register 'outData_reg[WordType][3:0]' into 'outData_reg[YPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[DirMask] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-5544] ROM "inDataR[DataValid]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inDataR[Data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'regResp_r_reg[Dest]' into 'qpixConf_r_reg[something]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[Dest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:157]
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'QpixRoute__parameterized2'
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[stateCnt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[timeout]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[extFifoRen]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_reg[WordType][3:0]' into 'data_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-4471] merging register 'outData_reg[WordType][3:0]' into 'outData_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element outData_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-5544] ROM "inDataR[DataValid]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inDataR[Data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'regResp_r_reg[Dest]' into 'qpixConf_r_reg[something]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[YDest][3:0]' into 'regResp_r_reg[XDest][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[YDest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element regResp_r_reg[Dest] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:157]
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'QpixRoute__parameterized3'
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[stateCnt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[timeout]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[extFifoRen]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_reg[WordType][3:0]' into 'data_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element data_reg[WordType] was removed.  [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'outData_reg[WordType][3:0]' into 'outData_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-5544] ROM "inDataR[DataValid]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inDataR[Data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'regResp_r_reg[Dest]' into 'qpixConf_r_reg[something]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:157]
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'QpixRoute__parameterized4'
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[stateCnt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[timeout]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[extFifoRen]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_reg[WordType][3:0]' into 'data_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-4471] merging register 'outData_reg[DirMask][3:0]' into 'outData_reg[YPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-4471] merging register 'outData_reg[WordType][3:0]' into 'outData_reg[YPos][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-5544] ROM "inDataR[DataValid]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inDataR[Data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'regResp_r_reg[Dest]' into 'qpixConf_r_reg[something]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:157]
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'QpixRoute__parameterized5'
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[stateCnt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[timeout]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[extFifoRen]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_reg[WordType][3:0]' into 'data_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-4471] merging register 'outData_reg[WordType][3:0]' into 'outData_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-5544] ROM "inDataR[DataValid]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inDataR[Data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'regResp_r_reg[Dest]' into 'qpixConf_r_reg[something]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:157]
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'QpixRoute__parameterized6'
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[stateCnt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[timeout]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[extFifoRen]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_reg[WordType][3:0]' into 'data_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixTestPatGen.vhd:41]
INFO: [Synth 8-4471] merging register 'outData_reg[WordType][3:0]' into 'outData_reg[DirMask][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixDataProc.vhd:76]
INFO: [Synth 8-5544] ROM "inDataR[DataValid]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inDataR[Data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'regResp_r_reg[Dest]' into 'qpixConf_r_reg[something]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-4471] merging register 'regResp_r_reg[YDest][3:0]' into 'regResp_r_reg[XDest][3:0]' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRegFile.vhd:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shebalin/work/q-pix/qpix-digital/firmware/src/QpixRoute.vhd:157]
INFO: [Synth 8-802] inferred FSM for state register 'curReg_reg[state]' in module 'QpixRoute__parameterized7'
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[stateCnt]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[timeout]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[extFifoRen]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxtReg[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              addr_first |                              001 |                              001
              data_first |                              010 |                              010
         update_register |                              011 |                              011
                    done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_r_reg' using encoding 'sequential' in module 'AxiLiteSlaveSimple'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
       wait_memory_rdata |                              001 |                              010
           read_register |                              010 |                              001
           read_response |                              011 |                              011
                    done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_r_reg' using encoding 'sequential' in module 'AxiLiteSlaveSimple'
WARNING: [Synth 8-327] inferring latch for variable 'v_rresp_r_reg' [/home/shebalin/work/q-pix/qpix-digital/firmware/src/AxiLiteSlaveSimple.vhd:117]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                               00 |                               00
                 start_s |                               01 |                               01
                  data_s |                               10 |                               10
                  stop_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'UartRx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                               00 |                               00
                 start_s |                               01 |                               01
                  data_s |                               10 |                               10
                  stop_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'UartTx'
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
          route_regrsp_s |                              001 |                              100
             rep_local_s |                              010 |                              001
            rep_finish_s |                              011 |                              011
            rep_remote_s |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'QpixRoute'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
          route_regrsp_s |                              001 |                              100
             rep_local_s |                              010 |                              001
            rep_finish_s |                              011 |                              011
            rep_remote_s |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'QpixRoute__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
          route_regrsp_s |                              001 |                              100
             rep_local_s |                              010 |                              001
            rep_finish_s |                              011 |                              011
            rep_remote_s |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'QpixRoute__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
          route_regrsp_s |                              001 |                              100
             rep_local_s |                              010 |                              001
            rep_finish_s |                              011 |                              011
            rep_remote_s |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'QpixRoute__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
          route_regrsp_s |                              001 |                              100
             rep_local_s |                              010 |                              001
            rep_finish_s |                              011 |                              011
            rep_remote_s |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'QpixRoute__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
          route_regrsp_s |                              001 |                              100
             rep_local_s |                              010 |                              001
            rep_finish_s |                              011 |                              011
            rep_remote_s |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'QpixRoute__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
          route_regrsp_s |                              001 |                              100
             rep_local_s |                              010 |                              001
            rep_finish_s |                              011 |                              011
            rep_remote_s |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'QpixRoute__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
          route_regrsp_s |                              001 |                              100
             rep_local_s |                              010 |                              001
            rep_finish_s |                              011 |                              011
            rep_remote_s |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'QpixRoute__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
          route_regrsp_s |                              001 |                              100
             rep_local_s |                              010 |                              001
            rep_finish_s |                              011 |                              011
            rep_remote_s |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curReg_reg[state]' using encoding 'sequential' in module 'QpixRoute__parameterized7'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1204 ; free virtual = 5756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |QpixAsicArray__GB0 |           1|     21662|
|2     |QpixAsicArray__GB1 |           1|     20336|
|3     |QpixAsicArray__GB2 |           1|     20356|
|4     |QpixProtoTop__GC0  |           1|      4354|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 27    
	   2 Input     16 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 37    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 101   
	   2 Input      3 Bit       Adders := 74    
	   2 Input      2 Bit       Adders := 135   
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 201   
	               32 Bit    Registers := 92    
	               16 Bit    Registers := 64    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 101   
	                4 Bit    Registers := 181   
	                3 Bit    Registers := 83    
	                2 Bit    Registers := 137   
	                1 Bit    Registers := 403   
+---RAMs : 
	              16K Bit         RAMs := 1     
	               2K Bit         RAMs := 9     
	              256 Bit         RAMs := 36    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 91    
	   4 Input     64 Bit        Muxes := 37    
	   5 Input     64 Bit        Muxes := 9     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 19    
	   2 Input     32 Bit        Muxes := 43    
	   5 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 9     
	   5 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 37    
	   2 Input      4 Bit        Muxes := 54    
	   5 Input      4 Bit        Muxes := 45    
	   2 Input      3 Bit        Muxes := 47    
	   6 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 74    
	   5 Input      3 Bit        Muxes := 11    
	   7 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 100   
	   4 Input      2 Bit        Muxes := 74    
	   2 Input      1 Bit        Muxes := 814   
	   3 Input      1 Bit        Muxes := 74    
	   4 Input      1 Bit        Muxes := 508   
	   5 Input      1 Bit        Muxes := 119   
	   7 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module QpixTestPatGen 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module QpixDataProc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QpixParser 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module UartRx__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRegFile 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module bram_sdp_cc__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo_cc__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module fifo_cc__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRoute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
Module QpixTestPatGen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module QpixDataProc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module QpixParser__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module UartRx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRegFile__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module bram_sdp_cc__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo_cc__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module fifo_cc__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRoute__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
Module QpixTestPatGen__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module QpixDataProc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module QpixParser__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module UartRx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRegFile__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module bram_sdp_cc__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo_cc__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module fifo_cc__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRoute__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
Module QpixTestPatGen__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module QpixDataProc__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module QpixParser__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module UartRx__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRegFile__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module bram_sdp_cc__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo_cc__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module fifo_cc__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRoute__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
Module QpixTestPatGen__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module QpixDataProc__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module QpixParser__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module UartRx__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRegFile__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module bram_sdp_cc__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo_cc__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module fifo_cc__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRoute__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
Module QpixTestPatGen__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module QpixDataProc__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module QpixParser__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module UartRx__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRegFile__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module bram_sdp_cc__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo_cc__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module fifo_cc__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRoute__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
Module QpixTestPatGen__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module QpixDataProc__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module QpixParser__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module UartRx__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRegFile__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module bram_sdp_cc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo_cc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module fifo_cc__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRoute__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
Module QpixTestPatGen__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module QpixDataProc__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module QpixParser__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module UartRx__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRegFile__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module bram_sdp_cc__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo_cc__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module fifo_cc__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRoute__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
Module QpixTestPatGen__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module QpixDataProc__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module QpixParser__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module UartRx__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartRx__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module fifo_cc__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRegFile__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 7     
Module bram_sdp_cc__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo_cc__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_sdp_cc__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module fifo_cc__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module QpixRoute__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
Module QpixAsicArray 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AxiLiteSlaveSimple 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 20    
Module QpixProtoRegMap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   7 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module UartRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module UartTx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bram_sdp_cc 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module QpixDaqCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module QpixHitsGen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "hitMask_reg[0,0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hitMask_reg[0,1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hitMask_reg[0,2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 32 bits of RAM "mem_reg" due to constant propagation. Old ram width 128 bits, new ram width 96 bits.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[lastRx] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[lastRx] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[1].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[lastRx] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[0].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[lastRx] )
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[3]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[2]' (FDSE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/QpixParser_U/\regDir_reg[3] )
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[3]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[2]' (FDSE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[1].QpixAsicTop_U /QpixComm_U/QpixParser_U/\regDir_reg[3] )
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[2]' (FDSE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[1]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[3]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/regDir_reg[0]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][2]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][38]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][3]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][39]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][36]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][1]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][37]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][2]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][34]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][3]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][35]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][32]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][1]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][33]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][30]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][30]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][31]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][31]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][28]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][28]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][29]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][29]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][26]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][26]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][27]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][27]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][24]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][24]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][25]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][25]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][22]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][22]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][23]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][23]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][20]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][20]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][21]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][21]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][18]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][18]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][19]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][19]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][16]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][16]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][17]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][17]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][14]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][14]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][15]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][15]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][12]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][12]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][13]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][13]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][10]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][10]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][11]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][11]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][8]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][8]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][9]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][9]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][6]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][6]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][7]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][7]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][4]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][4]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][5]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][5]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][2]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][2]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][3]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][3]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][0]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][1]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][1]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][2]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][38]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][3]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][39]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][36]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][1]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][37]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][2]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][34]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][3]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][35]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][32]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][1]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][33]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][30]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][30]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][31]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][31]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][28]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][28]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][29]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][29]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][26]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][26]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][27]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][27]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][24]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][24]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][25]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][25]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][22]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][22]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][23]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][23]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][20]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][20]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][21]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][21]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][18]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][18]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][19]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][19]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][16]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][16]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][17]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][17]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][14]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][14]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][15]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][15]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][12]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][12]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][13]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][13]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][10]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][10]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][11]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][11]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][8]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][8]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][9]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][9]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][6]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][6]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][7]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][7]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][4]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][4]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][5]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][5]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][2]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][2]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][3]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][3]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][0]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][1]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][1]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][2]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][38]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][3]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][39]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][36]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[XPos][1]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][37]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][2]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][34]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][3]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][35]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][0]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][32]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[YPos][1]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][33]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][30]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][30]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][31]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][31]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][28]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][28]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][29]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][29]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][26]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][26]'
INFO: [Synth 8-3886] merging instance 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[TimeStamp][27]' (FDRE) to 'QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/inDataR_reg[Data][27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[3].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixComm_U/\GEN_TXRX[2].QpixDummyTxRx_U /U_UartRx/\curReg_reg[byte][61] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (data_reg[DataValid]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][63]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][62]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][61]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][60]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][59]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][58]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][57]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][56]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][55]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][54]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][53]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][52]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][51]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][50]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][49]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][48]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][47]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][46]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][45]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][44]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][43]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][42]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][41]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][40]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][39]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][38]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][37]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][36]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][35]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][34]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][33]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][32]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][31]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][30]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][29]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][28]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][27]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][26]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][25]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][24]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][23]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][22]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][21]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][20]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][19]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][18]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][17]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][16]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][15]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][14]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][13]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][12]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][11]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][10]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][9]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][8]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][7]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][6]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][5]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][4]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][3]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][2]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][1]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[Data][0]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][31]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][30]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][29]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][28]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][27]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][26]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][25]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][24]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][23]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][22]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][21]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][20]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][19]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][18]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][17]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][16]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][15]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][14]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][13]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][12]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][11]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][10]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][9]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][8]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][7]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][6]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][5]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][4]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][3]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][2]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][1]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[TimeStamp][0]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[XPos][3]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[XPos][2]) is unused and will be removed from module QpixTestPatGen.
WARNING: [Synth 8-3332] Sequential element (data_reg[XPos][1]) is unused and will be removed from module QpixTestPatGen.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:29 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1135 ; free virtual = 5772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_0/QpixDaqCtrl_U/mem_U      | mem_reg    | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------------------------------+------------+----------------+----------------------+---------------+
|Module Name                                                                         | RTL Object | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------------------------------+------------+----------------+----------------------+---------------+
|QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[0].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[1].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_1/\GEN_X[2].GEN_Y[2].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_1/\GEN_X[1].GEN_Y[2].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_1/\GEN_X[1].GEN_Y[1].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_2/\GEN_X[2].GEN_Y[1].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_2/\GEN_X[2].GEN_Y[0].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_2/\GEN_X[1].GEN_Y[0].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
+------------------------------------------------------------------------------------+------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_0/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_1/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/i_2/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/QpixDaqCtrl_U/mem_U/i_0/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/QpixDaqCtrl_U/mem_U/i_0/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |QpixAsicArray__GB0 |           1|     10706|
|2     |QpixAsicArray__GB1 |           1|     11188|
|3     |QpixAsicArray__GB2 |           1|     10657|
|4     |QpixProtoTop__GC0  |           1|      2719|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/FCLK_CLK0' to pin 'GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1079 ; free virtual = 5712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1028 ; free virtual = 5647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized0: | mem_reg    | 4 x 64(READ_FIRST)     | W |   | 4 x 64(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_sdp_cc__parameterized1: | mem_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_0/QpixDaqCtrl_U/mem_U      | mem_reg    | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------------------------------------------------------------------+------------+----------------+----------------------+---------------+
|Module Name                                                                         | RTL Object | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------------------------------+------------+----------------+----------------------+---------------+
|QpixAsicArray_U/i_1/\GEN_X[2].GEN_Y[2].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_1/\GEN_X[1].GEN_Y[2].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_2/\GEN_X[2].GEN_Y[1].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[2].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_1/\GEN_X[1].GEN_Y[1].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_2/\GEN_X[2].GEN_Y[0].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[0].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_0/\GEN_X[0].GEN_Y[1].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
|QpixAsicArray_U/i_2/\GEN_X[1].GEN_Y[0].QpixAsicTop_U /QpixRoute_U/FIFO_EXT_U/bram_i | mem_reg    | User Attribute | 4 x 64               | RAM32M x 11   | 
+------------------------------------------------------------------------------------+------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |QpixProtoTop__GC0 |           1|      2719|
|2     |QpixAsicArray_GT0 |           1|     32489|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[0].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[3].FIFO_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixDaqCtrl_U/mem_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance QpixDaqCtrl_U/mem_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:02:07 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1035 ; free virtual = 5653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:02:08 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1032 ; free virtual = 5650
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:09 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1032 ; free virtual = 5650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:11 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1020 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_auto_pc_0              |         1|
|2     |design_1_proc_sys_reset_0_0     |         1|
|3     |design_1_processing_system7_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |design_1_auto_pc_0_bbox_0              |     1|
|2     |design_1_proc_sys_reset_0_0_bbox_1     |     1|
|3     |design_1_processing_system7_0_0_bbox_2 |     1|
|4     |CARRY4                                 |   107|
|5     |LUT1                                   |   301|
|6     |LUT2                                   |   616|
|7     |LUT3                                   |  1102|
|8     |LUT4                                   |  2641|
|9     |LUT5                                   |  1718|
|10    |LUT6                                   |  2369|
|11    |MUXF7                                  |   203|
|12    |RAM32M                                 |    99|
|13    |RAMB18E1                               |    10|
|14    |RAMB36E1                               |    37|
|15    |FDCE                                   |   111|
|16    |FDRE                                   | 11755|
|17    |FDSE                                   |     3|
|18    |OBUF                                   |     4|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+--------------------------------------+--------------------------------+------+
|      |Instance                              |Module                          |Cells |
+------+--------------------------------------+--------------------------------+------+
|1     |top                                   |                                | 21475|
|2     |  QpixAsicArray_U                     |QpixAsicArray                   | 19789|
|3     |    \GEN_X[2].GEN_Y[2].QpixAsicTop_U  |QpixAsicTop__parameterized7     |  1955|
|4     |      QpixDataProc_U                  |QpixDataProc__parameterized7    |    33|
|5     |      QpixComm_U                      |QpixComm__parameterized7        |  1427|
|6     |        QpixParser_U                  |QpixParser__parameterized7      |   548|
|7     |        \GEN_TXRX[0].QpixDummyTxRx_U  |UartTop__21                     |   320|
|8     |          U_UartRx                    |UartRx__21                      |   201|
|9     |          U_UartTx                    |UartTx__21                      |   119|
|10    |        \GEN_TXRX[1].QpixDummyTxRx_U  |UartTop__22                     |    79|
|11    |          U_UartRx                    |UartRx__22                      |    52|
|12    |          U_UartTx                    |UartTx__22                      |    27|
|13    |        \GEN_TXRX[2].QpixDummyTxRx_U  |UartTop__23                     |    79|
|14    |          U_UartRx                    |UartRx__23                      |    52|
|15    |          U_UartTx                    |UartTx__23                      |    27|
|16    |        \GEN_TXRX[3].QpixDummyTxRx_U  |UartTop__24                     |   320|
|17    |          U_UartRx                    |UartRx__24                      |   201|
|18    |          U_UartTx                    |UartTx__24                      |   119|
|19    |        \RX_FIFO_GEN[0].FIFO_U        |fifo_cc__21                     |    20|
|20    |          bram_i                      |bram_sdp_cc__parameterized0__21 |     1|
|21    |        \RX_FIFO_GEN[1].FIFO_U        |fifo_cc__22                     |    20|
|22    |          bram_i                      |bram_sdp_cc__parameterized0__22 |     1|
|23    |        \RX_FIFO_GEN[2].FIFO_U        |fifo_cc__23                     |    20|
|24    |          bram_i                      |bram_sdp_cc__parameterized0__23 |     1|
|25    |        \RX_FIFO_GEN[3].FIFO_U        |fifo_cc__24                     |    20|
|26    |          bram_i                      |bram_sdp_cc__parameterized0__24 |     1|
|27    |      QpixRegFile_U                   |QpixRegFile__parameterized7     |    74|
|28    |      QpixRoute_U                     |QpixRoute__parameterized7       |   421|
|29    |        FIFO_LOC_U                    |fifo_cc__parameterized0__6      |    54|
|30    |          bram_i                      |bram_sdp_cc__parameterized1__6  |     1|
|31    |        FIFO_EXT_U                    |fifo_cc__parameterized1__6      |    90|
|32    |          bram_i                      |bram_sdp_cc__parameterized2__6  |    75|
|33    |    \GEN_X[1].GEN_Y[2].QpixAsicTop_U  |QpixAsicTop__parameterized4     |  2262|
|34    |      QpixDataProc_U                  |QpixDataProc__parameterized4    |    33|
|35    |      QpixComm_U                      |QpixComm__parameterized4        |  1734|
|36    |        QpixParser_U                  |QpixParser__parameterized4      |   614|
|37    |        \GEN_TXRX[0].QpixDummyTxRx_U  |UartTop__17                     |   320|
|38    |          U_UartRx                    |UartRx__17                      |   201|
|39    |          U_UartTx                    |UartTx__17                      |   119|
|40    |        \GEN_TXRX[1].QpixDummyTxRx_U  |UartTop__18                     |   320|
|41    |          U_UartRx                    |UartRx__18                      |   201|
|42    |          U_UartTx                    |UartTx__18                      |   119|
|43    |        \GEN_TXRX[2].QpixDummyTxRx_U  |UartTop__19                     |    79|
|44    |          U_UartRx                    |UartRx__19                      |    52|
|45    |          U_UartTx                    |UartTx__19                      |    27|
|46    |        \GEN_TXRX[3].QpixDummyTxRx_U  |UartTop__20                     |   320|
|47    |          U_UartRx                    |UartRx__20                      |   201|
|48    |          U_UartTx                    |UartTx__20                      |   119|
|49    |        \RX_FIFO_GEN[0].FIFO_U        |fifo_cc__17                     |    20|
|50    |          bram_i                      |bram_sdp_cc__parameterized0__17 |     1|
|51    |        \RX_FIFO_GEN[1].FIFO_U        |fifo_cc__18                     |    20|
|52    |          bram_i                      |bram_sdp_cc__parameterized0__18 |     1|
|53    |        \RX_FIFO_GEN[2].FIFO_U        |fifo_cc__19                     |    20|
|54    |          bram_i                      |bram_sdp_cc__parameterized0__19 |     1|
|55    |        \RX_FIFO_GEN[3].FIFO_U        |fifo_cc__20                     |    20|
|56    |          bram_i                      |bram_sdp_cc__parameterized0__20 |     1|
|57    |      QpixRegFile_U                   |QpixRegFile__parameterized4     |    74|
|58    |      QpixRoute_U                     |QpixRoute__parameterized4       |   421|
|59    |        FIFO_LOC_U                    |fifo_cc__parameterized0__5      |    54|
|60    |          bram_i                      |bram_sdp_cc__parameterized1__5  |     1|
|61    |        FIFO_EXT_U                    |fifo_cc__parameterized1__5      |    90|
|62    |          bram_i                      |bram_sdp_cc__parameterized2__5  |    75|
|63    |    \GEN_X[2].GEN_Y[1].QpixAsicTop_U  |QpixAsicTop__parameterized6     |  2262|
|64    |      QpixDataProc_U                  |QpixDataProc__parameterized6    |    33|
|65    |      QpixComm_U                      |QpixComm__parameterized6        |  1734|
|66    |        QpixParser_U                  |QpixParser__parameterized6      |   614|
|67    |        \GEN_TXRX[0].QpixDummyTxRx_U  |UartTop__33                     |   320|
|68    |          U_UartRx                    |UartRx__33                      |   201|
|69    |          U_UartTx                    |UartTx__33                      |   119|
|70    |        \GEN_TXRX[1].QpixDummyTxRx_U  |UartTop__34                     |    79|
|71    |          U_UartRx                    |UartRx__34                      |    52|
|72    |          U_UartTx                    |UartTx__34                      |    27|
|73    |        \GEN_TXRX[2].QpixDummyTxRx_U  |UartTop__35                     |   320|
|74    |          U_UartRx                    |UartRx__35                      |   201|
|75    |          U_UartTx                    |UartTx__35                      |   119|
|76    |        \GEN_TXRX[3].QpixDummyTxRx_U  |UartTop__36                     |   320|
|77    |          U_UartRx                    |UartRx__36                      |   201|
|78    |          U_UartTx                    |UartTx__36                      |   119|
|79    |        \RX_FIFO_GEN[0].FIFO_U        |fifo_cc__33                     |    20|
|80    |          bram_i                      |bram_sdp_cc__parameterized0__33 |     1|
|81    |        \RX_FIFO_GEN[1].FIFO_U        |fifo_cc__34                     |    20|
|82    |          bram_i                      |bram_sdp_cc__parameterized0__34 |     1|
|83    |        \RX_FIFO_GEN[2].FIFO_U        |fifo_cc__35                     |    20|
|84    |          bram_i                      |bram_sdp_cc__parameterized0__35 |     1|
|85    |        \RX_FIFO_GEN[3].FIFO_U        |fifo_cc                         |    20|
|86    |          bram_i                      |bram_sdp_cc__parameterized0     |     1|
|87    |      QpixRegFile_U                   |QpixRegFile__parameterized6     |    74|
|88    |      QpixRoute_U                     |QpixRoute__parameterized6       |   421|
|89    |        FIFO_LOC_U                    |fifo_cc__parameterized0         |    54|
|90    |          bram_i                      |bram_sdp_cc__parameterized1     |     1|
|91    |        FIFO_EXT_U                    |fifo_cc__parameterized1         |    90|
|92    |          bram_i                      |bram_sdp_cc__parameterized2     |    75|
|93    |    \GEN_X[0].GEN_Y[2].QpixAsicTop_U  |QpixAsicTop__parameterized1     |  1958|
|94    |      QpixDataProc_U                  |QpixDataProc__parameterized1    |    33|
|95    |      QpixComm_U                      |QpixComm__parameterized1        |  1426|
|96    |        QpixParser_U                  |QpixParser__parameterized1      |   547|
|97    |        \GEN_TXRX[0].QpixDummyTxRx_U  |UartTop__1                      |   320|
|98    |          U_UartRx                    |UartRx__1                       |   201|
|99    |          U_UartTx                    |UartTx__1                       |   119|
|100   |        \GEN_TXRX[1].QpixDummyTxRx_U  |UartTop__2                      |   320|
|101   |          U_UartRx                    |UartRx__2                       |   201|
|102   |          U_UartTx                    |UartTx__2                       |   119|
|103   |        \GEN_TXRX[2].QpixDummyTxRx_U  |UartTop__3                      |    79|
|104   |          U_UartRx                    |UartRx__3                       |    52|
|105   |          U_UartTx                    |UartTx__3                       |    27|
|106   |        \GEN_TXRX[3].QpixDummyTxRx_U  |UartTop__4                      |    79|
|107   |          U_UartRx                    |UartRx__4                       |    52|
|108   |          U_UartTx                    |UartTx__4                       |    27|
|109   |        \RX_FIFO_GEN[0].FIFO_U        |fifo_cc__1                      |    20|
|110   |          bram_i                      |bram_sdp_cc__parameterized0__1  |     1|
|111   |        \RX_FIFO_GEN[1].FIFO_U        |fifo_cc__2                      |    20|
|112   |          bram_i                      |bram_sdp_cc__parameterized0__2  |     1|
|113   |        \RX_FIFO_GEN[2].FIFO_U        |fifo_cc__3                      |    20|
|114   |          bram_i                      |bram_sdp_cc__parameterized0__3  |     1|
|115   |        \RX_FIFO_GEN[3].FIFO_U        |fifo_cc__4                      |    20|
|116   |          bram_i                      |bram_sdp_cc__parameterized0__4  |     1|
|117   |      QpixRegFile_U                   |QpixRegFile__parameterized1     |    74|
|118   |      QpixRoute_U                     |QpixRoute__parameterized1       |   425|
|119   |        FIFO_LOC_U                    |fifo_cc__parameterized0__1      |    54|
|120   |          bram_i                      |bram_sdp_cc__parameterized1__1  |     1|
|121   |        FIFO_EXT_U                    |fifo_cc__parameterized1__1      |    90|
|122   |          bram_i                      |bram_sdp_cc__parameterized2__1  |    75|
|123   |    \GEN_X[1].GEN_Y[1].QpixAsicTop_U  |QpixAsicTop__parameterized3     |  2564|
|124   |      QpixDataProc_U                  |QpixDataProc__parameterized3    |    33|
|125   |      QpixComm_U                      |QpixComm__parameterized3        |  2041|
|126   |        QpixParser_U                  |QpixParser__parameterized3      |   680|
|127   |        \GEN_TXRX[0].QpixDummyTxRx_U  |UartTop__13                     |   320|
|128   |          U_UartRx                    |UartRx__13                      |   201|
|129   |          U_UartTx                    |UartTx__13                      |   119|
|130   |        \GEN_TXRX[1].QpixDummyTxRx_U  |UartTop__14                     |   320|
|131   |          U_UartRx                    |UartRx__14                      |   201|
|132   |          U_UartTx                    |UartTx__14                      |   119|
|133   |        \GEN_TXRX[2].QpixDummyTxRx_U  |UartTop__15                     |   320|
|134   |          U_UartRx                    |UartRx__15                      |   201|
|135   |          U_UartTx                    |UartTx__15                      |   119|
|136   |        \GEN_TXRX[3].QpixDummyTxRx_U  |UartTop__16                     |   320|
|137   |          U_UartRx                    |UartRx__16                      |   201|
|138   |          U_UartTx                    |UartTx__16                      |   119|
|139   |        \RX_FIFO_GEN[0].FIFO_U        |fifo_cc__13                     |    20|
|140   |          bram_i                      |bram_sdp_cc__parameterized0__13 |     1|
|141   |        \RX_FIFO_GEN[1].FIFO_U        |fifo_cc__14                     |    20|
|142   |          bram_i                      |bram_sdp_cc__parameterized0__14 |     1|
|143   |        \RX_FIFO_GEN[2].FIFO_U        |fifo_cc__15                     |    20|
|144   |          bram_i                      |bram_sdp_cc__parameterized0__15 |     1|
|145   |        \RX_FIFO_GEN[3].FIFO_U        |fifo_cc__16                     |    20|
|146   |          bram_i                      |bram_sdp_cc__parameterized0__16 |     1|
|147   |      QpixRegFile_U                   |QpixRegFile__parameterized3     |    74|
|148   |      QpixRoute_U                     |QpixRoute__parameterized3       |   416|
|149   |        FIFO_LOC_U                    |fifo_cc__parameterized0__4      |    54|
|150   |          bram_i                      |bram_sdp_cc__parameterized1__4  |     1|
|151   |        FIFO_EXT_U                    |fifo_cc__parameterized1__4      |    90|
|152   |          bram_i                      |bram_sdp_cc__parameterized2__4  |    75|
|153   |    \GEN_X[2].GEN_Y[0].QpixAsicTop_U  |QpixAsicTop__parameterized5     |  1955|
|154   |      QpixDataProc_U                  |QpixDataProc__parameterized5    |    33|
|155   |      QpixComm_U                      |QpixComm__parameterized5        |  1426|
|156   |        QpixParser_U                  |QpixParser__parameterized5      |   547|
|157   |        \GEN_TXRX[0].QpixDummyTxRx_U  |UartTop__29                     |    79|
|158   |          U_UartRx                    |UartRx__29                      |    52|
|159   |          U_UartTx                    |UartTx__29                      |    27|
|160   |        \GEN_TXRX[1].QpixDummyTxRx_U  |UartTop__30                     |    79|
|161   |          U_UartRx                    |UartRx__30                      |    52|
|162   |          U_UartTx                    |UartTx__30                      |    27|
|163   |        \GEN_TXRX[2].QpixDummyTxRx_U  |UartTop__31                     |   320|
|164   |          U_UartRx                    |UartRx__31                      |   201|
|165   |          U_UartTx                    |UartTx__31                      |   119|
|166   |        \GEN_TXRX[3].QpixDummyTxRx_U  |UartTop__32                     |   320|
|167   |          U_UartRx                    |UartRx__32                      |   201|
|168   |          U_UartTx                    |UartTx__32                      |   119|
|169   |        \RX_FIFO_GEN[0].FIFO_U        |fifo_cc__29                     |    20|
|170   |          bram_i                      |bram_sdp_cc__parameterized0__29 |     1|
|171   |        \RX_FIFO_GEN[1].FIFO_U        |fifo_cc__30                     |    20|
|172   |          bram_i                      |bram_sdp_cc__parameterized0__30 |     1|
|173   |        \RX_FIFO_GEN[2].FIFO_U        |fifo_cc__31                     |    20|
|174   |          bram_i                      |bram_sdp_cc__parameterized0__31 |     1|
|175   |        \RX_FIFO_GEN[3].FIFO_U        |fifo_cc__32                     |    20|
|176   |          bram_i                      |bram_sdp_cc__parameterized0__32 |     1|
|177   |      QpixRegFile_U                   |QpixRegFile__parameterized5     |    74|
|178   |      QpixRoute_U                     |QpixRoute__parameterized5       |   422|
|179   |        FIFO_LOC_U                    |fifo_cc__parameterized0__8      |    54|
|180   |          bram_i                      |bram_sdp_cc__parameterized1__8  |     1|
|181   |        FIFO_EXT_U                    |fifo_cc__parameterized1__8      |    90|
|182   |          bram_i                      |bram_sdp_cc__parameterized2__8  |    75|
|183   |    \GEN_X[0].GEN_Y[0].QpixAsicTop_U  |QpixAsicTop                     |  2263|
|184   |      QpixDataProc_U                  |QpixDataProc                    |    33|
|185   |      QpixComm_U                      |QpixComm                        |  1732|
|186   |        QpixParser_U                  |QpixParser                      |   612|
|187   |        \GEN_TXRX[0].QpixDummyTxRx_U  |UartTop__9                      |   320|
|188   |          U_UartRx                    |UartRx__9                       |   201|
|189   |          U_UartTx                    |UartTx__9                       |   119|
|190   |        \GEN_TXRX[1].QpixDummyTxRx_U  |UartTop__10                     |   320|
|191   |          U_UartRx                    |UartRx__10                      |   201|
|192   |          U_UartTx                    |UartTx__10                      |   119|
|193   |        \GEN_TXRX[2].QpixDummyTxRx_U  |UartTop__11                     |   320|
|194   |          U_UartRx                    |UartRx__11                      |   201|
|195   |          U_UartTx                    |UartTx__11                      |   119|
|196   |        \GEN_TXRX[3].QpixDummyTxRx_U  |UartTop__12                     |    79|
|197   |          U_UartRx                    |UartRx__12                      |    52|
|198   |          U_UartTx                    |UartTx__12                      |    27|
|199   |        \RX_FIFO_GEN[0].FIFO_U        |fifo_cc__9                      |    20|
|200   |          bram_i                      |bram_sdp_cc__parameterized0__9  |     1|
|201   |        \RX_FIFO_GEN[1].FIFO_U        |fifo_cc__10                     |    20|
|202   |          bram_i                      |bram_sdp_cc__parameterized0__10 |     1|
|203   |        \RX_FIFO_GEN[2].FIFO_U        |fifo_cc__11                     |    20|
|204   |          bram_i                      |bram_sdp_cc__parameterized0__11 |     1|
|205   |        \RX_FIFO_GEN[3].FIFO_U        |fifo_cc__12                     |    20|
|206   |          bram_i                      |bram_sdp_cc__parameterized0__12 |     1|
|207   |      QpixRegFile_U                   |QpixRegFile                     |    73|
|208   |      QpixRoute_U                     |QpixRoute                       |   425|
|209   |        FIFO_LOC_U                    |fifo_cc__parameterized0__3      |    54|
|210   |          bram_i                      |bram_sdp_cc__parameterized1__3  |     1|
|211   |        FIFO_EXT_U                    |fifo_cc__parameterized1__3      |    90|
|212   |          bram_i                      |bram_sdp_cc__parameterized2__3  |    75|
|213   |    \GEN_X[0].GEN_Y[1].QpixAsicTop_U  |QpixAsicTop__parameterized0     |  2265|
|214   |      QpixDataProc_U                  |QpixDataProc__parameterized0    |    33|
|215   |      QpixComm_U                      |QpixComm__parameterized0        |  1733|
|216   |        QpixParser_U                  |QpixParser__parameterized0      |   613|
|217   |        \GEN_TXRX[0].QpixDummyTxRx_U  |UartTop__5                      |   320|
|218   |          U_UartRx                    |UartRx__5                       |   201|
|219   |          U_UartTx                    |UartTx__5                       |   119|
|220   |        \GEN_TXRX[1].QpixDummyTxRx_U  |UartTop__6                      |   320|
|221   |          U_UartRx                    |UartRx__6                       |   201|
|222   |          U_UartTx                    |UartTx__6                       |   119|
|223   |        \GEN_TXRX[2].QpixDummyTxRx_U  |UartTop__7                      |   320|
|224   |          U_UartRx                    |UartRx__7                       |   201|
|225   |          U_UartTx                    |UartTx__7                       |   119|
|226   |        \GEN_TXRX[3].QpixDummyTxRx_U  |UartTop__8                      |    79|
|227   |          U_UartRx                    |UartRx__8                       |    52|
|228   |          U_UartTx                    |UartTx__8                       |    27|
|229   |        \RX_FIFO_GEN[0].FIFO_U        |fifo_cc__5                      |    20|
|230   |          bram_i                      |bram_sdp_cc__parameterized0__5  |     1|
|231   |        \RX_FIFO_GEN[1].FIFO_U        |fifo_cc__6                      |    20|
|232   |          bram_i                      |bram_sdp_cc__parameterized0__6  |     1|
|233   |        \RX_FIFO_GEN[2].FIFO_U        |fifo_cc__7                      |    20|
|234   |          bram_i                      |bram_sdp_cc__parameterized0__7  |     1|
|235   |        \RX_FIFO_GEN[3].FIFO_U        |fifo_cc__8                      |    20|
|236   |          bram_i                      |bram_sdp_cc__parameterized0__8  |     1|
|237   |      QpixRegFile_U                   |QpixRegFile__parameterized0     |    74|
|238   |      QpixRoute_U                     |QpixRoute__parameterized0       |   425|
|239   |        FIFO_LOC_U                    |fifo_cc__parameterized0__2      |    54|
|240   |          bram_i                      |bram_sdp_cc__parameterized1__2  |     1|
|241   |        FIFO_EXT_U                    |fifo_cc__parameterized1__2      |    90|
|242   |          bram_i                      |bram_sdp_cc__parameterized2__2  |    75|
|243   |    \GEN_X[1].GEN_Y[0].QpixAsicTop_U  |QpixAsicTop__parameterized2     |  2265|
|244   |      QpixDataProc_U                  |QpixDataProc__parameterized2    |    33|
|245   |      QpixComm_U                      |QpixComm__parameterized2        |  1733|
|246   |        QpixParser_U                  |QpixParser__parameterized2      |   613|
|247   |        \GEN_TXRX[0].QpixDummyTxRx_U  |UartTop__25                     |    79|
|248   |          U_UartRx                    |UartRx__25                      |    52|
|249   |          U_UartTx                    |UartTx__25                      |    27|
|250   |        \GEN_TXRX[1].QpixDummyTxRx_U  |UartTop__26                     |   320|
|251   |          U_UartRx                    |UartRx__26                      |   201|
|252   |          U_UartTx                    |UartTx__26                      |   119|
|253   |        \GEN_TXRX[2].QpixDummyTxRx_U  |UartTop__27                     |   320|
|254   |          U_UartRx                    |UartRx__27                      |   201|
|255   |          U_UartTx                    |UartTx__27                      |   119|
|256   |        \GEN_TXRX[3].QpixDummyTxRx_U  |UartTop__28                     |   320|
|257   |          U_UartRx                    |UartRx__28                      |   201|
|258   |          U_UartTx                    |UartTx__28                      |   119|
|259   |        \RX_FIFO_GEN[0].FIFO_U        |fifo_cc__25                     |    20|
|260   |          bram_i                      |bram_sdp_cc__parameterized0__25 |     1|
|261   |        \RX_FIFO_GEN[1].FIFO_U        |fifo_cc__26                     |    20|
|262   |          bram_i                      |bram_sdp_cc__parameterized0__26 |     1|
|263   |        \RX_FIFO_GEN[2].FIFO_U        |fifo_cc__27                     |    20|
|264   |          bram_i                      |bram_sdp_cc__parameterized0__27 |     1|
|265   |        \RX_FIFO_GEN[3].FIFO_U        |fifo_cc__28                     |    20|
|266   |          bram_i                      |bram_sdp_cc__parameterized0__28 |     1|
|267   |      QpixRegFile_U                   |QpixRegFile__parameterized2     |    74|
|268   |      QpixRoute_U                     |QpixRoute__parameterized2       |   425|
|269   |        FIFO_LOC_U                    |fifo_cc__parameterized0__7      |    54|
|270   |          bram_i                      |bram_sdp_cc__parameterized1__7  |     1|
|271   |        FIFO_EXT_U                    |fifo_cc__parameterized1__7      |    90|
|272   |          bram_i                      |bram_sdp_cc__parameterized2__7  |    75|
|273   |  AxiLiteSlaveSimple_U                |AxiLiteSlaveSimple              |   248|
|274   |  QpixProtoRegMap_U                   |QpixProtoRegMap                 |   277|
|275   |  QpixDaqCtrl_U                       |QpixDaqCtrl                     |   427|
|276   |    QpixUartTxRx_U                    |UartTop                         |   272|
|277   |      U_UartRx                        |UartRx                          |   201|
|278   |      U_UartTx                        |UartTx                          |    71|
|279   |    mem_U                             |bram_sdp_cc                     |     2|
|280   |  QpixHitsGen_U                       |QpixHitsGen                     |   330|
|281   |  \GEN_MINIZED.design_1_U             |design_1_wrapper                |   399|
|282   |    design_1_i                        |design_1                        |   399|
|283   |      axi_interconnect_0              |design_1_axi_interconnect_0_0   |   177|
|284   |        s00_couplers                  |s00_couplers_imp_O7FAN0         |   177|
+------+--------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:11 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1020 ; free virtual = 5650
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4033 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1834.773 ; gain = 144.586 ; free physical = 1076 ; free virtual = 5706
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:11 . Memory (MB): peak = 1834.773 ; gain = 521.758 ; free physical = 1076 ; free virtual = 5706
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 99 instances

INFO: [Common 17-83] Releasing license: Synthesis
716 Infos, 468 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 1850.789 ; gain = 629.266 ; free physical = 1119 ; free virtual = 5738
INFO: [Common 17-1381] The checkpoint '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/synth_1/QpixProtoTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file QpixProtoTop_utilization_synth.rpt -pb QpixProtoTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1874.801 ; gain = 0.000 ; free physical = 1111 ; free virtual = 5734
INFO: [Common 17-206] Exiting Vivado at Fri Oct 23 05:21:40 2020...
