Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Fri Nov 22 11:27:25 2019
| Host         : LAPTOP-RBTKMPRA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.490        0.000                      0                 2127        0.100        0.000                      0                 2127        2.208        0.000                       0                   439  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_deler/inst/sys_clk  {0.000 5.208}        10.417          95.997          
  clk_FFT_clk_wiz_0     {0.000 88.892}       177.783         5.625           
  clk_VGA_clk_wiz_0     {0.000 12.500}       25.001          39.999          
  clk_audio_clk_wiz_0   {0.000 40.974}       81.947          12.203          
  clkfbout_clk_wiz_0    {0.000 5.208}        10.417          95.997          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_deler/inst/sys_clk                                                                                                                                                    2.208        0.000                       0                     1  
  clk_FFT_clk_wiz_0                                                                                                                                                      35.577        0.000                       0                   107  
  clk_VGA_clk_wiz_0           9.490        0.000                      0                 1834        0.176        0.000                      0                 1834       12.000        0.000                       0                   150  
  clk_audio_clk_wiz_0        39.623        0.000                      0                  293        0.100        0.000                      0                  293       40.474        0.000                       0                   178  
  clkfbout_clk_wiz_0                                                                                                                                                      8.262        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_deler/inst/sys_clk
  To Clock:  clk_deler/inst/sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_deler/inst/sys_clk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_FFT_clk_wiz_0
  To Clock:  clk_FFT_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_FFT_clk_wiz_0
Waveform(ns):       { 0.000 88.892 }
Period(ns):         177.783
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y14     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y10     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X5Y0      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y13     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y2      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X5Y10     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X1Y5      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y18     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X0Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       177.783     35.577     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_clk_wiz_0
  To Clock:  clk_VGA_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.490ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.656ns  (logic 4.133ns (28.201%)  route 10.523ns (71.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.800ns = ( 22.201 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[2]
                         net (fo=1, routed)           0.983     2.777    Beeld_inst/VGA_driver_inst/P[2]
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_17/O
                         net (fo=105, routed)         9.539    12.440    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y20         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.693    22.201    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.592    
                         clock uncertainty           -0.096    22.497    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    21.931    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  9.490    

Slack (MET) :             9.835ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.299ns  (logic 4.133ns (28.904%)  route 10.166ns (71.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.812ns = ( 22.189 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[9]
                         net (fo=1, routed)           0.626     2.420    Beeld_inst/VGA_driver_inst/P[9]
    SLICE_X94Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.544 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_10/O
                         net (fo=105, routed)         9.540    12.084    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y24         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.681    22.189    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.580    
                         clock uncertainty           -0.096    22.485    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    21.919    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.919    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  9.835    

Slack (MET) :             9.989ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.980ns  (logic 4.133ns (29.564%)  route 9.847ns (70.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.977ns = ( 22.023 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[2]
                         net (fo=1, routed)           0.983     2.777    Beeld_inst/VGA_driver_inst/P[2]
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_17/O
                         net (fo=105, routed)         8.863    11.764    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y18         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.516    22.023    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.415    
                         clock uncertainty           -0.096    22.319    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    21.753    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.753    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  9.989    

Slack (MET) :             10.178ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.961ns  (logic 4.133ns (29.604%)  route 9.828ns (70.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 22.194 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[9]
                         net (fo=1, routed)           0.626     2.420    Beeld_inst/VGA_driver_inst/P[9]
    SLICE_X94Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.544 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_10/O
                         net (fo=105, routed)         9.202    11.746    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y23         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.686    22.194    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.585    
                         clock uncertainty           -0.096    22.490    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    21.924    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.924    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                 10.178    

Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.730ns  (logic 4.126ns (30.051%)  route 9.604ns (69.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.812ns = ( 22.189 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[11]
                         net (fo=1, routed)           0.648     2.441    Beeld_inst/VGA_driver_inst/P[11]
    SLICE_X94Y48         LUT2 (Prop_lut2_I1_O)        0.117     2.558 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_8/O
                         net (fo=105, routed)         8.956    11.514    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X2Y24         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.681    22.189    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.580    
                         clock uncertainty           -0.096    22.485    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.790    21.695    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.695    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.324ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.642ns  (logic 4.133ns (30.297%)  route 9.509ns (69.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.980ns = ( 22.020 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[2]
                         net (fo=1, routed)           0.983     2.777    Beeld_inst/VGA_driver_inst/P[2]
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.901 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_17/O
                         net (fo=105, routed)         8.525    11.426    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.513    22.020    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.412    
                         clock uncertainty           -0.096    22.316    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    21.750    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.750    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 10.324    

Slack (MET) :             10.523ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.392ns  (logic 4.126ns (30.810%)  route 9.266ns (69.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 22.194 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[11]
                         net (fo=1, routed)           0.648     2.441    Beeld_inst/VGA_driver_inst/P[11]
    SLICE_X94Y48         LUT2 (Prop_lut2_I1_O)        0.117     2.558 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_8/O
                         net (fo=105, routed)         8.618    11.176    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X2Y23         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.686    22.194    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.585    
                         clock uncertainty           -0.096    22.490    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.790    21.700    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.700    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                 10.523    

Slack (MET) :             10.534ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 4.159ns (31.434%)  route 9.072ns (68.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.977ns = ( 22.023 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[10]
                         net (fo=1, routed)           0.803     2.597    Beeld_inst/VGA_driver_inst/P[10]
    SLICE_X94Y47         LUT2 (Prop_lut2_I1_O)        0.150     2.747 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_9/O
                         net (fo=105, routed)         8.269    11.015    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addrb[10]
    RAMB36_X2Y18         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.516    22.023    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.415    
                         clock uncertainty           -0.096    22.319    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.770    21.549    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.549    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.541ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.454ns  (logic 4.133ns (30.719%)  route 9.321ns (69.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.965ns = ( 22.036 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[14]
                         net (fo=1, routed)           0.803     2.597    Beeld_inst/VGA_driver_inst/P[14]
    SLICE_X94Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.721 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_5/O
                         net (fo=102, routed)         8.518    11.239    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addrb[14]
    RAMB36_X2Y1          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.529    22.036    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.406    22.441    
                         clock uncertainty           -0.096    22.346    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    21.780    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.780    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                 10.541    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.460ns  (logic 4.133ns (30.706%)  route 9.327ns (69.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns = ( 22.121 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.887    -2.215    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X3Y18          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     1.794 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[4]
                         net (fo=1, routed)           0.893     2.686    Beeld_inst/VGA_driver_inst/P[4]
    SLICE_X94Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.810 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_15/O
                         net (fo=105, routed)         8.434    11.244    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y9          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.614    22.121    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.406    22.526    
                         clock uncertainty           -0.096    22.431    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.865    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.865    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                 10.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.581    -0.856    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y55         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.597    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X61Y55         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.850    -1.281    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y55         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.438    -0.843    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.070    -0.773    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.581    -0.856    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y55         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.596    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X61Y55         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.850    -1.281    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y55         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.438    -0.843    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.066    -0.777    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.581    -0.856    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y55         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.594    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X60Y55         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.850    -1.281    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y55         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.425    -0.856    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.070    -0.786    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.582    -0.855    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y47         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.184    -0.530    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X56Y47         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.851    -1.280    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y47         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.425    -0.855    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.070    -0.785    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.171%)  route 0.186ns (56.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.555    -0.882    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y50         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.741 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.186    -0.555    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X52Y50         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.823    -1.308    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y50         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.426    -0.882    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.070    -0.812    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.209ns (27.533%)  route 0.550ns (72.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.610    -0.827    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X92Y46         FDRE                                         r  Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.663 r  Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/Q
                         net (fo=80, routed)          0.148    -0.514    Beeld_inst/VGA_driver_inst/Flag_Active_Video
    SLICE_X93Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.469 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_17/O
                         net (fo=105, routed)         0.402    -0.068    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y10         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.921    -1.210    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.695    -0.515    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.332    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.581    -0.856    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y44         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.515    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X58Y44         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.850    -1.281    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y44         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.425    -0.856    
    SLICE_X58Y44         FDRE (Hold_fdre_C_D)         0.059    -0.797    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.213ns (52.592%)  route 0.192ns (47.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.611    -0.826    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X96Y46         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.662 r  Beeld_inst/VGA_driver_inst/HTeller_reg[7]/Q
                         net (fo=8, routed)           0.192    -0.470    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[7]
    SLICE_X95Y47         LUT5 (Prop_lut5_I1_O)        0.049    -0.421 r  Beeld_inst/VGA_driver_inst/HTeller[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.421    Beeld_inst/VGA_driver_inst/D[8]
    SLICE_X95Y47         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.882    -1.249    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X95Y47         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[8]/C
                         clock pessimism              0.440    -0.809    
    SLICE_X95Y47         FDRE (Hold_fdre_C_D)         0.100    -0.709    Beeld_inst/VGA_driver_inst/HTeller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.612    -0.825    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X98Y46         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.661 r  Beeld_inst/VGA_driver_inst/HTeller_reg[5]/Q
                         net (fo=8, routed)           0.211    -0.450    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[5]
    SLICE_X98Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.405 r  Beeld_inst/VGA_driver_inst/HTeller[6]_i_1/O
                         net (fo=3, routed)           0.000    -0.405    Beeld_inst/VGA_driver_inst/D[6]
    SLICE_X98Y46         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.881    -1.250    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X98Y46         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[6]/C
                         clock pessimism              0.425    -0.825    
    SLICE_X98Y46         FDRE (Hold_fdre_C_D)         0.121    -0.704    Beeld_inst/VGA_driver_inst/HTeller_reg[6]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.612    -0.825    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X98Y46         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.661 r  Beeld_inst/VGA_driver_inst/HTeller_reg[5]/Q
                         net (fo=8, routed)           0.211    -0.450    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[5]
    SLICE_X98Y46         LUT5 (Prop_lut5_I3_O)        0.045    -0.405 r  Beeld_inst/VGA_driver_inst/HTeller[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.405    Beeld_inst/VGA_driver_inst/D[5]
    SLICE_X98Y46         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.881    -1.250    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X98Y46         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[5]/C
                         clock pessimism              0.425    -0.825    
    SLICE_X98Y46         FDRE (Hold_fdre_C_D)         0.120    -0.705    Beeld_inst/VGA_driver_inst/HTeller_reg[5]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.001
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y14     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y10     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X5Y0      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y13     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y2      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X5Y10     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X1Y5      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y18     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X0Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.001      188.359    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X58Y24     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_181_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y47     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y44     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y47     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y44     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X62Y29     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_166_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X92Y46     Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X96Y46     Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X96Y46     Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X95Y46     Beeld_inst/VGA_driver_inst/HTeller_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X92Y69     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_196_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X50Y48     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_106_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X47Y41     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_151_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X62Y29     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_166_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X58Y24     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_181_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X92Y46     Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X96Y46     Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X95Y46     Beeld_inst/VGA_driver_inst/HTeller_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X95Y46     Beeld_inst/VGA_driver_inst/HTeller_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X95Y47     Beeld_inst/VGA_driver_inst/HTeller_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_audio_clk_wiz_0
  To Clock:  clk_audio_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.623ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/sdata_out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.974ns  (clk_audio_clk_wiz_0 fall@40.974ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.456ns (38.804%)  route 0.719ns (61.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.624ns = ( 38.349 - 40.974 ) 
    Source Clock Delay      (SCD):    -2.025ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.146    -3.956    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -3.855 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.830    -2.025    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.569 r  Audio_inst/INST_ADAU1761/s_sample_reg[63]/Q
                         net (fo=1, routed)           0.719    -0.850    Audio_inst/INST_ADAU1761/p_0_in
    SLICE_X0Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/sdata_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 fall edge)
                                                     40.974    40.974 f  
    Y9                   IBUF                         0.000    40.974 f  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    42.135    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    34.698 f  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    36.389    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.480 f  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    36.613    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.704 f  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.645    38.349    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X0Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/sdata_out_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    38.918    
                         clock uncertainty           -0.118    38.800    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)       -0.026    38.774    Audio_inst/INST_ADAU1761/sdata_out_reg
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                 39.623    

Slack (MET) :             77.999ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/s_lr_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.766ns (23.331%)  route 2.517ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 79.025 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.745    -2.357    Audio_inst/clk_audio
    SLICE_X8Y33          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.839 r  Audio_inst/s_lr_clk_cntr_reg[0]/Q
                         net (fo=7, routed)           0.924    -0.915    Audio_inst/s_lr_clk_cntr_reg[0]
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124    -0.791 f  Audio_inst/s_lr_clk_cntr[7]_i_3/O
                         net (fo=3, routed)           0.817     0.026    Audio_inst/s_lr_clk_cntr[7]_i_3_n_0
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.150 r  Audio_inst/s_lr_clk_cntr[7]_i_1/O
                         net (fo=8, routed)           0.776     0.926    Audio_inst/clear
    SLICE_X8Y34          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.571    79.025    Audio_inst/clk_audio
    SLICE_X8Y34          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[1]/C
                         clock pessimism              0.542    79.567    
                         clock uncertainty           -0.118    79.449    
    SLICE_X8Y34          FDRE (Setup_fdre_C_R)       -0.524    78.925    Audio_inst/s_lr_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         78.925    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 77.999    

Slack (MET) :             77.999ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/s_lr_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.766ns (23.331%)  route 2.517ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 79.025 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.745    -2.357    Audio_inst/clk_audio
    SLICE_X8Y33          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.839 r  Audio_inst/s_lr_clk_cntr_reg[0]/Q
                         net (fo=7, routed)           0.924    -0.915    Audio_inst/s_lr_clk_cntr_reg[0]
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124    -0.791 f  Audio_inst/s_lr_clk_cntr[7]_i_3/O
                         net (fo=3, routed)           0.817     0.026    Audio_inst/s_lr_clk_cntr[7]_i_3_n_0
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.150 r  Audio_inst/s_lr_clk_cntr[7]_i_1/O
                         net (fo=8, routed)           0.776     0.926    Audio_inst/clear
    SLICE_X8Y34          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.571    79.025    Audio_inst/clk_audio
    SLICE_X8Y34          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[2]/C
                         clock pessimism              0.542    79.567    
                         clock uncertainty           -0.118    79.449    
    SLICE_X8Y34          FDRE (Setup_fdre_C_R)       -0.524    78.925    Audio_inst/s_lr_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         78.925    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 77.999    

Slack (MET) :             78.067ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.072ns (30.709%)  route 2.419ns (69.291%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.619ns = ( 79.328 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.146    -3.956    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -3.855 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.831    -2.024    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -1.605 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/Q
                         net (fo=6, routed)           0.830    -0.775    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.327    -0.448 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.436    -0.011    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.326     0.315 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.152     1.467    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.650    79.328    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[0]/C
                         clock pessimism              0.529    79.857    
                         clock uncertainty           -0.118    79.739    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    79.534    Audio_inst/INST_ADAU1761/s_sample_l_reg[0]
  -------------------------------------------------------------------
                         required time                         79.534    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 78.067    

Slack (MET) :             78.067ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.072ns (30.709%)  route 2.419ns (69.291%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.619ns = ( 79.328 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.146    -3.956    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -3.855 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.831    -2.024    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -1.605 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/Q
                         net (fo=6, routed)           0.830    -0.775    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.327    -0.448 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.436    -0.011    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.326     0.315 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.152     1.467    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.650    79.328    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[1]/C
                         clock pessimism              0.529    79.857    
                         clock uncertainty           -0.118    79.739    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    79.534    Audio_inst/INST_ADAU1761/s_sample_l_reg[1]
  -------------------------------------------------------------------
                         required time                         79.534    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 78.067    

Slack (MET) :             78.067ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.072ns (30.709%)  route 2.419ns (69.291%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.619ns = ( 79.328 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.146    -3.956    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -3.855 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.831    -2.024    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -1.605 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/Q
                         net (fo=6, routed)           0.830    -0.775    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.327    -0.448 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.436    -0.011    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.326     0.315 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.152     1.467    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.650    79.328    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[2]/C
                         clock pessimism              0.529    79.857    
                         clock uncertainty           -0.118    79.739    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    79.534    Audio_inst/INST_ADAU1761/s_sample_l_reg[2]
  -------------------------------------------------------------------
                         required time                         79.534    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 78.067    

Slack (MET) :             78.067ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.072ns (30.709%)  route 2.419ns (69.291%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.619ns = ( 79.328 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.146    -3.956    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -3.855 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.831    -2.024    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -1.605 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/Q
                         net (fo=6, routed)           0.830    -0.775    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.327    -0.448 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.436    -0.011    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.326     0.315 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.152     1.467    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.650    79.328    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[3]/C
                         clock pessimism              0.529    79.857    
                         clock uncertainty           -0.118    79.739    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    79.534    Audio_inst/INST_ADAU1761/s_sample_l_reg[3]
  -------------------------------------------------------------------
                         required time                         79.534    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 78.067    

Slack (MET) :             78.067ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.072ns (30.709%)  route 2.419ns (69.291%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.619ns = ( 79.328 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.146    -3.956    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -3.855 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.831    -2.024    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -1.605 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/Q
                         net (fo=6, routed)           0.830    -0.775    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.327    -0.448 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.436    -0.011    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.326     0.315 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.152     1.467    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.650    79.328    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[4]/C
                         clock pessimism              0.529    79.857    
                         clock uncertainty           -0.118    79.739    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    79.534    Audio_inst/INST_ADAU1761/s_sample_l_reg[4]
  -------------------------------------------------------------------
                         required time                         79.534    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 78.067    

Slack (MET) :             78.067ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.072ns (30.709%)  route 2.419ns (69.291%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.619ns = ( 79.328 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.146    -3.956    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -3.855 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.831    -2.024    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419    -1.605 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]/Q
                         net (fo=6, routed)           0.830    -0.775    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[2]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.327    -0.448 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.436    -0.011    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.326     0.315 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.152     1.467    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.650    79.328    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[5]/C
                         clock pessimism              0.529    79.857    
                         clock uncertainty           -0.118    79.739    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    79.534    Audio_inst/INST_ADAU1761/s_sample_l_reg[5]
  -------------------------------------------------------------------
                         required time                         79.534    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 78.067    

Slack (MET) :             78.156ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/s_lr_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.766ns (24.323%)  route 2.383ns (75.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 79.024 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.745    -2.357    Audio_inst/clk_audio
    SLICE_X8Y33          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.839 r  Audio_inst/s_lr_clk_cntr_reg[0]/Q
                         net (fo=7, routed)           0.924    -0.915    Audio_inst/s_lr_clk_cntr_reg[0]
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124    -0.791 f  Audio_inst/s_lr_clk_cntr[7]_i_3/O
                         net (fo=3, routed)           0.817     0.026    Audio_inst/s_lr_clk_cntr[7]_i_3_n_0
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.150 r  Audio_inst/s_lr_clk_cntr[7]_i_1/O
                         net (fo=8, routed)           0.642     0.792    Audio_inst/clear
    SLICE_X8Y33          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.570    79.024    Audio_inst/clk_audio
    SLICE_X8Y33          FDRE                                         r  Audio_inst/s_lr_clk_cntr_reg[0]/C
                         clock pessimism              0.566    79.590    
                         clock uncertainty           -0.118    79.472    
    SLICE_X8Y33          FDRE (Setup_fdre_C_R)       -0.524    78.948    Audio_inst/s_lr_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         78.948    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                 78.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.670%)  route 0.318ns (60.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.618    -0.819    Audio_inst/clk_audio
    SLICE_X4Y33          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.655 r  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          0.318    -0.337    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.045    -0.292 r  Audio_inst/INST_ADAU1761/s_sample[56]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    Audio_inst/INST_ADAU1761/s_sample[56]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.891    -1.178    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X3Y39          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[56]/C
                         clock pessimism              0.695    -0.483    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.091    -0.392    Audio_inst/INST_ADAU1761/s_sample_reg[56]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.367%)  route 0.068ns (32.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.619    -0.762    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y36          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Audio_inst/INST_ADAU1761/s_sample_r_reg[13]/Q
                         net (fo=2, routed)           0.068    -0.552    Audio_inst/INST_ADAU1761/s_sample_r[13]
    SLICE_X4Y36          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.887    -1.182    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X4Y36          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[13]/C
                         clock pessimism              0.433    -0.749    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.075    -0.674    Audio_inst/INST_ADAU1761/s_sample_r_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.619    -0.762    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Audio_inst/INST_ADAU1761/s_sample_reg[40]/Q
                         net (fo=1, routed)           0.087    -0.534    Audio_inst/INST_ADAU1761/s_sample_reg_n_0_[40]
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.045    -0.489 r  Audio_inst/INST_ADAU1761/s_sample[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.489    Audio_inst/INST_ADAU1761/s_sample[41]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.888    -1.181    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X0Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[41]/C
                         clock pessimism              0.432    -0.749    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.120    -0.629    Audio_inst/INST_ADAU1761/s_sample_reg[41]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.664%)  route 0.112ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.619    -0.762    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y36          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Audio_inst/INST_ADAU1761/s_sample_r_reg[11]/Q
                         net (fo=2, routed)           0.112    -0.508    Audio_inst/INST_ADAU1761/s_sample_r[11]
    SLICE_X6Y36          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.887    -1.182    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y36          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[11]/C
                         clock pessimism              0.435    -0.747    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.076    -0.671    Audio_inst/INST_ADAU1761/s_sample_r_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.716%)  route 0.112ns (44.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.620    -0.761    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y37          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  Audio_inst/INST_ADAU1761/s_sample_l_reg[9]/Q
                         net (fo=2, routed)           0.112    -0.508    Audio_inst/INST_ADAU1761/s_sample_l[9]
    SLICE_X2Y37          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.889    -1.180    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y37          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[10]/C
                         clock pessimism              0.434    -0.746    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.075    -0.671    Audio_inst/INST_ADAU1761/s_sample_l_reg[10]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.621    -0.760    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  Audio_inst/INST_ADAU1761/s_sample_l_reg[13]/Q
                         net (fo=2, routed)           0.061    -0.534    Audio_inst/INST_ADAU1761/s_sample_l[13]
    SLICE_X3Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.891    -1.178    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X3Y38          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/C
                         clock pessimism              0.431    -0.747    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.047    -0.700    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.619    -0.762    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.499    Audio_inst/INST_ADAU1761/s_sample_r_out[2]
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.045    -0.454 r  Audio_inst/INST_ADAU1761/s_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    Audio_inst/INST_ADAU1761/s_sample[10]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.886    -1.183    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[10]/C
                         clock pessimism              0.434    -0.749    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.121    -0.628    Audio_inst/INST_ADAU1761/s_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.620    -0.761    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y37          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  Audio_inst/INST_ADAU1761/s_sample_l_reg[6]/Q
                         net (fo=2, routed)           0.113    -0.507    Audio_inst/INST_ADAU1761/s_sample_l[6]
    SLICE_X2Y36          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.888    -1.181    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y36          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[6]/C
                         clock pessimism              0.434    -0.747    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.064    -0.683    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.619    -0.762    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Audio_inst/INST_ADAU1761/s_sample_r_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.499    Audio_inst/INST_ADAU1761/s_sample_r[0]
    SLICE_X5Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.886    -1.183    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[0]/C
                         clock pessimism              0.435    -0.748    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.070    -0.678    Audio_inst/INST_ADAU1761/s_sample_r_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.619    -0.762    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X0Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[4]/Q
                         net (fo=1, routed)           0.106    -0.492    Audio_inst/INST_ADAU1761/s_sample_l_out[4]
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.045    -0.447 r  Audio_inst/INST_ADAU1761/s_sample[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.447    Audio_inst/INST_ADAU1761/s_sample[44]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.888    -1.181    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X0Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[44]/C
                         clock pessimism              0.434    -0.747    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.121    -0.626    Audio_inst/INST_ADAU1761/s_sample_reg[44]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_audio_clk_wiz_0
Waveform(ns):       { 0.000 40.974 }
Period(ns):         81.947
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.947      79.792     BUFGCTRL_X0Y1    Audio_inst/BUFGCE_B_CLK_inst/I0
Min Period        n/a     BUFG/I              n/a            2.155         81.947      79.792     BUFGCTRL_X0Y0    clk_deler/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         81.947      80.698     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X0Y36      Audio_inst/INST_ADAU1761/s_lr_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X2Y34      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X2Y36      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X3Y38      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X3Y38      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X3Y38      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X3Y38      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       81.947      131.413    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X0Y36      Audio_inst/INST_ADAU1761/s_lr_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y34      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y34      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y36      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y36      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X0Y34      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X0Y34      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y36      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y36      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y36      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X0Y30      Audio_inst/INST_ADAU1761/sdata_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X0Y36      Audio_inst/INST_ADAU1761/s_lr_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y34      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y34      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y36      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X3Y38      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X3Y38      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X3Y38      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X3Y38      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X0Y38      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.417      8.262      BUFGCTRL_X0Y5    clk_deler/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT



