#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5e0675ad84a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e0675ac31c0 .scope module, "PIPELINE_REG_EX_WB" "PIPELINE_REG_EX_WB" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regwrite_in";
    .port_info 3 /INPUT 1 "memtoreg_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "mem_data_in";
    .port_info 6 /INPUT 5 "rd_in";
    .port_info 7 /OUTPUT 1 "regwrite_out";
    .port_info 8 /OUTPUT 1 "memtoreg_out";
    .port_info 9 /OUTPUT 32 "alu_result_out";
    .port_info 10 /OUTPUT 32 "mem_data_out";
    .port_info 11 /OUTPUT 5 "rd_out";
o0x7b6a494e6018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e0675ad2e20_0 .net "alu_result_in", 31 0, o0x7b6a494e6018;  0 drivers
v0x5e0675ad2ec0_0 .var "alu_result_out", 31 0;
o0x7b6a494e6078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0675aa7690_0 .net "clock", 0 0, o0x7b6a494e6078;  0 drivers
o0x7b6a494e60a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e0675aa7730_0 .net "mem_data_in", 31 0, o0x7b6a494e60a8;  0 drivers
v0x5e0675a95e20_0 .var "mem_data_out", 31 0;
o0x7b6a494e6108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0675a95f20_0 .net "memtoreg_in", 0 0, o0x7b6a494e6108;  0 drivers
v0x5e0675af7ea0_0 .var "memtoreg_out", 0 0;
o0x7b6a494e6168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5e0675970040_0 .net "rd_in", 4 0, o0x7b6a494e6168;  0 drivers
v0x5e0675afe390_0 .var "rd_out", 4 0;
o0x7b6a494e61c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0675afe430_0 .net "regwrite_in", 0 0, o0x7b6a494e61c8;  0 drivers
v0x5e0675afe4d0_0 .var "regwrite_out", 0 0;
o0x7b6a494e6228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0675afe590_0 .net "reset", 0 0, o0x7b6a494e6228;  0 drivers
E_0x5e0675970860 .event posedge, v0x5e0675afe590_0, v0x5e0675aa7690_0;
S_0x5e0675ac3510 .scope module, "tb_riscv_core_axi_hex" "tb_riscv_core_axi_hex" 4 13;
 .timescale -9 -12;
P_0x5e0675afc7b0 .param/l "CLK_PERIOD" 0 4 18, +C4<00000000000000000000000000001010>;
P_0x5e0675afc7f0 .param/l "DATA_BASE" 0 4 25, C4<00010000000000000000000000000000>;
P_0x5e0675afc830 .param/l "DATA_SIZE" 0 4 27, C4<00000000000000010000000000000000>;
P_0x5e0675afc870 .param/str "HEX_FILE" 0 4 21, "/home/chithang/Project/SoC/cpu_riscv/program.hex";
P_0x5e0675afc8b0 .param/l "RESET_TIME" 0 4 19, +C4<00000000000000000000000001100100>;
P_0x5e0675afc8f0 .param/l "TEXT_BASE" 0 4 24, C4<00000000000000000000000000000000>;
P_0x5e0675afc930 .param/l "TEXT_SIZE" 0 4 26, C4<00000000000000010000000000000000>;
P_0x5e0675afc970 .param/l "TIMEOUT_CYCLES" 0 4 20, +C4<00000000000000000010011100010000>;
v0x5e0675b1ea60_0 .net "M_AXI_ARADDR", 31 0, v0x5e0675b157e0_0;  1 drivers
L_0x7b6a4949d600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5e0675b1eb40_0 .net "M_AXI_ARPROT", 2 0, L_0x7b6a4949d600;  1 drivers
v0x5e0675b1ec00_0 .var "M_AXI_ARREADY", 0 0;
v0x5e0675b1eca0_0 .net "M_AXI_ARVALID", 0 0, v0x5e0675b15a60_0;  1 drivers
v0x5e0675b1ed40_0 .net "M_AXI_AWADDR", 31 0, v0x5e0675b15b20_0;  1 drivers
L_0x7b6a4949d5b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5e0675b1ee30_0 .net "M_AXI_AWPROT", 2 0, L_0x7b6a4949d5b8;  1 drivers
v0x5e0675b1eef0_0 .var "M_AXI_AWREADY", 0 0;
v0x5e0675b1ef90_0 .net "M_AXI_AWVALID", 0 0, v0x5e0675b15df0_0;  1 drivers
v0x5e0675b1f030_0 .net "M_AXI_BREADY", 0 0, v0x5e0675b15eb0_0;  1 drivers
v0x5e0675b1f160_0 .var "M_AXI_BRESP", 1 0;
v0x5e0675b1f220_0 .var "M_AXI_BVALID", 0 0;
v0x5e0675b1f2c0_0 .var "M_AXI_RDATA", 31 0;
v0x5e0675b1f380_0 .net "M_AXI_RREADY", 0 0, v0x5e0675b161f0_0;  1 drivers
v0x5e0675b1f420_0 .var "M_AXI_RRESP", 1 0;
v0x5e0675b1f4e0_0 .var "M_AXI_RVALID", 0 0;
v0x5e0675b1f580_0 .net "M_AXI_WDATA", 31 0, v0x5e0675b16450_0;  1 drivers
v0x5e0675b1f640_0 .var "M_AXI_WREADY", 0 0;
v0x5e0675b1f6e0_0 .net "M_AXI_WSTRB", 3 0, v0x5e0675b165f0_0;  1 drivers
v0x5e0675b1f7a0_0 .net "M_AXI_WVALID", 0 0, v0x5e0675b166d0_0;  1 drivers
v0x5e0675b1f840_0 .var "axi_read_addr", 31 0;
v0x5e0675b1f920_0 .var/i "axi_read_count", 31 0;
v0x5e0675b1fa00_0 .var "axi_write_addr", 31 0;
v0x5e0675b1fae0_0 .var/i "axi_write_count", 31 0;
v0x5e0675b1fbc0_0 .var "axi_write_data", 31 0;
v0x5e0675b1fca0_0 .var "axi_write_strb", 3 0;
v0x5e0675b1fd80_0 .var "clk", 0 0;
v0x5e0675b1fe20_0 .var/real "cpi", 0 0;
v0x5e0675b1fee0_0 .var/i "cycle_count", 31 0;
v0x5e0675b1ffc0 .array "data_mem", 65535 0, 7 0;
v0x5e0675b20080_0 .net "debug_alu_result", 31 0, L_0x5e0675b36a50;  1 drivers
v0x5e0675b20140_0 .net "debug_branch_taken", 0 0, L_0x5e0675b36c40;  1 drivers
v0x5e0675b20230_0 .net "debug_branch_target", 31 0, L_0x5e0675b36cb0;  1 drivers
v0x5e0675b20340_0 .net "debug_forward_a", 1 0, L_0x5e0675b36f00;  1 drivers
v0x5e0675b20660_0 .net "debug_forward_b", 1 0, L_0x5e0675b370f0;  1 drivers
v0x5e0675b20770_0 .net "debug_instr", 31 0, L_0x5e0675b368e0;  1 drivers
v0x5e0675b20880_0 .net "debug_mem_data", 31 0, L_0x5e0675b36ac0;  1 drivers
v0x5e0675b20990_0 .net "debug_pc", 31 0, L_0x5e0675b36870;  1 drivers
v0x5e0675b20aa0_0 .net "debug_stall", 0 0, L_0x5e0675b36e90;  1 drivers
v0x5e0675b20b90_0 .var/i "eof_flag", 31 0;
v0x5e0675b20c70_0 .var/i "hex_file", 31 0;
v0x5e0675b20d50_0 .var/i "history_counter", 31 0;
v0x5e0675b20e30_0 .var/i "instr_count", 31 0;
v0x5e0675b20f10_0 .var/i "line_count", 31 0;
v0x5e0675b20ff0_0 .var/i "match_count_2", 31 0;
v0x5e0675b210d0_0 .var/i "match_count_3", 31 0;
v0x5e0675b211b0_0 .var/i "match_count_4", 31 0;
v0x5e0675b21290 .array "pc_history", 15 0, 31 0;
v0x5e0675b21350_0 .var/i "pc_idx", 31 0;
v0x5e0675b21430_0 .var "prev_instr", 31 0;
v0x5e0675b21510_0 .var "prev_pc", 31 0;
v0x5e0675b215f0_0 .var "program_finished", 0 0;
v0x5e0675b216b0_0 .var "read_pending", 0 0;
v0x5e0675b21770_0 .var "rst_n", 0 0;
v0x5e0675b21810_0 .var/i "stable_cycles", 31 0;
v0x5e0675b218f0 .array "text_mem", 65535 0, 7 0;
v0x5e0675b219b0_0 .var/i "timeout_counter", 31 0;
v0x5e0675b21a90_0 .var "write_pending", 0 0;
E_0x5e0675970610 .event anyedge, v0x5e0675b215f0_0;
E_0x5e0675908fa0 .event posedge, v0x5e0675b06100_0;
S_0x5e0675ac38f0 .scope module, "dut" "riscv_core_axi" 4 111, 5 15 0, S_0x5e0675ac3510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "M_AXI_AWADDR";
    .port_info 3 /OUTPUT 3 "M_AXI_AWPROT";
    .port_info 4 /OUTPUT 1 "M_AXI_AWVALID";
    .port_info 5 /INPUT 1 "M_AXI_AWREADY";
    .port_info 6 /OUTPUT 32 "M_AXI_WDATA";
    .port_info 7 /OUTPUT 4 "M_AXI_WSTRB";
    .port_info 8 /OUTPUT 1 "M_AXI_WVALID";
    .port_info 9 /INPUT 1 "M_AXI_WREADY";
    .port_info 10 /INPUT 2 "M_AXI_BRESP";
    .port_info 11 /INPUT 1 "M_AXI_BVALID";
    .port_info 12 /OUTPUT 1 "M_AXI_BREADY";
    .port_info 13 /OUTPUT 32 "M_AXI_ARADDR";
    .port_info 14 /OUTPUT 3 "M_AXI_ARPROT";
    .port_info 15 /OUTPUT 1 "M_AXI_ARVALID";
    .port_info 16 /INPUT 1 "M_AXI_ARREADY";
    .port_info 17 /INPUT 32 "M_AXI_RDATA";
    .port_info 18 /INPUT 2 "M_AXI_RRESP";
    .port_info 19 /INPUT 1 "M_AXI_RVALID";
    .port_info 20 /OUTPUT 1 "M_AXI_RREADY";
    .port_info 21 /OUTPUT 32 "debug_pc";
    .port_info 22 /OUTPUT 32 "debug_instr";
    .port_info 23 /OUTPUT 32 "debug_alu_result";
    .port_info 24 /OUTPUT 32 "debug_mem_data";
    .port_info 25 /OUTPUT 1 "debug_branch_taken";
    .port_info 26 /OUTPUT 32 "debug_branch_target";
    .port_info 27 /OUTPUT 1 "debug_stall";
    .port_info 28 /OUTPUT 2 "debug_forward_a";
    .port_info 29 /OUTPUT 2 "debug_forward_b";
L_0x5e0675acdf60 .functor NOT 1, v0x5e0675b21770_0, C4<0>, C4<0>, C4<0>;
v0x5e0675b1a2f0_0 .net "M_AXI_ARADDR", 31 0, v0x5e0675b157e0_0;  alias, 1 drivers
v0x5e0675b1a3d0_0 .net "M_AXI_ARPROT", 2 0, L_0x7b6a4949d600;  alias, 1 drivers
v0x5e0675b1a490_0 .net "M_AXI_ARREADY", 0 0, v0x5e0675b1ec00_0;  1 drivers
v0x5e0675b1a580_0 .net "M_AXI_ARVALID", 0 0, v0x5e0675b15a60_0;  alias, 1 drivers
v0x5e0675b1a670_0 .net "M_AXI_AWADDR", 31 0, v0x5e0675b15b20_0;  alias, 1 drivers
v0x5e0675b1a7b0_0 .net "M_AXI_AWPROT", 2 0, L_0x7b6a4949d5b8;  alias, 1 drivers
v0x5e0675b1a8c0_0 .net "M_AXI_AWREADY", 0 0, v0x5e0675b1eef0_0;  1 drivers
v0x5e0675b1a9b0_0 .net "M_AXI_AWVALID", 0 0, v0x5e0675b15df0_0;  alias, 1 drivers
v0x5e0675b1aaa0_0 .net "M_AXI_BREADY", 0 0, v0x5e0675b15eb0_0;  alias, 1 drivers
v0x5e0675b1ab40_0 .net "M_AXI_BRESP", 1 0, v0x5e0675b1f160_0;  1 drivers
v0x5e0675b1ac50_0 .net "M_AXI_BVALID", 0 0, v0x5e0675b1f220_0;  1 drivers
v0x5e0675b1ad40_0 .net "M_AXI_RDATA", 31 0, v0x5e0675b1f2c0_0;  1 drivers
v0x5e0675b1ae50_0 .net "M_AXI_RREADY", 0 0, v0x5e0675b161f0_0;  alias, 1 drivers
v0x5e0675b1af40_0 .net "M_AXI_RRESP", 1 0, v0x5e0675b1f420_0;  1 drivers
v0x5e0675b1b050_0 .net "M_AXI_RVALID", 0 0, v0x5e0675b1f4e0_0;  1 drivers
v0x5e0675b1b140_0 .net "M_AXI_WDATA", 31 0, v0x5e0675b16450_0;  alias, 1 drivers
v0x5e0675b1b250_0 .net "M_AXI_WREADY", 0 0, v0x5e0675b1f640_0;  1 drivers
v0x5e0675b1b340_0 .net "M_AXI_WSTRB", 3 0, v0x5e0675b165f0_0;  alias, 1 drivers
v0x5e0675b1b450_0 .net "M_AXI_WVALID", 0 0, v0x5e0675b166d0_0;  alias, 1 drivers
v0x5e0675b1b540_0 .net "clk", 0 0, v0x5e0675b1fd80_0;  1 drivers
v0x5e0675b1b5e0_0 .net "debug_alu_result", 31 0, L_0x5e0675b36a50;  alias, 1 drivers
v0x5e0675b1b6a0_0 .net "debug_branch_taken", 0 0, L_0x5e0675b36c40;  alias, 1 drivers
v0x5e0675b1b740_0 .net "debug_branch_target", 31 0, L_0x5e0675b36cb0;  alias, 1 drivers
v0x5e0675b1b7e0_0 .net "debug_forward_a", 1 0, L_0x5e0675b36f00;  alias, 1 drivers
v0x5e0675b1b880_0 .net "debug_forward_b", 1 0, L_0x5e0675b370f0;  alias, 1 drivers
v0x5e0675b1b920_0 .net "debug_instr", 31 0, L_0x5e0675b368e0;  alias, 1 drivers
v0x5e0675b1b9c0_0 .net "debug_mem_data", 31 0, L_0x5e0675b36ac0;  alias, 1 drivers
v0x5e0675b1ba60_0 .net "debug_pc", 31 0, L_0x5e0675b36870;  alias, 1 drivers
v0x5e0675b1bb00_0 .net "debug_stall", 0 0, L_0x5e0675b36e90;  alias, 1 drivers
v0x5e0675b1bba0_0 .net "if_addr", 31 0, L_0x5e0675972af0;  1 drivers
v0x5e0675b1bc90_0 .net "if_data", 31 0, v0x5e0675b19050_0;  1 drivers
v0x5e0675b1bd80_0 .net "if_error", 0 0, v0x5e0675b19120_0;  1 drivers
v0x5e0675b1be20_0 .net "if_ready", 0 0, v0x5e0675b193d0_0;  1 drivers
L_0x7b6a4949d018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e0675b1c120_0 .net "if_req", 0 0, L_0x7b6a4949d018;  1 drivers
v0x5e0675b1c210_0 .net "mem_addr", 31 0, L_0x5e0675b35950;  1 drivers
v0x5e0675b1c300_0 .net "mem_error", 0 0, v0x5e0675b19640_0;  1 drivers
v0x5e0675b1c3a0_0 .net "mem_rdata", 31 0, v0x5e0675b196e0_0;  1 drivers
v0x5e0675b1c490_0 .net "mem_ready", 0 0, v0x5e0675b197b0_0;  1 drivers
v0x5e0675b1c580_0 .net "mem_req", 0 0, L_0x5e0675b35cb0;  1 drivers
v0x5e0675b1c670_0 .net "mem_wdata", 31 0, L_0x5e0675b35b40;  1 drivers
v0x5e0675b1c760_0 .net "mem_wr", 0 0, L_0x5e0675b35dc0;  1 drivers
v0x5e0675b1c850_0 .net "mem_wstrb", 3 0, L_0x5e0675b35c40;  1 drivers
v0x5e0675b1c960_0 .net "reset", 0 0, L_0x5e0675acdf60;  1 drivers
v0x5e0675b1ca00_0 .net "rst_n", 0 0, v0x5e0675b21770_0;  1 drivers
S_0x5e0675ac3cd0 .scope module, "cpu_core" "datapath" 5 91, 6 16 0, S_0x5e0675ac38f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /OUTPUT 1 "imem_req";
    .port_info 4 /INPUT 32 "imem_data";
    .port_info 5 /INPUT 1 "imem_ready";
    .port_info 6 /OUTPUT 32 "dmem_addr";
    .port_info 7 /OUTPUT 32 "dmem_wdata";
    .port_info 8 /OUTPUT 4 "dmem_wstrb";
    .port_info 9 /OUTPUT 1 "dmem_req";
    .port_info 10 /OUTPUT 1 "dmem_wr";
    .port_info 11 /INPUT 32 "dmem_rdata";
    .port_info 12 /INPUT 1 "dmem_ready";
    .port_info 13 /OUTPUT 32 "pc_current";
    .port_info 14 /OUTPUT 32 "instruction_current";
    .port_info 15 /OUTPUT 32 "alu_result_debug";
    .port_info 16 /OUTPUT 32 "mem_out_debug";
    .port_info 17 /OUTPUT 1 "branch_taken_debug";
    .port_info 18 /OUTPUT 32 "branch_target_debug";
    .port_info 19 /OUTPUT 1 "stall_debug";
    .port_info 20 /OUTPUT 2 "forward_a_debug";
    .port_info 21 /OUTPUT 2 "forward_b_debug";
L_0x5e0675a7d050 .functor BUFZ 32, v0x5e0675b120b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e067592cd50 .functor BUFZ 32, v0x5e0675b19050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675972af0 .functor BUFZ 32, v0x5e0675b120b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675af7c90 .functor OR 1, v0x5e0675b05a10_0, L_0x5e0675b21c90, C4<0>, C4<0>;
L_0x5e0675b333a0 .functor BUFZ 4, v0x5e0675b0c540_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5e0675b338e0 .functor BUFZ 2, v0x5e0675b0dd10_0, C4<00>, C4<00>, C4<00>;
L_0x5e0675b35130 .functor AND 1, v0x5e0675b06030_0, v0x5e0675b00e80_0, C4<1>, C4<1>;
L_0x5e0675b355a0 .functor OR 1, L_0x5e0675b35130, v0x5e0675b06810_0, C4<0>, C4<0>;
L_0x5e0675b358e0 .functor BUFZ 1, v0x5e0675b13450_0, C4<0>, C4<0>, C4<0>;
L_0x5e0675b35a30 .functor BUFZ 5, v0x5e0675b12400_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5e0675b35950 .functor BUFZ 32, v0x5e0675b0cbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b35b40 .functor BUFZ 32, v0x5e0675b0c3a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b35c40 .functor BUFZ 4, v0x5e0675b0e130_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5e0675b35cb0 .functor OR 1, v0x5e0675b11100_0, v0x5e0675b11700_0, C4<0>, C4<0>;
L_0x5e0675b35dc0 .functor BUFZ 1, v0x5e0675b11700_0, C4<0>, C4<0>, C4<0>;
L_0x5e0675b361b0 .functor BUFZ 32, v0x5e0675b10ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b364b0 .functor BUFZ 2, v0x5e0675b0e050_0, C4<00>, C4<00>, C4<00>;
L_0x5e0675b36520 .functor BUFZ 3, v0x5e0675b0f2f0_0, C4<000>, C4<000>, C4<000>;
L_0x5e0675b36870 .functor BUFZ 32, L_0x5e0675a7d050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b368e0 .functor BUFZ 32, L_0x5e067592cd50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b36a50 .functor BUFZ 32, v0x5e0675affe30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b36ac0 .functor BUFZ 32, v0x5e0675b196e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b36c40 .functor BUFZ 1, v0x5e0675b0d540_0, C4<0>, C4<0>, C4<0>;
L_0x5e0675b36cb0 .functor BUFZ 32, v0x5e0675b0db50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b36e90 .functor BUFZ 1, L_0x5e0675af7c90, C4<0>, C4<0>, C4<0>;
L_0x5e0675b36f00 .functor BUFZ 2, v0x5e0675b04830_0, C4<00>, C4<00>, C4<00>;
L_0x5e0675b370f0 .functor BUFZ 2, v0x5e0675b04930_0, C4<00>, C4<00>, C4<00>;
L_0x7b6a4949d2e8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0bbe0_0 .net/2u *"_ivl_32", 6 0, L_0x7b6a4949d2e8;  1 drivers
L_0x7b6a4949d330 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0bce0_0 .net/2u *"_ivl_36", 6 0, L_0x7b6a4949d330;  1 drivers
L_0x7b6a4949d378 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0bdc0_0 .net/2u *"_ivl_40", 6 0, L_0x7b6a4949d378;  1 drivers
L_0x7b6a4949d3c0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0be80_0 .net/2u *"_ivl_44", 6 0, L_0x7b6a4949d3c0;  1 drivers
L_0x7b6a4949d408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0bf60_0 .net/2u *"_ivl_48", 31 0, L_0x7b6a4949d408;  1 drivers
v0x5e0675b0c040_0 .net *"_ivl_50", 31 0, L_0x5e0675b33eb0;  1 drivers
L_0x7b6a4949d528 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0c120_0 .net/2u *"_ivl_56", 6 0, L_0x7b6a4949d528;  1 drivers
v0x5e0675b0c200_0 .net *"_ivl_67", 0 0, L_0x5e0675b35130;  1 drivers
L_0x7b6a4949d570 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0c2c0_0 .net/2u *"_ivl_74", 31 0, L_0x7b6a4949d570;  1 drivers
v0x5e0675b0c3a0_0 .var "aligned_write_data", 31 0;
v0x5e0675b0c480_0 .net "alu_control_ex", 3 0, L_0x5e0675b333a0;  1 drivers
v0x5e0675b0c540_0 .var "alu_control_ex_reg", 3 0;
v0x5e0675b0c600_0 .net "alu_control_id", 3 0, v0x5e0675b03870_0;  1 drivers
v0x5e0675b0c6f0_0 .net "alu_in1", 31 0, L_0x5e0675b34060;  1 drivers
v0x5e0675b0c7c0_0 .var "alu_in1_forwarded", 31 0;
v0x5e0675b0c880_0 .net "alu_in2", 31 0, L_0x5e0675b34240;  1 drivers
v0x5e0675b0c970_0 .net "alu_result_debug", 31 0, L_0x5e0675b36a50;  alias, 1 drivers
v0x5e0675b0ca30_0 .net "alu_result_ex", 31 0, v0x5e0675affe30_0;  1 drivers
v0x5e0675b0cb20_0 .net "alu_result_mem", 31 0, v0x5e0675b0cbe0_0;  1 drivers
v0x5e0675b0cbe0_0 .var "alu_result_mem_reg", 31 0;
v0x5e0675b0ccc0_0 .net "alu_result_wb", 31 0, v0x5e0675b0cda0_0;  1 drivers
v0x5e0675b0cda0_0 .var "alu_result_wb_reg", 31 0;
v0x5e0675b0ce80_0 .net "aluop_id", 1 0, v0x5e0675b03970_0;  1 drivers
v0x5e0675b0cf70_0 .net "alusrc_ex", 0 0, v0x5e0675b05ef0_0;  1 drivers
v0x5e0675b0d040_0 .net "alusrc_id", 0 0, v0x5e0675b03a50_0;  1 drivers
v0x5e0675b0d0e0_0 .net "branch_decision", 0 0, v0x5e0675b00e80_0;  1 drivers
v0x5e0675b0d180_0 .net "branch_ex", 0 0, v0x5e0675b06030_0;  1 drivers
v0x5e0675b0d270_0 .net "branch_id", 0 0, v0x5e0675b03af0_0;  1 drivers
v0x5e0675b0d360_0 .net "branch_taken_debug", 0 0, L_0x5e0675b36c40;  alias, 1 drivers
v0x5e0675b0d400_0 .net "branch_taken_detected", 0 0, L_0x5e0675b355a0;  1 drivers
v0x5e0675b0d4a0_0 .net "branch_taken_reg", 0 0, v0x5e0675b0d540_0;  1 drivers
v0x5e0675b0d540_0 .var "branch_taken_reg_reg", 0 0;
v0x5e0675b0d5e0_0 .net "branch_target_calc", 31 0, L_0x5e0675b35320;  1 drivers
v0x5e0675b0d8b0_0 .net "branch_target_debug", 31 0, L_0x5e0675b36cb0;  alias, 1 drivers
v0x5e0675b0d990_0 .net "branch_target_pc_based", 31 0, L_0x5e0675b35280;  1 drivers
v0x5e0675b0da70_0 .net "branch_target_reg", 31 0, v0x5e0675b0db50_0;  1 drivers
v0x5e0675b0db50_0 .var "branch_target_reg_reg", 31 0;
v0x5e0675b0dc30_0 .net "byte_size_ex", 1 0, L_0x5e0675b338e0;  1 drivers
v0x5e0675b0dd10_0 .var "byte_size_ex_reg", 1 0;
v0x5e0675b0ddf0_0 .net "byte_size_id", 1 0, v0x5e0675b03bb0_0;  1 drivers
v0x5e0675b0deb0_0 .var "byte_size_mem", 1 0;
v0x5e0675b0df70_0 .net "byte_size_wb", 1 0, L_0x5e0675b364b0;  1 drivers
v0x5e0675b0e050_0 .var "byte_size_wb_reg", 1 0;
v0x5e0675b0e130_0 .var "byte_strobe", 3 0;
v0x5e0675b0e210_0 .net "clk", 0 0, v0x5e0675b1fd80_0;  alias, 1 drivers
v0x5e0675b0e2b0_0 .net "dmem_addr", 31 0, L_0x5e0675b35950;  alias, 1 drivers
v0x5e0675b0e390_0 .net "dmem_rdata", 31 0, v0x5e0675b196e0_0;  alias, 1 drivers
v0x5e0675b0e470_0 .net "dmem_ready", 0 0, v0x5e0675b197b0_0;  alias, 1 drivers
v0x5e0675b0e530_0 .net "dmem_req", 0 0, L_0x5e0675b35cb0;  alias, 1 drivers
v0x5e0675b0e5f0_0 .net "dmem_wdata", 31 0, L_0x5e0675b35b40;  alias, 1 drivers
v0x5e0675b0e6d0_0 .net "dmem_wr", 0 0, L_0x5e0675b35dc0;  alias, 1 drivers
v0x5e0675b0e790_0 .net "dmem_wstrb", 3 0, L_0x5e0675b35c40;  alias, 1 drivers
v0x5e0675b0e870_0 .var "extended_mem_data", 31 0;
v0x5e0675b0e950_0 .net "flush_id_ex", 0 0, v0x5e0675b05500_0;  1 drivers
v0x5e0675b0ea40_0 .net "flush_if_id", 0 0, v0x5e0675b055c0_0;  1 drivers
v0x5e0675b0eb30_0 .net "forward_a", 1 0, v0x5e0675b04830_0;  1 drivers
v0x5e0675b0ebf0_0 .net "forward_a_debug", 1 0, L_0x5e0675b36f00;  alias, 1 drivers
v0x5e0675b0ecb0_0 .net "forward_b", 1 0, v0x5e0675b04930_0;  1 drivers
v0x5e0675b0ed70_0 .net "forward_b_debug", 1 0, L_0x5e0675b370f0;  alias, 1 drivers
v0x5e0675b0ee30_0 .var "forwarded_data2", 31 0;
v0x5e0675b0ef10_0 .net "funct3_ex", 2 0, v0x5e0675b06360_0;  1 drivers
v0x5e0675b0f020_0 .net "funct3_id", 2 0, L_0x5e0675b22090;  1 drivers
v0x5e0675b0f130_0 .var "funct3_mem", 2 0;
v0x5e0675b0f210_0 .net "funct3_wb", 2 0, L_0x5e0675b36520;  1 drivers
v0x5e0675b0f2f0_0 .var "funct3_wb_reg", 2 0;
v0x5e0675b0f7e0_0 .net "funct7_ex", 6 0, v0x5e0675b06500_0;  1 drivers
v0x5e0675b0f8a0_0 .net "funct7_id", 6 0, L_0x5e0675b223d0;  1 drivers
v0x5e0675b0f990_0 .net "hazard_stall", 0 0, v0x5e0675b05a10_0;  1 drivers
v0x5e0675b0fa30_0 .net "imem_addr", 31 0, L_0x5e0675972af0;  alias, 1 drivers
v0x5e0675b0faf0_0 .net "imem_data", 31 0, v0x5e0675b19050_0;  alias, 1 drivers
v0x5e0675b0fbd0_0 .net "imem_ready", 0 0, v0x5e0675b193d0_0;  alias, 1 drivers
v0x5e0675b0fc90_0 .net "imem_req", 0 0, L_0x7b6a4949d018;  alias, 1 drivers
v0x5e0675b0fd50_0 .net "imm_ex", 31 0, v0x5e0675b06660_0;  1 drivers
v0x5e0675b0fe10_0 .net "imm_id", 31 0, v0x5e0675b09610_0;  1 drivers
v0x5e0675b0ff00_0 .net "instruction_current", 31 0, L_0x5e0675b368e0;  alias, 1 drivers
v0x5e0675b0ffe0_0 .net "instruction_id", 31 0, v0x5e0675b087e0_0;  1 drivers
v0x5e0675b100f0_0 .net "instruction_if", 31 0, L_0x5e067592cd50;  1 drivers
v0x5e0675b101b0_0 .net "is_auipc", 0 0, L_0x5e0675b33a00;  1 drivers
v0x5e0675b10250_0 .net "is_branch", 0 0, L_0x5e0675b33e10;  1 drivers
v0x5e0675b10310_0 .net "is_jal", 0 0, L_0x5e0675b34fa0;  1 drivers
v0x5e0675b103d0_0 .net "is_jalr", 0 0, L_0x5e0675b33c80;  1 drivers
v0x5e0675b10490_0 .net "is_lui", 0 0, L_0x5e0675b33b90;  1 drivers
v0x5e0675b10550_0 .net "jalr_target", 31 0, L_0x5e0675b35090;  1 drivers
v0x5e0675b10630_0 .net "jump_ex", 0 0, v0x5e0675b06810_0;  1 drivers
v0x5e0675b106d0_0 .net "jump_id", 0 0, v0x5e0675b03ea0_0;  1 drivers
v0x5e0675b107c0_0 .var "jump_mem", 0 0;
v0x5e0675b10860_0 .net "jump_wb", 0 0, v0x5e0675b10920_0;  1 drivers
v0x5e0675b10920_0 .var "jump_wb_reg", 0 0;
v0x5e0675b109e0_0 .net "less_than", 0 0, L_0x5e0675b34e10;  1 drivers
v0x5e0675b10ad0_0 .net "less_than_u", 0 0, L_0x5e0675b34f00;  1 drivers
v0x5e0675b10bc0_0 .net "mem_data_wb", 31 0, L_0x5e0675b361b0;  1 drivers
v0x5e0675b10ca0_0 .var "mem_data_wb_reg", 31 0;
v0x5e0675b10d80_0 .net "mem_out_debug", 31 0, L_0x5e0675b36ac0;  alias, 1 drivers
v0x5e0675b10e60_0 .net "mem_stall", 0 0, L_0x5e0675b21c90;  1 drivers
v0x5e0675b10f20_0 .net "memread_ex", 0 0, v0x5e0675b06980_0;  1 drivers
v0x5e0675b11010_0 .net "memread_id", 0 0, v0x5e0675b03f60_0;  1 drivers
v0x5e0675b11100_0 .var "memread_mem", 0 0;
v0x5e0675b111c0_0 .net "memtoreg_ex", 0 0, v0x5e0675b06b20_0;  1 drivers
v0x5e0675b11260_0 .net "memtoreg_id", 0 0, v0x5e0675b04020_0;  1 drivers
v0x5e0675b11350_0 .var "memtoreg_mem", 0 0;
v0x5e0675b113f0_0 .net "memtoreg_wb", 0 0, v0x5e0675b114b0_0;  1 drivers
v0x5e0675b114b0_0 .var "memtoreg_wb_reg", 0 0;
v0x5e0675b11570_0 .net "memwrite_ex", 0 0, v0x5e0675b06c90_0;  1 drivers
v0x5e0675b11610_0 .net "memwrite_id", 0 0, v0x5e0675b040e0_0;  1 drivers
v0x5e0675b11700_0 .var "memwrite_mem", 0 0;
v0x5e0675b117a0_0 .net "opcode_ex", 6 0, v0x5e0675b11880_0;  1 drivers
v0x5e0675b11880_0 .var "opcode_ex_reg", 6 0;
v0x5e0675b11960_0 .net "opcode_id", 6 0, L_0x5e0675b21e20;  1 drivers
v0x5e0675b11a20_0 .net "pc_current", 31 0, L_0x5e0675b36870;  alias, 1 drivers
v0x5e0675b11ae0_0 .net "pc_ex", 31 0, v0x5e0675b06dd0_0;  1 drivers
v0x5e0675b11ba0_0 .net "pc_id", 31 0, v0x5e0675b089d0_0;  1 drivers
v0x5e0675b11c90_0 .net "pc_if", 31 0, L_0x5e0675a7d050;  1 drivers
v0x5e0675b11d50_0 .net "pc_plus_4_ex", 31 0, L_0x5e0675b35840;  1 drivers
v0x5e0675b11e10_0 .var "pc_plus_4_mem", 31 0;
v0x5e0675b11ef0_0 .net "pc_plus_4_wb", 31 0, v0x5e0675b11fd0_0;  1 drivers
v0x5e0675b11fd0_0 .var "pc_plus_4_wb_reg", 31 0;
v0x5e0675b120b0_0 .var "pc_reg", 31 0;
v0x5e0675b12190_0 .net "rd_ex", 4 0, v0x5e0675b06f90_0;  1 drivers
v0x5e0675b122a0_0 .net "rd_id", 4 0, L_0x5e0675b21f10;  1 drivers
v0x5e0675b12360_0 .net "rd_mem", 4 0, L_0x5e0675b35a30;  1 drivers
v0x5e0675b12400_0 .var "rd_mem_reg", 4 0;
v0x5e0675b124c0_0 .net "rd_wb", 4 0, v0x5e0675b125d0_0;  1 drivers
v0x5e0675b125d0_0 .var "rd_wb_reg", 4 0;
v0x5e0675b126b0_0 .net "read_data1_ex", 31 0, v0x5e0675b07140_0;  1 drivers
v0x5e0675b12770_0 .net "read_data1_id", 31 0, L_0x5e0675b32b90;  1 drivers
v0x5e0675b12860_0 .net "read_data2_ex", 31 0, v0x5e0675b07300_0;  1 drivers
v0x5e0675b12920_0 .net "read_data2_id", 31 0, L_0x5e0675b335e0;  1 drivers
v0x5e0675b12a10_0 .net "regwrite_ex", 0 0, v0x5e0675b074b0_0;  1 drivers
v0x5e0675b12ab0_0 .net "regwrite_id", 0 0, v0x5e0675b04280_0;  1 drivers
v0x5e0675b133b0_0 .net "regwrite_mem", 0 0, L_0x5e0675b358e0;  1 drivers
v0x5e0675b13450_0 .var "regwrite_mem_reg", 0 0;
v0x5e0675b134f0_0 .net "regwrite_wb", 0 0, v0x5e0675b135e0_0;  1 drivers
v0x5e0675b135e0_0 .var "regwrite_wb_reg", 0 0;
v0x5e0675b13680_0 .net "reset", 0 0, L_0x5e0675acdf60;  alias, 1 drivers
v0x5e0675b13720_0 .net "rs1_ex", 4 0, v0x5e0675b07700_0;  1 drivers
v0x5e0675b13830_0 .net "rs1_id", 4 0, L_0x5e0675b22130;  1 drivers
v0x5e0675b138f0_0 .net "rs2_ex", 4 0, v0x5e0675b07ab0_0;  1 drivers
v0x5e0675b13a00_0 .net "rs2_id", 4 0, L_0x5e0675b22260;  1 drivers
v0x5e0675b13ac0_0 .net "stall", 0 0, L_0x5e0675af7c90;  1 drivers
v0x5e0675b13b60_0 .net "stall_debug", 0 0, L_0x5e0675b36e90;  alias, 1 drivers
v0x5e0675b13c00_0 .net "wb_data_temp", 31 0, L_0x5e0675b35d20;  1 drivers
v0x5e0675b13ce0_0 .var "write_data_mem", 31 0;
v0x5e0675b13dc0_0 .net "write_data_wb", 31 0, L_0x5e0675b353c0;  1 drivers
v0x5e0675b13e80_0 .net "zero_flag", 0 0, L_0x5e0675b34cd0;  1 drivers
E_0x5e0675af9290 .event anyedge, v0x5e0675b0df70_0, v0x5e0675b0ccc0_0, v0x5e0675b0f210_0, v0x5e0675b10bc0_0;
E_0x5e0675afc3f0 .event anyedge, v0x5e0675b11700_0, v0x5e0675b0deb0_0, v0x5e0675b0cb20_0;
E_0x5e0675afede0 .event anyedge, v0x5e0675b0deb0_0, v0x5e0675b0cb20_0, v0x5e0675b13ce0_0;
E_0x5e0675afee40 .event anyedge, v0x5e0675b04930_0, v0x5e0675b07300_0, v0x5e0675b0b910_0, v0x5e0675b0cb20_0;
E_0x5e0675afeee0 .event anyedge, v0x5e0675b04830_0, v0x5e0675b07140_0, v0x5e0675b0b910_0, v0x5e0675b0cb20_0;
L_0x5e0675b21c90 .reduce/nor v0x5e0675b193d0_0;
L_0x5e0675b21e20 .part v0x5e0675b087e0_0, 0, 7;
L_0x5e0675b21f10 .part v0x5e0675b087e0_0, 7, 5;
L_0x5e0675b22090 .part v0x5e0675b087e0_0, 12, 3;
L_0x5e0675b22130 .part v0x5e0675b087e0_0, 15, 5;
L_0x5e0675b22260 .part v0x5e0675b087e0_0, 20, 5;
L_0x5e0675b223d0 .part v0x5e0675b087e0_0, 25, 7;
L_0x5e0675b33a00 .cmp/eq 7, v0x5e0675b11880_0, L_0x7b6a4949d2e8;
L_0x5e0675b33b90 .cmp/eq 7, v0x5e0675b11880_0, L_0x7b6a4949d330;
L_0x5e0675b33c80 .cmp/eq 7, v0x5e0675b11880_0, L_0x7b6a4949d378;
L_0x5e0675b33e10 .cmp/eq 7, v0x5e0675b11880_0, L_0x7b6a4949d3c0;
L_0x5e0675b33eb0 .functor MUXZ 32, v0x5e0675b0c7c0_0, L_0x7b6a4949d408, L_0x5e0675b33b90, C4<>;
L_0x5e0675b34060 .functor MUXZ 32, L_0x5e0675b33eb0, v0x5e0675b06dd0_0, L_0x5e0675b33a00, C4<>;
L_0x5e0675b34240 .functor MUXZ 32, v0x5e0675b0ee30_0, v0x5e0675b06660_0, v0x5e0675b05ef0_0, C4<>;
L_0x5e0675b34fa0 .cmp/eq 7, v0x5e0675b11880_0, L_0x7b6a4949d528;
L_0x5e0675b35090 .arith/sum 32, v0x5e0675b0c7c0_0, v0x5e0675b06660_0;
L_0x5e0675b35280 .arith/sum 32, v0x5e0675b06dd0_0, v0x5e0675b06660_0;
L_0x5e0675b35320 .functor MUXZ 32, L_0x5e0675b35280, L_0x5e0675b35090, L_0x5e0675b33c80, C4<>;
L_0x5e0675b35840 .arith/sum 32, v0x5e0675b06dd0_0, L_0x7b6a4949d570;
L_0x5e0675b35d20 .functor MUXZ 32, v0x5e0675b0cda0_0, v0x5e0675b0e870_0, v0x5e0675b114b0_0, C4<>;
L_0x5e0675b353c0 .functor MUXZ 32, L_0x5e0675b35d20, v0x5e0675b11fd0_0, v0x5e0675b10920_0, C4<>;
S_0x5e0675ac44e0 .scope module, "alu_unit" "alu" 6 320, 7 12 0, S_0x5e0675ac3cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "less_than";
    .port_info 6 /OUTPUT 1 "less_than_u";
P_0x5e0675a79f20 .param/l "ALU_ADD" 1 7 27, C4<0000>;
P_0x5e0675a79f60 .param/l "ALU_AND" 1 7 29, C4<0010>;
P_0x5e0675a79fa0 .param/l "ALU_DIV" 1 7 39, C4<1100>;
P_0x5e0675a79fe0 .param/l "ALU_DIVU" 1 7 40, C4<1101>;
P_0x5e0675a7a020 .param/l "ALU_MUL" 1 7 37, C4<1010>;
P_0x5e0675a7a060 .param/l "ALU_MULH" 1 7 38, C4<1011>;
P_0x5e0675a7a0a0 .param/l "ALU_OR" 1 7 30, C4<0011>;
P_0x5e0675a7a0e0 .param/l "ALU_REM" 1 7 41, C4<1110>;
P_0x5e0675a7a120 .param/l "ALU_REMU" 1 7 42, C4<1111>;
P_0x5e0675a7a160 .param/l "ALU_SLL" 1 7 32, C4<0101>;
P_0x5e0675a7a1a0 .param/l "ALU_SLT" 1 7 35, C4<1000>;
P_0x5e0675a7a1e0 .param/l "ALU_SLTU" 1 7 36, C4<1001>;
P_0x5e0675a7a220 .param/l "ALU_SRA" 1 7 34, C4<0111>;
P_0x5e0675a7a260 .param/l "ALU_SRL" 1 7 33, C4<0110>;
P_0x5e0675a7a2a0 .param/l "ALU_SUB" 1 7 28, C4<0001>;
P_0x5e0675a7a2e0 .param/l "ALU_XOR" 1 7 31, C4<0100>;
L_0x5e0675b33f50 .functor BUFZ 32, L_0x5e0675b34060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b34450 .functor BUFZ 32, L_0x5e0675b34240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e0675aff730_0 .net *"_ivl_10", 63 0, L_0x5e0675b347e0;  1 drivers
L_0x7b6a4949d450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0675aff830_0 .net *"_ivl_13", 31 0, L_0x7b6a4949d450;  1 drivers
v0x5e0675aff910_0 .net *"_ivl_14", 63 0, L_0x5e0675b34910;  1 drivers
L_0x7b6a4949d498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0675aff9d0_0 .net *"_ivl_17", 31 0, L_0x7b6a4949d498;  1 drivers
L_0x7b6a4949d4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0675affab0_0 .net/2u *"_ivl_20", 31 0, L_0x7b6a4949d4e0;  1 drivers
v0x5e0675affb90_0 .net/s *"_ivl_4", 63 0, L_0x5e0675b344c0;  1 drivers
v0x5e0675affc70_0 .net/s *"_ivl_6", 63 0, L_0x5e0675b345b0;  1 drivers
v0x5e0675affd50_0 .net "alu_control", 3 0, L_0x5e0675b333a0;  alias, 1 drivers
v0x5e0675affe30_0 .var "alu_result", 31 0;
v0x5e0675afff10_0 .net "in1", 31 0, L_0x5e0675b34060;  alias, 1 drivers
v0x5e0675affff0_0 .net/s "in1_signed", 31 0, L_0x5e0675b33f50;  1 drivers
v0x5e0675b000d0_0 .net "in2", 31 0, L_0x5e0675b34240;  alias, 1 drivers
v0x5e0675b001b0_0 .net/s "in2_signed", 31 0, L_0x5e0675b34450;  1 drivers
v0x5e0675b00290_0 .net "less_than", 0 0, L_0x5e0675b34e10;  alias, 1 drivers
v0x5e0675b00350_0 .net "less_than_u", 0 0, L_0x5e0675b34f00;  alias, 1 drivers
v0x5e0675b00410_0 .net/s "mul_result_signed", 63 0, L_0x5e0675b346a0;  1 drivers
v0x5e0675b004f0_0 .net "mul_result_unsigned", 63 0, L_0x5e0675b34b50;  1 drivers
v0x5e0675b005d0_0 .net "zero_flag", 0 0, L_0x5e0675b34cd0;  alias, 1 drivers
E_0x5e0675aff6b0/0 .event anyedge, v0x5e0675affd50_0, v0x5e0675afff10_0, v0x5e0675b000d0_0, v0x5e0675affff0_0;
E_0x5e0675aff6b0/1 .event anyedge, v0x5e0675b001b0_0, v0x5e0675b00410_0;
E_0x5e0675aff6b0 .event/or E_0x5e0675aff6b0/0, E_0x5e0675aff6b0/1;
L_0x5e0675b344c0 .extend/s 64, L_0x5e0675b33f50;
L_0x5e0675b345b0 .extend/s 64, L_0x5e0675b34450;
L_0x5e0675b346a0 .arith/mult 64, L_0x5e0675b344c0, L_0x5e0675b345b0;
L_0x5e0675b347e0 .concat [ 32 32 0 0], L_0x5e0675b34060, L_0x7b6a4949d450;
L_0x5e0675b34910 .concat [ 32 32 0 0], L_0x5e0675b34240, L_0x7b6a4949d498;
L_0x5e0675b34b50 .arith/mult 64, L_0x5e0675b347e0, L_0x5e0675b34910;
L_0x5e0675b34cd0 .cmp/eq 32, v0x5e0675affe30_0, L_0x7b6a4949d4e0;
L_0x5e0675b34e10 .cmp/gt.s 32, L_0x5e0675b34450, L_0x5e0675b33f50;
L_0x5e0675b34f00 .cmp/gt 32, L_0x5e0675b34240, L_0x5e0675b34060;
S_0x5e0675ac48c0 .scope module, "branch_unit" "branch_logic" 6 333, 8 1 0, S_0x5e0675ac3cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "zero_flag";
    .port_info 3 /INPUT 1 "less_than";
    .port_info 4 /INPUT 1 "less_than_u";
    .port_info 5 /OUTPUT 1 "taken";
P_0x5e0675ad8880 .param/l "BEQ" 1 8 18, C4<000>;
P_0x5e0675ad88c0 .param/l "BGE" 1 8 21, C4<101>;
P_0x5e0675ad8900 .param/l "BGEU" 1 8 23, C4<111>;
P_0x5e0675ad8940 .param/l "BLT" 1 8 20, C4<100>;
P_0x5e0675ad8980 .param/l "BLTU" 1 8 22, C4<110>;
P_0x5e0675ad89c0 .param/l "BNE" 1 8 19, C4<001>;
v0x5e0675b00b80_0 .net "branch", 0 0, v0x5e0675b06030_0;  alias, 1 drivers
v0x5e0675b00c60_0 .net "funct3", 2 0, v0x5e0675b06360_0;  alias, 1 drivers
v0x5e0675b00d40_0 .net "less_than", 0 0, L_0x5e0675b34e10;  alias, 1 drivers
v0x5e0675b00de0_0 .net "less_than_u", 0 0, L_0x5e0675b34f00;  alias, 1 drivers
v0x5e0675b00e80_0 .var "taken", 0 0;
v0x5e0675b00f70_0 .net "zero_flag", 0 0, L_0x5e0675b34cd0;  alias, 1 drivers
E_0x5e0675b00b10/0 .event anyedge, v0x5e0675b00b80_0, v0x5e0675b00c60_0, v0x5e0675b005d0_0, v0x5e0675b00290_0;
E_0x5e0675b00b10/1 .event anyedge, v0x5e0675b00350_0;
E_0x5e0675b00b10 .event/or E_0x5e0675b00b10/0, E_0x5e0675b00b10/1;
S_0x5e0675b010b0 .scope module, "control_unit" "control" 6 133, 9 8 0, S_0x5e0675ac3cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "memread";
    .port_info 7 /OUTPUT 1 "memwrite";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 2 "aluop";
    .port_info 12 /OUTPUT 2 "byte_size";
P_0x5e0675b01290 .param/l "ALU_ADD" 1 9 45, C4<0000>;
P_0x5e0675b012d0 .param/l "ALU_AND" 1 9 47, C4<0010>;
P_0x5e0675b01310 .param/l "ALU_DIV" 1 9 57, C4<1100>;
P_0x5e0675b01350 .param/l "ALU_DIVU" 1 9 58, C4<1101>;
P_0x5e0675b01390 .param/l "ALU_MUL" 1 9 55, C4<1010>;
P_0x5e0675b013d0 .param/l "ALU_MULH" 1 9 56, C4<1011>;
P_0x5e0675b01410 .param/l "ALU_OR" 1 9 48, C4<0011>;
P_0x5e0675b01450 .param/l "ALU_REM" 1 9 59, C4<1110>;
P_0x5e0675b01490 .param/l "ALU_REMU" 1 9 60, C4<1111>;
P_0x5e0675b014d0 .param/l "ALU_SLL" 1 9 50, C4<0101>;
P_0x5e0675b01510 .param/l "ALU_SLT" 1 9 53, C4<1000>;
P_0x5e0675b01550 .param/l "ALU_SLTU" 1 9 54, C4<1001>;
P_0x5e0675b01590 .param/l "ALU_SRA" 1 9 52, C4<0111>;
P_0x5e0675b015d0 .param/l "ALU_SRL" 1 9 51, C4<0110>;
P_0x5e0675b01610 .param/l "ALU_SUB" 1 9 46, C4<0001>;
P_0x5e0675b01650 .param/l "ALU_XOR" 1 9 49, C4<0100>;
P_0x5e0675b01690 .param/l "F3_ADD_SUB" 1 9 66, C4<000>;
P_0x5e0675b016d0 .param/l "F3_AND" 1 9 73, C4<111>;
P_0x5e0675b01710 .param/l "F3_BEQ" 1 9 83, C4<000>;
P_0x5e0675b01750 .param/l "F3_BGE" 1 9 86, C4<101>;
P_0x5e0675b01790 .param/l "F3_BGEU" 1 9 88, C4<111>;
P_0x5e0675b017d0 .param/l "F3_BLT" 1 9 85, C4<100>;
P_0x5e0675b01810 .param/l "F3_BLTU" 1 9 87, C4<110>;
P_0x5e0675b01850 .param/l "F3_BNE" 1 9 84, C4<001>;
P_0x5e0675b01890 .param/l "F3_BYTE" 1 9 76, C4<000>;
P_0x5e0675b018d0 .param/l "F3_BYTE_U" 1 9 79, C4<100>;
P_0x5e0675b01910 .param/l "F3_DIV" 1 9 93, C4<100>;
P_0x5e0675b01950 .param/l "F3_DIVU" 1 9 94, C4<101>;
P_0x5e0675b01990 .param/l "F3_HALF" 1 9 77, C4<001>;
P_0x5e0675b019d0 .param/l "F3_HALF_U" 1 9 80, C4<101>;
P_0x5e0675b01a10 .param/l "F3_MUL" 1 9 91, C4<000>;
P_0x5e0675b01a50 .param/l "F3_MULH" 1 9 92, C4<001>;
P_0x5e0675b01a90 .param/l "F3_OR" 1 9 72, C4<110>;
P_0x5e0675b01ad0 .param/l "F3_REM" 1 9 95, C4<110>;
P_0x5e0675b01b10 .param/l "F3_REMU" 1 9 96, C4<111>;
P_0x5e0675b01b50 .param/l "F3_SLL" 1 9 67, C4<001>;
P_0x5e0675b01b90 .param/l "F3_SLT" 1 9 68, C4<010>;
P_0x5e0675b01bd0 .param/l "F3_SLTU" 1 9 69, C4<011>;
P_0x5e0675b01c10 .param/l "F3_SRL_SRA" 1 9 71, C4<101>;
P_0x5e0675b01c50 .param/l "F3_WORD" 1 9 78, C4<010>;
P_0x5e0675b01c90 .param/l "F3_XOR" 1 9 70, C4<100>;
P_0x5e0675b01cd0 .param/l "F7_DEFAULT" 1 9 102, C4<0000000>;
P_0x5e0675b01d10 .param/l "F7_MULDIV" 1 9 104, C4<0000001>;
P_0x5e0675b01d50 .param/l "F7_SUB_SRA" 1 9 103, C4<0100000>;
P_0x5e0675b01d90 .param/l "OP_AUIPC" 1 9 39, C4<0010111>;
P_0x5e0675b01dd0 .param/l "OP_BRANCH" 1 9 35, C4<1100011>;
P_0x5e0675b01e10 .param/l "OP_I_TYPE" 1 9 32, C4<0010011>;
P_0x5e0675b01e50 .param/l "OP_JAL" 1 9 36, C4<1101111>;
P_0x5e0675b01e90 .param/l "OP_JALR" 1 9 37, C4<1100111>;
P_0x5e0675b01ed0 .param/l "OP_LOAD" 1 9 33, C4<0000011>;
P_0x5e0675b01f10 .param/l "OP_LUI" 1 9 38, C4<0110111>;
P_0x5e0675b01f50 .param/l "OP_R_TYPE" 1 9 31, C4<0110011>;
P_0x5e0675b01f90 .param/l "OP_STORE" 1 9 34, C4<0100011>;
v0x5e0675b03870_0 .var "alu_control", 3 0;
v0x5e0675b03970_0 .var "aluop", 1 0;
v0x5e0675b03a50_0 .var "alusrc", 0 0;
v0x5e0675b03af0_0 .var "branch", 0 0;
v0x5e0675b03bb0_0 .var "byte_size", 1 0;
v0x5e0675b03ce0_0 .net "funct3", 2 0, L_0x5e0675b22090;  alias, 1 drivers
v0x5e0675b03dc0_0 .net "funct7", 6 0, L_0x5e0675b223d0;  alias, 1 drivers
v0x5e0675b03ea0_0 .var "jump", 0 0;
v0x5e0675b03f60_0 .var "memread", 0 0;
v0x5e0675b04020_0 .var "memtoreg", 0 0;
v0x5e0675b040e0_0 .var "memwrite", 0 0;
v0x5e0675b041a0_0 .net "opcode", 6 0, L_0x5e0675b21e20;  alias, 1 drivers
v0x5e0675b04280_0 .var "regwrite", 0 0;
E_0x5e0675aff670 .event anyedge, v0x5e0675b041a0_0, v0x5e0675b03dc0_0, v0x5e0675b03ce0_0;
S_0x5e0675b044e0 .scope module, "forward_unit" "forwarding_unit" 6 270, 10 1 0, S_0x5e0675ac3cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs1_ex";
    .port_info 1 /INPUT 5 "rs2_ex";
    .port_info 2 /INPUT 5 "rd_mem";
    .port_info 3 /INPUT 5 "rd_wb";
    .port_info 4 /INPUT 1 "regwrite_mem";
    .port_info 5 /INPUT 1 "regwrite_wb";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v0x5e0675b04830_0 .var "forward_a", 1 0;
v0x5e0675b04930_0 .var "forward_b", 1 0;
v0x5e0675b04a10_0 .net "rd_mem", 4 0, L_0x5e0675b35a30;  alias, 1 drivers
v0x5e0675b04ad0_0 .net "rd_wb", 4 0, v0x5e0675b125d0_0;  alias, 1 drivers
v0x5e0675b04bb0_0 .net "regwrite_mem", 0 0, L_0x5e0675b358e0;  alias, 1 drivers
v0x5e0675b04cc0_0 .net "regwrite_wb", 0 0, v0x5e0675b135e0_0;  alias, 1 drivers
v0x5e0675b04d80_0 .net "rs1_ex", 4 0, v0x5e0675b07700_0;  alias, 1 drivers
v0x5e0675b04e60_0 .net "rs2_ex", 4 0, v0x5e0675b07ab0_0;  alias, 1 drivers
E_0x5e0675b04790/0 .event anyedge, v0x5e0675b04bb0_0, v0x5e0675b04a10_0, v0x5e0675b04d80_0, v0x5e0675b04cc0_0;
E_0x5e0675b04790/1 .event anyedge, v0x5e0675b04ad0_0, v0x5e0675b04e60_0;
E_0x5e0675b04790 .event/or E_0x5e0675b04790/0, E_0x5e0675b04790/1;
S_0x5e0675b05090 .scope module, "hazard_unit" "hazard_detection" 6 179, 11 1 0, S_0x5e0675ac3cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "memread_id_ex";
    .port_info 1 /INPUT 5 "rd_id_ex";
    .port_info 2 /INPUT 5 "rs1_id";
    .port_info 3 /INPUT 5 "rs2_id";
    .port_info 4 /INPUT 1 "branch_taken";
    .port_info 5 /OUTPUT 1 "stall";
    .port_info 6 /OUTPUT 1 "flush_if_id";
    .port_info 7 /OUTPUT 1 "flush_id_ex";
v0x5e0675b05420_0 .net "branch_taken", 0 0, v0x5e0675b0d540_0;  alias, 1 drivers
v0x5e0675b05500_0 .var "flush_id_ex", 0 0;
v0x5e0675b055c0_0 .var "flush_if_id", 0 0;
v0x5e0675b05660_0 .net "memread_id_ex", 0 0, v0x5e0675b06980_0;  alias, 1 drivers
v0x5e0675b05720_0 .net "rd_id_ex", 4 0, v0x5e0675b06f90_0;  alias, 1 drivers
v0x5e0675b05850_0 .net "rs1_id", 4 0, L_0x5e0675b22130;  alias, 1 drivers
v0x5e0675b05930_0 .net "rs2_id", 4 0, L_0x5e0675b22260;  alias, 1 drivers
v0x5e0675b05a10_0 .var "stall", 0 0;
E_0x5e0675b05390/0 .event anyedge, v0x5e0675b05660_0, v0x5e0675b05720_0, v0x5e0675b05850_0, v0x5e0675b05930_0;
E_0x5e0675b05390/1 .event anyedge, v0x5e0675b05420_0;
E_0x5e0675b05390 .event/or E_0x5e0675b05390/0, E_0x5e0675b05390/1;
S_0x5e0675b05c20 .scope module, "id_ex_reg" "PIPELINE_REG_ID_EX" 6 200, 12 1 0, S_0x5e0675ac3cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "regwrite_in";
    .port_info 5 /INPUT 1 "alusrc_in";
    .port_info 6 /INPUT 1 "memread_in";
    .port_info 7 /INPUT 1 "memwrite_in";
    .port_info 8 /INPUT 1 "memtoreg_in";
    .port_info 9 /INPUT 1 "branch_in";
    .port_info 10 /INPUT 1 "jump_in";
    .port_info 11 /INPUT 32 "read_data1_in";
    .port_info 12 /INPUT 32 "read_data2_in";
    .port_info 13 /INPUT 32 "imm_in";
    .port_info 14 /INPUT 32 "pc_in";
    .port_info 15 /INPUT 5 "rs1_in";
    .port_info 16 /INPUT 5 "rs2_in";
    .port_info 17 /INPUT 5 "rd_in";
    .port_info 18 /INPUT 3 "funct3_in";
    .port_info 19 /INPUT 7 "funct7_in";
    .port_info 20 /OUTPUT 1 "regwrite_out";
    .port_info 21 /OUTPUT 1 "alusrc_out";
    .port_info 22 /OUTPUT 1 "memread_out";
    .port_info 23 /OUTPUT 1 "memwrite_out";
    .port_info 24 /OUTPUT 1 "memtoreg_out";
    .port_info 25 /OUTPUT 1 "branch_out";
    .port_info 26 /OUTPUT 1 "jump_out";
    .port_info 27 /OUTPUT 32 "read_data1_out";
    .port_info 28 /OUTPUT 32 "read_data2_out";
    .port_info 29 /OUTPUT 32 "imm_out";
    .port_info 30 /OUTPUT 32 "pc_out";
    .port_info 31 /OUTPUT 5 "rs1_out";
    .port_info 32 /OUTPUT 5 "rs2_out";
    .port_info 33 /OUTPUT 5 "rd_out";
    .port_info 34 /OUTPUT 3 "funct3_out";
    .port_info 35 /OUTPUT 7 "funct7_out";
v0x5e0675b05e30_0 .net "alusrc_in", 0 0, v0x5e0675b03a50_0;  alias, 1 drivers
v0x5e0675b05ef0_0 .var "alusrc_out", 0 0;
v0x5e0675b05f90_0 .net "branch_in", 0 0, v0x5e0675b03af0_0;  alias, 1 drivers
v0x5e0675b06030_0 .var "branch_out", 0 0;
v0x5e0675b06100_0 .net "clock", 0 0, v0x5e0675b1fd80_0;  alias, 1 drivers
v0x5e0675b061f0_0 .net "flush", 0 0, v0x5e0675b05500_0;  alias, 1 drivers
v0x5e0675b06290_0 .net "funct3_in", 2 0, L_0x5e0675b22090;  alias, 1 drivers
v0x5e0675b06360_0 .var "funct3_out", 2 0;
v0x5e0675b06430_0 .net "funct7_in", 6 0, L_0x5e0675b223d0;  alias, 1 drivers
v0x5e0675b06500_0 .var "funct7_out", 6 0;
v0x5e0675b065a0_0 .net "imm_in", 31 0, v0x5e0675b09610_0;  alias, 1 drivers
v0x5e0675b06660_0 .var "imm_out", 31 0;
v0x5e0675b06740_0 .net "jump_in", 0 0, v0x5e0675b03ea0_0;  alias, 1 drivers
v0x5e0675b06810_0 .var "jump_out", 0 0;
v0x5e0675b068b0_0 .net "memread_in", 0 0, v0x5e0675b03f60_0;  alias, 1 drivers
v0x5e0675b06980_0 .var "memread_out", 0 0;
v0x5e0675b06a50_0 .net "memtoreg_in", 0 0, v0x5e0675b04020_0;  alias, 1 drivers
v0x5e0675b06b20_0 .var "memtoreg_out", 0 0;
v0x5e0675b06bc0_0 .net "memwrite_in", 0 0, v0x5e0675b040e0_0;  alias, 1 drivers
v0x5e0675b06c90_0 .var "memwrite_out", 0 0;
v0x5e0675b06d30_0 .net "pc_in", 31 0, v0x5e0675b089d0_0;  alias, 1 drivers
v0x5e0675b06dd0_0 .var "pc_out", 31 0;
v0x5e0675b06eb0_0 .net "rd_in", 4 0, L_0x5e0675b21f10;  alias, 1 drivers
v0x5e0675b06f90_0 .var "rd_out", 4 0;
v0x5e0675b07080_0 .net "read_data1_in", 31 0, L_0x5e0675b32b90;  alias, 1 drivers
v0x5e0675b07140_0 .var "read_data1_out", 31 0;
v0x5e0675b07220_0 .net "read_data2_in", 31 0, L_0x5e0675b335e0;  alias, 1 drivers
v0x5e0675b07300_0 .var "read_data2_out", 31 0;
v0x5e0675b073e0_0 .net "regwrite_in", 0 0, v0x5e0675b04280_0;  alias, 1 drivers
v0x5e0675b074b0_0 .var "regwrite_out", 0 0;
v0x5e0675b07550_0 .net "reset", 0 0, L_0x5e0675acdf60;  alias, 1 drivers
v0x5e0675b07610_0 .net "rs1_in", 4 0, L_0x5e0675b22130;  alias, 1 drivers
v0x5e0675b07700_0 .var "rs1_out", 4 0;
v0x5e0675b079e0_0 .net "rs2_in", 4 0, L_0x5e0675b22260;  alias, 1 drivers
v0x5e0675b07ab0_0 .var "rs2_out", 4 0;
L_0x7b6a4949d2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e0675b07b80_0 .net "stall", 0 0, L_0x7b6a4949d2a0;  1 drivers
E_0x5e0675b05db0 .event posedge, v0x5e0675b07550_0, v0x5e0675b06100_0;
S_0x5e0675b081d0 .scope module, "if_id_reg" "PIPELINE_REG_IF_ID" 6 103, 13 1 0, S_0x5e0675ac3cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "pc_out";
P_0x5e0675b08360 .param/l "NOP" 1 13 13, C4<00000000000000000000000000010011>;
v0x5e0675b08550_0 .net "clock", 0 0, v0x5e0675b1fd80_0;  alias, 1 drivers
v0x5e0675b08640_0 .net "flush", 0 0, v0x5e0675b055c0_0;  alias, 1 drivers
v0x5e0675b08710_0 .net "instr_in", 31 0, L_0x5e067592cd50;  alias, 1 drivers
v0x5e0675b087e0_0 .var "instr_out", 31 0;
v0x5e0675b088a0_0 .net "pc_in", 31 0, L_0x5e0675a7d050;  alias, 1 drivers
v0x5e0675b089d0_0 .var "pc_out", 31 0;
v0x5e0675b08a90_0 .net "reset", 0 0, L_0x5e0675acdf60;  alias, 1 drivers
v0x5e0675b08b60_0 .net "stall", 0 0, L_0x5e0675af7c90;  alias, 1 drivers
S_0x5e0675b08d30 .scope module, "immediate_gen" "imm_gen" 6 170, 14 1 0, S_0x5e0675ac3cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
P_0x5e0675b08ec0 .param/l "OP_AUIPC" 1 14 17, C4<0010111>;
P_0x5e0675b08f00 .param/l "OP_BRANCH" 1 14 15, C4<1100011>;
P_0x5e0675b08f40 .param/l "OP_I_TYPE" 1 14 11, C4<0010011>;
P_0x5e0675b08f80 .param/l "OP_JAL" 1 14 18, C4<1101111>;
P_0x5e0675b08fc0 .param/l "OP_JALR" 1 14 13, C4<1100111>;
P_0x5e0675b09000 .param/l "OP_LOAD" 1 14 12, C4<0000011>;
P_0x5e0675b09040 .param/l "OP_LUI" 1 14 16, C4<0110111>;
P_0x5e0675b09080 .param/l "OP_R_TYPE" 1 14 10, C4<0110011>;
P_0x5e0675b090c0 .param/l "OP_STORE" 1 14 14, C4<0100011>;
v0x5e0675b09610_0 .var "imm", 31 0;
v0x5e0675b096f0_0 .net "instr", 31 0, v0x5e0675b087e0_0;  alias, 1 drivers
v0x5e0675b097c0_0 .net "opcode", 6 0, L_0x5e0675b337f0;  1 drivers
E_0x5e0675b09590 .event anyedge, v0x5e0675b097c0_0, v0x5e0675b087e0_0;
L_0x5e0675b337f0 .part v0x5e0675b087e0_0, 0, 7;
S_0x5e0675b098f0 .scope module, "register_file" "reg_file" 6 155, 15 1 0, S_0x5e0675ac3cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_reg_num1";
    .port_info 3 /INPUT 5 "read_reg_num2";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 5 "write_reg";
    .port_info 8 /INPUT 32 "write_data";
L_0x5e0675b325c0 .functor AND 1, v0x5e0675b135e0_0, L_0x5e0675b32520, C4<1>, C4<1>;
L_0x5e0675b326d0 .functor AND 1, L_0x5e0675b325c0, L_0x5e0675b32630, C4<1>, C4<1>;
L_0x5e0675b32f00 .functor AND 1, v0x5e0675b135e0_0, L_0x5e0675b32e60, C4<1>, C4<1>;
L_0x5e0675b33150 .functor AND 1, L_0x5e0675b32f00, L_0x5e0675b33000, C4<1>, C4<1>;
L_0x7b6a4949d060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e0675b09bb0_0 .net/2u *"_ivl_0", 4 0, L_0x7b6a4949d060;  1 drivers
L_0x7b6a4949d0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e0675b09c90_0 .net/2u *"_ivl_10", 4 0, L_0x7b6a4949d0f0;  1 drivers
v0x5e0675b09d70_0 .net *"_ivl_12", 0 0, L_0x5e0675b32630;  1 drivers
v0x5e0675b09e40_0 .net *"_ivl_15", 0 0, L_0x5e0675b326d0;  1 drivers
v0x5e0675b09f00_0 .net *"_ivl_16", 31 0, L_0x5e0675b32790;  1 drivers
v0x5e0675b0a030_0 .net *"_ivl_18", 6 0, L_0x5e0675b32830;  1 drivers
v0x5e0675b0a110_0 .net *"_ivl_2", 0 0, L_0x5e0675b22470;  1 drivers
L_0x7b6a4949d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0a1d0_0 .net *"_ivl_21", 1 0, L_0x7b6a4949d138;  1 drivers
v0x5e0675b0a2b0_0 .net *"_ivl_22", 31 0, L_0x5e0675b329c0;  1 drivers
L_0x7b6a4949d180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0a390_0 .net/2u *"_ivl_26", 4 0, L_0x7b6a4949d180;  1 drivers
v0x5e0675b0a470_0 .net *"_ivl_28", 0 0, L_0x5e0675b32d20;  1 drivers
L_0x7b6a4949d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0a530_0 .net/2u *"_ivl_30", 31 0, L_0x7b6a4949d1c8;  1 drivers
v0x5e0675b0a610_0 .net *"_ivl_32", 0 0, L_0x5e0675b32e60;  1 drivers
v0x5e0675b0a6d0_0 .net *"_ivl_35", 0 0, L_0x5e0675b32f00;  1 drivers
L_0x7b6a4949d210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0a790_0 .net/2u *"_ivl_36", 4 0, L_0x7b6a4949d210;  1 drivers
v0x5e0675b0a870_0 .net *"_ivl_38", 0 0, L_0x5e0675b33000;  1 drivers
L_0x7b6a4949d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0a930_0 .net/2u *"_ivl_4", 31 0, L_0x7b6a4949d0a8;  1 drivers
v0x5e0675b0aa10_0 .net *"_ivl_41", 0 0, L_0x5e0675b33150;  1 drivers
v0x5e0675b0aad0_0 .net *"_ivl_42", 31 0, L_0x5e0675b33210;  1 drivers
v0x5e0675b0abb0_0 .net *"_ivl_44", 6 0, L_0x5e0675b332b0;  1 drivers
L_0x7b6a4949d258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e0675b0ac90_0 .net *"_ivl_47", 1 0, L_0x7b6a4949d258;  1 drivers
v0x5e0675b0ad70_0 .net *"_ivl_48", 31 0, L_0x5e0675b334f0;  1 drivers
v0x5e0675b0ae50_0 .net *"_ivl_6", 0 0, L_0x5e0675b32520;  1 drivers
v0x5e0675b0af10_0 .net *"_ivl_9", 0 0, L_0x5e0675b325c0;  1 drivers
v0x5e0675b0afd0_0 .net "clock", 0 0, v0x5e0675b1fd80_0;  alias, 1 drivers
v0x5e0675b0b070_0 .var/i "i", 31 0;
v0x5e0675b0b150_0 .net "read_data1", 31 0, L_0x5e0675b32b90;  alias, 1 drivers
v0x5e0675b0b210_0 .net "read_data2", 31 0, L_0x5e0675b335e0;  alias, 1 drivers
v0x5e0675b0b2b0_0 .net "read_reg_num1", 4 0, L_0x5e0675b22130;  alias, 1 drivers
v0x5e0675b0b3a0_0 .net "read_reg_num2", 4 0, L_0x5e0675b22260;  alias, 1 drivers
v0x5e0675b0b4b0 .array "registers", 0 31, 31 0;
v0x5e0675b0b570_0 .net "regwrite", 0 0, v0x5e0675b135e0_0;  alias, 1 drivers
v0x5e0675b0b610_0 .net "reset", 0 0, L_0x5e0675acdf60;  alias, 1 drivers
v0x5e0675b0b910_0 .net "write_data", 31 0, L_0x5e0675b353c0;  alias, 1 drivers
v0x5e0675b0b9d0_0 .net "write_reg", 4 0, v0x5e0675b125d0_0;  alias, 1 drivers
L_0x5e0675b22470 .cmp/eq 5, L_0x5e0675b22130, L_0x7b6a4949d060;
L_0x5e0675b32520 .cmp/eq 5, v0x5e0675b125d0_0, L_0x5e0675b22130;
L_0x5e0675b32630 .cmp/ne 5, v0x5e0675b125d0_0, L_0x7b6a4949d0f0;
L_0x5e0675b32790 .array/port v0x5e0675b0b4b0, L_0x5e0675b32830;
L_0x5e0675b32830 .concat [ 5 2 0 0], L_0x5e0675b22130, L_0x7b6a4949d138;
L_0x5e0675b329c0 .functor MUXZ 32, L_0x5e0675b32790, L_0x5e0675b353c0, L_0x5e0675b326d0, C4<>;
L_0x5e0675b32b90 .functor MUXZ 32, L_0x5e0675b329c0, L_0x7b6a4949d0a8, L_0x5e0675b22470, C4<>;
L_0x5e0675b32d20 .cmp/eq 5, L_0x5e0675b22260, L_0x7b6a4949d180;
L_0x5e0675b32e60 .cmp/eq 5, v0x5e0675b125d0_0, L_0x5e0675b22260;
L_0x5e0675b33000 .cmp/ne 5, v0x5e0675b125d0_0, L_0x7b6a4949d210;
L_0x5e0675b33210 .array/port v0x5e0675b0b4b0, L_0x5e0675b332b0;
L_0x5e0675b332b0 .concat [ 5 2 0 0], L_0x5e0675b22260, L_0x7b6a4949d258;
L_0x5e0675b334f0 .functor MUXZ 32, L_0x5e0675b33210, L_0x5e0675b353c0, L_0x5e0675b33150, C4<>;
L_0x5e0675b335e0 .functor MUXZ 32, L_0x5e0675b334f0, L_0x7b6a4949d1c8, L_0x5e0675b32d20, C4<>;
S_0x5e0675b14210 .scope module, "mau" "mem_access_unit" 5 126, 16 11 0, S_0x5e0675ac38f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "if_addr";
    .port_info 3 /INPUT 1 "if_req";
    .port_info 4 /OUTPUT 32 "if_data";
    .port_info 5 /OUTPUT 1 "if_ready";
    .port_info 6 /OUTPUT 1 "if_error";
    .port_info 7 /INPUT 32 "mem_addr";
    .port_info 8 /INPUT 32 "mem_wdata";
    .port_info 9 /INPUT 4 "mem_wstrb";
    .port_info 10 /INPUT 1 "mem_req";
    .port_info 11 /INPUT 1 "mem_wr";
    .port_info 12 /OUTPUT 32 "mem_rdata";
    .port_info 13 /OUTPUT 1 "mem_ready";
    .port_info 14 /OUTPUT 1 "mem_error";
    .port_info 15 /OUTPUT 32 "M_AXI_AWADDR";
    .port_info 16 /OUTPUT 3 "M_AXI_AWPROT";
    .port_info 17 /OUTPUT 1 "M_AXI_AWVALID";
    .port_info 18 /INPUT 1 "M_AXI_AWREADY";
    .port_info 19 /OUTPUT 32 "M_AXI_WDATA";
    .port_info 20 /OUTPUT 4 "M_AXI_WSTRB";
    .port_info 21 /OUTPUT 1 "M_AXI_WVALID";
    .port_info 22 /INPUT 1 "M_AXI_WREADY";
    .port_info 23 /INPUT 2 "M_AXI_BRESP";
    .port_info 24 /INPUT 1 "M_AXI_BVALID";
    .port_info 25 /OUTPUT 1 "M_AXI_BREADY";
    .port_info 26 /OUTPUT 32 "M_AXI_ARADDR";
    .port_info 27 /OUTPUT 3 "M_AXI_ARPROT";
    .port_info 28 /OUTPUT 1 "M_AXI_ARVALID";
    .port_info 29 /INPUT 1 "M_AXI_ARREADY";
    .port_info 30 /INPUT 32 "M_AXI_RDATA";
    .port_info 31 /INPUT 2 "M_AXI_RRESP";
    .port_info 32 /INPUT 1 "M_AXI_RVALID";
    .port_info 33 /OUTPUT 1 "M_AXI_RREADY";
P_0x5e0675b14410 .param/l "ARB_IDLE" 1 16 74, C4<00>;
P_0x5e0675b14450 .param/l "ARB_IF" 1 16 76, C4<10>;
P_0x5e0675b14490 .param/l "ARB_MEM" 1 16 75, C4<01>;
L_0x5e0675b371b0 .functor BUFZ 32, v0x5e0675b19bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b37270 .functor BUFZ 32, v0x5e0675b19d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0675b37330 .functor BUFZ 4, v0x5e0675b19e40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5e0675b373f0 .functor BUFZ 1, v0x5e0675b19c60_0, C4<0>, C4<0>, C4<0>;
L_0x5e0675b374b0 .functor BUFZ 1, v0x5e0675b19da0_0, C4<0>, C4<0>, C4<0>;
v0x5e0675b17830_0 .net "M_AXI_ARADDR", 31 0, v0x5e0675b157e0_0;  alias, 1 drivers
v0x5e0675b17910_0 .net "M_AXI_ARPROT", 2 0, L_0x7b6a4949d600;  alias, 1 drivers
v0x5e0675b179b0_0 .net "M_AXI_ARREADY", 0 0, v0x5e0675b1ec00_0;  alias, 1 drivers
v0x5e0675b17a50_0 .net "M_AXI_ARVALID", 0 0, v0x5e0675b15a60_0;  alias, 1 drivers
v0x5e0675b17b20_0 .net "M_AXI_AWADDR", 31 0, v0x5e0675b15b20_0;  alias, 1 drivers
v0x5e0675b17bc0_0 .net "M_AXI_AWPROT", 2 0, L_0x7b6a4949d5b8;  alias, 1 drivers
v0x5e0675b17c90_0 .net "M_AXI_AWREADY", 0 0, v0x5e0675b1eef0_0;  alias, 1 drivers
v0x5e0675b17d60_0 .net "M_AXI_AWVALID", 0 0, v0x5e0675b15df0_0;  alias, 1 drivers
v0x5e0675b17e30_0 .net "M_AXI_BREADY", 0 0, v0x5e0675b15eb0_0;  alias, 1 drivers
v0x5e0675b17f00_0 .net "M_AXI_BRESP", 1 0, v0x5e0675b1f160_0;  alias, 1 drivers
v0x5e0675b17fd0_0 .net "M_AXI_BVALID", 0 0, v0x5e0675b1f220_0;  alias, 1 drivers
v0x5e0675b180a0_0 .net "M_AXI_RDATA", 31 0, v0x5e0675b1f2c0_0;  alias, 1 drivers
v0x5e0675b18170_0 .net "M_AXI_RREADY", 0 0, v0x5e0675b161f0_0;  alias, 1 drivers
v0x5e0675b18240_0 .net "M_AXI_RRESP", 1 0, v0x5e0675b1f420_0;  alias, 1 drivers
v0x5e0675b18310_0 .net "M_AXI_RVALID", 0 0, v0x5e0675b1f4e0_0;  alias, 1 drivers
v0x5e0675b183e0_0 .net "M_AXI_WDATA", 31 0, v0x5e0675b16450_0;  alias, 1 drivers
v0x5e0675b184b0_0 .net "M_AXI_WREADY", 0 0, v0x5e0675b1f640_0;  alias, 1 drivers
v0x5e0675b18580_0 .net "M_AXI_WSTRB", 3 0, v0x5e0675b165f0_0;  alias, 1 drivers
v0x5e0675b18650_0 .net "M_AXI_WVALID", 0 0, v0x5e0675b166d0_0;  alias, 1 drivers
v0x5e0675b18720_0 .var "arb_next", 1 0;
v0x5e0675b187c0_0 .var "arb_state", 1 0;
v0x5e0675b18860_0 .net "axi_cpu_addr", 31 0, L_0x5e0675b371b0;  1 drivers
v0x5e0675b18930_0 .net "axi_cpu_error", 0 0, v0x5e0675b169f0_0;  1 drivers
v0x5e0675b18a00_0 .net "axi_cpu_rdata", 31 0, v0x5e0675b16ab0_0;  1 drivers
v0x5e0675b18ad0_0 .net "axi_cpu_ready", 0 0, v0x5e0675b16b90_0;  1 drivers
v0x5e0675b18ba0_0 .net "axi_cpu_req", 0 0, L_0x5e0675b373f0;  1 drivers
v0x5e0675b18c70_0 .net "axi_cpu_wdata", 31 0, L_0x5e0675b37270;  1 drivers
v0x5e0675b18d40_0 .net "axi_cpu_wr", 0 0, L_0x5e0675b374b0;  1 drivers
v0x5e0675b18e10_0 .net "axi_cpu_wstrb", 3 0, L_0x5e0675b37330;  1 drivers
v0x5e0675b18ee0_0 .net "clk", 0 0, v0x5e0675b1fd80_0;  alias, 1 drivers
v0x5e0675b18f80_0 .net "if_addr", 31 0, L_0x5e0675972af0;  alias, 1 drivers
v0x5e0675b19050_0 .var "if_data", 31 0;
v0x5e0675b19120_0 .var "if_error", 0 0;
v0x5e0675b193d0_0 .var "if_ready", 0 0;
v0x5e0675b194a0_0 .net "if_req", 0 0, L_0x7b6a4949d018;  alias, 1 drivers
v0x5e0675b19570_0 .net "mem_addr", 31 0, L_0x5e0675b35950;  alias, 1 drivers
v0x5e0675b19640_0 .var "mem_error", 0 0;
v0x5e0675b196e0_0 .var "mem_rdata", 31 0;
v0x5e0675b197b0_0 .var "mem_ready", 0 0;
v0x5e0675b19880_0 .net "mem_req", 0 0, L_0x5e0675b35cb0;  alias, 1 drivers
v0x5e0675b19950_0 .net "mem_wdata", 31 0, L_0x5e0675b35b40;  alias, 1 drivers
v0x5e0675b19a20_0 .net "mem_wr", 0 0, L_0x5e0675b35dc0;  alias, 1 drivers
v0x5e0675b19af0_0 .net "mem_wstrb", 3 0, L_0x5e0675b35c40;  alias, 1 drivers
v0x5e0675b19bc0_0 .var "mux_addr", 31 0;
v0x5e0675b19c60_0 .var "mux_req", 0 0;
v0x5e0675b19d00_0 .var "mux_wdata", 31 0;
v0x5e0675b19da0_0 .var "mux_wr", 0 0;
v0x5e0675b19e40_0 .var "mux_wstrb", 3 0;
v0x5e0675b19ee0_0 .net "rst_n", 0 0, v0x5e0675b21770_0;  alias, 1 drivers
E_0x5e0675b14970/0 .event anyedge, v0x5e0675b187c0_0, v0x5e0675b0e530_0, v0x5e0675b0e2b0_0, v0x5e0675b0e5f0_0;
E_0x5e0675b14970/1 .event anyedge, v0x5e0675b0e790_0, v0x5e0675b0e6d0_0, v0x5e0675b0fc90_0, v0x5e0675b0fa30_0;
E_0x5e0675b14970 .event/or E_0x5e0675b14970/0, E_0x5e0675b14970/1;
E_0x5e0675b14a00 .event anyedge, v0x5e0675b187c0_0, v0x5e0675b0e530_0, v0x5e0675b0fc90_0, v0x5e0675b16b90_0;
S_0x5e0675b14a70 .scope module, "axi_master" "axi4_lite_master_if" 16 241, 17 10 0, S_0x5e0675b14210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 32 "cpu_wdata";
    .port_info 4 /INPUT 4 "cpu_wstrb";
    .port_info 5 /INPUT 1 "cpu_req";
    .port_info 6 /INPUT 1 "cpu_wr";
    .port_info 7 /OUTPUT 32 "cpu_rdata";
    .port_info 8 /OUTPUT 1 "cpu_ready";
    .port_info 9 /OUTPUT 1 "cpu_error";
    .port_info 10 /OUTPUT 32 "M_AXI_AWADDR";
    .port_info 11 /OUTPUT 3 "M_AXI_AWPROT";
    .port_info 12 /OUTPUT 1 "M_AXI_AWVALID";
    .port_info 13 /INPUT 1 "M_AXI_AWREADY";
    .port_info 14 /OUTPUT 32 "M_AXI_WDATA";
    .port_info 15 /OUTPUT 4 "M_AXI_WSTRB";
    .port_info 16 /OUTPUT 1 "M_AXI_WVALID";
    .port_info 17 /INPUT 1 "M_AXI_WREADY";
    .port_info 18 /INPUT 2 "M_AXI_BRESP";
    .port_info 19 /INPUT 1 "M_AXI_BVALID";
    .port_info 20 /OUTPUT 1 "M_AXI_BREADY";
    .port_info 21 /OUTPUT 32 "M_AXI_ARADDR";
    .port_info 22 /OUTPUT 3 "M_AXI_ARPROT";
    .port_info 23 /OUTPUT 1 "M_AXI_ARVALID";
    .port_info 24 /INPUT 1 "M_AXI_ARREADY";
    .port_info 25 /INPUT 32 "M_AXI_RDATA";
    .port_info 26 /INPUT 2 "M_AXI_RRESP";
    .port_info 27 /INPUT 1 "M_AXI_RVALID";
    .port_info 28 /OUTPUT 1 "M_AXI_RREADY";
P_0x5e0675b14c70 .param/l "IDLE" 1 17 74, C4<000>;
P_0x5e0675b14cb0 .param/l "PROT_DEFAULT" 1 17 63, C4<000>;
P_0x5e0675b14cf0 .param/l "READ_ADDR" 1 17 78, C4<100>;
P_0x5e0675b14d30 .param/l "READ_DATA" 1 17 79, C4<101>;
P_0x5e0675b14d70 .param/l "RESP_DECERR" 1 17 68, C4<11>;
P_0x5e0675b14db0 .param/l "RESP_EXOKAY" 1 17 66, C4<01>;
P_0x5e0675b14df0 .param/l "RESP_OKAY" 1 17 65, C4<00>;
P_0x5e0675b14e30 .param/l "RESP_SLVERR" 1 17 67, C4<10>;
P_0x5e0675b14e70 .param/l "WRITE_ADDR" 1 17 75, C4<001>;
P_0x5e0675b14eb0 .param/l "WRITE_DATA" 1 17 76, C4<010>;
P_0x5e0675b14ef0 .param/l "WRITE_RESP" 1 17 77, C4<011>;
v0x5e0675b157e0_0 .var "M_AXI_ARADDR", 31 0;
v0x5e0675b158e0_0 .net "M_AXI_ARPROT", 2 0, L_0x7b6a4949d600;  alias, 1 drivers
v0x5e0675b159c0_0 .net "M_AXI_ARREADY", 0 0, v0x5e0675b1ec00_0;  alias, 1 drivers
v0x5e0675b15a60_0 .var "M_AXI_ARVALID", 0 0;
v0x5e0675b15b20_0 .var "M_AXI_AWADDR", 31 0;
v0x5e0675b15c50_0 .net "M_AXI_AWPROT", 2 0, L_0x7b6a4949d5b8;  alias, 1 drivers
v0x5e0675b15d30_0 .net "M_AXI_AWREADY", 0 0, v0x5e0675b1eef0_0;  alias, 1 drivers
v0x5e0675b15df0_0 .var "M_AXI_AWVALID", 0 0;
v0x5e0675b15eb0_0 .var "M_AXI_BREADY", 0 0;
v0x5e0675b15f70_0 .net "M_AXI_BRESP", 1 0, v0x5e0675b1f160_0;  alias, 1 drivers
v0x5e0675b16050_0 .net "M_AXI_BVALID", 0 0, v0x5e0675b1f220_0;  alias, 1 drivers
v0x5e0675b16110_0 .net "M_AXI_RDATA", 31 0, v0x5e0675b1f2c0_0;  alias, 1 drivers
v0x5e0675b161f0_0 .var "M_AXI_RREADY", 0 0;
v0x5e0675b162b0_0 .net "M_AXI_RRESP", 1 0, v0x5e0675b1f420_0;  alias, 1 drivers
v0x5e0675b16390_0 .net "M_AXI_RVALID", 0 0, v0x5e0675b1f4e0_0;  alias, 1 drivers
v0x5e0675b16450_0 .var "M_AXI_WDATA", 31 0;
v0x5e0675b16530_0 .net "M_AXI_WREADY", 0 0, v0x5e0675b1f640_0;  alias, 1 drivers
v0x5e0675b165f0_0 .var "M_AXI_WSTRB", 3 0;
v0x5e0675b166d0_0 .var "M_AXI_WVALID", 0 0;
v0x5e0675b16790_0 .var "addr_reg", 31 0;
v0x5e0675b16870_0 .net "clk", 0 0, v0x5e0675b1fd80_0;  alias, 1 drivers
v0x5e0675b16910_0 .net "cpu_addr", 31 0, L_0x5e0675b371b0;  alias, 1 drivers
v0x5e0675b169f0_0 .var "cpu_error", 0 0;
v0x5e0675b16ab0_0 .var "cpu_rdata", 31 0;
v0x5e0675b16b90_0 .var "cpu_ready", 0 0;
v0x5e0675b16c50_0 .net "cpu_req", 0 0, L_0x5e0675b373f0;  alias, 1 drivers
v0x5e0675b16d10_0 .net "cpu_wdata", 31 0, L_0x5e0675b37270;  alias, 1 drivers
v0x5e0675b16df0_0 .net "cpu_wr", 0 0, L_0x5e0675b374b0;  alias, 1 drivers
v0x5e0675b16eb0_0 .net "cpu_wstrb", 3 0, L_0x5e0675b37330;  alias, 1 drivers
v0x5e0675b16f90_0 .var "next_state", 2 0;
v0x5e0675b17070_0 .net "rst_n", 0 0, v0x5e0675b21770_0;  alias, 1 drivers
v0x5e0675b17130_0 .var "state", 2 0;
v0x5e0675b17210_0 .var "wdata_reg", 31 0;
v0x5e0675b172f0_0 .var "wr_reg", 0 0;
v0x5e0675b173b0_0 .var "wstrb_reg", 3 0;
E_0x5e0675b156f0/0 .event negedge, v0x5e0675b17070_0;
E_0x5e0675b156f0/1 .event posedge, v0x5e0675b06100_0;
E_0x5e0675b156f0 .event/or E_0x5e0675b156f0/0, E_0x5e0675b156f0/1;
E_0x5e0675b15750/0 .event anyedge, v0x5e0675b17130_0, v0x5e0675b16c50_0, v0x5e0675b16df0_0, v0x5e0675b15d30_0;
E_0x5e0675b15750/1 .event anyedge, v0x5e0675b16530_0, v0x5e0675b16050_0, v0x5e0675b159c0_0, v0x5e0675b16390_0;
E_0x5e0675b15750 .event/or E_0x5e0675b15750/0, E_0x5e0675b15750/1;
S_0x5e0675b1ce60 .scope function.vec4.u32, "hex_to_int" "hex_to_int" 4 358, 4 358 0, S_0x5e0675ac3510;
 .timescale -9 -12;
v0x5e0675b1d060_0 .var "char", 7 0;
v0x5e0675b1d140_0 .var "hex_str", 800 1;
; Variable hex_to_int is vec4 return value of scope S_0x5e0675b1ce60
v0x5e0675b1d2e0_0 .var/i "i", 31 0;
v0x5e0675b1d3c0_0 .var/i "result", 31 0;
TD_tb_riscv_core_axi_hex.hex_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5e0675b1d2e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5e0675b1d2e0_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5e0675b1d140_0;
    %load/vec4 v0x5e0675b1d2e0_0;
    %pad/s 34;
    %subi 1, 0, 34;
    %part/s 1;
    %pad/u 8;
    %store/vec4 v0x5e0675b1d060_0, 0, 8;
    %load/vec4 v0x5e0675b1d060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
T_0.2 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %load/vec4 v0x5e0675b1d060_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 102, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %vpi_call/w 4 388 "$display", "[WARNING] Invalid hex character: %c", v0x5e0675b1d060_0 {0 0 0};
    %jmp T_0.27;
T_0.4 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.5 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.6 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 2, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.7 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 3, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.8 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 4, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.9 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 5, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.10 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 6, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.11 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 7, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.12 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 8, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.13 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 9, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.14 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 10, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.15 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 10, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.16 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 11, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.17 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 11, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.18 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 12, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.19 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 12, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.20 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 13, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.21 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 13, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.22 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 14, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.23 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 14, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.24 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 15, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.25 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %pushi/vec4 15, 0, 32;
    %or;
    %store/vec4 v0x5e0675b1d3c0_0, 0, 32;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %load/vec4 v0x5e0675b1d2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b1d2e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5e0675b1d3c0_0;
    %ret/vec4 0, 0, 32;  Assign to hex_to_int (store_vec4_to_lval)
    %end;
S_0x5e0675b1d4f0 .scope begin, "init_memory" "init_memory" 4 514, 4 514 0, S_0x5e0675ac3510;
 .timescale -9 -12;
v0x5e0675b1d6d0_0 .var/i "i", 31 0;
S_0x5e0675b1d7b0 .scope task, "load_hex_file" "load_hex_file" 4 299, 4 299 0, S_0x5e0675ac3510;
 .timescale -9 -12;
v0x5e0675b1d990_0 .var "hex_line", 800 1;
TD_tb_riscv_core_axi_hex.load_hex_file ;
    %vpi_call/w 4 307 "$display", "[INFO] Loading hex file: %s", P_0x5e0675afc870 {0 0 0};
    %vpi_func 4 309 "$fopen" 32, P_0x5e0675afc870, "r" {0 0 0};
    %store/vec4 v0x5e0675b20c70_0, 0, 32;
    %load/vec4 v0x5e0675b20c70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.28, 4;
    %vpi_call/w 4 311 "$display", "[ERROR] Cannot open hex file: %s", P_0x5e0675afc870 {0 0 0};
    %vpi_call/w 4 312 "$finish" {0 0 0};
T_1.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b20f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b20b90_0, 0, 32;
T_1.30 ;
    %vpi_func 4 318 "$feof" 32, v0x5e0675b20c70_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.32, 9;
    %load/vec4 v0x5e0675b20b90_0;
    %nor/r;
    %and;
T_1.32;
    %flag_set/vec4 8;
    %jmp/0xz T_1.31, 8;
    %vpi_func 4 320 "$fgets" 32, v0x5e0675b1d990_0, v0x5e0675b20c70_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.33, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5e0675b20b90_0, 0, 32;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v0x5e0675b20f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b20f10_0, 0, 32;
T_1.34 ;
    %jmp T_1.30;
T_1.31 ;
    %vpi_call/w 4 352 "$fclose", v0x5e0675b20c70_0 {0 0 0};
    %vpi_call/w 4 353 "$display", "[INFO] Loaded %0d lines from hex file", v0x5e0675b20f10_0 {0 0 0};
    %end;
S_0x5e0675b1da90 .scope task, "print_results" "print_results" 4 547, 4 547 0, S_0x5e0675ac3510;
 .timescale -9 -12;
TD_tb_riscv_core_axi_hex.print_results ;
    %load/vec4 v0x5e0675b20e30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.35, 5;
    %load/vec4 v0x5e0675b1fee0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v0x5e0675b20e30_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x5e0675b1fe20_0;
    %jmp T_2.36;
T_2.35 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5e0675b1fe20_0;
T_2.36 ;
    %vpi_call/w 4 559 "$display", "\012\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 4 560 "$display", "\342\225\221           EXECUTION RESULTS           \342\225\221" {0 0 0};
    %vpi_call/w 4 561 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\012" {0 0 0};
    %vpi_call/w 4 564 "$display", "\342\224\214\342\224\200\342\224\200\342\224\200 PERFORMANCE METRICS \342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\220" {0 0 0};
    %vpi_call/w 4 565 "$display", "\342\224\202 Total Clock Cycles:  %-15d \342\224\202", v0x5e0675b1fee0_0 {0 0 0};
    %vpi_call/w 4 566 "$display", "\342\224\202 Instructions Executed: %-13d \342\224\202", v0x5e0675b20e30_0 {0 0 0};
    %vpi_call/w 4 567 "$display", "\342\224\202 CPI (Cycles/Instr):  %-15.2f \342\224\202", v0x5e0675b1fe20_0 {0 0 0};
    %vpi_call/w 4 568 "$display", "\342\224\202 AXI Read Transactions: %-12d \342\224\202", v0x5e0675b1f920_0 {0 0 0};
    %vpi_call/w 4 569 "$display", "\342\224\202 AXI Write Transactions: %-11d \342\224\202", v0x5e0675b1fae0_0 {0 0 0};
    %vpi_call/w 4 570 "$display", "\342\224\202 Final PC:            0x%-13h \342\224\202", v0x5e0675b20990_0 {0 0 0};
    %vpi_call/w 4 571 "$display", "\342\224\202 Final Instruction:   0x%-13h \342\224\202", v0x5e0675b20770_0 {0 0 0};
    %vpi_call/w 4 572 "$display", "\342\224\202 Stall Signal:        %-15b \342\224\202", v0x5e0675b20aa0_0 {0 0 0};
    %vpi_call/w 4 573 "$display", "\342\224\224\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\230\012" {0 0 0};
    %vpi_call/w 4 576 "$display", "\342\224\214\342\224\200\342\224\200\342\224\200 PIPELINE EFFICIENCY \342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\220" {0 0 0};
    %load/vec4 v0x5e0675b20e30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.37, 5;
    %fork t_1, S_0x5e0675b1dcc0;
    %jmp t_0;
    .scope S_0x5e0675b1dcc0;
t_1 ;
    %load/vec4 v0x5e0675b20e30_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5e0675b1fee0_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x5e0675b1dec0_0;
    %vpi_call/w 4 580 "$display", "\342\224\202 Pipeline Efficiency: %-15.1f%% \342\224\202", v0x5e0675b1dec0_0 {0 0 0};
    %pushi/real 1593835520, 4072; load=95.0000
    %load/real v0x5e0675b1dec0_0;
    %cmp/wr;
    %flag_or 5, 4;
    %jmp/0xz  T_2.39, 5;
    %vpi_call/w 4 584 "$display", "\342\224\202 Status:             Excellent         \342\224\202" {0 0 0};
    %jmp T_2.40;
T_2.39 ;
    %pushi/real 1342177280, 4072; load=80.0000
    %load/real v0x5e0675b1dec0_0;
    %cmp/wr;
    %flag_or 5, 4;
    %jmp/0xz  T_2.41, 5;
    %vpi_call/w 4 586 "$display", "\342\224\202 Status:             Good              \342\224\202" {0 0 0};
    %jmp T_2.42;
T_2.41 ;
    %pushi/real 2013265920, 4071; load=60.0000
    %load/real v0x5e0675b1dec0_0;
    %cmp/wr;
    %flag_or 5, 4;
    %jmp/0xz  T_2.43, 5;
    %vpi_call/w 4 588 "$display", "\342\224\202 Status:             Fair              \342\224\202" {0 0 0};
    %jmp T_2.44;
T_2.43 ;
    %vpi_call/w 4 590 "$display", "\342\224\202 Status:             Poor              \342\224\202" {0 0 0};
T_2.44 ;
T_2.42 ;
T_2.40 ;
    %end;
    .scope S_0x5e0675b1da90;
t_0 %join;
T_2.37 ;
    %vpi_call/w 4 593 "$display", "\342\224\224\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\230\012" {0 0 0};
    %vpi_call/w 4 596 "$display", "\342\224\214\342\224\200\342\224\200\342\224\200 FINAL STATE \342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\220" {0 0 0};
    %vpi_call/w 4 597 "$display", "\342\224\202 PC:              0x%-17h \342\224\202", v0x5e0675b20990_0 {0 0 0};
    %vpi_call/w 4 598 "$display", "\342\224\202 Instruction:     0x%-17h \342\224\202", v0x5e0675b20770_0 {0 0 0};
    %vpi_call/w 4 599 "$display", "\342\224\202 ALU Result:      0x%-17h \342\224\202", v0x5e0675b20080_0 {0 0 0};
    %vpi_call/w 4 600 "$display", "\342\224\202 Branch Taken:    %-18b \342\224\202", v0x5e0675b20140_0 {0 0 0};
    %vpi_call/w 4 601 "$display", "\342\224\202 Stall:           %-18b \342\224\202", v0x5e0675b20aa0_0 {0 0 0};
    %vpi_call/w 4 602 "$display", "\342\224\202 Forward A:       %-18b \342\224\202", v0x5e0675b20340_0 {0 0 0};
    %vpi_call/w 4 603 "$display", "\342\224\202 Forward B:       %-18b \342\224\202", v0x5e0675b20660_0 {0 0 0};
    %vpi_call/w 4 604 "$display", "\342\224\224\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\200\342\224\230\012" {0 0 0};
    %vpi_call/w 4 609 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\012" {0 0 0};
    %vpi_call/w 4 610 "$display", "[INFO] Simulation completed successfully" {0 0 0};
    %load/vec4 v0x5e0675b20990_0;
    %cmpi/e 36, 0, 32;
    %jmp/1 T_2.47, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5e0675b20770_0;
    %cmpi/e 111, 0, 32;
    %flag_or 4, 8;
T_2.47;
    %jmp/0xz  T_2.45, 4;
    %vpi_call/w 4 614 "$display", "\342\234\205 Program reached expected infinite loop" {0 0 0};
T_2.45 ;
    %load/vec4 v0x5e0675b1fee0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_2.48, 5;
    %vpi_call/w 4 618 "$display", "\342\234\205 Program completed within timeout" {0 0 0};
T_2.48 ;
    %end;
S_0x5e0675b1dcc0 .scope begin, "$unm_blk_228" "$unm_blk_228" 4 577, 4 577 0, S_0x5e0675b1da90;
 .timescale -9 -12;
v0x5e0675b1dec0_0 .var/real "efficiency", 0 0;
S_0x5e0675b1dfa0 .scope function.vec4.s32, "read_memory" "read_memory" 4 239, 4 239 0, S_0x5e0675ac3510;
 .timescale -9 -12;
v0x5e0675b1e180_0 .var "addr", 31 0;
v0x5e0675b1e280_0 .var "data", 31 0;
v0x5e0675b1e360_0 .var/i "offset", 31 0;
; Variable read_memory is vec4 return value of scope S_0x5e0675b1dfa0
TD_tb_riscv_core_axi_hex.read_memory ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b1e280_0, 0, 32;
    %load/vec4 v0x5e0675b1e180_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.52, 5;
    %load/vec4 v0x5e0675b1e180_0;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.52;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.50, 8;
    %load/vec4 v0x5e0675b1e180_0;
    %subi 0, 0, 32;
    %store/vec4 v0x5e0675b1e360_0, 0, 32;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 3, 0, 32;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz  T_3.53, 5;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b218f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0675b1e280_0, 4, 8;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b218f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0675b1e280_0, 4, 8;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b218f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0675b1e280_0, 4, 8;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b218f0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0675b1e280_0, 4, 8;
T_3.53 ;
    %jmp T_3.51;
T_3.50 ;
    %load/vec4 v0x5e0675b1e180_0;
    %cmpi/u 268435456, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.57, 5;
    %load/vec4 v0x5e0675b1e180_0;
    %cmpi/u 268500992, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.57;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x5e0675b1e180_0;
    %subi 268435456, 0, 32;
    %store/vec4 v0x5e0675b1e360_0, 0, 32;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 3, 0, 32;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b1ffc0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0675b1e280_0, 4, 8;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b1ffc0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0675b1e280_0, 4, 8;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b1ffc0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0675b1e280_0, 4, 8;
    %load/vec4 v0x5e0675b1e360_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b1ffc0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0675b1e280_0, 4, 8;
T_3.58 ;
T_3.55 ;
T_3.51 ;
    %load/vec4 v0x5e0675b1e280_0;
    %ret/vec4 0, 0, 32;  Assign to read_memory (store_vec4_to_lval)
    %end;
S_0x5e0675b1e500 .scope task, "write_memory" "write_memory" 4 271, 4 271 0, S_0x5e0675ac3510;
 .timescale -9 -12;
v0x5e0675b1e6e0_0 .var "addr", 31 0;
v0x5e0675b1e7e0_0 .var "data", 31 0;
v0x5e0675b1e8c0_0 .var/i "offset", 31 0;
v0x5e0675b1e980_0 .var "strb", 3 0;
TD_tb_riscv_core_axi_hex.write_memory ;
    %load/vec4 v0x5e0675b1e6e0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.62, 5;
    %load/vec4 v0x5e0675b1e6e0_0;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.62;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.60, 8;
    %load/vec4 v0x5e0675b1e6e0_0;
    %subi 0, 0, 32;
    %store/vec4 v0x5e0675b1e8c0_0, 0, 32;
    %load/vec4 v0x5e0675b1e980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.65, 9;
    %load/vec4 v0x5e0675b1e8c0_0;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.65;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.63, 8;
    %load/vec4 v0x5e0675b1e7e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0675b218f0, 4, 0;
T_4.63 ;
    %load/vec4 v0x5e0675b1e980_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.68, 9;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 1, 0, 32;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.68;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.66, 8;
    %load/vec4 v0x5e0675b1e7e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0675b218f0, 4, 0;
T_4.66 ;
    %load/vec4 v0x5e0675b1e980_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.71, 9;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 2, 0, 32;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.71;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.69, 8;
    %load/vec4 v0x5e0675b1e7e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0675b218f0, 4, 0;
T_4.69 ;
    %load/vec4 v0x5e0675b1e980_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.74, 9;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 3, 0, 32;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.74;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.72, 8;
    %load/vec4 v0x5e0675b1e7e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0675b218f0, 4, 0;
T_4.72 ;
    %jmp T_4.61;
T_4.60 ;
    %load/vec4 v0x5e0675b1e6e0_0;
    %cmpi/u 268435456, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.77, 5;
    %load/vec4 v0x5e0675b1e6e0_0;
    %cmpi/u 268500992, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.77;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.75, 8;
    %load/vec4 v0x5e0675b1e6e0_0;
    %subi 268435456, 0, 32;
    %store/vec4 v0x5e0675b1e8c0_0, 0, 32;
    %load/vec4 v0x5e0675b1e980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.80, 9;
    %load/vec4 v0x5e0675b1e8c0_0;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.80;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.78, 8;
    %load/vec4 v0x5e0675b1e7e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0675b1ffc0, 4, 0;
T_4.78 ;
    %load/vec4 v0x5e0675b1e980_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.83, 9;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 1, 0, 32;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.83;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.81, 8;
    %load/vec4 v0x5e0675b1e7e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0675b1ffc0, 4, 0;
T_4.81 ;
    %load/vec4 v0x5e0675b1e980_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.86, 9;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 2, 0, 32;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.86;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.84, 8;
    %load/vec4 v0x5e0675b1e7e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0675b1ffc0, 4, 0;
T_4.84 ;
    %load/vec4 v0x5e0675b1e980_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.89, 9;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 3, 0, 32;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.89;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.87, 8;
    %load/vec4 v0x5e0675b1e7e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5e0675b1e8c0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0675b1ffc0, 4, 0;
T_4.87 ;
T_4.75 ;
T_4.61 ;
    %end;
    .scope S_0x5e0675ac31c0;
T_5 ;
    %wait E_0x5e0675970860;
    %load/vec4 v0x5e0675afe590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675afe4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675af7ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675ad2ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675a95e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e0675afe390_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5e0675afe430_0;
    %assign/vec4 v0x5e0675afe4d0_0, 0;
    %load/vec4 v0x5e0675a95f20_0;
    %assign/vec4 v0x5e0675af7ea0_0, 0;
    %load/vec4 v0x5e0675ad2e20_0;
    %assign/vec4 v0x5e0675ad2ec0_0, 0;
    %load/vec4 v0x5e0675aa7730_0;
    %assign/vec4 v0x5e0675a95e20_0, 0;
    %load/vec4 v0x5e0675970040_0;
    %assign/vec4 v0x5e0675afe390_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e0675b081d0;
T_6 ;
    %wait E_0x5e0675b05db0;
    %load/vec4 v0x5e0675b08a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5e0675b087e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b089d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e0675b08640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5e0675b087e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b089d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5e0675b08b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5e0675b08710_0;
    %assign/vec4 v0x5e0675b087e0_0, 0;
    %load/vec4 v0x5e0675b088a0_0;
    %assign/vec4 v0x5e0675b089d0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e0675b010b0;
T_7 ;
    %wait E_0x5e0675aff670;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b04280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b040e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b04020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03ea0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b03970_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %load/vec4 v0x5e0675b041a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b04280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b040e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b04020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03ea0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.10;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b04280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b03970_0, 0, 2;
    %load/vec4 v0x5e0675b03dc0_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x5e0675b03ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.20;
T_7.13 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.20;
T_7.14 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.20;
T_7.15 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.20;
T_7.16 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x5e0675b03ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.30;
T_7.21 ;
    %load/vec4 v0x5e0675b03dc0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
T_7.32 ;
    %jmp T_7.30;
T_7.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.30;
T_7.23 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.30;
T_7.24 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.30;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.30;
T_7.26 ;
    %load/vec4 v0x5e0675b03dc0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.33, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.34;
T_7.33 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
T_7.34 ;
    %jmp T_7.30;
T_7.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.30;
T_7.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.30;
T_7.30 ;
    %pop/vec4 1;
T_7.12 ;
    %jmp T_7.10;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b04280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b03970_0, 0, 2;
    %load/vec4 v0x5e0675b03ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.44;
T_7.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.44;
T_7.36 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.44;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.44;
T_7.38 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.44;
T_7.39 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.44;
T_7.40 ;
    %load/vec4 v0x5e0675b03dc0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.45, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
T_7.46 ;
    %jmp T_7.44;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.44;
T_7.42 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.44;
T_7.44 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b04280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b04020_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %load/vec4 v0x5e0675b03ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.53;
T_7.47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.53;
T_7.48 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b040e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %load/vec4 v0x5e0675b03ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.56, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.58;
T_7.54 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.58;
T_7.55 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.58;
T_7.56 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b03bb0_0, 0, 2;
    %jmp T_7.58;
T_7.58 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b04280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03ea0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b04280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b04280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b04280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b03a50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b03870_0, 0, 4;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5e0675b098f0;
T_8 ;
    %wait E_0x5e0675b05db0;
    %load/vec4 v0x5e0675b0b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b0b070_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5e0675b0b070_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e0675b0b070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0675b0b4b0, 0, 4;
    %load/vec4 v0x5e0675b0b070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b0b070_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5e0675b0b570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x5e0675b0b9d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5e0675b0b910_0;
    %load/vec4 v0x5e0675b0b9d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0675b0b4b0, 0, 4;
T_8.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0675b0b4b0, 0, 4;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e0675b08d30;
T_9 ;
    %wait E_0x5e0675b09590;
    %load/vec4 v0x5e0675b097c0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b09610_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e0675b09610_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e0675b09610_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e0675b09610_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e0675b09610_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b09610_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5e0675b09610_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5e0675b09610_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e0675b096f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b09610_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5e0675b05090;
T_10 ;
    %wait E_0x5e0675b05390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b05a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b055c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b05500_0, 0, 1;
    %load/vec4 v0x5e0675b05660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x5e0675b05720_0;
    %load/vec4 v0x5e0675b05850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_10.4, 4;
    %load/vec4 v0x5e0675b05850_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_10.3, 9;
    %load/vec4 v0x5e0675b05720_0;
    %load/vec4 v0x5e0675b05930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_10.5, 4;
    %load/vec4 v0x5e0675b05930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.5;
    %or;
T_10.3;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b05a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b05500_0, 0, 1;
T_10.0 ;
    %load/vec4 v0x5e0675b05420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b055c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b05500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b05a10_0, 0, 1;
T_10.6 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5e0675b05c20;
T_11 ;
    %wait E_0x5e0675b05db0;
    %load/vec4 v0x5e0675b07550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b074b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b05ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b07140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b07300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b06660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b06dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e0675b07700_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e0675b07ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e0675b06f90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e0675b06360_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5e0675b06500_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5e0675b061f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b074b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b05ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b06810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b07140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b07300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b06660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b06dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e0675b07700_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e0675b07ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e0675b06f90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e0675b06360_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5e0675b06500_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5e0675b07b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x5e0675b073e0_0;
    %assign/vec4 v0x5e0675b074b0_0, 0;
    %load/vec4 v0x5e0675b05e30_0;
    %assign/vec4 v0x5e0675b05ef0_0, 0;
    %load/vec4 v0x5e0675b068b0_0;
    %assign/vec4 v0x5e0675b06980_0, 0;
    %load/vec4 v0x5e0675b06bc0_0;
    %assign/vec4 v0x5e0675b06c90_0, 0;
    %load/vec4 v0x5e0675b06a50_0;
    %assign/vec4 v0x5e0675b06b20_0, 0;
    %load/vec4 v0x5e0675b05f90_0;
    %assign/vec4 v0x5e0675b06030_0, 0;
    %load/vec4 v0x5e0675b06740_0;
    %assign/vec4 v0x5e0675b06810_0, 0;
    %load/vec4 v0x5e0675b07080_0;
    %assign/vec4 v0x5e0675b07140_0, 0;
    %load/vec4 v0x5e0675b07220_0;
    %assign/vec4 v0x5e0675b07300_0, 0;
    %load/vec4 v0x5e0675b065a0_0;
    %assign/vec4 v0x5e0675b06660_0, 0;
    %load/vec4 v0x5e0675b06d30_0;
    %assign/vec4 v0x5e0675b06dd0_0, 0;
    %load/vec4 v0x5e0675b07610_0;
    %assign/vec4 v0x5e0675b07700_0, 0;
    %load/vec4 v0x5e0675b079e0_0;
    %assign/vec4 v0x5e0675b07ab0_0, 0;
    %load/vec4 v0x5e0675b06eb0_0;
    %assign/vec4 v0x5e0675b06f90_0, 0;
    %load/vec4 v0x5e0675b06290_0;
    %assign/vec4 v0x5e0675b06360_0, 0;
    %load/vec4 v0x5e0675b06430_0;
    %assign/vec4 v0x5e0675b06500_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5e0675b044e0;
T_12 ;
    %wait E_0x5e0675b04790;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b04830_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b04930_0, 0, 2;
    %load/vec4 v0x5e0675b04bb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.3, 10;
    %load/vec4 v0x5e0675b04a10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x5e0675b04a10_0;
    %load/vec4 v0x5e0675b04d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b04830_0, 0, 2;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5e0675b04cc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v0x5e0675b04ad0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x5e0675b04ad0_0;
    %load/vec4 v0x5e0675b04d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e0675b04830_0, 0, 2;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b04830_0, 0, 2;
T_12.5 ;
T_12.1 ;
    %load/vec4 v0x5e0675b04bb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.11, 10;
    %load/vec4 v0x5e0675b04a10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %load/vec4 v0x5e0675b04a10_0;
    %load/vec4 v0x5e0675b04e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b04930_0, 0, 2;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x5e0675b04cc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.15, 10;
    %load/vec4 v0x5e0675b04ad0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.14, 9;
    %load/vec4 v0x5e0675b04ad0_0;
    %load/vec4 v0x5e0675b04e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e0675b04930_0, 0, 2;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b04930_0, 0, 2;
T_12.13 ;
T_12.9 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5e0675ac44e0;
T_13 ;
    %wait E_0x5e0675aff6b0;
    %load/vec4 v0x5e0675affd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.0 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %add;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.1 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %sub;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.2 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %and;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.3 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %or;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.4 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %xor;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.5 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.6 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.7 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.8 ;
    %load/vec4 v0x5e0675affff0_0;
    %load/vec4 v0x5e0675b001b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.19, 8;
T_13.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.19, 8;
 ; End of false expr.
    %blend;
T_13.19;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.9 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.21, 8;
T_13.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.21, 8;
 ; End of false expr.
    %blend;
T_13.21;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.10 ;
    %load/vec4 v0x5e0675b00410_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.11 ;
    %load/vec4 v0x5e0675b00410_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.17;
T_13.12 ;
    %load/vec4 v0x5e0675b000d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.22, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.23;
T_13.22 ;
    %load/vec4 v0x5e0675afff10_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.26, 4;
    %load/vec4 v0x5e0675b000d0_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.25;
T_13.24 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %div/s;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
T_13.25 ;
T_13.23 ;
    %jmp T_13.17;
T_13.13 ;
    %load/vec4 v0x5e0675b000d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.27, 4;
    %load/vec4 v0x5e0675afff10_0;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.28;
T_13.27 ;
    %load/vec4 v0x5e0675afff10_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.31, 4;
    %load/vec4 v0x5e0675b000d0_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %mod/s;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
T_13.30 ;
T_13.28 ;
    %jmp T_13.17;
T_13.14 ;
    %load/vec4 v0x5e0675b000d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.32, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.33;
T_13.32 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %div;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
T_13.33 ;
    %jmp T_13.17;
T_13.15 ;
    %load/vec4 v0x5e0675b000d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.34, 4;
    %load/vec4 v0x5e0675afff10_0;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
    %jmp T_13.35;
T_13.34 ;
    %load/vec4 v0x5e0675afff10_0;
    %load/vec4 v0x5e0675b000d0_0;
    %mod;
    %store/vec4 v0x5e0675affe30_0, 0, 32;
T_13.35 ;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5e0675ac48c0;
T_14 ;
    %wait E_0x5e0675b00b10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b00e80_0, 0, 1;
    %load/vec4 v0x5e0675b00b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5e0675b00c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b00e80_0, 0, 1;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x5e0675b00f70_0;
    %store/vec4 v0x5e0675b00e80_0, 0, 1;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x5e0675b00f70_0;
    %inv;
    %store/vec4 v0x5e0675b00e80_0, 0, 1;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x5e0675b00d40_0;
    %store/vec4 v0x5e0675b00e80_0, 0, 1;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x5e0675b00d40_0;
    %inv;
    %store/vec4 v0x5e0675b00e80_0, 0, 1;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x5e0675b00de0_0;
    %store/vec4 v0x5e0675b00e80_0, 0, 1;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x5e0675b00de0_0;
    %inv;
    %store/vec4 v0x5e0675b00e80_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5e0675ac3cd0;
T_15 ;
    %wait E_0x5e0675b05db0;
    %load/vec4 v0x5e0675b13680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b120b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5e0675b13ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5e0675b0d4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x5e0675b0da70_0;
    %assign/vec4 v0x5e0675b120b0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5e0675b120b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5e0675b120b0_0, 0;
T_15.5 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5e0675ac3cd0;
T_16 ;
    %wait E_0x5e0675b05db0;
    %load/vec4 v0x5e0675b13680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e0675b0c540_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5e0675b0dd10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5e0675b11880_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5e0675b0c600_0;
    %assign/vec4 v0x5e0675b0c540_0, 0;
    %load/vec4 v0x5e0675b0ddf0_0;
    %assign/vec4 v0x5e0675b0dd10_0, 0;
    %load/vec4 v0x5e0675b11960_0;
    %assign/vec4 v0x5e0675b11880_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5e0675ac3cd0;
T_17 ;
    %wait E_0x5e0675afeee0;
    %load/vec4 v0x5e0675b0eb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %load/vec4 v0x5e0675b126b0_0;
    %store/vec4 v0x5e0675b0c7c0_0, 0, 32;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x5e0675b126b0_0;
    %store/vec4 v0x5e0675b0c7c0_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x5e0675b13dc0_0;
    %store/vec4 v0x5e0675b0c7c0_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x5e0675b0cb20_0;
    %store/vec4 v0x5e0675b0c7c0_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5e0675ac3cd0;
T_18 ;
    %wait E_0x5e0675afee40;
    %load/vec4 v0x5e0675b0ecb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %load/vec4 v0x5e0675b12860_0;
    %store/vec4 v0x5e0675b0ee30_0, 0, 32;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x5e0675b12860_0;
    %store/vec4 v0x5e0675b0ee30_0, 0, 32;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x5e0675b13dc0_0;
    %store/vec4 v0x5e0675b0ee30_0, 0, 32;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x5e0675b0cb20_0;
    %store/vec4 v0x5e0675b0ee30_0, 0, 32;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5e0675ac3cd0;
T_19 ;
    %wait E_0x5e0675b05db0;
    %load/vec4 v0x5e0675b13680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b0d540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b0db50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5e0675b0d400_0;
    %assign/vec4 v0x5e0675b0d540_0, 0;
    %load/vec4 v0x5e0675b0d5e0_0;
    %assign/vec4 v0x5e0675b0db50_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5e0675ac3cd0;
T_20 ;
    %wait E_0x5e0675b05db0;
    %load/vec4 v0x5e0675b13680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b13450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b11700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b11100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b11350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b0cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b13ce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e0675b12400_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5e0675b0deb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e0675b0f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b107c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b11e10_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5e0675b12a10_0;
    %assign/vec4 v0x5e0675b13450_0, 0;
    %load/vec4 v0x5e0675b11570_0;
    %assign/vec4 v0x5e0675b11700_0, 0;
    %load/vec4 v0x5e0675b10f20_0;
    %assign/vec4 v0x5e0675b11100_0, 0;
    %load/vec4 v0x5e0675b111c0_0;
    %assign/vec4 v0x5e0675b11350_0, 0;
    %load/vec4 v0x5e0675b0ca30_0;
    %assign/vec4 v0x5e0675b0cbe0_0, 0;
    %load/vec4 v0x5e0675b0ee30_0;
    %assign/vec4 v0x5e0675b13ce0_0, 0;
    %load/vec4 v0x5e0675b12190_0;
    %assign/vec4 v0x5e0675b12400_0, 0;
    %load/vec4 v0x5e0675b0dc30_0;
    %assign/vec4 v0x5e0675b0deb0_0, 0;
    %load/vec4 v0x5e0675b0ef10_0;
    %assign/vec4 v0x5e0675b0f130_0, 0;
    %load/vec4 v0x5e0675b10630_0;
    %assign/vec4 v0x5e0675b107c0_0, 0;
    %load/vec4 v0x5e0675b11d50_0;
    %assign/vec4 v0x5e0675b11e10_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5e0675ac3cd0;
T_21 ;
    %wait E_0x5e0675afede0;
    %load/vec4 v0x5e0675b0deb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %load/vec4 v0x5e0675b13ce0_0;
    %store/vec4 v0x5e0675b0c3a0_0, 0, 32;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0x5e0675b0cb20_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %jmp T_21.9;
T_21.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e0675b13ce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e0675b0c3a0_0, 0, 32;
    %jmp T_21.9;
T_21.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5e0675b13ce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x5e0675b0c3a0_0, 0, 32;
    %jmp T_21.9;
T_21.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5e0675b13ce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5e0675b0c3a0_0, 0, 32;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x5e0675b13ce0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5e0675b0c3a0_0, 0, 32;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0x5e0675b0cb20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_21.10, 8;
    %load/vec4 v0x5e0675b13ce0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %jmp/1 T_21.11, 8;
T_21.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5e0675b13ce0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_21.11, 8;
 ; End of false expr.
    %blend;
T_21.11;
    %store/vec4 v0x5e0675b0c3a0_0, 0, 32;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x5e0675b13ce0_0;
    %store/vec4 v0x5e0675b0c3a0_0, 0, 32;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5e0675ac3cd0;
T_22 ;
    %wait E_0x5e0675afc3f0;
    %load/vec4 v0x5e0675b11700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5e0675b0deb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v0x5e0675b0cb20_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %jmp T_22.11;
T_22.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
    %jmp T_22.11;
T_22.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %jmp T_22.6;
T_22.3 ;
    %load/vec4 v0x5e0675b0cb20_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
    %jmp T_22.15;
T_22.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
    %jmp T_22.15;
T_22.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
    %jmp T_22.15;
T_22.15 ;
    %pop/vec4 1;
    %jmp T_22.6;
T_22.4 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e0675b0e130_0, 0, 4;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5e0675ac3cd0;
T_23 ;
    %wait E_0x5e0675b05db0;
    %load/vec4 v0x5e0675b13680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b135e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b114b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b10920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b0cda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b10ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b11fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e0675b125d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5e0675b0e050_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5e0675b0f2f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5e0675b133b0_0;
    %assign/vec4 v0x5e0675b135e0_0, 0;
    %load/vec4 v0x5e0675b11350_0;
    %assign/vec4 v0x5e0675b114b0_0, 0;
    %load/vec4 v0x5e0675b107c0_0;
    %assign/vec4 v0x5e0675b10920_0, 0;
    %load/vec4 v0x5e0675b0cb20_0;
    %assign/vec4 v0x5e0675b0cda0_0, 0;
    %load/vec4 v0x5e0675b0e390_0;
    %assign/vec4 v0x5e0675b10ca0_0, 0;
    %load/vec4 v0x5e0675b11e10_0;
    %assign/vec4 v0x5e0675b11fd0_0, 0;
    %load/vec4 v0x5e0675b12360_0;
    %assign/vec4 v0x5e0675b125d0_0, 0;
    %load/vec4 v0x5e0675b0deb0_0;
    %assign/vec4 v0x5e0675b0e050_0, 0;
    %load/vec4 v0x5e0675b0f130_0;
    %assign/vec4 v0x5e0675b0f2f0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5e0675ac3cd0;
T_24 ;
    %wait E_0x5e0675af9290;
    %load/vec4 v0x5e0675b0df70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %load/vec4 v0x5e0675b10bc0_0;
    %store/vec4 v0x5e0675b0e870_0, 0, 32;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x5e0675b0ccc0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %jmp T_24.9;
T_24.5 ;
    %load/vec4 v0x5e0675b0f210_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_24.10, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_24.11, 8;
T_24.10 ; End of true expr.
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_24.11, 8;
 ; End of false expr.
    %blend;
T_24.11;
    %store/vec4 v0x5e0675b0e870_0, 0, 32;
    %jmp T_24.9;
T_24.6 ;
    %load/vec4 v0x5e0675b0f210_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_24.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_24.13, 8;
T_24.12 ; End of true expr.
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_24.13, 8;
 ; End of false expr.
    %blend;
T_24.13;
    %store/vec4 v0x5e0675b0e870_0, 0, 32;
    %jmp T_24.9;
T_24.7 ;
    %load/vec4 v0x5e0675b0f210_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_24.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_24.15, 8;
T_24.14 ; End of true expr.
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_24.15, 8;
 ; End of false expr.
    %blend;
T_24.15;
    %store/vec4 v0x5e0675b0e870_0, 0, 32;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0x5e0675b0f210_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_24.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_24.17, 8;
T_24.16 ; End of true expr.
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_24.17, 8;
 ; End of false expr.
    %blend;
T_24.17;
    %store/vec4 v0x5e0675b0e870_0, 0, 32;
    %jmp T_24.9;
T_24.9 ;
    %pop/vec4 1;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x5e0675b0ccc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_24.18, 8;
    %load/vec4 v0x5e0675b0f210_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %jmp/0 T_24.20, 9;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_24.21, 9;
T_24.20 ; End of true expr.
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_24.21, 9;
 ; End of false expr.
    %blend;
T_24.21;
    %jmp/1 T_24.19, 8;
T_24.18 ; End of true expr.
    %load/vec4 v0x5e0675b0f210_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %jmp/0 T_24.22, 9;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_24.23, 9;
T_24.22 ; End of true expr.
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5e0675b10bc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_24.23, 9;
 ; End of false expr.
    %blend;
T_24.23;
    %jmp/0 T_24.19, 8;
 ; End of false expr.
    %blend;
T_24.19;
    %store/vec4 v0x5e0675b0e870_0, 0, 32;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x5e0675b10bc0_0;
    %store/vec4 v0x5e0675b0e870_0, 0, 32;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5e0675b14a70;
T_25 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e0675b17130_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5e0675b16f90_0;
    %assign/vec4 v0x5e0675b17130_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5e0675b14a70;
T_26 ;
    %wait E_0x5e0675b15750;
    %load/vec4 v0x5e0675b17130_0;
    %store/vec4 v0x5e0675b16f90_0, 0, 3;
    %load/vec4 v0x5e0675b17130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0675b16f90_0, 0, 3;
    %jmp T_26.7;
T_26.0 ;
    %load/vec4 v0x5e0675b16c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x5e0675b16df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e0675b16f90_0, 0, 3;
    %jmp T_26.11;
T_26.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5e0675b16f90_0, 0, 3;
T_26.11 ;
T_26.8 ;
    %jmp T_26.7;
T_26.1 ;
    %load/vec4 v0x5e0675b15d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e0675b16f90_0, 0, 3;
T_26.12 ;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x5e0675b16530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e0675b16f90_0, 0, 3;
T_26.14 ;
    %jmp T_26.7;
T_26.3 ;
    %load/vec4 v0x5e0675b16050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0675b16f90_0, 0, 3;
T_26.16 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x5e0675b159c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e0675b16f90_0, 0, 3;
T_26.18 ;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x5e0675b16390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0675b16f90_0, 0, 3;
T_26.20 ;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5e0675b14a70;
T_27 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b16790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b17210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e0675b173b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b172f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5e0675b17130_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v0x5e0675b16c50_0;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5e0675b16910_0;
    %assign/vec4 v0x5e0675b16790_0, 0;
    %load/vec4 v0x5e0675b16d10_0;
    %assign/vec4 v0x5e0675b17210_0, 0;
    %load/vec4 v0x5e0675b16eb0_0;
    %assign/vec4 v0x5e0675b173b0_0, 0;
    %load/vec4 v0x5e0675b16df0_0;
    %assign/vec4 v0x5e0675b172f0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5e0675b14a70;
T_28 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b15b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b15df0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5e0675b17130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b15df0_0, 0;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x5e0675b16c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.8, 9;
    %load/vec4 v0x5e0675b16df0_0;
    %and;
T_28.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x5e0675b16910_0;
    %assign/vec4 v0x5e0675b15b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b15df0_0, 0;
T_28.6 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x5e0675b15d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b15df0_0, 0;
T_28.9 ;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5e0675b14a70;
T_29 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b16450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e0675b165f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b166d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5e0675b17130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b166d0_0, 0;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v0x5e0675b16c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.8, 9;
    %load/vec4 v0x5e0675b16df0_0;
    %and;
T_29.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x5e0675b16d10_0;
    %assign/vec4 v0x5e0675b16450_0, 0;
    %load/vec4 v0x5e0675b16eb0_0;
    %assign/vec4 v0x5e0675b165f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b166d0_0, 0;
T_29.6 ;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v0x5e0675b16530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b166d0_0, 0;
T_29.9 ;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5e0675b14a70;
T_30 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b15eb0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5e0675b17130_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b15eb0_0, 0;
    %jmp T_30.4;
T_30.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b15eb0_0, 0;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5e0675b14a70;
T_31 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b157e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b15a60_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5e0675b17130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b15a60_0, 0;
    %jmp T_31.5;
T_31.2 ;
    %load/vec4 v0x5e0675b16c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.8, 9;
    %load/vec4 v0x5e0675b16df0_0;
    %nor/r;
    %and;
T_31.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x5e0675b16910_0;
    %assign/vec4 v0x5e0675b157e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b15a60_0, 0;
T_31.6 ;
    %jmp T_31.5;
T_31.3 ;
    %load/vec4 v0x5e0675b159c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b15a60_0, 0;
T_31.9 ;
    %jmp T_31.5;
T_31.5 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5e0675b14a70;
T_32 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b161f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5e0675b17130_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b161f0_0, 0;
    %jmp T_32.4;
T_32.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b161f0_0, 0;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5e0675b14a70;
T_33 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b16b90_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5e0675b17130_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_33.3, 4;
    %load/vec4 v0x5e0675b16050_0;
    %and;
T_33.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_33.2, 8;
    %load/vec4 v0x5e0675b17130_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_33.4, 4;
    %load/vec4 v0x5e0675b16390_0;
    %and;
T_33.4;
    %or;
T_33.2;
    %assign/vec4 v0x5e0675b16b90_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5e0675b14a70;
T_34 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b16ab0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5e0675b17130_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_34.4, 4;
    %load/vec4 v0x5e0675b16390_0;
    %and;
T_34.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x5e0675b16110_0;
    %assign/vec4 v0x5e0675b16ab0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5e0675b14a70;
T_35 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b17070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b169f0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5e0675b17130_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_35.4, 4;
    %load/vec4 v0x5e0675b16050_0;
    %and;
T_35.4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.3, 9;
    %load/vec4 v0x5e0675b15f70_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_35.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_35.2, 8;
    %load/vec4 v0x5e0675b17130_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_35.6, 4;
    %load/vec4 v0x5e0675b16390_0;
    %and;
T_35.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_35.5, 8;
    %load/vec4 v0x5e0675b162b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_35.5;
    %or;
T_35.2;
    %assign/vec4 v0x5e0675b169f0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5e0675b14210;
T_36 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b19ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0675b187c0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5e0675b18720_0;
    %assign/vec4 v0x5e0675b187c0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5e0675b14210;
T_37 ;
    %wait E_0x5e0675b14a00;
    %load/vec4 v0x5e0675b187c0_0;
    %store/vec4 v0x5e0675b18720_0, 0, 2;
    %load/vec4 v0x5e0675b187c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b18720_0, 0, 2;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0x5e0675b19880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e0675b18720_0, 0, 2;
    %jmp T_37.6;
T_37.5 ;
    %load/vec4 v0x5e0675b194a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0675b18720_0, 0, 2;
T_37.7 ;
T_37.6 ;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0x5e0675b18ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b18720_0, 0, 2;
T_37.9 ;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0x5e0675b18ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0675b18720_0, 0, 2;
T_37.11 ;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5e0675b14210;
T_38 ;
    %wait E_0x5e0675b14970;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b19bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b19d00_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0675b19e40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b19c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b19da0_0, 0, 1;
    %load/vec4 v0x5e0675b187c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %jmp T_38.3;
T_38.0 ;
    %load/vec4 v0x5e0675b19880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x5e0675b19570_0;
    %store/vec4 v0x5e0675b19bc0_0, 0, 32;
    %load/vec4 v0x5e0675b19950_0;
    %store/vec4 v0x5e0675b19d00_0, 0, 32;
    %load/vec4 v0x5e0675b19af0_0;
    %store/vec4 v0x5e0675b19e40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b19c60_0, 0, 1;
    %load/vec4 v0x5e0675b19a20_0;
    %store/vec4 v0x5e0675b19da0_0, 0, 1;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x5e0675b194a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x5e0675b18f80_0;
    %store/vec4 v0x5e0675b19bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b19d00_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e0675b19e40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b19c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b19da0_0, 0, 1;
T_38.6 ;
T_38.5 ;
    %jmp T_38.3;
T_38.1 ;
    %load/vec4 v0x5e0675b19570_0;
    %store/vec4 v0x5e0675b19bc0_0, 0, 32;
    %load/vec4 v0x5e0675b19950_0;
    %store/vec4 v0x5e0675b19d00_0, 0, 32;
    %load/vec4 v0x5e0675b19af0_0;
    %store/vec4 v0x5e0675b19e40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b19c60_0, 0, 1;
    %load/vec4 v0x5e0675b19a20_0;
    %store/vec4 v0x5e0675b19da0_0, 0, 1;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x5e0675b18f80_0;
    %store/vec4 v0x5e0675b19bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b19d00_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e0675b19e40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b19c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b19da0_0, 0, 1;
    %jmp T_38.3;
T_38.3 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x5e0675b14210;
T_39 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b19ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b19050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b193d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b19120_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5e0675b187c0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_39.2, 4;
    %load/vec4 v0x5e0675b18ad0_0;
    %and;
T_39.2;
    %assign/vec4 v0x5e0675b193d0_0, 0;
    %load/vec4 v0x5e0675b187c0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_39.3, 4;
    %load/vec4 v0x5e0675b18930_0;
    %and;
T_39.3;
    %assign/vec4 v0x5e0675b19120_0, 0;
    %load/vec4 v0x5e0675b187c0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_39.6, 4;
    %load/vec4 v0x5e0675b18ad0_0;
    %and;
T_39.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x5e0675b18a00_0;
    %assign/vec4 v0x5e0675b19050_0, 0;
T_39.4 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5e0675b14210;
T_40 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b19ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b196e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b197b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b19640_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5e0675b187c0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_40.2, 4;
    %load/vec4 v0x5e0675b18ad0_0;
    %and;
T_40.2;
    %assign/vec4 v0x5e0675b197b0_0, 0;
    %load/vec4 v0x5e0675b187c0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_40.3, 4;
    %load/vec4 v0x5e0675b18930_0;
    %and;
T_40.3;
    %assign/vec4 v0x5e0675b19640_0, 0;
    %load/vec4 v0x5e0675b187c0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_40.6, 4;
    %load/vec4 v0x5e0675b18ad0_0;
    %and;
T_40.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x5e0675b18a00_0;
    %assign/vec4 v0x5e0675b196e0_0, 0;
T_40.4 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5e0675ac3510;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b1fd80_0, 0, 1;
T_41.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5e0675b1fd80_0;
    %inv;
    %store/vec4 v0x5e0675b1fd80_0, 0, 1;
    %jmp T_41.0;
    %end;
    .thread T_41;
    .scope S_0x5e0675ac3510;
T_42 ;
    %wait E_0x5e0675b156f0;
    %load/vec4 v0x5e0675b21770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1ec00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1f4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b1f2c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0675b1f420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1eef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1f640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1f220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0675b1f160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b216b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b21a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b1f840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b1fa00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e0675b1fca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0675b1fbc0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5e0675b1eca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.4, 9;
    %load/vec4 v0x5e0675b216b0_0;
    %nor/r;
    %and;
T_42.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x5e0675b1ea60_0;
    %assign/vec4 v0x5e0675b1f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b216b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b1ec00_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1ec00_0, 0;
T_42.3 ;
    %load/vec4 v0x5e0675b216b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b1f4e0_0, 0;
    %load/vec4 v0x5e0675b1f840_0;
    %store/vec4 v0x5e0675b1e180_0, 0, 32;
    %callf/vec4 TD_tb_riscv_core_axi_hex.read_memory, S_0x5e0675b1dfa0;
    %assign/vec4 v0x5e0675b1f2c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0675b1f420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b216b0_0, 0;
    %jmp T_42.6;
T_42.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1f4e0_0, 0;
T_42.6 ;
    %load/vec4 v0x5e0675b1ef90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.9, 9;
    %load/vec4 v0x5e0675b21a90_0;
    %nor/r;
    %and;
T_42.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.7, 8;
    %load/vec4 v0x5e0675b1ed40_0;
    %assign/vec4 v0x5e0675b1fa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b21a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b1eef0_0, 0;
    %jmp T_42.8;
T_42.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1eef0_0, 0;
T_42.8 ;
    %load/vec4 v0x5e0675b1f7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.12, 9;
    %load/vec4 v0x5e0675b21a90_0;
    %and;
T_42.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.10, 8;
    %load/vec4 v0x5e0675b1f580_0;
    %assign/vec4 v0x5e0675b1fbc0_0, 0;
    %load/vec4 v0x5e0675b1f6e0_0;
    %assign/vec4 v0x5e0675b1fca0_0, 0;
    %load/vec4 v0x5e0675b1fa00_0;
    %store/vec4 v0x5e0675b1e6e0_0, 0, 32;
    %load/vec4 v0x5e0675b1f580_0;
    %store/vec4 v0x5e0675b1e7e0_0, 0, 32;
    %load/vec4 v0x5e0675b1f6e0_0;
    %store/vec4 v0x5e0675b1e980_0, 0, 4;
    %fork TD_tb_riscv_core_axi_hex.write_memory, S_0x5e0675b1e500;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b1f640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0675b1f220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0675b1f160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b21a90_0, 0;
    %jmp T_42.11;
T_42.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1f640_0, 0;
    %load/vec4 v0x5e0675b1f030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.15, 9;
    %load/vec4 v0x5e0675b1f220_0;
    %and;
T_42.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0675b1f220_0, 0;
T_42.13 ;
T_42.11 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5e0675ac3510;
T_43 ;
    %wait E_0x5e0675908fa0;
    %load/vec4 v0x5e0675b21770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x5e0675b1fee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b1fee0_0, 0, 32;
    %load/vec4 v0x5e0675b219b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b219b0_0, 0, 32;
    %load/vec4 v0x5e0675b20aa0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.4, 9;
    %load/vec4 v0x5e0675b20770_0;
    %pushi/vec4 19, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_43.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5e0675b20e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b20e30_0, 0, 32;
T_43.2 ;
    %load/vec4 v0x5e0675b1eca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.7, 9;
    %load/vec4 v0x5e0675b1ec00_0;
    %and;
T_43.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %load/vec4 v0x5e0675b1f920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b1f920_0, 0, 32;
T_43.5 ;
    %load/vec4 v0x5e0675b1ef90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.10, 9;
    %load/vec4 v0x5e0675b1eef0_0;
    %and;
T_43.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %load/vec4 v0x5e0675b1fae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b1fae0_0, 0, 32;
T_43.8 ;
    %load/vec4 v0x5e0675b20990_0;
    %load/vec4 v0x5e0675b21510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_43.13, 4;
    %load/vec4 v0x5e0675b20770_0;
    %load/vec4 v0x5e0675b21430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_43.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.11, 8;
    %load/vec4 v0x5e0675b21810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b21810_0, 0, 32;
    %load/vec4 v0x5e0675b21810_0;
    %cmpi/s 3, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_43.16, 5;
    %load/vec4 v0x5e0675b215f0_0;
    %nor/r;
    %and;
T_43.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b215f0_0, 0, 1;
    %vpi_call/w 4 423 "$display", "\012[INFO] Single-instruction loop detected at PC=0x%08h", v0x5e0675b20990_0 {0 0 0};
    %fork TD_tb_riscv_core_axi_hex.print_results, S_0x5e0675b1da90;
    %join;
T_43.14 ;
    %jmp T_43.12;
T_43.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b21810_0, 0, 32;
T_43.12 ;
    %load/vec4 v0x5e0675b20d50_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.17, 5;
    %load/vec4 v0x5e0675b20990_0;
    %load/vec4 v0x5e0675b21350_0;
    %addi 14, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b21290, 4;
    %cmp/e;
    %jmp/0xz  T_43.19, 4;
    %load/vec4 v0x5e0675b20ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b20ff0_0, 0, 32;
    %load/vec4 v0x5e0675b20ff0_0;
    %cmpi/s 4, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_43.23, 5;
    %load/vec4 v0x5e0675b215f0_0;
    %nor/r;
    %and;
T_43.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b215f0_0, 0, 1;
    %vpi_call/w 4 436 "$display", "\012[INFO] 2-instruction loop detected" {0 0 0};
    %fork TD_tb_riscv_core_axi_hex.print_results, S_0x5e0675b1da90;
    %join;
T_43.21 ;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b20ff0_0, 0, 32;
T_43.20 ;
T_43.17 ;
    %load/vec4 v0x5e0675b20d50_0;
    %cmpi/s 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.24, 5;
    %load/vec4 v0x5e0675b20990_0;
    %load/vec4 v0x5e0675b21350_0;
    %addi 13, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b21290, 4;
    %cmp/e;
    %jmp/0xz  T_43.26, 4;
    %load/vec4 v0x5e0675b210d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b210d0_0, 0, 32;
    %load/vec4 v0x5e0675b210d0_0;
    %cmpi/s 6, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_43.30, 5;
    %load/vec4 v0x5e0675b215f0_0;
    %nor/r;
    %and;
T_43.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b215f0_0, 0, 1;
    %vpi_call/w 4 450 "$display", "\012[INFO] 3-instruction loop detected" {0 0 0};
    %fork TD_tb_riscv_core_axi_hex.print_results, S_0x5e0675b1da90;
    %join;
T_43.28 ;
    %jmp T_43.27;
T_43.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b210d0_0, 0, 32;
T_43.27 ;
T_43.24 ;
    %load/vec4 v0x5e0675b20d50_0;
    %cmpi/s 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.31, 5;
    %load/vec4 v0x5e0675b20990_0;
    %load/vec4 v0x5e0675b21350_0;
    %addi 12, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v0x5e0675b21290, 4;
    %cmp/e;
    %jmp/0xz  T_43.33, 4;
    %load/vec4 v0x5e0675b211b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b211b0_0, 0, 32;
    %load/vec4 v0x5e0675b211b0_0;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_43.37, 5;
    %load/vec4 v0x5e0675b215f0_0;
    %nor/r;
    %and;
T_43.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.35, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b215f0_0, 0, 1;
    %vpi_call/w 4 464 "$display", "\012[INFO] 4-instruction loop detected" {0 0 0};
    %fork TD_tb_riscv_core_axi_hex.print_results, S_0x5e0675b1da90;
    %join;
T_43.35 ;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b211b0_0, 0, 32;
T_43.34 ;
T_43.31 ;
    %load/vec4 v0x5e0675b20990_0;
    %ix/getv/s 4, v0x5e0675b21350_0;
    %store/vec4a v0x5e0675b21290, 4, 0;
    %load/vec4 v0x5e0675b21350_0;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %store/vec4 v0x5e0675b21350_0, 0, 32;
    %load/vec4 v0x5e0675b20d50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz  T_43.38, 5;
    %load/vec4 v0x5e0675b20d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b20d50_0, 0, 32;
T_43.38 ;
    %load/vec4 v0x5e0675b20990_0;
    %store/vec4 v0x5e0675b21510_0, 0, 32;
    %load/vec4 v0x5e0675b20770_0;
    %store/vec4 v0x5e0675b21430_0, 0, 32;
    %load/vec4 v0x5e0675b219b0_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_43.42, 5;
    %load/vec4 v0x5e0675b215f0_0;
    %nor/r;
    %and;
T_43.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.40, 8;
    %vpi_call/w 4 482 "$display", "\012[WARNING] Timeout after %0d cycles", P_0x5e0675afc970 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b215f0_0, 0, 1;
    %fork TD_tb_riscv_core_axi_hex.print_results, S_0x5e0675b1da90;
    %join;
T_43.40 ;
    %load/vec4 v0x5e0675b1fee0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_43.43, 5;
    %vpi_call/w 4 489 "$display", "[CYCLE %0d] PC=0x%08h, Instr=0x%08h, Stall=%b", v0x5e0675b1fee0_0, v0x5e0675b20990_0, v0x5e0675b20770_0, v0x5e0675b20aa0_0 {0 0 0};
T_43.43 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5e0675ac3510;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b1fee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b20e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b219b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b215f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b21810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b21350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b20d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b20ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b210d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b211b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b1f920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b1fae0_0, 0, 32;
    %fork t_3, S_0x5e0675b1d4f0;
    %jmp t_2;
    .scope S_0x5e0675b1d4f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b1d6d0_0, 0, 32;
T_44.0 ;
    %load/vec4 v0x5e0675b1d6d0_0;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5e0675b1d6d0_0;
    %store/vec4a v0x5e0675b218f0, 4, 0;
    %load/vec4 v0x5e0675b1d6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b1d6d0_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0675b1d6d0_0, 0, 32;
T_44.2 ;
    %load/vec4 v0x5e0675b1d6d0_0;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz T_44.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5e0675b1d6d0_0;
    %store/vec4a v0x5e0675b1ffc0, 4, 0;
    %load/vec4 v0x5e0675b1d6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0675b1d6d0_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %end;
    .scope S_0x5e0675ac3510;
t_2 %join;
    %fork TD_tb_riscv_core_axi_hex.load_hex_file, S_0x5e0675b1d7b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0675b21770_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0675b21770_0, 0, 1;
    %vpi_call/w 4 528 "$display", "\012\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 4 529 "$display", "\342\225\221   RISC-V Pipeline Processor Test with AXI4-Lite    \342\225\221" {0 0 0};
    %vpi_call/w 4 530 "$display", "\342\225\221   Program: %-30s    \342\225\221", P_0x5e0675afc870 {0 0 0};
    %vpi_call/w 4 531 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\012" {0 0 0};
    %vpi_call/w 4 533 "$display", "[INFO] Starting execution..." {0 0 0};
    %vpi_call/w 4 534 "$display", "[INFO] Timeout set to %0d cycles", P_0x5e0675afc970 {0 0 0};
T_44.4 ;
    %load/vec4 v0x5e0675b215f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_44.5, 6;
    %wait E_0x5e0675970610;
    %jmp T_44.4;
T_44.5 ;
    %delay 100000, 0;
    %vpi_call/w 4 541 "$finish" {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x5e0675ac3510;
T_45 ;
    %vpi_call/w 4 627 "$dumpfile", "riscv_core_axi_waveform.vcd" {0 0 0};
    %vpi_call/w 4 628 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e0675ac3510 {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "./core/PIPELINE_REG_EX_WB.v";
    "tb_riscv_core_axi_hex.v";
    "./riscv_core_axi.v";
    "./datapath.v";
    "./core/alu.v";
    "./core/branch_logic.v";
    "./core/control.v";
    "./core/forwarding_unit.v";
    "./core/hazard_detection.v";
    "./core/PIPELINE_REG_ID_EX.v";
    "./core/PIPELINE_REG_IF_ID.v";
    "./core/imm_gen.v";
    "./core/reg_file.v";
    "./interface/mem_access_unit.v";
    "./interface/axi4_lite_master_if.v";
