# 4 Processor (Part III)

## 4.14 RISC-V pipelined datapath

> [RISC-V impl pipeline](https://passlab.github.io/CSCE513/notes/lecture08_RISCV_Impl_pipeline.pdf)

ê¸°ì¡´ì— ì‚´í´ë³¸ datapathì—ì„œ (single-cycle instructionê³¼ ë‹¬ë¦¬) pipelined processorì—ì„œ íŠ¹íˆ ì£¼ì˜í•´ì•¼ í•˜ëŠ” íë¦„ì´ ìˆë‹¤. ë³´í†µ í•œ instructionì´ ìˆ˜í–‰ë˜ëŠ” ê³¼ì •ì€ datapathì˜ ì™¼ìª½ì—ì„œ ì˜¤ë¥¸ìª½ìœ¼ë¡œ ì§„í–‰ë˜ì—ˆì§€ë§Œ, ë‹¨ ë‘ ê°€ì§€ ì˜ˆì™¸ê°€ ìˆì—ˆë‹¤.

- WB: ALU output í˜¹ì€ memoryì—ì„œ ì½ì€ ê°’ì„ datapath ì¤‘ì•™ì— ìœ„ì¹˜í•œ registerì— ì“´ë‹¤.

- PC: (branch instruction) PC+4 í˜¹ì€ branch target address ì¤‘ í•˜ë‚˜ë¥¼ PCì— ì“´ë‹¤.

ì´ ë‘ ì˜ˆì™¸ê°€ pipelineì˜ ë‹¤ìŒ instructionì— ì˜í–¥ì„ ì£¼ê²Œ ë˜ë©°, ê°ê° data hazard, control hazardë¥¼ ì¼ìœ¼í‚¤ê²Œ ëœë‹¤.

---

### 4.14.1 Pipeline Register

ê²°êµ­ pipelined processorì—ì„œëŠ” "data dependenceê°€ í•´ê²°ë  ë•Œê¹Œì§€ ê°’ì„ ì €ì¥(forwarding)"í•˜ê±°ë‚˜, "branch outcomeì´ ê²°ì •ë  ë•Œê¹Œì§€ PCë¥¼ ì €ì¥"í•˜ëŠ” ë“±, ê° ë‹¨ê³„ë³„ stateë¥¼ ì €ì¥í•´ ë‘ê¸° ìœ„í•œ pipeline registerë¥¼ êµ¬ì¶•í–ˆë‹¤.

> PCë„ IF stageë¥¼ ìœ„í•œ pipeline registerë¡œ ë³¼ ìˆ˜ ìˆë‹¤. ëŒ€ì‹  ë‹¤ë¥¸ pipeline registerì™€ ë‹¤ë¥´ê²Œ visibleí•œ íŠ¹ì§•ì„ ê°€ì§„ë‹¤.

![pipeline register](images/pipeline_register.png)

- IF/ID: 96bit register = 32bit instruction + PC registerê°€ ë‹´ì€ í™•ì¥ëœ 64bit address

- ID/EX: 256bit register

- EX/MEM: 193bit register

- MEM/WB: 128bit register

> WB ë‹¤ìŒìœ¼ë¡œëŠ” pipeline registerê°€ ì—†ë‹¤. WB ë‹¨ê³„ë¥¼ ê±°ì¹˜ëŠ” load instructionì€ register fileì— ê¸°ë¡í•˜ê¸° ë•Œë¬¸ì—, í•„ìš”í•˜ë©´ register fileì„ ë‹¤ì‹œ ì½ìœ¼ë©´ ë˜ê¸° ë•Œë¬¸ì´ë‹¤.

ê°€ë ¹ data hazard ìƒí™©ì—ì„œ pipeline registerë¥¼ ì‚¬ìš©í•˜ì—¬ í•´ê²°í•˜ëŠ” **forwarding** ì˜ˆì‹œë¥¼ ë³´ì.

- ë°”ë¡œ ì „ instruction ê²°ê³¼ê°€ í•„ìš”: EX/MEM registerì—ì„œ ì—°ì‚° ê²°ê³¼ë¥¼ ê°€ì ¸ì˜¨ë‹¤.

  > í•˜ì§€ë§Œ ë°”ë¡œ ì• instructionì´ load instructionì´ë¼ë©´, memory readê°€ ëë‚˜ì§€ ì•Šì•˜ì„ ê²ƒì´ê¸° ë•Œë¬¸ì— forwardingì„ í•´ì„œëŠ” ì•ˆ ëœë‹¤. ì´ë¥¼ **load-use-data hazard**ë¼ê³  í•œë‹¤.

- ë‘ ë²ˆì§¸ ì „ instruction ê²°ê³¼ê°€ í•„ìš”: MEM/WB registerì—ì„œ ì—°ì‚° ê²°ê³¼ë¥¼ ê°€ì ¸ì˜¨ë‹¤.

> 3 cycleì´ ë„˜ì–´ê°€ë©´ data hazardëŠ” ì¼ì–´ë‚˜ì§€ ì•ŠëŠ”ë‹¤.

---

### 4.14.2 pipelined datapath: load instruction

`ld` instructionì„ ìˆ˜í–‰í•œë‹¤ê³  ê°€ì •í•˜ê³  datapathë¥¼ ë”°ë¼ê°€ ë³´ì.

1. IF: instructionì„ fetchí•œ ë’¤, instruction ê°’ì„ IF/ID registerì— ì €ì¥í•œë‹¤.

   ![IF for Load](images/ld_pipeline_register_IF.png)

2. ID: IF/ID registerì—ì—ì„œ immediate, ë‘ register ê°’ì„ ì½ì€ ë’¤, IF/ID registerì— í•´ë‹¹ ê°’ì„ ì €ì¥í•œë‹¤.

   ![ID for Load](images/ld_pipeline_register_ID.png)

3. EX: IF/ID registerë¥¼ ì½ê³  ALUë¡œ target addressë¥¼ ê³„ì‚°í•œ ë’¤, EX/MEM registerì— addressë¥¼ ì €ì¥í•œë‹¤.

   ![EX for Load](images/ld_pipeline_register_EX.png)

4. MEM: EX/MEM registerë¥¼ ì½ê³  memory addressë¥¼ íŒŒì•…í•œ ë’¤, memoryì—ì„œ ì½ì€ ê°’ì„ MEM/WB registerì— ì €ì¥í•œë‹¤.

   ![MEM for Load](images/ld_pipeline_register_MEM.png)

5. WBì€ pipeline registerì—ì„œ ê°’ì„ ì½ê³  register fileì— ì €ì¥í•œë‹¤.

  - ì£¼ì˜: muxì—ì„œ ì´ì–´ì§€ëŠ” lineì´ ì•„ë‹ˆë¼, MEM/WB pipeline registerì—ì„œ ì´ì–´ì§€ëŠ” lineìœ¼ë¡œ Write registerì˜ ê°’ì´ ì“°ì´ê²Œ ëœë‹¤.

    ![MEM for Load](images/ld_pipeline_register_WB.png)

---

## 4.15 forwarding

pipelineì—ì„œëŠ” **forwarding**ì„ í†µí•´ data hazardë¥¼ ë§‰ì„ ìˆ˜ ìˆì—ˆë‹¤. ë‹¤ìŒì€ forwardingì„ êµ¬í˜„í•˜ì§€ ì•Šì€ datapathì™€ êµ¬í˜„í•œ datapathì˜ ê·¸ë¦¼ì´ë‹¤.

- forwardingì´ ì—†ëŠ” path

  ![no forwarding](images/no_forwarding.png)

- forwardingì„ ì¶”ê°€í•œ datapath

  ![with forwarding](images/with_forwarding.png)

   ì´ ë„¤ ê°€ì§€ ì…ë ¥ì„ ë°›ëŠ”ë‹¤. ì´ ë„¤ ê°€ì§€ ì…ë ¥ì„ ë¹„êµí•´ì„œ (3 cycle ë¯¸ë§Œì—ì„œë§Œ ì¡´ì¬í•  ìˆ˜ ìˆëŠ”) data hazardë¥¼ ë°œê²¬í•˜ëŠ” ê²ƒì´ë‹¤.

   - register file: Rs1, Rs2, Rd

     > Rs1, Rs2: operand, Rd: destination

   - EX/MEM.RegisterRd

   - MEM/WB.RegisterRd

   ì¶œë ¥ì€ ForwardA, ForwardB ë‘ ê°€ì§€ë¡œ, 3x1 MUXë¥¼ controlí•œë‹¤.(ê°ê° ì²« ë²ˆì§¸, ë‘ ë²ˆì§¸ operandë¥¼ ì„ íƒ)

   - 3x1 MUXì´ë¯€ë¡œ 2bit control signalì´ í•„ìš”í•˜ë‹¤.

   - `00`ì´ë©´ ID/EXë¥¼, `10`ì´ë©´ EX/MEM(1 cycle ì „)ì„, `01`ì´ë©´ MEM/WB(data memory í˜¹ì€ ë” ì´ì „ì˜ ALU result)ì„ ì„ íƒí•œë‹¤.

---

### 4.15.1 data hazard example

ì•„ë˜ dependencyë¥¼ ê°€ì§€ëŠ” ì½”ë“œë¥¼ ë³´ì.

```assembly
sub   x2, x1, x3 
and   x12, x2, x5
or    x13, x6, x2
add   x14, x2, x2
sd    x15, 100(X2)
```

- ëª¨ë“  instructionì´ ê³µí†µì ìœ¼ë¡œ `x2` registerë¥¼ ì‚¬ìš©í•œë‹¤.(data hazard)

- ë³¸ë˜ `x2` registerê°€ 10ì´ë¼ëŠ” ê°’ì„ ê°€ì§€ê³  ìˆì—ˆìœ¼ë©°, `sub` instruction ì´í›„ -20ì´ ë˜ì—ˆë‹¤ê³  ê°€ì •í•˜ì.

  - ë”°ë¼ì„œ forwardingì„ í†µí•´ 10ì´ ì•„ë‹Œ -20 ê°’ì´ ì „ë‹¬ë˜ì–´ì•¼ í•  ê²ƒì´ë‹¤.

ìœ„ í”„ë¡œê·¸ë¨ì´ ì–´ë–»ê²Œ pipelineì—ì„œ ìˆ˜í–‰ë ê¹Œ? ì•„ë˜ ê·¸ë¦¼ì„ ë³´ì.

![data hazard example](images/forwarding_data_hazard_example.png)

> `x2` ê°’ì— ì£¼ëª©í•˜ì. ê·¸ë¦¼ì—ì„œ 'Value of register x2'ë¼ê³  ì íŒ ë¶€ë¶„ì´ë‹¤. 

- 1ë²ˆ `sub`ì™€ 4ë²ˆ `add`ëŠ” ê°ê° clock cycleì˜ ì•ë¶€ë¶„(ì“°ê¸°), ë’·ë¶€ë¶„(ì½ê¸°)ë¥¼ ë‚˜ëˆ ì„œ ìˆ˜í–‰í•˜ë„ë¡ hardwareë¥¼ êµ¬í˜„í•¨ìœ¼ë¡œì¨ hazardë¥¼ í”¼í–ˆë‹¤.

   - ì´ëŠ” ë‹¤ì‹œ ë§í•´ 5 cycle ì´ìƒì—ì„œ ì½ê¸°ë§Œ í•œë‹¤ë©´ 1ë²ˆ `sub`ë¡œ ì¸í•œ data hazardëŠ” ë°œìƒí•˜ì§€ ì•ŠëŠ”ë‹¤ëŠ” ì˜ë¯¸ë‹¤.

- 2ë²ˆ `and`, 3ë²ˆ `or`ì€ -20ì´ ì•„ë‹Œ 10ì´ë¼ëŠ” í‹€ë¦° ê°’ì„ forwardingë°›ê³  ìˆë‹¤.

ì—¬ê¸°ì„œ 2ë²ˆ `and`, 3ë²ˆ `or` instructionì—ì„œ ì‹¤ì œë¡œ `x2`ê°€ ì“°ì´ëŠ” cycleì€ ê°ê° 4, 5 cycleì´ë¼ëŠ” ì ì— ì£¼ëª©í•˜ì.(EX ë‹¨ê³„ì˜ ì‹œì‘ ë¶€ë¶„)

- ë”°ë¼ì„œ 1ë²ˆ `sub`ì˜ ê²°ê³¼ê°€ ALUì—ì„œ ê³„ì‚°ë˜ìë§ˆì ë°”ë¡œ 2ë²ˆ, 3ë²ˆì˜ EX ë‹¨ê³„ì˜ ì‹œì‘ ë¶€ë¶„ìœ¼ë¡œ forwardingì„ í•˜ë©´ hazardë¥¼ í•´ê²°í•  ìˆ˜ ìˆë‹¤.

pipeline register fieldì— ì´ë¦„ì„ ë¶™ì—¬ì„œ data hazardì˜ ì¢…ë¥˜ë¥¼ ì„¸ë¶€ì ìœ¼ë¡œ êµ¬ë¶„í•´ ë³´ì.

- 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs1

- 1b. EX/MEM.RegisterRd = ID/EX.RegisterRs2

- 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs1

- 2b. MEM/WB.RegisterRd = ID/EX.RegisterRs2

ì•ì„œ 2ë²ˆ `and` instructionì€ ì¡°ê±´ 1aë¥¼ ë§Œì¡±í•œë‹¤

---

### 4.15.2 Double Data Hazard

> [Doubld data hazard, Load-use data hazard](https://velog.io/@embeddedjune/%EC%BB%B4%ED%93%A8%ED%84%B0%EA%B5%AC%EC%A1%B0-%EC%9A%94%EC%95%BD-%EC%A0%95%EB%A6%AC-9.-Pipelined-Architecture-3)

ì•„ë˜ ì˜ˆì‹œ ì½”ë“œë¥¼ ë³´ì.

```assembly
add x1, x1, x2    // x1
add x1, x1, x3    // x1 data hazard 
add x1, x1, x4    // x1 data hazard
```

- ë‘ ë²ˆì§¸ instruction, ì„¸ ë²ˆì§¸ instruction ëª¨ë‘ `x1`ì„ ì½ì–´ì•¼ í•œë‹¤. 

ì´ëŸ¬í•œ ê²½ìš° forwardingì„ ì–´ë–»ê²Œ í•´ì•¼ í• ê¹Œ? ì •ë‹µì€ ë” ìµœê·¼ì˜ ê²°ê³¼ê°’ì¸ MEM ë‹¨ê³„ì˜ ê°’ì„ forwardingí•´ì•¼ í•œë‹¤.

> **hazard detection unit**(í•´ì €ë“œ ê²€ì¶œ ìœ ë‹›)ì´ ì´ëŸ¬í•œ hazardë¥¼ íŒë‹¨í•´ ì¤€ë‹¤.

---

## 4.16 branch taken example

ì „ì²´ì ì¸ datapathë¥¼ ë‚˜íƒ€ë‚¸ ê·¸ë¦¼ì€ ë‹¤ìŒê³¼ ê°™ë‹¤.

![branch taken](images/branch_taken_ex.png)

---

## 4.17 Instruction-Level Parallelism

pipeliningì€ ê¸°ë³¸ì ìœ¼ë¡œ **ILP**(Instruction-Level Parallelism)ì„ ì‚¬ìš©í•œë‹¤. ILPë¥¼ ì¦ê°€ì‹œí‚¤ëŠ” ë°©ë²•ì€ í¬ê²Œ ë‘ ê°€ì§€ê°€ ìˆë‹¤.

1. pipeline depthë¥¼ ëŠ˜ë¦°ë‹¤.

    pipeline depthë¥¼ ëŠ˜ë¦¬ë©´, cycleì´ ì˜¤ë˜ ê±¸ë¦¬ëŠ” ë‹¨ê³„ë¥¼ ìª¼ê°¤ ìˆ˜ ìˆë‹¤. ë”°ë¼ì„œ ë‹¨ê³„ë³„ cycleì´ ì¤„ì–´ì„œ ì„±ëŠ¥ì´ í–¥ìƒë  ê°€ëŠ¥ì„±ì´ í¬ë‹¤.

2. **multiple issue** ë°©ì‹ì„ ì‚¬ìš©í•œë‹¤.

    instructionì„ ì—¬ëŸ¬ ê°œ ë™ì‹œì— ìˆ˜í–‰í•˜ë„ë¡ í•œë‹¤.

    > ì´ ê²½ìš° CPIê°€ 1ë³´ë‹¤ ì‘ì•„ì§ˆ ìˆ˜ ìˆë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 1: multiple issue pipeline performance&nbsp;&nbsp;&nbsp;</span>

4GHz 4-way multiple-issue microprocessorì—ì„œ IPS, peak CPI, peak IPCë¥¼ êµ¬í•˜ë¼

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

> $1G = 10^9$ = 10ì–µ = 1 Billion

- IPS: ì´ˆë‹¹ instructionì„ $4 \times 10^9 \times 4 = 16 \times 10^9$ ê°œ(16B) ìˆ˜í–‰í•  ìˆ˜ ìˆë‹¤.

- peak CPI: 1/4 = 0.25

- peak IPC: 4/1 = 4

---

### 4.17.1 Multiple Issue Processor Implement

ìš°ì„  ë‘ ê°€ì§€ ë¬¸ì œë¥¼ í•´ê²°í•´ì•¼ multiple issueë¥¼ êµ¬í˜„í•  ìˆ˜ ìˆë‹¤.

- issue slotì— instructionì„ ì±„ìš°ëŠ” ë¬¸ì œ

- data hazard, control hazardë¥¼ í•´ê²°í•˜ëŠ” ë¬¸ì œ

ì´ëŸ¬í•œ ë¬¸ì œë¥¼ multiple issue processorì€ í¬ê²Œ ë‘ ê°€ì§€ ë°©ë²•ìœ¼ë¡œ í•´ê²°í•˜ì—¬ êµ¬í˜„í•œë‹¤.

- **static multiple issue**

   **compiler**ê°€ ìˆ˜í–‰í•œë‹¤. ì¦‰, 'instruction stream ë‚˜ëˆ„ê¸°/hazard í•´ê²°'ì„ compile ì‹œ ìˆ˜í–‰í•œë‹¤. ë™ì‹œì— hazardë¥¼ ì°¾ì•„ì„œ í•´ê²°í•œë‹¤.

- **dynamic multiple issue**

   hardware(**CPU**)ê°€ ìˆ˜í–‰í•œë‹¤. ì¦‰, 'instruction stream ë‚˜ëˆ„ê¸°/hazard í•´ê²°'ì„ runtimeì— ìˆ˜í–‰í•œë‹¤. 

   > ì—¬ì „íˆ compilerë„ instruction reordering ë“±ìœ¼ë¡œ ë„ì›€ì„ ì¤€ë‹¤.

---

### 4.17.2 Speculation

ILPë¥¼ ì˜ í™œìš©í•˜ê¸° ìœ„í•œ ê¸°ë²•ìœ¼ë¡œ **speculation**(ì¶”ì •)ì´ ìˆë‹¤. ëª‡ ê°€ì§€ ì˜ˆì‹œë¥¼ ë³´ì.

- branch instructionì˜ ê²°ê³¼ë¥¼ ì¶”ì •

- load instructionì„ store instruction ë’¤ë¡œ reorderí•  ìˆ˜ ìˆë‹¤.

speculationì€ compilerê°€ í•  ìˆ˜ë„, hardwareê°€ í•  ìˆ˜ë„ ìˆë‹¤. í•˜ì§€ë§Œ speculationì´ í‹€ë ¸ì„ ë•Œ **rollback**í•˜ëŠ” ê³¼ì •ì€ ì„œë¡œ ë‹¤ë¥´ë‹¤.

- compiler
   
   ì¶”ì • ì •í™•ë„ë¥¼ checkí•˜ê¸° ìœ„í•œ instructionsì„ ì¶”ê°€í•œë‹¤. ë˜í•œ fix-up instructions ë£¨í‹´ë„ ì¶”ê°€í•œë‹¤.

- hardware

   ì¶”ì • ê²°ê³¼ê°€ í‹€ë¦° ê²ƒì„ ì•Œ ë•Œê¹Œì§€ **buffer**ì— ì €ì¥í•´ ë‘”ë‹¤. ê·¸ë¦¬ê³  í‹€ë¦° ê²ƒì„ ì•Œê²Œ ë˜ë©´, bufferì— ë‹´ê¸´ ì¶”ì • ê²°ê³¼ë¥¼ flushí•˜ê³  ì˜¬ë°”ë¥¸ ìˆœì„œë¥¼ ë‹¤ì‹œ ì‹¤í–‰í•œë‹¤.

í•˜ì§€ë§Œ speculationì´ ì˜ëª»ë˜ë©´, performance ì €í•˜ë¿ë§Œ ì•„ë‹ˆë¼ exceptionê¹Œì§€ ì¼ì–´ë‚  ìˆ˜ ìˆë‹¤.

- ì˜ˆë¥¼ ë“¤ì–´ null-pointer check ì „ì— speculatively load instructionì„ ì‹¤í–‰í–ˆë‹¤ë©´, null-pointer exceptionì´ ë°œìƒí•  ìˆ˜ ìˆë‹¤.

- static speculation: exceptionì´ ê¼­ í•„ìš”í•œì§€ í™•ì‹¤í•  ë•Œê¹Œì§€ ë¬´ì‹œí•  ìˆ˜ ìˆëŠ” ISA supportë¥¼ ì¶”ê°€í•œë‹¤.

- dynamic speculation: exceptionì„ bufferì— ë‹´ì•„ë‘ì—ˆë‹¤ê°€, ì¶”ì •ì´ ëë‚˜ê³  instructionì´ ì‹¤í–‰í•  ì‹œì ì— exceptionì„ ë°œìƒì‹œí‚¤ê³  ì²˜ë¦¬í•œë‹¤.

---

## 4.18 Static Multiple Issue Processor

compilerëŠ” ê°™ì€ cycleì— ì²˜ë¦¬í•  instructionsì„ **issue packets**ë¼ëŠ” ë¬¶ìŒìœ¼ë¡œ ë‚˜ëˆˆë‹¤. packetsë¡œ ë§Œë“¤ ìˆ˜ ìˆëŠ” instruction ì¡°í•©ì€ ì œí•œì´ ìˆê¸° ë•Œë¬¸ì—, ì´ë¥¼ **VLIW**(Very Long Instruction Word)ë¼ëŠ” í•˜ë‚˜ì˜ ë‹¨ìœ„ë¡œ ë³´ê¸°ë„ í•œë‹¤.

ì´ë•Œ compilerëŠ” ëŒ€ë¶€ë¶„ì˜ data hazard, control hazardë¥¼ í•´ê²°í•˜ê³ , reorderí•œ instructionì„ issue packetsì— ë‹´ëŠ”ë‹¤.

> ì¡°í•©ì´ ì„±ë¦½í•˜ì§€ ì•ŠëŠ” ìƒí™©(nop)ì€ Padë¥¼ ë„£ì–´ì„œ ëŒ€ì‹ í•œë‹¤.

ë‹¤ìŒì€ (64bit aligned) two-issue packets ì˜ˆì‹œë‹¤.

![two-issue packets](images/two-issue_packets.png)

- ALU/branch instruction ë¬¶ìŒ. Load/store instruction ë¬¶ìŒìœ¼ë¡œ ë‚˜ëˆ„ì—ˆë‹¤.

ì´ ê²½ìš° datapathëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤.

![two-issue datapath](images/two-issue_datapath.png)

- instruction memoryì—ì„œ 32bitì”© ë‘ ê°ˆë˜ê°€ ë‚˜ì˜¨ë‹¤.

- register fileì˜ ì¶”ê°€ read port 2ê°œ, ì¶”ê°€ write port 1ê°œê°€ í•„ìš”í•˜ë‹¤.

- ì´ ë°–ì—ë„ load/storeì˜ address ê³„ì‚°ì„ ìœ„í•´ ì¶”ê°€ ALUê°€ í•„ìš”í•˜ë‹¤.

---

### 4.18.1 hazards in the dual-issue RISC-V

- EX data hazard

- Load-use hazard

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 2: scheduling for dual-issue RISC-V&nbsp;&nbsp;&nbsp;</span>

ë‹¤ìŒê³¼ ê°™ì€ assembly codeê°€ ìˆì„ ë•Œ, ì´ë¥¼ dual-issue RISC-Vë¡œ schedulingí•˜ë¼. ê·¸ë¦¬ê³  IPCë¥¼ êµ¬í•˜ì—¬ë¼.

```assembly
Loop: ld   x31, 0(x20)       // x31 = array element
      add  x31, x31, x21     // x21ì˜ scalar ê°’ì„ ë”í•œë‹¤.
      sd   x31, 0(x20)
      addi x20, x20, -8      // decrease pointer(ex: &A[i])
      blt  x22, x20, Loop
```

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

ì˜ˆì œì—ì„œ dependencyë¥¼ ì°¾ì•„ë³´ì.

- ì²« 3ì¤„ì€ `x31`ì— ë”°ë¥¸ data dependencyê°€ ìˆë‹¤.

- ë‚˜ë¨¸ì§€ 2ì¤„ì€ `x20`ì— ë”°ë¥¸ data dependencyê°€ ìˆë‹¤.

ë”°ë¼ì„œ ALU/branch instructionê³¼ load/store instructionìœ¼ë¡œ schedulingí•˜ë©´ ë‹¤ìŒê³¼ ê°™ì€ ê²°ê³¼ê°€ ëœë‹¤.

- `addi` instructionì´ ì•ìœ¼ë¡œ reorderëê¸° ë•Œë¬¸ì—, `sd`ì˜ offsetë„ 0ì—ì„œ 8ë¡œ ì¡°ì •ëë‹¤.

| | ALU/branch | load/store | cycle |
| --- | --- | --- | --- |
| Loop | nop | ld x31, 0(x20) | 1 |
| | addi x20, x20, -8 | nop | 2 |
| | add x31, x31, x21 | nop | 3 |
| | blt x22, x20, Loop | sd x31, 8(x20) | 4 |

IPCëŠ” 5/4 = 1.25ì´ë‹¤.(CPI = 4/5 = 0.8)

---

### 4.18.2 Loop Unrolling

ì¶”ê°€ë¡œ loopë¬¸ì˜ ì„±ëŠ¥ì„ ë†’ì¼ ìˆ˜ ìˆëŠ”, ë‹¤ì‹œ ë§í•´ ILPë¥¼ ë†’ì¼ ìˆ˜ ìˆëŠ” compiler ê¸°ë²•ìœ¼ë¡œ **loop unrolling**(=loop unwinding)ì´ ìˆë‹¤.

ì˜ˆë¥¼ ë“¤ì–´ ë‹¤ìŒê³¼ ê°™ì€ C codeê°€ ìˆë‹¤ê³  í•˜ì.

```c
for(int i=N; i>0; i--) {    
    a = A[i];              
    a += b;                 
    A[i] = a;               
}
```

ìœ„ codeì— loop unrollingì„ ì ìš©í•˜ë©´ ë‹¤ìŒê³¼ ê°™ì´ ë°”ë€ë‹¤.

- loop condition ê²€ì‚¬ íšŸìˆ˜(`blt`)ë§Œ í•´ë„ Nì—ì„œ N/2ë¡œ ì ˆë°˜ì´ ì¤„ì–´ë“ ë‹¤.(loop-control overhead ê°ì†Œ)

- **regitser renaming**ì„ í†µí•´ data hazardë¥¼ ì—†ì•¨ ìˆ˜ ìˆë‹¤.

```c
for (int i=N; i>0; i-=2) {
    a = A[i];
    a += b;
    A[i] = a;      // 
    a = A[i-1];    // dependence
    a += b;
    A[i-1] = a;
}
```

ìœ„ì™€ ê°™ì€ WAR dependenceë¥¼ **register renaming** ê¸°ë²•ì„ í†µí•´ ì—†ì• ë©´ ë‹¤ìŒê³¼ ê°™ì´ ë°”ë€ë‹¤.

> ì´ë ‡ê²Œ ë°”ê¿€ ìˆ˜ ìˆëŠ” dependence(WAR, WAW)ë¥¼ **antidependence** í˜¹ì€ **name dependence**ë¼ê³  ì§€ì¹­í•œë‹¤.

```c
for (int i=N; i>0; i-=2) {
    a = A[i];
    c = a + b;
    A[i] = c;     
    a2 = A[i-1]; 
    c2 = a2 + b;
    A[i-1] = c2;
}
```

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 3: loop unrolling&nbsp;&nbsp;&nbsp;</span>

ì˜ˆì œ 2 ì½”ë“œë¥¼ loop unrollingí•œ dual-issue RISC-V codeë¥¼ ì‘ì„±í•˜ë¼. ê·¸ë¦¬ê³  IPCë¥¼ êµ¬í•˜ì—¬ë¼.

```assembly
Loop: ld   x31, 0(x20)       // x31 = array element
      add  x31, x31, x21     // x21ì˜ scalar ê°’ì„ ë”í•œë‹¤.
      sd   x31, 0(x20)
      addi x20, x20, -8      // decrease pointer(ex: &A[i])
      blt  x22, x20, Loop
```

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

- ì²˜ìŒ `x20`ì—ì„œ -32ë§Œí¼ roomì„ ë§Œë“¤ê³ , `x20`ì˜ ì›ë˜ ì£¼ì†Œ, -8, -16, -24í•œ ì£¼ì†Œì— ê°’ì„ storeí•œë‹¤.

| | ALU/branch | load/store | cycle |
| --- | --- | --- | --- |
| Loop | addi x20, x20, -32 | ld x28, 0(x20) | 1 |
| | nop | ld x29, 24(x20) | 2 |
| | add x28, x28, x21 | ld x30, 16(x20) | 3 |
| | add x29, x29, x21 | ld x31, 8(x20) | 4 |
| | add x30, x30, x21 | sd x28, 32(x20) | 5 |
| | add x31, x31, x21 | sd x29, 24(x20) | 6 |
| | nop | sd x30, 16(x20) | 7 |
| | blt x22, x20, Loop | sd x31, 8(x20) | 8 |

IPCëŠ” 14/8 = 1.75ì´ë‹¤.(CPI = 8/14 = 0.57)

> ì˜ˆì œ 2ì˜ IPCê°€ 0.8ì´ì—ˆìœ¼ë¯€ë¡œ ì•½ 2ë°° ê°€ëŸ‰ì˜ ì„±ëŠ¥ í–¥ìƒì„ ë³´ì¸ë‹¤.

> í•˜ì§€ë§Œ ê·¸ ëŒ€ê°€ë¡œ temporary registerë¥¼ ë„¤ ê°œ(`x28, x29, x30, x31`)ë‚˜ ì‚¬ìš©í•˜ì˜€ìœ¼ë©° ì½”ë“œ í¬ê¸°ë„ ì¦ê°€í–ˆë‹¤.

---

## 4.19 Dynamic Multiple Issue Processor

dynamic multiple issue processorëŠ” ë‹¤ë¥¸ ë§ë¡œ **superscalar processor**(ìˆ˜í¼ìŠ¤ì¹¼ë¼ í”„ë¡œì„¸ì„œ)ë¼ê³ ë„ ë¶ˆë¦°ë‹¤. 

- CPUê°€ ê° cycleì— ì–´ë–¤ instructionì„ issueí• ì§€ë¥¼ dynamicí•˜ê²Œ ê²°ì •í•œë‹¤.

  > structural, data hazardë¥¼ í”¼í•´ì„œ ê²°ì •í•œë‹¤.

- ëŒ€ë¶€ë¶„ì˜ superscalar processorëŠ” dynamic pipeline schedulingì„ í¬í•¨í•œë‹¤.

---

### 4.19.1 Dynamic Pipeline Scheduling

CPUê°€ stallì„ ë§‰ê¸° ìœ„í•´ **OOO**(out of order)ë¡œ instructionì„ ì‹¤í–‰í•˜ë„ë¡ í•œë‹¤.

- í•˜ì§€ë§Œ registerì— ê²°ê³¼ë¥¼ commití•˜ëŠ” ìˆœì„œëŠ” in-orderë¡œ í•´ì•¼ í•œë‹¤.

ì˜ˆë¥¼ ë“¤ì–´ ë‹¤ìŒê³¼ ê°™ì€ ì½”ë“œê°€ ìˆë‹¤ê³  í•˜ì.

```assembly
ld   x31, 0(x21)     // x31
add  x1, x31, x2     // x31 data hazard
sub  x23, x23, x3
andi x5, x23, 20
```

`sub` instructionì€ ì‹¤í–‰í•  ì¤€ë¹„ê°€ ë˜ì–´ë„ `ld`ì™€ `add`ê°€ ëë‚˜ê¸°ë¥¼ ê¸°ë‹¤ë ¤ì•¼ í•œë‹¤. ë”°ë¼ì„œ dynamic pipeline schedulingì„ í†µí•´ `sub` instructionì„ ë¨¼ì € ì‹¤í–‰í•˜ë„ë¡ í•˜ì—¬ hazardë¥¼ ìµœëŒ€í•œ í”¼í•œë‹¤.

ì•„ë˜ëŠ” dynamic scheduled pipelineì˜ ì„¸ ê°€ì§€ ìœ ë‹›ì„ ë‚˜íƒ€ë‚¸ ê·¸ë¦¼ì´ë‹¤.

![dynamic scheduled CPU](images/dynamically_scheduled_CPU.png)

- Instruction fetch and decode unit

   instructionì„ fetch/decodeí•œ ë’¤, ê°ê°ì˜ instructionì„ í•´ë‹¹ functional unitsë¡œ ë³´ë‚¸ë‹¤.

- functional units

   **reservation station**(ëŒ€ê¸° ì˜ì—­)ì´ë¼ëŠ” bufferì— opcode, operandë¥¼ ë‹´ê³  ìˆë‹¤ê°€, functional unitì´ ì¤€ë¹„ë˜ë©´ ê³„ì‚°í•˜ì—¬ ê²°ê³¼ë¥¼ ë„ì¶œí•œë‹¤.

- commit unit

   **reorder buffer**(ì¬ì •ë ¬ ë²„í¼)ì— ê²°ê³¼ë¥¼ ì €ì¥í•´ ë‘ì—ˆë‹¤ê°€, register fileì´ë‚˜ (load instructionì˜ ê²½ìš°) memoryì— ì‘ì„±í•œë‹¤.(commit)

   - commit ì „ê¹Œì§€ë„ ê²°ê³¼ê°’ì„ operandë¡œ ì œê³µí•  ìˆ˜ ìˆë‹¤.

ì´ëŸ¬í•œ reservation stationê³¼ reorder bufferë¥¼ ì´ìš©í•´ì„œë„ register renamingì´ ê°€ëŠ¥í•˜ë‹¤.

- instructionì´ function unitì˜ reservation stationìœ¼ë¡œ ë³µì‚¬ë  ë•Œ, ì¡°ê±´ì— ë”°ë¼ ë‹¤ìŒ ê³¼ì •ì„ ê±°ì¹œë‹¤.

  > copyê°€ ì™„ë£Œëœ í›„ë¶€í„°ëŠ” ê¸°ì¡´ registerê°€ overwriteë˜ì–´ë„ ìƒê´€ì´ ì—†ì–´ì§„ë‹¤.

  - operandê°€ register fileì´ë‚˜ reorder bufferì— ìˆë‹¤ë©´, ì¦‰ì‹œ reservation stationìœ¼ë¡œ ë³µì‚¬í•œë‹¤. 
  
    - ëª¨ë“  operandì™€ function unitì´ ì‚¬ìš© ê°€ëŠ¥í•´ì§ˆ ë•Œê¹Œì§€ register stationì— ë²„í¼ë§ëœë‹¤. 

  - í•˜ì§€ë§Œ operandê°€ register file, reorder buffer ì–‘ìª½ì— ì—†ë‹¤ë©´, function unitì— ì˜í•´ ìƒì„±ë˜ê¸°ë¥¼ ê¸°ë‹¤ë ¤ì•¼ í•œë‹¤.

    - ì´ ê²½ìš°, function unitì´ ì‚°ì¶œí•œ ê²°ê³¼ê°’ì´ registerë¥¼ ê±°ì¹˜ì§€ ì•Šê³  ë°”ë¡œ reservation stationìœ¼ë¡œ ì§ì ‘ ë³µì‚¬ëœë‹¤.

> cache missì™€ ê°™ì´ ì˜ˆì¸¡í•  ìˆ˜ ì—†ëŠ” stall, branch instructionê³¼ ê°™ì´ ê²°ê³¼ê°€ dynamicallyí•˜ê²Œ ê²°ì •ë˜ëŠ” ê²½ìš°ê°€ ìˆê¸° ë•Œë¬¸ì— dynamic pipeline schedulingì´ í•„ìš”í•˜ë‹¤.

---

### 4.19.2 speculative execution

superscalar processorëŠ” speculative executionì„ í†µí•´ ì„±ëŠ¥ì„ í–¥ìƒì‹œí‚¨ë‹¤.

- **branch prediction**ì„ í†µí•´ ë©ˆì¶”ì§€ ì•Šê³  issuingí•œë‹¤.

  ì´ë•Œ branch outcomeì´ ë‚˜ì˜¬ ë•Œê¹Œì§€ commití•˜ì§€ ì•ŠëŠ”ë‹¤.

- **load spedulation**

  load, cache miss delayë¥¼ í”¼í•œë‹¤. ì´ë•Œ speculationì´ ì„±ê³µí–ˆëŠ”ì§€ ì•Œê¸° ì „ê¹Œì§€ commití•˜ì§€ ì•ŠëŠ”ë‹¤.

  - effective address(operandê°€ ì°¸ì¡°í•˜ëŠ” address)ë¥¼ ì˜ˆì¸¡í•œë‹¤.

  - loaded valueë¥¼ ì˜ˆì¸¡í•œë‹¤.

---

### 4.19.3 Power Efficiency

í•˜ì§€ë§Œ ì´ëŸ¬í•œ dynamic schedulingê³¼ speculationì€ power efficiencyë¥¼ ë–¨ì–´ëœ¨ë¦°ë‹¤.

![Power efficiency](images/power_efficiency_ex.png)

> ì˜ˆë¥¼ ë“¤ì–´ P4 Prescottì€ compilerê°€ 31 \* 3 = 93 instructionsì„ í•œ cycleì— issueí•œë‹¤.

> serverì™€ ê°™ì´ power efficiencyê°€ ì¤‘ìš”í•œ í™˜ê²½ì—ì„œëŠ”, ë³´ë‹¤ power efficiencyê°€ ë†’ì€ multiple simpler coreë¥¼ ì‚¬ìš©í•œë‹¤.

---
