-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                al3515@EEWS104A-014                                 
-- Generated date:              Fri May 06 15:25:39 +0100 2016                      

Solution Settings: MemoryTester.v5
  Current state: extract
  Project: MemoryTester
  
  Design Input Files Specified
    $PROJECT_HOME/src/MemoryTester.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /MemoryTester/core                      11    9602       9662            0  0          
    Design Total:                           11    9602       9662            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(4,0,3,0,4)                           5.297      5.297 0.856          1           1 
    mgc_add(5,0,5,0,5)                           6.285      6.285 0.938          1           1 
    mgc_add(6,0,2,1,6)                           7.000      7.000 1.027          1           1 
    mgc_add(7,0,2,1,7)                           8.000      8.000 1.104          1           1 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           2 
    mgc_and(6,2)                                 4.379      4.379 0.263          0           2 
    mgc_and(7,2)                                 5.109      5.109 0.263          0           1 
    mgc_mux(1,1,2)                               0.919      0.919 0.369          0           1 
    mgc_mux(6,1,2)                               5.517      5.517 0.369          0           1 
    mgc_mux1hot(6,3)                            13.138     13.138 0.773          0           1 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_nor(1,3)                                 1.054      1.054 0.416          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           4 
    mgc_or(1,3)                                  1.054      1.054 0.425          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000      0.000 0.000          0           3 
    mgc_reg_pos(6,0,0,1,1,0,0)                   0.000      0.000 0.000          0           2 
    mgc_reg_pos(7,0,0,1,1,0,0)                   0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_inout_stdreg_en(4,7)                     0.000      0.000 0.000          1           1 
    mgc_out_stdreg(1,1)                          0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,1)                          0.000      0.000 0.000          1           1 
    mgc_out_stdreg(3,6)                          0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              65.375     65.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     26.6         111.1            66.4        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             26.6 (100%)  110.1  (99%)     65.4  (98%) 
      MUX:                 0.0          62.5  (57%)     19.6  (30%) 
      FUNC:               26.6 (100%)   26.6  (24%)     26.6  (41%) 
      LOGIC:               0.0          21.0  (19%)     19.2  (29%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           1.0   (1%)      1.0   (2%) 
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           1.0 (100%)      1.0 (100%) 
                                                                    
    
  Register-to-Variable Mappings
    Register                          Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    if:for:for:j#1.sva                         7                            if:for:for:j#1.sva                                    
    if:for:for:j#1.sva#1                       7                            if:for:for:j#1.sva#1                                  
    if:for:i#1.sva                             6                            if:for:i#1.sva                                        
    row:rsc:mgc_out_stdreg.d                   6                            row:rsc:mgc_out_stdreg.d                              
    bit_out:rsc:mgc_out_stdreg.d               1                            bit_out:rsc:mgc_out_stdreg.d                          
    col:rsc:mgc_inout_stdreg_en.ldout          1                            col:rsc:mgc_inout_stdreg_en.ldout                     
    if:for:for:slc.itm                         1                            if:for:for:slc.itm                                    
                                                                                                                                  
    Total:                                    29              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  3.67904
      Slack:      16.32096
      
      Path                                                       Startpoint                                   Endpoint                                                 Delay  Slack   
      ---------------------------------------------------------- -------------------------------------------- -------------------------------------------------------- ------ -------
      1                                                          MemoryTester:core/reg(if:for:i#1.sva)        MemoryTester:core/reg(row:rsc:mgc_out_stdreg.d)          3.6790 16.3210 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)                    mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                               0.0000 0.0000  
        MemoryTester:core/if:for:acc#1                           mgc_add_6_0_2_1_6                                                                                     1.0272 1.0272  
        MemoryTester:core/if:for:i#1.sva#1                                                                                                                             0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2)                                                                                                                        0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2).itm                                                                                                                    0.0000 1.0272  
        MemoryTester:core/conc#7                                                                                                                                       0.0000 1.0272  
        MemoryTester:core/conc#7.itm                                                                                                                                   0.0000 1.0272  
        MemoryTester:core/if:for:acc                             mgc_add_5_0_5_0_5                                                                                     0.9376 1.9648  
        MemoryTester:core/if:for:acc.itm                                                                                                                               0.0000 1.9648  
        MemoryTester:core/if:for:slc                                                                                                                                   0.0000 1.9648  
        MemoryTester:core/if:for:slc.itm                                                                                                                               0.0000 1.9648  
        MemoryTester:core/and#9                                  mgc_and_1_2                                                                                           0.2625 2.2273  
        MemoryTester:core/and#9.cse                                                                                                                                    0.0000 2.2273  
        MemoryTester:core/nor#1                                  mgc_nor_1_3                                                                                           0.4161 2.6434  
        MemoryTester:core/nor#1.itm                                                                                                                                    0.0000 2.6434  
        MemoryTester:core/mux1h#2                                mgc_mux1hot_6_3                                                                                       0.7732 3.4165  
        MemoryTester:core/mux1h#2.itm                                                                                                                                  0.0000 3.4165  
        MemoryTester:core/and#8                                  mgc_and_6_2                                                                                           0.2625 3.6790  
        MemoryTester:core/and#8.itm                                                                                                                                    0.0000 3.6790  
        MemoryTester:core/reg(row:rsc:mgc_out_stdreg.d)          mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 3.6790  
                                                                                                                                                                                      
      2                                                          MemoryTester:core/reg(if:for:i#1.sva)        MemoryTester:core/reg(row:rsc:mgc_out_stdreg.d)          3.2630 16.7370 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)                    mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                               0.0000 0.0000  
        MemoryTester:core/if:for:acc#1                           mgc_add_6_0_2_1_6                                                                                     1.0272 1.0272  
        MemoryTester:core/if:for:i#1.sva#1                                                                                                                             0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2)                                                                                                                        0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2).itm                                                                                                                    0.0000 1.0272  
        MemoryTester:core/conc#7                                                                                                                                       0.0000 1.0272  
        MemoryTester:core/conc#7.itm                                                                                                                                   0.0000 1.0272  
        MemoryTester:core/if:for:acc                             mgc_add_5_0_5_0_5                                                                                     0.9376 1.9648  
        MemoryTester:core/if:for:acc.itm                                                                                                                               0.0000 1.9648  
        MemoryTester:core/if:for:slc                                                                                                                                   0.0000 1.9648  
        MemoryTester:core/if:for:slc.itm                                                                                                                               0.0000 1.9648  
        MemoryTester:core/and#9                                  mgc_and_1_2                                                                                           0.2625 2.2273  
        MemoryTester:core/and#9.cse                                                                                                                                    0.0000 2.2273  
        MemoryTester:core/mux1h#2                                mgc_mux1hot_6_3                                                                                       0.7732 3.0005  
        MemoryTester:core/mux1h#2.itm                                                                                                                                  0.0000 3.0005  
        MemoryTester:core/and#8                                  mgc_and_6_2                                                                                           0.2625 3.2630  
        MemoryTester:core/and#8.itm                                                                                                                                    0.0000 3.2630  
        MemoryTester:core/reg(row:rsc:mgc_out_stdreg.d)          mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 3.2630  
                                                                                                                                                                                      
      3                                                          MemoryTester:core/reg(if:for:i#1.sva)        MemoryTester:core/reg(col:rsc:mgc_inout_stdreg_en.ldout) 2.6519 17.3481 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)                    mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                               0.0000 0.0000  
        MemoryTester:core/if:for:acc#1                           mgc_add_6_0_2_1_6                                                                                     1.0272 1.0272  
        MemoryTester:core/if:for:i#1.sva#1                                                                                                                             0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2)                                                                                                                        0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2).itm                                                                                                                    0.0000 1.0272  
        MemoryTester:core/conc#7                                                                                                                                       0.0000 1.0272  
        MemoryTester:core/conc#7.itm                                                                                                                                   0.0000 1.0272  
        MemoryTester:core/if:for:acc                             mgc_add_5_0_5_0_5                                                                                     0.9376 1.9648  
        MemoryTester:core/if:for:acc.itm                                                                                                                               0.0000 1.9648  
        MemoryTester:core/if:for:slc                                                                                                                                   0.0000 1.9648  
        MemoryTester:core/if:for:slc.itm                                                                                                                               0.0000 1.9648  
        MemoryTester:core/and#9                                  mgc_and_1_2                                                                                           0.2625 2.2273  
        MemoryTester:core/and#9.cse                                                                                                                                    0.0000 2.2273  
        MemoryTester:core/or#4                                   mgc_or_1_3                                                                                            0.4246 2.6519  
        MemoryTester:core/or#4.itm                                                                                                                                     0.0000 2.6519  
        MemoryTester:core/reg(col:rsc:mgc_inout_stdreg_en.ldout) mgc_reg_pos_1_0_0_1_1_0_0                                                                             0.0000 2.6519  
                                                                                                                                                                                      
      4                                                          MemoryTester:core/reg(if:for:i#1.sva)        MemoryTester:core/reg(row:rsc:mgc_out_stdreg.d)          2.0629 17.9371 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)                    mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                               0.0000 0.0000  
        MemoryTester:core/if:for:acc#1                           mgc_add_6_0_2_1_6                                                                                     1.0272 1.0272  
        MemoryTester:core/if:for:i#1.sva#1                                                                                                                             0.0000 1.0272  
        MemoryTester:core/mux1h#2                                mgc_mux1hot_6_3                                                                                       0.7732 1.8004  
        MemoryTester:core/mux1h#2.itm                                                                                                                                  0.0000 1.8004  
        MemoryTester:core/and#8                                  mgc_and_6_2                                                                                           0.2625 2.0629  
        MemoryTester:core/and#8.itm                                                                                                                                    0.0000 2.0629  
        MemoryTester:core/reg(row:rsc:mgc_out_stdreg.d)          mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 2.0629  
                                                                                                                                                                                      
      5                                                          MemoryTester:core/reg(if:for:i#1.sva)        MemoryTester:core/MemoryTester:core:fsm:inst             1.9648 18.0352 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)                    mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                               0.0000 0.0000  
        MemoryTester:core/if:for:acc#1                           mgc_add_6_0_2_1_6                                                                                     1.0272 1.0272  
        MemoryTester:core/if:for:i#1.sva#1                                                                                                                             0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2)                                                                                                                        0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2).itm                                                                                                                    0.0000 1.0272  
        MemoryTester:core/conc#7                                                                                                                                       0.0000 1.0272  
        MemoryTester:core/conc#7.itm                                                                                                                                   0.0000 1.0272  
        MemoryTester:core/if:for:acc                             mgc_add_5_0_5_0_5                                                                                     0.9376 1.9648  
        MemoryTester:core/if:for:acc.itm                                                                                                                               0.0000 1.9648  
        MemoryTester:core/if:for:slc#2                                                                                                                                 0.0000 1.9648  
        MemoryTester:core/if:for:slc#2.itm                                                                                                                             0.0000 1.9648  
        MemoryTester:core/not#1                                  mgc_not_1                                                                                             0.0000 1.9648  
        MemoryTester:core/not#1.itm                                                                                                                                    0.0000 1.9648  
                                                                                                                                                                                      
      6                                                          MemoryTester:core/reg(if:for:i#1.sva)        MemoryTester:core:fsm                                    1.9648 18.0352 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)                    mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                               0.0000 0.0000  
        MemoryTester:core/if:for:acc#1                           mgc_add_6_0_2_1_6                                                                                     1.0272 1.0272  
        MemoryTester:core/if:for:i#1.sva#1                                                                                                                             0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2)                                                                                                                        0.0000 1.0272  
        MemoryTester:core/slc(if:for:i#1.sva#2).itm                                                                                                                    0.0000 1.0272  
        MemoryTester:core/conc#7                                                                                                                                       0.0000 1.0272  
        MemoryTester:core/conc#7.itm                                                                                                                                   0.0000 1.0272  
        MemoryTester:core/if:for:acc                             mgc_add_5_0_5_0_5                                                                                     0.9376 1.9648  
        MemoryTester:core/if:for:acc.itm                                                                                                                               0.0000 1.9648  
        MemoryTester:core/if:for:slc#2                                                                                                                                 0.0000 1.9648  
        MemoryTester:core/if:for:slc#2.itm                                                                                                                             0.0000 1.9648  
        MemoryTester:core/not#1                                  mgc_not_1                                                                                             0.0000 1.9648  
        MemoryTester:core/not#1.itm                                                                                                                                    0.0000 1.9648  
        MemoryTester:core:fsm/st(if:for)_tr0                                                                                                                           0.0000 1.9648  
                                                                                                                                                                                      
      7                                                          MemoryTester:core/reg(if:for:for:j#1.sva)    MemoryTester:core/reg(if:for:for:slc.itm)                1.9605 18.0395 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/reg(if:for:for:j#1.sva)                mgc_reg_pos_7_0_0_1_1_0_0                                                                             0.0000 0.0000  
        MemoryTester:core/if:for:for:j#1.sva                                                                                                                           0.0000 0.0000  
        MemoryTester:core/if:for:for:acc#2                       mgc_add_7_0_2_1_7                                                                                     1.1041 1.1041  
        MemoryTester:core/if:for:for:j#1.sva#2                                                                                                                         0.0000 1.1041  
        MemoryTester:core/slc(if:for:for:j#1.sva#2)                                                                                                                    0.0000 1.1041  
        MemoryTester:core/slc(if:for:for:j#1.sva#2).itm                                                                                                                0.0000 1.1041  
        MemoryTester:core/if:for:for:acc                         mgc_add_4_0_3_0_4                                                                                     0.8564 1.9605  
        MemoryTester:core/if:for:for:acc.itm                                                                                                                           0.0000 1.9605  
        MemoryTester:core/if:for:for:slc                                                                                                                               0.0000 1.9605  
        MemoryTester:core/if:for:for:slc.itm#1                                                                                                                         0.0000 1.9605  
        MemoryTester:core/reg(if:for:for:slc.itm)                mgc_reg_pos_1_0_0_1_1_0_0                                                                             0.0000 1.9605  
                                                                                                                                                                                      
      8                                                          MemoryTester:core/reg(if:for:i#1.sva)        MemoryTester:core/and#10.itm                             1.6587 18.3413 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/reg(if:for:i#1.sva)                    mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 0.0000  
        MemoryTester:core/if:for:i#1.sva                                                                                                                               0.0000 0.0000  
        MemoryTester:core/if:for:acc#1                           mgc_add_6_0_2_1_6                                                                                     1.0272 1.0272  
        MemoryTester:core/if:for:i#1.sva#1                                                                                                                             0.0000 1.0272  
        MemoryTester:core/mux#3                                  mgc_mux_6_1_2                                                                                         0.3690 1.3962  
        MemoryTester:core/mux#3.itm                                                                                                                                    0.0000 1.3962  
        MemoryTester:core/and#10                                 mgc_and_6_2                                                                                           0.2625 1.6587  
        MemoryTester:core/and#10.itm                                                                                                                                   0.0000 1.6587  
                                                                                                                                                                                      
      9                                                          MemoryTester:core/MemoryTester:core:fsm:inst MemoryTester:core/reg(row:rsc:mgc_out_stdreg.d)          1.4517 18.5483 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/MemoryTester:core:fsm:inst             MemoryTester:core:fsm                                                                                 0.0000 0.0000  
        MemoryTester:core/fsm_output                                                                                                                                   0.0000 0.0000  
        MemoryTester:core/slc(fsm_output)#7                                                                                                                            0.0000 0.0000  
        MemoryTester:core/slc(fsm_output)#7.itm                                                                                                                        0.0000 0.0000  
        MemoryTester:core/nor#1                                  mgc_nor_1_3                                                                                           0.4161 0.4161  
        MemoryTester:core/nor#1.itm                                                                                                                                    0.0000 0.4161  
        MemoryTester:core/mux1h#2                                mgc_mux1hot_6_3                                                                                       0.7732 1.1892  
        MemoryTester:core/mux1h#2.itm                                                                                                                                  0.0000 1.1892  
        MemoryTester:core/and#8                                  mgc_and_6_2                                                                                           0.2625 1.4517  
        MemoryTester:core/and#8.itm                                                                                                                                    0.0000 1.4517  
        MemoryTester:core/reg(row:rsc:mgc_out_stdreg.d)          mgc_reg_pos_6_0_0_1_1_0_0                                                                             0.0000 1.4517  
                                                                                                                                                                                      
      10                                                         MemoryTester:core/reg(if:for:for:j#1.sva)    MemoryTester:core/reg(if:for:for:slc.itm)                1.1041 18.8959 
                                                                                                                                                                                      
        Instance                                                 Component                                                                                             Delta  Delay   
        --------                                                 ---------                                                                                             -----  -----   
        MemoryTester:core/reg(if:for:for:j#1.sva)                mgc_reg_pos_7_0_0_1_1_0_0                                                                             0.0000 0.0000  
        MemoryTester:core/if:for:for:j#1.sva                                                                                                                           0.0000 0.0000  
        MemoryTester:core/if:for:for:acc#2                       mgc_add_7_0_2_1_7                                                                                     1.1041 1.1041  
        MemoryTester:core/if:for:for:j#1.sva#2                                                                                                                         0.0000 1.1041  
        MemoryTester:core/slc(if:for:for:j#1.sva#2)                                                                                                                    0.0000 1.1041  
        MemoryTester:core/slc(if:for:for:j#1.sva#2).itm                                                                                                                0.0000 1.1041  
        MemoryTester:core/if:for:for:acc                         mgc_add_4_0_3_0_4                                                                                     0.8564 1.9605  
        MemoryTester:core/if:for:for:acc.itm                                                                                                                           0.0000 1.9605  
        MemoryTester:core/if:for:for:slc                                                                                                                               0.0000 1.9605  
        MemoryTester:core/if:for:for:slc.itm#1                                                                                                                         0.0000 1.9605  
        MemoryTester:core/reg(if:for:for:slc.itm)                mgc_reg_pos_1_0_0_1_1_0_0                                                                             0.0000 1.9605  
                                                                                                                                                                                      
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                 Port                   Slack (Delay) Messages 
      -------------------------------------------------------- -------------------- ------- ------- --------
      MemoryTester:core/reg(if:for:i#1.sva)                    and#10.itm           18.3413  1.6587          
      MemoryTester:core/reg(bit_out:rsc:mgc_out_stdreg.d)      mux.itm              19.2065  0.7935          
      MemoryTester:core/reg(col:rsc:mgc_inout_stdreg_en.ldout) or#4.itm             17.3481  2.6519          
      MemoryTester:core/reg(row:rsc:mgc_out_stdreg.d)          and#8.itm            16.3210  3.6790          
      MemoryTester:core/reg(if:for:for:j#1.sva)                and#12.itm           19.4750  0.5250          
      MemoryTester:core/reg(if:for:for:slc.itm)                if:for:for:slc.itm#1 18.0395  1.9605          
      MemoryTester:core/reg(if:for:for:j#1.sva#1)              if:for:for:j#1.sva#2 18.0395  1.9605          
      MemoryTester                                             bit_out:rsc.z        20.0000  0.0000          
      MemoryTester                                             enabled:rsc.z        20.0000  0.0000          
      MemoryTester                                             row:rsc.z            20.0000  0.0000          
      MemoryTester                                             col:rsc.z            20.0000  0.0000          
      MemoryTester                                             col:rsc.lzout        20.0000  0.0000          
      MemoryTester                                             col:rsc.lzin         20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    7     1 
    -                    6     1 
    -                    5     1 
    -                    4     1 
    and                          
    -                    2     5 
    mux                          
    -                    1     2 
    mux1h                        
    -                    3     1 
    nor                          
    -                    3     1 
    -                    2     1 
    not                          
    -                    1     4 
    or                           
    -                    3     2 
    read_port                    
    -                    7     1 
    reg                          
    -                    7     2 
    -                    6     2 
    -                    1     3 
    write_port                   
    -                    6     1 
    -                    1     2 
    
  End of Report
