=====
SETUP
6.463
4.428
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
recieved_data_4_s0
4.428
=====
SETUP
6.463
4.428
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
recieved_data_5_s0
4.428
=====
SETUP
6.463
4.428
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
recieved_data_6_s0
4.428
=====
SETUP
6.673
4.218
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
bit_counter_1_s0
4.218
=====
SETUP
6.673
4.218
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
bit_counter_2_s0
4.218
=====
SETUP
6.673
4.218
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
bit_counter_3_s0
4.218
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_1_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_2_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_3_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_4_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_5_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_6_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_7_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_8_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_9_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_10_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_11_s0
4.080
=====
SETUP
6.811
4.080
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_12_s0
4.080
=====
SETUP
6.862
4.028
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
recieved_data_0_s0
4.028
=====
SETUP
6.862
4.028
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
recieved_data_1_s0
4.028
=====
SETUP
6.862
4.028
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
recieved_data_2_s0
4.028
=====
SETUP
6.862
4.028
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
recieved_data_3_s0
4.028
=====
SETUP
6.862
4.028
10.891
clk_ibuf
0.000
0.683
cycle_counter_1_s0
0.926
1.158
n63_s2
1.573
2.143
uart_rx_break_d_s0
2.319
2.772
n82_s1
3.236
3.698
recieved_data_7_s0
4.028
=====
SETUP
6.995
3.896
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.448
uart_rx_data_0_s1
3.896
=====
SETUP
7.031
3.860
10.891
clk_ibuf
0.000
0.683
fsm_state_0_s0
0.926
1.158
uart_rx_data_6_s3
1.878
2.433
n466_s0
3.143
3.713
cycle_counter_0_s1
3.860
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
bit_counter_0_s1
0.860
1.062
n254_s3
1.064
1.296
bit_counter_0_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
cycle_counter_3_s0
0.860
1.062
n307_s
1.064
1.296
cycle_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
cycle_counter_7_s0
0.860
1.062
n303_s
1.064
1.296
cycle_counter_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
cycle_counter_9_s0
0.860
1.062
n301_s
1.064
1.296
cycle_counter_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
bit_counter_1_s0
0.860
1.062
n253_s0
1.064
1.296
bit_counter_1_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
bit_counter_3_s0
0.860
1.062
n251_s0
1.064
1.296
bit_counter_3_s0
1.296
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
fsm_state_1_s0
0.860
1.062
n_fsm_state_1_s5
1.068
1.300
fsm_state_1_s0
1.300
=====
HOLD
0.542
1.413
0.871
clk_ibuf
0.000
0.675
cycle_counter_5_s0
0.860
1.061
n305_s
1.181
1.413
cycle_counter_5_s0
1.413
=====
HOLD
0.542
1.413
0.871
clk_ibuf
0.000
0.675
cycle_counter_6_s0
0.860
1.061
n304_s
1.181
1.413
cycle_counter_6_s0
1.413
=====
HOLD
0.544
1.415
0.871
clk_ibuf
0.000
0.675
bit_sample_s0
0.860
1.061
recieved_data_7_s0
1.415
=====
HOLD
0.546
1.416
0.871
clk_ibuf
0.000
0.675
cycle_counter_4_s0
0.860
1.061
n306_s
1.184
1.416
cycle_counter_4_s0
1.416
=====
HOLD
0.547
1.418
0.871
clk_ibuf
0.000
0.675
cycle_counter_8_s0
0.860
1.061
n302_s
1.186
1.418
cycle_counter_8_s0
1.418
=====
HOLD
0.549
1.420
0.871
clk_ibuf
0.000
0.675
recieved_data_2_s0
0.860
1.061
recieved_data_1_s0
1.420
=====
HOLD
0.549
1.420
0.871
clk_ibuf
0.000
0.675
recieved_data_5_s0
0.860
1.061
recieved_data_4_s0
1.420
=====
HOLD
0.550
1.421
0.871
clk_ibuf
0.000
0.675
recieved_data_1_s0
0.860
1.061
recieved_data_0_s0
1.421
=====
HOLD
0.550
1.421
0.871
clk_ibuf
0.000
0.675
recieved_data_3_s0
0.860
1.061
recieved_data_2_s0
1.421
=====
HOLD
0.550
1.421
0.871
clk_ibuf
0.000
0.675
recieved_data_6_s0
0.860
1.061
recieved_data_5_s0
1.421
=====
HOLD
0.551
1.422
0.871
clk_ibuf
0.000
0.675
fsm_state_1_s0
0.860
1.062
n310_s3
1.190
1.422
cycle_counter_0_s1
1.422
=====
HOLD
0.552
1.423
0.871
clk_ibuf
0.000
0.675
cycle_counter_10_s0
0.860
1.061
n300_s
1.191
1.423
cycle_counter_10_s0
1.423
=====
HOLD
0.552
1.423
0.871
clk_ibuf
0.000
0.675
cycle_counter_11_s0
0.860
1.061
n299_s
1.191
1.423
cycle_counter_11_s0
1.423
=====
HOLD
0.552
1.423
0.871
clk_ibuf
0.000
0.675
cycle_counter_12_s0
0.860
1.061
n298_s
1.191
1.423
cycle_counter_12_s0
1.423
=====
HOLD
0.553
1.424
0.871
clk_ibuf
0.000
0.675
cycle_counter_0_s1
0.860
1.061
n309_s
1.192
1.424
cycle_counter_1_s0
1.424
=====
HOLD
0.553
1.424
0.871
clk_ibuf
0.000
0.675
recieved_data_7_s0
0.860
1.061
recieved_data_6_s0
1.424
=====
HOLD
0.557
1.428
0.871
clk_ibuf
0.000
0.675
bit_counter_2_s0
0.860
1.062
n252_s0
1.064
1.428
bit_counter_2_s0
1.428
=====
HOLD
0.561
1.432
0.871
clk_ibuf
0.000
0.675
fsm_state_0_s0
0.860
1.062
n_fsm_state_0_s3
1.068
1.432
fsm_state_0_s0
1.432
