From 932dfeab22d27410b1ed361afd57b7695b84a808 Mon Sep 17 00:00:00 2001
From: "Tan, Raymond" <raymond.tan@intel.com>
Date: Thu, 28 May 2015 18:43:41 +0800
Subject: [PATCH 26/65] intel-quark: intel_quark_platform_clanton_peak: Add
 bitbanged SPI on NC GPIO

This patch is to add the bitbanged SPI on the NC GPIO

Signed-off-by: Tan, Raymond <raymond.tan@intel.com>
Change-Id: Ia31b6df5eb7e50e16fca08aa6e22683a7799c220
Reviewed-on: https://git-gar-1.devtools.intel.com/gerrit/5132
Signed-off-by: Pengyu Ma <pengyu.ma@windriver.com>
---
 .../intel_quark_platform_clanton_peak.c            |    3 +++
 1 files changed, 3 insertions(+), 0 deletions(-)

diff --git a/drivers/platform/x86/intel-quark/intel_quark_platform_clanton_peak.c b/drivers/platform/x86/intel-quark/intel_quark_platform_clanton_peak.c
index cfdd819..3848492 100644
--- a/drivers/platform/x86/intel-quark/intel_quark_platform_clanton_peak.c
+++ b/drivers/platform/x86/intel-quark/intel_quark_platform_clanton_peak.c
@@ -231,6 +231,9 @@ static int intel_qrk_plat_clanton_peak_probe(struct platform_device *pdev)
 			goto end;
 	} else if (spi_bbang) {
 		ret = register_bitbanged_spi(0);
+		if (ret)
+			goto end;
+		ret = register_bitbanged_spi(1);
 	}
 
 	if (0 == spi_eight_dev) {
-- 
1.7.5.4

