Mridul Agarwal , Bipul C. Paul , Ming Zhang , Subhasish Mitra, Circuit Failure Prediction and Its Application to Transistor Aging, Proceedings of the 25th IEEE VLSI Test Symmposium, p.277-286, May 06-10, 2007[doi>10.1109/VTS.2007.22]
L. Richard Carley , Akshay Aggarwal, A completey on-chip voltage regulation technique for low power digital circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.109-111, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313885]
AMD. 2000. AMD PowerNow&excl; technology, dynamically manages power and performance. White Paper.
Eric Borch , Srilatha Manne , Joel Emer , Eric Tune, Loose Loops Sink Chips, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.299, February 02-06, 2002
David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]
Das, S., Roberts, D., Lee, S., Pant, S., Blaauw, D., Austin, T., Flautner, K., and Mudge, T. 2006. A self-tuning DVS processor using delay-error detection and correction. J. Solid-States Circuits. 41, 4, 792--804.
Dorsey, J., Searles, S., Ciraula, M., Johnson, S., Bujanos, N., Wu, D., Braganza, M., Meyers, S., Fang, E., and Kumar, R. 2007. An integrated quad-core opteron processor. In Proceedings of the International Solid-States Circuits Conference (ISSCC). 102--103.
Nicola Dragone , Akshay Aggarwal , L. Richard Carley, An adaptive on-chip voltage regulation technique for low-power applications, Proceedings of the 2000 international symposium on Low power electronics and design, p.20-24, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344185]
D. E. Duarte , N. Vijaykrishnan , M. J. Irwin, A clock power model to evaluate impact of architectural and technology optimizations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.6, p.844-855, December 2002[doi>10.1109/TVLSI.2002.808433]
Elkan, C. 2003. Using the triangle inequality to accelerate K-means. In Proceedings of the International Conference on Machine Learning (ICML).
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Gerosa et al. 1994. A 2.2 W, 80 MHz superscalar RISC microprocessor. J. Solid-States Circuits. 29, 12, 1440--1452.
Gronowski, P. E., Bowhill, W., Preston, R., Gowan, M., and Allmon, R. 1998. High performance microprocessor design. J. Solid-States Circuits. 33, 5, 676--686.
Sebastian Herbert , Diana Marculescu, Analysis of dynamic voltage/frequency scaling in chip-multiprocessors, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283790]
Intel. 2004. Enhanced Intel SpeedStep technology for the Intel Pentium M processor. White Paper.
Canturk Isci , Alper Buyuktosunoglu , Chen-Yong Cher , Pradip Bose , Margaret Martonosi, An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.347-358, December 09-13, 2006[doi>10.1109/MICRO.2006.8]
James, N., Restle, P., Friedrich, J., Huott, B., and McCredie, B. 2007. Comparison of split-versus connected-core supplies in the POWER6 microprocessor. In Proceedings of the International Solid-States Circuits Conference (ISSCC). 298--299.
Jeon, Y., Lee, J., Lee, H., Jin, K., Min, K., Chung, J., and Park, H. J. 2004. A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs. J. Solid-States Circuits. 2087--2092.
Vivek Joshi , David Blaauw , Dennis Sylvester, Soft-edge flip-flops for improved timing yield: design and optimization, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Mahoney, P., Fetzer, E., Doyle, B., and Naffziger, S. 2005. Clock distribution on a dual-core, multi-threaded itanium-family processor. In Proceedings of the International Solid-States Circuits Conference (ISSCC). 292--293, 599.
McGowen, R., Poirier, C., Bostak, C., Ignowski, J., Millican, M., Parks, W., and Naffziger, S. 2006. Power and temperature control on a 90-nm Itanium family processor. J. Solid-States Circuits. 41, 1, 229--237.
Minami, K., Mizuno, M., Yamaguchi, H., Nakano, T., Matsushima, Y., Sumi, Y., Sato, T., Yamashida, H., and Yamashina, M. 2000. A 1 GHz portable digital delay-locked loop with infinite phase capture ranges. In Proceedings of the International Solid-States Circuits Conference (ISSCC). 350--351, 469.
Rabaey, J., A.Chandrakasan, and B.Nikolic. 2004. Digital Integrated Circuits, A Design Perspective. 2nd Ed. Pearson Education Asia Limited and Tsinghu University Press, Chapter 9.
Sakurai, T. and Newton, A. 1990. Alpha-power law MOSFET model and its application to CMOS inveter delay and other formulas. J. Solid-States Circuits. 25, 584--594.
Sun Microsystem Inc. 2006. OpenSPARC T1 microarchitecture specification.
Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250703]
Jeng-Liang Tsai , Lizheng Zhang, Statistical timing analysis driven post-silicon-tunable clock-tree synthesis, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.575-581, November 06-10, 2005, San Jose, CA
Usami, K., Igarashi, M., Minami, F., Ishikawa, T., Kanzawa, M., Ichida, M., and Nogami, K. 1998. Automated low-power technique exploiting multiple supply voltages applied to a media processor. J. Solid-States Circuits. 33, 3, 463--472.
Xanthopoulos, T., Bailey, D. W., Gangwar, A. K., Gowan, M. K., Jain, A. K., and Prewitt, B. K. 2001. The design and analysis of the clock distribution network for a 1.2 GHz Alpha microprocessor. In Proceedings of the International Solid-States Circuits Conference (ISSCC). 402--403.
Guihai Yan , Yinhe Han , Xiaowei Li, A unified online fault detection scheme via checking of stability violation, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Guihai Yan , Yinhe Han , Hui Liu , Xiaoyao Liang , Xiaowei Li, MicroFix: exploiting path-grained timing adaptability for improving power-performance efficiency, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594334]
Zhao, W. and Cao, Y. 2006. New generation of Predictive Technology model for sub-45nm early design exploration. IEEE Trans. on Electron Devices 53, 11, 2816--2823.
