{"vcs1":{"timestamp_begin":1746807765.946080104, "rt":5.76, "ut":5.45, "st":0.25}}
{"vcselab":{"timestamp_begin":1746807771.789847049, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746807772.141338145, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746807765.627210834}
{"VCS_COMP_START_TIME": 1746807765.627210834}
{"VCS_COMP_END_TIME": 1746807772.503105370}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380264}}
{"vcselab": {"peak_mem": 174916}}
