#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Aug 16 22:54:01 2022
# Process ID: 11233
# Current directory: /home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/BlockDesign_Clock_divider_3_0_synth_1
# Command line: vivado -log BlockDesign_Clock_divider_3_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_Clock_divider_3_0.tcl
# Log file: /home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/BlockDesign_Clock_divider_3_0_synth_1/BlockDesign_Clock_divider_3_0.vds
# Journal file: /home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/BlockDesign_Clock_divider_3_0_synth_1/vivado.jou
# Running On: machine, OS: Linux, CPU Frequency: 3293.814 MHz, CPU Physical cores: 8, Host memory: 8299 MB
#-----------------------------------------------------------
source BlockDesign_Clock_divider_3_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top BlockDesign_Clock_divider_3_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11251
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2624.387 ; gain = 0.000 ; free physical = 3601 ; free virtual = 6521
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BlockDesign_Clock_divider_3_0' [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Clock_divider_3_0/synth/BlockDesign_Clock_divider_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Clock_divider' [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.srcs/sources_1/new/Clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clock_divider' (0#1) [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.srcs/sources_1/new/Clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BlockDesign_Clock_divider_3_0' (0#1) [/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Clock_divider_3_0/synth/BlockDesign_Clock_divider_3_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2624.387 ; gain = 0.000 ; free physical = 3763 ; free virtual = 6695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2624.387 ; gain = 0.000 ; free physical = 3503 ; free virtual = 6452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3502 ; free virtual = 6450
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3490 ; free virtual = 6446
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3822 ; free virtual = 6932
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3816 ; free virtual = 6926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3812 ; free virtual = 6923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3632 ; free virtual = 6761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3632 ; free virtual = 6761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3632 ; free virtual = 6761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3632 ; free virtual = 6762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3632 ; free virtual = 6762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3632 ; free virtual = 6762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |     2|
|5     |LUT4   |     1|
|6     |LUT5   |     3|
|7     |LUT6   |     7|
|8     |FDRE   |    29|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    51|
|2     |  inst   |Clock_divider |    51|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3632 ; free virtual = 6762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.391 ; gain = 8.004 ; free physical = 3634 ; free virtual = 6763
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.398 ; gain = 8.004 ; free physical = 3633 ; free virtual = 6763
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.398 ; gain = 0.000 ; free physical = 3718 ; free virtual = 6847
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.418 ; gain = 0.000 ; free physical = 3584 ; free virtual = 6727
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5ee6673
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2688.418 ; gain = 64.031 ; free physical = 3783 ; free virtual = 6926
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/BlockDesign_Clock_divider_3_0_synth_1/BlockDesign_Clock_divider_3_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP BlockDesign_Clock_divider_3_0, cache-ID = e9d5f50e42c70fa6
INFO: [Common 17-1381] The checkpoint '/home/rootuser/Desktop/Vivado/Clock_divider_with_SW/Clock_divider.runs/BlockDesign_Clock_divider_3_0_synth_1/BlockDesign_Clock_divider_3_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_Clock_divider_3_0_utilization_synth.rpt -pb BlockDesign_Clock_divider_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 22:54:23 2022...
