// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VMUL_32_HYBRID_64_BK1_KL5_FANOUT16__SYMS_H_
#define VERILATED_VMUL_32_HYBRID_64_BK1_KL5_FANOUT16__SYMS_H_  // guard

#include "verilated.h"

// INCLUDE MODEL CLASS

#include "VMul_32_Hybrid_64_BK1_KL5_Fanout16.h"

// INCLUDE MODULE CLASSES
#include "VMul_32_Hybrid_64_BK1_KL5_Fanout16___024root.h"
#include "VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16.h"

// SYMS CLASS (contains all model state)
class alignas(VL_CACHE_LINE_BYTES)VMul_32_Hybrid_64_BK1_KL5_Fanout16__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    VMul_32_Hybrid_64_BK1_KL5_Fanout16* const __Vm_modelp;
    VlDeleter __Vm_deleter;
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    VMul_32_Hybrid_64_BK1_KL5_Fanout16___024root TOP;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Hybrid_64_BK1_KL5_Fanout16_top__DOT__u0;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_0;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_1;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_10;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_11;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_12;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_13;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_14;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_15;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_16;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_17;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_18;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_19;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_2;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_20;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_21;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_22;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_23;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_24;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_25;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_26;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_27;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_28;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_29;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_3;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_30;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_4;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_5;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_6;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_7;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_8;
    VMul_32_Hybrid_64_BK1_KL5_Fanout16_Hybrid_64_BK1_KL5_Fanout16 TOP__Mul_32_Hybrid_64_BK1_KL5_Fanout16__DOT__Hybrid_64_BK1_KL5_Fanout16_9;

    // CONSTRUCTORS
    VMul_32_Hybrid_64_BK1_KL5_Fanout16__Syms(VerilatedContext* contextp, const char* namep, VMul_32_Hybrid_64_BK1_KL5_Fanout16* modelp);
    ~VMul_32_Hybrid_64_BK1_KL5_Fanout16__Syms();

    // METHODS
    const char* name() { return TOP.name(); }
};

#endif  // guard
