// Seed: 957126055
module module_0;
  always #1 id_1 <= #id_1 id_1;
  assign module_2.id_1 = 0;
  wire id_2;
  assign id_1 = -1;
  wire id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  supply0 id_4 = 1 - -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_1 <= id_1;
  end
  bit  id_2 = id_1;
  wire id_3;
  assign id_2 = 1;
endmodule
