{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.604147",
   "Default View_TopLeft":"760,262",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2920 -y 920 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2920 -y 940 -defaultsOSRD
preplace port cam_gpio -pg 1 -lvl 8 -x 2920 -y 900 -defaultsOSRD
preplace port cam_iic -pg 1 -lvl 8 -x 2920 -y 960 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace port hdmi_tx -pg 1 -lvl 8 -x 2920 -y 120 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace port RSTBTN -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port RSTLED -pg 1 -lvl 8 -x 2920 -y 1150 -defaultsOSRD
preplace port arduino_led -pg 1 -lvl 0 -x 0 -y 1940 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace portBus jb_p -pg 1 -lvl 8 -x 2920 -y 1830 -defaultsOSRD
preplace portBus jb_n -pg 1 -lvl 8 -x 2920 -y 1810 -defaultsOSRD
preplace portBus jc_p -pg 1 -lvl 8 -x 2920 -y 760 -defaultsOSRD
preplace portBus udpled -pg 1 -lvl 8 -x 2920 -y 1260 -defaultsOSRD
preplace portBus framenum -pg 1 -lvl 8 -x 2920 -y 1400 -defaultsOSRD
preplace portBus update_mem_addr -pg 1 -lvl 8 -x 2920 -y 1710 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 3 -x 790 -y 220 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2630 -y 990 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 7 -x 2630 -y 120 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -x 430 -y 1080 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 4 -x 1210 -y 120 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -x 2060 -y 150 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2060 -y 380 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -x 1610 -y 860 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -x 1210 -y 980 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2060 -y 600 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 6 -x 2060 -y 860 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 1610 -y 600 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 130 -y 1210 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 790 -y 630 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -x 1210 -y 630 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 5 -x 1610 -y 310 -defaultsOSRD
preplace inst rst_system_150M -pg 1 -lvl 5 -x 1610 -y 1690 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -x 2630 -y 2000 -defaultsOSRD
preplace inst ps7_0_axi_periph_1 -pg 1 -lvl 6 -x 2060 -y 1390 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 2630 -y 1250 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 7 -x 2630 -y 1390 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -x 2060 -y 1070 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 7 -x 2630 -y 750 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 7 -x 2630 -y 1700 -defaultsOSRD
preplace inst axi_gpio_4 -pg 1 -lvl 7 -x 2630 -y 1560 -defaultsOSRD
preplace netloc DVIClocking_0_SerialClk 1 3 4 NJ 220 1380J 170 1870J 300 2380
preplace netloc DVIClocking_0_aLockedOut 1 3 1 950 160n
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1410 850n
preplace netloc PixelClk_Generator_clk_out1 1 3 4 940 20 1420 150 1830 290 2330J
preplace netloc axi_vdma_0_mm2s_introut 1 5 1 1830 380n
preplace netloc axi_vdma_0_s2mm_introut 1 5 2 1870 1930 NJ
preplace netloc clk_wiz_0_locked 1 1 1 250 1120n
preplace netloc clk_wiz_1_locked 1 2 3 640 380 NJ 380 1390
preplace netloc clk_wiz_1_pxl_clk_5x 1 2 3 600 390 1020J 540 1380
preplace netloc dphy_clk_lp_n_1 1 0 4 NJ 920 NJ 920 NJ 920 NJ
preplace netloc dphy_clk_lp_p_1 1 0 4 NJ 900 NJ 900 NJ 900 NJ
preplace netloc dphy_data_hs_n_1 1 0 4 NJ 960 NJ 960 NJ 960 NJ
preplace netloc dphy_data_hs_p_1 1 0 4 NJ 940 NJ 940 NJ 940 NJ
preplace netloc dphy_data_lp_n_1 1 0 4 NJ 980 220J 970 NJ 970 950J
preplace netloc dphy_data_lp_p_1 1 0 4 NJ 1120 240J 1180 610J 1140 1010J
preplace netloc mm_clk_150 1 1 6 NJ 1200 NJ 1200 NJ 1200 1400 1170 1850 1600 2330
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 40 1300 NJ 1300 NJ 1300 1000 800 1380J 970 1790J 980 2310J 1140 2860
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 7 260 1190 630J 1150 980 1210 1380 1590 NJ 1590 2320J 1470 2870
preplace netloc ref_clk_200 1 1 3 NJ 1220 NJ 1220 1040
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 4 600 870 990J 730 NJ 730 1810
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 5 620 1060 1030 790 1430 470 1880 730 2370
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 610 1040 NJ
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 4 1 1390 160n
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 4 2 1400 160 1890J
preplace netloc s_axil_clk_50 1 1 6 230 980 630 1050 1020 780 1420 750 1890J 740 2320
preplace netloc v_axi4s_vid_out_0_locked 1 6 1 2300 110n
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1430 10 NJ 10 2290
preplace netloc v_tc_0_irq 1 5 1 1870 310n
preplace netloc xlconcat_0_dout 1 6 1 2350 380n
preplace netloc AXI_BayerToRGB_1_jb_p 1 6 2 2270 1830 NJ
preplace netloc AXI_BayerToRGB_1_jb_n 1 6 2 2240 1820 2890J
preplace netloc AXI_GammaCorrection_0_jc_p 1 6 2 2350 1480 2900
preplace netloc RSTBTN_1 1 0 6 NJ 140 NJ 140 NJ 140 1020J 370 1400J 450 1820J
preplace netloc AXI_BayerToRGB_1_RSTLED 1 6 2 2280J 1150 NJ
preplace netloc rst_system_150M_peripheral_aresetn 1 5 2 1890 1950 2310
preplace netloc axi_gpio_0_gpio_io_o 1 6 2 2370 1780 2890
preplace netloc axi_gpio_1_gpio_io_o 1 6 2 2380 1790 2880
preplace netloc arduino_led_1 1 0 8 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 2340 1800 2860
preplace netloc axi_gpio_2_gpio_io_o 1 6 2 2360 1810 2870
preplace netloc processing_system7_0_M_AXI_GP0 1 2 6 640 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 2890
preplace netloc processing_system7_0_DDR 1 7 1 NJ 920
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 2 970 530 NJ
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ 940
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 2 950 770 1390J
preplace netloc v_tc_0_vtiming_out 1 5 1 1820 90n
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 960 630n
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 6 1 N 90
preplace netloc ps7_0_axi_periph_1_M00_AXI 1 6 1 2300 1230n
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 2380 600n
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 4 940 740 NJ 740 1860J 720 NJ
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 1800 860n
preplace netloc ps7_0_axi_periph_1_M01_AXI 1 6 1 N 1370
preplace netloc dphy_hs_clock_1 1 0 4 NJ 880 NJ 880 NJ 880 NJ
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 2300 700n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 1800 70n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 2 960 230 NJ
preplace netloc S00_AXI_1 1 5 1 1840 560n
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1390 830n
preplace netloc processing_system7_0_IIC_0 1 7 1 NJ 960
preplace netloc axi_vdma_0_M_AXI_MM2S 1 5 1 N 540
preplace netloc rgb2dvi_0_TMDS 1 7 1 NJ 120
preplace netloc processing_system7_0_M_AXI_GP1 1 5 3 1890 1170 NJ 1170 2880
preplace netloc ps7_0_axi_periph_1_M02_AXI 1 6 1 2260 1390n
preplace netloc processing_system7_0_GPIO_0 1 7 1 NJ 900
preplace netloc axi_mem_intercon_1_M00_AXI 1 6 1 2290 860n
preplace netloc AXI_GammaCorrection_0_m_axis_video 1 4 4 1440 460 NJ 460 NJ 460 2900
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1020 590n
preplace netloc ps7_0_axi_periph_1_M04_AXI 1 6 1 2250 1430n
levelinfo -pg 1 0 130 430 790 1210 1610 2060 2630 2920
pagesize -pg 1 -db -bbox -sgen -190 0 3120 2170
"
}
{
   "da_axi4_cnt":"10",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"3"
}
