$date
	Thu Oct 13 13:51:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fa_test $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$var reg 1 & clk $end
$scope module i_fa $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 ' net3 $end
$var wire 1 ( net2 $end
$var wire 1 ) net1 $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( cout $end
$var wire 1 ) sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 % a $end
$var wire 1 ) b $end
$var wire 1 ' cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x)
x(
x'
0&
x%
x$
x#
x"
x!
$end
#200
0"
0!
0'
0)
0(
0%
0$
0#
1&
#400
0&
#600
1&
#800
0&
#1000
1!
1%
1&
#1200
0&
#1400
1&
#1600
0&
#1800
1)
0%
1$
1&
#2000
0&
#2200
1&
#2400
0&
#2600
1"
0!
1'
1%
1&
#2800
0&
#3000
1&
#3200
0&
#3400
0"
1!
0'
0%
0$
1#
1&
#3600
0&
#3800
1&
#4000
0&
#4200
1"
0!
1'
1%
1&
#4400
0&
#4600
1&
#4800
0&
#5000
0'
0)
1(
0%
1$
1&
#5200
0&
#5400
1&
#5600
0&
#5800
1!
1%
1&
#6000
0&
#6200
1&
#6400
0&
#6600
1&
