# Notes on implementation:
#   VLMAX = LMUL*VLEN/SEW
#   AVL:
#     (avl <= vlmax) vl_next = avl;
#     else  vl_next = vlmax;
riscv-vector-unit:
  mode-change-bias:
    P: 0.2
  mode-distribution:
    VM:
      - [all_ones, 2.0]
      - [any_legal, 1.0]
    VL:
      - [vlmax, 2.0]
      - [any_legal, 1.0]
    VXRM:
      rnu: 1.0
      rne: 1.0
      rdn: 1.0
      ron: 1.0
    VTYPE:
      SEW:
        sew_8: 1.0
        sew_16: 1.0
        sew_32: 1.0
        sew_64: 1.0
      LMUL:
        m1: 1.0
        m2: 1.0
        m4: 1.0
        m8: 1.0
        mf2: 1.0
        mf4: 1.0
        mf8: 1.0
      VMA:
        mu: 1.0
        ma: 1.0
      VTA:
        tu: 1.0
        ta: 1.0
