{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695807690325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695807690325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 15:11:30 2023 " "Processing started: Wed Sep 27 15:11:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695807690325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695807690325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_X -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_X -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695807690325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695807690639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695807690639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695807699885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 21 10 " "Found 21 design units, including 10 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Equations " "Found design unit 5: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_2-Equations " "Found design unit 6: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_3-Equations " "Found design unit 7: OR_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_2-Equations " "Found design unit 9: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XNOR_2-Equations " "Found design unit 10: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 HALF_ADDER-Equations " "Found design unit 11: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_2 " "Found entity 5: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_3 " "Found entity 6: OR_3" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR_2 " "Found entity 9: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_ADDER " "Found entity 10: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/Gates.vhdl" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695807699885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695807699885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcd_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_X-Struct " "Found design unit 1: BCD_X-Struct" {  } { { "BCD_X.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/BCD_X.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_X " "Found entity 1: BCD_X" {  } { { "BCD_X.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/BCD_X.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695807699885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695807699885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1695807699917 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "3 1 downto 0 input_vector DUT.vhdl(25) " "VHDL error at DUT.vhdl(25): index value 3 is outside the range (1 downto 0) of object \"input_vector\"" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/DUT.vhdl" 25 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Design Software" 0 -1 1695807699917 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "2 1 downto 0 input_vector DUT.vhdl(26) " "VHDL error at DUT.vhdl(26): index value 2 is outside the range (1 downto 0) of object \"input_vector\"" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/DUT.vhdl" 26 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Design Software" 0 -1 1695807699917 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "3 0 downto 0 output_vector DUT.vhdl(30) " "VHDL error at DUT.vhdl(30): index value 3 is outside the range (0 downto 0) of object \"output_vector\"" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/DUT.vhdl" 30 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Design Software" 0 -1 1695807699917 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "2 0 downto 0 output_vector DUT.vhdl(31) " "VHDL error at DUT.vhdl(31): index value 2 is outside the range (0 downto 0) of object \"output_vector\"" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/DUT.vhdl" 31 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Design Software" 0 -1 1695807699917 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "1 0 downto 0 output_vector DUT.vhdl(32) " "VHDL error at DUT.vhdl(32): index value 1 is outside the range (0 downto 0) of object \"output_vector\"" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/DUT.vhdl" 32 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Design Software" 0 -1 1695807699917 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "A 2 4 DUT.vhdl(22) " "VHDL Incomplete Partial Association warning at DUT.vhdl(22): port or argument \"A\" has 2/4 unassociated elements" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/DUT.vhdl" 22 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Design Software" 0 -1 1695807699917 "|DUT"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Y 3 4 DUT.vhdl(22) " "VHDL Incomplete Partial Association warning at DUT.vhdl(22): port or argument \"Y\" has 3/4 unassociated elements" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/DUT.vhdl" 22 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Design Software" 0 -1 1695807699917 "|DUT"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1695807699917 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695807699979 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 27 15:11:39 2023 " "Processing ended: Wed Sep 27 15:11:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695807699979 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695807699979 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695807699979 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695807699979 ""}
