// Seed: 764409863
module module_0 (
    output wand  id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  tri1  id_3,
    input  wand  id_4,
    input  tri0  id_5,
    output tri0  id_6,
    input  tri   id_7,
    input  wire  id_8,
    output uwire id_9,
    output wor   id_10
);
  wire id_12;
  assign id_6 = id_4 - -1;
  wire [(  1  ) : 'b0] id_13;
  wire id_14;
  assign module_1.id_3 = 0;
  assign id_2 = id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri id_2
    , id_6,
    input tri0 id_3,
    output wor id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_2,
      id_4,
      id_1
  );
  wire id_8, id_9;
  assign id_1 = -1 ? id_7 == 1 : -1 ? id_0 : -1;
endmodule
