Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Gits\Proyecto-MP3-Empotrados-2025\Quartus\MP3_PC.qsys --block-symbol-file --output-directory=D:\Gits\Proyecto-MP3-Empotrados-2025\Quartus\MP3_PC --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading Quartus/MP3_PC.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding NIOSII [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOSII
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding REG_7SEG [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_7SEG
Progress: Adding REG_BUTTON [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_BUTTON
Progress: Adding REG_SWITCH [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_SWITCH
Progress: Adding TIMER_1s [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER_1s
Progress: Adding UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MP3_PC.REG_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MP3_PC.REG_SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MP3_PC.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Gits\Proyecto-MP3-Empotrados-2025\Quartus\MP3_PC.qsys --synthesis=VERILOG --output-directory=D:\Gits\Proyecto-MP3-Empotrados-2025\Quartus\MP3_PC\synthesis --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading Quartus/MP3_PC.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding NIOSII [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOSII
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding REG_7SEG [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_7SEG
Progress: Adding REG_BUTTON [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_BUTTON
Progress: Adding REG_SWITCH [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_SWITCH
Progress: Adding TIMER_1s [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER_1s
Progress: Adding UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MP3_PC.REG_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MP3_PC.REG_SWITCH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MP3_PC.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MP3_PC: Generating MP3_PC "MP3_PC" for QUARTUS_SYNTH
Info: NIOSII: "MP3_PC" instantiated altera_nios2_gen2 "NIOSII"
Info: RAM: Starting RTL generation for module 'MP3_PC_RAM'
Info: RAM:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MP3_PC_RAM --dir=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0002_RAM_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0002_RAM_gen//MP3_PC_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'MP3_PC_RAM'
Info: RAM: "MP3_PC" instantiated altera_avalon_onchip_memory2 "RAM"
Info: REG_7SEG: Starting RTL generation for module 'MP3_PC_REG_7SEG'
Info: REG_7SEG:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MP3_PC_REG_7SEG --dir=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0003_REG_7SEG_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0003_REG_7SEG_gen//MP3_PC_REG_7SEG_component_configuration.pl  --do_build_sim=0  ]
Info: REG_7SEG: Done RTL generation for module 'MP3_PC_REG_7SEG'
Info: REG_7SEG: "MP3_PC" instantiated altera_avalon_pio "REG_7SEG"
Info: REG_BUTTON: Starting RTL generation for module 'MP3_PC_REG_BUTTON'
Info: REG_BUTTON:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MP3_PC_REG_BUTTON --dir=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0004_REG_BUTTON_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0004_REG_BUTTON_gen//MP3_PC_REG_BUTTON_component_configuration.pl  --do_build_sim=0  ]
Info: REG_BUTTON: Done RTL generation for module 'MP3_PC_REG_BUTTON'
Info: REG_BUTTON: "MP3_PC" instantiated altera_avalon_pio "REG_BUTTON"
Info: REG_SWITCH: Starting RTL generation for module 'MP3_PC_REG_SWITCH'
Info: REG_SWITCH:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MP3_PC_REG_SWITCH --dir=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0005_REG_SWITCH_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0005_REG_SWITCH_gen//MP3_PC_REG_SWITCH_component_configuration.pl  --do_build_sim=0  ]
Info: REG_SWITCH: Done RTL generation for module 'MP3_PC_REG_SWITCH'
Info: REG_SWITCH: "MP3_PC" instantiated altera_avalon_pio "REG_SWITCH"
Info: TIMER_1s: Starting RTL generation for module 'MP3_PC_TIMER_1s'
Info: TIMER_1s:   Generation command is [exec D:/Quartus/quartus/bin64//perl/bin/perl.exe -I D:/Quartus/quartus/bin64//perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MP3_PC_TIMER_1s --dir=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0006_TIMER_1s_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0006_TIMER_1s_gen//MP3_PC_TIMER_1s_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER_1s: Done RTL generation for module 'MP3_PC_TIMER_1s'
Info: TIMER_1s: "MP3_PC" instantiated altera_avalon_timer "TIMER_1s"
Info: UART: Starting RTL generation for module 'MP3_PC_UART'
Info: UART:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MP3_PC_UART --dir=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0007_UART_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0007_UART_gen//MP3_PC_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'MP3_PC_UART'
Info: UART: "MP3_PC" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MP3_PC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "MP3_PC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "MP3_PC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'MP3_PC_NIOSII_cpu'
Info: cpu:   Generation command is [exec D:/Quartus/quartus/bin64//eperlcmd.exe -I D:/Quartus/quartus/bin64//perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MP3_PC_NIOSII_cpu --dir=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0010_cpu_gen/ --quartus_bindir=D:/Quartus/quartus/bin64/ --verilog --config=C:/Users/kenda/AppData/Local/Temp/alt0228_3464741102009527021.dir/0010_cpu_gen//MP3_PC_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.05.20 14:47:50 (*) Starting Nios II generation
Info: cpu: # 2025.05.20 14:47:50 (*)   Checking for plaintext license.
Info: cpu: # 2025.05.20 14:47:50 (*)   Couldn't query license setup in Quartus directory D:/Quartus/quartus/bin64/
Info: cpu: # 2025.05.20 14:47:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.05.20 14:47:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.05.20 14:47:50 (*)   Plaintext license not found.
Info: cpu: # 2025.05.20 14:47:50 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.05.20 14:47:50 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.05.20 14:47:50 (*)   Creating all objects for CPU
Info: cpu: # 2025.05.20 14:47:51 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.05.20 14:47:51 (*)   Creating plain-text RTL
Info: cpu: # 2025.05.20 14:47:51 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MP3_PC_NIOSII_cpu'
Info: cpu: "NIOSII" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOSII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOSII_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: NIOSII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOSII_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: MP3_PC: Done "MP3_PC" with 30 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
