
Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08020000  08020000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ea48  080201b0  080201b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000025a0  0802ebf8  0802ebf8  0001ebf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08031198  08031198  000300e0  2**0
                  CONTENTS
  4 .ARM          00000008  08031198  08031198  00021198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080311a0  080311a0  000300e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080311a0  080311a0  000211a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080311a4  080311a4  000211a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  080311a8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000300e0  2**0
                  CONTENTS
 10 .bss          00001100  200000e0  200000e0  000300e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200011e0  200011e0  000300e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000300e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b80c  00000000  00000000  00030110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a05  00000000  00000000  0005b91c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000021c0  00000000  00000000  00061328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001f90  00000000  00000000  000634e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c352  00000000  00000000  00065478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c36e  00000000  00000000  000917ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f057e  00000000  00000000  000bdb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001ae0b6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000098ec  00000000  00000000  001ae108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080201b0 <__do_global_dtors_aux>:
 80201b0:	b510      	push	{r4, lr}
 80201b2:	4c05      	ldr	r4, [pc, #20]	; (80201c8 <__do_global_dtors_aux+0x18>)
 80201b4:	7823      	ldrb	r3, [r4, #0]
 80201b6:	b933      	cbnz	r3, 80201c6 <__do_global_dtors_aux+0x16>
 80201b8:	4b04      	ldr	r3, [pc, #16]	; (80201cc <__do_global_dtors_aux+0x1c>)
 80201ba:	b113      	cbz	r3, 80201c2 <__do_global_dtors_aux+0x12>
 80201bc:	4804      	ldr	r0, [pc, #16]	; (80201d0 <__do_global_dtors_aux+0x20>)
 80201be:	f3af 8000 	nop.w
 80201c2:	2301      	movs	r3, #1
 80201c4:	7023      	strb	r3, [r4, #0]
 80201c6:	bd10      	pop	{r4, pc}
 80201c8:	200000e0 	.word	0x200000e0
 80201cc:	00000000 	.word	0x00000000
 80201d0:	0802ebe0 	.word	0x0802ebe0

080201d4 <frame_dummy>:
 80201d4:	b508      	push	{r3, lr}
 80201d6:	4b03      	ldr	r3, [pc, #12]	; (80201e4 <frame_dummy+0x10>)
 80201d8:	b11b      	cbz	r3, 80201e2 <frame_dummy+0xe>
 80201da:	4903      	ldr	r1, [pc, #12]	; (80201e8 <frame_dummy+0x14>)
 80201dc:	4803      	ldr	r0, [pc, #12]	; (80201ec <frame_dummy+0x18>)
 80201de:	f3af 8000 	nop.w
 80201e2:	bd08      	pop	{r3, pc}
 80201e4:	00000000 	.word	0x00000000
 80201e8:	200000e4 	.word	0x200000e4
 80201ec:	0802ebe0 	.word	0x0802ebe0

080201f0 <memchr>:
 80201f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80201f4:	2a10      	cmp	r2, #16
 80201f6:	db2b      	blt.n	8020250 <memchr+0x60>
 80201f8:	f010 0f07 	tst.w	r0, #7
 80201fc:	d008      	beq.n	8020210 <memchr+0x20>
 80201fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020202:	3a01      	subs	r2, #1
 8020204:	428b      	cmp	r3, r1
 8020206:	d02d      	beq.n	8020264 <memchr+0x74>
 8020208:	f010 0f07 	tst.w	r0, #7
 802020c:	b342      	cbz	r2, 8020260 <memchr+0x70>
 802020e:	d1f6      	bne.n	80201fe <memchr+0xe>
 8020210:	b4f0      	push	{r4, r5, r6, r7}
 8020212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8020216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 802021a:	f022 0407 	bic.w	r4, r2, #7
 802021e:	f07f 0700 	mvns.w	r7, #0
 8020222:	2300      	movs	r3, #0
 8020224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020228:	3c08      	subs	r4, #8
 802022a:	ea85 0501 	eor.w	r5, r5, r1
 802022e:	ea86 0601 	eor.w	r6, r6, r1
 8020232:	fa85 f547 	uadd8	r5, r5, r7
 8020236:	faa3 f587 	sel	r5, r3, r7
 802023a:	fa86 f647 	uadd8	r6, r6, r7
 802023e:	faa5 f687 	sel	r6, r5, r7
 8020242:	b98e      	cbnz	r6, 8020268 <memchr+0x78>
 8020244:	d1ee      	bne.n	8020224 <memchr+0x34>
 8020246:	bcf0      	pop	{r4, r5, r6, r7}
 8020248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 802024c:	f002 0207 	and.w	r2, r2, #7
 8020250:	b132      	cbz	r2, 8020260 <memchr+0x70>
 8020252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020256:	3a01      	subs	r2, #1
 8020258:	ea83 0301 	eor.w	r3, r3, r1
 802025c:	b113      	cbz	r3, 8020264 <memchr+0x74>
 802025e:	d1f8      	bne.n	8020252 <memchr+0x62>
 8020260:	2000      	movs	r0, #0
 8020262:	4770      	bx	lr
 8020264:	3801      	subs	r0, #1
 8020266:	4770      	bx	lr
 8020268:	2d00      	cmp	r5, #0
 802026a:	bf06      	itte	eq
 802026c:	4635      	moveq	r5, r6
 802026e:	3803      	subeq	r0, #3
 8020270:	3807      	subne	r0, #7
 8020272:	f015 0f01 	tst.w	r5, #1
 8020276:	d107      	bne.n	8020288 <memchr+0x98>
 8020278:	3001      	adds	r0, #1
 802027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 802027e:	bf02      	ittt	eq
 8020280:	3001      	addeq	r0, #1
 8020282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8020286:	3001      	addeq	r0, #1
 8020288:	bcf0      	pop	{r4, r5, r6, r7}
 802028a:	3801      	subs	r0, #1
 802028c:	4770      	bx	lr
 802028e:	bf00      	nop

08020290 <__aeabi_uldivmod>:
 8020290:	b953      	cbnz	r3, 80202a8 <__aeabi_uldivmod+0x18>
 8020292:	b94a      	cbnz	r2, 80202a8 <__aeabi_uldivmod+0x18>
 8020294:	2900      	cmp	r1, #0
 8020296:	bf08      	it	eq
 8020298:	2800      	cmpeq	r0, #0
 802029a:	bf1c      	itt	ne
 802029c:	f04f 31ff 	movne.w	r1, #4294967295
 80202a0:	f04f 30ff 	movne.w	r0, #4294967295
 80202a4:	f000 b974 	b.w	8020590 <__aeabi_idiv0>
 80202a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80202ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80202b0:	f000 f806 	bl	80202c0 <__udivmoddi4>
 80202b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80202b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80202bc:	b004      	add	sp, #16
 80202be:	4770      	bx	lr

080202c0 <__udivmoddi4>:
 80202c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80202c4:	9d08      	ldr	r5, [sp, #32]
 80202c6:	4604      	mov	r4, r0
 80202c8:	468e      	mov	lr, r1
 80202ca:	2b00      	cmp	r3, #0
 80202cc:	d14d      	bne.n	802036a <__udivmoddi4+0xaa>
 80202ce:	428a      	cmp	r2, r1
 80202d0:	4694      	mov	ip, r2
 80202d2:	d969      	bls.n	80203a8 <__udivmoddi4+0xe8>
 80202d4:	fab2 f282 	clz	r2, r2
 80202d8:	b152      	cbz	r2, 80202f0 <__udivmoddi4+0x30>
 80202da:	fa01 f302 	lsl.w	r3, r1, r2
 80202de:	f1c2 0120 	rsb	r1, r2, #32
 80202e2:	fa20 f101 	lsr.w	r1, r0, r1
 80202e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80202ea:	ea41 0e03 	orr.w	lr, r1, r3
 80202ee:	4094      	lsls	r4, r2
 80202f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80202f4:	0c21      	lsrs	r1, r4, #16
 80202f6:	fbbe f6f8 	udiv	r6, lr, r8
 80202fa:	fa1f f78c 	uxth.w	r7, ip
 80202fe:	fb08 e316 	mls	r3, r8, r6, lr
 8020302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8020306:	fb06 f107 	mul.w	r1, r6, r7
 802030a:	4299      	cmp	r1, r3
 802030c:	d90a      	bls.n	8020324 <__udivmoddi4+0x64>
 802030e:	eb1c 0303 	adds.w	r3, ip, r3
 8020312:	f106 30ff 	add.w	r0, r6, #4294967295
 8020316:	f080 811f 	bcs.w	8020558 <__udivmoddi4+0x298>
 802031a:	4299      	cmp	r1, r3
 802031c:	f240 811c 	bls.w	8020558 <__udivmoddi4+0x298>
 8020320:	3e02      	subs	r6, #2
 8020322:	4463      	add	r3, ip
 8020324:	1a5b      	subs	r3, r3, r1
 8020326:	b2a4      	uxth	r4, r4
 8020328:	fbb3 f0f8 	udiv	r0, r3, r8
 802032c:	fb08 3310 	mls	r3, r8, r0, r3
 8020330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8020334:	fb00 f707 	mul.w	r7, r0, r7
 8020338:	42a7      	cmp	r7, r4
 802033a:	d90a      	bls.n	8020352 <__udivmoddi4+0x92>
 802033c:	eb1c 0404 	adds.w	r4, ip, r4
 8020340:	f100 33ff 	add.w	r3, r0, #4294967295
 8020344:	f080 810a 	bcs.w	802055c <__udivmoddi4+0x29c>
 8020348:	42a7      	cmp	r7, r4
 802034a:	f240 8107 	bls.w	802055c <__udivmoddi4+0x29c>
 802034e:	4464      	add	r4, ip
 8020350:	3802      	subs	r0, #2
 8020352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8020356:	1be4      	subs	r4, r4, r7
 8020358:	2600      	movs	r6, #0
 802035a:	b11d      	cbz	r5, 8020364 <__udivmoddi4+0xa4>
 802035c:	40d4      	lsrs	r4, r2
 802035e:	2300      	movs	r3, #0
 8020360:	e9c5 4300 	strd	r4, r3, [r5]
 8020364:	4631      	mov	r1, r6
 8020366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802036a:	428b      	cmp	r3, r1
 802036c:	d909      	bls.n	8020382 <__udivmoddi4+0xc2>
 802036e:	2d00      	cmp	r5, #0
 8020370:	f000 80ef 	beq.w	8020552 <__udivmoddi4+0x292>
 8020374:	2600      	movs	r6, #0
 8020376:	e9c5 0100 	strd	r0, r1, [r5]
 802037a:	4630      	mov	r0, r6
 802037c:	4631      	mov	r1, r6
 802037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020382:	fab3 f683 	clz	r6, r3
 8020386:	2e00      	cmp	r6, #0
 8020388:	d14a      	bne.n	8020420 <__udivmoddi4+0x160>
 802038a:	428b      	cmp	r3, r1
 802038c:	d302      	bcc.n	8020394 <__udivmoddi4+0xd4>
 802038e:	4282      	cmp	r2, r0
 8020390:	f200 80f9 	bhi.w	8020586 <__udivmoddi4+0x2c6>
 8020394:	1a84      	subs	r4, r0, r2
 8020396:	eb61 0303 	sbc.w	r3, r1, r3
 802039a:	2001      	movs	r0, #1
 802039c:	469e      	mov	lr, r3
 802039e:	2d00      	cmp	r5, #0
 80203a0:	d0e0      	beq.n	8020364 <__udivmoddi4+0xa4>
 80203a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80203a6:	e7dd      	b.n	8020364 <__udivmoddi4+0xa4>
 80203a8:	b902      	cbnz	r2, 80203ac <__udivmoddi4+0xec>
 80203aa:	deff      	udf	#255	; 0xff
 80203ac:	fab2 f282 	clz	r2, r2
 80203b0:	2a00      	cmp	r2, #0
 80203b2:	f040 8092 	bne.w	80204da <__udivmoddi4+0x21a>
 80203b6:	eba1 010c 	sub.w	r1, r1, ip
 80203ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80203be:	fa1f fe8c 	uxth.w	lr, ip
 80203c2:	2601      	movs	r6, #1
 80203c4:	0c20      	lsrs	r0, r4, #16
 80203c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80203ca:	fb07 1113 	mls	r1, r7, r3, r1
 80203ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80203d2:	fb0e f003 	mul.w	r0, lr, r3
 80203d6:	4288      	cmp	r0, r1
 80203d8:	d908      	bls.n	80203ec <__udivmoddi4+0x12c>
 80203da:	eb1c 0101 	adds.w	r1, ip, r1
 80203de:	f103 38ff 	add.w	r8, r3, #4294967295
 80203e2:	d202      	bcs.n	80203ea <__udivmoddi4+0x12a>
 80203e4:	4288      	cmp	r0, r1
 80203e6:	f200 80cb 	bhi.w	8020580 <__udivmoddi4+0x2c0>
 80203ea:	4643      	mov	r3, r8
 80203ec:	1a09      	subs	r1, r1, r0
 80203ee:	b2a4      	uxth	r4, r4
 80203f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80203f4:	fb07 1110 	mls	r1, r7, r0, r1
 80203f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80203fc:	fb0e fe00 	mul.w	lr, lr, r0
 8020400:	45a6      	cmp	lr, r4
 8020402:	d908      	bls.n	8020416 <__udivmoddi4+0x156>
 8020404:	eb1c 0404 	adds.w	r4, ip, r4
 8020408:	f100 31ff 	add.w	r1, r0, #4294967295
 802040c:	d202      	bcs.n	8020414 <__udivmoddi4+0x154>
 802040e:	45a6      	cmp	lr, r4
 8020410:	f200 80bb 	bhi.w	802058a <__udivmoddi4+0x2ca>
 8020414:	4608      	mov	r0, r1
 8020416:	eba4 040e 	sub.w	r4, r4, lr
 802041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 802041e:	e79c      	b.n	802035a <__udivmoddi4+0x9a>
 8020420:	f1c6 0720 	rsb	r7, r6, #32
 8020424:	40b3      	lsls	r3, r6
 8020426:	fa22 fc07 	lsr.w	ip, r2, r7
 802042a:	ea4c 0c03 	orr.w	ip, ip, r3
 802042e:	fa20 f407 	lsr.w	r4, r0, r7
 8020432:	fa01 f306 	lsl.w	r3, r1, r6
 8020436:	431c      	orrs	r4, r3
 8020438:	40f9      	lsrs	r1, r7
 802043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 802043e:	fa00 f306 	lsl.w	r3, r0, r6
 8020442:	fbb1 f8f9 	udiv	r8, r1, r9
 8020446:	0c20      	lsrs	r0, r4, #16
 8020448:	fa1f fe8c 	uxth.w	lr, ip
 802044c:	fb09 1118 	mls	r1, r9, r8, r1
 8020450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8020454:	fb08 f00e 	mul.w	r0, r8, lr
 8020458:	4288      	cmp	r0, r1
 802045a:	fa02 f206 	lsl.w	r2, r2, r6
 802045e:	d90b      	bls.n	8020478 <__udivmoddi4+0x1b8>
 8020460:	eb1c 0101 	adds.w	r1, ip, r1
 8020464:	f108 3aff 	add.w	sl, r8, #4294967295
 8020468:	f080 8088 	bcs.w	802057c <__udivmoddi4+0x2bc>
 802046c:	4288      	cmp	r0, r1
 802046e:	f240 8085 	bls.w	802057c <__udivmoddi4+0x2bc>
 8020472:	f1a8 0802 	sub.w	r8, r8, #2
 8020476:	4461      	add	r1, ip
 8020478:	1a09      	subs	r1, r1, r0
 802047a:	b2a4      	uxth	r4, r4
 802047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8020480:	fb09 1110 	mls	r1, r9, r0, r1
 8020484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8020488:	fb00 fe0e 	mul.w	lr, r0, lr
 802048c:	458e      	cmp	lr, r1
 802048e:	d908      	bls.n	80204a2 <__udivmoddi4+0x1e2>
 8020490:	eb1c 0101 	adds.w	r1, ip, r1
 8020494:	f100 34ff 	add.w	r4, r0, #4294967295
 8020498:	d26c      	bcs.n	8020574 <__udivmoddi4+0x2b4>
 802049a:	458e      	cmp	lr, r1
 802049c:	d96a      	bls.n	8020574 <__udivmoddi4+0x2b4>
 802049e:	3802      	subs	r0, #2
 80204a0:	4461      	add	r1, ip
 80204a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80204a6:	fba0 9402 	umull	r9, r4, r0, r2
 80204aa:	eba1 010e 	sub.w	r1, r1, lr
 80204ae:	42a1      	cmp	r1, r4
 80204b0:	46c8      	mov	r8, r9
 80204b2:	46a6      	mov	lr, r4
 80204b4:	d356      	bcc.n	8020564 <__udivmoddi4+0x2a4>
 80204b6:	d053      	beq.n	8020560 <__udivmoddi4+0x2a0>
 80204b8:	b15d      	cbz	r5, 80204d2 <__udivmoddi4+0x212>
 80204ba:	ebb3 0208 	subs.w	r2, r3, r8
 80204be:	eb61 010e 	sbc.w	r1, r1, lr
 80204c2:	fa01 f707 	lsl.w	r7, r1, r7
 80204c6:	fa22 f306 	lsr.w	r3, r2, r6
 80204ca:	40f1      	lsrs	r1, r6
 80204cc:	431f      	orrs	r7, r3
 80204ce:	e9c5 7100 	strd	r7, r1, [r5]
 80204d2:	2600      	movs	r6, #0
 80204d4:	4631      	mov	r1, r6
 80204d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80204da:	f1c2 0320 	rsb	r3, r2, #32
 80204de:	40d8      	lsrs	r0, r3
 80204e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80204e4:	fa21 f303 	lsr.w	r3, r1, r3
 80204e8:	4091      	lsls	r1, r2
 80204ea:	4301      	orrs	r1, r0
 80204ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80204f0:	fa1f fe8c 	uxth.w	lr, ip
 80204f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80204f8:	fb07 3610 	mls	r6, r7, r0, r3
 80204fc:	0c0b      	lsrs	r3, r1, #16
 80204fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8020502:	fb00 f60e 	mul.w	r6, r0, lr
 8020506:	429e      	cmp	r6, r3
 8020508:	fa04 f402 	lsl.w	r4, r4, r2
 802050c:	d908      	bls.n	8020520 <__udivmoddi4+0x260>
 802050e:	eb1c 0303 	adds.w	r3, ip, r3
 8020512:	f100 38ff 	add.w	r8, r0, #4294967295
 8020516:	d22f      	bcs.n	8020578 <__udivmoddi4+0x2b8>
 8020518:	429e      	cmp	r6, r3
 802051a:	d92d      	bls.n	8020578 <__udivmoddi4+0x2b8>
 802051c:	3802      	subs	r0, #2
 802051e:	4463      	add	r3, ip
 8020520:	1b9b      	subs	r3, r3, r6
 8020522:	b289      	uxth	r1, r1
 8020524:	fbb3 f6f7 	udiv	r6, r3, r7
 8020528:	fb07 3316 	mls	r3, r7, r6, r3
 802052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020530:	fb06 f30e 	mul.w	r3, r6, lr
 8020534:	428b      	cmp	r3, r1
 8020536:	d908      	bls.n	802054a <__udivmoddi4+0x28a>
 8020538:	eb1c 0101 	adds.w	r1, ip, r1
 802053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8020540:	d216      	bcs.n	8020570 <__udivmoddi4+0x2b0>
 8020542:	428b      	cmp	r3, r1
 8020544:	d914      	bls.n	8020570 <__udivmoddi4+0x2b0>
 8020546:	3e02      	subs	r6, #2
 8020548:	4461      	add	r1, ip
 802054a:	1ac9      	subs	r1, r1, r3
 802054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8020550:	e738      	b.n	80203c4 <__udivmoddi4+0x104>
 8020552:	462e      	mov	r6, r5
 8020554:	4628      	mov	r0, r5
 8020556:	e705      	b.n	8020364 <__udivmoddi4+0xa4>
 8020558:	4606      	mov	r6, r0
 802055a:	e6e3      	b.n	8020324 <__udivmoddi4+0x64>
 802055c:	4618      	mov	r0, r3
 802055e:	e6f8      	b.n	8020352 <__udivmoddi4+0x92>
 8020560:	454b      	cmp	r3, r9
 8020562:	d2a9      	bcs.n	80204b8 <__udivmoddi4+0x1f8>
 8020564:	ebb9 0802 	subs.w	r8, r9, r2
 8020568:	eb64 0e0c 	sbc.w	lr, r4, ip
 802056c:	3801      	subs	r0, #1
 802056e:	e7a3      	b.n	80204b8 <__udivmoddi4+0x1f8>
 8020570:	4646      	mov	r6, r8
 8020572:	e7ea      	b.n	802054a <__udivmoddi4+0x28a>
 8020574:	4620      	mov	r0, r4
 8020576:	e794      	b.n	80204a2 <__udivmoddi4+0x1e2>
 8020578:	4640      	mov	r0, r8
 802057a:	e7d1      	b.n	8020520 <__udivmoddi4+0x260>
 802057c:	46d0      	mov	r8, sl
 802057e:	e77b      	b.n	8020478 <__udivmoddi4+0x1b8>
 8020580:	3b02      	subs	r3, #2
 8020582:	4461      	add	r1, ip
 8020584:	e732      	b.n	80203ec <__udivmoddi4+0x12c>
 8020586:	4630      	mov	r0, r6
 8020588:	e709      	b.n	802039e <__udivmoddi4+0xde>
 802058a:	4464      	add	r4, ip
 802058c:	3802      	subs	r0, #2
 802058e:	e742      	b.n	8020416 <__udivmoddi4+0x156>

08020590 <__aeabi_idiv0>:
 8020590:	4770      	bx	lr
 8020592:	bf00      	nop

08020594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8020594:	b580      	push	{r7, lr}
 8020596:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8020598:	f002 fefc 	bl	8023394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 802059c:	f000 f88c 	bl	80206b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80205a0:	f000 fb26 	bl	8020bf0 <MX_GPIO_Init>
  MX_CRC_Init();
 80205a4:	f000 f8f4 	bl	8020790 <MX_CRC_Init>
  MX_DMA2D_Init();
 80205a8:	f000 f906 	bl	80207b8 <MX_DMA2D_Init>
  MX_FMC_Init();
 80205ac:	f000 fad0 	bl	8020b50 <MX_FMC_Init>
  MX_I2C3_Init();
 80205b0:	f000 f934 	bl	802081c <MX_I2C3_Init>
  MX_LTDC_Init();
 80205b4:	f000 f972 	bl	802089c <MX_LTDC_Init>
  MX_SPI5_Init();
 80205b8:	f000 f9f0 	bl	802099c <MX_SPI5_Init>
  MX_TIM1_Init();
 80205bc:	f000 fa24 	bl	8020a08 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80205c0:	f000 fa9c 	bl	8020afc <MX_USART1_UART_Init>
  MX_USB_HOST_Init();
 80205c4:	f00c fddc 	bl	802d180 <MX_USB_HOST_Init>
  MX_UART5_Init();
 80205c8:	f000 fa6e 	bl	8020aa8 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  // Start Receiving data from modem
  HAL_UART_Receive_IT(&huart5, Rx_Byte, 1);
 80205cc:	2201      	movs	r2, #1
 80205ce:	4930      	ldr	r1, [pc, #192]	; (8020690 <main+0xfc>)
 80205d0:	4830      	ldr	r0, [pc, #192]	; (8020694 <main+0x100>)
 80205d2:	f008 fd4e 	bl	8029072 <HAL_UART_Receive_IT>


  sprintf(buffch,"Starting Application (%d.%d)", BL_Version[0], BL_Version[1]);
 80205d6:	2300      	movs	r3, #0
 80205d8:	461a      	mov	r2, r3
 80205da:	2302      	movs	r3, #2
 80205dc:	492e      	ldr	r1, [pc, #184]	; (8020698 <main+0x104>)
 80205de:	482f      	ldr	r0, [pc, #188]	; (802069c <main+0x108>)
 80205e0:	f00d fa9c 	bl	802db1c <siprintf>
  printf("Starting Application (%d.%d)\r\n", BL_Version[0], BL_Version[1]);
 80205e4:	2300      	movs	r3, #0
 80205e6:	2202      	movs	r2, #2
 80205e8:	4619      	mov	r1, r3
 80205ea:	482d      	ldr	r0, [pc, #180]	; (80206a0 <main+0x10c>)
 80205ec:	f00d f9f8 	bl	802d9e0 <iprintf>


  /*##-1- LCD Initialization #################################################*/
  /* Initialize the LCD */
  BSP_LCD_Init();
 80205f0:	f002 f84a 	bl	8022688 <BSP_LCD_Init>

  /* Layer2 Init */
  BSP_LCD_LayerDefaultInit(1, LCD_FRAME_BUFFER_LAYER1);
 80205f4:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80205f8:	2001      	movs	r0, #1
 80205fa:	f002 f8c7 	bl	802278c <BSP_LCD_LayerDefaultInit>
  /* Set Foreground Layer */
  BSP_LCD_SelectLayer(1);
 80205fe:	2001      	movs	r0, #1
 8020600:	f002 f928 	bl	8022854 <BSP_LCD_SelectLayer>
  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8020604:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8020608:	f002 f9d2 	bl	80229b0 <BSP_LCD_Clear>
  BSP_LCD_SetColorKeying(1, LCD_COLOR_BLACK);
 802060c:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
 8020610:	2001      	movs	r0, #1
 8020612:	f002 f96d 	bl	80228f0 <BSP_LCD_SetColorKeying>
  BSP_LCD_SetLayerVisible(1, DISABLE);
 8020616:	2100      	movs	r1, #0
 8020618:	2001      	movs	r0, #1
 802061a:	f002 f92b 	bl	8022874 <BSP_LCD_SetLayerVisible>

  /* Layer1 Init */
  BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER_LAYER0);
 802061e:	4921      	ldr	r1, [pc, #132]	; (80206a4 <main+0x110>)
 8020620:	2000      	movs	r0, #0
 8020622:	f002 f8b3 	bl	802278c <BSP_LCD_LayerDefaultInit>

  /* Set Foreground Layer */
  BSP_LCD_SelectLayer(0);
 8020626:	2000      	movs	r0, #0
 8020628:	f002 f914 	bl	8022854 <BSP_LCD_SelectLayer>

  /* Enable The LCD */
  BSP_LCD_DisplayOn();
 802062c:	f002 faea 	bl	8022c04 <BSP_LCD_DisplayOn>

  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8020630:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8020634:	f002 f9bc 	bl	80229b0 <BSP_LCD_Clear>


  /* Set Touchscreen Demo description */

  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8020638:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 802063c:	f002 f984 	bl	8022948 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8020640:	4819      	ldr	r0, [pc, #100]	; (80206a8 <main+0x114>)
 8020642:	f002 f969 	bl	8022918 <BSP_LCD_SetTextColor>
  BSP_LCD_SetFont(&Font12);
 8020646:	4819      	ldr	r0, [pc, #100]	; (80206ac <main+0x118>)
 8020648:	f002 f998 	bl	802297c <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 0, (uint8_t*)buffch, CENTER_MODE);
 802064c:	2301      	movs	r3, #1
 802064e:	4a13      	ldr	r2, [pc, #76]	; (802069c <main+0x108>)
 8020650:	2100      	movs	r1, #0
 8020652:	2000      	movs	r0, #0
 8020654:	f002 fa18 	bl	8022a88 <BSP_LCD_DisplayStringAt>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8020658:	f04f 30ff 	mov.w	r0, #4294967295
 802065c:	f002 f95c 	bl	8022918 <BSP_LCD_SetTextColor>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 12, (uint8_t*)"APPLICATION", CENTER_MODE);
 8020660:	f002 f888 	bl	8022774 <BSP_LCD_GetYSize>
 8020664:	4603      	mov	r3, r0
 8020666:	085b      	lsrs	r3, r3, #1
 8020668:	b29b      	uxth	r3, r3
 802066a:	3b0c      	subs	r3, #12
 802066c:	b299      	uxth	r1, r3
 802066e:	2301      	movs	r3, #1
 8020670:	4a0f      	ldr	r2, [pc, #60]	; (80206b0 <main+0x11c>)
 8020672:	2000      	movs	r0, #0
 8020674:	f002 fa08 	bl	8022a88 <BSP_LCD_DisplayStringAt>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8020678:	f00c fda8 	bl	802d1cc <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 802067c:	2201      	movs	r2, #1
 802067e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8020682:	480c      	ldr	r0, [pc, #48]	; (80206b4 <main+0x120>)
 8020684:	f004 f88e 	bl	80247a4 <HAL_GPIO_WritePin>
    if (ota_update_request){

    	//TODO : ota update request handler
    }
	serial_app();
 8020688:	f000 fc00 	bl	8020e8c <serial_app>
    MX_USB_HOST_Process();
 802068c:	e7f4      	b.n	8020678 <main+0xe4>
 802068e:	bf00      	nop
 8020690:	20000400 	.word	0x20000400
 8020694:	200002e0 	.word	0x200002e0
 8020698:	0802ebf8 	.word	0x0802ebf8
 802069c:	2000039c 	.word	0x2000039c
 80206a0:	0802ec18 	.word	0x0802ec18
 80206a4:	d0130000 	.word	0xd0130000
 80206a8:	ffff0000 	.word	0xffff0000
 80206ac:	20000048 	.word	0x20000048
 80206b0:	0802ec38 	.word	0x0802ec38
 80206b4:	40021800 	.word	0x40021800

080206b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80206b8:	b580      	push	{r7, lr}
 80206ba:	b094      	sub	sp, #80	; 0x50
 80206bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80206be:	f107 0320 	add.w	r3, r7, #32
 80206c2:	2230      	movs	r2, #48	; 0x30
 80206c4:	2100      	movs	r1, #0
 80206c6:	4618      	mov	r0, r3
 80206c8:	f00d f8a2 	bl	802d810 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80206cc:	f107 030c 	add.w	r3, r7, #12
 80206d0:	2200      	movs	r2, #0
 80206d2:	601a      	str	r2, [r3, #0]
 80206d4:	605a      	str	r2, [r3, #4]
 80206d6:	609a      	str	r2, [r3, #8]
 80206d8:	60da      	str	r2, [r3, #12]
 80206da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80206dc:	2300      	movs	r3, #0
 80206de:	60bb      	str	r3, [r7, #8]
 80206e0:	4b29      	ldr	r3, [pc, #164]	; (8020788 <SystemClock_Config+0xd0>)
 80206e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80206e4:	4a28      	ldr	r2, [pc, #160]	; (8020788 <SystemClock_Config+0xd0>)
 80206e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80206ea:	6413      	str	r3, [r2, #64]	; 0x40
 80206ec:	4b26      	ldr	r3, [pc, #152]	; (8020788 <SystemClock_Config+0xd0>)
 80206ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80206f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80206f4:	60bb      	str	r3, [r7, #8]
 80206f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80206f8:	2300      	movs	r3, #0
 80206fa:	607b      	str	r3, [r7, #4]
 80206fc:	4b23      	ldr	r3, [pc, #140]	; (802078c <SystemClock_Config+0xd4>)
 80206fe:	681b      	ldr	r3, [r3, #0]
 8020700:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8020704:	4a21      	ldr	r2, [pc, #132]	; (802078c <SystemClock_Config+0xd4>)
 8020706:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802070a:	6013      	str	r3, [r2, #0]
 802070c:	4b1f      	ldr	r3, [pc, #124]	; (802078c <SystemClock_Config+0xd4>)
 802070e:	681b      	ldr	r3, [r3, #0]
 8020710:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8020714:	607b      	str	r3, [r7, #4]
 8020716:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8020718:	2301      	movs	r3, #1
 802071a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 802071c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8020720:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8020722:	2302      	movs	r3, #2
 8020724:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8020726:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802072a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 802072c:	2310      	movs	r3, #16
 802072e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8020730:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8020734:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8020736:	2302      	movs	r3, #2
 8020738:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 802073a:	2303      	movs	r3, #3
 802073c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 802073e:	f107 0320 	add.w	r3, r7, #32
 8020742:	4618      	mov	r0, r3
 8020744:	f006 fa3a 	bl	8026bbc <HAL_RCC_OscConfig>
 8020748:	4603      	mov	r3, r0
 802074a:	2b00      	cmp	r3, #0
 802074c:	d001      	beq.n	8020752 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 802074e:	f000 fb97 	bl	8020e80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8020752:	230f      	movs	r3, #15
 8020754:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8020756:	2302      	movs	r3, #2
 8020758:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 802075a:	2300      	movs	r3, #0
 802075c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 802075e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8020762:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8020764:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8020768:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 802076a:	f107 030c 	add.w	r3, r7, #12
 802076e:	2102      	movs	r1, #2
 8020770:	4618      	mov	r0, r3
 8020772:	f006 fc9b 	bl	80270ac <HAL_RCC_ClockConfig>
 8020776:	4603      	mov	r3, r0
 8020778:	2b00      	cmp	r3, #0
 802077a:	d001      	beq.n	8020780 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 802077c:	f000 fb80 	bl	8020e80 <Error_Handler>
  }
}
 8020780:	bf00      	nop
 8020782:	3750      	adds	r7, #80	; 0x50
 8020784:	46bd      	mov	sp, r7
 8020786:	bd80      	pop	{r7, pc}
 8020788:	40023800 	.word	0x40023800
 802078c:	40007000 	.word	0x40007000

08020790 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8020790:	b580      	push	{r7, lr}
 8020792:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8020794:	4b06      	ldr	r3, [pc, #24]	; (80207b0 <MX_CRC_Init+0x20>)
 8020796:	4a07      	ldr	r2, [pc, #28]	; (80207b4 <MX_CRC_Init+0x24>)
 8020798:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 802079a:	4805      	ldr	r0, [pc, #20]	; (80207b0 <MX_CRC_Init+0x20>)
 802079c:	f002 ff42 	bl	8023624 <HAL_CRC_Init>
 80207a0:	4603      	mov	r3, r0
 80207a2:	2b00      	cmp	r3, #0
 80207a4:	d001      	beq.n	80207aa <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80207a6:	f000 fb6b 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80207aa:	bf00      	nop
 80207ac:	bd80      	pop	{r7, pc}
 80207ae:	bf00      	nop
 80207b0:	200000fc 	.word	0x200000fc
 80207b4:	40023000 	.word	0x40023000

080207b8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80207b8:	b580      	push	{r7, lr}
 80207ba:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80207bc:	4b15      	ldr	r3, [pc, #84]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207be:	4a16      	ldr	r2, [pc, #88]	; (8020818 <MX_DMA2D_Init+0x60>)
 80207c0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80207c2:	4b14      	ldr	r3, [pc, #80]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207c4:	2200      	movs	r2, #0
 80207c6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80207c8:	4b12      	ldr	r3, [pc, #72]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207ca:	2200      	movs	r2, #0
 80207cc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80207ce:	4b11      	ldr	r3, [pc, #68]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207d0:	2200      	movs	r2, #0
 80207d2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80207d4:	4b0f      	ldr	r3, [pc, #60]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207d6:	2200      	movs	r2, #0
 80207d8:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80207da:	4b0e      	ldr	r3, [pc, #56]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207dc:	2200      	movs	r2, #0
 80207de:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80207e0:	4b0c      	ldr	r3, [pc, #48]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207e2:	2200      	movs	r2, #0
 80207e4:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80207e6:	4b0b      	ldr	r3, [pc, #44]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207e8:	2200      	movs	r2, #0
 80207ea:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80207ec:	4809      	ldr	r0, [pc, #36]	; (8020814 <MX_DMA2D_Init+0x5c>)
 80207ee:	f003 f985 	bl	8023afc <HAL_DMA2D_Init>
 80207f2:	4603      	mov	r3, r0
 80207f4:	2b00      	cmp	r3, #0
 80207f6:	d001      	beq.n	80207fc <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80207f8:	f000 fb42 	bl	8020e80 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80207fc:	2101      	movs	r1, #1
 80207fe:	4805      	ldr	r0, [pc, #20]	; (8020814 <MX_DMA2D_Init+0x5c>)
 8020800:	f003 fbea 	bl	8023fd8 <HAL_DMA2D_ConfigLayer>
 8020804:	4603      	mov	r3, r0
 8020806:	2b00      	cmp	r3, #0
 8020808:	d001      	beq.n	802080e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 802080a:	f000 fb39 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 802080e:	bf00      	nop
 8020810:	bd80      	pop	{r7, pc}
 8020812:	bf00      	nop
 8020814:	20000104 	.word	0x20000104
 8020818:	4002b000 	.word	0x4002b000

0802081c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 802081c:	b580      	push	{r7, lr}
 802081e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8020820:	4b1b      	ldr	r3, [pc, #108]	; (8020890 <MX_I2C3_Init+0x74>)
 8020822:	4a1c      	ldr	r2, [pc, #112]	; (8020894 <MX_I2C3_Init+0x78>)
 8020824:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8020826:	4b1a      	ldr	r3, [pc, #104]	; (8020890 <MX_I2C3_Init+0x74>)
 8020828:	4a1b      	ldr	r2, [pc, #108]	; (8020898 <MX_I2C3_Init+0x7c>)
 802082a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 802082c:	4b18      	ldr	r3, [pc, #96]	; (8020890 <MX_I2C3_Init+0x74>)
 802082e:	2200      	movs	r2, #0
 8020830:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8020832:	4b17      	ldr	r3, [pc, #92]	; (8020890 <MX_I2C3_Init+0x74>)
 8020834:	2200      	movs	r2, #0
 8020836:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8020838:	4b15      	ldr	r3, [pc, #84]	; (8020890 <MX_I2C3_Init+0x74>)
 802083a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 802083e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8020840:	4b13      	ldr	r3, [pc, #76]	; (8020890 <MX_I2C3_Init+0x74>)
 8020842:	2200      	movs	r2, #0
 8020844:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8020846:	4b12      	ldr	r3, [pc, #72]	; (8020890 <MX_I2C3_Init+0x74>)
 8020848:	2200      	movs	r2, #0
 802084a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 802084c:	4b10      	ldr	r3, [pc, #64]	; (8020890 <MX_I2C3_Init+0x74>)
 802084e:	2200      	movs	r2, #0
 8020850:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8020852:	4b0f      	ldr	r3, [pc, #60]	; (8020890 <MX_I2C3_Init+0x74>)
 8020854:	2200      	movs	r2, #0
 8020856:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8020858:	480d      	ldr	r0, [pc, #52]	; (8020890 <MX_I2C3_Init+0x74>)
 802085a:	f005 fbdf 	bl	802601c <HAL_I2C_Init>
 802085e:	4603      	mov	r3, r0
 8020860:	2b00      	cmp	r3, #0
 8020862:	d001      	beq.n	8020868 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8020864:	f000 fb0c 	bl	8020e80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8020868:	2100      	movs	r1, #0
 802086a:	4809      	ldr	r0, [pc, #36]	; (8020890 <MX_I2C3_Init+0x74>)
 802086c:	f005 fd1a 	bl	80262a4 <HAL_I2CEx_ConfigAnalogFilter>
 8020870:	4603      	mov	r3, r0
 8020872:	2b00      	cmp	r3, #0
 8020874:	d001      	beq.n	802087a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8020876:	f000 fb03 	bl	8020e80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 802087a:	2100      	movs	r1, #0
 802087c:	4804      	ldr	r0, [pc, #16]	; (8020890 <MX_I2C3_Init+0x74>)
 802087e:	f005 fd4d 	bl	802631c <HAL_I2CEx_ConfigDigitalFilter>
 8020882:	4603      	mov	r3, r0
 8020884:	2b00      	cmp	r3, #0
 8020886:	d001      	beq.n	802088c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8020888:	f000 fafa 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 802088c:	bf00      	nop
 802088e:	bd80      	pop	{r7, pc}
 8020890:	20000144 	.word	0x20000144
 8020894:	40005c00 	.word	0x40005c00
 8020898:	000186a0 	.word	0x000186a0

0802089c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 802089c:	b580      	push	{r7, lr}
 802089e:	b08e      	sub	sp, #56	; 0x38
 80208a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80208a2:	1d3b      	adds	r3, r7, #4
 80208a4:	2234      	movs	r2, #52	; 0x34
 80208a6:	2100      	movs	r1, #0
 80208a8:	4618      	mov	r0, r3
 80208aa:	f00c ffb1 	bl	802d810 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80208ae:	4b39      	ldr	r3, [pc, #228]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208b0:	4a39      	ldr	r2, [pc, #228]	; (8020998 <MX_LTDC_Init+0xfc>)
 80208b2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80208b4:	4b37      	ldr	r3, [pc, #220]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208b6:	2200      	movs	r2, #0
 80208b8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80208ba:	4b36      	ldr	r3, [pc, #216]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208bc:	2200      	movs	r2, #0
 80208be:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80208c0:	4b34      	ldr	r3, [pc, #208]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208c2:	2200      	movs	r2, #0
 80208c4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80208c6:	4b33      	ldr	r3, [pc, #204]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208c8:	2200      	movs	r2, #0
 80208ca:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80208cc:	4b31      	ldr	r3, [pc, #196]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208ce:	2209      	movs	r2, #9
 80208d0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80208d2:	4b30      	ldr	r3, [pc, #192]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208d4:	2201      	movs	r2, #1
 80208d6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80208d8:	4b2e      	ldr	r3, [pc, #184]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208da:	221d      	movs	r2, #29
 80208dc:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80208de:	4b2d      	ldr	r3, [pc, #180]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208e0:	2203      	movs	r2, #3
 80208e2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80208e4:	4b2b      	ldr	r3, [pc, #172]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208e6:	f240 120d 	movw	r2, #269	; 0x10d
 80208ea:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80208ec:	4b29      	ldr	r3, [pc, #164]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208ee:	f240 1243 	movw	r2, #323	; 0x143
 80208f2:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 80208f4:	4b27      	ldr	r3, [pc, #156]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208f6:	f240 1217 	movw	r2, #279	; 0x117
 80208fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 80208fc:	4b25      	ldr	r3, [pc, #148]	; (8020994 <MX_LTDC_Init+0xf8>)
 80208fe:	f240 1247 	movw	r2, #327	; 0x147
 8020902:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8020904:	4b23      	ldr	r3, [pc, #140]	; (8020994 <MX_LTDC_Init+0xf8>)
 8020906:	2200      	movs	r2, #0
 8020908:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 802090c:	4b21      	ldr	r3, [pc, #132]	; (8020994 <MX_LTDC_Init+0xf8>)
 802090e:	2200      	movs	r2, #0
 8020910:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8020914:	4b1f      	ldr	r3, [pc, #124]	; (8020994 <MX_LTDC_Init+0xf8>)
 8020916:	2200      	movs	r2, #0
 8020918:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 802091c:	481d      	ldr	r0, [pc, #116]	; (8020994 <MX_LTDC_Init+0xf8>)
 802091e:	f005 fd3d 	bl	802639c <HAL_LTDC_Init>
 8020922:	4603      	mov	r3, r0
 8020924:	2b00      	cmp	r3, #0
 8020926:	d001      	beq.n	802092c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8020928:	f000 faaa 	bl	8020e80 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 802092c:	2300      	movs	r3, #0
 802092e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8020930:	23f0      	movs	r3, #240	; 0xf0
 8020932:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8020934:	2300      	movs	r3, #0
 8020936:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8020938:	f44f 73a0 	mov.w	r3, #320	; 0x140
 802093c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 802093e:	2302      	movs	r3, #2
 8020940:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8020942:	23ff      	movs	r3, #255	; 0xff
 8020944:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8020946:	2300      	movs	r3, #0
 8020948:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 802094a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 802094e:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8020950:	2307      	movs	r3, #7
 8020952:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8020954:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8020958:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 802095a:	23f0      	movs	r3, #240	; 0xf0
 802095c:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 802095e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8020962:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8020964:	2300      	movs	r3, #0
 8020966:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 802096a:	2300      	movs	r3, #0
 802096c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8020970:	2300      	movs	r3, #0
 8020972:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8020976:	1d3b      	adds	r3, r7, #4
 8020978:	2200      	movs	r2, #0
 802097a:	4619      	mov	r1, r3
 802097c:	4805      	ldr	r0, [pc, #20]	; (8020994 <MX_LTDC_Init+0xf8>)
 802097e:	f005 fe9f 	bl	80266c0 <HAL_LTDC_ConfigLayer>
 8020982:	4603      	mov	r3, r0
 8020984:	2b00      	cmp	r3, #0
 8020986:	d001      	beq.n	802098c <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8020988:	f000 fa7a 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 802098c:	bf00      	nop
 802098e:	3738      	adds	r7, #56	; 0x38
 8020990:	46bd      	mov	sp, r7
 8020992:	bd80      	pop	{r7, pc}
 8020994:	20000198 	.word	0x20000198
 8020998:	40016800 	.word	0x40016800

0802099c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 802099c:	b580      	push	{r7, lr}
 802099e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80209a0:	4b17      	ldr	r3, [pc, #92]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209a2:	4a18      	ldr	r2, [pc, #96]	; (8020a04 <MX_SPI5_Init+0x68>)
 80209a4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80209a6:	4b16      	ldr	r3, [pc, #88]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80209ac:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80209ae:	4b14      	ldr	r3, [pc, #80]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209b0:	2200      	movs	r2, #0
 80209b2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80209b4:	4b12      	ldr	r3, [pc, #72]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209b6:	2200      	movs	r2, #0
 80209b8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80209ba:	4b11      	ldr	r3, [pc, #68]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209bc:	2200      	movs	r2, #0
 80209be:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80209c0:	4b0f      	ldr	r3, [pc, #60]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209c2:	2200      	movs	r2, #0
 80209c4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80209c6:	4b0e      	ldr	r3, [pc, #56]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80209cc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80209ce:	4b0c      	ldr	r3, [pc, #48]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209d0:	2218      	movs	r2, #24
 80209d2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80209d4:	4b0a      	ldr	r3, [pc, #40]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209d6:	2200      	movs	r2, #0
 80209d8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80209da:	4b09      	ldr	r3, [pc, #36]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209dc:	2200      	movs	r2, #0
 80209de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80209e0:	4b07      	ldr	r3, [pc, #28]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209e2:	2200      	movs	r2, #0
 80209e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80209e6:	4b06      	ldr	r3, [pc, #24]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209e8:	220a      	movs	r2, #10
 80209ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80209ec:	4804      	ldr	r0, [pc, #16]	; (8020a00 <MX_SPI5_Init+0x64>)
 80209ee:	f007 f800 	bl	80279f2 <HAL_SPI_Init>
 80209f2:	4603      	mov	r3, r0
 80209f4:	2b00      	cmp	r3, #0
 80209f6:	d001      	beq.n	80209fc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80209f8:	f000 fa42 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80209fc:	bf00      	nop
 80209fe:	bd80      	pop	{r7, pc}
 8020a00:	20000240 	.word	0x20000240
 8020a04:	40015000 	.word	0x40015000

08020a08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8020a08:	b580      	push	{r7, lr}
 8020a0a:	b086      	sub	sp, #24
 8020a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8020a0e:	f107 0308 	add.w	r3, r7, #8
 8020a12:	2200      	movs	r2, #0
 8020a14:	601a      	str	r2, [r3, #0]
 8020a16:	605a      	str	r2, [r3, #4]
 8020a18:	609a      	str	r2, [r3, #8]
 8020a1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8020a1c:	463b      	mov	r3, r7
 8020a1e:	2200      	movs	r2, #0
 8020a20:	601a      	str	r2, [r3, #0]
 8020a22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8020a24:	4b1e      	ldr	r3, [pc, #120]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a26:	4a1f      	ldr	r2, [pc, #124]	; (8020aa4 <MX_TIM1_Init+0x9c>)
 8020a28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8020a2a:	4b1d      	ldr	r3, [pc, #116]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a2c:	2200      	movs	r2, #0
 8020a2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8020a30:	4b1b      	ldr	r3, [pc, #108]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a32:	2200      	movs	r2, #0
 8020a34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8020a36:	4b1a      	ldr	r3, [pc, #104]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8020a3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8020a3e:	4b18      	ldr	r3, [pc, #96]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a40:	2200      	movs	r2, #0
 8020a42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8020a44:	4b16      	ldr	r3, [pc, #88]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a46:	2200      	movs	r2, #0
 8020a48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8020a4a:	4b15      	ldr	r3, [pc, #84]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a4c:	2200      	movs	r2, #0
 8020a4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8020a50:	4813      	ldr	r0, [pc, #76]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a52:	f007 fdad 	bl	80285b0 <HAL_TIM_Base_Init>
 8020a56:	4603      	mov	r3, r0
 8020a58:	2b00      	cmp	r3, #0
 8020a5a:	d001      	beq.n	8020a60 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8020a5c:	f000 fa10 	bl	8020e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8020a60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8020a64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8020a66:	f107 0308 	add.w	r3, r7, #8
 8020a6a:	4619      	mov	r1, r3
 8020a6c:	480c      	ldr	r0, [pc, #48]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a6e:	f007 ff67 	bl	8028940 <HAL_TIM_ConfigClockSource>
 8020a72:	4603      	mov	r3, r0
 8020a74:	2b00      	cmp	r3, #0
 8020a76:	d001      	beq.n	8020a7c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8020a78:	f000 fa02 	bl	8020e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8020a7c:	2300      	movs	r3, #0
 8020a7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8020a80:	2300      	movs	r3, #0
 8020a82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8020a84:	463b      	mov	r3, r7
 8020a86:	4619      	mov	r1, r3
 8020a88:	4805      	ldr	r0, [pc, #20]	; (8020aa0 <MX_TIM1_Init+0x98>)
 8020a8a:	f008 f983 	bl	8028d94 <HAL_TIMEx_MasterConfigSynchronization>
 8020a8e:	4603      	mov	r3, r0
 8020a90:	2b00      	cmp	r3, #0
 8020a92:	d001      	beq.n	8020a98 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8020a94:	f000 f9f4 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8020a98:	bf00      	nop
 8020a9a:	3718      	adds	r7, #24
 8020a9c:	46bd      	mov	sp, r7
 8020a9e:	bd80      	pop	{r7, pc}
 8020aa0:	20000298 	.word	0x20000298
 8020aa4:	40010000 	.word	0x40010000

08020aa8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8020aa8:	b580      	push	{r7, lr}
 8020aaa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8020aac:	4b11      	ldr	r3, [pc, #68]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020aae:	4a12      	ldr	r2, [pc, #72]	; (8020af8 <MX_UART5_Init+0x50>)
 8020ab0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8020ab2:	4b10      	ldr	r3, [pc, #64]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ab4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8020ab8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8020aba:	4b0e      	ldr	r3, [pc, #56]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020abc:	2200      	movs	r2, #0
 8020abe:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8020ac0:	4b0c      	ldr	r3, [pc, #48]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ac2:	2200      	movs	r2, #0
 8020ac4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8020ac6:	4b0b      	ldr	r3, [pc, #44]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ac8:	2200      	movs	r2, #0
 8020aca:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8020acc:	4b09      	ldr	r3, [pc, #36]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ace:	220c      	movs	r2, #12
 8020ad0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8020ad2:	4b08      	ldr	r3, [pc, #32]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ad4:	2200      	movs	r2, #0
 8020ad6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8020ad8:	4b06      	ldr	r3, [pc, #24]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ada:	2200      	movs	r2, #0
 8020adc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8020ade:	4805      	ldr	r0, [pc, #20]	; (8020af4 <MX_UART5_Init+0x4c>)
 8020ae0:	f008 f9e8 	bl	8028eb4 <HAL_UART_Init>
 8020ae4:	4603      	mov	r3, r0
 8020ae6:	2b00      	cmp	r3, #0
 8020ae8:	d001      	beq.n	8020aee <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8020aea:	f000 f9c9 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8020aee:	bf00      	nop
 8020af0:	bd80      	pop	{r7, pc}
 8020af2:	bf00      	nop
 8020af4:	200002e0 	.word	0x200002e0
 8020af8:	40005000 	.word	0x40005000

08020afc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8020afc:	b580      	push	{r7, lr}
 8020afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8020b00:	4b11      	ldr	r3, [pc, #68]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b02:	4a12      	ldr	r2, [pc, #72]	; (8020b4c <MX_USART1_UART_Init+0x50>)
 8020b04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8020b06:	4b10      	ldr	r3, [pc, #64]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8020b0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8020b0e:	4b0e      	ldr	r3, [pc, #56]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b10:	2200      	movs	r2, #0
 8020b12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8020b14:	4b0c      	ldr	r3, [pc, #48]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b16:	2200      	movs	r2, #0
 8020b18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8020b1a:	4b0b      	ldr	r3, [pc, #44]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b1c:	2200      	movs	r2, #0
 8020b1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8020b20:	4b09      	ldr	r3, [pc, #36]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b22:	220c      	movs	r2, #12
 8020b24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8020b26:	4b08      	ldr	r3, [pc, #32]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b28:	2200      	movs	r2, #0
 8020b2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8020b2c:	4b06      	ldr	r3, [pc, #24]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b2e:	2200      	movs	r2, #0
 8020b30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8020b32:	4805      	ldr	r0, [pc, #20]	; (8020b48 <MX_USART1_UART_Init+0x4c>)
 8020b34:	f008 f9be 	bl	8028eb4 <HAL_UART_Init>
 8020b38:	4603      	mov	r3, r0
 8020b3a:	2b00      	cmp	r3, #0
 8020b3c:	d001      	beq.n	8020b42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8020b3e:	f000 f99f 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8020b42:	bf00      	nop
 8020b44:	bd80      	pop	{r7, pc}
 8020b46:	bf00      	nop
 8020b48:	20000324 	.word	0x20000324
 8020b4c:	40011000 	.word	0x40011000

08020b50 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8020b50:	b580      	push	{r7, lr}
 8020b52:	b088      	sub	sp, #32
 8020b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8020b56:	1d3b      	adds	r3, r7, #4
 8020b58:	2200      	movs	r2, #0
 8020b5a:	601a      	str	r2, [r3, #0]
 8020b5c:	605a      	str	r2, [r3, #4]
 8020b5e:	609a      	str	r2, [r3, #8]
 8020b60:	60da      	str	r2, [r3, #12]
 8020b62:	611a      	str	r2, [r3, #16]
 8020b64:	615a      	str	r2, [r3, #20]
 8020b66:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8020b68:	4b1f      	ldr	r3, [pc, #124]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b6a:	4a20      	ldr	r2, [pc, #128]	; (8020bec <MX_FMC_Init+0x9c>)
 8020b6c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8020b6e:	4b1e      	ldr	r3, [pc, #120]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b70:	2201      	movs	r2, #1
 8020b72:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8020b74:	4b1c      	ldr	r3, [pc, #112]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b76:	2200      	movs	r2, #0
 8020b78:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8020b7a:	4b1b      	ldr	r3, [pc, #108]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b7c:	2204      	movs	r2, #4
 8020b7e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8020b80:	4b19      	ldr	r3, [pc, #100]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b82:	2210      	movs	r2, #16
 8020b84:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8020b86:	4b18      	ldr	r3, [pc, #96]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b88:	2240      	movs	r2, #64	; 0x40
 8020b8a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8020b8c:	4b16      	ldr	r3, [pc, #88]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b8e:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8020b92:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8020b94:	4b14      	ldr	r3, [pc, #80]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b96:	2200      	movs	r2, #0
 8020b98:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8020b9a:	4b13      	ldr	r3, [pc, #76]	; (8020be8 <MX_FMC_Init+0x98>)
 8020b9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8020ba0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8020ba2:	4b11      	ldr	r3, [pc, #68]	; (8020be8 <MX_FMC_Init+0x98>)
 8020ba4:	2200      	movs	r2, #0
 8020ba6:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8020ba8:	4b0f      	ldr	r3, [pc, #60]	; (8020be8 <MX_FMC_Init+0x98>)
 8020baa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8020bae:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8020bb0:	2302      	movs	r3, #2
 8020bb2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8020bb4:	2307      	movs	r3, #7
 8020bb6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8020bb8:	2304      	movs	r3, #4
 8020bba:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8020bbc:	2307      	movs	r3, #7
 8020bbe:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8020bc0:	2303      	movs	r3, #3
 8020bc2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8020bc4:	2302      	movs	r3, #2
 8020bc6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8020bc8:	2302      	movs	r3, #2
 8020bca:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8020bcc:	1d3b      	adds	r3, r7, #4
 8020bce:	4619      	mov	r1, r3
 8020bd0:	4805      	ldr	r0, [pc, #20]	; (8020be8 <MX_FMC_Init+0x98>)
 8020bd2:	f006 fe7d 	bl	80278d0 <HAL_SDRAM_Init>
 8020bd6:	4603      	mov	r3, r0
 8020bd8:	2b00      	cmp	r3, #0
 8020bda:	d001      	beq.n	8020be0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8020bdc:	f000 f950 	bl	8020e80 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8020be0:	bf00      	nop
 8020be2:	3720      	adds	r7, #32
 8020be4:	46bd      	mov	sp, r7
 8020be6:	bd80      	pop	{r7, pc}
 8020be8:	20000368 	.word	0x20000368
 8020bec:	a0000140 	.word	0xa0000140

08020bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8020bf0:	b580      	push	{r7, lr}
 8020bf2:	b08e      	sub	sp, #56	; 0x38
 8020bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8020bf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020bfa:	2200      	movs	r2, #0
 8020bfc:	601a      	str	r2, [r3, #0]
 8020bfe:	605a      	str	r2, [r3, #4]
 8020c00:	609a      	str	r2, [r3, #8]
 8020c02:	60da      	str	r2, [r3, #12]
 8020c04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8020c06:	2300      	movs	r3, #0
 8020c08:	623b      	str	r3, [r7, #32]
 8020c0a:	4b85      	ldr	r3, [pc, #532]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c0e:	4a84      	ldr	r2, [pc, #528]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c10:	f043 0304 	orr.w	r3, r3, #4
 8020c14:	6313      	str	r3, [r2, #48]	; 0x30
 8020c16:	4b82      	ldr	r3, [pc, #520]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c1a:	f003 0304 	and.w	r3, r3, #4
 8020c1e:	623b      	str	r3, [r7, #32]
 8020c20:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8020c22:	2300      	movs	r3, #0
 8020c24:	61fb      	str	r3, [r7, #28]
 8020c26:	4b7e      	ldr	r3, [pc, #504]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c2a:	4a7d      	ldr	r2, [pc, #500]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c2c:	f043 0320 	orr.w	r3, r3, #32
 8020c30:	6313      	str	r3, [r2, #48]	; 0x30
 8020c32:	4b7b      	ldr	r3, [pc, #492]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c36:	f003 0320 	and.w	r3, r3, #32
 8020c3a:	61fb      	str	r3, [r7, #28]
 8020c3c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8020c3e:	2300      	movs	r3, #0
 8020c40:	61bb      	str	r3, [r7, #24]
 8020c42:	4b77      	ldr	r3, [pc, #476]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c46:	4a76      	ldr	r2, [pc, #472]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8020c4e:	4b74      	ldr	r3, [pc, #464]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8020c56:	61bb      	str	r3, [r7, #24]
 8020c58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8020c5a:	2300      	movs	r3, #0
 8020c5c:	617b      	str	r3, [r7, #20]
 8020c5e:	4b70      	ldr	r3, [pc, #448]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c62:	4a6f      	ldr	r2, [pc, #444]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c64:	f043 0301 	orr.w	r3, r3, #1
 8020c68:	6313      	str	r3, [r2, #48]	; 0x30
 8020c6a:	4b6d      	ldr	r3, [pc, #436]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c6e:	f003 0301 	and.w	r3, r3, #1
 8020c72:	617b      	str	r3, [r7, #20]
 8020c74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8020c76:	2300      	movs	r3, #0
 8020c78:	613b      	str	r3, [r7, #16]
 8020c7a:	4b69      	ldr	r3, [pc, #420]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c7e:	4a68      	ldr	r2, [pc, #416]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c80:	f043 0302 	orr.w	r3, r3, #2
 8020c84:	6313      	str	r3, [r2, #48]	; 0x30
 8020c86:	4b66      	ldr	r3, [pc, #408]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c8a:	f003 0302 	and.w	r3, r3, #2
 8020c8e:	613b      	str	r3, [r7, #16]
 8020c90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8020c92:	2300      	movs	r3, #0
 8020c94:	60fb      	str	r3, [r7, #12]
 8020c96:	4b62      	ldr	r3, [pc, #392]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020c9a:	4a61      	ldr	r2, [pc, #388]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020c9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8020ca2:	4b5f      	ldr	r3, [pc, #380]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8020caa:	60fb      	str	r3, [r7, #12]
 8020cac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8020cae:	2300      	movs	r3, #0
 8020cb0:	60bb      	str	r3, [r7, #8]
 8020cb2:	4b5b      	ldr	r3, [pc, #364]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020cb6:	4a5a      	ldr	r2, [pc, #360]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cb8:	f043 0310 	orr.w	r3, r3, #16
 8020cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8020cbe:	4b58      	ldr	r3, [pc, #352]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020cc2:	f003 0310 	and.w	r3, r3, #16
 8020cc6:	60bb      	str	r3, [r7, #8]
 8020cc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8020cca:	2300      	movs	r3, #0
 8020ccc:	607b      	str	r3, [r7, #4]
 8020cce:	4b54      	ldr	r3, [pc, #336]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020cd2:	4a53      	ldr	r2, [pc, #332]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cd4:	f043 0308 	orr.w	r3, r3, #8
 8020cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8020cda:	4b51      	ldr	r3, [pc, #324]	; (8020e20 <MX_GPIO_Init+0x230>)
 8020cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020cde:	f003 0308 	and.w	r3, r3, #8
 8020ce2:	607b      	str	r3, [r7, #4]
 8020ce4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8020ce6:	2200      	movs	r2, #0
 8020ce8:	2116      	movs	r1, #22
 8020cea:	484e      	ldr	r0, [pc, #312]	; (8020e24 <MX_GPIO_Init+0x234>)
 8020cec:	f003 fd5a 	bl	80247a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8020cf0:	2200      	movs	r2, #0
 8020cf2:	2180      	movs	r1, #128	; 0x80
 8020cf4:	484c      	ldr	r0, [pc, #304]	; (8020e28 <MX_GPIO_Init+0x238>)
 8020cf6:	f003 fd55 	bl	80247a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8020cfa:	2200      	movs	r2, #0
 8020cfc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8020d00:	484a      	ldr	r0, [pc, #296]	; (8020e2c <MX_GPIO_Init+0x23c>)
 8020d02:	f003 fd4f 	bl	80247a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8020d06:	2200      	movs	r2, #0
 8020d08:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8020d0c:	4848      	ldr	r0, [pc, #288]	; (8020e30 <MX_GPIO_Init+0x240>)
 8020d0e:	f003 fd49 	bl	80247a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8020d12:	2316      	movs	r3, #22
 8020d14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020d16:	2301      	movs	r3, #1
 8020d18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d1a:	2300      	movs	r3, #0
 8020d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8020d1e:	2300      	movs	r3, #0
 8020d20:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8020d22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d26:	4619      	mov	r1, r3
 8020d28:	483e      	ldr	r0, [pc, #248]	; (8020e24 <MX_GPIO_Init+0x234>)
 8020d2a:	f003 fa83 	bl	8024234 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8020d2e:	2301      	movs	r3, #1
 8020d30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8020d32:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8020d36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d38:	2300      	movs	r3, #0
 8020d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8020d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d40:	4619      	mov	r1, r3
 8020d42:	4839      	ldr	r0, [pc, #228]	; (8020e28 <MX_GPIO_Init+0x238>)
 8020d44:	f003 fa76 	bl	8024234 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8020d48:	f248 0306 	movw	r3, #32774	; 0x8006
 8020d4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8020d4e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8020d52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d54:	2300      	movs	r3, #0
 8020d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8020d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d5c:	4619      	mov	r1, r3
 8020d5e:	4832      	ldr	r0, [pc, #200]	; (8020e28 <MX_GPIO_Init+0x238>)
 8020d60:	f003 fa68 	bl	8024234 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8020d64:	2380      	movs	r3, #128	; 0x80
 8020d66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020d68:	2301      	movs	r3, #1
 8020d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d6c:	2300      	movs	r3, #0
 8020d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8020d70:	2300      	movs	r3, #0
 8020d72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8020d74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d78:	4619      	mov	r1, r3
 8020d7a:	482b      	ldr	r0, [pc, #172]	; (8020e28 <MX_GPIO_Init+0x238>)
 8020d7c:	f003 fa5a 	bl	8024234 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8020d80:	2320      	movs	r3, #32
 8020d82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8020d84:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8020d88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020d8a:	2300      	movs	r3, #0
 8020d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8020d8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020d92:	4619      	mov	r1, r3
 8020d94:	4823      	ldr	r0, [pc, #140]	; (8020e24 <MX_GPIO_Init+0x234>)
 8020d96:	f003 fa4d 	bl	8024234 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8020d9a:	2304      	movs	r3, #4
 8020d9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8020d9e:	2300      	movs	r3, #0
 8020da0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020da2:	2300      	movs	r3, #0
 8020da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8020da6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020daa:	4619      	mov	r1, r3
 8020dac:	4821      	ldr	r0, [pc, #132]	; (8020e34 <MX_GPIO_Init+0x244>)
 8020dae:	f003 fa41 	bl	8024234 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8020db2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8020db6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8020db8:	2300      	movs	r3, #0
 8020dba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020dbc:	2300      	movs	r3, #0
 8020dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8020dc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020dc4:	4619      	mov	r1, r3
 8020dc6:	4819      	ldr	r0, [pc, #100]	; (8020e2c <MX_GPIO_Init+0x23c>)
 8020dc8:	f003 fa34 	bl	8024234 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8020dcc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8020dd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020dd2:	2301      	movs	r3, #1
 8020dd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020dd6:	2300      	movs	r3, #0
 8020dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8020dda:	2300      	movs	r3, #0
 8020ddc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8020dde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020de2:	4619      	mov	r1, r3
 8020de4:	4811      	ldr	r0, [pc, #68]	; (8020e2c <MX_GPIO_Init+0x23c>)
 8020de6:	f003 fa25 	bl	8024234 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8020dea:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8020dee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020df0:	2301      	movs	r3, #1
 8020df2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020df4:	2300      	movs	r3, #0
 8020df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8020df8:	2300      	movs	r3, #0
 8020dfa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8020dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8020e00:	4619      	mov	r1, r3
 8020e02:	480b      	ldr	r0, [pc, #44]	; (8020e30 <MX_GPIO_Init+0x240>)
 8020e04:	f003 fa16 	bl	8024234 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8020e08:	2200      	movs	r2, #0
 8020e0a:	2100      	movs	r1, #0
 8020e0c:	2006      	movs	r0, #6
 8020e0e:	f002 fbdf 	bl	80235d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8020e12:	2006      	movs	r0, #6
 8020e14:	f002 fbf8 	bl	8023608 <HAL_NVIC_EnableIRQ>

}
 8020e18:	bf00      	nop
 8020e1a:	3738      	adds	r7, #56	; 0x38
 8020e1c:	46bd      	mov	sp, r7
 8020e1e:	bd80      	pop	{r7, pc}
 8020e20:	40023800 	.word	0x40023800
 8020e24:	40020800 	.word	0x40020800
 8020e28:	40020000 	.word	0x40020000
 8020e2c:	40020c00 	.word	0x40020c00
 8020e30:	40021800 	.word	0x40021800
 8020e34:	40020400 	.word	0x40020400

08020e38 <__io_putchar>:
int __io_putchar(int ch)

#else
int fputc(int ch, FILE *f)
#endif
{
 8020e38:	b580      	push	{r7, lr}
 8020e3a:	b082      	sub	sp, #8
 8020e3c:	af00      	add	r7, sp, #0
 8020e3e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8020e40:	1d39      	adds	r1, r7, #4
 8020e42:	f04f 33ff 	mov.w	r3, #4294967295
 8020e46:	2201      	movs	r2, #1
 8020e48:	4803      	ldr	r0, [pc, #12]	; (8020e58 <__io_putchar+0x20>)
 8020e4a:	f008 f880 	bl	8028f4e <HAL_UART_Transmit>
	return ch;
 8020e4e:	687b      	ldr	r3, [r7, #4]
}
 8020e50:	4618      	mov	r0, r3
 8020e52:	3708      	adds	r7, #8
 8020e54:	46bd      	mov	sp, r7
 8020e56:	bd80      	pop	{r7, pc}
 8020e58:	20000324 	.word	0x20000324

08020e5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8020e5c:	b580      	push	{r7, lr}
 8020e5e:	b082      	sub	sp, #8
 8020e60:	af00      	add	r7, sp, #0
 8020e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8020e64:	687b      	ldr	r3, [r7, #4]
 8020e66:	681b      	ldr	r3, [r3, #0]
 8020e68:	4a04      	ldr	r2, [pc, #16]	; (8020e7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8020e6a:	4293      	cmp	r3, r2
 8020e6c:	d101      	bne.n	8020e72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8020e6e:	f002 fab3 	bl	80233d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8020e72:	bf00      	nop
 8020e74:	3708      	adds	r7, #8
 8020e76:	46bd      	mov	sp, r7
 8020e78:	bd80      	pop	{r7, pc}
 8020e7a:	bf00      	nop
 8020e7c:	40001000 	.word	0x40001000

08020e80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8020e80:	b480      	push	{r7}
 8020e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8020e84:	b672      	cpsid	i
}
 8020e86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8020e88:	e7fe      	b.n	8020e88 <Error_Handler+0x8>
	...

08020e8c <serial_app>:
static SER_EX_ ser_proccess_data( uint8_t *buf, uint16_t len);
static void ser_send_resp(UART_HandleTypeDef *huart, uint8_t rsp);
uint32_t ser_calcCRC(uint8_t * pData, uint32_t DataLength);


void serial_app(){
 8020e8c:	b580      	push	{r7, lr}
 8020e8e:	b082      	sub	sp, #8
 8020e90:	af00      	add	r7, sp, #0
	do{
		// no Byte received or chunk reception in progress
		if( (hchunk.chunk_ready == CUN_EMPTY) ||
 8020e92:	4b1c      	ldr	r3, [pc, #112]	; (8020f04 <serial_app+0x78>)
 8020e94:	785b      	ldrb	r3, [r3, #1]
 8020e96:	2b00      	cmp	r3, #0
 8020e98:	d02f      	beq.n	8020efa <serial_app+0x6e>
			(hchunk.chunk_ready == CUN_BUSY)){
 8020e9a:	4b1a      	ldr	r3, [pc, #104]	; (8020f04 <serial_app+0x78>)
 8020e9c:	785b      	ldrb	r3, [r3, #1]
		if( (hchunk.chunk_ready == CUN_EMPTY) ||
 8020e9e:	2b02      	cmp	r3, #2
 8020ea0:	d02b      	beq.n	8020efa <serial_app+0x6e>
			break;
		}

		SER_EX_ ret = SER_EX_OK;
 8020ea2:	2300      	movs	r3, #0
 8020ea4:	71fb      	strb	r3, [r7, #7]

		// An Error occur in during receive chunk
		if(hchunk.chunk_ready == CUN_ERROR)
 8020ea6:	4b17      	ldr	r3, [pc, #92]	; (8020f04 <serial_app+0x78>)
 8020ea8:	785b      	ldrb	r3, [r3, #1]
 8020eaa:	2b03      	cmp	r3, #3
 8020eac:	d105      	bne.n	8020eba <serial_app+0x2e>
		{
			printf("Receive Chunk Error\r\n");
 8020eae:	4816      	ldr	r0, [pc, #88]	; (8020f08 <serial_app+0x7c>)
 8020eb0:	f00c fe1c 	bl	802daec <puts>
			ret = SER_EX_ERROR;
 8020eb4:	2301      	movs	r3, #1
 8020eb6:	71fb      	strb	r3, [r7, #7]
 8020eb8:	e00a      	b.n	8020ed0 <serial_app+0x44>
		}
		else
		{
			printf("Chunk Received!!!\r\n");
 8020eba:	4814      	ldr	r0, [pc, #80]	; (8020f0c <serial_app+0x80>)
 8020ebc:	f00c fe16 	bl	802daec <puts>
			ret = ser_proccess_data(Rx_Buffer, hchunk.data_len);
 8020ec0:	4b10      	ldr	r3, [pc, #64]	; (8020f04 <serial_app+0x78>)
 8020ec2:	889b      	ldrh	r3, [r3, #4]
 8020ec4:	4619      	mov	r1, r3
 8020ec6:	4812      	ldr	r0, [pc, #72]	; (8020f10 <serial_app+0x84>)
 8020ec8:	f000 f950 	bl	802116c <ser_proccess_data>
 8020ecc:	4603      	mov	r3, r0
 8020ece:	71fb      	strb	r3, [r7, #7]
		}

		// Send ACK or NACK
		if( ret != SER_EX_OK){
 8020ed0:	79fb      	ldrb	r3, [r7, #7]
 8020ed2:	2b00      	cmp	r3, #0
 8020ed4:	d00a      	beq.n	8020eec <serial_app+0x60>
			ser_state = SER_STATE_START;
 8020ed6:	4b0f      	ldr	r3, [pc, #60]	; (8020f14 <serial_app+0x88>)
 8020ed8:	2200      	movs	r2, #0
 8020eda:	701a      	strb	r2, [r3, #0]
			printf("Sending NACK\r\n");
 8020edc:	480e      	ldr	r0, [pc, #56]	; (8020f18 <serial_app+0x8c>)
 8020ede:	f00c fe05 	bl	802daec <puts>
			ser_send_resp(&huart5, SER_NACK);
 8020ee2:	2101      	movs	r1, #1
 8020ee4:	480d      	ldr	r0, [pc, #52]	; (8020f1c <serial_app+0x90>)
 8020ee6:	f000 fa75 	bl	80213d4 <ser_send_resp>
 8020eea:	e003      	b.n	8020ef4 <serial_app+0x68>
		}
		else
		{
			ser_send_resp(&huart5, SER_ACK);
 8020eec:	2100      	movs	r1, #0
 8020eee:	480b      	ldr	r0, [pc, #44]	; (8020f1c <serial_app+0x90>)
 8020ef0:	f000 fa70 	bl	80213d4 <ser_send_resp>
		}

		hchunk.chunk_ready = CUN_EMPTY;
 8020ef4:	4b03      	ldr	r3, [pc, #12]	; (8020f04 <serial_app+0x78>)
 8020ef6:	2200      	movs	r2, #0
 8020ef8:	705a      	strb	r2, [r3, #1]
	}while(false);
}
 8020efa:	bf00      	nop
 8020efc:	3708      	adds	r7, #8
 8020efe:	46bd      	mov	sp, r7
 8020f00:	bd80      	pop	{r7, pc}
 8020f02:	bf00      	nop
 8020f04:	20000824 	.word	0x20000824
 8020f08:	0802ec44 	.word	0x0802ec44
 8020f0c:	0802ec5c 	.word	0x0802ec5c
 8020f10:	20000418 	.word	0x20000418
 8020f14:	20000415 	.word	0x20000415
 8020f18:	0802ec70 	.word	0x0802ec70
 8020f1c:	200002e0 	.word	0x200002e0

08020f20 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8020f20:	b580      	push	{r7, lr}
 8020f22:	b082      	sub	sp, #8
 8020f24:	af00      	add	r7, sp, #0
 8020f26:	6078      	str	r0, [r7, #4]
	// check serial interruption
	if(huart==&huart5){
 8020f28:	687b      	ldr	r3, [r7, #4]
 8020f2a:	4a0f      	ldr	r2, [pc, #60]	; (8020f68 <HAL_UART_RxCpltCallback+0x48>)
 8020f2c:	4293      	cmp	r3, r2
 8020f2e:	d116      	bne.n	8020f5e <HAL_UART_RxCpltCallback+0x3e>
		if((hchunk.chunk_ready == CUN_EMPTY) || (hchunk.chunk_ready == CUN_BUSY))
 8020f30:	4b0e      	ldr	r3, [pc, #56]	; (8020f6c <HAL_UART_RxCpltCallback+0x4c>)
 8020f32:	785b      	ldrb	r3, [r3, #1]
 8020f34:	2b00      	cmp	r3, #0
 8020f36:	d003      	beq.n	8020f40 <HAL_UART_RxCpltCallback+0x20>
 8020f38:	4b0c      	ldr	r3, [pc, #48]	; (8020f6c <HAL_UART_RxCpltCallback+0x4c>)
 8020f3a:	785b      	ldrb	r3, [r3, #1]
 8020f3c:	2b02      	cmp	r3, #2
 8020f3e:	d104      	bne.n	8020f4a <HAL_UART_RxCpltCallback+0x2a>
		{
			ser_receive_chunk(Rx_Byte[0]);
 8020f40:	4b0b      	ldr	r3, [pc, #44]	; (8020f70 <HAL_UART_RxCpltCallback+0x50>)
 8020f42:	781b      	ldrb	r3, [r3, #0]
 8020f44:	4618      	mov	r0, r3
 8020f46:	f000 f815 	bl	8020f74 <ser_receive_chunk>
		}
		memset(Rx_Byte, 0, sizeof(Rx_Byte));
 8020f4a:	2202      	movs	r2, #2
 8020f4c:	2100      	movs	r1, #0
 8020f4e:	4808      	ldr	r0, [pc, #32]	; (8020f70 <HAL_UART_RxCpltCallback+0x50>)
 8020f50:	f00c fc5e 	bl	802d810 <memset>
		HAL_UART_Receive_IT(&huart5, Rx_Byte, 1);
 8020f54:	2201      	movs	r2, #1
 8020f56:	4906      	ldr	r1, [pc, #24]	; (8020f70 <HAL_UART_RxCpltCallback+0x50>)
 8020f58:	4803      	ldr	r0, [pc, #12]	; (8020f68 <HAL_UART_RxCpltCallback+0x48>)
 8020f5a:	f008 f88a 	bl	8029072 <HAL_UART_Receive_IT>
	}
}
 8020f5e:	bf00      	nop
 8020f60:	3708      	adds	r7, #8
 8020f62:	46bd      	mov	sp, r7
 8020f64:	bd80      	pop	{r7, pc}
 8020f66:	bf00      	nop
 8020f68:	200002e0 	.word	0x200002e0
 8020f6c:	20000824 	.word	0x20000824
 8020f70:	20000400 	.word	0x20000400

08020f74 <ser_receive_chunk>:

static void ser_receive_chunk(uint8_t rx_byte)
{
 8020f74:	b580      	push	{r7, lr}
 8020f76:	b084      	sub	sp, #16
 8020f78:	af00      	add	r7, sp, #0
 8020f7a:	4603      	mov	r3, r0
 8020f7c:	71fb      	strb	r3, [r7, #7]
	uint32_t	cal_data_crc = 0u;
 8020f7e:	2300      	movs	r3, #0
 8020f80:	60fb      	str	r3, [r7, #12]

	switch(hchunk.chunk_state){
 8020f82:	4b75      	ldr	r3, [pc, #468]	; (8021158 <ser_receive_chunk+0x1e4>)
 8020f84:	781b      	ldrb	r3, [r3, #0]
 8020f86:	2b05      	cmp	r3, #5
 8020f88:	f200 80e1 	bhi.w	802114e <ser_receive_chunk+0x1da>
 8020f8c:	a201      	add	r2, pc, #4	; (adr r2, 8020f94 <ser_receive_chunk+0x20>)
 8020f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020f92:	bf00      	nop
 8020f94:	08020fad 	.word	0x08020fad
 8020f98:	08020ff9 	.word	0x08020ff9
 8020f9c:	0802103f 	.word	0x0802103f
 8020fa0:	0802107d 	.word	0x0802107d
 8020fa4:	080210a7 	.word	0x080210a7
 8020fa8:	080210e3 	.word	0x080210e3

		// receive SOF byte (1byte)
		case CUN_STATE_SOF:
		{
			/* initial variable again */
			memset(Rx_Buffer, 0, sizeof(Rx_Buffer));
 8020fac:	f240 4209 	movw	r2, #1033	; 0x409
 8020fb0:	2100      	movs	r1, #0
 8020fb2:	486a      	ldr	r0, [pc, #424]	; (802115c <ser_receive_chunk+0x1e8>)
 8020fb4:	f00c fc2c 	bl	802d810 <memset>
			hchunk.index 		 = 0u;
 8020fb8:	4b67      	ldr	r3, [pc, #412]	; (8021158 <ser_receive_chunk+0x1e4>)
 8020fba:	2200      	movs	r2, #0
 8020fbc:	805a      	strh	r2, [r3, #2]
			hchunk.data_len 	 = 0u;
 8020fbe:	4b66      	ldr	r3, [pc, #408]	; (8021158 <ser_receive_chunk+0x1e4>)
 8020fc0:	2200      	movs	r2, #0
 8020fc2:	809a      	strh	r2, [r3, #4]
			hchunk.rec_data_crc  = 0u;
 8020fc4:	4b64      	ldr	r3, [pc, #400]	; (8021158 <ser_receive_chunk+0x1e4>)
 8020fc6:	2200      	movs	r2, #0
 8020fc8:	80da      	strh	r2, [r3, #6]
 8020fca:	2200      	movs	r2, #0
 8020fcc:	811a      	strh	r2, [r3, #8]


			if(rx_byte == SER_SOF)
 8020fce:	79fb      	ldrb	r3, [r7, #7]
 8020fd0:	2baa      	cmp	r3, #170	; 0xaa
 8020fd2:	f040 80b5 	bne.w	8021140 <ser_receive_chunk+0x1cc>
			{
				Rx_Buffer[hchunk.index++] = rx_byte;
 8020fd6:	4b60      	ldr	r3, [pc, #384]	; (8021158 <ser_receive_chunk+0x1e4>)
 8020fd8:	885b      	ldrh	r3, [r3, #2]
 8020fda:	1c5a      	adds	r2, r3, #1
 8020fdc:	b291      	uxth	r1, r2
 8020fde:	4a5e      	ldr	r2, [pc, #376]	; (8021158 <ser_receive_chunk+0x1e4>)
 8020fe0:	8051      	strh	r1, [r2, #2]
 8020fe2:	4619      	mov	r1, r3
 8020fe4:	4a5d      	ldr	r2, [pc, #372]	; (802115c <ser_receive_chunk+0x1e8>)
 8020fe6:	79fb      	ldrb	r3, [r7, #7]
 8020fe8:	5453      	strb	r3, [r2, r1]
				hchunk.chunk_state = CUN_STATE_PKT_TYPE;
 8020fea:	4b5b      	ldr	r3, [pc, #364]	; (8021158 <ser_receive_chunk+0x1e4>)
 8020fec:	2201      	movs	r2, #1
 8020fee:	701a      	strb	r2, [r3, #0]
				hchunk.chunk_ready = CUN_BUSY;
 8020ff0:	4b59      	ldr	r3, [pc, #356]	; (8021158 <ser_receive_chunk+0x1e4>)
 8020ff2:	2202      	movs	r2, #2
 8020ff4:	705a      	strb	r2, [r3, #1]
			}
		}
		break;
 8020ff6:	e0a3      	b.n	8021140 <ser_receive_chunk+0x1cc>

		// receive the packet type (1byte)
		case CUN_STATE_PKT_TYPE:
		{
			if( rx_byte == SER_SOF ){
 8020ff8:	79fb      	ldrb	r3, [r7, #7]
 8020ffa:	2baa      	cmp	r3, #170	; 0xaa
 8020ffc:	d111      	bne.n	8021022 <ser_receive_chunk+0xae>
				/* initial variable again */
				memset(Rx_Buffer, 0, sizeof(Rx_Buffer));
 8020ffe:	f240 4209 	movw	r2, #1033	; 0x409
 8021002:	2100      	movs	r1, #0
 8021004:	4855      	ldr	r0, [pc, #340]	; (802115c <ser_receive_chunk+0x1e8>)
 8021006:	f00c fc03 	bl	802d810 <memset>
				hchunk.index 		 = 0u;
 802100a:	4b53      	ldr	r3, [pc, #332]	; (8021158 <ser_receive_chunk+0x1e4>)
 802100c:	2200      	movs	r2, #0
 802100e:	805a      	strh	r2, [r3, #2]
				hchunk.data_len 	 = 0u;
 8021010:	4b51      	ldr	r3, [pc, #324]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021012:	2200      	movs	r2, #0
 8021014:	809a      	strh	r2, [r3, #4]
				hchunk.rec_data_crc  = 0u;
 8021016:	4b50      	ldr	r3, [pc, #320]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021018:	2200      	movs	r2, #0
 802101a:	80da      	strh	r2, [r3, #6]
 802101c:	2200      	movs	r2, #0
 802101e:	811a      	strh	r2, [r3, #8]
			{
				Rx_Buffer[hchunk.index++] = rx_byte;
				hchunk.chunk_state = CUN_STATE_LENGTH;
			}
		}
		break;
 8021020:	e095      	b.n	802114e <ser_receive_chunk+0x1da>
				Rx_Buffer[hchunk.index++] = rx_byte;
 8021022:	4b4d      	ldr	r3, [pc, #308]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021024:	885b      	ldrh	r3, [r3, #2]
 8021026:	1c5a      	adds	r2, r3, #1
 8021028:	b291      	uxth	r1, r2
 802102a:	4a4b      	ldr	r2, [pc, #300]	; (8021158 <ser_receive_chunk+0x1e4>)
 802102c:	8051      	strh	r1, [r2, #2]
 802102e:	4619      	mov	r1, r3
 8021030:	4a4a      	ldr	r2, [pc, #296]	; (802115c <ser_receive_chunk+0x1e8>)
 8021032:	79fb      	ldrb	r3, [r7, #7]
 8021034:	5453      	strb	r3, [r2, r1]
				hchunk.chunk_state = CUN_STATE_LENGTH;
 8021036:	4b48      	ldr	r3, [pc, #288]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021038:	2202      	movs	r2, #2
 802103a:	701a      	strb	r2, [r3, #0]
		break;
 802103c:	e087      	b.n	802114e <ser_receive_chunk+0x1da>

		// Get the data length
		case CUN_STATE_LENGTH:
		{
			Rx_Buffer[hchunk.index++] = rx_byte;
 802103e:	4b46      	ldr	r3, [pc, #280]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021040:	885b      	ldrh	r3, [r3, #2]
 8021042:	1c5a      	adds	r2, r3, #1
 8021044:	b291      	uxth	r1, r2
 8021046:	4a44      	ldr	r2, [pc, #272]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021048:	8051      	strh	r1, [r2, #2]
 802104a:	4619      	mov	r1, r3
 802104c:	4a43      	ldr	r2, [pc, #268]	; (802115c <ser_receive_chunk+0x1e8>)
 802104e:	79fb      	ldrb	r3, [r7, #7]
 8021050:	5453      	strb	r3, [r2, r1]

			if( hchunk.index >=4 ){
 8021052:	4b41      	ldr	r3, [pc, #260]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021054:	885b      	ldrh	r3, [r3, #2]
 8021056:	2b03      	cmp	r3, #3
 8021058:	d974      	bls.n	8021144 <ser_receive_chunk+0x1d0>
				hchunk.data_len = *(uint16_t *) &Rx_Buffer[2];
 802105a:	4b41      	ldr	r3, [pc, #260]	; (8021160 <ser_receive_chunk+0x1ec>)
 802105c:	881a      	ldrh	r2, [r3, #0]
 802105e:	4b3e      	ldr	r3, [pc, #248]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021060:	809a      	strh	r2, [r3, #4]
				if(hchunk.data_len <= MAX_SERIAL_DATA_LENGTH){
 8021062:	4b3d      	ldr	r3, [pc, #244]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021064:	889b      	ldrh	r3, [r3, #4]
 8021066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 802106a:	d803      	bhi.n	8021074 <ser_receive_chunk+0x100>
					hchunk.chunk_state = CUN_STATE_DATA;
 802106c:	4b3a      	ldr	r3, [pc, #232]	; (8021158 <ser_receive_chunk+0x1e4>)
 802106e:	2203      	movs	r2, #3
 8021070:	701a      	strb	r2, [r3, #0]
				else {
					hchunk.chunk_state = CUN_STATE_SOF;
				}
			}
		}
		break;
 8021072:	e067      	b.n	8021144 <ser_receive_chunk+0x1d0>
					hchunk.chunk_state = CUN_STATE_SOF;
 8021074:	4b38      	ldr	r3, [pc, #224]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021076:	2200      	movs	r2, #0
 8021078:	701a      	strb	r2, [r3, #0]
		break;
 802107a:	e063      	b.n	8021144 <ser_receive_chunk+0x1d0>

		// Receive data
		case CUN_STATE_DATA:
		{
			Rx_Buffer[hchunk.index++] = rx_byte;
 802107c:	4b36      	ldr	r3, [pc, #216]	; (8021158 <ser_receive_chunk+0x1e4>)
 802107e:	885b      	ldrh	r3, [r3, #2]
 8021080:	1c5a      	adds	r2, r3, #1
 8021082:	b291      	uxth	r1, r2
 8021084:	4a34      	ldr	r2, [pc, #208]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021086:	8051      	strh	r1, [r2, #2]
 8021088:	4619      	mov	r1, r3
 802108a:	4a34      	ldr	r2, [pc, #208]	; (802115c <ser_receive_chunk+0x1e8>)
 802108c:	79fb      	ldrb	r3, [r7, #7]
 802108e:	5453      	strb	r3, [r2, r1]
			if( hchunk.index >= 4+hchunk.data_len )
 8021090:	4b31      	ldr	r3, [pc, #196]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021092:	889b      	ldrh	r3, [r3, #4]
 8021094:	3303      	adds	r3, #3
 8021096:	4a30      	ldr	r2, [pc, #192]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021098:	8852      	ldrh	r2, [r2, #2]
 802109a:	4293      	cmp	r3, r2
 802109c:	da54      	bge.n	8021148 <ser_receive_chunk+0x1d4>
			{
				hchunk.chunk_state = CUN_STATE_CRC;
 802109e:	4b2e      	ldr	r3, [pc, #184]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210a0:	2204      	movs	r2, #4
 80210a2:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
 80210a4:	e050      	b.n	8021148 <ser_receive_chunk+0x1d4>

		// Get the CRC
		case CUN_STATE_CRC:
			Rx_Buffer[hchunk.index++] = rx_byte;
 80210a6:	4b2c      	ldr	r3, [pc, #176]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210a8:	885b      	ldrh	r3, [r3, #2]
 80210aa:	1c5a      	adds	r2, r3, #1
 80210ac:	b291      	uxth	r1, r2
 80210ae:	4a2a      	ldr	r2, [pc, #168]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210b0:	8051      	strh	r1, [r2, #2]
 80210b2:	4619      	mov	r1, r3
 80210b4:	4a29      	ldr	r2, [pc, #164]	; (802115c <ser_receive_chunk+0x1e8>)
 80210b6:	79fb      	ldrb	r3, [r7, #7]
 80210b8:	5453      	strb	r3, [r2, r1]
			if( hchunk.index >= 8+hchunk.data_len)
 80210ba:	4b27      	ldr	r3, [pc, #156]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210bc:	889b      	ldrh	r3, [r3, #4]
 80210be:	3307      	adds	r3, #7
 80210c0:	4a25      	ldr	r2, [pc, #148]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210c2:	8852      	ldrh	r2, [r2, #2]
 80210c4:	4293      	cmp	r3, r2
 80210c6:	da41      	bge.n	802114c <ser_receive_chunk+0x1d8>
			{
				hchunk.rec_data_crc = *(uint32_t *) &Rx_Buffer[4+hchunk.data_len];
 80210c8:	4b23      	ldr	r3, [pc, #140]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210ca:	889b      	ldrh	r3, [r3, #4]
 80210cc:	3304      	adds	r3, #4
 80210ce:	4a23      	ldr	r2, [pc, #140]	; (802115c <ser_receive_chunk+0x1e8>)
 80210d0:	4413      	add	r3, r2
 80210d2:	681b      	ldr	r3, [r3, #0]
 80210d4:	4a20      	ldr	r2, [pc, #128]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210d6:	f8c2 3006 	str.w	r3, [r2, #6]
				hchunk.chunk_state = CUN_STATE_EOF;
 80210da:	4b1f      	ldr	r3, [pc, #124]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210dc:	2205      	movs	r2, #5
 80210de:	701a      	strb	r2, [r3, #0]
			}
		break;
 80210e0:	e034      	b.n	802114c <ser_receive_chunk+0x1d8>

		case CUN_STATE_EOF:
		{
			do
			{
				Rx_Buffer[hchunk.index] = rx_byte;
 80210e2:	4b1d      	ldr	r3, [pc, #116]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210e4:	885b      	ldrh	r3, [r3, #2]
 80210e6:	4619      	mov	r1, r3
 80210e8:	4a1c      	ldr	r2, [pc, #112]	; (802115c <ser_receive_chunk+0x1e8>)
 80210ea:	79fb      	ldrb	r3, [r7, #7]
 80210ec:	5453      	strb	r3, [r2, r1]
				hchunk.chunk_ready = CUN_ERROR;
 80210ee:	4b1a      	ldr	r3, [pc, #104]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210f0:	2203      	movs	r2, #3
 80210f2:	705a      	strb	r2, [r3, #1]
				hchunk.chunk_state = CUN_STATE_SOF;
 80210f4:	4b18      	ldr	r3, [pc, #96]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210f6:	2200      	movs	r2, #0
 80210f8:	701a      	strb	r2, [r3, #0]

				if(Rx_Buffer[hchunk.index] != SER_EOF)
 80210fa:	4b17      	ldr	r3, [pc, #92]	; (8021158 <ser_receive_chunk+0x1e4>)
 80210fc:	885b      	ldrh	r3, [r3, #2]
 80210fe:	461a      	mov	r2, r3
 8021100:	4b16      	ldr	r3, [pc, #88]	; (802115c <ser_receive_chunk+0x1e8>)
 8021102:	5c9b      	ldrb	r3, [r3, r2]
 8021104:	2bbb      	cmp	r3, #187	; 0xbb
 8021106:	d119      	bne.n	802113c <ser_receive_chunk+0x1c8>
				{
					break;
				}

				cal_data_crc = ser_calcCRC(&Rx_Buffer[4], hchunk.data_len);
 8021108:	4b13      	ldr	r3, [pc, #76]	; (8021158 <ser_receive_chunk+0x1e4>)
 802110a:	889b      	ldrh	r3, [r3, #4]
 802110c:	4619      	mov	r1, r3
 802110e:	4815      	ldr	r0, [pc, #84]	; (8021164 <ser_receive_chunk+0x1f0>)
 8021110:	f000 f98c 	bl	802142c <ser_calcCRC>
 8021114:	60f8      	str	r0, [r7, #12]
				if(cal_data_crc != hchunk.rec_data_crc)
 8021116:	4b10      	ldr	r3, [pc, #64]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021118:	f8d3 3006 	ldr.w	r3, [r3, #6]
 802111c:	68fa      	ldr	r2, [r7, #12]
 802111e:	429a      	cmp	r2, r3
 8021120:	d008      	beq.n	8021134 <ser_receive_chunk+0x1c0>
				{
					printf("CHUNK CRC MISMATCH!!! [Calc CRC = 0x%08lX] [Rec CRC = 0x%08lX]\r\n",
 8021122:	4b0d      	ldr	r3, [pc, #52]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021124:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8021128:	461a      	mov	r2, r3
 802112a:	68f9      	ldr	r1, [r7, #12]
 802112c:	480e      	ldr	r0, [pc, #56]	; (8021168 <ser_receive_chunk+0x1f4>)
 802112e:	f00c fc57 	bl	802d9e0 <iprintf>
												                   cal_data_crc,
																   hchunk.rec_data_crc );
					break;
 8021132:	e004      	b.n	802113e <ser_receive_chunk+0x1ca>
				}

				hchunk.chunk_ready = CUN_READY;
 8021134:	4b08      	ldr	r3, [pc, #32]	; (8021158 <ser_receive_chunk+0x1e4>)
 8021136:	2201      	movs	r2, #1
 8021138:	705a      	strb	r2, [r3, #1]

			}while(false);
		}
		break;
 802113a:	e008      	b.n	802114e <ser_receive_chunk+0x1da>
					break;
 802113c:	bf00      	nop
		break;
 802113e:	e006      	b.n	802114e <ser_receive_chunk+0x1da>
		break;
 8021140:	bf00      	nop
 8021142:	e004      	b.n	802114e <ser_receive_chunk+0x1da>
		break;
 8021144:	bf00      	nop
 8021146:	e002      	b.n	802114e <ser_receive_chunk+0x1da>
		break;
 8021148:	bf00      	nop
 802114a:	e000      	b.n	802114e <ser_receive_chunk+0x1da>
		break;
 802114c:	bf00      	nop
	}
}
 802114e:	bf00      	nop
 8021150:	3710      	adds	r7, #16
 8021152:	46bd      	mov	sp, r7
 8021154:	bd80      	pop	{r7, pc}
 8021156:	bf00      	nop
 8021158:	20000824 	.word	0x20000824
 802115c:	20000418 	.word	0x20000418
 8021160:	2000041a 	.word	0x2000041a
 8021164:	2000041c 	.word	0x2000041c
 8021168:	0802ec80 	.word	0x0802ec80

0802116c <ser_proccess_data>:


static SER_EX_ ser_proccess_data( uint8_t *buf, uint16_t len)
{
 802116c:	b5b0      	push	{r4, r5, r7, lr}
 802116e:	b08a      	sub	sp, #40	; 0x28
 8021170:	af00      	add	r7, sp, #0
 8021172:	6078      	str	r0, [r7, #4]
 8021174:	460b      	mov	r3, r1
 8021176:	807b      	strh	r3, [r7, #2]
	SER_EX_ ret = SER_EX_ERROR;
 8021178:	2301      	movs	r3, #1
 802117a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	do
	{
		if( (buf==NULL) || (len == 0u) )
 802117e:	687b      	ldr	r3, [r7, #4]
 8021180:	2b00      	cmp	r3, #0
 8021182:	f000 8103 	beq.w	802138c <ser_proccess_data+0x220>
 8021186:	887b      	ldrh	r3, [r7, #2]
 8021188:	2b00      	cmp	r3, #0
 802118a:	f000 80ff 	beq.w	802138c <ser_proccess_data+0x220>
		{
			break;
		}

		// Check Serial Abort Command
		SER_COMMAND_ *cmd = (SER_COMMAND_ *)buf;
 802118e:	687b      	ldr	r3, [r7, #4]
 8021190:	623b      	str	r3, [r7, #32]
		if(cmd->packet_type == SER_PACKET_TYPE_CMD)
 8021192:	6a3b      	ldr	r3, [r7, #32]
 8021194:	785b      	ldrb	r3, [r3, #1]
 8021196:	2b00      	cmp	r3, #0
 8021198:	d107      	bne.n	80211aa <ser_proccess_data+0x3e>
		{
			if(cmd->cmd == SER_CMD_ABORT)
 802119a:	6a3b      	ldr	r3, [r7, #32]
 802119c:	791b      	ldrb	r3, [r3, #4]
 802119e:	2b02      	cmp	r3, #2
 80211a0:	d103      	bne.n	80211aa <ser_proccess_data+0x3e>
			{
				// Receive Serial Abort Command. stop process;
				ser_state = SER_STATE_START;
 80211a2:	4b82      	ldr	r3, [pc, #520]	; (80213ac <ser_proccess_data+0x240>)
 80211a4:	2200      	movs	r2, #0
 80211a6:	701a      	strb	r2, [r3, #0]
				break;
 80211a8:	e0f9      	b.n	802139e <ser_proccess_data+0x232>
			}
		}

		switch(ser_state)
 80211aa:	4b80      	ldr	r3, [pc, #512]	; (80213ac <ser_proccess_data+0x240>)
 80211ac:	781b      	ldrb	r3, [r3, #0]
 80211ae:	2b03      	cmp	r3, #3
 80211b0:	f200 80e8 	bhi.w	8021384 <ser_proccess_data+0x218>
 80211b4:	a201      	add	r2, pc, #4	; (adr r2, 80211bc <ser_proccess_data+0x50>)
 80211b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80211ba:	bf00      	nop
 80211bc:	080211cd 	.word	0x080211cd
 80211c0:	08021227 	.word	0x08021227
 80211c4:	08021281 	.word	0x08021281
 80211c8:	08021317 	.word	0x08021317
		{

			case SER_STATE_START:
			{

				data_info.data_crc 	= 0u;
 80211cc:	4b78      	ldr	r3, [pc, #480]	; (80213b0 <ser_proccess_data+0x244>)
 80211ce:	2200      	movs	r2, #0
 80211d0:	70da      	strb	r2, [r3, #3]
 80211d2:	2200      	movs	r2, #0
 80211d4:	711a      	strb	r2, [r3, #4]
 80211d6:	2200      	movs	r2, #0
 80211d8:	715a      	strb	r2, [r3, #5]
 80211da:	2200      	movs	r2, #0
 80211dc:	719a      	strb	r2, [r3, #6]
				data_info.data_size	= 0u;
 80211de:	4b74      	ldr	r3, [pc, #464]	; (80213b0 <ser_proccess_data+0x244>)
 80211e0:	2200      	movs	r2, #0
 80211e2:	705a      	strb	r2, [r3, #1]
 80211e4:	2200      	movs	r2, #0
 80211e6:	709a      	strb	r2, [r3, #2]
				data_info.data_type	= 0u;
 80211e8:	4b71      	ldr	r3, [pc, #452]	; (80213b0 <ser_proccess_data+0x244>)
 80211ea:	2200      	movs	r2, #0
 80211ec:	701a      	strb	r2, [r3, #0]
				data_received_size	= 0u;
 80211ee:	4b71      	ldr	r3, [pc, #452]	; (80213b4 <ser_proccess_data+0x248>)
 80211f0:	2200      	movs	r2, #0
 80211f2:	801a      	strh	r2, [r3, #0]
				data_calc_crc				= 0u;
 80211f4:	4b70      	ldr	r3, [pc, #448]	; (80213b8 <ser_proccess_data+0x24c>)
 80211f6:	2200      	movs	r2, #0
 80211f8:	601a      	str	r2, [r3, #0]

				SER_COMMAND_ *cmd = (SER_COMMAND_ *)buf;
 80211fa:	687b      	ldr	r3, [r7, #4]
 80211fc:	60fb      	str	r3, [r7, #12]
				if( cmd->packet_type == SER_PACKET_TYPE_CMD )
 80211fe:	68fb      	ldr	r3, [r7, #12]
 8021200:	785b      	ldrb	r3, [r3, #1]
 8021202:	2b00      	cmp	r3, #0
 8021204:	f040 80c4 	bne.w	8021390 <ser_proccess_data+0x224>
				{
					if( cmd->cmd == SER_CMD_START )
 8021208:	68fb      	ldr	r3, [r7, #12]
 802120a:	791b      	ldrb	r3, [r3, #4]
 802120c:	2b00      	cmp	r3, #0
 802120e:	f040 80bf 	bne.w	8021390 <ser_proccess_data+0x224>
					{
						printf("Received Serial Start Command \r\n");
 8021212:	486a      	ldr	r0, [pc, #424]	; (80213bc <ser_proccess_data+0x250>)
 8021214:	f00c fc6a 	bl	802daec <puts>
						ser_state = SER_STATE_HEADER;
 8021218:	4b64      	ldr	r3, [pc, #400]	; (80213ac <ser_proccess_data+0x240>)
 802121a:	2201      	movs	r2, #1
 802121c:	701a      	strb	r2, [r3, #0]
						ret = SER_EX_OK;
 802121e:	2300      	movs	r3, #0
 8021220:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					}
				}
			}
			break;
 8021224:	e0b4      	b.n	8021390 <ser_proccess_data+0x224>


			case SER_STATE_HEADER:
			{
				SER_HEADER_ *header = (SER_HEADER_ *)buf;
 8021226:	687b      	ldr	r3, [r7, #4]
 8021228:	613b      	str	r3, [r7, #16]

				if( header->packet_type == SER_PACKET_TYPE_HEADER )
 802122a:	693b      	ldr	r3, [r7, #16]
 802122c:	785b      	ldrb	r3, [r3, #1]
 802122e:	2b02      	cmp	r3, #2
 8021230:	f040 80b0 	bne.w	8021394 <ser_proccess_data+0x228>
				{
					data_info.data_type = header->meta_data.data_type;
 8021234:	693b      	ldr	r3, [r7, #16]
 8021236:	791a      	ldrb	r2, [r3, #4]
 8021238:	4b5d      	ldr	r3, [pc, #372]	; (80213b0 <ser_proccess_data+0x244>)
 802123a:	701a      	strb	r2, [r3, #0]
					data_info.data_size = header->meta_data.data_size;
 802123c:	693b      	ldr	r3, [r7, #16]
 802123e:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8021242:	b29a      	uxth	r2, r3
 8021244:	4b5a      	ldr	r3, [pc, #360]	; (80213b0 <ser_proccess_data+0x244>)
 8021246:	f8a3 2001 	strh.w	r2, [r3, #1]
					data_info.data_crc	 = header->meta_data.data_crc;
 802124a:	693b      	ldr	r3, [r7, #16]
 802124c:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8021250:	4a57      	ldr	r2, [pc, #348]	; (80213b0 <ser_proccess_data+0x244>)
 8021252:	f8c2 3003 	str.w	r3, [r2, #3]

					printf("Received Data Header. type=[%d], size=[%ld], crc=[0x%08lX]\r\n",
																									data_info.data_type,
 8021256:	4b56      	ldr	r3, [pc, #344]	; (80213b0 <ser_proccess_data+0x244>)
 8021258:	781b      	ldrb	r3, [r3, #0]
					printf("Received Data Header. type=[%d], size=[%ld], crc=[0x%08lX]\r\n",
 802125a:	4619      	mov	r1, r3
																									data_info.data_size,
 802125c:	4b54      	ldr	r3, [pc, #336]	; (80213b0 <ser_proccess_data+0x244>)
 802125e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8021262:	b29b      	uxth	r3, r3
					printf("Received Data Header. type=[%d], size=[%ld], crc=[0x%08lX]\r\n",
 8021264:	461a      	mov	r2, r3
 8021266:	4b52      	ldr	r3, [pc, #328]	; (80213b0 <ser_proccess_data+0x244>)
 8021268:	f8d3 3003 	ldr.w	r3, [r3, #3]
 802126c:	4854      	ldr	r0, [pc, #336]	; (80213c0 <ser_proccess_data+0x254>)
 802126e:	f00c fbb7 	bl	802d9e0 <iprintf>
																									data_info.data_crc);
					ser_state = SER_STATE_DATA;
 8021272:	4b4e      	ldr	r3, [pc, #312]	; (80213ac <ser_proccess_data+0x240>)
 8021274:	2202      	movs	r2, #2
 8021276:	701a      	strb	r2, [r3, #0]
					ret = SER_EX_OK;
 8021278:	2300      	movs	r3, #0
 802127a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
			}
			break;
 802127e:	e089      	b.n	8021394 <ser_proccess_data+0x228>


			case SER_STATE_DATA:
			{
				SER_DATA_				*data			= (SER_DATA_ *)buf;
 8021280:	687b      	ldr	r3, [r7, #4]
 8021282:	61bb      	str	r3, [r7, #24]
				uint16_t				data_len	=	data->data_len;
 8021284:	69bb      	ldr	r3, [r7, #24]
 8021286:	789a      	ldrb	r2, [r3, #2]
 8021288:	78db      	ldrb	r3, [r3, #3]
 802128a:	021b      	lsls	r3, r3, #8
 802128c:	4313      	orrs	r3, r2
 802128e:	82fb      	strh	r3, [r7, #22]

				if( data->packet_type == SER_PACKET_TYPE_DATA )
 8021290:	69bb      	ldr	r3, [r7, #24]
 8021292:	785b      	ldrb	r3, [r3, #1]
 8021294:	2b01      	cmp	r3, #1
 8021296:	d17f      	bne.n	8021398 <ser_proccess_data+0x22c>
				{
					switch(data_info.data_type)
 8021298:	4b45      	ldr	r3, [pc, #276]	; (80213b0 <ser_proccess_data+0x244>)
 802129a:	781b      	ldrb	r3, [r3, #0]
 802129c:	2b02      	cmp	r3, #2
 802129e:	d006      	beq.n	80212ae <ser_proccess_data+0x142>
 80212a0:	2b02      	cmp	r3, #2
 80212a2:	dc25      	bgt.n	80212f0 <ser_proccess_data+0x184>
 80212a4:	2b00      	cmp	r3, #0
 80212a6:	d027      	beq.n	80212f8 <ser_proccess_data+0x18c>
 80212a8:	2b01      	cmp	r3, #1
 80212aa:	d027      	beq.n	80212fc <ser_proccess_data+0x190>
 80212ac:	e020      	b.n	80212f0 <ser_proccess_data+0x184>
						}
						break;

						case OTA_INFO_DATA:
						{
								ota_data = *(ota_info *)data->data;
 80212ae:	69bb      	ldr	r3, [r7, #24]
 80212b0:	685a      	ldr	r2, [r3, #4]
 80212b2:	4b44      	ldr	r3, [pc, #272]	; (80213c4 <ser_proccess_data+0x258>)
 80212b4:	6815      	ldr	r5, [r2, #0]
 80212b6:	6854      	ldr	r4, [r2, #4]
 80212b8:	6890      	ldr	r0, [r2, #8]
 80212ba:	68d1      	ldr	r1, [r2, #12]
 80212bc:	601d      	str	r5, [r3, #0]
 80212be:	605c      	str	r4, [r3, #4]
 80212c0:	6098      	str	r0, [r3, #8]
 80212c2:	60d9      	str	r1, [r3, #12]
 80212c4:	7c12      	ldrb	r2, [r2, #16]
 80212c6:	741a      	strb	r2, [r3, #16]
								ota_data.ota_valid = 0;
 80212c8:	4b3e      	ldr	r3, [pc, #248]	; (80213c4 <ser_proccess_data+0x258>)
 80212ca:	2200      	movs	r2, #0
 80212cc:	721a      	strb	r2, [r3, #8]
								data_received_size = data_len;
 80212ce:	4a39      	ldr	r2, [pc, #228]	; (80213b4 <ser_proccess_data+0x248>)
 80212d0:	8afb      	ldrh	r3, [r7, #22]
 80212d2:	8013      	strh	r3, [r2, #0]
								data_calc_crc			 = ser_calcCRC(data->data, data_len);
 80212d4:	69bb      	ldr	r3, [r7, #24]
 80212d6:	685b      	ldr	r3, [r3, #4]
 80212d8:	8afa      	ldrh	r2, [r7, #22]
 80212da:	4611      	mov	r1, r2
 80212dc:	4618      	mov	r0, r3
 80212de:	f000 f8a5 	bl	802142c <ser_calcCRC>
 80212e2:	4603      	mov	r3, r0
 80212e4:	4a34      	ldr	r2, [pc, #208]	; (80213b8 <ser_proccess_data+0x24c>)
 80212e6:	6013      	str	r3, [r2, #0]
								ret = SER_EX_OK;
 80212e8:	2300      	movs	r3, #0
 80212ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

						}
						break;
 80212ee:	e006      	b.n	80212fe <ser_proccess_data+0x192>

						default:
						{
							// shouldn't be here
							ret = SER_EX_ERROR;
 80212f0:	2301      	movs	r3, #1
 80212f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						}
						break;
 80212f6:	e002      	b.n	80212fe <ser_proccess_data+0x192>
						break;
 80212f8:	bf00      	nop
 80212fa:	e000      	b.n	80212fe <ser_proccess_data+0x192>
						break;
 80212fc:	bf00      	nop
					}

					if( data_received_size >= data_info.data_size )
 80212fe:	4b2c      	ldr	r3, [pc, #176]	; (80213b0 <ser_proccess_data+0x244>)
 8021300:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8021304:	b29a      	uxth	r2, r3
 8021306:	4b2b      	ldr	r3, [pc, #172]	; (80213b4 <ser_proccess_data+0x248>)
 8021308:	881b      	ldrh	r3, [r3, #0]
 802130a:	429a      	cmp	r2, r3
 802130c:	d844      	bhi.n	8021398 <ser_proccess_data+0x22c>
					{
						//Received All data, move to end
						ser_state = SER_STATE_END;
 802130e:	4b27      	ldr	r3, [pc, #156]	; (80213ac <ser_proccess_data+0x240>)
 8021310:	2203      	movs	r2, #3
 8021312:	701a      	strb	r2, [r3, #0]
					}
				}
			}
			break;
 8021314:	e040      	b.n	8021398 <ser_proccess_data+0x22c>


			case SER_STATE_END:
			{
				SER_COMMAND_ *cmd = (SER_COMMAND_ *)buf;
 8021316:	687b      	ldr	r3, [r7, #4]
 8021318:	61fb      	str	r3, [r7, #28]

				if( cmd->packet_type == SER_PACKET_TYPE_CMD)
 802131a:	69fb      	ldr	r3, [r7, #28]
 802131c:	785b      	ldrb	r3, [r3, #1]
 802131e:	2b00      	cmp	r3, #0
 8021320:	d13c      	bne.n	802139c <ser_proccess_data+0x230>
				{
					if(cmd->cmd == SER_CMD_END)
 8021322:	69fb      	ldr	r3, [r7, #28]
 8021324:	791b      	ldrb	r3, [r3, #4]
 8021326:	2b01      	cmp	r3, #1
 8021328:	d138      	bne.n	802139c <ser_proccess_data+0x230>
					{
						printf("Receive SERIAL END COMMAND\r\nValidation...\r\n");
 802132a:	4827      	ldr	r0, [pc, #156]	; (80213c8 <ser_proccess_data+0x25c>)
 802132c:	f00c fbde 	bl	802daec <puts>

						//Validation the received packets
						//TODO: validation normal data

						// one packet data so:
						if( data_info.data_type == OTA_INFO_DATA ||  data_info.data_type == STATUS_DATA )
 8021330:	4b1f      	ldr	r3, [pc, #124]	; (80213b0 <ser_proccess_data+0x244>)
 8021332:	781b      	ldrb	r3, [r3, #0]
 8021334:	2b02      	cmp	r3, #2
 8021336:	d003      	beq.n	8021340 <ser_proccess_data+0x1d4>
 8021338:	4b1d      	ldr	r3, [pc, #116]	; (80213b0 <ser_proccess_data+0x244>)
 802133a:	781b      	ldrb	r3, [r3, #0]
 802133c:	2b01      	cmp	r3, #1
 802133e:	d117      	bne.n	8021370 <ser_proccess_data+0x204>
						{
							if(data_calc_crc != data_info.data_crc)
 8021340:	4b1b      	ldr	r3, [pc, #108]	; (80213b0 <ser_proccess_data+0x244>)
 8021342:	f8d3 2003 	ldr.w	r2, [r3, #3]
 8021346:	4b1c      	ldr	r3, [pc, #112]	; (80213b8 <ser_proccess_data+0x24c>)
 8021348:	681b      	ldr	r3, [r3, #0]
 802134a:	429a      	cmp	r2, r3
 802134c:	d009      	beq.n	8021362 <ser_proccess_data+0x1f6>
							{
								printf("ERROR: FW CRC Mismatch: calculated: [0x%08lx] received: [0x%08lx]\r\n",
 802134e:	4b1a      	ldr	r3, [pc, #104]	; (80213b8 <ser_proccess_data+0x24c>)
 8021350:	681b      	ldr	r3, [r3, #0]
 8021352:	4a17      	ldr	r2, [pc, #92]	; (80213b0 <ser_proccess_data+0x244>)
 8021354:	f8d2 2003 	ldr.w	r2, [r2, #3]
 8021358:	4619      	mov	r1, r3
 802135a:	481c      	ldr	r0, [pc, #112]	; (80213cc <ser_proccess_data+0x260>)
 802135c:	f00c fb40 	bl	802d9e0 <iprintf>
												data_calc_crc, data_info.data_crc);
								break;
 8021360:	e01d      	b.n	802139e <ser_proccess_data+0x232>
							}

							if(data_info.data_type == OTA_INFO_DATA)
 8021362:	4b13      	ldr	r3, [pc, #76]	; (80213b0 <ser_proccess_data+0x244>)
 8021364:	781b      	ldrb	r3, [r3, #0]
 8021366:	2b02      	cmp	r3, #2
 8021368:	d102      	bne.n	8021370 <ser_proccess_data+0x204>
							{
								ota_data.ota_valid = 1u;
 802136a:	4b16      	ldr	r3, [pc, #88]	; (80213c4 <ser_proccess_data+0x258>)
 802136c:	2201      	movs	r2, #1
 802136e:	721a      	strb	r2, [r3, #8]
							}
						}
						printf("Validated Successfully!\r\n");
 8021370:	4817      	ldr	r0, [pc, #92]	; (80213d0 <ser_proccess_data+0x264>)
 8021372:	f00c fbbb 	bl	802daec <puts>

						ser_state = SER_STATE_START;
 8021376:	4b0d      	ldr	r3, [pc, #52]	; (80213ac <ser_proccess_data+0x240>)
 8021378:	2200      	movs	r2, #0
 802137a:	701a      	strb	r2, [r3, #0]
						ret = SER_EX_OK;
 802137c:	2300      	movs	r3, #0
 802137e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

					}
				}
			}
			break;
 8021382:	e00b      	b.n	802139c <ser_proccess_data+0x230>

			default:
			{
				ret = SER_EX_ERROR;
 8021384:	2301      	movs	r3, #1
 8021386:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 802138a:	e008      	b.n	802139e <ser_proccess_data+0x232>
			// state cases end
		};
 802138c:	bf00      	nop
 802138e:	e006      	b.n	802139e <ser_proccess_data+0x232>
			break;
 8021390:	bf00      	nop
 8021392:	e004      	b.n	802139e <ser_proccess_data+0x232>
			break;
 8021394:	bf00      	nop
 8021396:	e002      	b.n	802139e <ser_proccess_data+0x232>
			break;
 8021398:	bf00      	nop
 802139a:	e000      	b.n	802139e <ser_proccess_data+0x232>
			break;
 802139c:	bf00      	nop

	}while(false);

	return ret;
 802139e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80213a2:	4618      	mov	r0, r3
 80213a4:	3728      	adds	r7, #40	; 0x28
 80213a6:	46bd      	mov	sp, r7
 80213a8:	bdb0      	pop	{r4, r5, r7, pc}
 80213aa:	bf00      	nop
 80213ac:	20000415 	.word	0x20000415
 80213b0:	20000830 	.word	0x20000830
 80213b4:	20000840 	.word	0x20000840
 80213b8:	20000844 	.word	0x20000844
 80213bc:	0802ecc4 	.word	0x0802ecc4
 80213c0:	0802ece4 	.word	0x0802ece4
 80213c4:	20000404 	.word	0x20000404
 80213c8:	0802ed24 	.word	0x0802ed24
 80213cc:	0802ed50 	.word	0x0802ed50
 80213d0:	0802ed94 	.word	0x0802ed94

080213d4 <ser_send_resp>:
 * @brief send response to host
 * @param huart uart handler
 * @param rsp ACK or NACK response
 * @retval none
 */
static void ser_send_resp(UART_HandleTypeDef *huart, uint8_t rsp){
 80213d4:	b580      	push	{r7, lr}
 80213d6:	b086      	sub	sp, #24
 80213d8:	af00      	add	r7, sp, #0
 80213da:	6078      	str	r0, [r7, #4]
 80213dc:	460b      	mov	r3, r1
 80213de:	70fb      	strb	r3, [r7, #3]
	SER_RESP_ pack =
 80213e0:	f107 030c 	add.w	r3, r7, #12
 80213e4:	2200      	movs	r2, #0
 80213e6:	601a      	str	r2, [r3, #0]
 80213e8:	605a      	str	r2, [r3, #4]
 80213ea:	811a      	strh	r2, [r3, #8]
 80213ec:	23aa      	movs	r3, #170	; 0xaa
 80213ee:	733b      	strb	r3, [r7, #12]
 80213f0:	2303      	movs	r3, #3
 80213f2:	737b      	strb	r3, [r7, #13]
 80213f4:	2301      	movs	r3, #1
 80213f6:	81fb      	strh	r3, [r7, #14]
 80213f8:	78fb      	ldrb	r3, [r7, #3]
 80213fa:	743b      	strb	r3, [r7, #16]
 80213fc:	23bb      	movs	r3, #187	; 0xbb
 80213fe:	757b      	strb	r3, [r7, #21]
		.data_len		= 1u,
		.status			= rsp,
		.eof			= SER_EOF
	};

	pack.crc = ser_calcCRC(&pack.status, 1);
 8021400:	f107 030c 	add.w	r3, r7, #12
 8021404:	3304      	adds	r3, #4
 8021406:	2101      	movs	r1, #1
 8021408:	4618      	mov	r0, r3
 802140a:	f000 f80f 	bl	802142c <ser_calcCRC>
 802140e:	4603      	mov	r3, r0
 8021410:	f8c7 3011 	str.w	r3, [r7, #17]

	//send respond
	HAL_UART_Transmit(huart, (uint8_t *)&pack, sizeof(SER_RESP_),HAL_MAX_DELAY);
 8021414:	f107 010c 	add.w	r1, r7, #12
 8021418:	f04f 33ff 	mov.w	r3, #4294967295
 802141c:	220a      	movs	r2, #10
 802141e:	6878      	ldr	r0, [r7, #4]
 8021420:	f007 fd95 	bl	8028f4e <HAL_UART_Transmit>

}
 8021424:	bf00      	nop
 8021426:	3718      	adds	r7, #24
 8021428:	46bd      	mov	sp, r7
 802142a:	bd80      	pop	{r7, pc}

0802142c <ser_calcCRC>:
 * @param DataLength length of data
 * @retval CRC32
 */

uint32_t ser_calcCRC(uint8_t * pData, uint32_t DataLength)
{
 802142c:	b480      	push	{r7}
 802142e:	b087      	sub	sp, #28
 8021430:	af00      	add	r7, sp, #0
 8021432:	6078      	str	r0, [r7, #4]
 8021434:	6039      	str	r1, [r7, #0]
    uint32_t Checksum = 0xFFFFFFFF;
 8021436:	f04f 33ff 	mov.w	r3, #4294967295
 802143a:	617b      	str	r3, [r7, #20]
    for(unsigned int i=0; i < DataLength; i++)
 802143c:	2300      	movs	r3, #0
 802143e:	613b      	str	r3, [r7, #16]
 8021440:	e014      	b.n	802146c <ser_calcCRC+0x40>
    {
        uint8_t top = (uint8_t)(Checksum >> 24);
 8021442:	697b      	ldr	r3, [r7, #20]
 8021444:	0e1b      	lsrs	r3, r3, #24
 8021446:	73fb      	strb	r3, [r7, #15]
        top ^= pData[i];
 8021448:	687a      	ldr	r2, [r7, #4]
 802144a:	693b      	ldr	r3, [r7, #16]
 802144c:	4413      	add	r3, r2
 802144e:	781a      	ldrb	r2, [r3, #0]
 8021450:	7bfb      	ldrb	r3, [r7, #15]
 8021452:	4053      	eors	r3, r2
 8021454:	73fb      	strb	r3, [r7, #15]
        Checksum = (Checksum << 8) ^ crc_table[top];
 8021456:	697b      	ldr	r3, [r7, #20]
 8021458:	021a      	lsls	r2, r3, #8
 802145a:	7bfb      	ldrb	r3, [r7, #15]
 802145c:	4909      	ldr	r1, [pc, #36]	; (8021484 <ser_calcCRC+0x58>)
 802145e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8021462:	4053      	eors	r3, r2
 8021464:	617b      	str	r3, [r7, #20]
    for(unsigned int i=0; i < DataLength; i++)
 8021466:	693b      	ldr	r3, [r7, #16]
 8021468:	3301      	adds	r3, #1
 802146a:	613b      	str	r3, [r7, #16]
 802146c:	693a      	ldr	r2, [r7, #16]
 802146e:	683b      	ldr	r3, [r7, #0]
 8021470:	429a      	cmp	r2, r3
 8021472:	d3e6      	bcc.n	8021442 <ser_calcCRC+0x16>
    }
    return Checksum;
 8021474:	697b      	ldr	r3, [r7, #20]
}
 8021476:	4618      	mov	r0, r3
 8021478:	371c      	adds	r7, #28
 802147a:	46bd      	mov	sp, r7
 802147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021480:	4770      	bx	lr
 8021482:	bf00      	nop
 8021484:	0802edb4 	.word	0x0802edb4

08021488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8021488:	b480      	push	{r7}
 802148a:	b083      	sub	sp, #12
 802148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802148e:	2300      	movs	r3, #0
 8021490:	607b      	str	r3, [r7, #4]
 8021492:	4b10      	ldr	r3, [pc, #64]	; (80214d4 <HAL_MspInit+0x4c>)
 8021494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021496:	4a0f      	ldr	r2, [pc, #60]	; (80214d4 <HAL_MspInit+0x4c>)
 8021498:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802149c:	6453      	str	r3, [r2, #68]	; 0x44
 802149e:	4b0d      	ldr	r3, [pc, #52]	; (80214d4 <HAL_MspInit+0x4c>)
 80214a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80214a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80214a6:	607b      	str	r3, [r7, #4]
 80214a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80214aa:	2300      	movs	r3, #0
 80214ac:	603b      	str	r3, [r7, #0]
 80214ae:	4b09      	ldr	r3, [pc, #36]	; (80214d4 <HAL_MspInit+0x4c>)
 80214b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80214b2:	4a08      	ldr	r2, [pc, #32]	; (80214d4 <HAL_MspInit+0x4c>)
 80214b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80214b8:	6413      	str	r3, [r2, #64]	; 0x40
 80214ba:	4b06      	ldr	r3, [pc, #24]	; (80214d4 <HAL_MspInit+0x4c>)
 80214bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80214be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80214c2:	603b      	str	r3, [r7, #0]
 80214c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80214c6:	bf00      	nop
 80214c8:	370c      	adds	r7, #12
 80214ca:	46bd      	mov	sp, r7
 80214cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80214d0:	4770      	bx	lr
 80214d2:	bf00      	nop
 80214d4:	40023800 	.word	0x40023800

080214d8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80214d8:	b480      	push	{r7}
 80214da:	b085      	sub	sp, #20
 80214dc:	af00      	add	r7, sp, #0
 80214de:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80214e0:	687b      	ldr	r3, [r7, #4]
 80214e2:	681b      	ldr	r3, [r3, #0]
 80214e4:	4a0b      	ldr	r2, [pc, #44]	; (8021514 <HAL_CRC_MspInit+0x3c>)
 80214e6:	4293      	cmp	r3, r2
 80214e8:	d10d      	bne.n	8021506 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80214ea:	2300      	movs	r3, #0
 80214ec:	60fb      	str	r3, [r7, #12]
 80214ee:	4b0a      	ldr	r3, [pc, #40]	; (8021518 <HAL_CRC_MspInit+0x40>)
 80214f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80214f2:	4a09      	ldr	r2, [pc, #36]	; (8021518 <HAL_CRC_MspInit+0x40>)
 80214f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80214f8:	6313      	str	r3, [r2, #48]	; 0x30
 80214fa:	4b07      	ldr	r3, [pc, #28]	; (8021518 <HAL_CRC_MspInit+0x40>)
 80214fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80214fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8021502:	60fb      	str	r3, [r7, #12]
 8021504:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8021506:	bf00      	nop
 8021508:	3714      	adds	r7, #20
 802150a:	46bd      	mov	sp, r7
 802150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021510:	4770      	bx	lr
 8021512:	bf00      	nop
 8021514:	40023000 	.word	0x40023000
 8021518:	40023800 	.word	0x40023800

0802151c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 802151c:	b580      	push	{r7, lr}
 802151e:	b084      	sub	sp, #16
 8021520:	af00      	add	r7, sp, #0
 8021522:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8021524:	687b      	ldr	r3, [r7, #4]
 8021526:	681b      	ldr	r3, [r3, #0]
 8021528:	4a0e      	ldr	r2, [pc, #56]	; (8021564 <HAL_DMA2D_MspInit+0x48>)
 802152a:	4293      	cmp	r3, r2
 802152c:	d115      	bne.n	802155a <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 802152e:	2300      	movs	r3, #0
 8021530:	60fb      	str	r3, [r7, #12]
 8021532:	4b0d      	ldr	r3, [pc, #52]	; (8021568 <HAL_DMA2D_MspInit+0x4c>)
 8021534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021536:	4a0c      	ldr	r2, [pc, #48]	; (8021568 <HAL_DMA2D_MspInit+0x4c>)
 8021538:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 802153c:	6313      	str	r3, [r2, #48]	; 0x30
 802153e:	4b0a      	ldr	r3, [pc, #40]	; (8021568 <HAL_DMA2D_MspInit+0x4c>)
 8021540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021542:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8021546:	60fb      	str	r3, [r7, #12]
 8021548:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 802154a:	2200      	movs	r2, #0
 802154c:	2105      	movs	r1, #5
 802154e:	205a      	movs	r0, #90	; 0x5a
 8021550:	f002 f83e 	bl	80235d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8021554:	205a      	movs	r0, #90	; 0x5a
 8021556:	f002 f857 	bl	8023608 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 802155a:	bf00      	nop
 802155c:	3710      	adds	r7, #16
 802155e:	46bd      	mov	sp, r7
 8021560:	bd80      	pop	{r7, pc}
 8021562:	bf00      	nop
 8021564:	4002b000 	.word	0x4002b000
 8021568:	40023800 	.word	0x40023800

0802156c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 802156c:	b580      	push	{r7, lr}
 802156e:	b08a      	sub	sp, #40	; 0x28
 8021570:	af00      	add	r7, sp, #0
 8021572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021574:	f107 0314 	add.w	r3, r7, #20
 8021578:	2200      	movs	r2, #0
 802157a:	601a      	str	r2, [r3, #0]
 802157c:	605a      	str	r2, [r3, #4]
 802157e:	609a      	str	r2, [r3, #8]
 8021580:	60da      	str	r2, [r3, #12]
 8021582:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8021584:	687b      	ldr	r3, [r7, #4]
 8021586:	681b      	ldr	r3, [r3, #0]
 8021588:	4a29      	ldr	r2, [pc, #164]	; (8021630 <HAL_I2C_MspInit+0xc4>)
 802158a:	4293      	cmp	r3, r2
 802158c:	d14b      	bne.n	8021626 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 802158e:	2300      	movs	r3, #0
 8021590:	613b      	str	r3, [r7, #16]
 8021592:	4b28      	ldr	r3, [pc, #160]	; (8021634 <HAL_I2C_MspInit+0xc8>)
 8021594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021596:	4a27      	ldr	r2, [pc, #156]	; (8021634 <HAL_I2C_MspInit+0xc8>)
 8021598:	f043 0304 	orr.w	r3, r3, #4
 802159c:	6313      	str	r3, [r2, #48]	; 0x30
 802159e:	4b25      	ldr	r3, [pc, #148]	; (8021634 <HAL_I2C_MspInit+0xc8>)
 80215a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80215a2:	f003 0304 	and.w	r3, r3, #4
 80215a6:	613b      	str	r3, [r7, #16]
 80215a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80215aa:	2300      	movs	r3, #0
 80215ac:	60fb      	str	r3, [r7, #12]
 80215ae:	4b21      	ldr	r3, [pc, #132]	; (8021634 <HAL_I2C_MspInit+0xc8>)
 80215b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80215b2:	4a20      	ldr	r2, [pc, #128]	; (8021634 <HAL_I2C_MspInit+0xc8>)
 80215b4:	f043 0301 	orr.w	r3, r3, #1
 80215b8:	6313      	str	r3, [r2, #48]	; 0x30
 80215ba:	4b1e      	ldr	r3, [pc, #120]	; (8021634 <HAL_I2C_MspInit+0xc8>)
 80215bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80215be:	f003 0301 	and.w	r3, r3, #1
 80215c2:	60fb      	str	r3, [r7, #12]
 80215c4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80215c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80215ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80215cc:	2312      	movs	r3, #18
 80215ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80215d0:	2301      	movs	r3, #1
 80215d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80215d4:	2300      	movs	r3, #0
 80215d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80215d8:	2304      	movs	r3, #4
 80215da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80215dc:	f107 0314 	add.w	r3, r7, #20
 80215e0:	4619      	mov	r1, r3
 80215e2:	4815      	ldr	r0, [pc, #84]	; (8021638 <HAL_I2C_MspInit+0xcc>)
 80215e4:	f002 fe26 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80215e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80215ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80215ee:	2312      	movs	r3, #18
 80215f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80215f2:	2301      	movs	r3, #1
 80215f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80215f6:	2300      	movs	r3, #0
 80215f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80215fa:	2304      	movs	r3, #4
 80215fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80215fe:	f107 0314 	add.w	r3, r7, #20
 8021602:	4619      	mov	r1, r3
 8021604:	480d      	ldr	r0, [pc, #52]	; (802163c <HAL_I2C_MspInit+0xd0>)
 8021606:	f002 fe15 	bl	8024234 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 802160a:	2300      	movs	r3, #0
 802160c:	60bb      	str	r3, [r7, #8]
 802160e:	4b09      	ldr	r3, [pc, #36]	; (8021634 <HAL_I2C_MspInit+0xc8>)
 8021610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021612:	4a08      	ldr	r2, [pc, #32]	; (8021634 <HAL_I2C_MspInit+0xc8>)
 8021614:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8021618:	6413      	str	r3, [r2, #64]	; 0x40
 802161a:	4b06      	ldr	r3, [pc, #24]	; (8021634 <HAL_I2C_MspInit+0xc8>)
 802161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802161e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8021622:	60bb      	str	r3, [r7, #8]
 8021624:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8021626:	bf00      	nop
 8021628:	3728      	adds	r7, #40	; 0x28
 802162a:	46bd      	mov	sp, r7
 802162c:	bd80      	pop	{r7, pc}
 802162e:	bf00      	nop
 8021630:	40005c00 	.word	0x40005c00
 8021634:	40023800 	.word	0x40023800
 8021638:	40020800 	.word	0x40020800
 802163c:	40020000 	.word	0x40020000

08021640 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8021640:	b580      	push	{r7, lr}
 8021642:	b09a      	sub	sp, #104	; 0x68
 8021644:	af00      	add	r7, sp, #0
 8021646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021648:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802164c:	2200      	movs	r2, #0
 802164e:	601a      	str	r2, [r3, #0]
 8021650:	605a      	str	r2, [r3, #4]
 8021652:	609a      	str	r2, [r3, #8]
 8021654:	60da      	str	r2, [r3, #12]
 8021656:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8021658:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802165c:	2230      	movs	r2, #48	; 0x30
 802165e:	2100      	movs	r1, #0
 8021660:	4618      	mov	r0, r3
 8021662:	f00c f8d5 	bl	802d810 <memset>
  if(hltdc->Instance==LTDC)
 8021666:	687b      	ldr	r3, [r7, #4]
 8021668:	681b      	ldr	r3, [r3, #0]
 802166a:	4a85      	ldr	r2, [pc, #532]	; (8021880 <HAL_LTDC_MspInit+0x240>)
 802166c:	4293      	cmp	r3, r2
 802166e:	f040 8102 	bne.w	8021876 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8021672:	2308      	movs	r3, #8
 8021674:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 49;
 8021676:	2331      	movs	r3, #49	; 0x31
 8021678:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2.0;
 802167a:	2302      	movs	r3, #2
 802167c:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 802167e:	2300      	movs	r3, #0
 8021680:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021682:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8021686:	4618      	mov	r0, r3
 8021688:	f005 ff62 	bl	8027550 <HAL_RCCEx_PeriphCLKConfig>
 802168c:	4603      	mov	r3, r0
 802168e:	2b00      	cmp	r3, #0
 8021690:	d001      	beq.n	8021696 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8021692:	f7ff fbf5 	bl	8020e80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8021696:	2300      	movs	r3, #0
 8021698:	623b      	str	r3, [r7, #32]
 802169a:	4b7a      	ldr	r3, [pc, #488]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 802169c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802169e:	4a79      	ldr	r2, [pc, #484]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80216a4:	6453      	str	r3, [r2, #68]	; 0x44
 80216a6:	4b77      	ldr	r3, [pc, #476]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80216aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80216ae:	623b      	str	r3, [r7, #32]
 80216b0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80216b2:	2300      	movs	r3, #0
 80216b4:	61fb      	str	r3, [r7, #28]
 80216b6:	4b73      	ldr	r3, [pc, #460]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216ba:	4a72      	ldr	r2, [pc, #456]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216bc:	f043 0320 	orr.w	r3, r3, #32
 80216c0:	6313      	str	r3, [r2, #48]	; 0x30
 80216c2:	4b70      	ldr	r3, [pc, #448]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216c6:	f003 0320 	and.w	r3, r3, #32
 80216ca:	61fb      	str	r3, [r7, #28]
 80216cc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80216ce:	2300      	movs	r3, #0
 80216d0:	61bb      	str	r3, [r7, #24]
 80216d2:	4b6c      	ldr	r3, [pc, #432]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216d6:	4a6b      	ldr	r2, [pc, #428]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216d8:	f043 0301 	orr.w	r3, r3, #1
 80216dc:	6313      	str	r3, [r2, #48]	; 0x30
 80216de:	4b69      	ldr	r3, [pc, #420]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216e2:	f003 0301 	and.w	r3, r3, #1
 80216e6:	61bb      	str	r3, [r7, #24]
 80216e8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80216ea:	2300      	movs	r3, #0
 80216ec:	617b      	str	r3, [r7, #20]
 80216ee:	4b65      	ldr	r3, [pc, #404]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216f2:	4a64      	ldr	r2, [pc, #400]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216f4:	f043 0302 	orr.w	r3, r3, #2
 80216f8:	6313      	str	r3, [r2, #48]	; 0x30
 80216fa:	4b62      	ldr	r3, [pc, #392]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 80216fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80216fe:	f003 0302 	and.w	r3, r3, #2
 8021702:	617b      	str	r3, [r7, #20]
 8021704:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8021706:	2300      	movs	r3, #0
 8021708:	613b      	str	r3, [r7, #16]
 802170a:	4b5e      	ldr	r3, [pc, #376]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 802170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802170e:	4a5d      	ldr	r2, [pc, #372]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 8021710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8021714:	6313      	str	r3, [r2, #48]	; 0x30
 8021716:	4b5b      	ldr	r3, [pc, #364]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 8021718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802171a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802171e:	613b      	str	r3, [r7, #16]
 8021720:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021722:	2300      	movs	r3, #0
 8021724:	60fb      	str	r3, [r7, #12]
 8021726:	4b57      	ldr	r3, [pc, #348]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 8021728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802172a:	4a56      	ldr	r2, [pc, #344]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 802172c:	f043 0304 	orr.w	r3, r3, #4
 8021730:	6313      	str	r3, [r2, #48]	; 0x30
 8021732:	4b54      	ldr	r3, [pc, #336]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 8021734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021736:	f003 0304 	and.w	r3, r3, #4
 802173a:	60fb      	str	r3, [r7, #12]
 802173c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 802173e:	2300      	movs	r3, #0
 8021740:	60bb      	str	r3, [r7, #8]
 8021742:	4b50      	ldr	r3, [pc, #320]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 8021744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021746:	4a4f      	ldr	r2, [pc, #316]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 8021748:	f043 0308 	orr.w	r3, r3, #8
 802174c:	6313      	str	r3, [r2, #48]	; 0x30
 802174e:	4b4d      	ldr	r3, [pc, #308]	; (8021884 <HAL_LTDC_MspInit+0x244>)
 8021750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021752:	f003 0308 	and.w	r3, r3, #8
 8021756:	60bb      	str	r3, [r7, #8]
 8021758:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 802175a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802175e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021760:	2302      	movs	r3, #2
 8021762:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021764:	2300      	movs	r3, #0
 8021766:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021768:	2300      	movs	r3, #0
 802176a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 802176c:	230e      	movs	r3, #14
 802176e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8021770:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8021774:	4619      	mov	r1, r3
 8021776:	4844      	ldr	r0, [pc, #272]	; (8021888 <HAL_LTDC_MspInit+0x248>)
 8021778:	f002 fd5c 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 802177c:	f641 0358 	movw	r3, #6232	; 0x1858
 8021780:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021782:	2302      	movs	r3, #2
 8021784:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021786:	2300      	movs	r3, #0
 8021788:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802178a:	2300      	movs	r3, #0
 802178c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 802178e:	230e      	movs	r3, #14
 8021790:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021792:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8021796:	4619      	mov	r1, r3
 8021798:	483c      	ldr	r0, [pc, #240]	; (802188c <HAL_LTDC_MspInit+0x24c>)
 802179a:	f002 fd4b 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 802179e:	2303      	movs	r3, #3
 80217a0:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80217a2:	2302      	movs	r3, #2
 80217a4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80217a6:	2300      	movs	r3, #0
 80217a8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80217aa:	2300      	movs	r3, #0
 80217ac:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80217ae:	2309      	movs	r3, #9
 80217b0:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80217b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80217b6:	4619      	mov	r1, r3
 80217b8:	4835      	ldr	r0, [pc, #212]	; (8021890 <HAL_LTDC_MspInit+0x250>)
 80217ba:	f002 fd3b 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80217be:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80217c2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80217c4:	2302      	movs	r3, #2
 80217c6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80217c8:	2300      	movs	r3, #0
 80217ca:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80217cc:	2300      	movs	r3, #0
 80217ce:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80217d0:	230e      	movs	r3, #14
 80217d2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80217d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80217d8:	4619      	mov	r1, r3
 80217da:	482d      	ldr	r0, [pc, #180]	; (8021890 <HAL_LTDC_MspInit+0x250>)
 80217dc:	f002 fd2a 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80217e0:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80217e4:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80217e6:	2302      	movs	r3, #2
 80217e8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80217ea:	2300      	movs	r3, #0
 80217ec:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80217ee:	2300      	movs	r3, #0
 80217f0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80217f2:	230e      	movs	r3, #14
 80217f4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80217f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80217fa:	4619      	mov	r1, r3
 80217fc:	4825      	ldr	r0, [pc, #148]	; (8021894 <HAL_LTDC_MspInit+0x254>)
 80217fe:	f002 fd19 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8021802:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8021806:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021808:	2302      	movs	r3, #2
 802180a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802180c:	2300      	movs	r3, #0
 802180e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021810:	2300      	movs	r3, #0
 8021812:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8021814:	230e      	movs	r3, #14
 8021816:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021818:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802181c:	4619      	mov	r1, r3
 802181e:	481e      	ldr	r0, [pc, #120]	; (8021898 <HAL_LTDC_MspInit+0x258>)
 8021820:	f002 fd08 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8021824:	2348      	movs	r3, #72	; 0x48
 8021826:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021828:	2302      	movs	r3, #2
 802182a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802182c:	2300      	movs	r3, #0
 802182e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021830:	2300      	movs	r3, #0
 8021832:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8021834:	230e      	movs	r3, #14
 8021836:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8021838:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802183c:	4619      	mov	r1, r3
 802183e:	4817      	ldr	r0, [pc, #92]	; (802189c <HAL_LTDC_MspInit+0x25c>)
 8021840:	f002 fcf8 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8021844:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8021848:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802184a:	2302      	movs	r3, #2
 802184c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802184e:	2300      	movs	r3, #0
 8021850:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021852:	2300      	movs	r3, #0
 8021854:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8021856:	2309      	movs	r3, #9
 8021858:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 802185a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 802185e:	4619      	mov	r1, r3
 8021860:	480c      	ldr	r0, [pc, #48]	; (8021894 <HAL_LTDC_MspInit+0x254>)
 8021862:	f002 fce7 	bl	8024234 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8021866:	2200      	movs	r2, #0
 8021868:	2105      	movs	r1, #5
 802186a:	2058      	movs	r0, #88	; 0x58
 802186c:	f001 feb0 	bl	80235d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8021870:	2058      	movs	r0, #88	; 0x58
 8021872:	f001 fec9 	bl	8023608 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8021876:	bf00      	nop
 8021878:	3768      	adds	r7, #104	; 0x68
 802187a:	46bd      	mov	sp, r7
 802187c:	bd80      	pop	{r7, pc}
 802187e:	bf00      	nop
 8021880:	40016800 	.word	0x40016800
 8021884:	40023800 	.word	0x40023800
 8021888:	40021400 	.word	0x40021400
 802188c:	40020000 	.word	0x40020000
 8021890:	40020400 	.word	0x40020400
 8021894:	40021800 	.word	0x40021800
 8021898:	40020800 	.word	0x40020800
 802189c:	40020c00 	.word	0x40020c00

080218a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80218a0:	b580      	push	{r7, lr}
 80218a2:	b08a      	sub	sp, #40	; 0x28
 80218a4:	af00      	add	r7, sp, #0
 80218a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80218a8:	f107 0314 	add.w	r3, r7, #20
 80218ac:	2200      	movs	r2, #0
 80218ae:	601a      	str	r2, [r3, #0]
 80218b0:	605a      	str	r2, [r3, #4]
 80218b2:	609a      	str	r2, [r3, #8]
 80218b4:	60da      	str	r2, [r3, #12]
 80218b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80218b8:	687b      	ldr	r3, [r7, #4]
 80218ba:	681b      	ldr	r3, [r3, #0]
 80218bc:	4a19      	ldr	r2, [pc, #100]	; (8021924 <HAL_SPI_MspInit+0x84>)
 80218be:	4293      	cmp	r3, r2
 80218c0:	d12c      	bne.n	802191c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80218c2:	2300      	movs	r3, #0
 80218c4:	613b      	str	r3, [r7, #16]
 80218c6:	4b18      	ldr	r3, [pc, #96]	; (8021928 <HAL_SPI_MspInit+0x88>)
 80218c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80218ca:	4a17      	ldr	r2, [pc, #92]	; (8021928 <HAL_SPI_MspInit+0x88>)
 80218cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80218d0:	6453      	str	r3, [r2, #68]	; 0x44
 80218d2:	4b15      	ldr	r3, [pc, #84]	; (8021928 <HAL_SPI_MspInit+0x88>)
 80218d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80218d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80218da:	613b      	str	r3, [r7, #16]
 80218dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80218de:	2300      	movs	r3, #0
 80218e0:	60fb      	str	r3, [r7, #12]
 80218e2:	4b11      	ldr	r3, [pc, #68]	; (8021928 <HAL_SPI_MspInit+0x88>)
 80218e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218e6:	4a10      	ldr	r2, [pc, #64]	; (8021928 <HAL_SPI_MspInit+0x88>)
 80218e8:	f043 0320 	orr.w	r3, r3, #32
 80218ec:	6313      	str	r3, [r2, #48]	; 0x30
 80218ee:	4b0e      	ldr	r3, [pc, #56]	; (8021928 <HAL_SPI_MspInit+0x88>)
 80218f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80218f2:	f003 0320 	and.w	r3, r3, #32
 80218f6:	60fb      	str	r3, [r7, #12]
 80218f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80218fa:	f44f 7360 	mov.w	r3, #896	; 0x380
 80218fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021900:	2302      	movs	r3, #2
 8021902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021904:	2300      	movs	r3, #0
 8021906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021908:	2300      	movs	r3, #0
 802190a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 802190c:	2305      	movs	r3, #5
 802190e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8021910:	f107 0314 	add.w	r3, r7, #20
 8021914:	4619      	mov	r1, r3
 8021916:	4805      	ldr	r0, [pc, #20]	; (802192c <HAL_SPI_MspInit+0x8c>)
 8021918:	f002 fc8c 	bl	8024234 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 802191c:	bf00      	nop
 802191e:	3728      	adds	r7, #40	; 0x28
 8021920:	46bd      	mov	sp, r7
 8021922:	bd80      	pop	{r7, pc}
 8021924:	40015000 	.word	0x40015000
 8021928:	40023800 	.word	0x40023800
 802192c:	40021400 	.word	0x40021400

08021930 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8021930:	b580      	push	{r7, lr}
 8021932:	b082      	sub	sp, #8
 8021934:	af00      	add	r7, sp, #0
 8021936:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8021938:	687b      	ldr	r3, [r7, #4]
 802193a:	681b      	ldr	r3, [r3, #0]
 802193c:	4a08      	ldr	r2, [pc, #32]	; (8021960 <HAL_SPI_MspDeInit+0x30>)
 802193e:	4293      	cmp	r3, r2
 8021940:	d10a      	bne.n	8021958 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8021942:	4b08      	ldr	r3, [pc, #32]	; (8021964 <HAL_SPI_MspDeInit+0x34>)
 8021944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021946:	4a07      	ldr	r2, [pc, #28]	; (8021964 <HAL_SPI_MspDeInit+0x34>)
 8021948:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 802194c:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 802194e:	f44f 7160 	mov.w	r1, #896	; 0x380
 8021952:	4805      	ldr	r0, [pc, #20]	; (8021968 <HAL_SPI_MspDeInit+0x38>)
 8021954:	f002 fe1a 	bl	802458c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8021958:	bf00      	nop
 802195a:	3708      	adds	r7, #8
 802195c:	46bd      	mov	sp, r7
 802195e:	bd80      	pop	{r7, pc}
 8021960:	40015000 	.word	0x40015000
 8021964:	40023800 	.word	0x40023800
 8021968:	40021400 	.word	0x40021400

0802196c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 802196c:	b480      	push	{r7}
 802196e:	b085      	sub	sp, #20
 8021970:	af00      	add	r7, sp, #0
 8021972:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8021974:	687b      	ldr	r3, [r7, #4]
 8021976:	681b      	ldr	r3, [r3, #0]
 8021978:	4a0b      	ldr	r2, [pc, #44]	; (80219a8 <HAL_TIM_Base_MspInit+0x3c>)
 802197a:	4293      	cmp	r3, r2
 802197c:	d10d      	bne.n	802199a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 802197e:	2300      	movs	r3, #0
 8021980:	60fb      	str	r3, [r7, #12]
 8021982:	4b0a      	ldr	r3, [pc, #40]	; (80219ac <HAL_TIM_Base_MspInit+0x40>)
 8021984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021986:	4a09      	ldr	r2, [pc, #36]	; (80219ac <HAL_TIM_Base_MspInit+0x40>)
 8021988:	f043 0301 	orr.w	r3, r3, #1
 802198c:	6453      	str	r3, [r2, #68]	; 0x44
 802198e:	4b07      	ldr	r3, [pc, #28]	; (80219ac <HAL_TIM_Base_MspInit+0x40>)
 8021990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021992:	f003 0301 	and.w	r3, r3, #1
 8021996:	60fb      	str	r3, [r7, #12]
 8021998:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 802199a:	bf00      	nop
 802199c:	3714      	adds	r7, #20
 802199e:	46bd      	mov	sp, r7
 80219a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80219a4:	4770      	bx	lr
 80219a6:	bf00      	nop
 80219a8:	40010000 	.word	0x40010000
 80219ac:	40023800 	.word	0x40023800

080219b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80219b0:	b580      	push	{r7, lr}
 80219b2:	b08c      	sub	sp, #48	; 0x30
 80219b4:	af00      	add	r7, sp, #0
 80219b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80219b8:	f107 031c 	add.w	r3, r7, #28
 80219bc:	2200      	movs	r2, #0
 80219be:	601a      	str	r2, [r3, #0]
 80219c0:	605a      	str	r2, [r3, #4]
 80219c2:	609a      	str	r2, [r3, #8]
 80219c4:	60da      	str	r2, [r3, #12]
 80219c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80219c8:	687b      	ldr	r3, [r7, #4]
 80219ca:	681b      	ldr	r3, [r3, #0]
 80219cc:	4a46      	ldr	r2, [pc, #280]	; (8021ae8 <HAL_UART_MspInit+0x138>)
 80219ce:	4293      	cmp	r3, r2
 80219d0:	d153      	bne.n	8021a7a <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80219d2:	2300      	movs	r3, #0
 80219d4:	61bb      	str	r3, [r7, #24]
 80219d6:	4b45      	ldr	r3, [pc, #276]	; (8021aec <HAL_UART_MspInit+0x13c>)
 80219d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80219da:	4a44      	ldr	r2, [pc, #272]	; (8021aec <HAL_UART_MspInit+0x13c>)
 80219dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80219e0:	6413      	str	r3, [r2, #64]	; 0x40
 80219e2:	4b42      	ldr	r3, [pc, #264]	; (8021aec <HAL_UART_MspInit+0x13c>)
 80219e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80219e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80219ea:	61bb      	str	r3, [r7, #24]
 80219ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80219ee:	2300      	movs	r3, #0
 80219f0:	617b      	str	r3, [r7, #20]
 80219f2:	4b3e      	ldr	r3, [pc, #248]	; (8021aec <HAL_UART_MspInit+0x13c>)
 80219f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80219f6:	4a3d      	ldr	r2, [pc, #244]	; (8021aec <HAL_UART_MspInit+0x13c>)
 80219f8:	f043 0304 	orr.w	r3, r3, #4
 80219fc:	6313      	str	r3, [r2, #48]	; 0x30
 80219fe:	4b3b      	ldr	r3, [pc, #236]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021a02:	f003 0304 	and.w	r3, r3, #4
 8021a06:	617b      	str	r3, [r7, #20]
 8021a08:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8021a0a:	2300      	movs	r3, #0
 8021a0c:	613b      	str	r3, [r7, #16]
 8021a0e:	4b37      	ldr	r3, [pc, #220]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021a12:	4a36      	ldr	r2, [pc, #216]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021a14:	f043 0308 	orr.w	r3, r3, #8
 8021a18:	6313      	str	r3, [r2, #48]	; 0x30
 8021a1a:	4b34      	ldr	r3, [pc, #208]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021a1e:	f003 0308 	and.w	r3, r3, #8
 8021a22:	613b      	str	r3, [r7, #16]
 8021a24:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8021a26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8021a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021a2c:	2302      	movs	r3, #2
 8021a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021a30:	2300      	movs	r3, #0
 8021a32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021a34:	2303      	movs	r3, #3
 8021a36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8021a38:	2308      	movs	r3, #8
 8021a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021a3c:	f107 031c 	add.w	r3, r7, #28
 8021a40:	4619      	mov	r1, r3
 8021a42:	482b      	ldr	r0, [pc, #172]	; (8021af0 <HAL_UART_MspInit+0x140>)
 8021a44:	f002 fbf6 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8021a48:	2304      	movs	r3, #4
 8021a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021a4c:	2302      	movs	r3, #2
 8021a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021a50:	2300      	movs	r3, #0
 8021a52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021a54:	2303      	movs	r3, #3
 8021a56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8021a58:	2308      	movs	r3, #8
 8021a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8021a5c:	f107 031c 	add.w	r3, r7, #28
 8021a60:	4619      	mov	r1, r3
 8021a62:	4824      	ldr	r0, [pc, #144]	; (8021af4 <HAL_UART_MspInit+0x144>)
 8021a64:	f002 fbe6 	bl	8024234 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8021a68:	2200      	movs	r2, #0
 8021a6a:	2100      	movs	r1, #0
 8021a6c:	2035      	movs	r0, #53	; 0x35
 8021a6e:	f001 fdaf 	bl	80235d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8021a72:	2035      	movs	r0, #53	; 0x35
 8021a74:	f001 fdc8 	bl	8023608 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8021a78:	e031      	b.n	8021ade <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART1)
 8021a7a:	687b      	ldr	r3, [r7, #4]
 8021a7c:	681b      	ldr	r3, [r3, #0]
 8021a7e:	4a1e      	ldr	r2, [pc, #120]	; (8021af8 <HAL_UART_MspInit+0x148>)
 8021a80:	4293      	cmp	r3, r2
 8021a82:	d12c      	bne.n	8021ade <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8021a84:	2300      	movs	r3, #0
 8021a86:	60fb      	str	r3, [r7, #12]
 8021a88:	4b18      	ldr	r3, [pc, #96]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021a8c:	4a17      	ldr	r2, [pc, #92]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021a8e:	f043 0310 	orr.w	r3, r3, #16
 8021a92:	6453      	str	r3, [r2, #68]	; 0x44
 8021a94:	4b15      	ldr	r3, [pc, #84]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021a98:	f003 0310 	and.w	r3, r3, #16
 8021a9c:	60fb      	str	r3, [r7, #12]
 8021a9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021aa0:	2300      	movs	r3, #0
 8021aa2:	60bb      	str	r3, [r7, #8]
 8021aa4:	4b11      	ldr	r3, [pc, #68]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021aa8:	4a10      	ldr	r2, [pc, #64]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021aaa:	f043 0301 	orr.w	r3, r3, #1
 8021aae:	6313      	str	r3, [r2, #48]	; 0x30
 8021ab0:	4b0e      	ldr	r3, [pc, #56]	; (8021aec <HAL_UART_MspInit+0x13c>)
 8021ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021ab4:	f003 0301 	and.w	r3, r3, #1
 8021ab8:	60bb      	str	r3, [r7, #8]
 8021aba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8021abc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8021ac0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021ac2:	2302      	movs	r3, #2
 8021ac4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021ac6:	2300      	movs	r3, #0
 8021ac8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021aca:	2303      	movs	r3, #3
 8021acc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8021ace:	2307      	movs	r3, #7
 8021ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021ad2:	f107 031c 	add.w	r3, r7, #28
 8021ad6:	4619      	mov	r1, r3
 8021ad8:	4808      	ldr	r0, [pc, #32]	; (8021afc <HAL_UART_MspInit+0x14c>)
 8021ada:	f002 fbab 	bl	8024234 <HAL_GPIO_Init>
}
 8021ade:	bf00      	nop
 8021ae0:	3730      	adds	r7, #48	; 0x30
 8021ae2:	46bd      	mov	sp, r7
 8021ae4:	bd80      	pop	{r7, pc}
 8021ae6:	bf00      	nop
 8021ae8:	40005000 	.word	0x40005000
 8021aec:	40023800 	.word	0x40023800
 8021af0:	40020800 	.word	0x40020800
 8021af4:	40020c00 	.word	0x40020c00
 8021af8:	40011000 	.word	0x40011000
 8021afc:	40020000 	.word	0x40020000

08021b00 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8021b00:	b580      	push	{r7, lr}
 8021b02:	b086      	sub	sp, #24
 8021b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8021b06:	1d3b      	adds	r3, r7, #4
 8021b08:	2200      	movs	r2, #0
 8021b0a:	601a      	str	r2, [r3, #0]
 8021b0c:	605a      	str	r2, [r3, #4]
 8021b0e:	609a      	str	r2, [r3, #8]
 8021b10:	60da      	str	r2, [r3, #12]
 8021b12:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8021b14:	4b3b      	ldr	r3, [pc, #236]	; (8021c04 <HAL_FMC_MspInit+0x104>)
 8021b16:	681b      	ldr	r3, [r3, #0]
 8021b18:	2b00      	cmp	r3, #0
 8021b1a:	d16f      	bne.n	8021bfc <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8021b1c:	4b39      	ldr	r3, [pc, #228]	; (8021c04 <HAL_FMC_MspInit+0x104>)
 8021b1e:	2201      	movs	r2, #1
 8021b20:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8021b22:	2300      	movs	r3, #0
 8021b24:	603b      	str	r3, [r7, #0]
 8021b26:	4b38      	ldr	r3, [pc, #224]	; (8021c08 <HAL_FMC_MspInit+0x108>)
 8021b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021b2a:	4a37      	ldr	r2, [pc, #220]	; (8021c08 <HAL_FMC_MspInit+0x108>)
 8021b2c:	f043 0301 	orr.w	r3, r3, #1
 8021b30:	6393      	str	r3, [r2, #56]	; 0x38
 8021b32:	4b35      	ldr	r3, [pc, #212]	; (8021c08 <HAL_FMC_MspInit+0x108>)
 8021b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021b36:	f003 0301 	and.w	r3, r3, #1
 8021b3a:	603b      	str	r3, [r7, #0]
 8021b3c:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8021b3e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8021b42:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021b44:	2302      	movs	r3, #2
 8021b46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021b48:	2300      	movs	r3, #0
 8021b4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021b4c:	2303      	movs	r3, #3
 8021b4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021b50:	230c      	movs	r3, #12
 8021b52:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8021b54:	1d3b      	adds	r3, r7, #4
 8021b56:	4619      	mov	r1, r3
 8021b58:	482c      	ldr	r0, [pc, #176]	; (8021c0c <HAL_FMC_MspInit+0x10c>)
 8021b5a:	f002 fb6b 	bl	8024234 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8021b5e:	2301      	movs	r3, #1
 8021b60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021b62:	2302      	movs	r3, #2
 8021b64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021b66:	2300      	movs	r3, #0
 8021b68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021b6a:	2303      	movs	r3, #3
 8021b6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021b6e:	230c      	movs	r3, #12
 8021b70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8021b72:	1d3b      	adds	r3, r7, #4
 8021b74:	4619      	mov	r1, r3
 8021b76:	4826      	ldr	r0, [pc, #152]	; (8021c10 <HAL_FMC_MspInit+0x110>)
 8021b78:	f002 fb5c 	bl	8024234 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8021b7c:	f248 1333 	movw	r3, #33075	; 0x8133
 8021b80:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021b82:	2302      	movs	r3, #2
 8021b84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021b86:	2300      	movs	r3, #0
 8021b88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021b8a:	2303      	movs	r3, #3
 8021b8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021b8e:	230c      	movs	r3, #12
 8021b90:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8021b92:	1d3b      	adds	r3, r7, #4
 8021b94:	4619      	mov	r1, r3
 8021b96:	481f      	ldr	r0, [pc, #124]	; (8021c14 <HAL_FMC_MspInit+0x114>)
 8021b98:	f002 fb4c 	bl	8024234 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8021b9c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8021ba0:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021ba2:	2302      	movs	r3, #2
 8021ba4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021ba6:	2300      	movs	r3, #0
 8021ba8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021baa:	2303      	movs	r3, #3
 8021bac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021bae:	230c      	movs	r3, #12
 8021bb0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8021bb2:	1d3b      	adds	r3, r7, #4
 8021bb4:	4619      	mov	r1, r3
 8021bb6:	4818      	ldr	r0, [pc, #96]	; (8021c18 <HAL_FMC_MspInit+0x118>)
 8021bb8:	f002 fb3c 	bl	8024234 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8021bbc:	f24c 7303 	movw	r3, #50947	; 0xc703
 8021bc0:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021bc2:	2302      	movs	r3, #2
 8021bc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021bc6:	2300      	movs	r3, #0
 8021bc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021bca:	2303      	movs	r3, #3
 8021bcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021bce:	230c      	movs	r3, #12
 8021bd0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8021bd2:	1d3b      	adds	r3, r7, #4
 8021bd4:	4619      	mov	r1, r3
 8021bd6:	4811      	ldr	r0, [pc, #68]	; (8021c1c <HAL_FMC_MspInit+0x11c>)
 8021bd8:	f002 fb2c 	bl	8024234 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8021bdc:	2360      	movs	r3, #96	; 0x60
 8021bde:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021be0:	2302      	movs	r3, #2
 8021be2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021be4:	2300      	movs	r3, #0
 8021be6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021be8:	2303      	movs	r3, #3
 8021bea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8021bec:	230c      	movs	r3, #12
 8021bee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021bf0:	1d3b      	adds	r3, r7, #4
 8021bf2:	4619      	mov	r1, r3
 8021bf4:	480a      	ldr	r0, [pc, #40]	; (8021c20 <HAL_FMC_MspInit+0x120>)
 8021bf6:	f002 fb1d 	bl	8024234 <HAL_GPIO_Init>
 8021bfa:	e000      	b.n	8021bfe <HAL_FMC_MspInit+0xfe>
    return;
 8021bfc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8021bfe:	3718      	adds	r7, #24
 8021c00:	46bd      	mov	sp, r7
 8021c02:	bd80      	pop	{r7, pc}
 8021c04:	20000848 	.word	0x20000848
 8021c08:	40023800 	.word	0x40023800
 8021c0c:	40021400 	.word	0x40021400
 8021c10:	40020800 	.word	0x40020800
 8021c14:	40021800 	.word	0x40021800
 8021c18:	40021000 	.word	0x40021000
 8021c1c:	40020c00 	.word	0x40020c00
 8021c20:	40020400 	.word	0x40020400

08021c24 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8021c24:	b580      	push	{r7, lr}
 8021c26:	b082      	sub	sp, #8
 8021c28:	af00      	add	r7, sp, #0
 8021c2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8021c2c:	f7ff ff68 	bl	8021b00 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8021c30:	bf00      	nop
 8021c32:	3708      	adds	r7, #8
 8021c34:	46bd      	mov	sp, r7
 8021c36:	bd80      	pop	{r7, pc}

08021c38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8021c38:	b580      	push	{r7, lr}
 8021c3a:	b08e      	sub	sp, #56	; 0x38
 8021c3c:	af00      	add	r7, sp, #0
 8021c3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8021c40:	2300      	movs	r3, #0
 8021c42:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8021c44:	2300      	movs	r3, #0
 8021c46:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8021c48:	2300      	movs	r3, #0
 8021c4a:	60fb      	str	r3, [r7, #12]
 8021c4c:	4b33      	ldr	r3, [pc, #204]	; (8021d1c <HAL_InitTick+0xe4>)
 8021c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021c50:	4a32      	ldr	r2, [pc, #200]	; (8021d1c <HAL_InitTick+0xe4>)
 8021c52:	f043 0310 	orr.w	r3, r3, #16
 8021c56:	6413      	str	r3, [r2, #64]	; 0x40
 8021c58:	4b30      	ldr	r3, [pc, #192]	; (8021d1c <HAL_InitTick+0xe4>)
 8021c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021c5c:	f003 0310 	and.w	r3, r3, #16
 8021c60:	60fb      	str	r3, [r7, #12]
 8021c62:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8021c64:	f107 0210 	add.w	r2, r7, #16
 8021c68:	f107 0314 	add.w	r3, r7, #20
 8021c6c:	4611      	mov	r1, r2
 8021c6e:	4618      	mov	r0, r3
 8021c70:	f005 fc3c 	bl	80274ec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8021c74:	6a3b      	ldr	r3, [r7, #32]
 8021c76:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8021c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021c7a:	2b00      	cmp	r3, #0
 8021c7c:	d103      	bne.n	8021c86 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8021c7e:	f005 fc0d 	bl	802749c <HAL_RCC_GetPCLK1Freq>
 8021c82:	6378      	str	r0, [r7, #52]	; 0x34
 8021c84:	e004      	b.n	8021c90 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8021c86:	f005 fc09 	bl	802749c <HAL_RCC_GetPCLK1Freq>
 8021c8a:	4603      	mov	r3, r0
 8021c8c:	005b      	lsls	r3, r3, #1
 8021c8e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8021c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021c92:	4a23      	ldr	r2, [pc, #140]	; (8021d20 <HAL_InitTick+0xe8>)
 8021c94:	fba2 2303 	umull	r2, r3, r2, r3
 8021c98:	0c9b      	lsrs	r3, r3, #18
 8021c9a:	3b01      	subs	r3, #1
 8021c9c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8021c9e:	4b21      	ldr	r3, [pc, #132]	; (8021d24 <HAL_InitTick+0xec>)
 8021ca0:	4a21      	ldr	r2, [pc, #132]	; (8021d28 <HAL_InitTick+0xf0>)
 8021ca2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8021ca4:	4b1f      	ldr	r3, [pc, #124]	; (8021d24 <HAL_InitTick+0xec>)
 8021ca6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8021caa:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8021cac:	4a1d      	ldr	r2, [pc, #116]	; (8021d24 <HAL_InitTick+0xec>)
 8021cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021cb0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8021cb2:	4b1c      	ldr	r3, [pc, #112]	; (8021d24 <HAL_InitTick+0xec>)
 8021cb4:	2200      	movs	r2, #0
 8021cb6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021cb8:	4b1a      	ldr	r3, [pc, #104]	; (8021d24 <HAL_InitTick+0xec>)
 8021cba:	2200      	movs	r2, #0
 8021cbc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021cbe:	4b19      	ldr	r3, [pc, #100]	; (8021d24 <HAL_InitTick+0xec>)
 8021cc0:	2200      	movs	r2, #0
 8021cc2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8021cc4:	4817      	ldr	r0, [pc, #92]	; (8021d24 <HAL_InitTick+0xec>)
 8021cc6:	f006 fc73 	bl	80285b0 <HAL_TIM_Base_Init>
 8021cca:	4603      	mov	r3, r0
 8021ccc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8021cd0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8021cd4:	2b00      	cmp	r3, #0
 8021cd6:	d11b      	bne.n	8021d10 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8021cd8:	4812      	ldr	r0, [pc, #72]	; (8021d24 <HAL_InitTick+0xec>)
 8021cda:	f006 fcb9 	bl	8028650 <HAL_TIM_Base_Start_IT>
 8021cde:	4603      	mov	r3, r0
 8021ce0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8021ce4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8021ce8:	2b00      	cmp	r3, #0
 8021cea:	d111      	bne.n	8021d10 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8021cec:	2036      	movs	r0, #54	; 0x36
 8021cee:	f001 fc8b 	bl	8023608 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8021cf2:	687b      	ldr	r3, [r7, #4]
 8021cf4:	2b0f      	cmp	r3, #15
 8021cf6:	d808      	bhi.n	8021d0a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8021cf8:	2200      	movs	r2, #0
 8021cfa:	6879      	ldr	r1, [r7, #4]
 8021cfc:	2036      	movs	r0, #54	; 0x36
 8021cfe:	f001 fc67 	bl	80235d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8021d02:	4a0a      	ldr	r2, [pc, #40]	; (8021d2c <HAL_InitTick+0xf4>)
 8021d04:	687b      	ldr	r3, [r7, #4]
 8021d06:	6013      	str	r3, [r2, #0]
 8021d08:	e002      	b.n	8021d10 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8021d0a:	2301      	movs	r3, #1
 8021d0c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8021d10:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8021d14:	4618      	mov	r0, r3
 8021d16:	3738      	adds	r7, #56	; 0x38
 8021d18:	46bd      	mov	sp, r7
 8021d1a:	bd80      	pop	{r7, pc}
 8021d1c:	40023800 	.word	0x40023800
 8021d20:	431bde83 	.word	0x431bde83
 8021d24:	2000084c 	.word	0x2000084c
 8021d28:	40001000 	.word	0x40001000
 8021d2c:	20000054 	.word	0x20000054

08021d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8021d30:	b480      	push	{r7}
 8021d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8021d34:	e7fe      	b.n	8021d34 <NMI_Handler+0x4>

08021d36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8021d36:	b480      	push	{r7}
 8021d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8021d3a:	e7fe      	b.n	8021d3a <HardFault_Handler+0x4>

08021d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8021d3c:	b480      	push	{r7}
 8021d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8021d40:	e7fe      	b.n	8021d40 <MemManage_Handler+0x4>

08021d42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8021d42:	b480      	push	{r7}
 8021d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8021d46:	e7fe      	b.n	8021d46 <BusFault_Handler+0x4>

08021d48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8021d48:	b480      	push	{r7}
 8021d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8021d4c:	e7fe      	b.n	8021d4c <UsageFault_Handler+0x4>

08021d4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8021d4e:	b480      	push	{r7}
 8021d50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8021d52:	bf00      	nop
 8021d54:	46bd      	mov	sp, r7
 8021d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021d5a:	4770      	bx	lr

08021d5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8021d5c:	b480      	push	{r7}
 8021d5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8021d60:	bf00      	nop
 8021d62:	46bd      	mov	sp, r7
 8021d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021d68:	4770      	bx	lr

08021d6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8021d6a:	b480      	push	{r7}
 8021d6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8021d6e:	bf00      	nop
 8021d70:	46bd      	mov	sp, r7
 8021d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021d76:	4770      	bx	lr

08021d78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8021d78:	b480      	push	{r7}
 8021d7a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8021d7c:	bf00      	nop
 8021d7e:	46bd      	mov	sp, r7
 8021d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021d84:	4770      	bx	lr

08021d86 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8021d86:	b580      	push	{r7, lr}
 8021d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8021d8a:	2001      	movs	r0, #1
 8021d8c:	f002 fd24 	bl	80247d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8021d90:	bf00      	nop
 8021d92:	bd80      	pop	{r7, pc}

08021d94 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8021d94:	b580      	push	{r7, lr}
 8021d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8021d98:	4802      	ldr	r0, [pc, #8]	; (8021da4 <UART5_IRQHandler+0x10>)
 8021d9a:	f007 f99b 	bl	80290d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8021d9e:	bf00      	nop
 8021da0:	bd80      	pop	{r7, pc}
 8021da2:	bf00      	nop
 8021da4:	200002e0 	.word	0x200002e0

08021da8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8021da8:	b580      	push	{r7, lr}
 8021daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8021dac:	4802      	ldr	r0, [pc, #8]	; (8021db8 <TIM6_DAC_IRQHandler+0x10>)
 8021dae:	f006 fcbf 	bl	8028730 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8021db2:	bf00      	nop
 8021db4:	bd80      	pop	{r7, pc}
 8021db6:	bf00      	nop
 8021db8:	2000084c 	.word	0x2000084c

08021dbc <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8021dbc:	b580      	push	{r7, lr}
 8021dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8021dc0:	4802      	ldr	r0, [pc, #8]	; (8021dcc <OTG_HS_IRQHandler+0x10>)
 8021dc2:	f002 ff8b 	bl	8024cdc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8021dc6:	bf00      	nop
 8021dc8:	bd80      	pop	{r7, pc}
 8021dca:	bf00      	nop
 8021dcc:	20000ecc 	.word	0x20000ecc

08021dd0 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8021dd0:	b580      	push	{r7, lr}
 8021dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8021dd4:	4802      	ldr	r0, [pc, #8]	; (8021de0 <LTDC_IRQHandler+0x10>)
 8021dd6:	f004 fbb1 	bl	802653c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8021dda:	bf00      	nop
 8021ddc:	bd80      	pop	{r7, pc}
 8021dde:	bf00      	nop
 8021de0:	20000198 	.word	0x20000198

08021de4 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8021de4:	b580      	push	{r7, lr}
 8021de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8021de8:	4802      	ldr	r0, [pc, #8]	; (8021df4 <DMA2D_IRQHandler+0x10>)
 8021dea:	f001 ffe4 	bl	8023db6 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8021dee:	bf00      	nop
 8021df0:	bd80      	pop	{r7, pc}
 8021df2:	bf00      	nop
 8021df4:	20000104 	.word	0x20000104

08021df8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8021df8:	b480      	push	{r7}
 8021dfa:	b083      	sub	sp, #12
 8021dfc:	af00      	add	r7, sp, #0
 8021dfe:	4603      	mov	r3, r0
 8021e00:	80fb      	strh	r3, [r7, #6]
//
//	case B1_Pin: //Blue Button Interrupt
//		ota_update_request = true;
//
//	}
}
 8021e02:	bf00      	nop
 8021e04:	370c      	adds	r7, #12
 8021e06:	46bd      	mov	sp, r7
 8021e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e0c:	4770      	bx	lr

08021e0e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8021e0e:	b580      	push	{r7, lr}
 8021e10:	b086      	sub	sp, #24
 8021e12:	af00      	add	r7, sp, #0
 8021e14:	60f8      	str	r0, [r7, #12]
 8021e16:	60b9      	str	r1, [r7, #8]
 8021e18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021e1a:	2300      	movs	r3, #0
 8021e1c:	617b      	str	r3, [r7, #20]
 8021e1e:	e00a      	b.n	8021e36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8021e20:	f3af 8000 	nop.w
 8021e24:	4601      	mov	r1, r0
 8021e26:	68bb      	ldr	r3, [r7, #8]
 8021e28:	1c5a      	adds	r2, r3, #1
 8021e2a:	60ba      	str	r2, [r7, #8]
 8021e2c:	b2ca      	uxtb	r2, r1
 8021e2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021e30:	697b      	ldr	r3, [r7, #20]
 8021e32:	3301      	adds	r3, #1
 8021e34:	617b      	str	r3, [r7, #20]
 8021e36:	697a      	ldr	r2, [r7, #20]
 8021e38:	687b      	ldr	r3, [r7, #4]
 8021e3a:	429a      	cmp	r2, r3
 8021e3c:	dbf0      	blt.n	8021e20 <_read+0x12>
  }

  return len;
 8021e3e:	687b      	ldr	r3, [r7, #4]
}
 8021e40:	4618      	mov	r0, r3
 8021e42:	3718      	adds	r7, #24
 8021e44:	46bd      	mov	sp, r7
 8021e46:	bd80      	pop	{r7, pc}

08021e48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8021e48:	b580      	push	{r7, lr}
 8021e4a:	b086      	sub	sp, #24
 8021e4c:	af00      	add	r7, sp, #0
 8021e4e:	60f8      	str	r0, [r7, #12]
 8021e50:	60b9      	str	r1, [r7, #8]
 8021e52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021e54:	2300      	movs	r3, #0
 8021e56:	617b      	str	r3, [r7, #20]
 8021e58:	e009      	b.n	8021e6e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8021e5a:	68bb      	ldr	r3, [r7, #8]
 8021e5c:	1c5a      	adds	r2, r3, #1
 8021e5e:	60ba      	str	r2, [r7, #8]
 8021e60:	781b      	ldrb	r3, [r3, #0]
 8021e62:	4618      	mov	r0, r3
 8021e64:	f7fe ffe8 	bl	8020e38 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021e68:	697b      	ldr	r3, [r7, #20]
 8021e6a:	3301      	adds	r3, #1
 8021e6c:	617b      	str	r3, [r7, #20]
 8021e6e:	697a      	ldr	r2, [r7, #20]
 8021e70:	687b      	ldr	r3, [r7, #4]
 8021e72:	429a      	cmp	r2, r3
 8021e74:	dbf1      	blt.n	8021e5a <_write+0x12>
  }
  return len;
 8021e76:	687b      	ldr	r3, [r7, #4]
}
 8021e78:	4618      	mov	r0, r3
 8021e7a:	3718      	adds	r7, #24
 8021e7c:	46bd      	mov	sp, r7
 8021e7e:	bd80      	pop	{r7, pc}

08021e80 <_close>:

int _close(int file)
{
 8021e80:	b480      	push	{r7}
 8021e82:	b083      	sub	sp, #12
 8021e84:	af00      	add	r7, sp, #0
 8021e86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8021e88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8021e8c:	4618      	mov	r0, r3
 8021e8e:	370c      	adds	r7, #12
 8021e90:	46bd      	mov	sp, r7
 8021e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e96:	4770      	bx	lr

08021e98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8021e98:	b480      	push	{r7}
 8021e9a:	b083      	sub	sp, #12
 8021e9c:	af00      	add	r7, sp, #0
 8021e9e:	6078      	str	r0, [r7, #4]
 8021ea0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8021ea2:	683b      	ldr	r3, [r7, #0]
 8021ea4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8021ea8:	605a      	str	r2, [r3, #4]
  return 0;
 8021eaa:	2300      	movs	r3, #0
}
 8021eac:	4618      	mov	r0, r3
 8021eae:	370c      	adds	r7, #12
 8021eb0:	46bd      	mov	sp, r7
 8021eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021eb6:	4770      	bx	lr

08021eb8 <_isatty>:

int _isatty(int file)
{
 8021eb8:	b480      	push	{r7}
 8021eba:	b083      	sub	sp, #12
 8021ebc:	af00      	add	r7, sp, #0
 8021ebe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8021ec0:	2301      	movs	r3, #1
}
 8021ec2:	4618      	mov	r0, r3
 8021ec4:	370c      	adds	r7, #12
 8021ec6:	46bd      	mov	sp, r7
 8021ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ecc:	4770      	bx	lr

08021ece <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8021ece:	b480      	push	{r7}
 8021ed0:	b085      	sub	sp, #20
 8021ed2:	af00      	add	r7, sp, #0
 8021ed4:	60f8      	str	r0, [r7, #12]
 8021ed6:	60b9      	str	r1, [r7, #8]
 8021ed8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8021eda:	2300      	movs	r3, #0
}
 8021edc:	4618      	mov	r0, r3
 8021ede:	3714      	adds	r7, #20
 8021ee0:	46bd      	mov	sp, r7
 8021ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ee6:	4770      	bx	lr

08021ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8021ee8:	b580      	push	{r7, lr}
 8021eea:	b086      	sub	sp, #24
 8021eec:	af00      	add	r7, sp, #0
 8021eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8021ef0:	4a14      	ldr	r2, [pc, #80]	; (8021f44 <_sbrk+0x5c>)
 8021ef2:	4b15      	ldr	r3, [pc, #84]	; (8021f48 <_sbrk+0x60>)
 8021ef4:	1ad3      	subs	r3, r2, r3
 8021ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8021ef8:	697b      	ldr	r3, [r7, #20]
 8021efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8021efc:	4b13      	ldr	r3, [pc, #76]	; (8021f4c <_sbrk+0x64>)
 8021efe:	681b      	ldr	r3, [r3, #0]
 8021f00:	2b00      	cmp	r3, #0
 8021f02:	d102      	bne.n	8021f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8021f04:	4b11      	ldr	r3, [pc, #68]	; (8021f4c <_sbrk+0x64>)
 8021f06:	4a12      	ldr	r2, [pc, #72]	; (8021f50 <_sbrk+0x68>)
 8021f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8021f0a:	4b10      	ldr	r3, [pc, #64]	; (8021f4c <_sbrk+0x64>)
 8021f0c:	681a      	ldr	r2, [r3, #0]
 8021f0e:	687b      	ldr	r3, [r7, #4]
 8021f10:	4413      	add	r3, r2
 8021f12:	693a      	ldr	r2, [r7, #16]
 8021f14:	429a      	cmp	r2, r3
 8021f16:	d207      	bcs.n	8021f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8021f18:	f00b fc40 	bl	802d79c <__errno>
 8021f1c:	4603      	mov	r3, r0
 8021f1e:	220c      	movs	r2, #12
 8021f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8021f22:	f04f 33ff 	mov.w	r3, #4294967295
 8021f26:	e009      	b.n	8021f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8021f28:	4b08      	ldr	r3, [pc, #32]	; (8021f4c <_sbrk+0x64>)
 8021f2a:	681b      	ldr	r3, [r3, #0]
 8021f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8021f2e:	4b07      	ldr	r3, [pc, #28]	; (8021f4c <_sbrk+0x64>)
 8021f30:	681a      	ldr	r2, [r3, #0]
 8021f32:	687b      	ldr	r3, [r7, #4]
 8021f34:	4413      	add	r3, r2
 8021f36:	4a05      	ldr	r2, [pc, #20]	; (8021f4c <_sbrk+0x64>)
 8021f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8021f3a:	68fb      	ldr	r3, [r7, #12]
}
 8021f3c:	4618      	mov	r0, r3
 8021f3e:	3718      	adds	r7, #24
 8021f40:	46bd      	mov	sp, r7
 8021f42:	bd80      	pop	{r7, pc}
 8021f44:	20030000 	.word	0x20030000
 8021f48:	00000400 	.word	0x00000400
 8021f4c:	20000894 	.word	0x20000894
 8021f50:	200011e0 	.word	0x200011e0

08021f54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8021f54:	b480      	push	{r7}
 8021f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8021f58:	4b07      	ldr	r3, [pc, #28]	; (8021f78 <SystemInit+0x24>)
 8021f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8021f5e:	4a06      	ldr	r2, [pc, #24]	; (8021f78 <SystemInit+0x24>)
 8021f60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8021f64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8021f68:	4b03      	ldr	r3, [pc, #12]	; (8021f78 <SystemInit+0x24>)
 8021f6a:	4a04      	ldr	r2, [pc, #16]	; (8021f7c <SystemInit+0x28>)
 8021f6c:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8021f6e:	bf00      	nop
 8021f70:	46bd      	mov	sp, r7
 8021f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f76:	4770      	bx	lr
 8021f78:	e000ed00 	.word	0xe000ed00
 8021f7c:	08020000 	.word	0x08020000

08021f80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8021f80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8021fb8 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8021f84:	480d      	ldr	r0, [pc, #52]	; (8021fbc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8021f86:	490e      	ldr	r1, [pc, #56]	; (8021fc0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8021f88:	4a0e      	ldr	r2, [pc, #56]	; (8021fc4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8021f8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8021f8c:	e002      	b.n	8021f94 <LoopCopyDataInit>

08021f8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8021f8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8021f90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8021f92:	3304      	adds	r3, #4

08021f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8021f94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8021f96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8021f98:	d3f9      	bcc.n	8021f8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8021f9a:	4a0b      	ldr	r2, [pc, #44]	; (8021fc8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8021f9c:	4c0b      	ldr	r4, [pc, #44]	; (8021fcc <LoopFillZerobss+0x26>)
  movs r3, #0
 8021f9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8021fa0:	e001      	b.n	8021fa6 <LoopFillZerobss>

08021fa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8021fa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8021fa4:	3204      	adds	r2, #4

08021fa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8021fa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8021fa8:	d3fb      	bcc.n	8021fa2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8021faa:	f7ff ffd3 	bl	8021f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8021fae:	f00b fbfb 	bl	802d7a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8021fb2:	f7fe faef 	bl	8020594 <main>
  bx  lr    
 8021fb6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8021fb8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8021fbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8021fc0:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 8021fc4:	080311a8 	.word	0x080311a8
  ldr r2, =_sbss
 8021fc8:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 8021fcc:	200011e0 	.word	0x200011e0

08021fd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8021fd0:	e7fe      	b.n	8021fd0 <ADC_IRQHandler>

08021fd2 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8021fd2:	b580      	push	{r7, lr}
 8021fd4:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8021fd6:	f000 fa5d 	bl	8022494 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8021fda:	20ca      	movs	r0, #202	; 0xca
 8021fdc:	f000 f95d 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8021fe0:	20c3      	movs	r0, #195	; 0xc3
 8021fe2:	f000 f967 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8021fe6:	2008      	movs	r0, #8
 8021fe8:	f000 f964 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8021fec:	2050      	movs	r0, #80	; 0x50
 8021fee:	f000 f961 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8021ff2:	20cf      	movs	r0, #207	; 0xcf
 8021ff4:	f000 f951 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8021ff8:	2000      	movs	r0, #0
 8021ffa:	f000 f95b 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8021ffe:	20c1      	movs	r0, #193	; 0xc1
 8022000:	f000 f958 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8022004:	2030      	movs	r0, #48	; 0x30
 8022006:	f000 f955 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 802200a:	20ed      	movs	r0, #237	; 0xed
 802200c:	f000 f945 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8022010:	2064      	movs	r0, #100	; 0x64
 8022012:	f000 f94f 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8022016:	2003      	movs	r0, #3
 8022018:	f000 f94c 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 802201c:	2012      	movs	r0, #18
 802201e:	f000 f949 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8022022:	2081      	movs	r0, #129	; 0x81
 8022024:	f000 f946 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8022028:	20e8      	movs	r0, #232	; 0xe8
 802202a:	f000 f936 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 802202e:	2085      	movs	r0, #133	; 0x85
 8022030:	f000 f940 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8022034:	2000      	movs	r0, #0
 8022036:	f000 f93d 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 802203a:	2078      	movs	r0, #120	; 0x78
 802203c:	f000 f93a 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8022040:	20cb      	movs	r0, #203	; 0xcb
 8022042:	f000 f92a 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8022046:	2039      	movs	r0, #57	; 0x39
 8022048:	f000 f934 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 802204c:	202c      	movs	r0, #44	; 0x2c
 802204e:	f000 f931 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8022052:	2000      	movs	r0, #0
 8022054:	f000 f92e 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8022058:	2034      	movs	r0, #52	; 0x34
 802205a:	f000 f92b 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 802205e:	2002      	movs	r0, #2
 8022060:	f000 f928 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8022064:	20f7      	movs	r0, #247	; 0xf7
 8022066:	f000 f918 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 802206a:	2020      	movs	r0, #32
 802206c:	f000 f922 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8022070:	20ea      	movs	r0, #234	; 0xea
 8022072:	f000 f912 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8022076:	2000      	movs	r0, #0
 8022078:	f000 f91c 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 802207c:	2000      	movs	r0, #0
 802207e:	f000 f919 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8022082:	20b1      	movs	r0, #177	; 0xb1
 8022084:	f000 f909 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8022088:	2000      	movs	r0, #0
 802208a:	f000 f913 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 802208e:	201b      	movs	r0, #27
 8022090:	f000 f910 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8022094:	20b6      	movs	r0, #182	; 0xb6
 8022096:	f000 f900 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 802209a:	200a      	movs	r0, #10
 802209c:	f000 f90a 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80220a0:	20a2      	movs	r0, #162	; 0xa2
 80220a2:	f000 f907 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80220a6:	20c0      	movs	r0, #192	; 0xc0
 80220a8:	f000 f8f7 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80220ac:	2010      	movs	r0, #16
 80220ae:	f000 f901 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80220b2:	20c1      	movs	r0, #193	; 0xc1
 80220b4:	f000 f8f1 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80220b8:	2010      	movs	r0, #16
 80220ba:	f000 f8fb 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80220be:	20c5      	movs	r0, #197	; 0xc5
 80220c0:	f000 f8eb 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80220c4:	2045      	movs	r0, #69	; 0x45
 80220c6:	f000 f8f5 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80220ca:	2015      	movs	r0, #21
 80220cc:	f000 f8f2 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80220d0:	20c7      	movs	r0, #199	; 0xc7
 80220d2:	f000 f8e2 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 80220d6:	2090      	movs	r0, #144	; 0x90
 80220d8:	f000 f8ec 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 80220dc:	2036      	movs	r0, #54	; 0x36
 80220de:	f000 f8dc 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 80220e2:	20c8      	movs	r0, #200	; 0xc8
 80220e4:	f000 f8e6 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 80220e8:	20f2      	movs	r0, #242	; 0xf2
 80220ea:	f000 f8d6 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80220ee:	2000      	movs	r0, #0
 80220f0:	f000 f8e0 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 80220f4:	20b0      	movs	r0, #176	; 0xb0
 80220f6:	f000 f8d0 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 80220fa:	20c2      	movs	r0, #194	; 0xc2
 80220fc:	f000 f8da 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8022100:	20b6      	movs	r0, #182	; 0xb6
 8022102:	f000 f8ca 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8022106:	200a      	movs	r0, #10
 8022108:	f000 f8d4 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 802210c:	20a7      	movs	r0, #167	; 0xa7
 802210e:	f000 f8d1 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8022112:	2027      	movs	r0, #39	; 0x27
 8022114:	f000 f8ce 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8022118:	2004      	movs	r0, #4
 802211a:	f000 f8cb 	bl	80222b4 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 802211e:	202a      	movs	r0, #42	; 0x2a
 8022120:	f000 f8bb 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8022124:	2000      	movs	r0, #0
 8022126:	f000 f8c5 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 802212a:	2000      	movs	r0, #0
 802212c:	f000 f8c2 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8022130:	2000      	movs	r0, #0
 8022132:	f000 f8bf 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8022136:	20ef      	movs	r0, #239	; 0xef
 8022138:	f000 f8bc 	bl	80222b4 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 802213c:	202b      	movs	r0, #43	; 0x2b
 802213e:	f000 f8ac 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8022142:	2000      	movs	r0, #0
 8022144:	f000 f8b6 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8022148:	2000      	movs	r0, #0
 802214a:	f000 f8b3 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 802214e:	2001      	movs	r0, #1
 8022150:	f000 f8b0 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8022154:	203f      	movs	r0, #63	; 0x3f
 8022156:	f000 f8ad 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 802215a:	20f6      	movs	r0, #246	; 0xf6
 802215c:	f000 f89d 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8022160:	2001      	movs	r0, #1
 8022162:	f000 f8a7 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8022166:	2000      	movs	r0, #0
 8022168:	f000 f8a4 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 802216c:	2006      	movs	r0, #6
 802216e:	f000 f8a1 	bl	80222b4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8022172:	202c      	movs	r0, #44	; 0x2c
 8022174:	f000 f891 	bl	802229a <ili9341_WriteReg>
  LCD_Delay(200);
 8022178:	20c8      	movs	r0, #200	; 0xc8
 802217a:	f000 fa79 	bl	8022670 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 802217e:	2026      	movs	r0, #38	; 0x26
 8022180:	f000 f88b 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8022184:	2001      	movs	r0, #1
 8022186:	f000 f895 	bl	80222b4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 802218a:	20e0      	movs	r0, #224	; 0xe0
 802218c:	f000 f885 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8022190:	200f      	movs	r0, #15
 8022192:	f000 f88f 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8022196:	2029      	movs	r0, #41	; 0x29
 8022198:	f000 f88c 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 802219c:	2024      	movs	r0, #36	; 0x24
 802219e:	f000 f889 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80221a2:	200c      	movs	r0, #12
 80221a4:	f000 f886 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80221a8:	200e      	movs	r0, #14
 80221aa:	f000 f883 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80221ae:	2009      	movs	r0, #9
 80221b0:	f000 f880 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80221b4:	204e      	movs	r0, #78	; 0x4e
 80221b6:	f000 f87d 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80221ba:	2078      	movs	r0, #120	; 0x78
 80221bc:	f000 f87a 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80221c0:	203c      	movs	r0, #60	; 0x3c
 80221c2:	f000 f877 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80221c6:	2009      	movs	r0, #9
 80221c8:	f000 f874 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80221cc:	2013      	movs	r0, #19
 80221ce:	f000 f871 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80221d2:	2005      	movs	r0, #5
 80221d4:	f000 f86e 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80221d8:	2017      	movs	r0, #23
 80221da:	f000 f86b 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80221de:	2011      	movs	r0, #17
 80221e0:	f000 f868 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80221e4:	2000      	movs	r0, #0
 80221e6:	f000 f865 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 80221ea:	20e1      	movs	r0, #225	; 0xe1
 80221ec:	f000 f855 	bl	802229a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80221f0:	2000      	movs	r0, #0
 80221f2:	f000 f85f 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 80221f6:	2016      	movs	r0, #22
 80221f8:	f000 f85c 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80221fc:	201b      	movs	r0, #27
 80221fe:	f000 f859 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8022202:	2004      	movs	r0, #4
 8022204:	f000 f856 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8022208:	2011      	movs	r0, #17
 802220a:	f000 f853 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 802220e:	2007      	movs	r0, #7
 8022210:	f000 f850 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8022214:	2031      	movs	r0, #49	; 0x31
 8022216:	f000 f84d 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 802221a:	2033      	movs	r0, #51	; 0x33
 802221c:	f000 f84a 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8022220:	2042      	movs	r0, #66	; 0x42
 8022222:	f000 f847 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8022226:	2005      	movs	r0, #5
 8022228:	f000 f844 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 802222c:	200c      	movs	r0, #12
 802222e:	f000 f841 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8022232:	200a      	movs	r0, #10
 8022234:	f000 f83e 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8022238:	2028      	movs	r0, #40	; 0x28
 802223a:	f000 f83b 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 802223e:	202f      	movs	r0, #47	; 0x2f
 8022240:	f000 f838 	bl	80222b4 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8022244:	200f      	movs	r0, #15
 8022246:	f000 f835 	bl	80222b4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 802224a:	2011      	movs	r0, #17
 802224c:	f000 f825 	bl	802229a <ili9341_WriteReg>
  LCD_Delay(200);
 8022250:	20c8      	movs	r0, #200	; 0xc8
 8022252:	f000 fa0d 	bl	8022670 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8022256:	2029      	movs	r0, #41	; 0x29
 8022258:	f000 f81f 	bl	802229a <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 802225c:	202c      	movs	r0, #44	; 0x2c
 802225e:	f000 f81c 	bl	802229a <ili9341_WriteReg>
}
 8022262:	bf00      	nop
 8022264:	bd80      	pop	{r7, pc}

08022266 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8022266:	b580      	push	{r7, lr}
 8022268:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 802226a:	f000 f913 	bl	8022494 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 802226e:	2103      	movs	r1, #3
 8022270:	20d3      	movs	r0, #211	; 0xd3
 8022272:	f000 f82c 	bl	80222ce <ili9341_ReadData>
 8022276:	4603      	mov	r3, r0
 8022278:	b29b      	uxth	r3, r3
}
 802227a:	4618      	mov	r0, r3
 802227c:	bd80      	pop	{r7, pc}

0802227e <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 802227e:	b580      	push	{r7, lr}
 8022280:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8022282:	2029      	movs	r0, #41	; 0x29
 8022284:	f000 f809 	bl	802229a <ili9341_WriteReg>
}
 8022288:	bf00      	nop
 802228a:	bd80      	pop	{r7, pc}

0802228c <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 802228c:	b580      	push	{r7, lr}
 802228e:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8022290:	2028      	movs	r0, #40	; 0x28
 8022292:	f000 f802 	bl	802229a <ili9341_WriteReg>
}
 8022296:	bf00      	nop
 8022298:	bd80      	pop	{r7, pc}

0802229a <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 802229a:	b580      	push	{r7, lr}
 802229c:	b082      	sub	sp, #8
 802229e:	af00      	add	r7, sp, #0
 80222a0:	4603      	mov	r3, r0
 80222a2:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80222a4:	79fb      	ldrb	r3, [r7, #7]
 80222a6:	4618      	mov	r0, r3
 80222a8:	f000 f98e 	bl	80225c8 <LCD_IO_WriteReg>
}
 80222ac:	bf00      	nop
 80222ae:	3708      	adds	r7, #8
 80222b0:	46bd      	mov	sp, r7
 80222b2:	bd80      	pop	{r7, pc}

080222b4 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80222b4:	b580      	push	{r7, lr}
 80222b6:	b082      	sub	sp, #8
 80222b8:	af00      	add	r7, sp, #0
 80222ba:	4603      	mov	r3, r0
 80222bc:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80222be:	88fb      	ldrh	r3, [r7, #6]
 80222c0:	4618      	mov	r0, r3
 80222c2:	f000 f95f 	bl	8022584 <LCD_IO_WriteData>
}
 80222c6:	bf00      	nop
 80222c8:	3708      	adds	r7, #8
 80222ca:	46bd      	mov	sp, r7
 80222cc:	bd80      	pop	{r7, pc}

080222ce <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80222ce:	b580      	push	{r7, lr}
 80222d0:	b082      	sub	sp, #8
 80222d2:	af00      	add	r7, sp, #0
 80222d4:	4603      	mov	r3, r0
 80222d6:	460a      	mov	r2, r1
 80222d8:	80fb      	strh	r3, [r7, #6]
 80222da:	4613      	mov	r3, r2
 80222dc:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80222de:	797a      	ldrb	r2, [r7, #5]
 80222e0:	88fb      	ldrh	r3, [r7, #6]
 80222e2:	4611      	mov	r1, r2
 80222e4:	4618      	mov	r0, r3
 80222e6:	f000 f991 	bl	802260c <LCD_IO_ReadData>
 80222ea:	4603      	mov	r3, r0
}
 80222ec:	4618      	mov	r0, r3
 80222ee:	3708      	adds	r7, #8
 80222f0:	46bd      	mov	sp, r7
 80222f2:	bd80      	pop	{r7, pc}

080222f4 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 80222f4:	b480      	push	{r7}
 80222f6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 80222f8:	23f0      	movs	r3, #240	; 0xf0
}
 80222fa:	4618      	mov	r0, r3
 80222fc:	46bd      	mov	sp, r7
 80222fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022302:	4770      	bx	lr

08022304 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8022304:	b480      	push	{r7}
 8022306:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8022308:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 802230c:	4618      	mov	r0, r3
 802230e:	46bd      	mov	sp, r7
 8022310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022314:	4770      	bx	lr
	...

08022318 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8022318:	b580      	push	{r7, lr}
 802231a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 802231c:	4819      	ldr	r0, [pc, #100]	; (8022384 <SPIx_Init+0x6c>)
 802231e:	f006 f808 	bl	8028332 <HAL_SPI_GetState>
 8022322:	4603      	mov	r3, r0
 8022324:	2b00      	cmp	r3, #0
 8022326:	d12b      	bne.n	8022380 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8022328:	4b16      	ldr	r3, [pc, #88]	; (8022384 <SPIx_Init+0x6c>)
 802232a:	4a17      	ldr	r2, [pc, #92]	; (8022388 <SPIx_Init+0x70>)
 802232c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 802232e:	4b15      	ldr	r3, [pc, #84]	; (8022384 <SPIx_Init+0x6c>)
 8022330:	2218      	movs	r2, #24
 8022332:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8022334:	4b13      	ldr	r3, [pc, #76]	; (8022384 <SPIx_Init+0x6c>)
 8022336:	2200      	movs	r2, #0
 8022338:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 802233a:	4b12      	ldr	r3, [pc, #72]	; (8022384 <SPIx_Init+0x6c>)
 802233c:	2200      	movs	r2, #0
 802233e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8022340:	4b10      	ldr	r3, [pc, #64]	; (8022384 <SPIx_Init+0x6c>)
 8022342:	2200      	movs	r2, #0
 8022344:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8022346:	4b0f      	ldr	r3, [pc, #60]	; (8022384 <SPIx_Init+0x6c>)
 8022348:	2200      	movs	r2, #0
 802234a:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 802234c:	4b0d      	ldr	r3, [pc, #52]	; (8022384 <SPIx_Init+0x6c>)
 802234e:	2207      	movs	r2, #7
 8022350:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8022352:	4b0c      	ldr	r3, [pc, #48]	; (8022384 <SPIx_Init+0x6c>)
 8022354:	2200      	movs	r2, #0
 8022356:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8022358:	4b0a      	ldr	r3, [pc, #40]	; (8022384 <SPIx_Init+0x6c>)
 802235a:	2200      	movs	r2, #0
 802235c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 802235e:	4b09      	ldr	r3, [pc, #36]	; (8022384 <SPIx_Init+0x6c>)
 8022360:	f44f 7200 	mov.w	r2, #512	; 0x200
 8022364:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8022366:	4b07      	ldr	r3, [pc, #28]	; (8022384 <SPIx_Init+0x6c>)
 8022368:	2200      	movs	r2, #0
 802236a:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 802236c:	4b05      	ldr	r3, [pc, #20]	; (8022384 <SPIx_Init+0x6c>)
 802236e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8022372:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8022374:	4803      	ldr	r0, [pc, #12]	; (8022384 <SPIx_Init+0x6c>)
 8022376:	f000 f853 	bl	8022420 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 802237a:	4802      	ldr	r0, [pc, #8]	; (8022384 <SPIx_Init+0x6c>)
 802237c:	f005 fb39 	bl	80279f2 <HAL_SPI_Init>
  } 
}
 8022380:	bf00      	nop
 8022382:	bd80      	pop	{r7, pc}
 8022384:	20000898 	.word	0x20000898
 8022388:	40015000 	.word	0x40015000

0802238c <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 802238c:	b580      	push	{r7, lr}
 802238e:	b084      	sub	sp, #16
 8022390:	af00      	add	r7, sp, #0
 8022392:	4603      	mov	r3, r0
 8022394:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8022396:	2300      	movs	r3, #0
 8022398:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 802239a:	79fb      	ldrb	r3, [r7, #7]
 802239c:	b29a      	uxth	r2, r3
 802239e:	4b09      	ldr	r3, [pc, #36]	; (80223c4 <SPIx_Read+0x38>)
 80223a0:	681b      	ldr	r3, [r3, #0]
 80223a2:	f107 0108 	add.w	r1, r7, #8
 80223a6:	4808      	ldr	r0, [pc, #32]	; (80223c8 <SPIx_Read+0x3c>)
 80223a8:	f005 fd10 	bl	8027dcc <HAL_SPI_Receive>
 80223ac:	4603      	mov	r3, r0
 80223ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80223b0:	7bfb      	ldrb	r3, [r7, #15]
 80223b2:	2b00      	cmp	r3, #0
 80223b4:	d001      	beq.n	80223ba <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80223b6:	f000 f827 	bl	8022408 <SPIx_Error>
  }
  
  return readvalue;
 80223ba:	68bb      	ldr	r3, [r7, #8]
}
 80223bc:	4618      	mov	r0, r3
 80223be:	3710      	adds	r7, #16
 80223c0:	46bd      	mov	sp, r7
 80223c2:	bd80      	pop	{r7, pc}
 80223c4:	2000003c 	.word	0x2000003c
 80223c8:	20000898 	.word	0x20000898

080223cc <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80223cc:	b580      	push	{r7, lr}
 80223ce:	b084      	sub	sp, #16
 80223d0:	af00      	add	r7, sp, #0
 80223d2:	4603      	mov	r3, r0
 80223d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80223d6:	2300      	movs	r3, #0
 80223d8:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 80223da:	4b09      	ldr	r3, [pc, #36]	; (8022400 <SPIx_Write+0x34>)
 80223dc:	681b      	ldr	r3, [r3, #0]
 80223de:	1db9      	adds	r1, r7, #6
 80223e0:	2201      	movs	r2, #1
 80223e2:	4808      	ldr	r0, [pc, #32]	; (8022404 <SPIx_Write+0x38>)
 80223e4:	f005 fbb6 	bl	8027b54 <HAL_SPI_Transmit>
 80223e8:	4603      	mov	r3, r0
 80223ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80223ec:	7bfb      	ldrb	r3, [r7, #15]
 80223ee:	2b00      	cmp	r3, #0
 80223f0:	d001      	beq.n	80223f6 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80223f2:	f000 f809 	bl	8022408 <SPIx_Error>
  }
}
 80223f6:	bf00      	nop
 80223f8:	3710      	adds	r7, #16
 80223fa:	46bd      	mov	sp, r7
 80223fc:	bd80      	pop	{r7, pc}
 80223fe:	bf00      	nop
 8022400:	2000003c 	.word	0x2000003c
 8022404:	20000898 	.word	0x20000898

08022408 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8022408:	b580      	push	{r7, lr}
 802240a:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 802240c:	4803      	ldr	r0, [pc, #12]	; (802241c <SPIx_Error+0x14>)
 802240e:	f005 fb79 	bl	8027b04 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8022412:	f7ff ff81 	bl	8022318 <SPIx_Init>
}
 8022416:	bf00      	nop
 8022418:	bd80      	pop	{r7, pc}
 802241a:	bf00      	nop
 802241c:	20000898 	.word	0x20000898

08022420 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8022420:	b580      	push	{r7, lr}
 8022422:	b08a      	sub	sp, #40	; 0x28
 8022424:	af00      	add	r7, sp, #0
 8022426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8022428:	2300      	movs	r3, #0
 802242a:	613b      	str	r3, [r7, #16]
 802242c:	4b17      	ldr	r3, [pc, #92]	; (802248c <SPIx_MspInit+0x6c>)
 802242e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022430:	4a16      	ldr	r2, [pc, #88]	; (802248c <SPIx_MspInit+0x6c>)
 8022432:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8022436:	6453      	str	r3, [r2, #68]	; 0x44
 8022438:	4b14      	ldr	r3, [pc, #80]	; (802248c <SPIx_MspInit+0x6c>)
 802243a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802243c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8022440:	613b      	str	r3, [r7, #16]
 8022442:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8022444:	2300      	movs	r3, #0
 8022446:	60fb      	str	r3, [r7, #12]
 8022448:	4b10      	ldr	r3, [pc, #64]	; (802248c <SPIx_MspInit+0x6c>)
 802244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802244c:	4a0f      	ldr	r2, [pc, #60]	; (802248c <SPIx_MspInit+0x6c>)
 802244e:	f043 0320 	orr.w	r3, r3, #32
 8022452:	6313      	str	r3, [r2, #48]	; 0x30
 8022454:	4b0d      	ldr	r3, [pc, #52]	; (802248c <SPIx_MspInit+0x6c>)
 8022456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022458:	f003 0320 	and.w	r3, r3, #32
 802245c:	60fb      	str	r3, [r7, #12]
 802245e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8022460:	f44f 7360 	mov.w	r3, #896	; 0x380
 8022464:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8022466:	2302      	movs	r3, #2
 8022468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 802246a:	2302      	movs	r3, #2
 802246c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 802246e:	2301      	movs	r3, #1
 8022470:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8022472:	2305      	movs	r3, #5
 8022474:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8022476:	f107 0314 	add.w	r3, r7, #20
 802247a:	4619      	mov	r1, r3
 802247c:	4804      	ldr	r0, [pc, #16]	; (8022490 <SPIx_MspInit+0x70>)
 802247e:	f001 fed9 	bl	8024234 <HAL_GPIO_Init>
}
 8022482:	bf00      	nop
 8022484:	3728      	adds	r7, #40	; 0x28
 8022486:	46bd      	mov	sp, r7
 8022488:	bd80      	pop	{r7, pc}
 802248a:	bf00      	nop
 802248c:	40023800 	.word	0x40023800
 8022490:	40021400 	.word	0x40021400

08022494 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8022494:	b580      	push	{r7, lr}
 8022496:	b088      	sub	sp, #32
 8022498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 802249a:	4b36      	ldr	r3, [pc, #216]	; (8022574 <LCD_IO_Init+0xe0>)
 802249c:	781b      	ldrb	r3, [r3, #0]
 802249e:	2b00      	cmp	r3, #0
 80224a0:	d164      	bne.n	802256c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 80224a2:	4b34      	ldr	r3, [pc, #208]	; (8022574 <LCD_IO_Init+0xe0>)
 80224a4:	2201      	movs	r2, #1
 80224a6:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80224a8:	2300      	movs	r3, #0
 80224aa:	60bb      	str	r3, [r7, #8]
 80224ac:	4b32      	ldr	r3, [pc, #200]	; (8022578 <LCD_IO_Init+0xe4>)
 80224ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80224b0:	4a31      	ldr	r2, [pc, #196]	; (8022578 <LCD_IO_Init+0xe4>)
 80224b2:	f043 0308 	orr.w	r3, r3, #8
 80224b6:	6313      	str	r3, [r2, #48]	; 0x30
 80224b8:	4b2f      	ldr	r3, [pc, #188]	; (8022578 <LCD_IO_Init+0xe4>)
 80224ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80224bc:	f003 0308 	and.w	r3, r3, #8
 80224c0:	60bb      	str	r3, [r7, #8]
 80224c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80224c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80224c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80224ca:	2301      	movs	r3, #1
 80224cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80224ce:	2300      	movs	r3, #0
 80224d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80224d2:	2302      	movs	r3, #2
 80224d4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80224d6:	f107 030c 	add.w	r3, r7, #12
 80224da:	4619      	mov	r1, r3
 80224dc:	4827      	ldr	r0, [pc, #156]	; (802257c <LCD_IO_Init+0xe8>)
 80224de:	f001 fea9 	bl	8024234 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 80224e2:	2300      	movs	r3, #0
 80224e4:	607b      	str	r3, [r7, #4]
 80224e6:	4b24      	ldr	r3, [pc, #144]	; (8022578 <LCD_IO_Init+0xe4>)
 80224e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80224ea:	4a23      	ldr	r2, [pc, #140]	; (8022578 <LCD_IO_Init+0xe4>)
 80224ec:	f043 0308 	orr.w	r3, r3, #8
 80224f0:	6313      	str	r3, [r2, #48]	; 0x30
 80224f2:	4b21      	ldr	r3, [pc, #132]	; (8022578 <LCD_IO_Init+0xe4>)
 80224f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80224f6:	f003 0308 	and.w	r3, r3, #8
 80224fa:	607b      	str	r3, [r7, #4]
 80224fc:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80224fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8022502:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8022504:	2301      	movs	r3, #1
 8022506:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8022508:	2300      	movs	r3, #0
 802250a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 802250c:	2302      	movs	r3, #2
 802250e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8022510:	f107 030c 	add.w	r3, r7, #12
 8022514:	4619      	mov	r1, r3
 8022516:	4819      	ldr	r0, [pc, #100]	; (802257c <LCD_IO_Init+0xe8>)
 8022518:	f001 fe8c 	bl	8024234 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 802251c:	2300      	movs	r3, #0
 802251e:	603b      	str	r3, [r7, #0]
 8022520:	4b15      	ldr	r3, [pc, #84]	; (8022578 <LCD_IO_Init+0xe4>)
 8022522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022524:	4a14      	ldr	r2, [pc, #80]	; (8022578 <LCD_IO_Init+0xe4>)
 8022526:	f043 0304 	orr.w	r3, r3, #4
 802252a:	6313      	str	r3, [r2, #48]	; 0x30
 802252c:	4b12      	ldr	r3, [pc, #72]	; (8022578 <LCD_IO_Init+0xe4>)
 802252e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022530:	f003 0304 	and.w	r3, r3, #4
 8022534:	603b      	str	r3, [r7, #0]
 8022536:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8022538:	2304      	movs	r3, #4
 802253a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 802253c:	2301      	movs	r3, #1
 802253e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8022540:	2300      	movs	r3, #0
 8022542:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8022544:	2302      	movs	r3, #2
 8022546:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8022548:	f107 030c 	add.w	r3, r7, #12
 802254c:	4619      	mov	r1, r3
 802254e:	480c      	ldr	r0, [pc, #48]	; (8022580 <LCD_IO_Init+0xec>)
 8022550:	f001 fe70 	bl	8024234 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8022554:	2200      	movs	r2, #0
 8022556:	2104      	movs	r1, #4
 8022558:	4809      	ldr	r0, [pc, #36]	; (8022580 <LCD_IO_Init+0xec>)
 802255a:	f002 f923 	bl	80247a4 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 802255e:	2201      	movs	r2, #1
 8022560:	2104      	movs	r1, #4
 8022562:	4807      	ldr	r0, [pc, #28]	; (8022580 <LCD_IO_Init+0xec>)
 8022564:	f002 f91e 	bl	80247a4 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8022568:	f7ff fed6 	bl	8022318 <SPIx_Init>
  }
}
 802256c:	bf00      	nop
 802256e:	3720      	adds	r7, #32
 8022570:	46bd      	mov	sp, r7
 8022572:	bd80      	pop	{r7, pc}
 8022574:	200008f0 	.word	0x200008f0
 8022578:	40023800 	.word	0x40023800
 802257c:	40020c00 	.word	0x40020c00
 8022580:	40020800 	.word	0x40020800

08022584 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8022584:	b580      	push	{r7, lr}
 8022586:	b082      	sub	sp, #8
 8022588:	af00      	add	r7, sp, #0
 802258a:	4603      	mov	r3, r0
 802258c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 802258e:	2201      	movs	r2, #1
 8022590:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8022594:	480a      	ldr	r0, [pc, #40]	; (80225c0 <LCD_IO_WriteData+0x3c>)
 8022596:	f002 f905 	bl	80247a4 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 802259a:	2200      	movs	r2, #0
 802259c:	2104      	movs	r1, #4
 802259e:	4809      	ldr	r0, [pc, #36]	; (80225c4 <LCD_IO_WriteData+0x40>)
 80225a0:	f002 f900 	bl	80247a4 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80225a4:	88fb      	ldrh	r3, [r7, #6]
 80225a6:	4618      	mov	r0, r3
 80225a8:	f7ff ff10 	bl	80223cc <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80225ac:	2201      	movs	r2, #1
 80225ae:	2104      	movs	r1, #4
 80225b0:	4804      	ldr	r0, [pc, #16]	; (80225c4 <LCD_IO_WriteData+0x40>)
 80225b2:	f002 f8f7 	bl	80247a4 <HAL_GPIO_WritePin>
}
 80225b6:	bf00      	nop
 80225b8:	3708      	adds	r7, #8
 80225ba:	46bd      	mov	sp, r7
 80225bc:	bd80      	pop	{r7, pc}
 80225be:	bf00      	nop
 80225c0:	40020c00 	.word	0x40020c00
 80225c4:	40020800 	.word	0x40020800

080225c8 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80225c8:	b580      	push	{r7, lr}
 80225ca:	b082      	sub	sp, #8
 80225cc:	af00      	add	r7, sp, #0
 80225ce:	4603      	mov	r3, r0
 80225d0:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80225d2:	2200      	movs	r2, #0
 80225d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80225d8:	480a      	ldr	r0, [pc, #40]	; (8022604 <LCD_IO_WriteReg+0x3c>)
 80225da:	f002 f8e3 	bl	80247a4 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80225de:	2200      	movs	r2, #0
 80225e0:	2104      	movs	r1, #4
 80225e2:	4809      	ldr	r0, [pc, #36]	; (8022608 <LCD_IO_WriteReg+0x40>)
 80225e4:	f002 f8de 	bl	80247a4 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80225e8:	79fb      	ldrb	r3, [r7, #7]
 80225ea:	b29b      	uxth	r3, r3
 80225ec:	4618      	mov	r0, r3
 80225ee:	f7ff feed 	bl	80223cc <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80225f2:	2201      	movs	r2, #1
 80225f4:	2104      	movs	r1, #4
 80225f6:	4804      	ldr	r0, [pc, #16]	; (8022608 <LCD_IO_WriteReg+0x40>)
 80225f8:	f002 f8d4 	bl	80247a4 <HAL_GPIO_WritePin>
}
 80225fc:	bf00      	nop
 80225fe:	3708      	adds	r7, #8
 8022600:	46bd      	mov	sp, r7
 8022602:	bd80      	pop	{r7, pc}
 8022604:	40020c00 	.word	0x40020c00
 8022608:	40020800 	.word	0x40020800

0802260c <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 802260c:	b580      	push	{r7, lr}
 802260e:	b084      	sub	sp, #16
 8022610:	af00      	add	r7, sp, #0
 8022612:	4603      	mov	r3, r0
 8022614:	460a      	mov	r2, r1
 8022616:	80fb      	strh	r3, [r7, #6]
 8022618:	4613      	mov	r3, r2
 802261a:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 802261c:	2300      	movs	r3, #0
 802261e:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8022620:	2200      	movs	r2, #0
 8022622:	2104      	movs	r1, #4
 8022624:	4810      	ldr	r0, [pc, #64]	; (8022668 <LCD_IO_ReadData+0x5c>)
 8022626:	f002 f8bd 	bl	80247a4 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 802262a:	2200      	movs	r2, #0
 802262c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8022630:	480e      	ldr	r0, [pc, #56]	; (802266c <LCD_IO_ReadData+0x60>)
 8022632:	f002 f8b7 	bl	80247a4 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8022636:	88fb      	ldrh	r3, [r7, #6]
 8022638:	4618      	mov	r0, r3
 802263a:	f7ff fec7 	bl	80223cc <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 802263e:	797b      	ldrb	r3, [r7, #5]
 8022640:	4618      	mov	r0, r3
 8022642:	f7ff fea3 	bl	802238c <SPIx_Read>
 8022646:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8022648:	2201      	movs	r2, #1
 802264a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 802264e:	4807      	ldr	r0, [pc, #28]	; (802266c <LCD_IO_ReadData+0x60>)
 8022650:	f002 f8a8 	bl	80247a4 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8022654:	2201      	movs	r2, #1
 8022656:	2104      	movs	r1, #4
 8022658:	4803      	ldr	r0, [pc, #12]	; (8022668 <LCD_IO_ReadData+0x5c>)
 802265a:	f002 f8a3 	bl	80247a4 <HAL_GPIO_WritePin>
  
  return readvalue;
 802265e:	68fb      	ldr	r3, [r7, #12]
}
 8022660:	4618      	mov	r0, r3
 8022662:	3710      	adds	r7, #16
 8022664:	46bd      	mov	sp, r7
 8022666:	bd80      	pop	{r7, pc}
 8022668:	40020800 	.word	0x40020800
 802266c:	40020c00 	.word	0x40020c00

08022670 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8022670:	b580      	push	{r7, lr}
 8022672:	b082      	sub	sp, #8
 8022674:	af00      	add	r7, sp, #0
 8022676:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8022678:	6878      	ldr	r0, [r7, #4]
 802267a:	f000 fecd 	bl	8023418 <HAL_Delay>
}
 802267e:	bf00      	nop
 8022680:	3708      	adds	r7, #8
 8022682:	46bd      	mov	sp, r7
 8022684:	bd80      	pop	{r7, pc}
	...

08022688 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8022688:	b580      	push	{r7, lr}
 802268a:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 802268c:	4b2d      	ldr	r3, [pc, #180]	; (8022744 <BSP_LCD_Init+0xbc>)
 802268e:	4a2e      	ldr	r2, [pc, #184]	; (8022748 <BSP_LCD_Init+0xc0>)
 8022690:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8022692:	4b2c      	ldr	r3, [pc, #176]	; (8022744 <BSP_LCD_Init+0xbc>)
 8022694:	2209      	movs	r2, #9
 8022696:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8022698:	4b2a      	ldr	r3, [pc, #168]	; (8022744 <BSP_LCD_Init+0xbc>)
 802269a:	2201      	movs	r2, #1
 802269c:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 802269e:	4b29      	ldr	r3, [pc, #164]	; (8022744 <BSP_LCD_Init+0xbc>)
 80226a0:	221d      	movs	r2, #29
 80226a2:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 80226a4:	4b27      	ldr	r3, [pc, #156]	; (8022744 <BSP_LCD_Init+0xbc>)
 80226a6:	2203      	movs	r2, #3
 80226a8:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 80226aa:	4b26      	ldr	r3, [pc, #152]	; (8022744 <BSP_LCD_Init+0xbc>)
 80226ac:	f240 120d 	movw	r2, #269	; 0x10d
 80226b0:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 80226b2:	4b24      	ldr	r3, [pc, #144]	; (8022744 <BSP_LCD_Init+0xbc>)
 80226b4:	f240 1243 	movw	r2, #323	; 0x143
 80226b8:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 80226ba:	4b22      	ldr	r3, [pc, #136]	; (8022744 <BSP_LCD_Init+0xbc>)
 80226bc:	f240 1217 	movw	r2, #279	; 0x117
 80226c0:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 80226c2:	4b20      	ldr	r3, [pc, #128]	; (8022744 <BSP_LCD_Init+0xbc>)
 80226c4:	f240 1247 	movw	r2, #327	; 0x147
 80226c8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 80226ca:	4b1e      	ldr	r3, [pc, #120]	; (8022744 <BSP_LCD_Init+0xbc>)
 80226cc:	2200      	movs	r2, #0
 80226ce:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 80226d2:	4b1c      	ldr	r3, [pc, #112]	; (8022744 <BSP_LCD_Init+0xbc>)
 80226d4:	2200      	movs	r2, #0
 80226d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 80226da:	4b1a      	ldr	r3, [pc, #104]	; (8022744 <BSP_LCD_Init+0xbc>)
 80226dc:	2200      	movs	r2, #0
 80226de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80226e2:	4b1a      	ldr	r3, [pc, #104]	; (802274c <BSP_LCD_Init+0xc4>)
 80226e4:	2208      	movs	r2, #8
 80226e6:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80226e8:	4b18      	ldr	r3, [pc, #96]	; (802274c <BSP_LCD_Init+0xc4>)
 80226ea:	22c0      	movs	r2, #192	; 0xc0
 80226ec:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80226ee:	4b17      	ldr	r3, [pc, #92]	; (802274c <BSP_LCD_Init+0xc4>)
 80226f0:	2204      	movs	r2, #4
 80226f2:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80226f4:	4b15      	ldr	r3, [pc, #84]	; (802274c <BSP_LCD_Init+0xc4>)
 80226f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80226fa:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80226fc:	4813      	ldr	r0, [pc, #76]	; (802274c <BSP_LCD_Init+0xc4>)
 80226fe:	f004 ff27 	bl	8027550 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8022702:	4b10      	ldr	r3, [pc, #64]	; (8022744 <BSP_LCD_Init+0xbc>)
 8022704:	2200      	movs	r2, #0
 8022706:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8022708:	4b0e      	ldr	r3, [pc, #56]	; (8022744 <BSP_LCD_Init+0xbc>)
 802270a:	2200      	movs	r2, #0
 802270c:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 802270e:	4b0d      	ldr	r3, [pc, #52]	; (8022744 <BSP_LCD_Init+0xbc>)
 8022710:	2200      	movs	r2, #0
 8022712:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8022714:	4b0b      	ldr	r3, [pc, #44]	; (8022744 <BSP_LCD_Init+0xbc>)
 8022716:	2200      	movs	r2, #0
 8022718:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 802271a:	f000 fa83 	bl	8022c24 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 802271e:	4809      	ldr	r0, [pc, #36]	; (8022744 <BSP_LCD_Init+0xbc>)
 8022720:	f003 fe3c 	bl	802639c <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8022724:	4b0a      	ldr	r3, [pc, #40]	; (8022750 <BSP_LCD_Init+0xc8>)
 8022726:	4a0b      	ldr	r2, [pc, #44]	; (8022754 <BSP_LCD_Init+0xcc>)
 8022728:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 802272a:	4b09      	ldr	r3, [pc, #36]	; (8022750 <BSP_LCD_Init+0xc8>)
 802272c:	681b      	ldr	r3, [r3, #0]
 802272e:	681b      	ldr	r3, [r3, #0]
 8022730:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8022732:	f000 fc65 	bl	8023000 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8022736:	4808      	ldr	r0, [pc, #32]	; (8022758 <BSP_LCD_Init+0xd0>)
 8022738:	f000 f920 	bl	802297c <BSP_LCD_SetFont>

  return LCD_OK;
 802273c:	2300      	movs	r3, #0
}  
 802273e:	4618      	mov	r0, r3
 8022740:	bd80      	pop	{r7, pc}
 8022742:	bf00      	nop
 8022744:	200008f4 	.word	0x200008f4
 8022748:	40016800 	.word	0x40016800
 802274c:	200009dc 	.word	0x200009dc
 8022750:	20000a28 	.word	0x20000a28
 8022754:	20000004 	.word	0x20000004
 8022758:	20000040 	.word	0x20000040

0802275c <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 802275c:	b580      	push	{r7, lr}
 802275e:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8022760:	4b03      	ldr	r3, [pc, #12]	; (8022770 <BSP_LCD_GetXSize+0x14>)
 8022762:	681b      	ldr	r3, [r3, #0]
 8022764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022766:	4798      	blx	r3
 8022768:	4603      	mov	r3, r0
}
 802276a:	4618      	mov	r0, r3
 802276c:	bd80      	pop	{r7, pc}
 802276e:	bf00      	nop
 8022770:	20000a28 	.word	0x20000a28

08022774 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8022774:	b580      	push	{r7, lr}
 8022776:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8022778:	4b03      	ldr	r3, [pc, #12]	; (8022788 <BSP_LCD_GetYSize+0x14>)
 802277a:	681b      	ldr	r3, [r3, #0]
 802277c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802277e:	4798      	blx	r3
 8022780:	4603      	mov	r3, r0
}
 8022782:	4618      	mov	r0, r3
 8022784:	bd80      	pop	{r7, pc}
 8022786:	bf00      	nop
 8022788:	20000a28 	.word	0x20000a28

0802278c <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 802278c:	b580      	push	{r7, lr}
 802278e:	b090      	sub	sp, #64	; 0x40
 8022790:	af00      	add	r7, sp, #0
 8022792:	4603      	mov	r3, r0
 8022794:	6039      	str	r1, [r7, #0]
 8022796:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8022798:	2300      	movs	r3, #0
 802279a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 802279c:	f7ff ffde 	bl	802275c <BSP_LCD_GetXSize>
 80227a0:	4603      	mov	r3, r0
 80227a2:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80227a4:	2300      	movs	r3, #0
 80227a6:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 80227a8:	f7ff ffe4 	bl	8022774 <BSP_LCD_GetYSize>
 80227ac:	4603      	mov	r3, r0
 80227ae:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80227b0:	2300      	movs	r3, #0
 80227b2:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80227b4:	683b      	ldr	r3, [r7, #0]
 80227b6:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 80227b8:	23ff      	movs	r3, #255	; 0xff
 80227ba:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80227bc:	2300      	movs	r3, #0
 80227be:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 80227c0:	2300      	movs	r3, #0
 80227c2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 80227c6:	2300      	movs	r3, #0
 80227c8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80227cc:	2300      	movs	r3, #0
 80227ce:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80227d2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80227d6:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80227d8:	2307      	movs	r3, #7
 80227da:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80227dc:	f7ff ffbe 	bl	802275c <BSP_LCD_GetXSize>
 80227e0:	4603      	mov	r3, r0
 80227e2:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80227e4:	f7ff ffc6 	bl	8022774 <BSP_LCD_GetYSize>
 80227e8:	4603      	mov	r3, r0
 80227ea:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 80227ec:	88fa      	ldrh	r2, [r7, #6]
 80227ee:	f107 030c 	add.w	r3, r7, #12
 80227f2:	4619      	mov	r1, r3
 80227f4:	4814      	ldr	r0, [pc, #80]	; (8022848 <BSP_LCD_LayerDefaultInit+0xbc>)
 80227f6:	f003 ff63 	bl	80266c0 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80227fa:	88fa      	ldrh	r2, [r7, #6]
 80227fc:	4913      	ldr	r1, [pc, #76]	; (802284c <BSP_LCD_LayerDefaultInit+0xc0>)
 80227fe:	4613      	mov	r3, r2
 8022800:	005b      	lsls	r3, r3, #1
 8022802:	4413      	add	r3, r2
 8022804:	009b      	lsls	r3, r3, #2
 8022806:	440b      	add	r3, r1
 8022808:	3304      	adds	r3, #4
 802280a:	f04f 32ff 	mov.w	r2, #4294967295
 802280e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8022810:	88fa      	ldrh	r2, [r7, #6]
 8022812:	490e      	ldr	r1, [pc, #56]	; (802284c <BSP_LCD_LayerDefaultInit+0xc0>)
 8022814:	4613      	mov	r3, r2
 8022816:	005b      	lsls	r3, r3, #1
 8022818:	4413      	add	r3, r2
 802281a:	009b      	lsls	r3, r3, #2
 802281c:	440b      	add	r3, r1
 802281e:	3308      	adds	r3, #8
 8022820:	4a0b      	ldr	r2, [pc, #44]	; (8022850 <BSP_LCD_LayerDefaultInit+0xc4>)
 8022822:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8022824:	88fa      	ldrh	r2, [r7, #6]
 8022826:	4909      	ldr	r1, [pc, #36]	; (802284c <BSP_LCD_LayerDefaultInit+0xc0>)
 8022828:	4613      	mov	r3, r2
 802282a:	005b      	lsls	r3, r3, #1
 802282c:	4413      	add	r3, r2
 802282e:	009b      	lsls	r3, r3, #2
 8022830:	440b      	add	r3, r1
 8022832:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8022836:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8022838:	4803      	ldr	r0, [pc, #12]	; (8022848 <BSP_LCD_LayerDefaultInit+0xbc>)
 802283a:	f003 fffd 	bl	8026838 <HAL_LTDC_EnableDither>
}
 802283e:	bf00      	nop
 8022840:	3740      	adds	r7, #64	; 0x40
 8022842:	46bd      	mov	sp, r7
 8022844:	bd80      	pop	{r7, pc}
 8022846:	bf00      	nop
 8022848:	200008f4 	.word	0x200008f4
 802284c:	20000a10 	.word	0x20000a10
 8022850:	20000040 	.word	0x20000040

08022854 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8022854:	b480      	push	{r7}
 8022856:	b083      	sub	sp, #12
 8022858:	af00      	add	r7, sp, #0
 802285a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 802285c:	4a04      	ldr	r2, [pc, #16]	; (8022870 <BSP_LCD_SelectLayer+0x1c>)
 802285e:	687b      	ldr	r3, [r7, #4]
 8022860:	6013      	str	r3, [r2, #0]
}
 8022862:	bf00      	nop
 8022864:	370c      	adds	r7, #12
 8022866:	46bd      	mov	sp, r7
 8022868:	f85d 7b04 	ldr.w	r7, [sp], #4
 802286c:	4770      	bx	lr
 802286e:	bf00      	nop
 8022870:	20000a0c 	.word	0x20000a0c

08022874 <BSP_LCD_SetLayerVisible>:
  * @param  LayerIndex: the visible Layer.
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.  
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
 8022874:	b480      	push	{r7}
 8022876:	b083      	sub	sp, #12
 8022878:	af00      	add	r7, sp, #0
 802287a:	6078      	str	r0, [r7, #4]
 802287c:	460b      	mov	r3, r1
 802287e:	70fb      	strb	r3, [r7, #3]
  if(state == ENABLE)
 8022880:	78fb      	ldrb	r3, [r7, #3]
 8022882:	2b01      	cmp	r3, #1
 8022884:	d112      	bne.n	80228ac <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 8022886:	4b19      	ldr	r3, [pc, #100]	; (80228ec <BSP_LCD_SetLayerVisible+0x78>)
 8022888:	681b      	ldr	r3, [r3, #0]
 802288a:	461a      	mov	r2, r3
 802288c:	687b      	ldr	r3, [r7, #4]
 802288e:	01db      	lsls	r3, r3, #7
 8022890:	4413      	add	r3, r2
 8022892:	3384      	adds	r3, #132	; 0x84
 8022894:	681b      	ldr	r3, [r3, #0]
 8022896:	4a15      	ldr	r2, [pc, #84]	; (80228ec <BSP_LCD_SetLayerVisible+0x78>)
 8022898:	6812      	ldr	r2, [r2, #0]
 802289a:	4611      	mov	r1, r2
 802289c:	687a      	ldr	r2, [r7, #4]
 802289e:	01d2      	lsls	r2, r2, #7
 80228a0:	440a      	add	r2, r1
 80228a2:	3284      	adds	r2, #132	; 0x84
 80228a4:	f043 0301 	orr.w	r3, r3, #1
 80228a8:	6013      	str	r3, [r2, #0]
 80228aa:	e011      	b.n	80228d0 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 80228ac:	4b0f      	ldr	r3, [pc, #60]	; (80228ec <BSP_LCD_SetLayerVisible+0x78>)
 80228ae:	681b      	ldr	r3, [r3, #0]
 80228b0:	461a      	mov	r2, r3
 80228b2:	687b      	ldr	r3, [r7, #4]
 80228b4:	01db      	lsls	r3, r3, #7
 80228b6:	4413      	add	r3, r2
 80228b8:	3384      	adds	r3, #132	; 0x84
 80228ba:	681b      	ldr	r3, [r3, #0]
 80228bc:	4a0b      	ldr	r2, [pc, #44]	; (80228ec <BSP_LCD_SetLayerVisible+0x78>)
 80228be:	6812      	ldr	r2, [r2, #0]
 80228c0:	4611      	mov	r1, r2
 80228c2:	687a      	ldr	r2, [r7, #4]
 80228c4:	01d2      	lsls	r2, r2, #7
 80228c6:	440a      	add	r2, r1
 80228c8:	3284      	adds	r2, #132	; 0x84
 80228ca:	f023 0301 	bic.w	r3, r3, #1
 80228ce:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 80228d0:	4b06      	ldr	r3, [pc, #24]	; (80228ec <BSP_LCD_SetLayerVisible+0x78>)
 80228d2:	681b      	ldr	r3, [r3, #0]
 80228d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80228d6:	4b05      	ldr	r3, [pc, #20]	; (80228ec <BSP_LCD_SetLayerVisible+0x78>)
 80228d8:	681b      	ldr	r3, [r3, #0]
 80228da:	f042 0201 	orr.w	r2, r2, #1
 80228de:	625a      	str	r2, [r3, #36]	; 0x24
}
 80228e0:	bf00      	nop
 80228e2:	370c      	adds	r7, #12
 80228e4:	46bd      	mov	sp, r7
 80228e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80228ea:	4770      	bx	lr
 80228ec:	200008f4 	.word	0x200008f4

080228f0 <BSP_LCD_SetColorKeying>:
  * @brief  Configures and sets the color Keying.
  * @param  LayerIndex: the Layer foreground or background
  * @param  RGBValue: the Color reference
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{  
 80228f0:	b580      	push	{r7, lr}
 80228f2:	b082      	sub	sp, #8
 80228f4:	af00      	add	r7, sp, #0
 80228f6:	6078      	str	r0, [r7, #4]
 80228f8:	6039      	str	r1, [r7, #0]
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 80228fa:	687a      	ldr	r2, [r7, #4]
 80228fc:	6839      	ldr	r1, [r7, #0]
 80228fe:	4805      	ldr	r0, [pc, #20]	; (8022914 <BSP_LCD_SetColorKeying+0x24>)
 8022900:	f003 ff1c 	bl	802673c <HAL_LTDC_ConfigColorKeying>
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 8022904:	6879      	ldr	r1, [r7, #4]
 8022906:	4803      	ldr	r0, [pc, #12]	; (8022914 <BSP_LCD_SetColorKeying+0x24>)
 8022908:	f003 ff5c 	bl	80267c4 <HAL_LTDC_EnableColorKeying>
}
 802290c:	bf00      	nop
 802290e:	3708      	adds	r7, #8
 8022910:	46bd      	mov	sp, r7
 8022912:	bd80      	pop	{r7, pc}
 8022914:	200008f4 	.word	0x200008f4

08022918 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8022918:	b480      	push	{r7}
 802291a:	b083      	sub	sp, #12
 802291c:	af00      	add	r7, sp, #0
 802291e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8022920:	4b07      	ldr	r3, [pc, #28]	; (8022940 <BSP_LCD_SetTextColor+0x28>)
 8022922:	681a      	ldr	r2, [r3, #0]
 8022924:	4907      	ldr	r1, [pc, #28]	; (8022944 <BSP_LCD_SetTextColor+0x2c>)
 8022926:	4613      	mov	r3, r2
 8022928:	005b      	lsls	r3, r3, #1
 802292a:	4413      	add	r3, r2
 802292c:	009b      	lsls	r3, r3, #2
 802292e:	440b      	add	r3, r1
 8022930:	687a      	ldr	r2, [r7, #4]
 8022932:	601a      	str	r2, [r3, #0]
}
 8022934:	bf00      	nop
 8022936:	370c      	adds	r7, #12
 8022938:	46bd      	mov	sp, r7
 802293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802293e:	4770      	bx	lr
 8022940:	20000a0c 	.word	0x20000a0c
 8022944:	20000a10 	.word	0x20000a10

08022948 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8022948:	b480      	push	{r7}
 802294a:	b083      	sub	sp, #12
 802294c:	af00      	add	r7, sp, #0
 802294e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8022950:	4b08      	ldr	r3, [pc, #32]	; (8022974 <BSP_LCD_SetBackColor+0x2c>)
 8022952:	681a      	ldr	r2, [r3, #0]
 8022954:	4908      	ldr	r1, [pc, #32]	; (8022978 <BSP_LCD_SetBackColor+0x30>)
 8022956:	4613      	mov	r3, r2
 8022958:	005b      	lsls	r3, r3, #1
 802295a:	4413      	add	r3, r2
 802295c:	009b      	lsls	r3, r3, #2
 802295e:	440b      	add	r3, r1
 8022960:	3304      	adds	r3, #4
 8022962:	687a      	ldr	r2, [r7, #4]
 8022964:	601a      	str	r2, [r3, #0]
}
 8022966:	bf00      	nop
 8022968:	370c      	adds	r7, #12
 802296a:	46bd      	mov	sp, r7
 802296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022970:	4770      	bx	lr
 8022972:	bf00      	nop
 8022974:	20000a0c 	.word	0x20000a0c
 8022978:	20000a10 	.word	0x20000a10

0802297c <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 802297c:	b480      	push	{r7}
 802297e:	b083      	sub	sp, #12
 8022980:	af00      	add	r7, sp, #0
 8022982:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8022984:	4b08      	ldr	r3, [pc, #32]	; (80229a8 <BSP_LCD_SetFont+0x2c>)
 8022986:	681a      	ldr	r2, [r3, #0]
 8022988:	4908      	ldr	r1, [pc, #32]	; (80229ac <BSP_LCD_SetFont+0x30>)
 802298a:	4613      	mov	r3, r2
 802298c:	005b      	lsls	r3, r3, #1
 802298e:	4413      	add	r3, r2
 8022990:	009b      	lsls	r3, r3, #2
 8022992:	440b      	add	r3, r1
 8022994:	3308      	adds	r3, #8
 8022996:	687a      	ldr	r2, [r7, #4]
 8022998:	601a      	str	r2, [r3, #0]
}
 802299a:	bf00      	nop
 802299c:	370c      	adds	r7, #12
 802299e:	46bd      	mov	sp, r7
 80229a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80229a4:	4770      	bx	lr
 80229a6:	bf00      	nop
 80229a8:	20000a0c 	.word	0x20000a0c
 80229ac:	20000a10 	.word	0x20000a10

080229b0 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80229b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80229b2:	b085      	sub	sp, #20
 80229b4:	af02      	add	r7, sp, #8
 80229b6:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80229b8:	4b0f      	ldr	r3, [pc, #60]	; (80229f8 <BSP_LCD_Clear+0x48>)
 80229ba:	681c      	ldr	r4, [r3, #0]
 80229bc:	4b0e      	ldr	r3, [pc, #56]	; (80229f8 <BSP_LCD_Clear+0x48>)
 80229be:	681b      	ldr	r3, [r3, #0]
 80229c0:	4a0e      	ldr	r2, [pc, #56]	; (80229fc <BSP_LCD_Clear+0x4c>)
 80229c2:	2134      	movs	r1, #52	; 0x34
 80229c4:	fb01 f303 	mul.w	r3, r1, r3
 80229c8:	4413      	add	r3, r2
 80229ca:	335c      	adds	r3, #92	; 0x5c
 80229cc:	681b      	ldr	r3, [r3, #0]
 80229ce:	461e      	mov	r6, r3
 80229d0:	f7ff fec4 	bl	802275c <BSP_LCD_GetXSize>
 80229d4:	4605      	mov	r5, r0
 80229d6:	f7ff fecd 	bl	8022774 <BSP_LCD_GetYSize>
 80229da:	4602      	mov	r2, r0
 80229dc:	687b      	ldr	r3, [r7, #4]
 80229de:	9301      	str	r3, [sp, #4]
 80229e0:	2300      	movs	r3, #0
 80229e2:	9300      	str	r3, [sp, #0]
 80229e4:	4613      	mov	r3, r2
 80229e6:	462a      	mov	r2, r5
 80229e8:	4631      	mov	r1, r6
 80229ea:	4620      	mov	r0, r4
 80229ec:	f000 fad0 	bl	8022f90 <FillBuffer>
}
 80229f0:	bf00      	nop
 80229f2:	370c      	adds	r7, #12
 80229f4:	46bd      	mov	sp, r7
 80229f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80229f8:	20000a0c 	.word	0x20000a0c
 80229fc:	200008f4 	.word	0x200008f4

08022a00 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8022a00:	b590      	push	{r4, r7, lr}
 8022a02:	b083      	sub	sp, #12
 8022a04:	af00      	add	r7, sp, #0
 8022a06:	4603      	mov	r3, r0
 8022a08:	80fb      	strh	r3, [r7, #6]
 8022a0a:	460b      	mov	r3, r1
 8022a0c:	80bb      	strh	r3, [r7, #4]
 8022a0e:	4613      	mov	r3, r2
 8022a10:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8022a12:	4b1b      	ldr	r3, [pc, #108]	; (8022a80 <BSP_LCD_DisplayChar+0x80>)
 8022a14:	681a      	ldr	r2, [r3, #0]
 8022a16:	491b      	ldr	r1, [pc, #108]	; (8022a84 <BSP_LCD_DisplayChar+0x84>)
 8022a18:	4613      	mov	r3, r2
 8022a1a:	005b      	lsls	r3, r3, #1
 8022a1c:	4413      	add	r3, r2
 8022a1e:	009b      	lsls	r3, r3, #2
 8022a20:	440b      	add	r3, r1
 8022a22:	3308      	adds	r3, #8
 8022a24:	681b      	ldr	r3, [r3, #0]
 8022a26:	6819      	ldr	r1, [r3, #0]
 8022a28:	78fb      	ldrb	r3, [r7, #3]
 8022a2a:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8022a2e:	4b14      	ldr	r3, [pc, #80]	; (8022a80 <BSP_LCD_DisplayChar+0x80>)
 8022a30:	681a      	ldr	r2, [r3, #0]
 8022a32:	4c14      	ldr	r4, [pc, #80]	; (8022a84 <BSP_LCD_DisplayChar+0x84>)
 8022a34:	4613      	mov	r3, r2
 8022a36:	005b      	lsls	r3, r3, #1
 8022a38:	4413      	add	r3, r2
 8022a3a:	009b      	lsls	r3, r3, #2
 8022a3c:	4423      	add	r3, r4
 8022a3e:	3308      	adds	r3, #8
 8022a40:	681b      	ldr	r3, [r3, #0]
 8022a42:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8022a44:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8022a48:	4b0d      	ldr	r3, [pc, #52]	; (8022a80 <BSP_LCD_DisplayChar+0x80>)
 8022a4a:	681a      	ldr	r2, [r3, #0]
 8022a4c:	4c0d      	ldr	r4, [pc, #52]	; (8022a84 <BSP_LCD_DisplayChar+0x84>)
 8022a4e:	4613      	mov	r3, r2
 8022a50:	005b      	lsls	r3, r3, #1
 8022a52:	4413      	add	r3, r2
 8022a54:	009b      	lsls	r3, r3, #2
 8022a56:	4423      	add	r3, r4
 8022a58:	3308      	adds	r3, #8
 8022a5a:	681b      	ldr	r3, [r3, #0]
 8022a5c:	889b      	ldrh	r3, [r3, #4]
 8022a5e:	3307      	adds	r3, #7
 8022a60:	2b00      	cmp	r3, #0
 8022a62:	da00      	bge.n	8022a66 <BSP_LCD_DisplayChar+0x66>
 8022a64:	3307      	adds	r3, #7
 8022a66:	10db      	asrs	r3, r3, #3
 8022a68:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8022a6c:	18ca      	adds	r2, r1, r3
 8022a6e:	88b9      	ldrh	r1, [r7, #4]
 8022a70:	88fb      	ldrh	r3, [r7, #6]
 8022a72:	4618      	mov	r0, r3
 8022a74:	f000 f9d2 	bl	8022e1c <DrawChar>
}
 8022a78:	bf00      	nop
 8022a7a:	370c      	adds	r7, #12
 8022a7c:	46bd      	mov	sp, r7
 8022a7e:	bd90      	pop	{r4, r7, pc}
 8022a80:	20000a0c 	.word	0x20000a0c
 8022a84:	20000a10 	.word	0x20000a10

08022a88 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8022a88:	b5b0      	push	{r4, r5, r7, lr}
 8022a8a:	b088      	sub	sp, #32
 8022a8c:	af00      	add	r7, sp, #0
 8022a8e:	60ba      	str	r2, [r7, #8]
 8022a90:	461a      	mov	r2, r3
 8022a92:	4603      	mov	r3, r0
 8022a94:	81fb      	strh	r3, [r7, #14]
 8022a96:	460b      	mov	r3, r1
 8022a98:	81bb      	strh	r3, [r7, #12]
 8022a9a:	4613      	mov	r3, r2
 8022a9c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8022a9e:	2301      	movs	r3, #1
 8022aa0:	83fb      	strh	r3, [r7, #30]
 8022aa2:	2300      	movs	r3, #0
 8022aa4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8022aa6:	2300      	movs	r3, #0
 8022aa8:	61bb      	str	r3, [r7, #24]
 8022aaa:	2300      	movs	r3, #0
 8022aac:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8022aae:	68bb      	ldr	r3, [r7, #8]
 8022ab0:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8022ab2:	e002      	b.n	8022aba <BSP_LCD_DisplayStringAt+0x32>
 8022ab4:	69bb      	ldr	r3, [r7, #24]
 8022ab6:	3301      	adds	r3, #1
 8022ab8:	61bb      	str	r3, [r7, #24]
 8022aba:	697b      	ldr	r3, [r7, #20]
 8022abc:	1c5a      	adds	r2, r3, #1
 8022abe:	617a      	str	r2, [r7, #20]
 8022ac0:	781b      	ldrb	r3, [r3, #0]
 8022ac2:	2b00      	cmp	r3, #0
 8022ac4:	d1f6      	bne.n	8022ab4 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8022ac6:	f7ff fe49 	bl	802275c <BSP_LCD_GetXSize>
 8022aca:	4601      	mov	r1, r0
 8022acc:	4b4b      	ldr	r3, [pc, #300]	; (8022bfc <BSP_LCD_DisplayStringAt+0x174>)
 8022ace:	681a      	ldr	r2, [r3, #0]
 8022ad0:	484b      	ldr	r0, [pc, #300]	; (8022c00 <BSP_LCD_DisplayStringAt+0x178>)
 8022ad2:	4613      	mov	r3, r2
 8022ad4:	005b      	lsls	r3, r3, #1
 8022ad6:	4413      	add	r3, r2
 8022ad8:	009b      	lsls	r3, r3, #2
 8022ada:	4403      	add	r3, r0
 8022adc:	3308      	adds	r3, #8
 8022ade:	681b      	ldr	r3, [r3, #0]
 8022ae0:	889b      	ldrh	r3, [r3, #4]
 8022ae2:	fbb1 f3f3 	udiv	r3, r1, r3
 8022ae6:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8022ae8:	79fb      	ldrb	r3, [r7, #7]
 8022aea:	2b03      	cmp	r3, #3
 8022aec:	d01c      	beq.n	8022b28 <BSP_LCD_DisplayStringAt+0xa0>
 8022aee:	2b03      	cmp	r3, #3
 8022af0:	dc33      	bgt.n	8022b5a <BSP_LCD_DisplayStringAt+0xd2>
 8022af2:	2b01      	cmp	r3, #1
 8022af4:	d002      	beq.n	8022afc <BSP_LCD_DisplayStringAt+0x74>
 8022af6:	2b02      	cmp	r3, #2
 8022af8:	d019      	beq.n	8022b2e <BSP_LCD_DisplayStringAt+0xa6>
 8022afa:	e02e      	b.n	8022b5a <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8022afc:	693a      	ldr	r2, [r7, #16]
 8022afe:	69bb      	ldr	r3, [r7, #24]
 8022b00:	1ad1      	subs	r1, r2, r3
 8022b02:	4b3e      	ldr	r3, [pc, #248]	; (8022bfc <BSP_LCD_DisplayStringAt+0x174>)
 8022b04:	681a      	ldr	r2, [r3, #0]
 8022b06:	483e      	ldr	r0, [pc, #248]	; (8022c00 <BSP_LCD_DisplayStringAt+0x178>)
 8022b08:	4613      	mov	r3, r2
 8022b0a:	005b      	lsls	r3, r3, #1
 8022b0c:	4413      	add	r3, r2
 8022b0e:	009b      	lsls	r3, r3, #2
 8022b10:	4403      	add	r3, r0
 8022b12:	3308      	adds	r3, #8
 8022b14:	681b      	ldr	r3, [r3, #0]
 8022b16:	889b      	ldrh	r3, [r3, #4]
 8022b18:	fb01 f303 	mul.w	r3, r1, r3
 8022b1c:	085b      	lsrs	r3, r3, #1
 8022b1e:	b29a      	uxth	r2, r3
 8022b20:	89fb      	ldrh	r3, [r7, #14]
 8022b22:	4413      	add	r3, r2
 8022b24:	83fb      	strh	r3, [r7, #30]
      break;
 8022b26:	e01b      	b.n	8022b60 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8022b28:	89fb      	ldrh	r3, [r7, #14]
 8022b2a:	83fb      	strh	r3, [r7, #30]
      break;
 8022b2c:	e018      	b.n	8022b60 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8022b2e:	693a      	ldr	r2, [r7, #16]
 8022b30:	69bb      	ldr	r3, [r7, #24]
 8022b32:	1ad3      	subs	r3, r2, r3
 8022b34:	b299      	uxth	r1, r3
 8022b36:	4b31      	ldr	r3, [pc, #196]	; (8022bfc <BSP_LCD_DisplayStringAt+0x174>)
 8022b38:	681a      	ldr	r2, [r3, #0]
 8022b3a:	4831      	ldr	r0, [pc, #196]	; (8022c00 <BSP_LCD_DisplayStringAt+0x178>)
 8022b3c:	4613      	mov	r3, r2
 8022b3e:	005b      	lsls	r3, r3, #1
 8022b40:	4413      	add	r3, r2
 8022b42:	009b      	lsls	r3, r3, #2
 8022b44:	4403      	add	r3, r0
 8022b46:	3308      	adds	r3, #8
 8022b48:	681b      	ldr	r3, [r3, #0]
 8022b4a:	889b      	ldrh	r3, [r3, #4]
 8022b4c:	fb11 f303 	smulbb	r3, r1, r3
 8022b50:	b29a      	uxth	r2, r3
 8022b52:	89fb      	ldrh	r3, [r7, #14]
 8022b54:	4413      	add	r3, r2
 8022b56:	83fb      	strh	r3, [r7, #30]
      break;
 8022b58:	e002      	b.n	8022b60 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 8022b5a:	89fb      	ldrh	r3, [r7, #14]
 8022b5c:	83fb      	strh	r3, [r7, #30]
      break;
 8022b5e:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8022b60:	e01a      	b.n	8022b98 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8022b62:	68bb      	ldr	r3, [r7, #8]
 8022b64:	781a      	ldrb	r2, [r3, #0]
 8022b66:	89b9      	ldrh	r1, [r7, #12]
 8022b68:	8bfb      	ldrh	r3, [r7, #30]
 8022b6a:	4618      	mov	r0, r3
 8022b6c:	f7ff ff48 	bl	8022a00 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8022b70:	4b22      	ldr	r3, [pc, #136]	; (8022bfc <BSP_LCD_DisplayStringAt+0x174>)
 8022b72:	681a      	ldr	r2, [r3, #0]
 8022b74:	4922      	ldr	r1, [pc, #136]	; (8022c00 <BSP_LCD_DisplayStringAt+0x178>)
 8022b76:	4613      	mov	r3, r2
 8022b78:	005b      	lsls	r3, r3, #1
 8022b7a:	4413      	add	r3, r2
 8022b7c:	009b      	lsls	r3, r3, #2
 8022b7e:	440b      	add	r3, r1
 8022b80:	3308      	adds	r3, #8
 8022b82:	681b      	ldr	r3, [r3, #0]
 8022b84:	889a      	ldrh	r2, [r3, #4]
 8022b86:	8bfb      	ldrh	r3, [r7, #30]
 8022b88:	4413      	add	r3, r2
 8022b8a:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8022b8c:	68bb      	ldr	r3, [r7, #8]
 8022b8e:	3301      	adds	r3, #1
 8022b90:	60bb      	str	r3, [r7, #8]
    i++;
 8022b92:	8bbb      	ldrh	r3, [r7, #28]
 8022b94:	3301      	adds	r3, #1
 8022b96:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8022b98:	68bb      	ldr	r3, [r7, #8]
 8022b9a:	781b      	ldrb	r3, [r3, #0]
 8022b9c:	2b00      	cmp	r3, #0
 8022b9e:	bf14      	ite	ne
 8022ba0:	2301      	movne	r3, #1
 8022ba2:	2300      	moveq	r3, #0
 8022ba4:	b2dc      	uxtb	r4, r3
 8022ba6:	f7ff fdd9 	bl	802275c <BSP_LCD_GetXSize>
 8022baa:	8bb9      	ldrh	r1, [r7, #28]
 8022bac:	4b13      	ldr	r3, [pc, #76]	; (8022bfc <BSP_LCD_DisplayStringAt+0x174>)
 8022bae:	681a      	ldr	r2, [r3, #0]
 8022bb0:	4d13      	ldr	r5, [pc, #76]	; (8022c00 <BSP_LCD_DisplayStringAt+0x178>)
 8022bb2:	4613      	mov	r3, r2
 8022bb4:	005b      	lsls	r3, r3, #1
 8022bb6:	4413      	add	r3, r2
 8022bb8:	009b      	lsls	r3, r3, #2
 8022bba:	442b      	add	r3, r5
 8022bbc:	3308      	adds	r3, #8
 8022bbe:	681b      	ldr	r3, [r3, #0]
 8022bc0:	889b      	ldrh	r3, [r3, #4]
 8022bc2:	fb01 f303 	mul.w	r3, r1, r3
 8022bc6:	1ac3      	subs	r3, r0, r3
 8022bc8:	b299      	uxth	r1, r3
 8022bca:	4b0c      	ldr	r3, [pc, #48]	; (8022bfc <BSP_LCD_DisplayStringAt+0x174>)
 8022bcc:	681a      	ldr	r2, [r3, #0]
 8022bce:	480c      	ldr	r0, [pc, #48]	; (8022c00 <BSP_LCD_DisplayStringAt+0x178>)
 8022bd0:	4613      	mov	r3, r2
 8022bd2:	005b      	lsls	r3, r3, #1
 8022bd4:	4413      	add	r3, r2
 8022bd6:	009b      	lsls	r3, r3, #2
 8022bd8:	4403      	add	r3, r0
 8022bda:	3308      	adds	r3, #8
 8022bdc:	681b      	ldr	r3, [r3, #0]
 8022bde:	889b      	ldrh	r3, [r3, #4]
 8022be0:	4299      	cmp	r1, r3
 8022be2:	bf2c      	ite	cs
 8022be4:	2301      	movcs	r3, #1
 8022be6:	2300      	movcc	r3, #0
 8022be8:	b2db      	uxtb	r3, r3
 8022bea:	4023      	ands	r3, r4
 8022bec:	b2db      	uxtb	r3, r3
 8022bee:	2b00      	cmp	r3, #0
 8022bf0:	d1b7      	bne.n	8022b62 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8022bf2:	bf00      	nop
 8022bf4:	bf00      	nop
 8022bf6:	3720      	adds	r7, #32
 8022bf8:	46bd      	mov	sp, r7
 8022bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8022bfc:	20000a0c 	.word	0x20000a0c
 8022c00:	20000a10 	.word	0x20000a10

08022c04 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8022c04:	b580      	push	{r7, lr}
 8022c06:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8022c08:	4b05      	ldr	r3, [pc, #20]	; (8022c20 <BSP_LCD_DisplayOn+0x1c>)
 8022c0a:	681b      	ldr	r3, [r3, #0]
 8022c0c:	689b      	ldr	r3, [r3, #8]
 8022c0e:	2b00      	cmp	r3, #0
 8022c10:	d003      	beq.n	8022c1a <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8022c12:	4b03      	ldr	r3, [pc, #12]	; (8022c20 <BSP_LCD_DisplayOn+0x1c>)
 8022c14:	681b      	ldr	r3, [r3, #0]
 8022c16:	689b      	ldr	r3, [r3, #8]
 8022c18:	4798      	blx	r3
  }
}
 8022c1a:	bf00      	nop
 8022c1c:	bd80      	pop	{r7, pc}
 8022c1e:	bf00      	nop
 8022c20:	20000a28 	.word	0x20000a28

08022c24 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8022c24:	b580      	push	{r7, lr}
 8022c26:	b08e      	sub	sp, #56	; 0x38
 8022c28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8022c2a:	2300      	movs	r3, #0
 8022c2c:	623b      	str	r3, [r7, #32]
 8022c2e:	4b61      	ldr	r3, [pc, #388]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022c32:	4a60      	ldr	r2, [pc, #384]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8022c38:	6453      	str	r3, [r2, #68]	; 0x44
 8022c3a:	4b5e      	ldr	r3, [pc, #376]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022c3e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8022c42:	623b      	str	r3, [r7, #32]
 8022c44:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8022c46:	2300      	movs	r3, #0
 8022c48:	61fb      	str	r3, [r7, #28]
 8022c4a:	4b5a      	ldr	r3, [pc, #360]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022c4e:	4a59      	ldr	r2, [pc, #356]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c50:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8022c54:	6313      	str	r3, [r2, #48]	; 0x30
 8022c56:	4b57      	ldr	r3, [pc, #348]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022c5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8022c5e:	61fb      	str	r3, [r7, #28]
 8022c60:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8022c62:	2300      	movs	r3, #0
 8022c64:	61bb      	str	r3, [r7, #24]
 8022c66:	4b53      	ldr	r3, [pc, #332]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022c6a:	4a52      	ldr	r2, [pc, #328]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c6c:	f043 0301 	orr.w	r3, r3, #1
 8022c70:	6313      	str	r3, [r2, #48]	; 0x30
 8022c72:	4b50      	ldr	r3, [pc, #320]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022c76:	f003 0301 	and.w	r3, r3, #1
 8022c7a:	61bb      	str	r3, [r7, #24]
 8022c7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8022c7e:	2300      	movs	r3, #0
 8022c80:	617b      	str	r3, [r7, #20]
 8022c82:	4b4c      	ldr	r3, [pc, #304]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022c86:	4a4b      	ldr	r2, [pc, #300]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c88:	f043 0302 	orr.w	r3, r3, #2
 8022c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8022c8e:	4b49      	ldr	r3, [pc, #292]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022c92:	f003 0302 	and.w	r3, r3, #2
 8022c96:	617b      	str	r3, [r7, #20]
 8022c98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8022c9a:	2300      	movs	r3, #0
 8022c9c:	613b      	str	r3, [r7, #16]
 8022c9e:	4b45      	ldr	r3, [pc, #276]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022ca2:	4a44      	ldr	r2, [pc, #272]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022ca4:	f043 0304 	orr.w	r3, r3, #4
 8022ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8022caa:	4b42      	ldr	r3, [pc, #264]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022cae:	f003 0304 	and.w	r3, r3, #4
 8022cb2:	613b      	str	r3, [r7, #16]
 8022cb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8022cb6:	2300      	movs	r3, #0
 8022cb8:	60fb      	str	r3, [r7, #12]
 8022cba:	4b3e      	ldr	r3, [pc, #248]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022cbe:	4a3d      	ldr	r2, [pc, #244]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022cc0:	f043 0308 	orr.w	r3, r3, #8
 8022cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8022cc6:	4b3b      	ldr	r3, [pc, #236]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022cca:	f003 0308 	and.w	r3, r3, #8
 8022cce:	60fb      	str	r3, [r7, #12]
 8022cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8022cd2:	2300      	movs	r3, #0
 8022cd4:	60bb      	str	r3, [r7, #8]
 8022cd6:	4b37      	ldr	r3, [pc, #220]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022cda:	4a36      	ldr	r2, [pc, #216]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022cdc:	f043 0320 	orr.w	r3, r3, #32
 8022ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8022ce2:	4b34      	ldr	r3, [pc, #208]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022ce6:	f003 0320 	and.w	r3, r3, #32
 8022cea:	60bb      	str	r3, [r7, #8]
 8022cec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8022cee:	2300      	movs	r3, #0
 8022cf0:	607b      	str	r3, [r7, #4]
 8022cf2:	4b30      	ldr	r3, [pc, #192]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022cf6:	4a2f      	ldr	r2, [pc, #188]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022cf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8022cfe:	4b2d      	ldr	r3, [pc, #180]	; (8022db4 <BSP_LCD_MspInit+0x190>)
 8022d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8022d06:	607b      	str	r3, [r7, #4]
 8022d08:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8022d0a:	f641 0358 	movw	r3, #6232	; 0x1858
 8022d0e:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8022d10:	2302      	movs	r3, #2
 8022d12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8022d14:	2300      	movs	r3, #0
 8022d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8022d18:	2302      	movs	r3, #2
 8022d1a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8022d1c:	230e      	movs	r3, #14
 8022d1e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8022d20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022d24:	4619      	mov	r1, r3
 8022d26:	4824      	ldr	r0, [pc, #144]	; (8022db8 <BSP_LCD_MspInit+0x194>)
 8022d28:	f001 fa84 	bl	8024234 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8022d2c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8022d30:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8022d32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022d36:	4619      	mov	r1, r3
 8022d38:	4820      	ldr	r0, [pc, #128]	; (8022dbc <BSP_LCD_MspInit+0x198>)
 8022d3a:	f001 fa7b 	bl	8024234 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8022d3e:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8022d42:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8022d44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022d48:	4619      	mov	r1, r3
 8022d4a:	481d      	ldr	r0, [pc, #116]	; (8022dc0 <BSP_LCD_MspInit+0x19c>)
 8022d4c:	f001 fa72 	bl	8024234 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8022d50:	2348      	movs	r3, #72	; 0x48
 8022d52:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8022d54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022d58:	4619      	mov	r1, r3
 8022d5a:	481a      	ldr	r0, [pc, #104]	; (8022dc4 <BSP_LCD_MspInit+0x1a0>)
 8022d5c:	f001 fa6a 	bl	8024234 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8022d60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8022d64:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8022d66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022d6a:	4619      	mov	r1, r3
 8022d6c:	4816      	ldr	r0, [pc, #88]	; (8022dc8 <BSP_LCD_MspInit+0x1a4>)
 8022d6e:	f001 fa61 	bl	8024234 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8022d72:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8022d76:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8022d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022d7c:	4619      	mov	r1, r3
 8022d7e:	4813      	ldr	r0, [pc, #76]	; (8022dcc <BSP_LCD_MspInit+0x1a8>)
 8022d80:	f001 fa58 	bl	8024234 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8022d84:	2303      	movs	r3, #3
 8022d86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8022d88:	2309      	movs	r3, #9
 8022d8a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8022d8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022d90:	4619      	mov	r1, r3
 8022d92:	480a      	ldr	r0, [pc, #40]	; (8022dbc <BSP_LCD_MspInit+0x198>)
 8022d94:	f001 fa4e 	bl	8024234 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8022d98:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8022d9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8022d9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8022da2:	4619      	mov	r1, r3
 8022da4:	4809      	ldr	r0, [pc, #36]	; (8022dcc <BSP_LCD_MspInit+0x1a8>)
 8022da6:	f001 fa45 	bl	8024234 <HAL_GPIO_Init>
}
 8022daa:	bf00      	nop
 8022dac:	3738      	adds	r7, #56	; 0x38
 8022dae:	46bd      	mov	sp, r7
 8022db0:	bd80      	pop	{r7, pc}
 8022db2:	bf00      	nop
 8022db4:	40023800 	.word	0x40023800
 8022db8:	40020000 	.word	0x40020000
 8022dbc:	40020400 	.word	0x40020400
 8022dc0:	40020800 	.word	0x40020800
 8022dc4:	40020c00 	.word	0x40020c00
 8022dc8:	40021400 	.word	0x40021400
 8022dcc:	40021800 	.word	0x40021800

08022dd0 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8022dd0:	b5b0      	push	{r4, r5, r7, lr}
 8022dd2:	b082      	sub	sp, #8
 8022dd4:	af00      	add	r7, sp, #0
 8022dd6:	4603      	mov	r3, r0
 8022dd8:	603a      	str	r2, [r7, #0]
 8022dda:	80fb      	strh	r3, [r7, #6]
 8022ddc:	460b      	mov	r3, r1
 8022dde:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8022de0:	4b0c      	ldr	r3, [pc, #48]	; (8022e14 <BSP_LCD_DrawPixel+0x44>)
 8022de2:	681b      	ldr	r3, [r3, #0]
 8022de4:	4a0c      	ldr	r2, [pc, #48]	; (8022e18 <BSP_LCD_DrawPixel+0x48>)
 8022de6:	2134      	movs	r1, #52	; 0x34
 8022de8:	fb01 f303 	mul.w	r3, r1, r3
 8022dec:	4413      	add	r3, r2
 8022dee:	335c      	adds	r3, #92	; 0x5c
 8022df0:	681c      	ldr	r4, [r3, #0]
 8022df2:	88bd      	ldrh	r5, [r7, #4]
 8022df4:	f7ff fcb2 	bl	802275c <BSP_LCD_GetXSize>
 8022df8:	4603      	mov	r3, r0
 8022dfa:	fb03 f205 	mul.w	r2, r3, r5
 8022dfe:	88fb      	ldrh	r3, [r7, #6]
 8022e00:	4413      	add	r3, r2
 8022e02:	009b      	lsls	r3, r3, #2
 8022e04:	4423      	add	r3, r4
 8022e06:	461a      	mov	r2, r3
 8022e08:	683b      	ldr	r3, [r7, #0]
 8022e0a:	6013      	str	r3, [r2, #0]
}
 8022e0c:	bf00      	nop
 8022e0e:	3708      	adds	r7, #8
 8022e10:	46bd      	mov	sp, r7
 8022e12:	bdb0      	pop	{r4, r5, r7, pc}
 8022e14:	20000a0c 	.word	0x20000a0c
 8022e18:	200008f4 	.word	0x200008f4

08022e1c <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8022e1c:	b580      	push	{r7, lr}
 8022e1e:	b088      	sub	sp, #32
 8022e20:	af00      	add	r7, sp, #0
 8022e22:	4603      	mov	r3, r0
 8022e24:	603a      	str	r2, [r7, #0]
 8022e26:	80fb      	strh	r3, [r7, #6]
 8022e28:	460b      	mov	r3, r1
 8022e2a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8022e2c:	2300      	movs	r3, #0
 8022e2e:	61fb      	str	r3, [r7, #28]
 8022e30:	2300      	movs	r3, #0
 8022e32:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8022e34:	2300      	movs	r3, #0
 8022e36:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8022e38:	4b53      	ldr	r3, [pc, #332]	; (8022f88 <DrawChar+0x16c>)
 8022e3a:	681a      	ldr	r2, [r3, #0]
 8022e3c:	4953      	ldr	r1, [pc, #332]	; (8022f8c <DrawChar+0x170>)
 8022e3e:	4613      	mov	r3, r2
 8022e40:	005b      	lsls	r3, r3, #1
 8022e42:	4413      	add	r3, r2
 8022e44:	009b      	lsls	r3, r3, #2
 8022e46:	440b      	add	r3, r1
 8022e48:	3308      	adds	r3, #8
 8022e4a:	681b      	ldr	r3, [r3, #0]
 8022e4c:	88db      	ldrh	r3, [r3, #6]
 8022e4e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8022e50:	4b4d      	ldr	r3, [pc, #308]	; (8022f88 <DrawChar+0x16c>)
 8022e52:	681a      	ldr	r2, [r3, #0]
 8022e54:	494d      	ldr	r1, [pc, #308]	; (8022f8c <DrawChar+0x170>)
 8022e56:	4613      	mov	r3, r2
 8022e58:	005b      	lsls	r3, r3, #1
 8022e5a:	4413      	add	r3, r2
 8022e5c:	009b      	lsls	r3, r3, #2
 8022e5e:	440b      	add	r3, r1
 8022e60:	3308      	adds	r3, #8
 8022e62:	681b      	ldr	r3, [r3, #0]
 8022e64:	889b      	ldrh	r3, [r3, #4]
 8022e66:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8022e68:	8a3b      	ldrh	r3, [r7, #16]
 8022e6a:	3307      	adds	r3, #7
 8022e6c:	2b00      	cmp	r3, #0
 8022e6e:	da00      	bge.n	8022e72 <DrawChar+0x56>
 8022e70:	3307      	adds	r3, #7
 8022e72:	10db      	asrs	r3, r3, #3
 8022e74:	b2db      	uxtb	r3, r3
 8022e76:	00db      	lsls	r3, r3, #3
 8022e78:	b2da      	uxtb	r2, r3
 8022e7a:	8a3b      	ldrh	r3, [r7, #16]
 8022e7c:	b2db      	uxtb	r3, r3
 8022e7e:	1ad3      	subs	r3, r2, r3
 8022e80:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8022e82:	2300      	movs	r3, #0
 8022e84:	61fb      	str	r3, [r7, #28]
 8022e86:	e076      	b.n	8022f76 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8022e88:	8a3b      	ldrh	r3, [r7, #16]
 8022e8a:	3307      	adds	r3, #7
 8022e8c:	2b00      	cmp	r3, #0
 8022e8e:	da00      	bge.n	8022e92 <DrawChar+0x76>
 8022e90:	3307      	adds	r3, #7
 8022e92:	10db      	asrs	r3, r3, #3
 8022e94:	461a      	mov	r2, r3
 8022e96:	69fb      	ldr	r3, [r7, #28]
 8022e98:	fb02 f303 	mul.w	r3, r2, r3
 8022e9c:	683a      	ldr	r2, [r7, #0]
 8022e9e:	4413      	add	r3, r2
 8022ea0:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8022ea2:	8a3b      	ldrh	r3, [r7, #16]
 8022ea4:	3307      	adds	r3, #7
 8022ea6:	2b00      	cmp	r3, #0
 8022ea8:	da00      	bge.n	8022eac <DrawChar+0x90>
 8022eaa:	3307      	adds	r3, #7
 8022eac:	10db      	asrs	r3, r3, #3
 8022eae:	2b01      	cmp	r3, #1
 8022eb0:	d002      	beq.n	8022eb8 <DrawChar+0x9c>
 8022eb2:	2b02      	cmp	r3, #2
 8022eb4:	d004      	beq.n	8022ec0 <DrawChar+0xa4>
 8022eb6:	e00c      	b.n	8022ed2 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8022eb8:	68bb      	ldr	r3, [r7, #8]
 8022eba:	781b      	ldrb	r3, [r3, #0]
 8022ebc:	617b      	str	r3, [r7, #20]
      break;
 8022ebe:	e016      	b.n	8022eee <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8022ec0:	68bb      	ldr	r3, [r7, #8]
 8022ec2:	781b      	ldrb	r3, [r3, #0]
 8022ec4:	021b      	lsls	r3, r3, #8
 8022ec6:	68ba      	ldr	r2, [r7, #8]
 8022ec8:	3201      	adds	r2, #1
 8022eca:	7812      	ldrb	r2, [r2, #0]
 8022ecc:	4313      	orrs	r3, r2
 8022ece:	617b      	str	r3, [r7, #20]
      break;
 8022ed0:	e00d      	b.n	8022eee <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8022ed2:	68bb      	ldr	r3, [r7, #8]
 8022ed4:	781b      	ldrb	r3, [r3, #0]
 8022ed6:	041a      	lsls	r2, r3, #16
 8022ed8:	68bb      	ldr	r3, [r7, #8]
 8022eda:	3301      	adds	r3, #1
 8022edc:	781b      	ldrb	r3, [r3, #0]
 8022ede:	021b      	lsls	r3, r3, #8
 8022ee0:	4313      	orrs	r3, r2
 8022ee2:	68ba      	ldr	r2, [r7, #8]
 8022ee4:	3202      	adds	r2, #2
 8022ee6:	7812      	ldrb	r2, [r2, #0]
 8022ee8:	4313      	orrs	r3, r2
 8022eea:	617b      	str	r3, [r7, #20]
      break;
 8022eec:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8022eee:	2300      	movs	r3, #0
 8022ef0:	61bb      	str	r3, [r7, #24]
 8022ef2:	e036      	b.n	8022f62 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8022ef4:	8a3a      	ldrh	r2, [r7, #16]
 8022ef6:	69bb      	ldr	r3, [r7, #24]
 8022ef8:	1ad2      	subs	r2, r2, r3
 8022efa:	7bfb      	ldrb	r3, [r7, #15]
 8022efc:	4413      	add	r3, r2
 8022efe:	3b01      	subs	r3, #1
 8022f00:	2201      	movs	r2, #1
 8022f02:	fa02 f303 	lsl.w	r3, r2, r3
 8022f06:	461a      	mov	r2, r3
 8022f08:	697b      	ldr	r3, [r7, #20]
 8022f0a:	4013      	ands	r3, r2
 8022f0c:	2b00      	cmp	r3, #0
 8022f0e:	d012      	beq.n	8022f36 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8022f10:	69bb      	ldr	r3, [r7, #24]
 8022f12:	b29a      	uxth	r2, r3
 8022f14:	88fb      	ldrh	r3, [r7, #6]
 8022f16:	4413      	add	r3, r2
 8022f18:	b298      	uxth	r0, r3
 8022f1a:	4b1b      	ldr	r3, [pc, #108]	; (8022f88 <DrawChar+0x16c>)
 8022f1c:	681a      	ldr	r2, [r3, #0]
 8022f1e:	491b      	ldr	r1, [pc, #108]	; (8022f8c <DrawChar+0x170>)
 8022f20:	4613      	mov	r3, r2
 8022f22:	005b      	lsls	r3, r3, #1
 8022f24:	4413      	add	r3, r2
 8022f26:	009b      	lsls	r3, r3, #2
 8022f28:	440b      	add	r3, r1
 8022f2a:	681a      	ldr	r2, [r3, #0]
 8022f2c:	88bb      	ldrh	r3, [r7, #4]
 8022f2e:	4619      	mov	r1, r3
 8022f30:	f7ff ff4e 	bl	8022dd0 <BSP_LCD_DrawPixel>
 8022f34:	e012      	b.n	8022f5c <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8022f36:	69bb      	ldr	r3, [r7, #24]
 8022f38:	b29a      	uxth	r2, r3
 8022f3a:	88fb      	ldrh	r3, [r7, #6]
 8022f3c:	4413      	add	r3, r2
 8022f3e:	b298      	uxth	r0, r3
 8022f40:	4b11      	ldr	r3, [pc, #68]	; (8022f88 <DrawChar+0x16c>)
 8022f42:	681a      	ldr	r2, [r3, #0]
 8022f44:	4911      	ldr	r1, [pc, #68]	; (8022f8c <DrawChar+0x170>)
 8022f46:	4613      	mov	r3, r2
 8022f48:	005b      	lsls	r3, r3, #1
 8022f4a:	4413      	add	r3, r2
 8022f4c:	009b      	lsls	r3, r3, #2
 8022f4e:	440b      	add	r3, r1
 8022f50:	3304      	adds	r3, #4
 8022f52:	681a      	ldr	r2, [r3, #0]
 8022f54:	88bb      	ldrh	r3, [r7, #4]
 8022f56:	4619      	mov	r1, r3
 8022f58:	f7ff ff3a 	bl	8022dd0 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8022f5c:	69bb      	ldr	r3, [r7, #24]
 8022f5e:	3301      	adds	r3, #1
 8022f60:	61bb      	str	r3, [r7, #24]
 8022f62:	8a3b      	ldrh	r3, [r7, #16]
 8022f64:	69ba      	ldr	r2, [r7, #24]
 8022f66:	429a      	cmp	r2, r3
 8022f68:	d3c4      	bcc.n	8022ef4 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8022f6a:	88bb      	ldrh	r3, [r7, #4]
 8022f6c:	3301      	adds	r3, #1
 8022f6e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8022f70:	69fb      	ldr	r3, [r7, #28]
 8022f72:	3301      	adds	r3, #1
 8022f74:	61fb      	str	r3, [r7, #28]
 8022f76:	8a7b      	ldrh	r3, [r7, #18]
 8022f78:	69fa      	ldr	r2, [r7, #28]
 8022f7a:	429a      	cmp	r2, r3
 8022f7c:	d384      	bcc.n	8022e88 <DrawChar+0x6c>
  }
}
 8022f7e:	bf00      	nop
 8022f80:	bf00      	nop
 8022f82:	3720      	adds	r7, #32
 8022f84:	46bd      	mov	sp, r7
 8022f86:	bd80      	pop	{r7, pc}
 8022f88:	20000a0c 	.word	0x20000a0c
 8022f8c:	20000a10 	.word	0x20000a10

08022f90 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8022f90:	b580      	push	{r7, lr}
 8022f92:	b086      	sub	sp, #24
 8022f94:	af02      	add	r7, sp, #8
 8022f96:	60f8      	str	r0, [r7, #12]
 8022f98:	60b9      	str	r1, [r7, #8]
 8022f9a:	607a      	str	r2, [r7, #4]
 8022f9c:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8022f9e:	4b16      	ldr	r3, [pc, #88]	; (8022ff8 <FillBuffer+0x68>)
 8022fa0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8022fa4:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8022fa6:	4b14      	ldr	r3, [pc, #80]	; (8022ff8 <FillBuffer+0x68>)
 8022fa8:	2200      	movs	r2, #0
 8022faa:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8022fac:	4a12      	ldr	r2, [pc, #72]	; (8022ff8 <FillBuffer+0x68>)
 8022fae:	69bb      	ldr	r3, [r7, #24]
 8022fb0:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8022fb2:	4b11      	ldr	r3, [pc, #68]	; (8022ff8 <FillBuffer+0x68>)
 8022fb4:	4a11      	ldr	r2, [pc, #68]	; (8022ffc <FillBuffer+0x6c>)
 8022fb6:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8022fb8:	480f      	ldr	r0, [pc, #60]	; (8022ff8 <FillBuffer+0x68>)
 8022fba:	f000 fd9f 	bl	8023afc <HAL_DMA2D_Init>
 8022fbe:	4603      	mov	r3, r0
 8022fc0:	2b00      	cmp	r3, #0
 8022fc2:	d115      	bne.n	8022ff0 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8022fc4:	68f9      	ldr	r1, [r7, #12]
 8022fc6:	480c      	ldr	r0, [pc, #48]	; (8022ff8 <FillBuffer+0x68>)
 8022fc8:	f001 f806 	bl	8023fd8 <HAL_DMA2D_ConfigLayer>
 8022fcc:	4603      	mov	r3, r0
 8022fce:	2b00      	cmp	r3, #0
 8022fd0:	d10e      	bne.n	8022ff0 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8022fd2:	68ba      	ldr	r2, [r7, #8]
 8022fd4:	683b      	ldr	r3, [r7, #0]
 8022fd6:	9300      	str	r3, [sp, #0]
 8022fd8:	687b      	ldr	r3, [r7, #4]
 8022fda:	69f9      	ldr	r1, [r7, #28]
 8022fdc:	4806      	ldr	r0, [pc, #24]	; (8022ff8 <FillBuffer+0x68>)
 8022fde:	f000 fdd6 	bl	8023b8e <HAL_DMA2D_Start>
 8022fe2:	4603      	mov	r3, r0
 8022fe4:	2b00      	cmp	r3, #0
 8022fe6:	d103      	bne.n	8022ff0 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8022fe8:	210a      	movs	r1, #10
 8022fea:	4803      	ldr	r0, [pc, #12]	; (8022ff8 <FillBuffer+0x68>)
 8022fec:	f000 fdfa 	bl	8023be4 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8022ff0:	bf00      	nop
 8022ff2:	3710      	adds	r7, #16
 8022ff4:	46bd      	mov	sp, r7
 8022ff6:	bd80      	pop	{r7, pc}
 8022ff8:	2000099c 	.word	0x2000099c
 8022ffc:	4002b000 	.word	0x4002b000

08023000 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8023000:	b580      	push	{r7, lr}
 8023002:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8023004:	4b29      	ldr	r3, [pc, #164]	; (80230ac <BSP_SDRAM_Init+0xac>)
 8023006:	4a2a      	ldr	r2, [pc, #168]	; (80230b0 <BSP_SDRAM_Init+0xb0>)
 8023008:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 802300a:	4b2a      	ldr	r3, [pc, #168]	; (80230b4 <BSP_SDRAM_Init+0xb4>)
 802300c:	2202      	movs	r2, #2
 802300e:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8023010:	4b28      	ldr	r3, [pc, #160]	; (80230b4 <BSP_SDRAM_Init+0xb4>)
 8023012:	2207      	movs	r2, #7
 8023014:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8023016:	4b27      	ldr	r3, [pc, #156]	; (80230b4 <BSP_SDRAM_Init+0xb4>)
 8023018:	2204      	movs	r2, #4
 802301a:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 802301c:	4b25      	ldr	r3, [pc, #148]	; (80230b4 <BSP_SDRAM_Init+0xb4>)
 802301e:	2207      	movs	r2, #7
 8023020:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8023022:	4b24      	ldr	r3, [pc, #144]	; (80230b4 <BSP_SDRAM_Init+0xb4>)
 8023024:	2202      	movs	r2, #2
 8023026:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8023028:	4b22      	ldr	r3, [pc, #136]	; (80230b4 <BSP_SDRAM_Init+0xb4>)
 802302a:	2202      	movs	r2, #2
 802302c:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 802302e:	4b21      	ldr	r3, [pc, #132]	; (80230b4 <BSP_SDRAM_Init+0xb4>)
 8023030:	2202      	movs	r2, #2
 8023032:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8023034:	4b1d      	ldr	r3, [pc, #116]	; (80230ac <BSP_SDRAM_Init+0xac>)
 8023036:	2201      	movs	r2, #1
 8023038:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 802303a:	4b1c      	ldr	r3, [pc, #112]	; (80230ac <BSP_SDRAM_Init+0xac>)
 802303c:	2200      	movs	r2, #0
 802303e:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8023040:	4b1a      	ldr	r3, [pc, #104]	; (80230ac <BSP_SDRAM_Init+0xac>)
 8023042:	2204      	movs	r2, #4
 8023044:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8023046:	4b19      	ldr	r3, [pc, #100]	; (80230ac <BSP_SDRAM_Init+0xac>)
 8023048:	2210      	movs	r2, #16
 802304a:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 802304c:	4b17      	ldr	r3, [pc, #92]	; (80230ac <BSP_SDRAM_Init+0xac>)
 802304e:	2240      	movs	r2, #64	; 0x40
 8023050:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8023052:	4b16      	ldr	r3, [pc, #88]	; (80230ac <BSP_SDRAM_Init+0xac>)
 8023054:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8023058:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 802305a:	4b14      	ldr	r3, [pc, #80]	; (80230ac <BSP_SDRAM_Init+0xac>)
 802305c:	2200      	movs	r2, #0
 802305e:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8023060:	4b12      	ldr	r3, [pc, #72]	; (80230ac <BSP_SDRAM_Init+0xac>)
 8023062:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8023066:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8023068:	4b10      	ldr	r3, [pc, #64]	; (80230ac <BSP_SDRAM_Init+0xac>)
 802306a:	2200      	movs	r2, #0
 802306c:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 802306e:	4b0f      	ldr	r3, [pc, #60]	; (80230ac <BSP_SDRAM_Init+0xac>)
 8023070:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8023074:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8023076:	2100      	movs	r1, #0
 8023078:	480c      	ldr	r0, [pc, #48]	; (80230ac <BSP_SDRAM_Init+0xac>)
 802307a:	f000 f87f 	bl	802317c <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 802307e:	490d      	ldr	r1, [pc, #52]	; (80230b4 <BSP_SDRAM_Init+0xb4>)
 8023080:	480a      	ldr	r0, [pc, #40]	; (80230ac <BSP_SDRAM_Init+0xac>)
 8023082:	f004 fc25 	bl	80278d0 <HAL_SDRAM_Init>
 8023086:	4603      	mov	r3, r0
 8023088:	2b00      	cmp	r3, #0
 802308a:	d003      	beq.n	8023094 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 802308c:	4b0a      	ldr	r3, [pc, #40]	; (80230b8 <BSP_SDRAM_Init+0xb8>)
 802308e:	2201      	movs	r2, #1
 8023090:	701a      	strb	r2, [r3, #0]
 8023092:	e002      	b.n	802309a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8023094:	4b08      	ldr	r3, [pc, #32]	; (80230b8 <BSP_SDRAM_Init+0xb8>)
 8023096:	2200      	movs	r2, #0
 8023098:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 802309a:	f240 506a 	movw	r0, #1386	; 0x56a
 802309e:	f000 f80d 	bl	80230bc <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80230a2:	4b05      	ldr	r3, [pc, #20]	; (80230b8 <BSP_SDRAM_Init+0xb8>)
 80230a4:	781b      	ldrb	r3, [r3, #0]
}
 80230a6:	4618      	mov	r0, r3
 80230a8:	bd80      	pop	{r7, pc}
 80230aa:	bf00      	nop
 80230ac:	20000a2c 	.word	0x20000a2c
 80230b0:	a0000140 	.word	0xa0000140
 80230b4:	20000a60 	.word	0x20000a60
 80230b8:	20000050 	.word	0x20000050

080230bc <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80230bc:	b580      	push	{r7, lr}
 80230be:	b084      	sub	sp, #16
 80230c0:	af00      	add	r7, sp, #0
 80230c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80230c4:	2300      	movs	r3, #0
 80230c6:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80230c8:	4b2a      	ldr	r3, [pc, #168]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80230ca:	2201      	movs	r2, #1
 80230cc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80230ce:	4b29      	ldr	r3, [pc, #164]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80230d0:	2208      	movs	r2, #8
 80230d2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80230d4:	4b27      	ldr	r3, [pc, #156]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80230d6:	2201      	movs	r2, #1
 80230d8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80230da:	4b26      	ldr	r3, [pc, #152]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80230dc:	2200      	movs	r2, #0
 80230de:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80230e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80230e4:	4923      	ldr	r1, [pc, #140]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80230e6:	4824      	ldr	r0, [pc, #144]	; (8023178 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80230e8:	f004 fc26 	bl	8027938 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80230ec:	2001      	movs	r0, #1
 80230ee:	f000 f993 	bl	8023418 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80230f2:	4b20      	ldr	r3, [pc, #128]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80230f4:	2202      	movs	r2, #2
 80230f6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80230f8:	4b1e      	ldr	r3, [pc, #120]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80230fa:	2208      	movs	r2, #8
 80230fc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80230fe:	4b1d      	ldr	r3, [pc, #116]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023100:	2201      	movs	r2, #1
 8023102:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8023104:	4b1b      	ldr	r3, [pc, #108]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023106:	2200      	movs	r2, #0
 8023108:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 802310a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802310e:	4919      	ldr	r1, [pc, #100]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023110:	4819      	ldr	r0, [pc, #100]	; (8023178 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8023112:	f004 fc11 	bl	8027938 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8023116:	4b17      	ldr	r3, [pc, #92]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023118:	2203      	movs	r2, #3
 802311a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 802311c:	4b15      	ldr	r3, [pc, #84]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 802311e:	2208      	movs	r2, #8
 8023120:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8023122:	4b14      	ldr	r3, [pc, #80]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023124:	2204      	movs	r2, #4
 8023126:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8023128:	4b12      	ldr	r3, [pc, #72]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 802312a:	2200      	movs	r2, #0
 802312c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 802312e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8023132:	4910      	ldr	r1, [pc, #64]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023134:	4810      	ldr	r0, [pc, #64]	; (8023178 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8023136:	f004 fbff 	bl	8027938 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 802313a:	f44f 730c 	mov.w	r3, #560	; 0x230
 802313e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8023140:	4b0c      	ldr	r3, [pc, #48]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023142:	2204      	movs	r2, #4
 8023144:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8023146:	4b0b      	ldr	r3, [pc, #44]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023148:	2208      	movs	r2, #8
 802314a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 802314c:	4b09      	ldr	r3, [pc, #36]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 802314e:	2201      	movs	r2, #1
 8023150:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8023152:	68fb      	ldr	r3, [r7, #12]
 8023154:	4a07      	ldr	r2, [pc, #28]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8023156:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8023158:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802315c:	4905      	ldr	r1, [pc, #20]	; (8023174 <BSP_SDRAM_Initialization_sequence+0xb8>)
 802315e:	4806      	ldr	r0, [pc, #24]	; (8023178 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8023160:	f004 fbea 	bl	8027938 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8023164:	6879      	ldr	r1, [r7, #4]
 8023166:	4804      	ldr	r0, [pc, #16]	; (8023178 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8023168:	f004 fc1b 	bl	80279a2 <HAL_SDRAM_ProgramRefreshRate>
}
 802316c:	bf00      	nop
 802316e:	3710      	adds	r7, #16
 8023170:	46bd      	mov	sp, r7
 8023172:	bd80      	pop	{r7, pc}
 8023174:	20000a7c 	.word	0x20000a7c
 8023178:	20000a2c 	.word	0x20000a2c

0802317c <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 802317c:	b580      	push	{r7, lr}
 802317e:	b090      	sub	sp, #64	; 0x40
 8023180:	af00      	add	r7, sp, #0
 8023182:	6078      	str	r0, [r7, #4]
 8023184:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8023186:	687b      	ldr	r3, [r7, #4]
 8023188:	2b00      	cmp	r3, #0
 802318a:	f000 80ec 	beq.w	8023366 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 802318e:	2300      	movs	r3, #0
 8023190:	62bb      	str	r3, [r7, #40]	; 0x28
 8023192:	4b77      	ldr	r3, [pc, #476]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023196:	4a76      	ldr	r2, [pc, #472]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023198:	f043 0301 	orr.w	r3, r3, #1
 802319c:	6393      	str	r3, [r2, #56]	; 0x38
 802319e:	4b74      	ldr	r3, [pc, #464]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80231a2:	f003 0301 	and.w	r3, r3, #1
 80231a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80231a8:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80231aa:	2300      	movs	r3, #0
 80231ac:	627b      	str	r3, [r7, #36]	; 0x24
 80231ae:	4b70      	ldr	r3, [pc, #448]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80231b2:	4a6f      	ldr	r2, [pc, #444]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80231b8:	6313      	str	r3, [r2, #48]	; 0x30
 80231ba:	4b6d      	ldr	r3, [pc, #436]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80231be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80231c2:	627b      	str	r3, [r7, #36]	; 0x24
 80231c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80231c6:	2300      	movs	r3, #0
 80231c8:	623b      	str	r3, [r7, #32]
 80231ca:	4b69      	ldr	r3, [pc, #420]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80231ce:	4a68      	ldr	r2, [pc, #416]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231d0:	f043 0302 	orr.w	r3, r3, #2
 80231d4:	6313      	str	r3, [r2, #48]	; 0x30
 80231d6:	4b66      	ldr	r3, [pc, #408]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80231da:	f003 0302 	and.w	r3, r3, #2
 80231de:	623b      	str	r3, [r7, #32]
 80231e0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80231e2:	2300      	movs	r3, #0
 80231e4:	61fb      	str	r3, [r7, #28]
 80231e6:	4b62      	ldr	r3, [pc, #392]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80231ea:	4a61      	ldr	r2, [pc, #388]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231ec:	f043 0304 	orr.w	r3, r3, #4
 80231f0:	6313      	str	r3, [r2, #48]	; 0x30
 80231f2:	4b5f      	ldr	r3, [pc, #380]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 80231f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80231f6:	f003 0304 	and.w	r3, r3, #4
 80231fa:	61fb      	str	r3, [r7, #28]
 80231fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80231fe:	2300      	movs	r3, #0
 8023200:	61bb      	str	r3, [r7, #24]
 8023202:	4b5b      	ldr	r3, [pc, #364]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023206:	4a5a      	ldr	r2, [pc, #360]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023208:	f043 0308 	orr.w	r3, r3, #8
 802320c:	6313      	str	r3, [r2, #48]	; 0x30
 802320e:	4b58      	ldr	r3, [pc, #352]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023212:	f003 0308 	and.w	r3, r3, #8
 8023216:	61bb      	str	r3, [r7, #24]
 8023218:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 802321a:	2300      	movs	r3, #0
 802321c:	617b      	str	r3, [r7, #20]
 802321e:	4b54      	ldr	r3, [pc, #336]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023222:	4a53      	ldr	r2, [pc, #332]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023224:	f043 0310 	orr.w	r3, r3, #16
 8023228:	6313      	str	r3, [r2, #48]	; 0x30
 802322a:	4b51      	ldr	r3, [pc, #324]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 802322c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802322e:	f003 0310 	and.w	r3, r3, #16
 8023232:	617b      	str	r3, [r7, #20]
 8023234:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8023236:	2300      	movs	r3, #0
 8023238:	613b      	str	r3, [r7, #16]
 802323a:	4b4d      	ldr	r3, [pc, #308]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 802323c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802323e:	4a4c      	ldr	r2, [pc, #304]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023240:	f043 0320 	orr.w	r3, r3, #32
 8023244:	6313      	str	r3, [r2, #48]	; 0x30
 8023246:	4b4a      	ldr	r3, [pc, #296]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802324a:	f003 0320 	and.w	r3, r3, #32
 802324e:	613b      	str	r3, [r7, #16]
 8023250:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8023252:	2300      	movs	r3, #0
 8023254:	60fb      	str	r3, [r7, #12]
 8023256:	4b46      	ldr	r3, [pc, #280]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802325a:	4a45      	ldr	r2, [pc, #276]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 802325c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8023260:	6313      	str	r3, [r2, #48]	; 0x30
 8023262:	4b43      	ldr	r3, [pc, #268]	; (8023370 <BSP_SDRAM_MspInit+0x1f4>)
 8023264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802326a:	60fb      	str	r3, [r7, #12]
 802326c:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 802326e:	2302      	movs	r3, #2
 8023270:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8023272:	2302      	movs	r3, #2
 8023274:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8023276:	2300      	movs	r3, #0
 8023278:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 802327a:	230c      	movs	r3, #12
 802327c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 802327e:	2360      	movs	r3, #96	; 0x60
 8023280:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8023282:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8023286:	4619      	mov	r1, r3
 8023288:	483a      	ldr	r0, [pc, #232]	; (8023374 <BSP_SDRAM_MspInit+0x1f8>)
 802328a:	f000 ffd3 	bl	8024234 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 802328e:	2301      	movs	r3, #1
 8023290:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8023292:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8023296:	4619      	mov	r1, r3
 8023298:	4837      	ldr	r0, [pc, #220]	; (8023378 <BSP_SDRAM_MspInit+0x1fc>)
 802329a:	f000 ffcb 	bl	8024234 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 802329e:	f24c 7303 	movw	r3, #50947	; 0xc703
 80232a2:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80232a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80232a8:	4619      	mov	r1, r3
 80232aa:	4834      	ldr	r0, [pc, #208]	; (802337c <BSP_SDRAM_MspInit+0x200>)
 80232ac:	f000 ffc2 	bl	8024234 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80232b0:	f64f 7383 	movw	r3, #65411	; 0xff83
 80232b4:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80232b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80232ba:	4619      	mov	r1, r3
 80232bc:	4830      	ldr	r0, [pc, #192]	; (8023380 <BSP_SDRAM_MspInit+0x204>)
 80232be:	f000 ffb9 	bl	8024234 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 80232c2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80232c6:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80232c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80232cc:	4619      	mov	r1, r3
 80232ce:	482d      	ldr	r0, [pc, #180]	; (8023384 <BSP_SDRAM_MspInit+0x208>)
 80232d0:	f000 ffb0 	bl	8024234 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 80232d4:	f248 1333 	movw	r3, #33075	; 0x8133
 80232d8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80232da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80232de:	4619      	mov	r1, r3
 80232e0:	4829      	ldr	r0, [pc, #164]	; (8023388 <BSP_SDRAM_MspInit+0x20c>)
 80232e2:	f000 ffa7 	bl	8024234 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80232e6:	4b29      	ldr	r3, [pc, #164]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 80232e8:	2200      	movs	r2, #0
 80232ea:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80232ec:	4b27      	ldr	r3, [pc, #156]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 80232ee:	2280      	movs	r2, #128	; 0x80
 80232f0:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80232f2:	4b26      	ldr	r3, [pc, #152]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 80232f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80232f8:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 80232fa:	4b24      	ldr	r3, [pc, #144]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 80232fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8023300:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8023302:	4b22      	ldr	r3, [pc, #136]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 8023304:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8023308:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 802330a:	4b20      	ldr	r3, [pc, #128]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 802330c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8023310:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8023312:	4b1e      	ldr	r3, [pc, #120]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 8023314:	2200      	movs	r2, #0
 8023316:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8023318:	4b1c      	ldr	r3, [pc, #112]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 802331a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 802331e:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8023320:	4b1a      	ldr	r3, [pc, #104]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 8023322:	2200      	movs	r2, #0
 8023324:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8023326:	4b19      	ldr	r3, [pc, #100]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 8023328:	2203      	movs	r2, #3
 802332a:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 802332c:	4b17      	ldr	r3, [pc, #92]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 802332e:	2200      	movs	r2, #0
 8023330:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8023332:	4b16      	ldr	r3, [pc, #88]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 8023334:	2200      	movs	r2, #0
 8023336:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8023338:	4b14      	ldr	r3, [pc, #80]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 802333a:	4a15      	ldr	r2, [pc, #84]	; (8023390 <BSP_SDRAM_MspInit+0x214>)
 802333c:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 802333e:	687b      	ldr	r3, [r7, #4]
 8023340:	4a12      	ldr	r2, [pc, #72]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 8023342:	631a      	str	r2, [r3, #48]	; 0x30
 8023344:	4a11      	ldr	r2, [pc, #68]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 8023346:	687b      	ldr	r3, [r7, #4]
 8023348:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 802334a:	4810      	ldr	r0, [pc, #64]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 802334c:	f000 fa34 	bl	80237b8 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8023350:	480e      	ldr	r0, [pc, #56]	; (802338c <BSP_SDRAM_MspInit+0x210>)
 8023352:	f000 f983 	bl	802365c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8023356:	2200      	movs	r2, #0
 8023358:	210f      	movs	r1, #15
 802335a:	2038      	movs	r0, #56	; 0x38
 802335c:	f000 f938 	bl	80235d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8023360:	2038      	movs	r0, #56	; 0x38
 8023362:	f000 f951 	bl	8023608 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8023366:	bf00      	nop
 8023368:	3740      	adds	r7, #64	; 0x40
 802336a:	46bd      	mov	sp, r7
 802336c:	bd80      	pop	{r7, pc}
 802336e:	bf00      	nop
 8023370:	40023800 	.word	0x40023800
 8023374:	40020400 	.word	0x40020400
 8023378:	40020800 	.word	0x40020800
 802337c:	40020c00 	.word	0x40020c00
 8023380:	40021000 	.word	0x40021000
 8023384:	40021400 	.word	0x40021400
 8023388:	40021800 	.word	0x40021800
 802338c:	20000a8c 	.word	0x20000a8c
 8023390:	40026410 	.word	0x40026410

08023394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8023394:	b580      	push	{r7, lr}
 8023396:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8023398:	4b0e      	ldr	r3, [pc, #56]	; (80233d4 <HAL_Init+0x40>)
 802339a:	681b      	ldr	r3, [r3, #0]
 802339c:	4a0d      	ldr	r2, [pc, #52]	; (80233d4 <HAL_Init+0x40>)
 802339e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80233a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80233a4:	4b0b      	ldr	r3, [pc, #44]	; (80233d4 <HAL_Init+0x40>)
 80233a6:	681b      	ldr	r3, [r3, #0]
 80233a8:	4a0a      	ldr	r2, [pc, #40]	; (80233d4 <HAL_Init+0x40>)
 80233aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80233ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80233b0:	4b08      	ldr	r3, [pc, #32]	; (80233d4 <HAL_Init+0x40>)
 80233b2:	681b      	ldr	r3, [r3, #0]
 80233b4:	4a07      	ldr	r2, [pc, #28]	; (80233d4 <HAL_Init+0x40>)
 80233b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80233ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80233bc:	2003      	movs	r0, #3
 80233be:	f000 f8fc 	bl	80235ba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80233c2:	200f      	movs	r0, #15
 80233c4:	f7fe fc38 	bl	8021c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80233c8:	f7fe f85e 	bl	8021488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80233cc:	2300      	movs	r3, #0
}
 80233ce:	4618      	mov	r0, r3
 80233d0:	bd80      	pop	{r7, pc}
 80233d2:	bf00      	nop
 80233d4:	40023c00 	.word	0x40023c00

080233d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80233d8:	b480      	push	{r7}
 80233da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80233dc:	4b06      	ldr	r3, [pc, #24]	; (80233f8 <HAL_IncTick+0x20>)
 80233de:	781b      	ldrb	r3, [r3, #0]
 80233e0:	461a      	mov	r2, r3
 80233e2:	4b06      	ldr	r3, [pc, #24]	; (80233fc <HAL_IncTick+0x24>)
 80233e4:	681b      	ldr	r3, [r3, #0]
 80233e6:	4413      	add	r3, r2
 80233e8:	4a04      	ldr	r2, [pc, #16]	; (80233fc <HAL_IncTick+0x24>)
 80233ea:	6013      	str	r3, [r2, #0]
}
 80233ec:	bf00      	nop
 80233ee:	46bd      	mov	sp, r7
 80233f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80233f4:	4770      	bx	lr
 80233f6:	bf00      	nop
 80233f8:	20000058 	.word	0x20000058
 80233fc:	20000aec 	.word	0x20000aec

08023400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8023400:	b480      	push	{r7}
 8023402:	af00      	add	r7, sp, #0
  return uwTick;
 8023404:	4b03      	ldr	r3, [pc, #12]	; (8023414 <HAL_GetTick+0x14>)
 8023406:	681b      	ldr	r3, [r3, #0]
}
 8023408:	4618      	mov	r0, r3
 802340a:	46bd      	mov	sp, r7
 802340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023410:	4770      	bx	lr
 8023412:	bf00      	nop
 8023414:	20000aec 	.word	0x20000aec

08023418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8023418:	b580      	push	{r7, lr}
 802341a:	b084      	sub	sp, #16
 802341c:	af00      	add	r7, sp, #0
 802341e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8023420:	f7ff ffee 	bl	8023400 <HAL_GetTick>
 8023424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8023426:	687b      	ldr	r3, [r7, #4]
 8023428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802342a:	68fb      	ldr	r3, [r7, #12]
 802342c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023430:	d005      	beq.n	802343e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8023432:	4b0a      	ldr	r3, [pc, #40]	; (802345c <HAL_Delay+0x44>)
 8023434:	781b      	ldrb	r3, [r3, #0]
 8023436:	461a      	mov	r2, r3
 8023438:	68fb      	ldr	r3, [r7, #12]
 802343a:	4413      	add	r3, r2
 802343c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 802343e:	bf00      	nop
 8023440:	f7ff ffde 	bl	8023400 <HAL_GetTick>
 8023444:	4602      	mov	r2, r0
 8023446:	68bb      	ldr	r3, [r7, #8]
 8023448:	1ad3      	subs	r3, r2, r3
 802344a:	68fa      	ldr	r2, [r7, #12]
 802344c:	429a      	cmp	r2, r3
 802344e:	d8f7      	bhi.n	8023440 <HAL_Delay+0x28>
  {
  }
}
 8023450:	bf00      	nop
 8023452:	bf00      	nop
 8023454:	3710      	adds	r7, #16
 8023456:	46bd      	mov	sp, r7
 8023458:	bd80      	pop	{r7, pc}
 802345a:	bf00      	nop
 802345c:	20000058 	.word	0x20000058

08023460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8023460:	b480      	push	{r7}
 8023462:	b085      	sub	sp, #20
 8023464:	af00      	add	r7, sp, #0
 8023466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8023468:	687b      	ldr	r3, [r7, #4]
 802346a:	f003 0307 	and.w	r3, r3, #7
 802346e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8023470:	4b0c      	ldr	r3, [pc, #48]	; (80234a4 <__NVIC_SetPriorityGrouping+0x44>)
 8023472:	68db      	ldr	r3, [r3, #12]
 8023474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8023476:	68ba      	ldr	r2, [r7, #8]
 8023478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 802347c:	4013      	ands	r3, r2
 802347e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8023480:	68fb      	ldr	r3, [r7, #12]
 8023482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8023484:	68bb      	ldr	r3, [r7, #8]
 8023486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8023488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 802348c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8023490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8023492:	4a04      	ldr	r2, [pc, #16]	; (80234a4 <__NVIC_SetPriorityGrouping+0x44>)
 8023494:	68bb      	ldr	r3, [r7, #8]
 8023496:	60d3      	str	r3, [r2, #12]
}
 8023498:	bf00      	nop
 802349a:	3714      	adds	r7, #20
 802349c:	46bd      	mov	sp, r7
 802349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234a2:	4770      	bx	lr
 80234a4:	e000ed00 	.word	0xe000ed00

080234a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80234a8:	b480      	push	{r7}
 80234aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80234ac:	4b04      	ldr	r3, [pc, #16]	; (80234c0 <__NVIC_GetPriorityGrouping+0x18>)
 80234ae:	68db      	ldr	r3, [r3, #12]
 80234b0:	0a1b      	lsrs	r3, r3, #8
 80234b2:	f003 0307 	and.w	r3, r3, #7
}
 80234b6:	4618      	mov	r0, r3
 80234b8:	46bd      	mov	sp, r7
 80234ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234be:	4770      	bx	lr
 80234c0:	e000ed00 	.word	0xe000ed00

080234c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80234c4:	b480      	push	{r7}
 80234c6:	b083      	sub	sp, #12
 80234c8:	af00      	add	r7, sp, #0
 80234ca:	4603      	mov	r3, r0
 80234cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80234ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80234d2:	2b00      	cmp	r3, #0
 80234d4:	db0b      	blt.n	80234ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80234d6:	79fb      	ldrb	r3, [r7, #7]
 80234d8:	f003 021f 	and.w	r2, r3, #31
 80234dc:	4907      	ldr	r1, [pc, #28]	; (80234fc <__NVIC_EnableIRQ+0x38>)
 80234de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80234e2:	095b      	lsrs	r3, r3, #5
 80234e4:	2001      	movs	r0, #1
 80234e6:	fa00 f202 	lsl.w	r2, r0, r2
 80234ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80234ee:	bf00      	nop
 80234f0:	370c      	adds	r7, #12
 80234f2:	46bd      	mov	sp, r7
 80234f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234f8:	4770      	bx	lr
 80234fa:	bf00      	nop
 80234fc:	e000e100 	.word	0xe000e100

08023500 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8023500:	b480      	push	{r7}
 8023502:	b083      	sub	sp, #12
 8023504:	af00      	add	r7, sp, #0
 8023506:	4603      	mov	r3, r0
 8023508:	6039      	str	r1, [r7, #0]
 802350a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802350c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8023510:	2b00      	cmp	r3, #0
 8023512:	db0a      	blt.n	802352a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8023514:	683b      	ldr	r3, [r7, #0]
 8023516:	b2da      	uxtb	r2, r3
 8023518:	490c      	ldr	r1, [pc, #48]	; (802354c <__NVIC_SetPriority+0x4c>)
 802351a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802351e:	0112      	lsls	r2, r2, #4
 8023520:	b2d2      	uxtb	r2, r2
 8023522:	440b      	add	r3, r1
 8023524:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8023528:	e00a      	b.n	8023540 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802352a:	683b      	ldr	r3, [r7, #0]
 802352c:	b2da      	uxtb	r2, r3
 802352e:	4908      	ldr	r1, [pc, #32]	; (8023550 <__NVIC_SetPriority+0x50>)
 8023530:	79fb      	ldrb	r3, [r7, #7]
 8023532:	f003 030f 	and.w	r3, r3, #15
 8023536:	3b04      	subs	r3, #4
 8023538:	0112      	lsls	r2, r2, #4
 802353a:	b2d2      	uxtb	r2, r2
 802353c:	440b      	add	r3, r1
 802353e:	761a      	strb	r2, [r3, #24]
}
 8023540:	bf00      	nop
 8023542:	370c      	adds	r7, #12
 8023544:	46bd      	mov	sp, r7
 8023546:	f85d 7b04 	ldr.w	r7, [sp], #4
 802354a:	4770      	bx	lr
 802354c:	e000e100 	.word	0xe000e100
 8023550:	e000ed00 	.word	0xe000ed00

08023554 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8023554:	b480      	push	{r7}
 8023556:	b089      	sub	sp, #36	; 0x24
 8023558:	af00      	add	r7, sp, #0
 802355a:	60f8      	str	r0, [r7, #12]
 802355c:	60b9      	str	r1, [r7, #8]
 802355e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8023560:	68fb      	ldr	r3, [r7, #12]
 8023562:	f003 0307 	and.w	r3, r3, #7
 8023566:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8023568:	69fb      	ldr	r3, [r7, #28]
 802356a:	f1c3 0307 	rsb	r3, r3, #7
 802356e:	2b04      	cmp	r3, #4
 8023570:	bf28      	it	cs
 8023572:	2304      	movcs	r3, #4
 8023574:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8023576:	69fb      	ldr	r3, [r7, #28]
 8023578:	3304      	adds	r3, #4
 802357a:	2b06      	cmp	r3, #6
 802357c:	d902      	bls.n	8023584 <NVIC_EncodePriority+0x30>
 802357e:	69fb      	ldr	r3, [r7, #28]
 8023580:	3b03      	subs	r3, #3
 8023582:	e000      	b.n	8023586 <NVIC_EncodePriority+0x32>
 8023584:	2300      	movs	r3, #0
 8023586:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8023588:	f04f 32ff 	mov.w	r2, #4294967295
 802358c:	69bb      	ldr	r3, [r7, #24]
 802358e:	fa02 f303 	lsl.w	r3, r2, r3
 8023592:	43da      	mvns	r2, r3
 8023594:	68bb      	ldr	r3, [r7, #8]
 8023596:	401a      	ands	r2, r3
 8023598:	697b      	ldr	r3, [r7, #20]
 802359a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 802359c:	f04f 31ff 	mov.w	r1, #4294967295
 80235a0:	697b      	ldr	r3, [r7, #20]
 80235a2:	fa01 f303 	lsl.w	r3, r1, r3
 80235a6:	43d9      	mvns	r1, r3
 80235a8:	687b      	ldr	r3, [r7, #4]
 80235aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80235ac:	4313      	orrs	r3, r2
         );
}
 80235ae:	4618      	mov	r0, r3
 80235b0:	3724      	adds	r7, #36	; 0x24
 80235b2:	46bd      	mov	sp, r7
 80235b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80235b8:	4770      	bx	lr

080235ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80235ba:	b580      	push	{r7, lr}
 80235bc:	b082      	sub	sp, #8
 80235be:	af00      	add	r7, sp, #0
 80235c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80235c2:	6878      	ldr	r0, [r7, #4]
 80235c4:	f7ff ff4c 	bl	8023460 <__NVIC_SetPriorityGrouping>
}
 80235c8:	bf00      	nop
 80235ca:	3708      	adds	r7, #8
 80235cc:	46bd      	mov	sp, r7
 80235ce:	bd80      	pop	{r7, pc}

080235d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80235d0:	b580      	push	{r7, lr}
 80235d2:	b086      	sub	sp, #24
 80235d4:	af00      	add	r7, sp, #0
 80235d6:	4603      	mov	r3, r0
 80235d8:	60b9      	str	r1, [r7, #8]
 80235da:	607a      	str	r2, [r7, #4]
 80235dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80235de:	2300      	movs	r3, #0
 80235e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80235e2:	f7ff ff61 	bl	80234a8 <__NVIC_GetPriorityGrouping>
 80235e6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80235e8:	687a      	ldr	r2, [r7, #4]
 80235ea:	68b9      	ldr	r1, [r7, #8]
 80235ec:	6978      	ldr	r0, [r7, #20]
 80235ee:	f7ff ffb1 	bl	8023554 <NVIC_EncodePriority>
 80235f2:	4602      	mov	r2, r0
 80235f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80235f8:	4611      	mov	r1, r2
 80235fa:	4618      	mov	r0, r3
 80235fc:	f7ff ff80 	bl	8023500 <__NVIC_SetPriority>
}
 8023600:	bf00      	nop
 8023602:	3718      	adds	r7, #24
 8023604:	46bd      	mov	sp, r7
 8023606:	bd80      	pop	{r7, pc}

08023608 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8023608:	b580      	push	{r7, lr}
 802360a:	b082      	sub	sp, #8
 802360c:	af00      	add	r7, sp, #0
 802360e:	4603      	mov	r3, r0
 8023610:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8023612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8023616:	4618      	mov	r0, r3
 8023618:	f7ff ff54 	bl	80234c4 <__NVIC_EnableIRQ>
}
 802361c:	bf00      	nop
 802361e:	3708      	adds	r7, #8
 8023620:	46bd      	mov	sp, r7
 8023622:	bd80      	pop	{r7, pc}

08023624 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8023624:	b580      	push	{r7, lr}
 8023626:	b082      	sub	sp, #8
 8023628:	af00      	add	r7, sp, #0
 802362a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 802362c:	687b      	ldr	r3, [r7, #4]
 802362e:	2b00      	cmp	r3, #0
 8023630:	d101      	bne.n	8023636 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8023632:	2301      	movs	r3, #1
 8023634:	e00e      	b.n	8023654 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8023636:	687b      	ldr	r3, [r7, #4]
 8023638:	795b      	ldrb	r3, [r3, #5]
 802363a:	b2db      	uxtb	r3, r3
 802363c:	2b00      	cmp	r3, #0
 802363e:	d105      	bne.n	802364c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8023640:	687b      	ldr	r3, [r7, #4]
 8023642:	2200      	movs	r2, #0
 8023644:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8023646:	6878      	ldr	r0, [r7, #4]
 8023648:	f7fd ff46 	bl	80214d8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 802364c:	687b      	ldr	r3, [r7, #4]
 802364e:	2201      	movs	r2, #1
 8023650:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8023652:	2300      	movs	r3, #0
}
 8023654:	4618      	mov	r0, r3
 8023656:	3708      	adds	r7, #8
 8023658:	46bd      	mov	sp, r7
 802365a:	bd80      	pop	{r7, pc}

0802365c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 802365c:	b580      	push	{r7, lr}
 802365e:	b086      	sub	sp, #24
 8023660:	af00      	add	r7, sp, #0
 8023662:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8023664:	2300      	movs	r3, #0
 8023666:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8023668:	f7ff feca 	bl	8023400 <HAL_GetTick>
 802366c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 802366e:	687b      	ldr	r3, [r7, #4]
 8023670:	2b00      	cmp	r3, #0
 8023672:	d101      	bne.n	8023678 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8023674:	2301      	movs	r3, #1
 8023676:	e099      	b.n	80237ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8023678:	687b      	ldr	r3, [r7, #4]
 802367a:	2202      	movs	r2, #2
 802367c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8023680:	687b      	ldr	r3, [r7, #4]
 8023682:	2200      	movs	r2, #0
 8023684:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8023688:	687b      	ldr	r3, [r7, #4]
 802368a:	681b      	ldr	r3, [r3, #0]
 802368c:	681a      	ldr	r2, [r3, #0]
 802368e:	687b      	ldr	r3, [r7, #4]
 8023690:	681b      	ldr	r3, [r3, #0]
 8023692:	f022 0201 	bic.w	r2, r2, #1
 8023696:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8023698:	e00f      	b.n	80236ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 802369a:	f7ff feb1 	bl	8023400 <HAL_GetTick>
 802369e:	4602      	mov	r2, r0
 80236a0:	693b      	ldr	r3, [r7, #16]
 80236a2:	1ad3      	subs	r3, r2, r3
 80236a4:	2b05      	cmp	r3, #5
 80236a6:	d908      	bls.n	80236ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80236a8:	687b      	ldr	r3, [r7, #4]
 80236aa:	2220      	movs	r2, #32
 80236ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80236ae:	687b      	ldr	r3, [r7, #4]
 80236b0:	2203      	movs	r2, #3
 80236b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80236b6:	2303      	movs	r3, #3
 80236b8:	e078      	b.n	80237ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80236ba:	687b      	ldr	r3, [r7, #4]
 80236bc:	681b      	ldr	r3, [r3, #0]
 80236be:	681b      	ldr	r3, [r3, #0]
 80236c0:	f003 0301 	and.w	r3, r3, #1
 80236c4:	2b00      	cmp	r3, #0
 80236c6:	d1e8      	bne.n	802369a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80236c8:	687b      	ldr	r3, [r7, #4]
 80236ca:	681b      	ldr	r3, [r3, #0]
 80236cc:	681b      	ldr	r3, [r3, #0]
 80236ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80236d0:	697a      	ldr	r2, [r7, #20]
 80236d2:	4b38      	ldr	r3, [pc, #224]	; (80237b4 <HAL_DMA_Init+0x158>)
 80236d4:	4013      	ands	r3, r2
 80236d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80236d8:	687b      	ldr	r3, [r7, #4]
 80236da:	685a      	ldr	r2, [r3, #4]
 80236dc:	687b      	ldr	r3, [r7, #4]
 80236de:	689b      	ldr	r3, [r3, #8]
 80236e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80236e2:	687b      	ldr	r3, [r7, #4]
 80236e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80236e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80236e8:	687b      	ldr	r3, [r7, #4]
 80236ea:	691b      	ldr	r3, [r3, #16]
 80236ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80236ee:	687b      	ldr	r3, [r7, #4]
 80236f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80236f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80236f4:	687b      	ldr	r3, [r7, #4]
 80236f6:	699b      	ldr	r3, [r3, #24]
 80236f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80236fa:	687b      	ldr	r3, [r7, #4]
 80236fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80236fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8023700:	687b      	ldr	r3, [r7, #4]
 8023702:	6a1b      	ldr	r3, [r3, #32]
 8023704:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8023706:	697a      	ldr	r2, [r7, #20]
 8023708:	4313      	orrs	r3, r2
 802370a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 802370c:	687b      	ldr	r3, [r7, #4]
 802370e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023710:	2b04      	cmp	r3, #4
 8023712:	d107      	bne.n	8023724 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8023714:	687b      	ldr	r3, [r7, #4]
 8023716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8023718:	687b      	ldr	r3, [r7, #4]
 802371a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802371c:	4313      	orrs	r3, r2
 802371e:	697a      	ldr	r2, [r7, #20]
 8023720:	4313      	orrs	r3, r2
 8023722:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8023724:	687b      	ldr	r3, [r7, #4]
 8023726:	681b      	ldr	r3, [r3, #0]
 8023728:	697a      	ldr	r2, [r7, #20]
 802372a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 802372c:	687b      	ldr	r3, [r7, #4]
 802372e:	681b      	ldr	r3, [r3, #0]
 8023730:	695b      	ldr	r3, [r3, #20]
 8023732:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8023734:	697b      	ldr	r3, [r7, #20]
 8023736:	f023 0307 	bic.w	r3, r3, #7
 802373a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 802373c:	687b      	ldr	r3, [r7, #4]
 802373e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023740:	697a      	ldr	r2, [r7, #20]
 8023742:	4313      	orrs	r3, r2
 8023744:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8023746:	687b      	ldr	r3, [r7, #4]
 8023748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802374a:	2b04      	cmp	r3, #4
 802374c:	d117      	bne.n	802377e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 802374e:	687b      	ldr	r3, [r7, #4]
 8023750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023752:	697a      	ldr	r2, [r7, #20]
 8023754:	4313      	orrs	r3, r2
 8023756:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8023758:	687b      	ldr	r3, [r7, #4]
 802375a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802375c:	2b00      	cmp	r3, #0
 802375e:	d00e      	beq.n	802377e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8023760:	6878      	ldr	r0, [r7, #4]
 8023762:	f000 f94f 	bl	8023a04 <DMA_CheckFifoParam>
 8023766:	4603      	mov	r3, r0
 8023768:	2b00      	cmp	r3, #0
 802376a:	d008      	beq.n	802377e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 802376c:	687b      	ldr	r3, [r7, #4]
 802376e:	2240      	movs	r2, #64	; 0x40
 8023770:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8023772:	687b      	ldr	r3, [r7, #4]
 8023774:	2201      	movs	r2, #1
 8023776:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 802377a:	2301      	movs	r3, #1
 802377c:	e016      	b.n	80237ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 802377e:	687b      	ldr	r3, [r7, #4]
 8023780:	681b      	ldr	r3, [r3, #0]
 8023782:	697a      	ldr	r2, [r7, #20]
 8023784:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8023786:	6878      	ldr	r0, [r7, #4]
 8023788:	f000 f906 	bl	8023998 <DMA_CalcBaseAndBitshift>
 802378c:	4603      	mov	r3, r0
 802378e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8023790:	687b      	ldr	r3, [r7, #4]
 8023792:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023794:	223f      	movs	r2, #63	; 0x3f
 8023796:	409a      	lsls	r2, r3
 8023798:	68fb      	ldr	r3, [r7, #12]
 802379a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802379c:	687b      	ldr	r3, [r7, #4]
 802379e:	2200      	movs	r2, #0
 80237a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80237a2:	687b      	ldr	r3, [r7, #4]
 80237a4:	2201      	movs	r2, #1
 80237a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80237aa:	2300      	movs	r3, #0
}
 80237ac:	4618      	mov	r0, r3
 80237ae:	3718      	adds	r7, #24
 80237b0:	46bd      	mov	sp, r7
 80237b2:	bd80      	pop	{r7, pc}
 80237b4:	f010803f 	.word	0xf010803f

080237b8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80237b8:	b580      	push	{r7, lr}
 80237ba:	b084      	sub	sp, #16
 80237bc:	af00      	add	r7, sp, #0
 80237be:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80237c0:	687b      	ldr	r3, [r7, #4]
 80237c2:	2b00      	cmp	r3, #0
 80237c4:	d101      	bne.n	80237ca <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80237c6:	2301      	movs	r3, #1
 80237c8:	e050      	b.n	802386c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80237ca:	687b      	ldr	r3, [r7, #4]
 80237cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80237d0:	b2db      	uxtb	r3, r3
 80237d2:	2b02      	cmp	r3, #2
 80237d4:	d101      	bne.n	80237da <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80237d6:	2302      	movs	r3, #2
 80237d8:	e048      	b.n	802386c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80237da:	687b      	ldr	r3, [r7, #4]
 80237dc:	681b      	ldr	r3, [r3, #0]
 80237de:	681a      	ldr	r2, [r3, #0]
 80237e0:	687b      	ldr	r3, [r7, #4]
 80237e2:	681b      	ldr	r3, [r3, #0]
 80237e4:	f022 0201 	bic.w	r2, r2, #1
 80237e8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80237ea:	687b      	ldr	r3, [r7, #4]
 80237ec:	681b      	ldr	r3, [r3, #0]
 80237ee:	2200      	movs	r2, #0
 80237f0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80237f2:	687b      	ldr	r3, [r7, #4]
 80237f4:	681b      	ldr	r3, [r3, #0]
 80237f6:	2200      	movs	r2, #0
 80237f8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80237fa:	687b      	ldr	r3, [r7, #4]
 80237fc:	681b      	ldr	r3, [r3, #0]
 80237fe:	2200      	movs	r2, #0
 8023800:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8023802:	687b      	ldr	r3, [r7, #4]
 8023804:	681b      	ldr	r3, [r3, #0]
 8023806:	2200      	movs	r2, #0
 8023808:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 802380a:	687b      	ldr	r3, [r7, #4]
 802380c:	681b      	ldr	r3, [r3, #0]
 802380e:	2200      	movs	r2, #0
 8023810:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8023812:	687b      	ldr	r3, [r7, #4]
 8023814:	681b      	ldr	r3, [r3, #0]
 8023816:	2221      	movs	r2, #33	; 0x21
 8023818:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 802381a:	6878      	ldr	r0, [r7, #4]
 802381c:	f000 f8bc 	bl	8023998 <DMA_CalcBaseAndBitshift>
 8023820:	4603      	mov	r3, r0
 8023822:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8023824:	687b      	ldr	r3, [r7, #4]
 8023826:	2200      	movs	r2, #0
 8023828:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 802382a:	687b      	ldr	r3, [r7, #4]
 802382c:	2200      	movs	r2, #0
 802382e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8023830:	687b      	ldr	r3, [r7, #4]
 8023832:	2200      	movs	r2, #0
 8023834:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8023836:	687b      	ldr	r3, [r7, #4]
 8023838:	2200      	movs	r2, #0
 802383a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 802383c:	687b      	ldr	r3, [r7, #4]
 802383e:	2200      	movs	r2, #0
 8023840:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8023842:	687b      	ldr	r3, [r7, #4]
 8023844:	2200      	movs	r2, #0
 8023846:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8023848:	687b      	ldr	r3, [r7, #4]
 802384a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802384c:	223f      	movs	r2, #63	; 0x3f
 802384e:	409a      	lsls	r2, r3
 8023850:	68fb      	ldr	r3, [r7, #12]
 8023852:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8023854:	687b      	ldr	r3, [r7, #4]
 8023856:	2200      	movs	r2, #0
 8023858:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 802385a:	687b      	ldr	r3, [r7, #4]
 802385c:	2200      	movs	r2, #0
 802385e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8023862:	687b      	ldr	r3, [r7, #4]
 8023864:	2200      	movs	r2, #0
 8023866:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 802386a:	2300      	movs	r3, #0
}
 802386c:	4618      	mov	r0, r3
 802386e:	3710      	adds	r7, #16
 8023870:	46bd      	mov	sp, r7
 8023872:	bd80      	pop	{r7, pc}

08023874 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8023874:	b580      	push	{r7, lr}
 8023876:	b084      	sub	sp, #16
 8023878:	af00      	add	r7, sp, #0
 802387a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802387c:	687b      	ldr	r3, [r7, #4]
 802387e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8023880:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8023882:	f7ff fdbd 	bl	8023400 <HAL_GetTick>
 8023886:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8023888:	687b      	ldr	r3, [r7, #4]
 802388a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802388e:	b2db      	uxtb	r3, r3
 8023890:	2b02      	cmp	r3, #2
 8023892:	d008      	beq.n	80238a6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8023894:	687b      	ldr	r3, [r7, #4]
 8023896:	2280      	movs	r2, #128	; 0x80
 8023898:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 802389a:	687b      	ldr	r3, [r7, #4]
 802389c:	2200      	movs	r2, #0
 802389e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80238a2:	2301      	movs	r3, #1
 80238a4:	e052      	b.n	802394c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80238a6:	687b      	ldr	r3, [r7, #4]
 80238a8:	681b      	ldr	r3, [r3, #0]
 80238aa:	681a      	ldr	r2, [r3, #0]
 80238ac:	687b      	ldr	r3, [r7, #4]
 80238ae:	681b      	ldr	r3, [r3, #0]
 80238b0:	f022 0216 	bic.w	r2, r2, #22
 80238b4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80238b6:	687b      	ldr	r3, [r7, #4]
 80238b8:	681b      	ldr	r3, [r3, #0]
 80238ba:	695a      	ldr	r2, [r3, #20]
 80238bc:	687b      	ldr	r3, [r7, #4]
 80238be:	681b      	ldr	r3, [r3, #0]
 80238c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80238c4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80238c6:	687b      	ldr	r3, [r7, #4]
 80238c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80238ca:	2b00      	cmp	r3, #0
 80238cc:	d103      	bne.n	80238d6 <HAL_DMA_Abort+0x62>
 80238ce:	687b      	ldr	r3, [r7, #4]
 80238d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80238d2:	2b00      	cmp	r3, #0
 80238d4:	d007      	beq.n	80238e6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80238d6:	687b      	ldr	r3, [r7, #4]
 80238d8:	681b      	ldr	r3, [r3, #0]
 80238da:	681a      	ldr	r2, [r3, #0]
 80238dc:	687b      	ldr	r3, [r7, #4]
 80238de:	681b      	ldr	r3, [r3, #0]
 80238e0:	f022 0208 	bic.w	r2, r2, #8
 80238e4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80238e6:	687b      	ldr	r3, [r7, #4]
 80238e8:	681b      	ldr	r3, [r3, #0]
 80238ea:	681a      	ldr	r2, [r3, #0]
 80238ec:	687b      	ldr	r3, [r7, #4]
 80238ee:	681b      	ldr	r3, [r3, #0]
 80238f0:	f022 0201 	bic.w	r2, r2, #1
 80238f4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80238f6:	e013      	b.n	8023920 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80238f8:	f7ff fd82 	bl	8023400 <HAL_GetTick>
 80238fc:	4602      	mov	r2, r0
 80238fe:	68bb      	ldr	r3, [r7, #8]
 8023900:	1ad3      	subs	r3, r2, r3
 8023902:	2b05      	cmp	r3, #5
 8023904:	d90c      	bls.n	8023920 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8023906:	687b      	ldr	r3, [r7, #4]
 8023908:	2220      	movs	r2, #32
 802390a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 802390c:	687b      	ldr	r3, [r7, #4]
 802390e:	2203      	movs	r2, #3
 8023910:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8023914:	687b      	ldr	r3, [r7, #4]
 8023916:	2200      	movs	r2, #0
 8023918:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 802391c:	2303      	movs	r3, #3
 802391e:	e015      	b.n	802394c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8023920:	687b      	ldr	r3, [r7, #4]
 8023922:	681b      	ldr	r3, [r3, #0]
 8023924:	681b      	ldr	r3, [r3, #0]
 8023926:	f003 0301 	and.w	r3, r3, #1
 802392a:	2b00      	cmp	r3, #0
 802392c:	d1e4      	bne.n	80238f8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 802392e:	687b      	ldr	r3, [r7, #4]
 8023930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8023932:	223f      	movs	r2, #63	; 0x3f
 8023934:	409a      	lsls	r2, r3
 8023936:	68fb      	ldr	r3, [r7, #12]
 8023938:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 802393a:	687b      	ldr	r3, [r7, #4]
 802393c:	2201      	movs	r2, #1
 802393e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8023942:	687b      	ldr	r3, [r7, #4]
 8023944:	2200      	movs	r2, #0
 8023946:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 802394a:	2300      	movs	r3, #0
}
 802394c:	4618      	mov	r0, r3
 802394e:	3710      	adds	r7, #16
 8023950:	46bd      	mov	sp, r7
 8023952:	bd80      	pop	{r7, pc}

08023954 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8023954:	b480      	push	{r7}
 8023956:	b083      	sub	sp, #12
 8023958:	af00      	add	r7, sp, #0
 802395a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 802395c:	687b      	ldr	r3, [r7, #4]
 802395e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8023962:	b2db      	uxtb	r3, r3
 8023964:	2b02      	cmp	r3, #2
 8023966:	d004      	beq.n	8023972 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8023968:	687b      	ldr	r3, [r7, #4]
 802396a:	2280      	movs	r2, #128	; 0x80
 802396c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 802396e:	2301      	movs	r3, #1
 8023970:	e00c      	b.n	802398c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8023972:	687b      	ldr	r3, [r7, #4]
 8023974:	2205      	movs	r2, #5
 8023976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 802397a:	687b      	ldr	r3, [r7, #4]
 802397c:	681b      	ldr	r3, [r3, #0]
 802397e:	681a      	ldr	r2, [r3, #0]
 8023980:	687b      	ldr	r3, [r7, #4]
 8023982:	681b      	ldr	r3, [r3, #0]
 8023984:	f022 0201 	bic.w	r2, r2, #1
 8023988:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 802398a:	2300      	movs	r3, #0
}
 802398c:	4618      	mov	r0, r3
 802398e:	370c      	adds	r7, #12
 8023990:	46bd      	mov	sp, r7
 8023992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023996:	4770      	bx	lr

08023998 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8023998:	b480      	push	{r7}
 802399a:	b085      	sub	sp, #20
 802399c:	af00      	add	r7, sp, #0
 802399e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80239a0:	687b      	ldr	r3, [r7, #4]
 80239a2:	681b      	ldr	r3, [r3, #0]
 80239a4:	b2db      	uxtb	r3, r3
 80239a6:	3b10      	subs	r3, #16
 80239a8:	4a14      	ldr	r2, [pc, #80]	; (80239fc <DMA_CalcBaseAndBitshift+0x64>)
 80239aa:	fba2 2303 	umull	r2, r3, r2, r3
 80239ae:	091b      	lsrs	r3, r3, #4
 80239b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80239b2:	4a13      	ldr	r2, [pc, #76]	; (8023a00 <DMA_CalcBaseAndBitshift+0x68>)
 80239b4:	68fb      	ldr	r3, [r7, #12]
 80239b6:	4413      	add	r3, r2
 80239b8:	781b      	ldrb	r3, [r3, #0]
 80239ba:	461a      	mov	r2, r3
 80239bc:	687b      	ldr	r3, [r7, #4]
 80239be:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80239c0:	68fb      	ldr	r3, [r7, #12]
 80239c2:	2b03      	cmp	r3, #3
 80239c4:	d909      	bls.n	80239da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80239c6:	687b      	ldr	r3, [r7, #4]
 80239c8:	681b      	ldr	r3, [r3, #0]
 80239ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80239ce:	f023 0303 	bic.w	r3, r3, #3
 80239d2:	1d1a      	adds	r2, r3, #4
 80239d4:	687b      	ldr	r3, [r7, #4]
 80239d6:	659a      	str	r2, [r3, #88]	; 0x58
 80239d8:	e007      	b.n	80239ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80239da:	687b      	ldr	r3, [r7, #4]
 80239dc:	681b      	ldr	r3, [r3, #0]
 80239de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80239e2:	f023 0303 	bic.w	r3, r3, #3
 80239e6:	687a      	ldr	r2, [r7, #4]
 80239e8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80239ea:	687b      	ldr	r3, [r7, #4]
 80239ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80239ee:	4618      	mov	r0, r3
 80239f0:	3714      	adds	r7, #20
 80239f2:	46bd      	mov	sp, r7
 80239f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80239f8:	4770      	bx	lr
 80239fa:	bf00      	nop
 80239fc:	aaaaaaab 	.word	0xaaaaaaab
 8023a00:	080310f8 	.word	0x080310f8

08023a04 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8023a04:	b480      	push	{r7}
 8023a06:	b085      	sub	sp, #20
 8023a08:	af00      	add	r7, sp, #0
 8023a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8023a0c:	2300      	movs	r3, #0
 8023a0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8023a10:	687b      	ldr	r3, [r7, #4]
 8023a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023a14:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8023a16:	687b      	ldr	r3, [r7, #4]
 8023a18:	699b      	ldr	r3, [r3, #24]
 8023a1a:	2b00      	cmp	r3, #0
 8023a1c:	d11f      	bne.n	8023a5e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8023a1e:	68bb      	ldr	r3, [r7, #8]
 8023a20:	2b03      	cmp	r3, #3
 8023a22:	d856      	bhi.n	8023ad2 <DMA_CheckFifoParam+0xce>
 8023a24:	a201      	add	r2, pc, #4	; (adr r2, 8023a2c <DMA_CheckFifoParam+0x28>)
 8023a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023a2a:	bf00      	nop
 8023a2c:	08023a3d 	.word	0x08023a3d
 8023a30:	08023a4f 	.word	0x08023a4f
 8023a34:	08023a3d 	.word	0x08023a3d
 8023a38:	08023ad3 	.word	0x08023ad3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023a3c:	687b      	ldr	r3, [r7, #4]
 8023a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023a40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023a44:	2b00      	cmp	r3, #0
 8023a46:	d046      	beq.n	8023ad6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8023a48:	2301      	movs	r3, #1
 8023a4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023a4c:	e043      	b.n	8023ad6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8023a4e:	687b      	ldr	r3, [r7, #4]
 8023a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023a52:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8023a56:	d140      	bne.n	8023ada <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8023a58:	2301      	movs	r3, #1
 8023a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023a5c:	e03d      	b.n	8023ada <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8023a5e:	687b      	ldr	r3, [r7, #4]
 8023a60:	699b      	ldr	r3, [r3, #24]
 8023a62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8023a66:	d121      	bne.n	8023aac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8023a68:	68bb      	ldr	r3, [r7, #8]
 8023a6a:	2b03      	cmp	r3, #3
 8023a6c:	d837      	bhi.n	8023ade <DMA_CheckFifoParam+0xda>
 8023a6e:	a201      	add	r2, pc, #4	; (adr r2, 8023a74 <DMA_CheckFifoParam+0x70>)
 8023a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023a74:	08023a85 	.word	0x08023a85
 8023a78:	08023a8b 	.word	0x08023a8b
 8023a7c:	08023a85 	.word	0x08023a85
 8023a80:	08023a9d 	.word	0x08023a9d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8023a84:	2301      	movs	r3, #1
 8023a86:	73fb      	strb	r3, [r7, #15]
      break;
 8023a88:	e030      	b.n	8023aec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023a8a:	687b      	ldr	r3, [r7, #4]
 8023a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023a8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023a92:	2b00      	cmp	r3, #0
 8023a94:	d025      	beq.n	8023ae2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8023a96:	2301      	movs	r3, #1
 8023a98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8023a9a:	e022      	b.n	8023ae2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8023a9c:	687b      	ldr	r3, [r7, #4]
 8023a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023aa0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8023aa4:	d11f      	bne.n	8023ae6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8023aa6:	2301      	movs	r3, #1
 8023aa8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8023aaa:	e01c      	b.n	8023ae6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8023aac:	68bb      	ldr	r3, [r7, #8]
 8023aae:	2b02      	cmp	r3, #2
 8023ab0:	d903      	bls.n	8023aba <DMA_CheckFifoParam+0xb6>
 8023ab2:	68bb      	ldr	r3, [r7, #8]
 8023ab4:	2b03      	cmp	r3, #3
 8023ab6:	d003      	beq.n	8023ac0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8023ab8:	e018      	b.n	8023aec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8023aba:	2301      	movs	r3, #1
 8023abc:	73fb      	strb	r3, [r7, #15]
      break;
 8023abe:	e015      	b.n	8023aec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8023ac0:	687b      	ldr	r3, [r7, #4]
 8023ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023ac4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023ac8:	2b00      	cmp	r3, #0
 8023aca:	d00e      	beq.n	8023aea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8023acc:	2301      	movs	r3, #1
 8023ace:	73fb      	strb	r3, [r7, #15]
      break;
 8023ad0:	e00b      	b.n	8023aea <DMA_CheckFifoParam+0xe6>
      break;
 8023ad2:	bf00      	nop
 8023ad4:	e00a      	b.n	8023aec <DMA_CheckFifoParam+0xe8>
      break;
 8023ad6:	bf00      	nop
 8023ad8:	e008      	b.n	8023aec <DMA_CheckFifoParam+0xe8>
      break;
 8023ada:	bf00      	nop
 8023adc:	e006      	b.n	8023aec <DMA_CheckFifoParam+0xe8>
      break;
 8023ade:	bf00      	nop
 8023ae0:	e004      	b.n	8023aec <DMA_CheckFifoParam+0xe8>
      break;
 8023ae2:	bf00      	nop
 8023ae4:	e002      	b.n	8023aec <DMA_CheckFifoParam+0xe8>
      break;   
 8023ae6:	bf00      	nop
 8023ae8:	e000      	b.n	8023aec <DMA_CheckFifoParam+0xe8>
      break;
 8023aea:	bf00      	nop
    }
  } 
  
  return status; 
 8023aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8023aee:	4618      	mov	r0, r3
 8023af0:	3714      	adds	r7, #20
 8023af2:	46bd      	mov	sp, r7
 8023af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023af8:	4770      	bx	lr
 8023afa:	bf00      	nop

08023afc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8023afc:	b580      	push	{r7, lr}
 8023afe:	b082      	sub	sp, #8
 8023b00:	af00      	add	r7, sp, #0
 8023b02:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8023b04:	687b      	ldr	r3, [r7, #4]
 8023b06:	2b00      	cmp	r3, #0
 8023b08:	d101      	bne.n	8023b0e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8023b0a:	2301      	movs	r3, #1
 8023b0c:	e03b      	b.n	8023b86 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8023b0e:	687b      	ldr	r3, [r7, #4]
 8023b10:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8023b14:	b2db      	uxtb	r3, r3
 8023b16:	2b00      	cmp	r3, #0
 8023b18:	d106      	bne.n	8023b28 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8023b1a:	687b      	ldr	r3, [r7, #4]
 8023b1c:	2200      	movs	r2, #0
 8023b1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8023b22:	6878      	ldr	r0, [r7, #4]
 8023b24:	f7fd fcfa 	bl	802151c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8023b28:	687b      	ldr	r3, [r7, #4]
 8023b2a:	2202      	movs	r2, #2
 8023b2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8023b30:	687b      	ldr	r3, [r7, #4]
 8023b32:	681b      	ldr	r3, [r3, #0]
 8023b34:	681b      	ldr	r3, [r3, #0]
 8023b36:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8023b3a:	687b      	ldr	r3, [r7, #4]
 8023b3c:	685a      	ldr	r2, [r3, #4]
 8023b3e:	687b      	ldr	r3, [r7, #4]
 8023b40:	681b      	ldr	r3, [r3, #0]
 8023b42:	430a      	orrs	r2, r1
 8023b44:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8023b46:	687b      	ldr	r3, [r7, #4]
 8023b48:	681b      	ldr	r3, [r3, #0]
 8023b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023b4c:	f023 0107 	bic.w	r1, r3, #7
 8023b50:	687b      	ldr	r3, [r7, #4]
 8023b52:	689a      	ldr	r2, [r3, #8]
 8023b54:	687b      	ldr	r3, [r7, #4]
 8023b56:	681b      	ldr	r3, [r3, #0]
 8023b58:	430a      	orrs	r2, r1
 8023b5a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8023b5c:	687b      	ldr	r3, [r7, #4]
 8023b5e:	681b      	ldr	r3, [r3, #0]
 8023b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023b62:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8023b66:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8023b6a:	687a      	ldr	r2, [r7, #4]
 8023b6c:	68d1      	ldr	r1, [r2, #12]
 8023b6e:	687a      	ldr	r2, [r7, #4]
 8023b70:	6812      	ldr	r2, [r2, #0]
 8023b72:	430b      	orrs	r3, r1
 8023b74:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8023b76:	687b      	ldr	r3, [r7, #4]
 8023b78:	2200      	movs	r2, #0
 8023b7a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8023b7c:	687b      	ldr	r3, [r7, #4]
 8023b7e:	2201      	movs	r2, #1
 8023b80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8023b84:	2300      	movs	r3, #0
}
 8023b86:	4618      	mov	r0, r3
 8023b88:	3708      	adds	r7, #8
 8023b8a:	46bd      	mov	sp, r7
 8023b8c:	bd80      	pop	{r7, pc}

08023b8e <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8023b8e:	b580      	push	{r7, lr}
 8023b90:	b086      	sub	sp, #24
 8023b92:	af02      	add	r7, sp, #8
 8023b94:	60f8      	str	r0, [r7, #12]
 8023b96:	60b9      	str	r1, [r7, #8]
 8023b98:	607a      	str	r2, [r7, #4]
 8023b9a:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8023b9c:	68fb      	ldr	r3, [r7, #12]
 8023b9e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8023ba2:	2b01      	cmp	r3, #1
 8023ba4:	d101      	bne.n	8023baa <HAL_DMA2D_Start+0x1c>
 8023ba6:	2302      	movs	r3, #2
 8023ba8:	e018      	b.n	8023bdc <HAL_DMA2D_Start+0x4e>
 8023baa:	68fb      	ldr	r3, [r7, #12]
 8023bac:	2201      	movs	r2, #1
 8023bae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8023bb2:	68fb      	ldr	r3, [r7, #12]
 8023bb4:	2202      	movs	r2, #2
 8023bb6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8023bba:	69bb      	ldr	r3, [r7, #24]
 8023bbc:	9300      	str	r3, [sp, #0]
 8023bbe:	683b      	ldr	r3, [r7, #0]
 8023bc0:	687a      	ldr	r2, [r7, #4]
 8023bc2:	68b9      	ldr	r1, [r7, #8]
 8023bc4:	68f8      	ldr	r0, [r7, #12]
 8023bc6:	f000 fa99 	bl	80240fc <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8023bca:	68fb      	ldr	r3, [r7, #12]
 8023bcc:	681b      	ldr	r3, [r3, #0]
 8023bce:	681a      	ldr	r2, [r3, #0]
 8023bd0:	68fb      	ldr	r3, [r7, #12]
 8023bd2:	681b      	ldr	r3, [r3, #0]
 8023bd4:	f042 0201 	orr.w	r2, r2, #1
 8023bd8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8023bda:	2300      	movs	r3, #0
}
 8023bdc:	4618      	mov	r0, r3
 8023bde:	3710      	adds	r7, #16
 8023be0:	46bd      	mov	sp, r7
 8023be2:	bd80      	pop	{r7, pc}

08023be4 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8023be4:	b580      	push	{r7, lr}
 8023be6:	b086      	sub	sp, #24
 8023be8:	af00      	add	r7, sp, #0
 8023bea:	6078      	str	r0, [r7, #4]
 8023bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8023bee:	2300      	movs	r3, #0
 8023bf0:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8023bf2:	687b      	ldr	r3, [r7, #4]
 8023bf4:	681b      	ldr	r3, [r3, #0]
 8023bf6:	681b      	ldr	r3, [r3, #0]
 8023bf8:	f003 0301 	and.w	r3, r3, #1
 8023bfc:	2b00      	cmp	r3, #0
 8023bfe:	d056      	beq.n	8023cae <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8023c00:	f7ff fbfe 	bl	8023400 <HAL_GetTick>
 8023c04:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8023c06:	e04b      	b.n	8023ca0 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8023c08:	687b      	ldr	r3, [r7, #4]
 8023c0a:	681b      	ldr	r3, [r3, #0]
 8023c0c:	685b      	ldr	r3, [r3, #4]
 8023c0e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8023c10:	68fb      	ldr	r3, [r7, #12]
 8023c12:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8023c16:	2b00      	cmp	r3, #0
 8023c18:	d023      	beq.n	8023c62 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8023c1a:	68fb      	ldr	r3, [r7, #12]
 8023c1c:	f003 0320 	and.w	r3, r3, #32
 8023c20:	2b00      	cmp	r3, #0
 8023c22:	d005      	beq.n	8023c30 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8023c24:	687b      	ldr	r3, [r7, #4]
 8023c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023c28:	f043 0202 	orr.w	r2, r3, #2
 8023c2c:	687b      	ldr	r3, [r7, #4]
 8023c2e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8023c30:	68fb      	ldr	r3, [r7, #12]
 8023c32:	f003 0301 	and.w	r3, r3, #1
 8023c36:	2b00      	cmp	r3, #0
 8023c38:	d005      	beq.n	8023c46 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8023c3a:	687b      	ldr	r3, [r7, #4]
 8023c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023c3e:	f043 0201 	orr.w	r2, r3, #1
 8023c42:	687b      	ldr	r3, [r7, #4]
 8023c44:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8023c46:	687b      	ldr	r3, [r7, #4]
 8023c48:	681b      	ldr	r3, [r3, #0]
 8023c4a:	2221      	movs	r2, #33	; 0x21
 8023c4c:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8023c4e:	687b      	ldr	r3, [r7, #4]
 8023c50:	2204      	movs	r2, #4
 8023c52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8023c56:	687b      	ldr	r3, [r7, #4]
 8023c58:	2200      	movs	r2, #0
 8023c5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8023c5e:	2301      	movs	r3, #1
 8023c60:	e0a5      	b.n	8023dae <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8023c62:	683b      	ldr	r3, [r7, #0]
 8023c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023c68:	d01a      	beq.n	8023ca0 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8023c6a:	f7ff fbc9 	bl	8023400 <HAL_GetTick>
 8023c6e:	4602      	mov	r2, r0
 8023c70:	697b      	ldr	r3, [r7, #20]
 8023c72:	1ad3      	subs	r3, r2, r3
 8023c74:	683a      	ldr	r2, [r7, #0]
 8023c76:	429a      	cmp	r2, r3
 8023c78:	d302      	bcc.n	8023c80 <HAL_DMA2D_PollForTransfer+0x9c>
 8023c7a:	683b      	ldr	r3, [r7, #0]
 8023c7c:	2b00      	cmp	r3, #0
 8023c7e:	d10f      	bne.n	8023ca0 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8023c80:	687b      	ldr	r3, [r7, #4]
 8023c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023c84:	f043 0220 	orr.w	r2, r3, #32
 8023c88:	687b      	ldr	r3, [r7, #4]
 8023c8a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8023c8c:	687b      	ldr	r3, [r7, #4]
 8023c8e:	2203      	movs	r2, #3
 8023c90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8023c94:	687b      	ldr	r3, [r7, #4]
 8023c96:	2200      	movs	r2, #0
 8023c98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8023c9c:	2303      	movs	r3, #3
 8023c9e:	e086      	b.n	8023dae <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8023ca0:	687b      	ldr	r3, [r7, #4]
 8023ca2:	681b      	ldr	r3, [r3, #0]
 8023ca4:	685b      	ldr	r3, [r3, #4]
 8023ca6:	f003 0302 	and.w	r3, r3, #2
 8023caa:	2b00      	cmp	r3, #0
 8023cac:	d0ac      	beq.n	8023c08 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8023cae:	687b      	ldr	r3, [r7, #4]
 8023cb0:	681b      	ldr	r3, [r3, #0]
 8023cb2:	69db      	ldr	r3, [r3, #28]
 8023cb4:	f003 0320 	and.w	r3, r3, #32
 8023cb8:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8023cba:	687b      	ldr	r3, [r7, #4]
 8023cbc:	681b      	ldr	r3, [r3, #0]
 8023cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023cc0:	f003 0320 	and.w	r3, r3, #32
 8023cc4:	693a      	ldr	r2, [r7, #16]
 8023cc6:	4313      	orrs	r3, r2
 8023cc8:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8023cca:	693b      	ldr	r3, [r7, #16]
 8023ccc:	2b00      	cmp	r3, #0
 8023cce:	d061      	beq.n	8023d94 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8023cd0:	f7ff fb96 	bl	8023400 <HAL_GetTick>
 8023cd4:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8023cd6:	e056      	b.n	8023d86 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8023cd8:	687b      	ldr	r3, [r7, #4]
 8023cda:	681b      	ldr	r3, [r3, #0]
 8023cdc:	685b      	ldr	r3, [r3, #4]
 8023cde:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8023ce0:	68fb      	ldr	r3, [r7, #12]
 8023ce2:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8023ce6:	2b00      	cmp	r3, #0
 8023ce8:	d02e      	beq.n	8023d48 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8023cea:	68fb      	ldr	r3, [r7, #12]
 8023cec:	f003 0308 	and.w	r3, r3, #8
 8023cf0:	2b00      	cmp	r3, #0
 8023cf2:	d005      	beq.n	8023d00 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8023cf4:	687b      	ldr	r3, [r7, #4]
 8023cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023cf8:	f043 0204 	orr.w	r2, r3, #4
 8023cfc:	687b      	ldr	r3, [r7, #4]
 8023cfe:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8023d00:	68fb      	ldr	r3, [r7, #12]
 8023d02:	f003 0320 	and.w	r3, r3, #32
 8023d06:	2b00      	cmp	r3, #0
 8023d08:	d005      	beq.n	8023d16 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8023d0a:	687b      	ldr	r3, [r7, #4]
 8023d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023d0e:	f043 0202 	orr.w	r2, r3, #2
 8023d12:	687b      	ldr	r3, [r7, #4]
 8023d14:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8023d16:	68fb      	ldr	r3, [r7, #12]
 8023d18:	f003 0301 	and.w	r3, r3, #1
 8023d1c:	2b00      	cmp	r3, #0
 8023d1e:	d005      	beq.n	8023d2c <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8023d20:	687b      	ldr	r3, [r7, #4]
 8023d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023d24:	f043 0201 	orr.w	r2, r3, #1
 8023d28:	687b      	ldr	r3, [r7, #4]
 8023d2a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8023d2c:	687b      	ldr	r3, [r7, #4]
 8023d2e:	681b      	ldr	r3, [r3, #0]
 8023d30:	2229      	movs	r2, #41	; 0x29
 8023d32:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8023d34:	687b      	ldr	r3, [r7, #4]
 8023d36:	2204      	movs	r2, #4
 8023d38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8023d3c:	687b      	ldr	r3, [r7, #4]
 8023d3e:	2200      	movs	r2, #0
 8023d40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8023d44:	2301      	movs	r3, #1
 8023d46:	e032      	b.n	8023dae <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8023d48:	683b      	ldr	r3, [r7, #0]
 8023d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023d4e:	d01a      	beq.n	8023d86 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8023d50:	f7ff fb56 	bl	8023400 <HAL_GetTick>
 8023d54:	4602      	mov	r2, r0
 8023d56:	697b      	ldr	r3, [r7, #20]
 8023d58:	1ad3      	subs	r3, r2, r3
 8023d5a:	683a      	ldr	r2, [r7, #0]
 8023d5c:	429a      	cmp	r2, r3
 8023d5e:	d302      	bcc.n	8023d66 <HAL_DMA2D_PollForTransfer+0x182>
 8023d60:	683b      	ldr	r3, [r7, #0]
 8023d62:	2b00      	cmp	r3, #0
 8023d64:	d10f      	bne.n	8023d86 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8023d66:	687b      	ldr	r3, [r7, #4]
 8023d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023d6a:	f043 0220 	orr.w	r2, r3, #32
 8023d6e:	687b      	ldr	r3, [r7, #4]
 8023d70:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8023d72:	687b      	ldr	r3, [r7, #4]
 8023d74:	2203      	movs	r2, #3
 8023d76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8023d7a:	687b      	ldr	r3, [r7, #4]
 8023d7c:	2200      	movs	r2, #0
 8023d7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8023d82:	2303      	movs	r3, #3
 8023d84:	e013      	b.n	8023dae <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8023d86:	687b      	ldr	r3, [r7, #4]
 8023d88:	681b      	ldr	r3, [r3, #0]
 8023d8a:	685b      	ldr	r3, [r3, #4]
 8023d8c:	f003 0310 	and.w	r3, r3, #16
 8023d90:	2b00      	cmp	r3, #0
 8023d92:	d0a1      	beq.n	8023cd8 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8023d94:	687b      	ldr	r3, [r7, #4]
 8023d96:	681b      	ldr	r3, [r3, #0]
 8023d98:	2212      	movs	r2, #18
 8023d9a:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8023d9c:	687b      	ldr	r3, [r7, #4]
 8023d9e:	2201      	movs	r2, #1
 8023da0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8023da4:	687b      	ldr	r3, [r7, #4]
 8023da6:	2200      	movs	r2, #0
 8023da8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8023dac:	2300      	movs	r3, #0
}
 8023dae:	4618      	mov	r0, r3
 8023db0:	3718      	adds	r7, #24
 8023db2:	46bd      	mov	sp, r7
 8023db4:	bd80      	pop	{r7, pc}

08023db6 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8023db6:	b580      	push	{r7, lr}
 8023db8:	b084      	sub	sp, #16
 8023dba:	af00      	add	r7, sp, #0
 8023dbc:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8023dbe:	687b      	ldr	r3, [r7, #4]
 8023dc0:	681b      	ldr	r3, [r3, #0]
 8023dc2:	685b      	ldr	r3, [r3, #4]
 8023dc4:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8023dc6:	687b      	ldr	r3, [r7, #4]
 8023dc8:	681b      	ldr	r3, [r3, #0]
 8023dca:	681b      	ldr	r3, [r3, #0]
 8023dcc:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8023dce:	68fb      	ldr	r3, [r7, #12]
 8023dd0:	f003 0301 	and.w	r3, r3, #1
 8023dd4:	2b00      	cmp	r3, #0
 8023dd6:	d026      	beq.n	8023e26 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8023dd8:	68bb      	ldr	r3, [r7, #8]
 8023dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8023dde:	2b00      	cmp	r3, #0
 8023de0:	d021      	beq.n	8023e26 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8023de2:	687b      	ldr	r3, [r7, #4]
 8023de4:	681b      	ldr	r3, [r3, #0]
 8023de6:	681a      	ldr	r2, [r3, #0]
 8023de8:	687b      	ldr	r3, [r7, #4]
 8023dea:	681b      	ldr	r3, [r3, #0]
 8023dec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8023df0:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8023df2:	687b      	ldr	r3, [r7, #4]
 8023df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023df6:	f043 0201 	orr.w	r2, r3, #1
 8023dfa:	687b      	ldr	r3, [r7, #4]
 8023dfc:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8023dfe:	687b      	ldr	r3, [r7, #4]
 8023e00:	681b      	ldr	r3, [r3, #0]
 8023e02:	2201      	movs	r2, #1
 8023e04:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8023e06:	687b      	ldr	r3, [r7, #4]
 8023e08:	2204      	movs	r2, #4
 8023e0a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8023e0e:	687b      	ldr	r3, [r7, #4]
 8023e10:	2200      	movs	r2, #0
 8023e12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8023e16:	687b      	ldr	r3, [r7, #4]
 8023e18:	695b      	ldr	r3, [r3, #20]
 8023e1a:	2b00      	cmp	r3, #0
 8023e1c:	d003      	beq.n	8023e26 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8023e1e:	687b      	ldr	r3, [r7, #4]
 8023e20:	695b      	ldr	r3, [r3, #20]
 8023e22:	6878      	ldr	r0, [r7, #4]
 8023e24:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8023e26:	68fb      	ldr	r3, [r7, #12]
 8023e28:	f003 0320 	and.w	r3, r3, #32
 8023e2c:	2b00      	cmp	r3, #0
 8023e2e:	d026      	beq.n	8023e7e <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8023e30:	68bb      	ldr	r3, [r7, #8]
 8023e32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8023e36:	2b00      	cmp	r3, #0
 8023e38:	d021      	beq.n	8023e7e <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8023e3a:	687b      	ldr	r3, [r7, #4]
 8023e3c:	681b      	ldr	r3, [r3, #0]
 8023e3e:	681a      	ldr	r2, [r3, #0]
 8023e40:	687b      	ldr	r3, [r7, #4]
 8023e42:	681b      	ldr	r3, [r3, #0]
 8023e44:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8023e48:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8023e4a:	687b      	ldr	r3, [r7, #4]
 8023e4c:	681b      	ldr	r3, [r3, #0]
 8023e4e:	2220      	movs	r2, #32
 8023e50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8023e52:	687b      	ldr	r3, [r7, #4]
 8023e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023e56:	f043 0202 	orr.w	r2, r3, #2
 8023e5a:	687b      	ldr	r3, [r7, #4]
 8023e5c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8023e5e:	687b      	ldr	r3, [r7, #4]
 8023e60:	2204      	movs	r2, #4
 8023e62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8023e66:	687b      	ldr	r3, [r7, #4]
 8023e68:	2200      	movs	r2, #0
 8023e6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8023e6e:	687b      	ldr	r3, [r7, #4]
 8023e70:	695b      	ldr	r3, [r3, #20]
 8023e72:	2b00      	cmp	r3, #0
 8023e74:	d003      	beq.n	8023e7e <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8023e76:	687b      	ldr	r3, [r7, #4]
 8023e78:	695b      	ldr	r3, [r3, #20]
 8023e7a:	6878      	ldr	r0, [r7, #4]
 8023e7c:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8023e7e:	68fb      	ldr	r3, [r7, #12]
 8023e80:	f003 0308 	and.w	r3, r3, #8
 8023e84:	2b00      	cmp	r3, #0
 8023e86:	d026      	beq.n	8023ed6 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8023e88:	68bb      	ldr	r3, [r7, #8]
 8023e8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8023e8e:	2b00      	cmp	r3, #0
 8023e90:	d021      	beq.n	8023ed6 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8023e92:	687b      	ldr	r3, [r7, #4]
 8023e94:	681b      	ldr	r3, [r3, #0]
 8023e96:	681a      	ldr	r2, [r3, #0]
 8023e98:	687b      	ldr	r3, [r7, #4]
 8023e9a:	681b      	ldr	r3, [r3, #0]
 8023e9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8023ea0:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8023ea2:	687b      	ldr	r3, [r7, #4]
 8023ea4:	681b      	ldr	r3, [r3, #0]
 8023ea6:	2208      	movs	r2, #8
 8023ea8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8023eaa:	687b      	ldr	r3, [r7, #4]
 8023eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023eae:	f043 0204 	orr.w	r2, r3, #4
 8023eb2:	687b      	ldr	r3, [r7, #4]
 8023eb4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8023eb6:	687b      	ldr	r3, [r7, #4]
 8023eb8:	2204      	movs	r2, #4
 8023eba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8023ebe:	687b      	ldr	r3, [r7, #4]
 8023ec0:	2200      	movs	r2, #0
 8023ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8023ec6:	687b      	ldr	r3, [r7, #4]
 8023ec8:	695b      	ldr	r3, [r3, #20]
 8023eca:	2b00      	cmp	r3, #0
 8023ecc:	d003      	beq.n	8023ed6 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8023ece:	687b      	ldr	r3, [r7, #4]
 8023ed0:	695b      	ldr	r3, [r3, #20]
 8023ed2:	6878      	ldr	r0, [r7, #4]
 8023ed4:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8023ed6:	68fb      	ldr	r3, [r7, #12]
 8023ed8:	f003 0304 	and.w	r3, r3, #4
 8023edc:	2b00      	cmp	r3, #0
 8023ede:	d013      	beq.n	8023f08 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8023ee0:	68bb      	ldr	r3, [r7, #8]
 8023ee2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8023ee6:	2b00      	cmp	r3, #0
 8023ee8:	d00e      	beq.n	8023f08 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8023eea:	687b      	ldr	r3, [r7, #4]
 8023eec:	681b      	ldr	r3, [r3, #0]
 8023eee:	681a      	ldr	r2, [r3, #0]
 8023ef0:	687b      	ldr	r3, [r7, #4]
 8023ef2:	681b      	ldr	r3, [r3, #0]
 8023ef4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8023ef8:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8023efa:	687b      	ldr	r3, [r7, #4]
 8023efc:	681b      	ldr	r3, [r3, #0]
 8023efe:	2204      	movs	r2, #4
 8023f00:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8023f02:	6878      	ldr	r0, [r7, #4]
 8023f04:	f000 f853 	bl	8023fae <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8023f08:	68fb      	ldr	r3, [r7, #12]
 8023f0a:	f003 0302 	and.w	r3, r3, #2
 8023f0e:	2b00      	cmp	r3, #0
 8023f10:	d024      	beq.n	8023f5c <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8023f12:	68bb      	ldr	r3, [r7, #8]
 8023f14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8023f18:	2b00      	cmp	r3, #0
 8023f1a:	d01f      	beq.n	8023f5c <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8023f1c:	687b      	ldr	r3, [r7, #4]
 8023f1e:	681b      	ldr	r3, [r3, #0]
 8023f20:	681a      	ldr	r2, [r3, #0]
 8023f22:	687b      	ldr	r3, [r7, #4]
 8023f24:	681b      	ldr	r3, [r3, #0]
 8023f26:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8023f2a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8023f2c:	687b      	ldr	r3, [r7, #4]
 8023f2e:	681b      	ldr	r3, [r3, #0]
 8023f30:	2202      	movs	r2, #2
 8023f32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8023f34:	687b      	ldr	r3, [r7, #4]
 8023f36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8023f38:	687b      	ldr	r3, [r7, #4]
 8023f3a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8023f3c:	687b      	ldr	r3, [r7, #4]
 8023f3e:	2201      	movs	r2, #1
 8023f40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8023f44:	687b      	ldr	r3, [r7, #4]
 8023f46:	2200      	movs	r2, #0
 8023f48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8023f4c:	687b      	ldr	r3, [r7, #4]
 8023f4e:	691b      	ldr	r3, [r3, #16]
 8023f50:	2b00      	cmp	r3, #0
 8023f52:	d003      	beq.n	8023f5c <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8023f54:	687b      	ldr	r3, [r7, #4]
 8023f56:	691b      	ldr	r3, [r3, #16]
 8023f58:	6878      	ldr	r0, [r7, #4]
 8023f5a:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8023f5c:	68fb      	ldr	r3, [r7, #12]
 8023f5e:	f003 0310 	and.w	r3, r3, #16
 8023f62:	2b00      	cmp	r3, #0
 8023f64:	d01f      	beq.n	8023fa6 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8023f66:	68bb      	ldr	r3, [r7, #8]
 8023f68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8023f6c:	2b00      	cmp	r3, #0
 8023f6e:	d01a      	beq.n	8023fa6 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8023f70:	687b      	ldr	r3, [r7, #4]
 8023f72:	681b      	ldr	r3, [r3, #0]
 8023f74:	681a      	ldr	r2, [r3, #0]
 8023f76:	687b      	ldr	r3, [r7, #4]
 8023f78:	681b      	ldr	r3, [r3, #0]
 8023f7a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8023f7e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8023f80:	687b      	ldr	r3, [r7, #4]
 8023f82:	681b      	ldr	r3, [r3, #0]
 8023f84:	2210      	movs	r2, #16
 8023f86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8023f88:	687b      	ldr	r3, [r7, #4]
 8023f8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8023f8c:	687b      	ldr	r3, [r7, #4]
 8023f8e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8023f90:	687b      	ldr	r3, [r7, #4]
 8023f92:	2201      	movs	r2, #1
 8023f94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8023f98:	687b      	ldr	r3, [r7, #4]
 8023f9a:	2200      	movs	r2, #0
 8023f9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8023fa0:	6878      	ldr	r0, [r7, #4]
 8023fa2:	f000 f80e 	bl	8023fc2 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8023fa6:	bf00      	nop
 8023fa8:	3710      	adds	r7, #16
 8023faa:	46bd      	mov	sp, r7
 8023fac:	bd80      	pop	{r7, pc}

08023fae <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8023fae:	b480      	push	{r7}
 8023fb0:	b083      	sub	sp, #12
 8023fb2:	af00      	add	r7, sp, #0
 8023fb4:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8023fb6:	bf00      	nop
 8023fb8:	370c      	adds	r7, #12
 8023fba:	46bd      	mov	sp, r7
 8023fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023fc0:	4770      	bx	lr

08023fc2 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8023fc2:	b480      	push	{r7}
 8023fc4:	b083      	sub	sp, #12
 8023fc6:	af00      	add	r7, sp, #0
 8023fc8:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8023fca:	bf00      	nop
 8023fcc:	370c      	adds	r7, #12
 8023fce:	46bd      	mov	sp, r7
 8023fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023fd4:	4770      	bx	lr
	...

08023fd8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8023fd8:	b480      	push	{r7}
 8023fda:	b087      	sub	sp, #28
 8023fdc:	af00      	add	r7, sp, #0
 8023fde:	6078      	str	r0, [r7, #4]
 8023fe0:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8023fe2:	687b      	ldr	r3, [r7, #4]
 8023fe4:	685b      	ldr	r3, [r3, #4]
 8023fe6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8023fea:	687b      	ldr	r3, [r7, #4]
 8023fec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8023ff0:	2b01      	cmp	r3, #1
 8023ff2:	d101      	bne.n	8023ff8 <HAL_DMA2D_ConfigLayer+0x20>
 8023ff4:	2302      	movs	r3, #2
 8023ff6:	e079      	b.n	80240ec <HAL_DMA2D_ConfigLayer+0x114>
 8023ff8:	687b      	ldr	r3, [r7, #4]
 8023ffa:	2201      	movs	r2, #1
 8023ffc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8024000:	687b      	ldr	r3, [r7, #4]
 8024002:	2202      	movs	r2, #2
 8024004:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8024008:	683b      	ldr	r3, [r7, #0]
 802400a:	011b      	lsls	r3, r3, #4
 802400c:	3318      	adds	r3, #24
 802400e:	687a      	ldr	r2, [r7, #4]
 8024010:	4413      	add	r3, r2
 8024012:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8024014:	693b      	ldr	r3, [r7, #16]
 8024016:	685a      	ldr	r2, [r3, #4]
 8024018:	693b      	ldr	r3, [r7, #16]
 802401a:	689b      	ldr	r3, [r3, #8]
 802401c:	041b      	lsls	r3, r3, #16
 802401e:	4313      	orrs	r3, r2
 8024020:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8024022:	4b35      	ldr	r3, [pc, #212]	; (80240f8 <HAL_DMA2D_ConfigLayer+0x120>)
 8024024:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8024026:	693b      	ldr	r3, [r7, #16]
 8024028:	685b      	ldr	r3, [r3, #4]
 802402a:	2b0a      	cmp	r3, #10
 802402c:	d003      	beq.n	8024036 <HAL_DMA2D_ConfigLayer+0x5e>
 802402e:	693b      	ldr	r3, [r7, #16]
 8024030:	685b      	ldr	r3, [r3, #4]
 8024032:	2b09      	cmp	r3, #9
 8024034:	d107      	bne.n	8024046 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8024036:	693b      	ldr	r3, [r7, #16]
 8024038:	68db      	ldr	r3, [r3, #12]
 802403a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 802403e:	697a      	ldr	r2, [r7, #20]
 8024040:	4313      	orrs	r3, r2
 8024042:	617b      	str	r3, [r7, #20]
 8024044:	e005      	b.n	8024052 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8024046:	693b      	ldr	r3, [r7, #16]
 8024048:	68db      	ldr	r3, [r3, #12]
 802404a:	061b      	lsls	r3, r3, #24
 802404c:	697a      	ldr	r2, [r7, #20]
 802404e:	4313      	orrs	r3, r2
 8024050:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8024052:	683b      	ldr	r3, [r7, #0]
 8024054:	2b00      	cmp	r3, #0
 8024056:	d120      	bne.n	802409a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8024058:	687b      	ldr	r3, [r7, #4]
 802405a:	681b      	ldr	r3, [r3, #0]
 802405c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 802405e:	68fb      	ldr	r3, [r7, #12]
 8024060:	43db      	mvns	r3, r3
 8024062:	ea02 0103 	and.w	r1, r2, r3
 8024066:	687b      	ldr	r3, [r7, #4]
 8024068:	681b      	ldr	r3, [r3, #0]
 802406a:	697a      	ldr	r2, [r7, #20]
 802406c:	430a      	orrs	r2, r1
 802406e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8024070:	687b      	ldr	r3, [r7, #4]
 8024072:	681b      	ldr	r3, [r3, #0]
 8024074:	693a      	ldr	r2, [r7, #16]
 8024076:	6812      	ldr	r2, [r2, #0]
 8024078:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 802407a:	693b      	ldr	r3, [r7, #16]
 802407c:	685b      	ldr	r3, [r3, #4]
 802407e:	2b0a      	cmp	r3, #10
 8024080:	d003      	beq.n	802408a <HAL_DMA2D_ConfigLayer+0xb2>
 8024082:	693b      	ldr	r3, [r7, #16]
 8024084:	685b      	ldr	r3, [r3, #4]
 8024086:	2b09      	cmp	r3, #9
 8024088:	d127      	bne.n	80240da <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 802408a:	693b      	ldr	r3, [r7, #16]
 802408c:	68da      	ldr	r2, [r3, #12]
 802408e:	687b      	ldr	r3, [r7, #4]
 8024090:	681b      	ldr	r3, [r3, #0]
 8024092:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8024096:	629a      	str	r2, [r3, #40]	; 0x28
 8024098:	e01f      	b.n	80240da <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 802409a:	687b      	ldr	r3, [r7, #4]
 802409c:	681b      	ldr	r3, [r3, #0]
 802409e:	69da      	ldr	r2, [r3, #28]
 80240a0:	68fb      	ldr	r3, [r7, #12]
 80240a2:	43db      	mvns	r3, r3
 80240a4:	ea02 0103 	and.w	r1, r2, r3
 80240a8:	687b      	ldr	r3, [r7, #4]
 80240aa:	681b      	ldr	r3, [r3, #0]
 80240ac:	697a      	ldr	r2, [r7, #20]
 80240ae:	430a      	orrs	r2, r1
 80240b0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80240b2:	687b      	ldr	r3, [r7, #4]
 80240b4:	681b      	ldr	r3, [r3, #0]
 80240b6:	693a      	ldr	r2, [r7, #16]
 80240b8:	6812      	ldr	r2, [r2, #0]
 80240ba:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80240bc:	693b      	ldr	r3, [r7, #16]
 80240be:	685b      	ldr	r3, [r3, #4]
 80240c0:	2b0a      	cmp	r3, #10
 80240c2:	d003      	beq.n	80240cc <HAL_DMA2D_ConfigLayer+0xf4>
 80240c4:	693b      	ldr	r3, [r7, #16]
 80240c6:	685b      	ldr	r3, [r3, #4]
 80240c8:	2b09      	cmp	r3, #9
 80240ca:	d106      	bne.n	80240da <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80240cc:	693b      	ldr	r3, [r7, #16]
 80240ce:	68da      	ldr	r2, [r3, #12]
 80240d0:	687b      	ldr	r3, [r7, #4]
 80240d2:	681b      	ldr	r3, [r3, #0]
 80240d4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80240d8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80240da:	687b      	ldr	r3, [r7, #4]
 80240dc:	2201      	movs	r2, #1
 80240de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80240e2:	687b      	ldr	r3, [r7, #4]
 80240e4:	2200      	movs	r2, #0
 80240e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80240ea:	2300      	movs	r3, #0
}
 80240ec:	4618      	mov	r0, r3
 80240ee:	371c      	adds	r7, #28
 80240f0:	46bd      	mov	sp, r7
 80240f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80240f6:	4770      	bx	lr
 80240f8:	ff03000f 	.word	0xff03000f

080240fc <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80240fc:	b480      	push	{r7}
 80240fe:	b08b      	sub	sp, #44	; 0x2c
 8024100:	af00      	add	r7, sp, #0
 8024102:	60f8      	str	r0, [r7, #12]
 8024104:	60b9      	str	r1, [r7, #8]
 8024106:	607a      	str	r2, [r7, #4]
 8024108:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 802410a:	68fb      	ldr	r3, [r7, #12]
 802410c:	681b      	ldr	r3, [r3, #0]
 802410e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8024110:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8024114:	683b      	ldr	r3, [r7, #0]
 8024116:	041a      	lsls	r2, r3, #16
 8024118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802411a:	431a      	orrs	r2, r3
 802411c:	68fb      	ldr	r3, [r7, #12]
 802411e:	681b      	ldr	r3, [r3, #0]
 8024120:	430a      	orrs	r2, r1
 8024122:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8024124:	68fb      	ldr	r3, [r7, #12]
 8024126:	681b      	ldr	r3, [r3, #0]
 8024128:	687a      	ldr	r2, [r7, #4]
 802412a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 802412c:	68fb      	ldr	r3, [r7, #12]
 802412e:	685b      	ldr	r3, [r3, #4]
 8024130:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8024134:	d174      	bne.n	8024220 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8024136:	68bb      	ldr	r3, [r7, #8]
 8024138:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 802413c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 802413e:	68bb      	ldr	r3, [r7, #8]
 8024140:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8024144:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8024146:	68bb      	ldr	r3, [r7, #8]
 8024148:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 802414c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 802414e:	68bb      	ldr	r3, [r7, #8]
 8024150:	b2db      	uxtb	r3, r3
 8024152:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8024154:	68fb      	ldr	r3, [r7, #12]
 8024156:	689b      	ldr	r3, [r3, #8]
 8024158:	2b00      	cmp	r3, #0
 802415a:	d108      	bne.n	802416e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 802415c:	69ba      	ldr	r2, [r7, #24]
 802415e:	69fb      	ldr	r3, [r7, #28]
 8024160:	431a      	orrs	r2, r3
 8024162:	6a3b      	ldr	r3, [r7, #32]
 8024164:	4313      	orrs	r3, r2
 8024166:	697a      	ldr	r2, [r7, #20]
 8024168:	4313      	orrs	r3, r2
 802416a:	627b      	str	r3, [r7, #36]	; 0x24
 802416c:	e053      	b.n	8024216 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 802416e:	68fb      	ldr	r3, [r7, #12]
 8024170:	689b      	ldr	r3, [r3, #8]
 8024172:	2b01      	cmp	r3, #1
 8024174:	d106      	bne.n	8024184 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8024176:	69ba      	ldr	r2, [r7, #24]
 8024178:	69fb      	ldr	r3, [r7, #28]
 802417a:	4313      	orrs	r3, r2
 802417c:	697a      	ldr	r2, [r7, #20]
 802417e:	4313      	orrs	r3, r2
 8024180:	627b      	str	r3, [r7, #36]	; 0x24
 8024182:	e048      	b.n	8024216 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8024184:	68fb      	ldr	r3, [r7, #12]
 8024186:	689b      	ldr	r3, [r3, #8]
 8024188:	2b02      	cmp	r3, #2
 802418a:	d111      	bne.n	80241b0 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 802418c:	69fb      	ldr	r3, [r7, #28]
 802418e:	0cdb      	lsrs	r3, r3, #19
 8024190:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8024192:	69bb      	ldr	r3, [r7, #24]
 8024194:	0a9b      	lsrs	r3, r3, #10
 8024196:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8024198:	697b      	ldr	r3, [r7, #20]
 802419a:	08db      	lsrs	r3, r3, #3
 802419c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 802419e:	69bb      	ldr	r3, [r7, #24]
 80241a0:	015a      	lsls	r2, r3, #5
 80241a2:	69fb      	ldr	r3, [r7, #28]
 80241a4:	02db      	lsls	r3, r3, #11
 80241a6:	4313      	orrs	r3, r2
 80241a8:	697a      	ldr	r2, [r7, #20]
 80241aa:	4313      	orrs	r3, r2
 80241ac:	627b      	str	r3, [r7, #36]	; 0x24
 80241ae:	e032      	b.n	8024216 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80241b0:	68fb      	ldr	r3, [r7, #12]
 80241b2:	689b      	ldr	r3, [r3, #8]
 80241b4:	2b03      	cmp	r3, #3
 80241b6:	d117      	bne.n	80241e8 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80241b8:	6a3b      	ldr	r3, [r7, #32]
 80241ba:	0fdb      	lsrs	r3, r3, #31
 80241bc:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80241be:	69fb      	ldr	r3, [r7, #28]
 80241c0:	0cdb      	lsrs	r3, r3, #19
 80241c2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80241c4:	69bb      	ldr	r3, [r7, #24]
 80241c6:	0adb      	lsrs	r3, r3, #11
 80241c8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80241ca:	697b      	ldr	r3, [r7, #20]
 80241cc:	08db      	lsrs	r3, r3, #3
 80241ce:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80241d0:	69bb      	ldr	r3, [r7, #24]
 80241d2:	015a      	lsls	r2, r3, #5
 80241d4:	69fb      	ldr	r3, [r7, #28]
 80241d6:	029b      	lsls	r3, r3, #10
 80241d8:	431a      	orrs	r2, r3
 80241da:	6a3b      	ldr	r3, [r7, #32]
 80241dc:	03db      	lsls	r3, r3, #15
 80241de:	4313      	orrs	r3, r2
 80241e0:	697a      	ldr	r2, [r7, #20]
 80241e2:	4313      	orrs	r3, r2
 80241e4:	627b      	str	r3, [r7, #36]	; 0x24
 80241e6:	e016      	b.n	8024216 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80241e8:	6a3b      	ldr	r3, [r7, #32]
 80241ea:	0f1b      	lsrs	r3, r3, #28
 80241ec:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80241ee:	69fb      	ldr	r3, [r7, #28]
 80241f0:	0d1b      	lsrs	r3, r3, #20
 80241f2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80241f4:	69bb      	ldr	r3, [r7, #24]
 80241f6:	0b1b      	lsrs	r3, r3, #12
 80241f8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80241fa:	697b      	ldr	r3, [r7, #20]
 80241fc:	091b      	lsrs	r3, r3, #4
 80241fe:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8024200:	69bb      	ldr	r3, [r7, #24]
 8024202:	011a      	lsls	r2, r3, #4
 8024204:	69fb      	ldr	r3, [r7, #28]
 8024206:	021b      	lsls	r3, r3, #8
 8024208:	431a      	orrs	r2, r3
 802420a:	6a3b      	ldr	r3, [r7, #32]
 802420c:	031b      	lsls	r3, r3, #12
 802420e:	4313      	orrs	r3, r2
 8024210:	697a      	ldr	r2, [r7, #20]
 8024212:	4313      	orrs	r3, r2
 8024214:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8024216:	68fb      	ldr	r3, [r7, #12]
 8024218:	681b      	ldr	r3, [r3, #0]
 802421a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802421c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 802421e:	e003      	b.n	8024228 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8024220:	68fb      	ldr	r3, [r7, #12]
 8024222:	681b      	ldr	r3, [r3, #0]
 8024224:	68ba      	ldr	r2, [r7, #8]
 8024226:	60da      	str	r2, [r3, #12]
}
 8024228:	bf00      	nop
 802422a:	372c      	adds	r7, #44	; 0x2c
 802422c:	46bd      	mov	sp, r7
 802422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024232:	4770      	bx	lr

08024234 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8024234:	b480      	push	{r7}
 8024236:	b089      	sub	sp, #36	; 0x24
 8024238:	af00      	add	r7, sp, #0
 802423a:	6078      	str	r0, [r7, #4]
 802423c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802423e:	2300      	movs	r3, #0
 8024240:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8024242:	2300      	movs	r3, #0
 8024244:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8024246:	2300      	movs	r3, #0
 8024248:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 802424a:	2300      	movs	r3, #0
 802424c:	61fb      	str	r3, [r7, #28]
 802424e:	e177      	b.n	8024540 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8024250:	2201      	movs	r2, #1
 8024252:	69fb      	ldr	r3, [r7, #28]
 8024254:	fa02 f303 	lsl.w	r3, r2, r3
 8024258:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 802425a:	683b      	ldr	r3, [r7, #0]
 802425c:	681b      	ldr	r3, [r3, #0]
 802425e:	697a      	ldr	r2, [r7, #20]
 8024260:	4013      	ands	r3, r2
 8024262:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8024264:	693a      	ldr	r2, [r7, #16]
 8024266:	697b      	ldr	r3, [r7, #20]
 8024268:	429a      	cmp	r2, r3
 802426a:	f040 8166 	bne.w	802453a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 802426e:	683b      	ldr	r3, [r7, #0]
 8024270:	685b      	ldr	r3, [r3, #4]
 8024272:	f003 0303 	and.w	r3, r3, #3
 8024276:	2b01      	cmp	r3, #1
 8024278:	d005      	beq.n	8024286 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 802427a:	683b      	ldr	r3, [r7, #0]
 802427c:	685b      	ldr	r3, [r3, #4]
 802427e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8024282:	2b02      	cmp	r3, #2
 8024284:	d130      	bne.n	80242e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8024286:	687b      	ldr	r3, [r7, #4]
 8024288:	689b      	ldr	r3, [r3, #8]
 802428a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 802428c:	69fb      	ldr	r3, [r7, #28]
 802428e:	005b      	lsls	r3, r3, #1
 8024290:	2203      	movs	r2, #3
 8024292:	fa02 f303 	lsl.w	r3, r2, r3
 8024296:	43db      	mvns	r3, r3
 8024298:	69ba      	ldr	r2, [r7, #24]
 802429a:	4013      	ands	r3, r2
 802429c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 802429e:	683b      	ldr	r3, [r7, #0]
 80242a0:	68da      	ldr	r2, [r3, #12]
 80242a2:	69fb      	ldr	r3, [r7, #28]
 80242a4:	005b      	lsls	r3, r3, #1
 80242a6:	fa02 f303 	lsl.w	r3, r2, r3
 80242aa:	69ba      	ldr	r2, [r7, #24]
 80242ac:	4313      	orrs	r3, r2
 80242ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80242b0:	687b      	ldr	r3, [r7, #4]
 80242b2:	69ba      	ldr	r2, [r7, #24]
 80242b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80242b6:	687b      	ldr	r3, [r7, #4]
 80242b8:	685b      	ldr	r3, [r3, #4]
 80242ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80242bc:	2201      	movs	r2, #1
 80242be:	69fb      	ldr	r3, [r7, #28]
 80242c0:	fa02 f303 	lsl.w	r3, r2, r3
 80242c4:	43db      	mvns	r3, r3
 80242c6:	69ba      	ldr	r2, [r7, #24]
 80242c8:	4013      	ands	r3, r2
 80242ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80242cc:	683b      	ldr	r3, [r7, #0]
 80242ce:	685b      	ldr	r3, [r3, #4]
 80242d0:	091b      	lsrs	r3, r3, #4
 80242d2:	f003 0201 	and.w	r2, r3, #1
 80242d6:	69fb      	ldr	r3, [r7, #28]
 80242d8:	fa02 f303 	lsl.w	r3, r2, r3
 80242dc:	69ba      	ldr	r2, [r7, #24]
 80242de:	4313      	orrs	r3, r2
 80242e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80242e2:	687b      	ldr	r3, [r7, #4]
 80242e4:	69ba      	ldr	r2, [r7, #24]
 80242e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80242e8:	683b      	ldr	r3, [r7, #0]
 80242ea:	685b      	ldr	r3, [r3, #4]
 80242ec:	f003 0303 	and.w	r3, r3, #3
 80242f0:	2b03      	cmp	r3, #3
 80242f2:	d017      	beq.n	8024324 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80242f4:	687b      	ldr	r3, [r7, #4]
 80242f6:	68db      	ldr	r3, [r3, #12]
 80242f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80242fa:	69fb      	ldr	r3, [r7, #28]
 80242fc:	005b      	lsls	r3, r3, #1
 80242fe:	2203      	movs	r2, #3
 8024300:	fa02 f303 	lsl.w	r3, r2, r3
 8024304:	43db      	mvns	r3, r3
 8024306:	69ba      	ldr	r2, [r7, #24]
 8024308:	4013      	ands	r3, r2
 802430a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 802430c:	683b      	ldr	r3, [r7, #0]
 802430e:	689a      	ldr	r2, [r3, #8]
 8024310:	69fb      	ldr	r3, [r7, #28]
 8024312:	005b      	lsls	r3, r3, #1
 8024314:	fa02 f303 	lsl.w	r3, r2, r3
 8024318:	69ba      	ldr	r2, [r7, #24]
 802431a:	4313      	orrs	r3, r2
 802431c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 802431e:	687b      	ldr	r3, [r7, #4]
 8024320:	69ba      	ldr	r2, [r7, #24]
 8024322:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8024324:	683b      	ldr	r3, [r7, #0]
 8024326:	685b      	ldr	r3, [r3, #4]
 8024328:	f003 0303 	and.w	r3, r3, #3
 802432c:	2b02      	cmp	r3, #2
 802432e:	d123      	bne.n	8024378 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8024330:	69fb      	ldr	r3, [r7, #28]
 8024332:	08da      	lsrs	r2, r3, #3
 8024334:	687b      	ldr	r3, [r7, #4]
 8024336:	3208      	adds	r2, #8
 8024338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802433c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 802433e:	69fb      	ldr	r3, [r7, #28]
 8024340:	f003 0307 	and.w	r3, r3, #7
 8024344:	009b      	lsls	r3, r3, #2
 8024346:	220f      	movs	r2, #15
 8024348:	fa02 f303 	lsl.w	r3, r2, r3
 802434c:	43db      	mvns	r3, r3
 802434e:	69ba      	ldr	r2, [r7, #24]
 8024350:	4013      	ands	r3, r2
 8024352:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8024354:	683b      	ldr	r3, [r7, #0]
 8024356:	691a      	ldr	r2, [r3, #16]
 8024358:	69fb      	ldr	r3, [r7, #28]
 802435a:	f003 0307 	and.w	r3, r3, #7
 802435e:	009b      	lsls	r3, r3, #2
 8024360:	fa02 f303 	lsl.w	r3, r2, r3
 8024364:	69ba      	ldr	r2, [r7, #24]
 8024366:	4313      	orrs	r3, r2
 8024368:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 802436a:	69fb      	ldr	r3, [r7, #28]
 802436c:	08da      	lsrs	r2, r3, #3
 802436e:	687b      	ldr	r3, [r7, #4]
 8024370:	3208      	adds	r2, #8
 8024372:	69b9      	ldr	r1, [r7, #24]
 8024374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8024378:	687b      	ldr	r3, [r7, #4]
 802437a:	681b      	ldr	r3, [r3, #0]
 802437c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802437e:	69fb      	ldr	r3, [r7, #28]
 8024380:	005b      	lsls	r3, r3, #1
 8024382:	2203      	movs	r2, #3
 8024384:	fa02 f303 	lsl.w	r3, r2, r3
 8024388:	43db      	mvns	r3, r3
 802438a:	69ba      	ldr	r2, [r7, #24]
 802438c:	4013      	ands	r3, r2
 802438e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8024390:	683b      	ldr	r3, [r7, #0]
 8024392:	685b      	ldr	r3, [r3, #4]
 8024394:	f003 0203 	and.w	r2, r3, #3
 8024398:	69fb      	ldr	r3, [r7, #28]
 802439a:	005b      	lsls	r3, r3, #1
 802439c:	fa02 f303 	lsl.w	r3, r2, r3
 80243a0:	69ba      	ldr	r2, [r7, #24]
 80243a2:	4313      	orrs	r3, r2
 80243a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80243a6:	687b      	ldr	r3, [r7, #4]
 80243a8:	69ba      	ldr	r2, [r7, #24]
 80243aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80243ac:	683b      	ldr	r3, [r7, #0]
 80243ae:	685b      	ldr	r3, [r3, #4]
 80243b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80243b4:	2b00      	cmp	r3, #0
 80243b6:	f000 80c0 	beq.w	802453a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80243ba:	2300      	movs	r3, #0
 80243bc:	60fb      	str	r3, [r7, #12]
 80243be:	4b66      	ldr	r3, [pc, #408]	; (8024558 <HAL_GPIO_Init+0x324>)
 80243c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80243c2:	4a65      	ldr	r2, [pc, #404]	; (8024558 <HAL_GPIO_Init+0x324>)
 80243c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80243c8:	6453      	str	r3, [r2, #68]	; 0x44
 80243ca:	4b63      	ldr	r3, [pc, #396]	; (8024558 <HAL_GPIO_Init+0x324>)
 80243cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80243ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80243d2:	60fb      	str	r3, [r7, #12]
 80243d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80243d6:	4a61      	ldr	r2, [pc, #388]	; (802455c <HAL_GPIO_Init+0x328>)
 80243d8:	69fb      	ldr	r3, [r7, #28]
 80243da:	089b      	lsrs	r3, r3, #2
 80243dc:	3302      	adds	r3, #2
 80243de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80243e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80243e4:	69fb      	ldr	r3, [r7, #28]
 80243e6:	f003 0303 	and.w	r3, r3, #3
 80243ea:	009b      	lsls	r3, r3, #2
 80243ec:	220f      	movs	r2, #15
 80243ee:	fa02 f303 	lsl.w	r3, r2, r3
 80243f2:	43db      	mvns	r3, r3
 80243f4:	69ba      	ldr	r2, [r7, #24]
 80243f6:	4013      	ands	r3, r2
 80243f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80243fa:	687b      	ldr	r3, [r7, #4]
 80243fc:	4a58      	ldr	r2, [pc, #352]	; (8024560 <HAL_GPIO_Init+0x32c>)
 80243fe:	4293      	cmp	r3, r2
 8024400:	d037      	beq.n	8024472 <HAL_GPIO_Init+0x23e>
 8024402:	687b      	ldr	r3, [r7, #4]
 8024404:	4a57      	ldr	r2, [pc, #348]	; (8024564 <HAL_GPIO_Init+0x330>)
 8024406:	4293      	cmp	r3, r2
 8024408:	d031      	beq.n	802446e <HAL_GPIO_Init+0x23a>
 802440a:	687b      	ldr	r3, [r7, #4]
 802440c:	4a56      	ldr	r2, [pc, #344]	; (8024568 <HAL_GPIO_Init+0x334>)
 802440e:	4293      	cmp	r3, r2
 8024410:	d02b      	beq.n	802446a <HAL_GPIO_Init+0x236>
 8024412:	687b      	ldr	r3, [r7, #4]
 8024414:	4a55      	ldr	r2, [pc, #340]	; (802456c <HAL_GPIO_Init+0x338>)
 8024416:	4293      	cmp	r3, r2
 8024418:	d025      	beq.n	8024466 <HAL_GPIO_Init+0x232>
 802441a:	687b      	ldr	r3, [r7, #4]
 802441c:	4a54      	ldr	r2, [pc, #336]	; (8024570 <HAL_GPIO_Init+0x33c>)
 802441e:	4293      	cmp	r3, r2
 8024420:	d01f      	beq.n	8024462 <HAL_GPIO_Init+0x22e>
 8024422:	687b      	ldr	r3, [r7, #4]
 8024424:	4a53      	ldr	r2, [pc, #332]	; (8024574 <HAL_GPIO_Init+0x340>)
 8024426:	4293      	cmp	r3, r2
 8024428:	d019      	beq.n	802445e <HAL_GPIO_Init+0x22a>
 802442a:	687b      	ldr	r3, [r7, #4]
 802442c:	4a52      	ldr	r2, [pc, #328]	; (8024578 <HAL_GPIO_Init+0x344>)
 802442e:	4293      	cmp	r3, r2
 8024430:	d013      	beq.n	802445a <HAL_GPIO_Init+0x226>
 8024432:	687b      	ldr	r3, [r7, #4]
 8024434:	4a51      	ldr	r2, [pc, #324]	; (802457c <HAL_GPIO_Init+0x348>)
 8024436:	4293      	cmp	r3, r2
 8024438:	d00d      	beq.n	8024456 <HAL_GPIO_Init+0x222>
 802443a:	687b      	ldr	r3, [r7, #4]
 802443c:	4a50      	ldr	r2, [pc, #320]	; (8024580 <HAL_GPIO_Init+0x34c>)
 802443e:	4293      	cmp	r3, r2
 8024440:	d007      	beq.n	8024452 <HAL_GPIO_Init+0x21e>
 8024442:	687b      	ldr	r3, [r7, #4]
 8024444:	4a4f      	ldr	r2, [pc, #316]	; (8024584 <HAL_GPIO_Init+0x350>)
 8024446:	4293      	cmp	r3, r2
 8024448:	d101      	bne.n	802444e <HAL_GPIO_Init+0x21a>
 802444a:	2309      	movs	r3, #9
 802444c:	e012      	b.n	8024474 <HAL_GPIO_Init+0x240>
 802444e:	230a      	movs	r3, #10
 8024450:	e010      	b.n	8024474 <HAL_GPIO_Init+0x240>
 8024452:	2308      	movs	r3, #8
 8024454:	e00e      	b.n	8024474 <HAL_GPIO_Init+0x240>
 8024456:	2307      	movs	r3, #7
 8024458:	e00c      	b.n	8024474 <HAL_GPIO_Init+0x240>
 802445a:	2306      	movs	r3, #6
 802445c:	e00a      	b.n	8024474 <HAL_GPIO_Init+0x240>
 802445e:	2305      	movs	r3, #5
 8024460:	e008      	b.n	8024474 <HAL_GPIO_Init+0x240>
 8024462:	2304      	movs	r3, #4
 8024464:	e006      	b.n	8024474 <HAL_GPIO_Init+0x240>
 8024466:	2303      	movs	r3, #3
 8024468:	e004      	b.n	8024474 <HAL_GPIO_Init+0x240>
 802446a:	2302      	movs	r3, #2
 802446c:	e002      	b.n	8024474 <HAL_GPIO_Init+0x240>
 802446e:	2301      	movs	r3, #1
 8024470:	e000      	b.n	8024474 <HAL_GPIO_Init+0x240>
 8024472:	2300      	movs	r3, #0
 8024474:	69fa      	ldr	r2, [r7, #28]
 8024476:	f002 0203 	and.w	r2, r2, #3
 802447a:	0092      	lsls	r2, r2, #2
 802447c:	4093      	lsls	r3, r2
 802447e:	69ba      	ldr	r2, [r7, #24]
 8024480:	4313      	orrs	r3, r2
 8024482:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8024484:	4935      	ldr	r1, [pc, #212]	; (802455c <HAL_GPIO_Init+0x328>)
 8024486:	69fb      	ldr	r3, [r7, #28]
 8024488:	089b      	lsrs	r3, r3, #2
 802448a:	3302      	adds	r3, #2
 802448c:	69ba      	ldr	r2, [r7, #24]
 802448e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8024492:	4b3d      	ldr	r3, [pc, #244]	; (8024588 <HAL_GPIO_Init+0x354>)
 8024494:	689b      	ldr	r3, [r3, #8]
 8024496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8024498:	693b      	ldr	r3, [r7, #16]
 802449a:	43db      	mvns	r3, r3
 802449c:	69ba      	ldr	r2, [r7, #24]
 802449e:	4013      	ands	r3, r2
 80244a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80244a2:	683b      	ldr	r3, [r7, #0]
 80244a4:	685b      	ldr	r3, [r3, #4]
 80244a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80244aa:	2b00      	cmp	r3, #0
 80244ac:	d003      	beq.n	80244b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80244ae:	69ba      	ldr	r2, [r7, #24]
 80244b0:	693b      	ldr	r3, [r7, #16]
 80244b2:	4313      	orrs	r3, r2
 80244b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80244b6:	4a34      	ldr	r2, [pc, #208]	; (8024588 <HAL_GPIO_Init+0x354>)
 80244b8:	69bb      	ldr	r3, [r7, #24]
 80244ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80244bc:	4b32      	ldr	r3, [pc, #200]	; (8024588 <HAL_GPIO_Init+0x354>)
 80244be:	68db      	ldr	r3, [r3, #12]
 80244c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80244c2:	693b      	ldr	r3, [r7, #16]
 80244c4:	43db      	mvns	r3, r3
 80244c6:	69ba      	ldr	r2, [r7, #24]
 80244c8:	4013      	ands	r3, r2
 80244ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80244cc:	683b      	ldr	r3, [r7, #0]
 80244ce:	685b      	ldr	r3, [r3, #4]
 80244d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80244d4:	2b00      	cmp	r3, #0
 80244d6:	d003      	beq.n	80244e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80244d8:	69ba      	ldr	r2, [r7, #24]
 80244da:	693b      	ldr	r3, [r7, #16]
 80244dc:	4313      	orrs	r3, r2
 80244de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80244e0:	4a29      	ldr	r2, [pc, #164]	; (8024588 <HAL_GPIO_Init+0x354>)
 80244e2:	69bb      	ldr	r3, [r7, #24]
 80244e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80244e6:	4b28      	ldr	r3, [pc, #160]	; (8024588 <HAL_GPIO_Init+0x354>)
 80244e8:	685b      	ldr	r3, [r3, #4]
 80244ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80244ec:	693b      	ldr	r3, [r7, #16]
 80244ee:	43db      	mvns	r3, r3
 80244f0:	69ba      	ldr	r2, [r7, #24]
 80244f2:	4013      	ands	r3, r2
 80244f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80244f6:	683b      	ldr	r3, [r7, #0]
 80244f8:	685b      	ldr	r3, [r3, #4]
 80244fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80244fe:	2b00      	cmp	r3, #0
 8024500:	d003      	beq.n	802450a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8024502:	69ba      	ldr	r2, [r7, #24]
 8024504:	693b      	ldr	r3, [r7, #16]
 8024506:	4313      	orrs	r3, r2
 8024508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 802450a:	4a1f      	ldr	r2, [pc, #124]	; (8024588 <HAL_GPIO_Init+0x354>)
 802450c:	69bb      	ldr	r3, [r7, #24]
 802450e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8024510:	4b1d      	ldr	r3, [pc, #116]	; (8024588 <HAL_GPIO_Init+0x354>)
 8024512:	681b      	ldr	r3, [r3, #0]
 8024514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8024516:	693b      	ldr	r3, [r7, #16]
 8024518:	43db      	mvns	r3, r3
 802451a:	69ba      	ldr	r2, [r7, #24]
 802451c:	4013      	ands	r3, r2
 802451e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8024520:	683b      	ldr	r3, [r7, #0]
 8024522:	685b      	ldr	r3, [r3, #4]
 8024524:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8024528:	2b00      	cmp	r3, #0
 802452a:	d003      	beq.n	8024534 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 802452c:	69ba      	ldr	r2, [r7, #24]
 802452e:	693b      	ldr	r3, [r7, #16]
 8024530:	4313      	orrs	r3, r2
 8024532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8024534:	4a14      	ldr	r2, [pc, #80]	; (8024588 <HAL_GPIO_Init+0x354>)
 8024536:	69bb      	ldr	r3, [r7, #24]
 8024538:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802453a:	69fb      	ldr	r3, [r7, #28]
 802453c:	3301      	adds	r3, #1
 802453e:	61fb      	str	r3, [r7, #28]
 8024540:	69fb      	ldr	r3, [r7, #28]
 8024542:	2b0f      	cmp	r3, #15
 8024544:	f67f ae84 	bls.w	8024250 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8024548:	bf00      	nop
 802454a:	bf00      	nop
 802454c:	3724      	adds	r7, #36	; 0x24
 802454e:	46bd      	mov	sp, r7
 8024550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024554:	4770      	bx	lr
 8024556:	bf00      	nop
 8024558:	40023800 	.word	0x40023800
 802455c:	40013800 	.word	0x40013800
 8024560:	40020000 	.word	0x40020000
 8024564:	40020400 	.word	0x40020400
 8024568:	40020800 	.word	0x40020800
 802456c:	40020c00 	.word	0x40020c00
 8024570:	40021000 	.word	0x40021000
 8024574:	40021400 	.word	0x40021400
 8024578:	40021800 	.word	0x40021800
 802457c:	40021c00 	.word	0x40021c00
 8024580:	40022000 	.word	0x40022000
 8024584:	40022400 	.word	0x40022400
 8024588:	40013c00 	.word	0x40013c00

0802458c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 802458c:	b480      	push	{r7}
 802458e:	b087      	sub	sp, #28
 8024590:	af00      	add	r7, sp, #0
 8024592:	6078      	str	r0, [r7, #4]
 8024594:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8024596:	2300      	movs	r3, #0
 8024598:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 802459a:	2300      	movs	r3, #0
 802459c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 802459e:	2300      	movs	r3, #0
 80245a0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80245a2:	2300      	movs	r3, #0
 80245a4:	617b      	str	r3, [r7, #20]
 80245a6:	e0d9      	b.n	802475c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80245a8:	2201      	movs	r2, #1
 80245aa:	697b      	ldr	r3, [r7, #20]
 80245ac:	fa02 f303 	lsl.w	r3, r2, r3
 80245b0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80245b2:	683a      	ldr	r2, [r7, #0]
 80245b4:	693b      	ldr	r3, [r7, #16]
 80245b6:	4013      	ands	r3, r2
 80245b8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80245ba:	68fa      	ldr	r2, [r7, #12]
 80245bc:	693b      	ldr	r3, [r7, #16]
 80245be:	429a      	cmp	r2, r3
 80245c0:	f040 80c9 	bne.w	8024756 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80245c4:	4a6b      	ldr	r2, [pc, #428]	; (8024774 <HAL_GPIO_DeInit+0x1e8>)
 80245c6:	697b      	ldr	r3, [r7, #20]
 80245c8:	089b      	lsrs	r3, r3, #2
 80245ca:	3302      	adds	r3, #2
 80245cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80245d0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80245d2:	697b      	ldr	r3, [r7, #20]
 80245d4:	f003 0303 	and.w	r3, r3, #3
 80245d8:	009b      	lsls	r3, r3, #2
 80245da:	220f      	movs	r2, #15
 80245dc:	fa02 f303 	lsl.w	r3, r2, r3
 80245e0:	68ba      	ldr	r2, [r7, #8]
 80245e2:	4013      	ands	r3, r2
 80245e4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80245e6:	687b      	ldr	r3, [r7, #4]
 80245e8:	4a63      	ldr	r2, [pc, #396]	; (8024778 <HAL_GPIO_DeInit+0x1ec>)
 80245ea:	4293      	cmp	r3, r2
 80245ec:	d037      	beq.n	802465e <HAL_GPIO_DeInit+0xd2>
 80245ee:	687b      	ldr	r3, [r7, #4]
 80245f0:	4a62      	ldr	r2, [pc, #392]	; (802477c <HAL_GPIO_DeInit+0x1f0>)
 80245f2:	4293      	cmp	r3, r2
 80245f4:	d031      	beq.n	802465a <HAL_GPIO_DeInit+0xce>
 80245f6:	687b      	ldr	r3, [r7, #4]
 80245f8:	4a61      	ldr	r2, [pc, #388]	; (8024780 <HAL_GPIO_DeInit+0x1f4>)
 80245fa:	4293      	cmp	r3, r2
 80245fc:	d02b      	beq.n	8024656 <HAL_GPIO_DeInit+0xca>
 80245fe:	687b      	ldr	r3, [r7, #4]
 8024600:	4a60      	ldr	r2, [pc, #384]	; (8024784 <HAL_GPIO_DeInit+0x1f8>)
 8024602:	4293      	cmp	r3, r2
 8024604:	d025      	beq.n	8024652 <HAL_GPIO_DeInit+0xc6>
 8024606:	687b      	ldr	r3, [r7, #4]
 8024608:	4a5f      	ldr	r2, [pc, #380]	; (8024788 <HAL_GPIO_DeInit+0x1fc>)
 802460a:	4293      	cmp	r3, r2
 802460c:	d01f      	beq.n	802464e <HAL_GPIO_DeInit+0xc2>
 802460e:	687b      	ldr	r3, [r7, #4]
 8024610:	4a5e      	ldr	r2, [pc, #376]	; (802478c <HAL_GPIO_DeInit+0x200>)
 8024612:	4293      	cmp	r3, r2
 8024614:	d019      	beq.n	802464a <HAL_GPIO_DeInit+0xbe>
 8024616:	687b      	ldr	r3, [r7, #4]
 8024618:	4a5d      	ldr	r2, [pc, #372]	; (8024790 <HAL_GPIO_DeInit+0x204>)
 802461a:	4293      	cmp	r3, r2
 802461c:	d013      	beq.n	8024646 <HAL_GPIO_DeInit+0xba>
 802461e:	687b      	ldr	r3, [r7, #4]
 8024620:	4a5c      	ldr	r2, [pc, #368]	; (8024794 <HAL_GPIO_DeInit+0x208>)
 8024622:	4293      	cmp	r3, r2
 8024624:	d00d      	beq.n	8024642 <HAL_GPIO_DeInit+0xb6>
 8024626:	687b      	ldr	r3, [r7, #4]
 8024628:	4a5b      	ldr	r2, [pc, #364]	; (8024798 <HAL_GPIO_DeInit+0x20c>)
 802462a:	4293      	cmp	r3, r2
 802462c:	d007      	beq.n	802463e <HAL_GPIO_DeInit+0xb2>
 802462e:	687b      	ldr	r3, [r7, #4]
 8024630:	4a5a      	ldr	r2, [pc, #360]	; (802479c <HAL_GPIO_DeInit+0x210>)
 8024632:	4293      	cmp	r3, r2
 8024634:	d101      	bne.n	802463a <HAL_GPIO_DeInit+0xae>
 8024636:	2309      	movs	r3, #9
 8024638:	e012      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 802463a:	230a      	movs	r3, #10
 802463c:	e010      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 802463e:	2308      	movs	r3, #8
 8024640:	e00e      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 8024642:	2307      	movs	r3, #7
 8024644:	e00c      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 8024646:	2306      	movs	r3, #6
 8024648:	e00a      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 802464a:	2305      	movs	r3, #5
 802464c:	e008      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 802464e:	2304      	movs	r3, #4
 8024650:	e006      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 8024652:	2303      	movs	r3, #3
 8024654:	e004      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 8024656:	2302      	movs	r3, #2
 8024658:	e002      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 802465a:	2301      	movs	r3, #1
 802465c:	e000      	b.n	8024660 <HAL_GPIO_DeInit+0xd4>
 802465e:	2300      	movs	r3, #0
 8024660:	697a      	ldr	r2, [r7, #20]
 8024662:	f002 0203 	and.w	r2, r2, #3
 8024666:	0092      	lsls	r2, r2, #2
 8024668:	4093      	lsls	r3, r2
 802466a:	68ba      	ldr	r2, [r7, #8]
 802466c:	429a      	cmp	r2, r3
 802466e:	d132      	bne.n	80246d6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8024670:	4b4b      	ldr	r3, [pc, #300]	; (80247a0 <HAL_GPIO_DeInit+0x214>)
 8024672:	681a      	ldr	r2, [r3, #0]
 8024674:	68fb      	ldr	r3, [r7, #12]
 8024676:	43db      	mvns	r3, r3
 8024678:	4949      	ldr	r1, [pc, #292]	; (80247a0 <HAL_GPIO_DeInit+0x214>)
 802467a:	4013      	ands	r3, r2
 802467c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 802467e:	4b48      	ldr	r3, [pc, #288]	; (80247a0 <HAL_GPIO_DeInit+0x214>)
 8024680:	685a      	ldr	r2, [r3, #4]
 8024682:	68fb      	ldr	r3, [r7, #12]
 8024684:	43db      	mvns	r3, r3
 8024686:	4946      	ldr	r1, [pc, #280]	; (80247a0 <HAL_GPIO_DeInit+0x214>)
 8024688:	4013      	ands	r3, r2
 802468a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 802468c:	4b44      	ldr	r3, [pc, #272]	; (80247a0 <HAL_GPIO_DeInit+0x214>)
 802468e:	68da      	ldr	r2, [r3, #12]
 8024690:	68fb      	ldr	r3, [r7, #12]
 8024692:	43db      	mvns	r3, r3
 8024694:	4942      	ldr	r1, [pc, #264]	; (80247a0 <HAL_GPIO_DeInit+0x214>)
 8024696:	4013      	ands	r3, r2
 8024698:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 802469a:	4b41      	ldr	r3, [pc, #260]	; (80247a0 <HAL_GPIO_DeInit+0x214>)
 802469c:	689a      	ldr	r2, [r3, #8]
 802469e:	68fb      	ldr	r3, [r7, #12]
 80246a0:	43db      	mvns	r3, r3
 80246a2:	493f      	ldr	r1, [pc, #252]	; (80247a0 <HAL_GPIO_DeInit+0x214>)
 80246a4:	4013      	ands	r3, r2
 80246a6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80246a8:	697b      	ldr	r3, [r7, #20]
 80246aa:	f003 0303 	and.w	r3, r3, #3
 80246ae:	009b      	lsls	r3, r3, #2
 80246b0:	220f      	movs	r2, #15
 80246b2:	fa02 f303 	lsl.w	r3, r2, r3
 80246b6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80246b8:	4a2e      	ldr	r2, [pc, #184]	; (8024774 <HAL_GPIO_DeInit+0x1e8>)
 80246ba:	697b      	ldr	r3, [r7, #20]
 80246bc:	089b      	lsrs	r3, r3, #2
 80246be:	3302      	adds	r3, #2
 80246c0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80246c4:	68bb      	ldr	r3, [r7, #8]
 80246c6:	43da      	mvns	r2, r3
 80246c8:	482a      	ldr	r0, [pc, #168]	; (8024774 <HAL_GPIO_DeInit+0x1e8>)
 80246ca:	697b      	ldr	r3, [r7, #20]
 80246cc:	089b      	lsrs	r3, r3, #2
 80246ce:	400a      	ands	r2, r1
 80246d0:	3302      	adds	r3, #2
 80246d2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80246d6:	687b      	ldr	r3, [r7, #4]
 80246d8:	681a      	ldr	r2, [r3, #0]
 80246da:	697b      	ldr	r3, [r7, #20]
 80246dc:	005b      	lsls	r3, r3, #1
 80246de:	2103      	movs	r1, #3
 80246e0:	fa01 f303 	lsl.w	r3, r1, r3
 80246e4:	43db      	mvns	r3, r3
 80246e6:	401a      	ands	r2, r3
 80246e8:	687b      	ldr	r3, [r7, #4]
 80246ea:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80246ec:	697b      	ldr	r3, [r7, #20]
 80246ee:	08da      	lsrs	r2, r3, #3
 80246f0:	687b      	ldr	r3, [r7, #4]
 80246f2:	3208      	adds	r2, #8
 80246f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80246f8:	697b      	ldr	r3, [r7, #20]
 80246fa:	f003 0307 	and.w	r3, r3, #7
 80246fe:	009b      	lsls	r3, r3, #2
 8024700:	220f      	movs	r2, #15
 8024702:	fa02 f303 	lsl.w	r3, r2, r3
 8024706:	43db      	mvns	r3, r3
 8024708:	697a      	ldr	r2, [r7, #20]
 802470a:	08d2      	lsrs	r2, r2, #3
 802470c:	4019      	ands	r1, r3
 802470e:	687b      	ldr	r3, [r7, #4]
 8024710:	3208      	adds	r2, #8
 8024712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8024716:	687b      	ldr	r3, [r7, #4]
 8024718:	68da      	ldr	r2, [r3, #12]
 802471a:	697b      	ldr	r3, [r7, #20]
 802471c:	005b      	lsls	r3, r3, #1
 802471e:	2103      	movs	r1, #3
 8024720:	fa01 f303 	lsl.w	r3, r1, r3
 8024724:	43db      	mvns	r3, r3
 8024726:	401a      	ands	r2, r3
 8024728:	687b      	ldr	r3, [r7, #4]
 802472a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 802472c:	687b      	ldr	r3, [r7, #4]
 802472e:	685a      	ldr	r2, [r3, #4]
 8024730:	2101      	movs	r1, #1
 8024732:	697b      	ldr	r3, [r7, #20]
 8024734:	fa01 f303 	lsl.w	r3, r1, r3
 8024738:	43db      	mvns	r3, r3
 802473a:	401a      	ands	r2, r3
 802473c:	687b      	ldr	r3, [r7, #4]
 802473e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8024740:	687b      	ldr	r3, [r7, #4]
 8024742:	689a      	ldr	r2, [r3, #8]
 8024744:	697b      	ldr	r3, [r7, #20]
 8024746:	005b      	lsls	r3, r3, #1
 8024748:	2103      	movs	r1, #3
 802474a:	fa01 f303 	lsl.w	r3, r1, r3
 802474e:	43db      	mvns	r3, r3
 8024750:	401a      	ands	r2, r3
 8024752:	687b      	ldr	r3, [r7, #4]
 8024754:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8024756:	697b      	ldr	r3, [r7, #20]
 8024758:	3301      	adds	r3, #1
 802475a:	617b      	str	r3, [r7, #20]
 802475c:	697b      	ldr	r3, [r7, #20]
 802475e:	2b0f      	cmp	r3, #15
 8024760:	f67f af22 	bls.w	80245a8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8024764:	bf00      	nop
 8024766:	bf00      	nop
 8024768:	371c      	adds	r7, #28
 802476a:	46bd      	mov	sp, r7
 802476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024770:	4770      	bx	lr
 8024772:	bf00      	nop
 8024774:	40013800 	.word	0x40013800
 8024778:	40020000 	.word	0x40020000
 802477c:	40020400 	.word	0x40020400
 8024780:	40020800 	.word	0x40020800
 8024784:	40020c00 	.word	0x40020c00
 8024788:	40021000 	.word	0x40021000
 802478c:	40021400 	.word	0x40021400
 8024790:	40021800 	.word	0x40021800
 8024794:	40021c00 	.word	0x40021c00
 8024798:	40022000 	.word	0x40022000
 802479c:	40022400 	.word	0x40022400
 80247a0:	40013c00 	.word	0x40013c00

080247a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80247a4:	b480      	push	{r7}
 80247a6:	b083      	sub	sp, #12
 80247a8:	af00      	add	r7, sp, #0
 80247aa:	6078      	str	r0, [r7, #4]
 80247ac:	460b      	mov	r3, r1
 80247ae:	807b      	strh	r3, [r7, #2]
 80247b0:	4613      	mov	r3, r2
 80247b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80247b4:	787b      	ldrb	r3, [r7, #1]
 80247b6:	2b00      	cmp	r3, #0
 80247b8:	d003      	beq.n	80247c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80247ba:	887a      	ldrh	r2, [r7, #2]
 80247bc:	687b      	ldr	r3, [r7, #4]
 80247be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80247c0:	e003      	b.n	80247ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80247c2:	887b      	ldrh	r3, [r7, #2]
 80247c4:	041a      	lsls	r2, r3, #16
 80247c6:	687b      	ldr	r3, [r7, #4]
 80247c8:	619a      	str	r2, [r3, #24]
}
 80247ca:	bf00      	nop
 80247cc:	370c      	adds	r7, #12
 80247ce:	46bd      	mov	sp, r7
 80247d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80247d4:	4770      	bx	lr
	...

080247d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80247d8:	b580      	push	{r7, lr}
 80247da:	b082      	sub	sp, #8
 80247dc:	af00      	add	r7, sp, #0
 80247de:	4603      	mov	r3, r0
 80247e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80247e2:	4b08      	ldr	r3, [pc, #32]	; (8024804 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80247e4:	695a      	ldr	r2, [r3, #20]
 80247e6:	88fb      	ldrh	r3, [r7, #6]
 80247e8:	4013      	ands	r3, r2
 80247ea:	2b00      	cmp	r3, #0
 80247ec:	d006      	beq.n	80247fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80247ee:	4a05      	ldr	r2, [pc, #20]	; (8024804 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80247f0:	88fb      	ldrh	r3, [r7, #6]
 80247f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80247f4:	88fb      	ldrh	r3, [r7, #6]
 80247f6:	4618      	mov	r0, r3
 80247f8:	f7fd fafe 	bl	8021df8 <HAL_GPIO_EXTI_Callback>
  }
}
 80247fc:	bf00      	nop
 80247fe:	3708      	adds	r7, #8
 8024800:	46bd      	mov	sp, r7
 8024802:	bd80      	pop	{r7, pc}
 8024804:	40013c00 	.word	0x40013c00

08024808 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8024808:	b5f0      	push	{r4, r5, r6, r7, lr}
 802480a:	b08f      	sub	sp, #60	; 0x3c
 802480c:	af0a      	add	r7, sp, #40	; 0x28
 802480e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8024810:	687b      	ldr	r3, [r7, #4]
 8024812:	2b00      	cmp	r3, #0
 8024814:	d101      	bne.n	802481a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8024816:	2301      	movs	r3, #1
 8024818:	e054      	b.n	80248c4 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 802481a:	687b      	ldr	r3, [r7, #4]
 802481c:	681b      	ldr	r3, [r3, #0]
 802481e:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8024820:	687b      	ldr	r3, [r7, #4]
 8024822:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8024826:	b2db      	uxtb	r3, r3
 8024828:	2b00      	cmp	r3, #0
 802482a:	d106      	bne.n	802483a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 802482c:	687b      	ldr	r3, [r7, #4]
 802482e:	2200      	movs	r2, #0
 8024830:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8024834:	6878      	ldr	r0, [r7, #4]
 8024836:	f008 fd01 	bl	802d23c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 802483a:	687b      	ldr	r3, [r7, #4]
 802483c:	2203      	movs	r2, #3
 802483e:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8024842:	68fb      	ldr	r3, [r7, #12]
 8024844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8024846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802484a:	2b00      	cmp	r3, #0
 802484c:	d102      	bne.n	8024854 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 802484e:	687b      	ldr	r3, [r7, #4]
 8024850:	2200      	movs	r2, #0
 8024852:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8024854:	687b      	ldr	r3, [r7, #4]
 8024856:	681b      	ldr	r3, [r3, #0]
 8024858:	4618      	mov	r0, r3
 802485a:	f005 fd2f 	bl	802a2bc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 802485e:	687b      	ldr	r3, [r7, #4]
 8024860:	681b      	ldr	r3, [r3, #0]
 8024862:	603b      	str	r3, [r7, #0]
 8024864:	687e      	ldr	r6, [r7, #4]
 8024866:	466d      	mov	r5, sp
 8024868:	f106 0410 	add.w	r4, r6, #16
 802486c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 802486e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8024870:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8024872:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8024874:	e894 0003 	ldmia.w	r4, {r0, r1}
 8024878:	e885 0003 	stmia.w	r5, {r0, r1}
 802487c:	1d33      	adds	r3, r6, #4
 802487e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8024880:	6838      	ldr	r0, [r7, #0]
 8024882:	f005 fca9 	bl	802a1d8 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8024886:	687b      	ldr	r3, [r7, #4]
 8024888:	681b      	ldr	r3, [r3, #0]
 802488a:	2101      	movs	r1, #1
 802488c:	4618      	mov	r0, r3
 802488e:	f005 fd26 	bl	802a2de <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8024892:	687b      	ldr	r3, [r7, #4]
 8024894:	681b      	ldr	r3, [r3, #0]
 8024896:	603b      	str	r3, [r7, #0]
 8024898:	687e      	ldr	r6, [r7, #4]
 802489a:	466d      	mov	r5, sp
 802489c:	f106 0410 	add.w	r4, r6, #16
 80248a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80248a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80248a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80248a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80248a8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80248ac:	e885 0003 	stmia.w	r5, {r0, r1}
 80248b0:	1d33      	adds	r3, r6, #4
 80248b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80248b4:	6838      	ldr	r0, [r7, #0]
 80248b6:	f005 feaf 	bl	802a618 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80248ba:	687b      	ldr	r3, [r7, #4]
 80248bc:	2201      	movs	r2, #1
 80248be:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80248c2:	2300      	movs	r3, #0
}
 80248c4:	4618      	mov	r0, r3
 80248c6:	3714      	adds	r7, #20
 80248c8:	46bd      	mov	sp, r7
 80248ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080248cc <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80248cc:	b590      	push	{r4, r7, lr}
 80248ce:	b089      	sub	sp, #36	; 0x24
 80248d0:	af04      	add	r7, sp, #16
 80248d2:	6078      	str	r0, [r7, #4]
 80248d4:	4608      	mov	r0, r1
 80248d6:	4611      	mov	r1, r2
 80248d8:	461a      	mov	r2, r3
 80248da:	4603      	mov	r3, r0
 80248dc:	70fb      	strb	r3, [r7, #3]
 80248de:	460b      	mov	r3, r1
 80248e0:	70bb      	strb	r3, [r7, #2]
 80248e2:	4613      	mov	r3, r2
 80248e4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80248e6:	687b      	ldr	r3, [r7, #4]
 80248e8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80248ec:	2b01      	cmp	r3, #1
 80248ee:	d101      	bne.n	80248f4 <HAL_HCD_HC_Init+0x28>
 80248f0:	2302      	movs	r3, #2
 80248f2:	e076      	b.n	80249e2 <HAL_HCD_HC_Init+0x116>
 80248f4:	687b      	ldr	r3, [r7, #4]
 80248f6:	2201      	movs	r2, #1
 80248f8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80248fc:	78fb      	ldrb	r3, [r7, #3]
 80248fe:	687a      	ldr	r2, [r7, #4]
 8024900:	212c      	movs	r1, #44	; 0x2c
 8024902:	fb01 f303 	mul.w	r3, r1, r3
 8024906:	4413      	add	r3, r2
 8024908:	333d      	adds	r3, #61	; 0x3d
 802490a:	2200      	movs	r2, #0
 802490c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 802490e:	78fb      	ldrb	r3, [r7, #3]
 8024910:	687a      	ldr	r2, [r7, #4]
 8024912:	212c      	movs	r1, #44	; 0x2c
 8024914:	fb01 f303 	mul.w	r3, r1, r3
 8024918:	4413      	add	r3, r2
 802491a:	3338      	adds	r3, #56	; 0x38
 802491c:	787a      	ldrb	r2, [r7, #1]
 802491e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8024920:	78fb      	ldrb	r3, [r7, #3]
 8024922:	687a      	ldr	r2, [r7, #4]
 8024924:	212c      	movs	r1, #44	; 0x2c
 8024926:	fb01 f303 	mul.w	r3, r1, r3
 802492a:	4413      	add	r3, r2
 802492c:	3340      	adds	r3, #64	; 0x40
 802492e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8024930:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8024932:	78fb      	ldrb	r3, [r7, #3]
 8024934:	687a      	ldr	r2, [r7, #4]
 8024936:	212c      	movs	r1, #44	; 0x2c
 8024938:	fb01 f303 	mul.w	r3, r1, r3
 802493c:	4413      	add	r3, r2
 802493e:	3339      	adds	r3, #57	; 0x39
 8024940:	78fa      	ldrb	r2, [r7, #3]
 8024942:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8024944:	78fb      	ldrb	r3, [r7, #3]
 8024946:	687a      	ldr	r2, [r7, #4]
 8024948:	212c      	movs	r1, #44	; 0x2c
 802494a:	fb01 f303 	mul.w	r3, r1, r3
 802494e:	4413      	add	r3, r2
 8024950:	333f      	adds	r3, #63	; 0x3f
 8024952:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8024956:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8024958:	78fb      	ldrb	r3, [r7, #3]
 802495a:	78ba      	ldrb	r2, [r7, #2]
 802495c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8024960:	b2d0      	uxtb	r0, r2
 8024962:	687a      	ldr	r2, [r7, #4]
 8024964:	212c      	movs	r1, #44	; 0x2c
 8024966:	fb01 f303 	mul.w	r3, r1, r3
 802496a:	4413      	add	r3, r2
 802496c:	333a      	adds	r3, #58	; 0x3a
 802496e:	4602      	mov	r2, r0
 8024970:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8024972:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8024976:	2b00      	cmp	r3, #0
 8024978:	da09      	bge.n	802498e <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 802497a:	78fb      	ldrb	r3, [r7, #3]
 802497c:	687a      	ldr	r2, [r7, #4]
 802497e:	212c      	movs	r1, #44	; 0x2c
 8024980:	fb01 f303 	mul.w	r3, r1, r3
 8024984:	4413      	add	r3, r2
 8024986:	333b      	adds	r3, #59	; 0x3b
 8024988:	2201      	movs	r2, #1
 802498a:	701a      	strb	r2, [r3, #0]
 802498c:	e008      	b.n	80249a0 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 802498e:	78fb      	ldrb	r3, [r7, #3]
 8024990:	687a      	ldr	r2, [r7, #4]
 8024992:	212c      	movs	r1, #44	; 0x2c
 8024994:	fb01 f303 	mul.w	r3, r1, r3
 8024998:	4413      	add	r3, r2
 802499a:	333b      	adds	r3, #59	; 0x3b
 802499c:	2200      	movs	r2, #0
 802499e:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80249a0:	78fb      	ldrb	r3, [r7, #3]
 80249a2:	687a      	ldr	r2, [r7, #4]
 80249a4:	212c      	movs	r1, #44	; 0x2c
 80249a6:	fb01 f303 	mul.w	r3, r1, r3
 80249aa:	4413      	add	r3, r2
 80249ac:	333c      	adds	r3, #60	; 0x3c
 80249ae:	f897 2020 	ldrb.w	r2, [r7, #32]
 80249b2:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80249b4:	687b      	ldr	r3, [r7, #4]
 80249b6:	6818      	ldr	r0, [r3, #0]
 80249b8:	787c      	ldrb	r4, [r7, #1]
 80249ba:	78ba      	ldrb	r2, [r7, #2]
 80249bc:	78f9      	ldrb	r1, [r7, #3]
 80249be:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80249c0:	9302      	str	r3, [sp, #8]
 80249c2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80249c6:	9301      	str	r3, [sp, #4]
 80249c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80249cc:	9300      	str	r3, [sp, #0]
 80249ce:	4623      	mov	r3, r4
 80249d0:	f005 ffa8 	bl	802a924 <USB_HC_Init>
 80249d4:	4603      	mov	r3, r0
 80249d6:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80249d8:	687b      	ldr	r3, [r7, #4]
 80249da:	2200      	movs	r2, #0
 80249dc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80249e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80249e2:	4618      	mov	r0, r3
 80249e4:	3714      	adds	r7, #20
 80249e6:	46bd      	mov	sp, r7
 80249e8:	bd90      	pop	{r4, r7, pc}

080249ea <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80249ea:	b580      	push	{r7, lr}
 80249ec:	b084      	sub	sp, #16
 80249ee:	af00      	add	r7, sp, #0
 80249f0:	6078      	str	r0, [r7, #4]
 80249f2:	460b      	mov	r3, r1
 80249f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80249f6:	2300      	movs	r3, #0
 80249f8:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80249fa:	687b      	ldr	r3, [r7, #4]
 80249fc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8024a00:	2b01      	cmp	r3, #1
 8024a02:	d101      	bne.n	8024a08 <HAL_HCD_HC_Halt+0x1e>
 8024a04:	2302      	movs	r3, #2
 8024a06:	e00f      	b.n	8024a28 <HAL_HCD_HC_Halt+0x3e>
 8024a08:	687b      	ldr	r3, [r7, #4]
 8024a0a:	2201      	movs	r2, #1
 8024a0c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8024a10:	687b      	ldr	r3, [r7, #4]
 8024a12:	681b      	ldr	r3, [r3, #0]
 8024a14:	78fa      	ldrb	r2, [r7, #3]
 8024a16:	4611      	mov	r1, r2
 8024a18:	4618      	mov	r0, r3
 8024a1a:	f006 f9f8 	bl	802ae0e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8024a1e:	687b      	ldr	r3, [r7, #4]
 8024a20:	2200      	movs	r2, #0
 8024a22:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8024a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8024a28:	4618      	mov	r0, r3
 8024a2a:	3710      	adds	r7, #16
 8024a2c:	46bd      	mov	sp, r7
 8024a2e:	bd80      	pop	{r7, pc}

08024a30 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8024a30:	b580      	push	{r7, lr}
 8024a32:	b082      	sub	sp, #8
 8024a34:	af00      	add	r7, sp, #0
 8024a36:	6078      	str	r0, [r7, #4]
 8024a38:	4608      	mov	r0, r1
 8024a3a:	4611      	mov	r1, r2
 8024a3c:	461a      	mov	r2, r3
 8024a3e:	4603      	mov	r3, r0
 8024a40:	70fb      	strb	r3, [r7, #3]
 8024a42:	460b      	mov	r3, r1
 8024a44:	70bb      	strb	r3, [r7, #2]
 8024a46:	4613      	mov	r3, r2
 8024a48:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8024a4a:	78fb      	ldrb	r3, [r7, #3]
 8024a4c:	687a      	ldr	r2, [r7, #4]
 8024a4e:	212c      	movs	r1, #44	; 0x2c
 8024a50:	fb01 f303 	mul.w	r3, r1, r3
 8024a54:	4413      	add	r3, r2
 8024a56:	333b      	adds	r3, #59	; 0x3b
 8024a58:	78ba      	ldrb	r2, [r7, #2]
 8024a5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8024a5c:	78fb      	ldrb	r3, [r7, #3]
 8024a5e:	687a      	ldr	r2, [r7, #4]
 8024a60:	212c      	movs	r1, #44	; 0x2c
 8024a62:	fb01 f303 	mul.w	r3, r1, r3
 8024a66:	4413      	add	r3, r2
 8024a68:	333f      	adds	r3, #63	; 0x3f
 8024a6a:	787a      	ldrb	r2, [r7, #1]
 8024a6c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8024a6e:	7c3b      	ldrb	r3, [r7, #16]
 8024a70:	2b00      	cmp	r3, #0
 8024a72:	d112      	bne.n	8024a9a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8024a74:	78fb      	ldrb	r3, [r7, #3]
 8024a76:	687a      	ldr	r2, [r7, #4]
 8024a78:	212c      	movs	r1, #44	; 0x2c
 8024a7a:	fb01 f303 	mul.w	r3, r1, r3
 8024a7e:	4413      	add	r3, r2
 8024a80:	3342      	adds	r3, #66	; 0x42
 8024a82:	2203      	movs	r2, #3
 8024a84:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8024a86:	78fb      	ldrb	r3, [r7, #3]
 8024a88:	687a      	ldr	r2, [r7, #4]
 8024a8a:	212c      	movs	r1, #44	; 0x2c
 8024a8c:	fb01 f303 	mul.w	r3, r1, r3
 8024a90:	4413      	add	r3, r2
 8024a92:	333d      	adds	r3, #61	; 0x3d
 8024a94:	7f3a      	ldrb	r2, [r7, #28]
 8024a96:	701a      	strb	r2, [r3, #0]
 8024a98:	e008      	b.n	8024aac <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024a9a:	78fb      	ldrb	r3, [r7, #3]
 8024a9c:	687a      	ldr	r2, [r7, #4]
 8024a9e:	212c      	movs	r1, #44	; 0x2c
 8024aa0:	fb01 f303 	mul.w	r3, r1, r3
 8024aa4:	4413      	add	r3, r2
 8024aa6:	3342      	adds	r3, #66	; 0x42
 8024aa8:	2202      	movs	r2, #2
 8024aaa:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8024aac:	787b      	ldrb	r3, [r7, #1]
 8024aae:	2b03      	cmp	r3, #3
 8024ab0:	f200 80c6 	bhi.w	8024c40 <HAL_HCD_HC_SubmitRequest+0x210>
 8024ab4:	a201      	add	r2, pc, #4	; (adr r2, 8024abc <HAL_HCD_HC_SubmitRequest+0x8c>)
 8024ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024aba:	bf00      	nop
 8024abc:	08024acd 	.word	0x08024acd
 8024ac0:	08024c2d 	.word	0x08024c2d
 8024ac4:	08024b31 	.word	0x08024b31
 8024ac8:	08024baf 	.word	0x08024baf
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8024acc:	7c3b      	ldrb	r3, [r7, #16]
 8024ace:	2b01      	cmp	r3, #1
 8024ad0:	f040 80b8 	bne.w	8024c44 <HAL_HCD_HC_SubmitRequest+0x214>
 8024ad4:	78bb      	ldrb	r3, [r7, #2]
 8024ad6:	2b00      	cmp	r3, #0
 8024ad8:	f040 80b4 	bne.w	8024c44 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8024adc:	8b3b      	ldrh	r3, [r7, #24]
 8024ade:	2b00      	cmp	r3, #0
 8024ae0:	d108      	bne.n	8024af4 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8024ae2:	78fb      	ldrb	r3, [r7, #3]
 8024ae4:	687a      	ldr	r2, [r7, #4]
 8024ae6:	212c      	movs	r1, #44	; 0x2c
 8024ae8:	fb01 f303 	mul.w	r3, r1, r3
 8024aec:	4413      	add	r3, r2
 8024aee:	3355      	adds	r3, #85	; 0x55
 8024af0:	2201      	movs	r2, #1
 8024af2:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8024af4:	78fb      	ldrb	r3, [r7, #3]
 8024af6:	687a      	ldr	r2, [r7, #4]
 8024af8:	212c      	movs	r1, #44	; 0x2c
 8024afa:	fb01 f303 	mul.w	r3, r1, r3
 8024afe:	4413      	add	r3, r2
 8024b00:	3355      	adds	r3, #85	; 0x55
 8024b02:	781b      	ldrb	r3, [r3, #0]
 8024b04:	2b00      	cmp	r3, #0
 8024b06:	d109      	bne.n	8024b1c <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024b08:	78fb      	ldrb	r3, [r7, #3]
 8024b0a:	687a      	ldr	r2, [r7, #4]
 8024b0c:	212c      	movs	r1, #44	; 0x2c
 8024b0e:	fb01 f303 	mul.w	r3, r1, r3
 8024b12:	4413      	add	r3, r2
 8024b14:	3342      	adds	r3, #66	; 0x42
 8024b16:	2200      	movs	r2, #0
 8024b18:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8024b1a:	e093      	b.n	8024c44 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024b1c:	78fb      	ldrb	r3, [r7, #3]
 8024b1e:	687a      	ldr	r2, [r7, #4]
 8024b20:	212c      	movs	r1, #44	; 0x2c
 8024b22:	fb01 f303 	mul.w	r3, r1, r3
 8024b26:	4413      	add	r3, r2
 8024b28:	3342      	adds	r3, #66	; 0x42
 8024b2a:	2202      	movs	r2, #2
 8024b2c:	701a      	strb	r2, [r3, #0]
      break;
 8024b2e:	e089      	b.n	8024c44 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8024b30:	78bb      	ldrb	r3, [r7, #2]
 8024b32:	2b00      	cmp	r3, #0
 8024b34:	d11d      	bne.n	8024b72 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8024b36:	78fb      	ldrb	r3, [r7, #3]
 8024b38:	687a      	ldr	r2, [r7, #4]
 8024b3a:	212c      	movs	r1, #44	; 0x2c
 8024b3c:	fb01 f303 	mul.w	r3, r1, r3
 8024b40:	4413      	add	r3, r2
 8024b42:	3355      	adds	r3, #85	; 0x55
 8024b44:	781b      	ldrb	r3, [r3, #0]
 8024b46:	2b00      	cmp	r3, #0
 8024b48:	d109      	bne.n	8024b5e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024b4a:	78fb      	ldrb	r3, [r7, #3]
 8024b4c:	687a      	ldr	r2, [r7, #4]
 8024b4e:	212c      	movs	r1, #44	; 0x2c
 8024b50:	fb01 f303 	mul.w	r3, r1, r3
 8024b54:	4413      	add	r3, r2
 8024b56:	3342      	adds	r3, #66	; 0x42
 8024b58:	2200      	movs	r2, #0
 8024b5a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8024b5c:	e073      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024b5e:	78fb      	ldrb	r3, [r7, #3]
 8024b60:	687a      	ldr	r2, [r7, #4]
 8024b62:	212c      	movs	r1, #44	; 0x2c
 8024b64:	fb01 f303 	mul.w	r3, r1, r3
 8024b68:	4413      	add	r3, r2
 8024b6a:	3342      	adds	r3, #66	; 0x42
 8024b6c:	2202      	movs	r2, #2
 8024b6e:	701a      	strb	r2, [r3, #0]
      break;
 8024b70:	e069      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8024b72:	78fb      	ldrb	r3, [r7, #3]
 8024b74:	687a      	ldr	r2, [r7, #4]
 8024b76:	212c      	movs	r1, #44	; 0x2c
 8024b78:	fb01 f303 	mul.w	r3, r1, r3
 8024b7c:	4413      	add	r3, r2
 8024b7e:	3354      	adds	r3, #84	; 0x54
 8024b80:	781b      	ldrb	r3, [r3, #0]
 8024b82:	2b00      	cmp	r3, #0
 8024b84:	d109      	bne.n	8024b9a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024b86:	78fb      	ldrb	r3, [r7, #3]
 8024b88:	687a      	ldr	r2, [r7, #4]
 8024b8a:	212c      	movs	r1, #44	; 0x2c
 8024b8c:	fb01 f303 	mul.w	r3, r1, r3
 8024b90:	4413      	add	r3, r2
 8024b92:	3342      	adds	r3, #66	; 0x42
 8024b94:	2200      	movs	r2, #0
 8024b96:	701a      	strb	r2, [r3, #0]
      break;
 8024b98:	e055      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024b9a:	78fb      	ldrb	r3, [r7, #3]
 8024b9c:	687a      	ldr	r2, [r7, #4]
 8024b9e:	212c      	movs	r1, #44	; 0x2c
 8024ba0:	fb01 f303 	mul.w	r3, r1, r3
 8024ba4:	4413      	add	r3, r2
 8024ba6:	3342      	adds	r3, #66	; 0x42
 8024ba8:	2202      	movs	r2, #2
 8024baa:	701a      	strb	r2, [r3, #0]
      break;
 8024bac:	e04b      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8024bae:	78bb      	ldrb	r3, [r7, #2]
 8024bb0:	2b00      	cmp	r3, #0
 8024bb2:	d11d      	bne.n	8024bf0 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8024bb4:	78fb      	ldrb	r3, [r7, #3]
 8024bb6:	687a      	ldr	r2, [r7, #4]
 8024bb8:	212c      	movs	r1, #44	; 0x2c
 8024bba:	fb01 f303 	mul.w	r3, r1, r3
 8024bbe:	4413      	add	r3, r2
 8024bc0:	3355      	adds	r3, #85	; 0x55
 8024bc2:	781b      	ldrb	r3, [r3, #0]
 8024bc4:	2b00      	cmp	r3, #0
 8024bc6:	d109      	bne.n	8024bdc <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024bc8:	78fb      	ldrb	r3, [r7, #3]
 8024bca:	687a      	ldr	r2, [r7, #4]
 8024bcc:	212c      	movs	r1, #44	; 0x2c
 8024bce:	fb01 f303 	mul.w	r3, r1, r3
 8024bd2:	4413      	add	r3, r2
 8024bd4:	3342      	adds	r3, #66	; 0x42
 8024bd6:	2200      	movs	r2, #0
 8024bd8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8024bda:	e034      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024bdc:	78fb      	ldrb	r3, [r7, #3]
 8024bde:	687a      	ldr	r2, [r7, #4]
 8024be0:	212c      	movs	r1, #44	; 0x2c
 8024be2:	fb01 f303 	mul.w	r3, r1, r3
 8024be6:	4413      	add	r3, r2
 8024be8:	3342      	adds	r3, #66	; 0x42
 8024bea:	2202      	movs	r2, #2
 8024bec:	701a      	strb	r2, [r3, #0]
      break;
 8024bee:	e02a      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8024bf0:	78fb      	ldrb	r3, [r7, #3]
 8024bf2:	687a      	ldr	r2, [r7, #4]
 8024bf4:	212c      	movs	r1, #44	; 0x2c
 8024bf6:	fb01 f303 	mul.w	r3, r1, r3
 8024bfa:	4413      	add	r3, r2
 8024bfc:	3354      	adds	r3, #84	; 0x54
 8024bfe:	781b      	ldrb	r3, [r3, #0]
 8024c00:	2b00      	cmp	r3, #0
 8024c02:	d109      	bne.n	8024c18 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024c04:	78fb      	ldrb	r3, [r7, #3]
 8024c06:	687a      	ldr	r2, [r7, #4]
 8024c08:	212c      	movs	r1, #44	; 0x2c
 8024c0a:	fb01 f303 	mul.w	r3, r1, r3
 8024c0e:	4413      	add	r3, r2
 8024c10:	3342      	adds	r3, #66	; 0x42
 8024c12:	2200      	movs	r2, #0
 8024c14:	701a      	strb	r2, [r3, #0]
      break;
 8024c16:	e016      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8024c18:	78fb      	ldrb	r3, [r7, #3]
 8024c1a:	687a      	ldr	r2, [r7, #4]
 8024c1c:	212c      	movs	r1, #44	; 0x2c
 8024c1e:	fb01 f303 	mul.w	r3, r1, r3
 8024c22:	4413      	add	r3, r2
 8024c24:	3342      	adds	r3, #66	; 0x42
 8024c26:	2202      	movs	r2, #2
 8024c28:	701a      	strb	r2, [r3, #0]
      break;
 8024c2a:	e00c      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8024c2c:	78fb      	ldrb	r3, [r7, #3]
 8024c2e:	687a      	ldr	r2, [r7, #4]
 8024c30:	212c      	movs	r1, #44	; 0x2c
 8024c32:	fb01 f303 	mul.w	r3, r1, r3
 8024c36:	4413      	add	r3, r2
 8024c38:	3342      	adds	r3, #66	; 0x42
 8024c3a:	2200      	movs	r2, #0
 8024c3c:	701a      	strb	r2, [r3, #0]
      break;
 8024c3e:	e002      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8024c40:	bf00      	nop
 8024c42:	e000      	b.n	8024c46 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8024c44:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8024c46:	78fb      	ldrb	r3, [r7, #3]
 8024c48:	687a      	ldr	r2, [r7, #4]
 8024c4a:	212c      	movs	r1, #44	; 0x2c
 8024c4c:	fb01 f303 	mul.w	r3, r1, r3
 8024c50:	4413      	add	r3, r2
 8024c52:	3344      	adds	r3, #68	; 0x44
 8024c54:	697a      	ldr	r2, [r7, #20]
 8024c56:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8024c58:	78fb      	ldrb	r3, [r7, #3]
 8024c5a:	8b3a      	ldrh	r2, [r7, #24]
 8024c5c:	6879      	ldr	r1, [r7, #4]
 8024c5e:	202c      	movs	r0, #44	; 0x2c
 8024c60:	fb00 f303 	mul.w	r3, r0, r3
 8024c64:	440b      	add	r3, r1
 8024c66:	334c      	adds	r3, #76	; 0x4c
 8024c68:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8024c6a:	78fb      	ldrb	r3, [r7, #3]
 8024c6c:	687a      	ldr	r2, [r7, #4]
 8024c6e:	212c      	movs	r1, #44	; 0x2c
 8024c70:	fb01 f303 	mul.w	r3, r1, r3
 8024c74:	4413      	add	r3, r2
 8024c76:	3360      	adds	r3, #96	; 0x60
 8024c78:	2200      	movs	r2, #0
 8024c7a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8024c7c:	78fb      	ldrb	r3, [r7, #3]
 8024c7e:	687a      	ldr	r2, [r7, #4]
 8024c80:	212c      	movs	r1, #44	; 0x2c
 8024c82:	fb01 f303 	mul.w	r3, r1, r3
 8024c86:	4413      	add	r3, r2
 8024c88:	3350      	adds	r3, #80	; 0x50
 8024c8a:	2200      	movs	r2, #0
 8024c8c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8024c8e:	78fb      	ldrb	r3, [r7, #3]
 8024c90:	687a      	ldr	r2, [r7, #4]
 8024c92:	212c      	movs	r1, #44	; 0x2c
 8024c94:	fb01 f303 	mul.w	r3, r1, r3
 8024c98:	4413      	add	r3, r2
 8024c9a:	3339      	adds	r3, #57	; 0x39
 8024c9c:	78fa      	ldrb	r2, [r7, #3]
 8024c9e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8024ca0:	78fb      	ldrb	r3, [r7, #3]
 8024ca2:	687a      	ldr	r2, [r7, #4]
 8024ca4:	212c      	movs	r1, #44	; 0x2c
 8024ca6:	fb01 f303 	mul.w	r3, r1, r3
 8024caa:	4413      	add	r3, r2
 8024cac:	3361      	adds	r3, #97	; 0x61
 8024cae:	2200      	movs	r2, #0
 8024cb0:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8024cb2:	687b      	ldr	r3, [r7, #4]
 8024cb4:	6818      	ldr	r0, [r3, #0]
 8024cb6:	78fb      	ldrb	r3, [r7, #3]
 8024cb8:	222c      	movs	r2, #44	; 0x2c
 8024cba:	fb02 f303 	mul.w	r3, r2, r3
 8024cbe:	3338      	adds	r3, #56	; 0x38
 8024cc0:	687a      	ldr	r2, [r7, #4]
 8024cc2:	18d1      	adds	r1, r2, r3
 8024cc4:	687b      	ldr	r3, [r7, #4]
 8024cc6:	691b      	ldr	r3, [r3, #16]
 8024cc8:	b2db      	uxtb	r3, r3
 8024cca:	461a      	mov	r2, r3
 8024ccc:	f005 ff4c 	bl	802ab68 <USB_HC_StartXfer>
 8024cd0:	4603      	mov	r3, r0
}
 8024cd2:	4618      	mov	r0, r3
 8024cd4:	3708      	adds	r7, #8
 8024cd6:	46bd      	mov	sp, r7
 8024cd8:	bd80      	pop	{r7, pc}
 8024cda:	bf00      	nop

08024cdc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8024cdc:	b580      	push	{r7, lr}
 8024cde:	b086      	sub	sp, #24
 8024ce0:	af00      	add	r7, sp, #0
 8024ce2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8024ce4:	687b      	ldr	r3, [r7, #4]
 8024ce6:	681b      	ldr	r3, [r3, #0]
 8024ce8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024cea:	693b      	ldr	r3, [r7, #16]
 8024cec:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8024cee:	687b      	ldr	r3, [r7, #4]
 8024cf0:	681b      	ldr	r3, [r3, #0]
 8024cf2:	4618      	mov	r0, r3
 8024cf4:	f005 fc4d 	bl	802a592 <USB_GetMode>
 8024cf8:	4603      	mov	r3, r0
 8024cfa:	2b01      	cmp	r3, #1
 8024cfc:	f040 80f6 	bne.w	8024eec <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8024d00:	687b      	ldr	r3, [r7, #4]
 8024d02:	681b      	ldr	r3, [r3, #0]
 8024d04:	4618      	mov	r0, r3
 8024d06:	f005 fc31 	bl	802a56c <USB_ReadInterrupts>
 8024d0a:	4603      	mov	r3, r0
 8024d0c:	2b00      	cmp	r3, #0
 8024d0e:	f000 80ec 	beq.w	8024eea <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8024d12:	687b      	ldr	r3, [r7, #4]
 8024d14:	681b      	ldr	r3, [r3, #0]
 8024d16:	4618      	mov	r0, r3
 8024d18:	f005 fc28 	bl	802a56c <USB_ReadInterrupts>
 8024d1c:	4603      	mov	r3, r0
 8024d1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8024d22:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8024d26:	d104      	bne.n	8024d32 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8024d28:	687b      	ldr	r3, [r7, #4]
 8024d2a:	681b      	ldr	r3, [r3, #0]
 8024d2c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8024d30:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8024d32:	687b      	ldr	r3, [r7, #4]
 8024d34:	681b      	ldr	r3, [r3, #0]
 8024d36:	4618      	mov	r0, r3
 8024d38:	f005 fc18 	bl	802a56c <USB_ReadInterrupts>
 8024d3c:	4603      	mov	r3, r0
 8024d3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8024d42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8024d46:	d104      	bne.n	8024d52 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8024d48:	687b      	ldr	r3, [r7, #4]
 8024d4a:	681b      	ldr	r3, [r3, #0]
 8024d4c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8024d50:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8024d52:	687b      	ldr	r3, [r7, #4]
 8024d54:	681b      	ldr	r3, [r3, #0]
 8024d56:	4618      	mov	r0, r3
 8024d58:	f005 fc08 	bl	802a56c <USB_ReadInterrupts>
 8024d5c:	4603      	mov	r3, r0
 8024d5e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8024d62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8024d66:	d104      	bne.n	8024d72 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8024d68:	687b      	ldr	r3, [r7, #4]
 8024d6a:	681b      	ldr	r3, [r3, #0]
 8024d6c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8024d70:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8024d72:	687b      	ldr	r3, [r7, #4]
 8024d74:	681b      	ldr	r3, [r3, #0]
 8024d76:	4618      	mov	r0, r3
 8024d78:	f005 fbf8 	bl	802a56c <USB_ReadInterrupts>
 8024d7c:	4603      	mov	r3, r0
 8024d7e:	f003 0302 	and.w	r3, r3, #2
 8024d82:	2b02      	cmp	r3, #2
 8024d84:	d103      	bne.n	8024d8e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8024d86:	687b      	ldr	r3, [r7, #4]
 8024d88:	681b      	ldr	r3, [r3, #0]
 8024d8a:	2202      	movs	r2, #2
 8024d8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8024d8e:	687b      	ldr	r3, [r7, #4]
 8024d90:	681b      	ldr	r3, [r3, #0]
 8024d92:	4618      	mov	r0, r3
 8024d94:	f005 fbea 	bl	802a56c <USB_ReadInterrupts>
 8024d98:	4603      	mov	r3, r0
 8024d9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8024d9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8024da2:	d11c      	bne.n	8024dde <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8024da4:	687b      	ldr	r3, [r7, #4]
 8024da6:	681b      	ldr	r3, [r3, #0]
 8024da8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8024dac:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8024dae:	68fb      	ldr	r3, [r7, #12]
 8024db0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8024db4:	681b      	ldr	r3, [r3, #0]
 8024db6:	f003 0301 	and.w	r3, r3, #1
 8024dba:	2b00      	cmp	r3, #0
 8024dbc:	d10f      	bne.n	8024dde <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8024dbe:	2110      	movs	r1, #16
 8024dc0:	6938      	ldr	r0, [r7, #16]
 8024dc2:	f005 fad9 	bl	802a378 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8024dc6:	6938      	ldr	r0, [r7, #16]
 8024dc8:	f005 fb0a 	bl	802a3e0 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8024dcc:	687b      	ldr	r3, [r7, #4]
 8024dce:	681b      	ldr	r3, [r3, #0]
 8024dd0:	2101      	movs	r1, #1
 8024dd2:	4618      	mov	r0, r3
 8024dd4:	f005 fce0 	bl	802a798 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8024dd8:	6878      	ldr	r0, [r7, #4]
 8024dda:	f008 faa9 	bl	802d330 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8024dde:	687b      	ldr	r3, [r7, #4]
 8024de0:	681b      	ldr	r3, [r3, #0]
 8024de2:	4618      	mov	r0, r3
 8024de4:	f005 fbc2 	bl	802a56c <USB_ReadInterrupts>
 8024de8:	4603      	mov	r3, r0
 8024dea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8024dee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8024df2:	d102      	bne.n	8024dfa <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8024df4:	6878      	ldr	r0, [r7, #4]
 8024df6:	f001 f89e 	bl	8025f36 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8024dfa:	687b      	ldr	r3, [r7, #4]
 8024dfc:	681b      	ldr	r3, [r3, #0]
 8024dfe:	4618      	mov	r0, r3
 8024e00:	f005 fbb4 	bl	802a56c <USB_ReadInterrupts>
 8024e04:	4603      	mov	r3, r0
 8024e06:	f003 0308 	and.w	r3, r3, #8
 8024e0a:	2b08      	cmp	r3, #8
 8024e0c:	d106      	bne.n	8024e1c <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8024e0e:	6878      	ldr	r0, [r7, #4]
 8024e10:	f008 fa72 	bl	802d2f8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8024e14:	687b      	ldr	r3, [r7, #4]
 8024e16:	681b      	ldr	r3, [r3, #0]
 8024e18:	2208      	movs	r2, #8
 8024e1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8024e1c:	687b      	ldr	r3, [r7, #4]
 8024e1e:	681b      	ldr	r3, [r3, #0]
 8024e20:	4618      	mov	r0, r3
 8024e22:	f005 fba3 	bl	802a56c <USB_ReadInterrupts>
 8024e26:	4603      	mov	r3, r0
 8024e28:	f003 0310 	and.w	r3, r3, #16
 8024e2c:	2b10      	cmp	r3, #16
 8024e2e:	d101      	bne.n	8024e34 <HAL_HCD_IRQHandler+0x158>
 8024e30:	2301      	movs	r3, #1
 8024e32:	e000      	b.n	8024e36 <HAL_HCD_IRQHandler+0x15a>
 8024e34:	2300      	movs	r3, #0
 8024e36:	2b00      	cmp	r3, #0
 8024e38:	d012      	beq.n	8024e60 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8024e3a:	687b      	ldr	r3, [r7, #4]
 8024e3c:	681b      	ldr	r3, [r3, #0]
 8024e3e:	699a      	ldr	r2, [r3, #24]
 8024e40:	687b      	ldr	r3, [r7, #4]
 8024e42:	681b      	ldr	r3, [r3, #0]
 8024e44:	f022 0210 	bic.w	r2, r2, #16
 8024e48:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8024e4a:	6878      	ldr	r0, [r7, #4]
 8024e4c:	f000 ffa1 	bl	8025d92 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8024e50:	687b      	ldr	r3, [r7, #4]
 8024e52:	681b      	ldr	r3, [r3, #0]
 8024e54:	699a      	ldr	r2, [r3, #24]
 8024e56:	687b      	ldr	r3, [r7, #4]
 8024e58:	681b      	ldr	r3, [r3, #0]
 8024e5a:	f042 0210 	orr.w	r2, r2, #16
 8024e5e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8024e60:	687b      	ldr	r3, [r7, #4]
 8024e62:	681b      	ldr	r3, [r3, #0]
 8024e64:	4618      	mov	r0, r3
 8024e66:	f005 fb81 	bl	802a56c <USB_ReadInterrupts>
 8024e6a:	4603      	mov	r3, r0
 8024e6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8024e70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8024e74:	d13a      	bne.n	8024eec <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8024e76:	687b      	ldr	r3, [r7, #4]
 8024e78:	681b      	ldr	r3, [r3, #0]
 8024e7a:	4618      	mov	r0, r3
 8024e7c:	f005 ffb6 	bl	802adec <USB_HC_ReadInterrupt>
 8024e80:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8024e82:	2300      	movs	r3, #0
 8024e84:	617b      	str	r3, [r7, #20]
 8024e86:	e025      	b.n	8024ed4 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8024e88:	697b      	ldr	r3, [r7, #20]
 8024e8a:	f003 030f 	and.w	r3, r3, #15
 8024e8e:	68ba      	ldr	r2, [r7, #8]
 8024e90:	fa22 f303 	lsr.w	r3, r2, r3
 8024e94:	f003 0301 	and.w	r3, r3, #1
 8024e98:	2b00      	cmp	r3, #0
 8024e9a:	d018      	beq.n	8024ece <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8024e9c:	697b      	ldr	r3, [r7, #20]
 8024e9e:	015a      	lsls	r2, r3, #5
 8024ea0:	68fb      	ldr	r3, [r7, #12]
 8024ea2:	4413      	add	r3, r2
 8024ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8024ea8:	681b      	ldr	r3, [r3, #0]
 8024eaa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8024eae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8024eb2:	d106      	bne.n	8024ec2 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8024eb4:	697b      	ldr	r3, [r7, #20]
 8024eb6:	b2db      	uxtb	r3, r3
 8024eb8:	4619      	mov	r1, r3
 8024eba:	6878      	ldr	r0, [r7, #4]
 8024ebc:	f000 f8ab 	bl	8025016 <HCD_HC_IN_IRQHandler>
 8024ec0:	e005      	b.n	8024ece <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8024ec2:	697b      	ldr	r3, [r7, #20]
 8024ec4:	b2db      	uxtb	r3, r3
 8024ec6:	4619      	mov	r1, r3
 8024ec8:	6878      	ldr	r0, [r7, #4]
 8024eca:	f000 fbf9 	bl	80256c0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8024ece:	697b      	ldr	r3, [r7, #20]
 8024ed0:	3301      	adds	r3, #1
 8024ed2:	617b      	str	r3, [r7, #20]
 8024ed4:	687b      	ldr	r3, [r7, #4]
 8024ed6:	689b      	ldr	r3, [r3, #8]
 8024ed8:	697a      	ldr	r2, [r7, #20]
 8024eda:	429a      	cmp	r2, r3
 8024edc:	d3d4      	bcc.n	8024e88 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8024ede:	687b      	ldr	r3, [r7, #4]
 8024ee0:	681b      	ldr	r3, [r3, #0]
 8024ee2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8024ee6:	615a      	str	r2, [r3, #20]
 8024ee8:	e000      	b.n	8024eec <HAL_HCD_IRQHandler+0x210>
      return;
 8024eea:	bf00      	nop
    }
  }
}
 8024eec:	3718      	adds	r7, #24
 8024eee:	46bd      	mov	sp, r7
 8024ef0:	bd80      	pop	{r7, pc}

08024ef2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8024ef2:	b580      	push	{r7, lr}
 8024ef4:	b082      	sub	sp, #8
 8024ef6:	af00      	add	r7, sp, #0
 8024ef8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8024efa:	687b      	ldr	r3, [r7, #4]
 8024efc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8024f00:	2b01      	cmp	r3, #1
 8024f02:	d101      	bne.n	8024f08 <HAL_HCD_Start+0x16>
 8024f04:	2302      	movs	r3, #2
 8024f06:	e013      	b.n	8024f30 <HAL_HCD_Start+0x3e>
 8024f08:	687b      	ldr	r3, [r7, #4]
 8024f0a:	2201      	movs	r2, #1
 8024f0c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8024f10:	687b      	ldr	r3, [r7, #4]
 8024f12:	681b      	ldr	r3, [r3, #0]
 8024f14:	2101      	movs	r1, #1
 8024f16:	4618      	mov	r0, r3
 8024f18:	f005 fca2 	bl	802a860 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8024f1c:	687b      	ldr	r3, [r7, #4]
 8024f1e:	681b      	ldr	r3, [r3, #0]
 8024f20:	4618      	mov	r0, r3
 8024f22:	f005 f9ba 	bl	802a29a <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8024f26:	687b      	ldr	r3, [r7, #4]
 8024f28:	2200      	movs	r2, #0
 8024f2a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8024f2e:	2300      	movs	r3, #0
}
 8024f30:	4618      	mov	r0, r3
 8024f32:	3708      	adds	r7, #8
 8024f34:	46bd      	mov	sp, r7
 8024f36:	bd80      	pop	{r7, pc}

08024f38 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8024f38:	b580      	push	{r7, lr}
 8024f3a:	b082      	sub	sp, #8
 8024f3c:	af00      	add	r7, sp, #0
 8024f3e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8024f40:	687b      	ldr	r3, [r7, #4]
 8024f42:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8024f46:	2b01      	cmp	r3, #1
 8024f48:	d101      	bne.n	8024f4e <HAL_HCD_Stop+0x16>
 8024f4a:	2302      	movs	r3, #2
 8024f4c:	e00d      	b.n	8024f6a <HAL_HCD_Stop+0x32>
 8024f4e:	687b      	ldr	r3, [r7, #4]
 8024f50:	2201      	movs	r2, #1
 8024f52:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8024f56:	687b      	ldr	r3, [r7, #4]
 8024f58:	681b      	ldr	r3, [r3, #0]
 8024f5a:	4618      	mov	r0, r3
 8024f5c:	f006 f890 	bl	802b080 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8024f60:	687b      	ldr	r3, [r7, #4]
 8024f62:	2200      	movs	r2, #0
 8024f64:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8024f68:	2300      	movs	r3, #0
}
 8024f6a:	4618      	mov	r0, r3
 8024f6c:	3708      	adds	r7, #8
 8024f6e:	46bd      	mov	sp, r7
 8024f70:	bd80      	pop	{r7, pc}

08024f72 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8024f72:	b580      	push	{r7, lr}
 8024f74:	b082      	sub	sp, #8
 8024f76:	af00      	add	r7, sp, #0
 8024f78:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8024f7a:	687b      	ldr	r3, [r7, #4]
 8024f7c:	681b      	ldr	r3, [r3, #0]
 8024f7e:	4618      	mov	r0, r3
 8024f80:	f005 fc44 	bl	802a80c <USB_ResetPort>
 8024f84:	4603      	mov	r3, r0
}
 8024f86:	4618      	mov	r0, r3
 8024f88:	3708      	adds	r7, #8
 8024f8a:	46bd      	mov	sp, r7
 8024f8c:	bd80      	pop	{r7, pc}

08024f8e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8024f8e:	b480      	push	{r7}
 8024f90:	b083      	sub	sp, #12
 8024f92:	af00      	add	r7, sp, #0
 8024f94:	6078      	str	r0, [r7, #4]
 8024f96:	460b      	mov	r3, r1
 8024f98:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8024f9a:	78fb      	ldrb	r3, [r7, #3]
 8024f9c:	687a      	ldr	r2, [r7, #4]
 8024f9e:	212c      	movs	r1, #44	; 0x2c
 8024fa0:	fb01 f303 	mul.w	r3, r1, r3
 8024fa4:	4413      	add	r3, r2
 8024fa6:	3360      	adds	r3, #96	; 0x60
 8024fa8:	781b      	ldrb	r3, [r3, #0]
}
 8024faa:	4618      	mov	r0, r3
 8024fac:	370c      	adds	r7, #12
 8024fae:	46bd      	mov	sp, r7
 8024fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024fb4:	4770      	bx	lr

08024fb6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8024fb6:	b480      	push	{r7}
 8024fb8:	b083      	sub	sp, #12
 8024fba:	af00      	add	r7, sp, #0
 8024fbc:	6078      	str	r0, [r7, #4]
 8024fbe:	460b      	mov	r3, r1
 8024fc0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8024fc2:	78fb      	ldrb	r3, [r7, #3]
 8024fc4:	687a      	ldr	r2, [r7, #4]
 8024fc6:	212c      	movs	r1, #44	; 0x2c
 8024fc8:	fb01 f303 	mul.w	r3, r1, r3
 8024fcc:	4413      	add	r3, r2
 8024fce:	3350      	adds	r3, #80	; 0x50
 8024fd0:	681b      	ldr	r3, [r3, #0]
}
 8024fd2:	4618      	mov	r0, r3
 8024fd4:	370c      	adds	r7, #12
 8024fd6:	46bd      	mov	sp, r7
 8024fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024fdc:	4770      	bx	lr

08024fde <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8024fde:	b580      	push	{r7, lr}
 8024fe0:	b082      	sub	sp, #8
 8024fe2:	af00      	add	r7, sp, #0
 8024fe4:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8024fe6:	687b      	ldr	r3, [r7, #4]
 8024fe8:	681b      	ldr	r3, [r3, #0]
 8024fea:	4618      	mov	r0, r3
 8024fec:	f005 fc88 	bl	802a900 <USB_GetCurrentFrame>
 8024ff0:	4603      	mov	r3, r0
}
 8024ff2:	4618      	mov	r0, r3
 8024ff4:	3708      	adds	r7, #8
 8024ff6:	46bd      	mov	sp, r7
 8024ff8:	bd80      	pop	{r7, pc}

08024ffa <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8024ffa:	b580      	push	{r7, lr}
 8024ffc:	b082      	sub	sp, #8
 8024ffe:	af00      	add	r7, sp, #0
 8025000:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8025002:	687b      	ldr	r3, [r7, #4]
 8025004:	681b      	ldr	r3, [r3, #0]
 8025006:	4618      	mov	r0, r3
 8025008:	f005 fc63 	bl	802a8d2 <USB_GetHostSpeed>
 802500c:	4603      	mov	r3, r0
}
 802500e:	4618      	mov	r0, r3
 8025010:	3708      	adds	r7, #8
 8025012:	46bd      	mov	sp, r7
 8025014:	bd80      	pop	{r7, pc}

08025016 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8025016:	b580      	push	{r7, lr}
 8025018:	b086      	sub	sp, #24
 802501a:	af00      	add	r7, sp, #0
 802501c:	6078      	str	r0, [r7, #4]
 802501e:	460b      	mov	r3, r1
 8025020:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8025022:	687b      	ldr	r3, [r7, #4]
 8025024:	681b      	ldr	r3, [r3, #0]
 8025026:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8025028:	697b      	ldr	r3, [r7, #20]
 802502a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 802502c:	78fb      	ldrb	r3, [r7, #3]
 802502e:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8025030:	68fb      	ldr	r3, [r7, #12]
 8025032:	015a      	lsls	r2, r3, #5
 8025034:	693b      	ldr	r3, [r7, #16]
 8025036:	4413      	add	r3, r2
 8025038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802503c:	689b      	ldr	r3, [r3, #8]
 802503e:	f003 0304 	and.w	r3, r3, #4
 8025042:	2b04      	cmp	r3, #4
 8025044:	d11a      	bne.n	802507c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8025046:	68fb      	ldr	r3, [r7, #12]
 8025048:	015a      	lsls	r2, r3, #5
 802504a:	693b      	ldr	r3, [r7, #16]
 802504c:	4413      	add	r3, r2
 802504e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025052:	461a      	mov	r2, r3
 8025054:	2304      	movs	r3, #4
 8025056:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8025058:	687a      	ldr	r2, [r7, #4]
 802505a:	68fb      	ldr	r3, [r7, #12]
 802505c:	212c      	movs	r1, #44	; 0x2c
 802505e:	fb01 f303 	mul.w	r3, r1, r3
 8025062:	4413      	add	r3, r2
 8025064:	3361      	adds	r3, #97	; 0x61
 8025066:	2206      	movs	r2, #6
 8025068:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 802506a:	687b      	ldr	r3, [r7, #4]
 802506c:	681b      	ldr	r3, [r3, #0]
 802506e:	68fa      	ldr	r2, [r7, #12]
 8025070:	b2d2      	uxtb	r2, r2
 8025072:	4611      	mov	r1, r2
 8025074:	4618      	mov	r0, r3
 8025076:	f005 feca 	bl	802ae0e <USB_HC_Halt>
 802507a:	e0af      	b.n	80251dc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 802507c:	68fb      	ldr	r3, [r7, #12]
 802507e:	015a      	lsls	r2, r3, #5
 8025080:	693b      	ldr	r3, [r7, #16]
 8025082:	4413      	add	r3, r2
 8025084:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025088:	689b      	ldr	r3, [r3, #8]
 802508a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802508e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8025092:	d11b      	bne.n	80250cc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8025094:	68fb      	ldr	r3, [r7, #12]
 8025096:	015a      	lsls	r2, r3, #5
 8025098:	693b      	ldr	r3, [r7, #16]
 802509a:	4413      	add	r3, r2
 802509c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80250a0:	461a      	mov	r2, r3
 80250a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80250a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80250a8:	687a      	ldr	r2, [r7, #4]
 80250aa:	68fb      	ldr	r3, [r7, #12]
 80250ac:	212c      	movs	r1, #44	; 0x2c
 80250ae:	fb01 f303 	mul.w	r3, r1, r3
 80250b2:	4413      	add	r3, r2
 80250b4:	3361      	adds	r3, #97	; 0x61
 80250b6:	2207      	movs	r2, #7
 80250b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80250ba:	687b      	ldr	r3, [r7, #4]
 80250bc:	681b      	ldr	r3, [r3, #0]
 80250be:	68fa      	ldr	r2, [r7, #12]
 80250c0:	b2d2      	uxtb	r2, r2
 80250c2:	4611      	mov	r1, r2
 80250c4:	4618      	mov	r0, r3
 80250c6:	f005 fea2 	bl	802ae0e <USB_HC_Halt>
 80250ca:	e087      	b.n	80251dc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80250cc:	68fb      	ldr	r3, [r7, #12]
 80250ce:	015a      	lsls	r2, r3, #5
 80250d0:	693b      	ldr	r3, [r7, #16]
 80250d2:	4413      	add	r3, r2
 80250d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80250d8:	689b      	ldr	r3, [r3, #8]
 80250da:	f003 0320 	and.w	r3, r3, #32
 80250de:	2b20      	cmp	r3, #32
 80250e0:	d109      	bne.n	80250f6 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80250e2:	68fb      	ldr	r3, [r7, #12]
 80250e4:	015a      	lsls	r2, r3, #5
 80250e6:	693b      	ldr	r3, [r7, #16]
 80250e8:	4413      	add	r3, r2
 80250ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80250ee:	461a      	mov	r2, r3
 80250f0:	2320      	movs	r3, #32
 80250f2:	6093      	str	r3, [r2, #8]
 80250f4:	e072      	b.n	80251dc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80250f6:	68fb      	ldr	r3, [r7, #12]
 80250f8:	015a      	lsls	r2, r3, #5
 80250fa:	693b      	ldr	r3, [r7, #16]
 80250fc:	4413      	add	r3, r2
 80250fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025102:	689b      	ldr	r3, [r3, #8]
 8025104:	f003 0308 	and.w	r3, r3, #8
 8025108:	2b08      	cmp	r3, #8
 802510a:	d11a      	bne.n	8025142 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 802510c:	68fb      	ldr	r3, [r7, #12]
 802510e:	015a      	lsls	r2, r3, #5
 8025110:	693b      	ldr	r3, [r7, #16]
 8025112:	4413      	add	r3, r2
 8025114:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025118:	461a      	mov	r2, r3
 802511a:	2308      	movs	r3, #8
 802511c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 802511e:	687a      	ldr	r2, [r7, #4]
 8025120:	68fb      	ldr	r3, [r7, #12]
 8025122:	212c      	movs	r1, #44	; 0x2c
 8025124:	fb01 f303 	mul.w	r3, r1, r3
 8025128:	4413      	add	r3, r2
 802512a:	3361      	adds	r3, #97	; 0x61
 802512c:	2205      	movs	r2, #5
 802512e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025130:	687b      	ldr	r3, [r7, #4]
 8025132:	681b      	ldr	r3, [r3, #0]
 8025134:	68fa      	ldr	r2, [r7, #12]
 8025136:	b2d2      	uxtb	r2, r2
 8025138:	4611      	mov	r1, r2
 802513a:	4618      	mov	r0, r3
 802513c:	f005 fe67 	bl	802ae0e <USB_HC_Halt>
 8025140:	e04c      	b.n	80251dc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8025142:	68fb      	ldr	r3, [r7, #12]
 8025144:	015a      	lsls	r2, r3, #5
 8025146:	693b      	ldr	r3, [r7, #16]
 8025148:	4413      	add	r3, r2
 802514a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802514e:	689b      	ldr	r3, [r3, #8]
 8025150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8025154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8025158:	d11b      	bne.n	8025192 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 802515a:	68fb      	ldr	r3, [r7, #12]
 802515c:	015a      	lsls	r2, r3, #5
 802515e:	693b      	ldr	r3, [r7, #16]
 8025160:	4413      	add	r3, r2
 8025162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025166:	461a      	mov	r2, r3
 8025168:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802516c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 802516e:	687a      	ldr	r2, [r7, #4]
 8025170:	68fb      	ldr	r3, [r7, #12]
 8025172:	212c      	movs	r1, #44	; 0x2c
 8025174:	fb01 f303 	mul.w	r3, r1, r3
 8025178:	4413      	add	r3, r2
 802517a:	3361      	adds	r3, #97	; 0x61
 802517c:	2208      	movs	r2, #8
 802517e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025180:	687b      	ldr	r3, [r7, #4]
 8025182:	681b      	ldr	r3, [r3, #0]
 8025184:	68fa      	ldr	r2, [r7, #12]
 8025186:	b2d2      	uxtb	r2, r2
 8025188:	4611      	mov	r1, r2
 802518a:	4618      	mov	r0, r3
 802518c:	f005 fe3f 	bl	802ae0e <USB_HC_Halt>
 8025190:	e024      	b.n	80251dc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8025192:	68fb      	ldr	r3, [r7, #12]
 8025194:	015a      	lsls	r2, r3, #5
 8025196:	693b      	ldr	r3, [r7, #16]
 8025198:	4413      	add	r3, r2
 802519a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802519e:	689b      	ldr	r3, [r3, #8]
 80251a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80251a4:	2b80      	cmp	r3, #128	; 0x80
 80251a6:	d119      	bne.n	80251dc <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80251a8:	68fb      	ldr	r3, [r7, #12]
 80251aa:	015a      	lsls	r2, r3, #5
 80251ac:	693b      	ldr	r3, [r7, #16]
 80251ae:	4413      	add	r3, r2
 80251b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80251b4:	461a      	mov	r2, r3
 80251b6:	2380      	movs	r3, #128	; 0x80
 80251b8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80251ba:	687a      	ldr	r2, [r7, #4]
 80251bc:	68fb      	ldr	r3, [r7, #12]
 80251be:	212c      	movs	r1, #44	; 0x2c
 80251c0:	fb01 f303 	mul.w	r3, r1, r3
 80251c4:	4413      	add	r3, r2
 80251c6:	3361      	adds	r3, #97	; 0x61
 80251c8:	2206      	movs	r2, #6
 80251ca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80251cc:	687b      	ldr	r3, [r7, #4]
 80251ce:	681b      	ldr	r3, [r3, #0]
 80251d0:	68fa      	ldr	r2, [r7, #12]
 80251d2:	b2d2      	uxtb	r2, r2
 80251d4:	4611      	mov	r1, r2
 80251d6:	4618      	mov	r0, r3
 80251d8:	f005 fe19 	bl	802ae0e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80251dc:	68fb      	ldr	r3, [r7, #12]
 80251de:	015a      	lsls	r2, r3, #5
 80251e0:	693b      	ldr	r3, [r7, #16]
 80251e2:	4413      	add	r3, r2
 80251e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80251e8:	689b      	ldr	r3, [r3, #8]
 80251ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80251ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80251f2:	d112      	bne.n	802521a <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80251f4:	687b      	ldr	r3, [r7, #4]
 80251f6:	681b      	ldr	r3, [r3, #0]
 80251f8:	68fa      	ldr	r2, [r7, #12]
 80251fa:	b2d2      	uxtb	r2, r2
 80251fc:	4611      	mov	r1, r2
 80251fe:	4618      	mov	r0, r3
 8025200:	f005 fe05 	bl	802ae0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8025204:	68fb      	ldr	r3, [r7, #12]
 8025206:	015a      	lsls	r2, r3, #5
 8025208:	693b      	ldr	r3, [r7, #16]
 802520a:	4413      	add	r3, r2
 802520c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025210:	461a      	mov	r2, r3
 8025212:	f44f 7300 	mov.w	r3, #512	; 0x200
 8025216:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8025218:	e24e      	b.n	80256b8 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 802521a:	68fb      	ldr	r3, [r7, #12]
 802521c:	015a      	lsls	r2, r3, #5
 802521e:	693b      	ldr	r3, [r7, #16]
 8025220:	4413      	add	r3, r2
 8025222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025226:	689b      	ldr	r3, [r3, #8]
 8025228:	f003 0301 	and.w	r3, r3, #1
 802522c:	2b01      	cmp	r3, #1
 802522e:	f040 80df 	bne.w	80253f0 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8025232:	687b      	ldr	r3, [r7, #4]
 8025234:	691b      	ldr	r3, [r3, #16]
 8025236:	2b00      	cmp	r3, #0
 8025238:	d019      	beq.n	802526e <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 802523a:	687a      	ldr	r2, [r7, #4]
 802523c:	68fb      	ldr	r3, [r7, #12]
 802523e:	212c      	movs	r1, #44	; 0x2c
 8025240:	fb01 f303 	mul.w	r3, r1, r3
 8025244:	4413      	add	r3, r2
 8025246:	3348      	adds	r3, #72	; 0x48
 8025248:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 802524a:	68fb      	ldr	r3, [r7, #12]
 802524c:	0159      	lsls	r1, r3, #5
 802524e:	693b      	ldr	r3, [r7, #16]
 8025250:	440b      	add	r3, r1
 8025252:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025256:	691b      	ldr	r3, [r3, #16]
 8025258:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 802525c:	1ad2      	subs	r2, r2, r3
 802525e:	6879      	ldr	r1, [r7, #4]
 8025260:	68fb      	ldr	r3, [r7, #12]
 8025262:	202c      	movs	r0, #44	; 0x2c
 8025264:	fb00 f303 	mul.w	r3, r0, r3
 8025268:	440b      	add	r3, r1
 802526a:	3350      	adds	r3, #80	; 0x50
 802526c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 802526e:	687a      	ldr	r2, [r7, #4]
 8025270:	68fb      	ldr	r3, [r7, #12]
 8025272:	212c      	movs	r1, #44	; 0x2c
 8025274:	fb01 f303 	mul.w	r3, r1, r3
 8025278:	4413      	add	r3, r2
 802527a:	3361      	adds	r3, #97	; 0x61
 802527c:	2201      	movs	r2, #1
 802527e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8025280:	687a      	ldr	r2, [r7, #4]
 8025282:	68fb      	ldr	r3, [r7, #12]
 8025284:	212c      	movs	r1, #44	; 0x2c
 8025286:	fb01 f303 	mul.w	r3, r1, r3
 802528a:	4413      	add	r3, r2
 802528c:	335c      	adds	r3, #92	; 0x5c
 802528e:	2200      	movs	r2, #0
 8025290:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8025292:	68fb      	ldr	r3, [r7, #12]
 8025294:	015a      	lsls	r2, r3, #5
 8025296:	693b      	ldr	r3, [r7, #16]
 8025298:	4413      	add	r3, r2
 802529a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802529e:	461a      	mov	r2, r3
 80252a0:	2301      	movs	r3, #1
 80252a2:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80252a4:	687a      	ldr	r2, [r7, #4]
 80252a6:	68fb      	ldr	r3, [r7, #12]
 80252a8:	212c      	movs	r1, #44	; 0x2c
 80252aa:	fb01 f303 	mul.w	r3, r1, r3
 80252ae:	4413      	add	r3, r2
 80252b0:	333f      	adds	r3, #63	; 0x3f
 80252b2:	781b      	ldrb	r3, [r3, #0]
 80252b4:	2b00      	cmp	r3, #0
 80252b6:	d009      	beq.n	80252cc <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80252b8:	687a      	ldr	r2, [r7, #4]
 80252ba:	68fb      	ldr	r3, [r7, #12]
 80252bc:	212c      	movs	r1, #44	; 0x2c
 80252be:	fb01 f303 	mul.w	r3, r1, r3
 80252c2:	4413      	add	r3, r2
 80252c4:	333f      	adds	r3, #63	; 0x3f
 80252c6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80252c8:	2b02      	cmp	r3, #2
 80252ca:	d111      	bne.n	80252f0 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80252cc:	687b      	ldr	r3, [r7, #4]
 80252ce:	681b      	ldr	r3, [r3, #0]
 80252d0:	68fa      	ldr	r2, [r7, #12]
 80252d2:	b2d2      	uxtb	r2, r2
 80252d4:	4611      	mov	r1, r2
 80252d6:	4618      	mov	r0, r3
 80252d8:	f005 fd99 	bl	802ae0e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80252dc:	68fb      	ldr	r3, [r7, #12]
 80252de:	015a      	lsls	r2, r3, #5
 80252e0:	693b      	ldr	r3, [r7, #16]
 80252e2:	4413      	add	r3, r2
 80252e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80252e8:	461a      	mov	r2, r3
 80252ea:	2310      	movs	r3, #16
 80252ec:	6093      	str	r3, [r2, #8]
 80252ee:	e03a      	b.n	8025366 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80252f0:	687a      	ldr	r2, [r7, #4]
 80252f2:	68fb      	ldr	r3, [r7, #12]
 80252f4:	212c      	movs	r1, #44	; 0x2c
 80252f6:	fb01 f303 	mul.w	r3, r1, r3
 80252fa:	4413      	add	r3, r2
 80252fc:	333f      	adds	r3, #63	; 0x3f
 80252fe:	781b      	ldrb	r3, [r3, #0]
 8025300:	2b03      	cmp	r3, #3
 8025302:	d009      	beq.n	8025318 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8025304:	687a      	ldr	r2, [r7, #4]
 8025306:	68fb      	ldr	r3, [r7, #12]
 8025308:	212c      	movs	r1, #44	; 0x2c
 802530a:	fb01 f303 	mul.w	r3, r1, r3
 802530e:	4413      	add	r3, r2
 8025310:	333f      	adds	r3, #63	; 0x3f
 8025312:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8025314:	2b01      	cmp	r3, #1
 8025316:	d126      	bne.n	8025366 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8025318:	68fb      	ldr	r3, [r7, #12]
 802531a:	015a      	lsls	r2, r3, #5
 802531c:	693b      	ldr	r3, [r7, #16]
 802531e:	4413      	add	r3, r2
 8025320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025324:	681b      	ldr	r3, [r3, #0]
 8025326:	68fa      	ldr	r2, [r7, #12]
 8025328:	0151      	lsls	r1, r2, #5
 802532a:	693a      	ldr	r2, [r7, #16]
 802532c:	440a      	add	r2, r1
 802532e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8025332:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8025336:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8025338:	687a      	ldr	r2, [r7, #4]
 802533a:	68fb      	ldr	r3, [r7, #12]
 802533c:	212c      	movs	r1, #44	; 0x2c
 802533e:	fb01 f303 	mul.w	r3, r1, r3
 8025342:	4413      	add	r3, r2
 8025344:	3360      	adds	r3, #96	; 0x60
 8025346:	2201      	movs	r2, #1
 8025348:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 802534a:	68fb      	ldr	r3, [r7, #12]
 802534c:	b2d9      	uxtb	r1, r3
 802534e:	687a      	ldr	r2, [r7, #4]
 8025350:	68fb      	ldr	r3, [r7, #12]
 8025352:	202c      	movs	r0, #44	; 0x2c
 8025354:	fb00 f303 	mul.w	r3, r0, r3
 8025358:	4413      	add	r3, r2
 802535a:	3360      	adds	r3, #96	; 0x60
 802535c:	781b      	ldrb	r3, [r3, #0]
 802535e:	461a      	mov	r2, r3
 8025360:	6878      	ldr	r0, [r7, #4]
 8025362:	f007 fff3 	bl	802d34c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8025366:	687b      	ldr	r3, [r7, #4]
 8025368:	691b      	ldr	r3, [r3, #16]
 802536a:	2b01      	cmp	r3, #1
 802536c:	d12b      	bne.n	80253c6 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 802536e:	687a      	ldr	r2, [r7, #4]
 8025370:	68fb      	ldr	r3, [r7, #12]
 8025372:	212c      	movs	r1, #44	; 0x2c
 8025374:	fb01 f303 	mul.w	r3, r1, r3
 8025378:	4413      	add	r3, r2
 802537a:	3348      	adds	r3, #72	; 0x48
 802537c:	681b      	ldr	r3, [r3, #0]
 802537e:	6879      	ldr	r1, [r7, #4]
 8025380:	68fa      	ldr	r2, [r7, #12]
 8025382:	202c      	movs	r0, #44	; 0x2c
 8025384:	fb00 f202 	mul.w	r2, r0, r2
 8025388:	440a      	add	r2, r1
 802538a:	3240      	adds	r2, #64	; 0x40
 802538c:	8812      	ldrh	r2, [r2, #0]
 802538e:	fbb3 f3f2 	udiv	r3, r3, r2
 8025392:	f003 0301 	and.w	r3, r3, #1
 8025396:	2b00      	cmp	r3, #0
 8025398:	f000 818e 	beq.w	80256b8 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 802539c:	687a      	ldr	r2, [r7, #4]
 802539e:	68fb      	ldr	r3, [r7, #12]
 80253a0:	212c      	movs	r1, #44	; 0x2c
 80253a2:	fb01 f303 	mul.w	r3, r1, r3
 80253a6:	4413      	add	r3, r2
 80253a8:	3354      	adds	r3, #84	; 0x54
 80253aa:	781b      	ldrb	r3, [r3, #0]
 80253ac:	f083 0301 	eor.w	r3, r3, #1
 80253b0:	b2d8      	uxtb	r0, r3
 80253b2:	687a      	ldr	r2, [r7, #4]
 80253b4:	68fb      	ldr	r3, [r7, #12]
 80253b6:	212c      	movs	r1, #44	; 0x2c
 80253b8:	fb01 f303 	mul.w	r3, r1, r3
 80253bc:	4413      	add	r3, r2
 80253be:	3354      	adds	r3, #84	; 0x54
 80253c0:	4602      	mov	r2, r0
 80253c2:	701a      	strb	r2, [r3, #0]
}
 80253c4:	e178      	b.n	80256b8 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80253c6:	687a      	ldr	r2, [r7, #4]
 80253c8:	68fb      	ldr	r3, [r7, #12]
 80253ca:	212c      	movs	r1, #44	; 0x2c
 80253cc:	fb01 f303 	mul.w	r3, r1, r3
 80253d0:	4413      	add	r3, r2
 80253d2:	3354      	adds	r3, #84	; 0x54
 80253d4:	781b      	ldrb	r3, [r3, #0]
 80253d6:	f083 0301 	eor.w	r3, r3, #1
 80253da:	b2d8      	uxtb	r0, r3
 80253dc:	687a      	ldr	r2, [r7, #4]
 80253de:	68fb      	ldr	r3, [r7, #12]
 80253e0:	212c      	movs	r1, #44	; 0x2c
 80253e2:	fb01 f303 	mul.w	r3, r1, r3
 80253e6:	4413      	add	r3, r2
 80253e8:	3354      	adds	r3, #84	; 0x54
 80253ea:	4602      	mov	r2, r0
 80253ec:	701a      	strb	r2, [r3, #0]
}
 80253ee:	e163      	b.n	80256b8 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80253f0:	68fb      	ldr	r3, [r7, #12]
 80253f2:	015a      	lsls	r2, r3, #5
 80253f4:	693b      	ldr	r3, [r7, #16]
 80253f6:	4413      	add	r3, r2
 80253f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80253fc:	689b      	ldr	r3, [r3, #8]
 80253fe:	f003 0302 	and.w	r3, r3, #2
 8025402:	2b02      	cmp	r3, #2
 8025404:	f040 80f6 	bne.w	80255f4 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8025408:	687a      	ldr	r2, [r7, #4]
 802540a:	68fb      	ldr	r3, [r7, #12]
 802540c:	212c      	movs	r1, #44	; 0x2c
 802540e:	fb01 f303 	mul.w	r3, r1, r3
 8025412:	4413      	add	r3, r2
 8025414:	3361      	adds	r3, #97	; 0x61
 8025416:	781b      	ldrb	r3, [r3, #0]
 8025418:	2b01      	cmp	r3, #1
 802541a:	d109      	bne.n	8025430 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 802541c:	687a      	ldr	r2, [r7, #4]
 802541e:	68fb      	ldr	r3, [r7, #12]
 8025420:	212c      	movs	r1, #44	; 0x2c
 8025422:	fb01 f303 	mul.w	r3, r1, r3
 8025426:	4413      	add	r3, r2
 8025428:	3360      	adds	r3, #96	; 0x60
 802542a:	2201      	movs	r2, #1
 802542c:	701a      	strb	r2, [r3, #0]
 802542e:	e0c9      	b.n	80255c4 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8025430:	687a      	ldr	r2, [r7, #4]
 8025432:	68fb      	ldr	r3, [r7, #12]
 8025434:	212c      	movs	r1, #44	; 0x2c
 8025436:	fb01 f303 	mul.w	r3, r1, r3
 802543a:	4413      	add	r3, r2
 802543c:	3361      	adds	r3, #97	; 0x61
 802543e:	781b      	ldrb	r3, [r3, #0]
 8025440:	2b05      	cmp	r3, #5
 8025442:	d109      	bne.n	8025458 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8025444:	687a      	ldr	r2, [r7, #4]
 8025446:	68fb      	ldr	r3, [r7, #12]
 8025448:	212c      	movs	r1, #44	; 0x2c
 802544a:	fb01 f303 	mul.w	r3, r1, r3
 802544e:	4413      	add	r3, r2
 8025450:	3360      	adds	r3, #96	; 0x60
 8025452:	2205      	movs	r2, #5
 8025454:	701a      	strb	r2, [r3, #0]
 8025456:	e0b5      	b.n	80255c4 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8025458:	687a      	ldr	r2, [r7, #4]
 802545a:	68fb      	ldr	r3, [r7, #12]
 802545c:	212c      	movs	r1, #44	; 0x2c
 802545e:	fb01 f303 	mul.w	r3, r1, r3
 8025462:	4413      	add	r3, r2
 8025464:	3361      	adds	r3, #97	; 0x61
 8025466:	781b      	ldrb	r3, [r3, #0]
 8025468:	2b06      	cmp	r3, #6
 802546a:	d009      	beq.n	8025480 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 802546c:	687a      	ldr	r2, [r7, #4]
 802546e:	68fb      	ldr	r3, [r7, #12]
 8025470:	212c      	movs	r1, #44	; 0x2c
 8025472:	fb01 f303 	mul.w	r3, r1, r3
 8025476:	4413      	add	r3, r2
 8025478:	3361      	adds	r3, #97	; 0x61
 802547a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 802547c:	2b08      	cmp	r3, #8
 802547e:	d150      	bne.n	8025522 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8025480:	687a      	ldr	r2, [r7, #4]
 8025482:	68fb      	ldr	r3, [r7, #12]
 8025484:	212c      	movs	r1, #44	; 0x2c
 8025486:	fb01 f303 	mul.w	r3, r1, r3
 802548a:	4413      	add	r3, r2
 802548c:	335c      	adds	r3, #92	; 0x5c
 802548e:	681b      	ldr	r3, [r3, #0]
 8025490:	1c5a      	adds	r2, r3, #1
 8025492:	6879      	ldr	r1, [r7, #4]
 8025494:	68fb      	ldr	r3, [r7, #12]
 8025496:	202c      	movs	r0, #44	; 0x2c
 8025498:	fb00 f303 	mul.w	r3, r0, r3
 802549c:	440b      	add	r3, r1
 802549e:	335c      	adds	r3, #92	; 0x5c
 80254a0:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80254a2:	687a      	ldr	r2, [r7, #4]
 80254a4:	68fb      	ldr	r3, [r7, #12]
 80254a6:	212c      	movs	r1, #44	; 0x2c
 80254a8:	fb01 f303 	mul.w	r3, r1, r3
 80254ac:	4413      	add	r3, r2
 80254ae:	335c      	adds	r3, #92	; 0x5c
 80254b0:	681b      	ldr	r3, [r3, #0]
 80254b2:	2b02      	cmp	r3, #2
 80254b4:	d912      	bls.n	80254dc <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80254b6:	687a      	ldr	r2, [r7, #4]
 80254b8:	68fb      	ldr	r3, [r7, #12]
 80254ba:	212c      	movs	r1, #44	; 0x2c
 80254bc:	fb01 f303 	mul.w	r3, r1, r3
 80254c0:	4413      	add	r3, r2
 80254c2:	335c      	adds	r3, #92	; 0x5c
 80254c4:	2200      	movs	r2, #0
 80254c6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80254c8:	687a      	ldr	r2, [r7, #4]
 80254ca:	68fb      	ldr	r3, [r7, #12]
 80254cc:	212c      	movs	r1, #44	; 0x2c
 80254ce:	fb01 f303 	mul.w	r3, r1, r3
 80254d2:	4413      	add	r3, r2
 80254d4:	3360      	adds	r3, #96	; 0x60
 80254d6:	2204      	movs	r2, #4
 80254d8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80254da:	e073      	b.n	80255c4 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80254dc:	687a      	ldr	r2, [r7, #4]
 80254de:	68fb      	ldr	r3, [r7, #12]
 80254e0:	212c      	movs	r1, #44	; 0x2c
 80254e2:	fb01 f303 	mul.w	r3, r1, r3
 80254e6:	4413      	add	r3, r2
 80254e8:	3360      	adds	r3, #96	; 0x60
 80254ea:	2202      	movs	r2, #2
 80254ec:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80254ee:	68fb      	ldr	r3, [r7, #12]
 80254f0:	015a      	lsls	r2, r3, #5
 80254f2:	693b      	ldr	r3, [r7, #16]
 80254f4:	4413      	add	r3, r2
 80254f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80254fa:	681b      	ldr	r3, [r3, #0]
 80254fc:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80254fe:	68bb      	ldr	r3, [r7, #8]
 8025500:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8025504:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8025506:	68bb      	ldr	r3, [r7, #8]
 8025508:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802550c:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 802550e:	68fb      	ldr	r3, [r7, #12]
 8025510:	015a      	lsls	r2, r3, #5
 8025512:	693b      	ldr	r3, [r7, #16]
 8025514:	4413      	add	r3, r2
 8025516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802551a:	461a      	mov	r2, r3
 802551c:	68bb      	ldr	r3, [r7, #8]
 802551e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8025520:	e050      	b.n	80255c4 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8025522:	687a      	ldr	r2, [r7, #4]
 8025524:	68fb      	ldr	r3, [r7, #12]
 8025526:	212c      	movs	r1, #44	; 0x2c
 8025528:	fb01 f303 	mul.w	r3, r1, r3
 802552c:	4413      	add	r3, r2
 802552e:	3361      	adds	r3, #97	; 0x61
 8025530:	781b      	ldrb	r3, [r3, #0]
 8025532:	2b03      	cmp	r3, #3
 8025534:	d122      	bne.n	802557c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8025536:	687a      	ldr	r2, [r7, #4]
 8025538:	68fb      	ldr	r3, [r7, #12]
 802553a:	212c      	movs	r1, #44	; 0x2c
 802553c:	fb01 f303 	mul.w	r3, r1, r3
 8025540:	4413      	add	r3, r2
 8025542:	3360      	adds	r3, #96	; 0x60
 8025544:	2202      	movs	r2, #2
 8025546:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8025548:	68fb      	ldr	r3, [r7, #12]
 802554a:	015a      	lsls	r2, r3, #5
 802554c:	693b      	ldr	r3, [r7, #16]
 802554e:	4413      	add	r3, r2
 8025550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025554:	681b      	ldr	r3, [r3, #0]
 8025556:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8025558:	68bb      	ldr	r3, [r7, #8]
 802555a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802555e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8025560:	68bb      	ldr	r3, [r7, #8]
 8025562:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8025566:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8025568:	68fb      	ldr	r3, [r7, #12]
 802556a:	015a      	lsls	r2, r3, #5
 802556c:	693b      	ldr	r3, [r7, #16]
 802556e:	4413      	add	r3, r2
 8025570:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025574:	461a      	mov	r2, r3
 8025576:	68bb      	ldr	r3, [r7, #8]
 8025578:	6013      	str	r3, [r2, #0]
 802557a:	e023      	b.n	80255c4 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 802557c:	687a      	ldr	r2, [r7, #4]
 802557e:	68fb      	ldr	r3, [r7, #12]
 8025580:	212c      	movs	r1, #44	; 0x2c
 8025582:	fb01 f303 	mul.w	r3, r1, r3
 8025586:	4413      	add	r3, r2
 8025588:	3361      	adds	r3, #97	; 0x61
 802558a:	781b      	ldrb	r3, [r3, #0]
 802558c:	2b07      	cmp	r3, #7
 802558e:	d119      	bne.n	80255c4 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8025590:	687a      	ldr	r2, [r7, #4]
 8025592:	68fb      	ldr	r3, [r7, #12]
 8025594:	212c      	movs	r1, #44	; 0x2c
 8025596:	fb01 f303 	mul.w	r3, r1, r3
 802559a:	4413      	add	r3, r2
 802559c:	335c      	adds	r3, #92	; 0x5c
 802559e:	681b      	ldr	r3, [r3, #0]
 80255a0:	1c5a      	adds	r2, r3, #1
 80255a2:	6879      	ldr	r1, [r7, #4]
 80255a4:	68fb      	ldr	r3, [r7, #12]
 80255a6:	202c      	movs	r0, #44	; 0x2c
 80255a8:	fb00 f303 	mul.w	r3, r0, r3
 80255ac:	440b      	add	r3, r1
 80255ae:	335c      	adds	r3, #92	; 0x5c
 80255b0:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80255b2:	687a      	ldr	r2, [r7, #4]
 80255b4:	68fb      	ldr	r3, [r7, #12]
 80255b6:	212c      	movs	r1, #44	; 0x2c
 80255b8:	fb01 f303 	mul.w	r3, r1, r3
 80255bc:	4413      	add	r3, r2
 80255be:	3360      	adds	r3, #96	; 0x60
 80255c0:	2204      	movs	r2, #4
 80255c2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80255c4:	68fb      	ldr	r3, [r7, #12]
 80255c6:	015a      	lsls	r2, r3, #5
 80255c8:	693b      	ldr	r3, [r7, #16]
 80255ca:	4413      	add	r3, r2
 80255cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80255d0:	461a      	mov	r2, r3
 80255d2:	2302      	movs	r3, #2
 80255d4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80255d6:	68fb      	ldr	r3, [r7, #12]
 80255d8:	b2d9      	uxtb	r1, r3
 80255da:	687a      	ldr	r2, [r7, #4]
 80255dc:	68fb      	ldr	r3, [r7, #12]
 80255de:	202c      	movs	r0, #44	; 0x2c
 80255e0:	fb00 f303 	mul.w	r3, r0, r3
 80255e4:	4413      	add	r3, r2
 80255e6:	3360      	adds	r3, #96	; 0x60
 80255e8:	781b      	ldrb	r3, [r3, #0]
 80255ea:	461a      	mov	r2, r3
 80255ec:	6878      	ldr	r0, [r7, #4]
 80255ee:	f007 fead 	bl	802d34c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80255f2:	e061      	b.n	80256b8 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80255f4:	68fb      	ldr	r3, [r7, #12]
 80255f6:	015a      	lsls	r2, r3, #5
 80255f8:	693b      	ldr	r3, [r7, #16]
 80255fa:	4413      	add	r3, r2
 80255fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025600:	689b      	ldr	r3, [r3, #8]
 8025602:	f003 0310 	and.w	r3, r3, #16
 8025606:	2b10      	cmp	r3, #16
 8025608:	d156      	bne.n	80256b8 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 802560a:	687a      	ldr	r2, [r7, #4]
 802560c:	68fb      	ldr	r3, [r7, #12]
 802560e:	212c      	movs	r1, #44	; 0x2c
 8025610:	fb01 f303 	mul.w	r3, r1, r3
 8025614:	4413      	add	r3, r2
 8025616:	333f      	adds	r3, #63	; 0x3f
 8025618:	781b      	ldrb	r3, [r3, #0]
 802561a:	2b03      	cmp	r3, #3
 802561c:	d111      	bne.n	8025642 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 802561e:	687a      	ldr	r2, [r7, #4]
 8025620:	68fb      	ldr	r3, [r7, #12]
 8025622:	212c      	movs	r1, #44	; 0x2c
 8025624:	fb01 f303 	mul.w	r3, r1, r3
 8025628:	4413      	add	r3, r2
 802562a:	335c      	adds	r3, #92	; 0x5c
 802562c:	2200      	movs	r2, #0
 802562e:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025630:	687b      	ldr	r3, [r7, #4]
 8025632:	681b      	ldr	r3, [r3, #0]
 8025634:	68fa      	ldr	r2, [r7, #12]
 8025636:	b2d2      	uxtb	r2, r2
 8025638:	4611      	mov	r1, r2
 802563a:	4618      	mov	r0, r3
 802563c:	f005 fbe7 	bl	802ae0e <USB_HC_Halt>
 8025640:	e031      	b.n	80256a6 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8025642:	687a      	ldr	r2, [r7, #4]
 8025644:	68fb      	ldr	r3, [r7, #12]
 8025646:	212c      	movs	r1, #44	; 0x2c
 8025648:	fb01 f303 	mul.w	r3, r1, r3
 802564c:	4413      	add	r3, r2
 802564e:	333f      	adds	r3, #63	; 0x3f
 8025650:	781b      	ldrb	r3, [r3, #0]
 8025652:	2b00      	cmp	r3, #0
 8025654:	d009      	beq.n	802566a <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8025656:	687a      	ldr	r2, [r7, #4]
 8025658:	68fb      	ldr	r3, [r7, #12]
 802565a:	212c      	movs	r1, #44	; 0x2c
 802565c:	fb01 f303 	mul.w	r3, r1, r3
 8025660:	4413      	add	r3, r2
 8025662:	333f      	adds	r3, #63	; 0x3f
 8025664:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8025666:	2b02      	cmp	r3, #2
 8025668:	d11d      	bne.n	80256a6 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 802566a:	687a      	ldr	r2, [r7, #4]
 802566c:	68fb      	ldr	r3, [r7, #12]
 802566e:	212c      	movs	r1, #44	; 0x2c
 8025670:	fb01 f303 	mul.w	r3, r1, r3
 8025674:	4413      	add	r3, r2
 8025676:	335c      	adds	r3, #92	; 0x5c
 8025678:	2200      	movs	r2, #0
 802567a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 802567c:	687b      	ldr	r3, [r7, #4]
 802567e:	691b      	ldr	r3, [r3, #16]
 8025680:	2b00      	cmp	r3, #0
 8025682:	d110      	bne.n	80256a6 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8025684:	687a      	ldr	r2, [r7, #4]
 8025686:	68fb      	ldr	r3, [r7, #12]
 8025688:	212c      	movs	r1, #44	; 0x2c
 802568a:	fb01 f303 	mul.w	r3, r1, r3
 802568e:	4413      	add	r3, r2
 8025690:	3361      	adds	r3, #97	; 0x61
 8025692:	2203      	movs	r2, #3
 8025694:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025696:	687b      	ldr	r3, [r7, #4]
 8025698:	681b      	ldr	r3, [r3, #0]
 802569a:	68fa      	ldr	r2, [r7, #12]
 802569c:	b2d2      	uxtb	r2, r2
 802569e:	4611      	mov	r1, r2
 80256a0:	4618      	mov	r0, r3
 80256a2:	f005 fbb4 	bl	802ae0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80256a6:	68fb      	ldr	r3, [r7, #12]
 80256a8:	015a      	lsls	r2, r3, #5
 80256aa:	693b      	ldr	r3, [r7, #16]
 80256ac:	4413      	add	r3, r2
 80256ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80256b2:	461a      	mov	r2, r3
 80256b4:	2310      	movs	r3, #16
 80256b6:	6093      	str	r3, [r2, #8]
}
 80256b8:	bf00      	nop
 80256ba:	3718      	adds	r7, #24
 80256bc:	46bd      	mov	sp, r7
 80256be:	bd80      	pop	{r7, pc}

080256c0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80256c0:	b580      	push	{r7, lr}
 80256c2:	b088      	sub	sp, #32
 80256c4:	af00      	add	r7, sp, #0
 80256c6:	6078      	str	r0, [r7, #4]
 80256c8:	460b      	mov	r3, r1
 80256ca:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80256cc:	687b      	ldr	r3, [r7, #4]
 80256ce:	681b      	ldr	r3, [r3, #0]
 80256d0:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80256d2:	69fb      	ldr	r3, [r7, #28]
 80256d4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80256d6:	78fb      	ldrb	r3, [r7, #3]
 80256d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80256da:	697b      	ldr	r3, [r7, #20]
 80256dc:	015a      	lsls	r2, r3, #5
 80256de:	69bb      	ldr	r3, [r7, #24]
 80256e0:	4413      	add	r3, r2
 80256e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80256e6:	689b      	ldr	r3, [r3, #8]
 80256e8:	f003 0304 	and.w	r3, r3, #4
 80256ec:	2b04      	cmp	r3, #4
 80256ee:	d11a      	bne.n	8025726 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80256f0:	697b      	ldr	r3, [r7, #20]
 80256f2:	015a      	lsls	r2, r3, #5
 80256f4:	69bb      	ldr	r3, [r7, #24]
 80256f6:	4413      	add	r3, r2
 80256f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80256fc:	461a      	mov	r2, r3
 80256fe:	2304      	movs	r3, #4
 8025700:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8025702:	687a      	ldr	r2, [r7, #4]
 8025704:	697b      	ldr	r3, [r7, #20]
 8025706:	212c      	movs	r1, #44	; 0x2c
 8025708:	fb01 f303 	mul.w	r3, r1, r3
 802570c:	4413      	add	r3, r2
 802570e:	3361      	adds	r3, #97	; 0x61
 8025710:	2206      	movs	r2, #6
 8025712:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025714:	687b      	ldr	r3, [r7, #4]
 8025716:	681b      	ldr	r3, [r3, #0]
 8025718:	697a      	ldr	r2, [r7, #20]
 802571a:	b2d2      	uxtb	r2, r2
 802571c:	4611      	mov	r1, r2
 802571e:	4618      	mov	r0, r3
 8025720:	f005 fb75 	bl	802ae0e <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8025724:	e331      	b.n	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8025726:	697b      	ldr	r3, [r7, #20]
 8025728:	015a      	lsls	r2, r3, #5
 802572a:	69bb      	ldr	r3, [r7, #24]
 802572c:	4413      	add	r3, r2
 802572e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025732:	689b      	ldr	r3, [r3, #8]
 8025734:	f003 0320 	and.w	r3, r3, #32
 8025738:	2b20      	cmp	r3, #32
 802573a:	d12e      	bne.n	802579a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 802573c:	697b      	ldr	r3, [r7, #20]
 802573e:	015a      	lsls	r2, r3, #5
 8025740:	69bb      	ldr	r3, [r7, #24]
 8025742:	4413      	add	r3, r2
 8025744:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025748:	461a      	mov	r2, r3
 802574a:	2320      	movs	r3, #32
 802574c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 802574e:	687a      	ldr	r2, [r7, #4]
 8025750:	697b      	ldr	r3, [r7, #20]
 8025752:	212c      	movs	r1, #44	; 0x2c
 8025754:	fb01 f303 	mul.w	r3, r1, r3
 8025758:	4413      	add	r3, r2
 802575a:	333d      	adds	r3, #61	; 0x3d
 802575c:	781b      	ldrb	r3, [r3, #0]
 802575e:	2b01      	cmp	r3, #1
 8025760:	f040 8313 	bne.w	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8025764:	687a      	ldr	r2, [r7, #4]
 8025766:	697b      	ldr	r3, [r7, #20]
 8025768:	212c      	movs	r1, #44	; 0x2c
 802576a:	fb01 f303 	mul.w	r3, r1, r3
 802576e:	4413      	add	r3, r2
 8025770:	333d      	adds	r3, #61	; 0x3d
 8025772:	2200      	movs	r2, #0
 8025774:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8025776:	687a      	ldr	r2, [r7, #4]
 8025778:	697b      	ldr	r3, [r7, #20]
 802577a:	212c      	movs	r1, #44	; 0x2c
 802577c:	fb01 f303 	mul.w	r3, r1, r3
 8025780:	4413      	add	r3, r2
 8025782:	3360      	adds	r3, #96	; 0x60
 8025784:	2202      	movs	r2, #2
 8025786:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025788:	687b      	ldr	r3, [r7, #4]
 802578a:	681b      	ldr	r3, [r3, #0]
 802578c:	697a      	ldr	r2, [r7, #20]
 802578e:	b2d2      	uxtb	r2, r2
 8025790:	4611      	mov	r1, r2
 8025792:	4618      	mov	r0, r3
 8025794:	f005 fb3b 	bl	802ae0e <USB_HC_Halt>
}
 8025798:	e2f7      	b.n	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 802579a:	697b      	ldr	r3, [r7, #20]
 802579c:	015a      	lsls	r2, r3, #5
 802579e:	69bb      	ldr	r3, [r7, #24]
 80257a0:	4413      	add	r3, r2
 80257a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80257a6:	689b      	ldr	r3, [r3, #8]
 80257a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80257ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80257b0:	d112      	bne.n	80257d8 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80257b2:	697b      	ldr	r3, [r7, #20]
 80257b4:	015a      	lsls	r2, r3, #5
 80257b6:	69bb      	ldr	r3, [r7, #24]
 80257b8:	4413      	add	r3, r2
 80257ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80257be:	461a      	mov	r2, r3
 80257c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80257c4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80257c6:	687b      	ldr	r3, [r7, #4]
 80257c8:	681b      	ldr	r3, [r3, #0]
 80257ca:	697a      	ldr	r2, [r7, #20]
 80257cc:	b2d2      	uxtb	r2, r2
 80257ce:	4611      	mov	r1, r2
 80257d0:	4618      	mov	r0, r3
 80257d2:	f005 fb1c 	bl	802ae0e <USB_HC_Halt>
}
 80257d6:	e2d8      	b.n	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80257d8:	697b      	ldr	r3, [r7, #20]
 80257da:	015a      	lsls	r2, r3, #5
 80257dc:	69bb      	ldr	r3, [r7, #24]
 80257de:	4413      	add	r3, r2
 80257e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80257e4:	689b      	ldr	r3, [r3, #8]
 80257e6:	f003 0301 	and.w	r3, r3, #1
 80257ea:	2b01      	cmp	r3, #1
 80257ec:	d140      	bne.n	8025870 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80257ee:	687a      	ldr	r2, [r7, #4]
 80257f0:	697b      	ldr	r3, [r7, #20]
 80257f2:	212c      	movs	r1, #44	; 0x2c
 80257f4:	fb01 f303 	mul.w	r3, r1, r3
 80257f8:	4413      	add	r3, r2
 80257fa:	335c      	adds	r3, #92	; 0x5c
 80257fc:	2200      	movs	r2, #0
 80257fe:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8025800:	697b      	ldr	r3, [r7, #20]
 8025802:	015a      	lsls	r2, r3, #5
 8025804:	69bb      	ldr	r3, [r7, #24]
 8025806:	4413      	add	r3, r2
 8025808:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802580c:	689b      	ldr	r3, [r3, #8]
 802580e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8025812:	2b40      	cmp	r3, #64	; 0x40
 8025814:	d111      	bne.n	802583a <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8025816:	687a      	ldr	r2, [r7, #4]
 8025818:	697b      	ldr	r3, [r7, #20]
 802581a:	212c      	movs	r1, #44	; 0x2c
 802581c:	fb01 f303 	mul.w	r3, r1, r3
 8025820:	4413      	add	r3, r2
 8025822:	333d      	adds	r3, #61	; 0x3d
 8025824:	2201      	movs	r2, #1
 8025826:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8025828:	697b      	ldr	r3, [r7, #20]
 802582a:	015a      	lsls	r2, r3, #5
 802582c:	69bb      	ldr	r3, [r7, #24]
 802582e:	4413      	add	r3, r2
 8025830:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025834:	461a      	mov	r2, r3
 8025836:	2340      	movs	r3, #64	; 0x40
 8025838:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 802583a:	697b      	ldr	r3, [r7, #20]
 802583c:	015a      	lsls	r2, r3, #5
 802583e:	69bb      	ldr	r3, [r7, #24]
 8025840:	4413      	add	r3, r2
 8025842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025846:	461a      	mov	r2, r3
 8025848:	2301      	movs	r3, #1
 802584a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 802584c:	687a      	ldr	r2, [r7, #4]
 802584e:	697b      	ldr	r3, [r7, #20]
 8025850:	212c      	movs	r1, #44	; 0x2c
 8025852:	fb01 f303 	mul.w	r3, r1, r3
 8025856:	4413      	add	r3, r2
 8025858:	3361      	adds	r3, #97	; 0x61
 802585a:	2201      	movs	r2, #1
 802585c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 802585e:	687b      	ldr	r3, [r7, #4]
 8025860:	681b      	ldr	r3, [r3, #0]
 8025862:	697a      	ldr	r2, [r7, #20]
 8025864:	b2d2      	uxtb	r2, r2
 8025866:	4611      	mov	r1, r2
 8025868:	4618      	mov	r0, r3
 802586a:	f005 fad0 	bl	802ae0e <USB_HC_Halt>
}
 802586e:	e28c      	b.n	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8025870:	697b      	ldr	r3, [r7, #20]
 8025872:	015a      	lsls	r2, r3, #5
 8025874:	69bb      	ldr	r3, [r7, #24]
 8025876:	4413      	add	r3, r2
 8025878:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802587c:	689b      	ldr	r3, [r3, #8]
 802587e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8025882:	2b40      	cmp	r3, #64	; 0x40
 8025884:	d12c      	bne.n	80258e0 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8025886:	687a      	ldr	r2, [r7, #4]
 8025888:	697b      	ldr	r3, [r7, #20]
 802588a:	212c      	movs	r1, #44	; 0x2c
 802588c:	fb01 f303 	mul.w	r3, r1, r3
 8025890:	4413      	add	r3, r2
 8025892:	3361      	adds	r3, #97	; 0x61
 8025894:	2204      	movs	r2, #4
 8025896:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8025898:	687a      	ldr	r2, [r7, #4]
 802589a:	697b      	ldr	r3, [r7, #20]
 802589c:	212c      	movs	r1, #44	; 0x2c
 802589e:	fb01 f303 	mul.w	r3, r1, r3
 80258a2:	4413      	add	r3, r2
 80258a4:	333d      	adds	r3, #61	; 0x3d
 80258a6:	2201      	movs	r2, #1
 80258a8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80258aa:	687a      	ldr	r2, [r7, #4]
 80258ac:	697b      	ldr	r3, [r7, #20]
 80258ae:	212c      	movs	r1, #44	; 0x2c
 80258b0:	fb01 f303 	mul.w	r3, r1, r3
 80258b4:	4413      	add	r3, r2
 80258b6:	335c      	adds	r3, #92	; 0x5c
 80258b8:	2200      	movs	r2, #0
 80258ba:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80258bc:	687b      	ldr	r3, [r7, #4]
 80258be:	681b      	ldr	r3, [r3, #0]
 80258c0:	697a      	ldr	r2, [r7, #20]
 80258c2:	b2d2      	uxtb	r2, r2
 80258c4:	4611      	mov	r1, r2
 80258c6:	4618      	mov	r0, r3
 80258c8:	f005 faa1 	bl	802ae0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80258cc:	697b      	ldr	r3, [r7, #20]
 80258ce:	015a      	lsls	r2, r3, #5
 80258d0:	69bb      	ldr	r3, [r7, #24]
 80258d2:	4413      	add	r3, r2
 80258d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80258d8:	461a      	mov	r2, r3
 80258da:	2340      	movs	r3, #64	; 0x40
 80258dc:	6093      	str	r3, [r2, #8]
}
 80258de:	e254      	b.n	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80258e0:	697b      	ldr	r3, [r7, #20]
 80258e2:	015a      	lsls	r2, r3, #5
 80258e4:	69bb      	ldr	r3, [r7, #24]
 80258e6:	4413      	add	r3, r2
 80258e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80258ec:	689b      	ldr	r3, [r3, #8]
 80258ee:	f003 0308 	and.w	r3, r3, #8
 80258f2:	2b08      	cmp	r3, #8
 80258f4:	d11a      	bne.n	802592c <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80258f6:	697b      	ldr	r3, [r7, #20]
 80258f8:	015a      	lsls	r2, r3, #5
 80258fa:	69bb      	ldr	r3, [r7, #24]
 80258fc:	4413      	add	r3, r2
 80258fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025902:	461a      	mov	r2, r3
 8025904:	2308      	movs	r3, #8
 8025906:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8025908:	687a      	ldr	r2, [r7, #4]
 802590a:	697b      	ldr	r3, [r7, #20]
 802590c:	212c      	movs	r1, #44	; 0x2c
 802590e:	fb01 f303 	mul.w	r3, r1, r3
 8025912:	4413      	add	r3, r2
 8025914:	3361      	adds	r3, #97	; 0x61
 8025916:	2205      	movs	r2, #5
 8025918:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 802591a:	687b      	ldr	r3, [r7, #4]
 802591c:	681b      	ldr	r3, [r3, #0]
 802591e:	697a      	ldr	r2, [r7, #20]
 8025920:	b2d2      	uxtb	r2, r2
 8025922:	4611      	mov	r1, r2
 8025924:	4618      	mov	r0, r3
 8025926:	f005 fa72 	bl	802ae0e <USB_HC_Halt>
}
 802592a:	e22e      	b.n	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 802592c:	697b      	ldr	r3, [r7, #20]
 802592e:	015a      	lsls	r2, r3, #5
 8025930:	69bb      	ldr	r3, [r7, #24]
 8025932:	4413      	add	r3, r2
 8025934:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025938:	689b      	ldr	r3, [r3, #8]
 802593a:	f003 0310 	and.w	r3, r3, #16
 802593e:	2b10      	cmp	r3, #16
 8025940:	d140      	bne.n	80259c4 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8025942:	687a      	ldr	r2, [r7, #4]
 8025944:	697b      	ldr	r3, [r7, #20]
 8025946:	212c      	movs	r1, #44	; 0x2c
 8025948:	fb01 f303 	mul.w	r3, r1, r3
 802594c:	4413      	add	r3, r2
 802594e:	335c      	adds	r3, #92	; 0x5c
 8025950:	2200      	movs	r2, #0
 8025952:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8025954:	687a      	ldr	r2, [r7, #4]
 8025956:	697b      	ldr	r3, [r7, #20]
 8025958:	212c      	movs	r1, #44	; 0x2c
 802595a:	fb01 f303 	mul.w	r3, r1, r3
 802595e:	4413      	add	r3, r2
 8025960:	3361      	adds	r3, #97	; 0x61
 8025962:	2203      	movs	r2, #3
 8025964:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8025966:	687a      	ldr	r2, [r7, #4]
 8025968:	697b      	ldr	r3, [r7, #20]
 802596a:	212c      	movs	r1, #44	; 0x2c
 802596c:	fb01 f303 	mul.w	r3, r1, r3
 8025970:	4413      	add	r3, r2
 8025972:	333d      	adds	r3, #61	; 0x3d
 8025974:	781b      	ldrb	r3, [r3, #0]
 8025976:	2b00      	cmp	r3, #0
 8025978:	d112      	bne.n	80259a0 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 802597a:	687a      	ldr	r2, [r7, #4]
 802597c:	697b      	ldr	r3, [r7, #20]
 802597e:	212c      	movs	r1, #44	; 0x2c
 8025980:	fb01 f303 	mul.w	r3, r1, r3
 8025984:	4413      	add	r3, r2
 8025986:	333c      	adds	r3, #60	; 0x3c
 8025988:	781b      	ldrb	r3, [r3, #0]
 802598a:	2b00      	cmp	r3, #0
 802598c:	d108      	bne.n	80259a0 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 802598e:	687a      	ldr	r2, [r7, #4]
 8025990:	697b      	ldr	r3, [r7, #20]
 8025992:	212c      	movs	r1, #44	; 0x2c
 8025994:	fb01 f303 	mul.w	r3, r1, r3
 8025998:	4413      	add	r3, r2
 802599a:	333d      	adds	r3, #61	; 0x3d
 802599c:	2201      	movs	r2, #1
 802599e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80259a0:	687b      	ldr	r3, [r7, #4]
 80259a2:	681b      	ldr	r3, [r3, #0]
 80259a4:	697a      	ldr	r2, [r7, #20]
 80259a6:	b2d2      	uxtb	r2, r2
 80259a8:	4611      	mov	r1, r2
 80259aa:	4618      	mov	r0, r3
 80259ac:	f005 fa2f 	bl	802ae0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80259b0:	697b      	ldr	r3, [r7, #20]
 80259b2:	015a      	lsls	r2, r3, #5
 80259b4:	69bb      	ldr	r3, [r7, #24]
 80259b6:	4413      	add	r3, r2
 80259b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80259bc:	461a      	mov	r2, r3
 80259be:	2310      	movs	r3, #16
 80259c0:	6093      	str	r3, [r2, #8]
}
 80259c2:	e1e2      	b.n	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80259c4:	697b      	ldr	r3, [r7, #20]
 80259c6:	015a      	lsls	r2, r3, #5
 80259c8:	69bb      	ldr	r3, [r7, #24]
 80259ca:	4413      	add	r3, r2
 80259cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80259d0:	689b      	ldr	r3, [r3, #8]
 80259d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80259d6:	2b80      	cmp	r3, #128	; 0x80
 80259d8:	d164      	bne.n	8025aa4 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80259da:	687b      	ldr	r3, [r7, #4]
 80259dc:	691b      	ldr	r3, [r3, #16]
 80259de:	2b00      	cmp	r3, #0
 80259e0:	d111      	bne.n	8025a06 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80259e2:	687a      	ldr	r2, [r7, #4]
 80259e4:	697b      	ldr	r3, [r7, #20]
 80259e6:	212c      	movs	r1, #44	; 0x2c
 80259e8:	fb01 f303 	mul.w	r3, r1, r3
 80259ec:	4413      	add	r3, r2
 80259ee:	3361      	adds	r3, #97	; 0x61
 80259f0:	2206      	movs	r2, #6
 80259f2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80259f4:	687b      	ldr	r3, [r7, #4]
 80259f6:	681b      	ldr	r3, [r3, #0]
 80259f8:	697a      	ldr	r2, [r7, #20]
 80259fa:	b2d2      	uxtb	r2, r2
 80259fc:	4611      	mov	r1, r2
 80259fe:	4618      	mov	r0, r3
 8025a00:	f005 fa05 	bl	802ae0e <USB_HC_Halt>
 8025a04:	e044      	b.n	8025a90 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8025a06:	687a      	ldr	r2, [r7, #4]
 8025a08:	697b      	ldr	r3, [r7, #20]
 8025a0a:	212c      	movs	r1, #44	; 0x2c
 8025a0c:	fb01 f303 	mul.w	r3, r1, r3
 8025a10:	4413      	add	r3, r2
 8025a12:	335c      	adds	r3, #92	; 0x5c
 8025a14:	681b      	ldr	r3, [r3, #0]
 8025a16:	1c5a      	adds	r2, r3, #1
 8025a18:	6879      	ldr	r1, [r7, #4]
 8025a1a:	697b      	ldr	r3, [r7, #20]
 8025a1c:	202c      	movs	r0, #44	; 0x2c
 8025a1e:	fb00 f303 	mul.w	r3, r0, r3
 8025a22:	440b      	add	r3, r1
 8025a24:	335c      	adds	r3, #92	; 0x5c
 8025a26:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8025a28:	687a      	ldr	r2, [r7, #4]
 8025a2a:	697b      	ldr	r3, [r7, #20]
 8025a2c:	212c      	movs	r1, #44	; 0x2c
 8025a2e:	fb01 f303 	mul.w	r3, r1, r3
 8025a32:	4413      	add	r3, r2
 8025a34:	335c      	adds	r3, #92	; 0x5c
 8025a36:	681b      	ldr	r3, [r3, #0]
 8025a38:	2b02      	cmp	r3, #2
 8025a3a:	d920      	bls.n	8025a7e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8025a3c:	687a      	ldr	r2, [r7, #4]
 8025a3e:	697b      	ldr	r3, [r7, #20]
 8025a40:	212c      	movs	r1, #44	; 0x2c
 8025a42:	fb01 f303 	mul.w	r3, r1, r3
 8025a46:	4413      	add	r3, r2
 8025a48:	335c      	adds	r3, #92	; 0x5c
 8025a4a:	2200      	movs	r2, #0
 8025a4c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8025a4e:	687a      	ldr	r2, [r7, #4]
 8025a50:	697b      	ldr	r3, [r7, #20]
 8025a52:	212c      	movs	r1, #44	; 0x2c
 8025a54:	fb01 f303 	mul.w	r3, r1, r3
 8025a58:	4413      	add	r3, r2
 8025a5a:	3360      	adds	r3, #96	; 0x60
 8025a5c:	2204      	movs	r2, #4
 8025a5e:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8025a60:	697b      	ldr	r3, [r7, #20]
 8025a62:	b2d9      	uxtb	r1, r3
 8025a64:	687a      	ldr	r2, [r7, #4]
 8025a66:	697b      	ldr	r3, [r7, #20]
 8025a68:	202c      	movs	r0, #44	; 0x2c
 8025a6a:	fb00 f303 	mul.w	r3, r0, r3
 8025a6e:	4413      	add	r3, r2
 8025a70:	3360      	adds	r3, #96	; 0x60
 8025a72:	781b      	ldrb	r3, [r3, #0]
 8025a74:	461a      	mov	r2, r3
 8025a76:	6878      	ldr	r0, [r7, #4]
 8025a78:	f007 fc68 	bl	802d34c <HAL_HCD_HC_NotifyURBChange_Callback>
 8025a7c:	e008      	b.n	8025a90 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8025a7e:	687a      	ldr	r2, [r7, #4]
 8025a80:	697b      	ldr	r3, [r7, #20]
 8025a82:	212c      	movs	r1, #44	; 0x2c
 8025a84:	fb01 f303 	mul.w	r3, r1, r3
 8025a88:	4413      	add	r3, r2
 8025a8a:	3360      	adds	r3, #96	; 0x60
 8025a8c:	2202      	movs	r2, #2
 8025a8e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8025a90:	697b      	ldr	r3, [r7, #20]
 8025a92:	015a      	lsls	r2, r3, #5
 8025a94:	69bb      	ldr	r3, [r7, #24]
 8025a96:	4413      	add	r3, r2
 8025a98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025a9c:	461a      	mov	r2, r3
 8025a9e:	2380      	movs	r3, #128	; 0x80
 8025aa0:	6093      	str	r3, [r2, #8]
}
 8025aa2:	e172      	b.n	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8025aa4:	697b      	ldr	r3, [r7, #20]
 8025aa6:	015a      	lsls	r2, r3, #5
 8025aa8:	69bb      	ldr	r3, [r7, #24]
 8025aaa:	4413      	add	r3, r2
 8025aac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ab0:	689b      	ldr	r3, [r3, #8]
 8025ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8025ab6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8025aba:	d11b      	bne.n	8025af4 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8025abc:	687a      	ldr	r2, [r7, #4]
 8025abe:	697b      	ldr	r3, [r7, #20]
 8025ac0:	212c      	movs	r1, #44	; 0x2c
 8025ac2:	fb01 f303 	mul.w	r3, r1, r3
 8025ac6:	4413      	add	r3, r2
 8025ac8:	3361      	adds	r3, #97	; 0x61
 8025aca:	2208      	movs	r2, #8
 8025acc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8025ace:	687b      	ldr	r3, [r7, #4]
 8025ad0:	681b      	ldr	r3, [r3, #0]
 8025ad2:	697a      	ldr	r2, [r7, #20]
 8025ad4:	b2d2      	uxtb	r2, r2
 8025ad6:	4611      	mov	r1, r2
 8025ad8:	4618      	mov	r0, r3
 8025ada:	f005 f998 	bl	802ae0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8025ade:	697b      	ldr	r3, [r7, #20]
 8025ae0:	015a      	lsls	r2, r3, #5
 8025ae2:	69bb      	ldr	r3, [r7, #24]
 8025ae4:	4413      	add	r3, r2
 8025ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025aea:	461a      	mov	r2, r3
 8025aec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8025af0:	6093      	str	r3, [r2, #8]
}
 8025af2:	e14a      	b.n	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8025af4:	697b      	ldr	r3, [r7, #20]
 8025af6:	015a      	lsls	r2, r3, #5
 8025af8:	69bb      	ldr	r3, [r7, #24]
 8025afa:	4413      	add	r3, r2
 8025afc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025b00:	689b      	ldr	r3, [r3, #8]
 8025b02:	f003 0302 	and.w	r3, r3, #2
 8025b06:	2b02      	cmp	r3, #2
 8025b08:	f040 813f 	bne.w	8025d8a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8025b0c:	687a      	ldr	r2, [r7, #4]
 8025b0e:	697b      	ldr	r3, [r7, #20]
 8025b10:	212c      	movs	r1, #44	; 0x2c
 8025b12:	fb01 f303 	mul.w	r3, r1, r3
 8025b16:	4413      	add	r3, r2
 8025b18:	3361      	adds	r3, #97	; 0x61
 8025b1a:	781b      	ldrb	r3, [r3, #0]
 8025b1c:	2b01      	cmp	r3, #1
 8025b1e:	d17d      	bne.n	8025c1c <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8025b20:	687a      	ldr	r2, [r7, #4]
 8025b22:	697b      	ldr	r3, [r7, #20]
 8025b24:	212c      	movs	r1, #44	; 0x2c
 8025b26:	fb01 f303 	mul.w	r3, r1, r3
 8025b2a:	4413      	add	r3, r2
 8025b2c:	3360      	adds	r3, #96	; 0x60
 8025b2e:	2201      	movs	r2, #1
 8025b30:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8025b32:	687a      	ldr	r2, [r7, #4]
 8025b34:	697b      	ldr	r3, [r7, #20]
 8025b36:	212c      	movs	r1, #44	; 0x2c
 8025b38:	fb01 f303 	mul.w	r3, r1, r3
 8025b3c:	4413      	add	r3, r2
 8025b3e:	333f      	adds	r3, #63	; 0x3f
 8025b40:	781b      	ldrb	r3, [r3, #0]
 8025b42:	2b02      	cmp	r3, #2
 8025b44:	d00a      	beq.n	8025b5c <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8025b46:	687a      	ldr	r2, [r7, #4]
 8025b48:	697b      	ldr	r3, [r7, #20]
 8025b4a:	212c      	movs	r1, #44	; 0x2c
 8025b4c:	fb01 f303 	mul.w	r3, r1, r3
 8025b50:	4413      	add	r3, r2
 8025b52:	333f      	adds	r3, #63	; 0x3f
 8025b54:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8025b56:	2b03      	cmp	r3, #3
 8025b58:	f040 8100 	bne.w	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8025b5c:	687b      	ldr	r3, [r7, #4]
 8025b5e:	691b      	ldr	r3, [r3, #16]
 8025b60:	2b00      	cmp	r3, #0
 8025b62:	d113      	bne.n	8025b8c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8025b64:	687a      	ldr	r2, [r7, #4]
 8025b66:	697b      	ldr	r3, [r7, #20]
 8025b68:	212c      	movs	r1, #44	; 0x2c
 8025b6a:	fb01 f303 	mul.w	r3, r1, r3
 8025b6e:	4413      	add	r3, r2
 8025b70:	3355      	adds	r3, #85	; 0x55
 8025b72:	781b      	ldrb	r3, [r3, #0]
 8025b74:	f083 0301 	eor.w	r3, r3, #1
 8025b78:	b2d8      	uxtb	r0, r3
 8025b7a:	687a      	ldr	r2, [r7, #4]
 8025b7c:	697b      	ldr	r3, [r7, #20]
 8025b7e:	212c      	movs	r1, #44	; 0x2c
 8025b80:	fb01 f303 	mul.w	r3, r1, r3
 8025b84:	4413      	add	r3, r2
 8025b86:	3355      	adds	r3, #85	; 0x55
 8025b88:	4602      	mov	r2, r0
 8025b8a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8025b8c:	687b      	ldr	r3, [r7, #4]
 8025b8e:	691b      	ldr	r3, [r3, #16]
 8025b90:	2b01      	cmp	r3, #1
 8025b92:	f040 80e3 	bne.w	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
 8025b96:	687a      	ldr	r2, [r7, #4]
 8025b98:	697b      	ldr	r3, [r7, #20]
 8025b9a:	212c      	movs	r1, #44	; 0x2c
 8025b9c:	fb01 f303 	mul.w	r3, r1, r3
 8025ba0:	4413      	add	r3, r2
 8025ba2:	334c      	adds	r3, #76	; 0x4c
 8025ba4:	681b      	ldr	r3, [r3, #0]
 8025ba6:	2b00      	cmp	r3, #0
 8025ba8:	f000 80d8 	beq.w	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8025bac:	687a      	ldr	r2, [r7, #4]
 8025bae:	697b      	ldr	r3, [r7, #20]
 8025bb0:	212c      	movs	r1, #44	; 0x2c
 8025bb2:	fb01 f303 	mul.w	r3, r1, r3
 8025bb6:	4413      	add	r3, r2
 8025bb8:	334c      	adds	r3, #76	; 0x4c
 8025bba:	681b      	ldr	r3, [r3, #0]
 8025bbc:	6879      	ldr	r1, [r7, #4]
 8025bbe:	697a      	ldr	r2, [r7, #20]
 8025bc0:	202c      	movs	r0, #44	; 0x2c
 8025bc2:	fb00 f202 	mul.w	r2, r0, r2
 8025bc6:	440a      	add	r2, r1
 8025bc8:	3240      	adds	r2, #64	; 0x40
 8025bca:	8812      	ldrh	r2, [r2, #0]
 8025bcc:	4413      	add	r3, r2
 8025bce:	3b01      	subs	r3, #1
 8025bd0:	6879      	ldr	r1, [r7, #4]
 8025bd2:	697a      	ldr	r2, [r7, #20]
 8025bd4:	202c      	movs	r0, #44	; 0x2c
 8025bd6:	fb00 f202 	mul.w	r2, r0, r2
 8025bda:	440a      	add	r2, r1
 8025bdc:	3240      	adds	r2, #64	; 0x40
 8025bde:	8812      	ldrh	r2, [r2, #0]
 8025be0:	fbb3 f3f2 	udiv	r3, r3, r2
 8025be4:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8025be6:	68fb      	ldr	r3, [r7, #12]
 8025be8:	f003 0301 	and.w	r3, r3, #1
 8025bec:	2b00      	cmp	r3, #0
 8025bee:	f000 80b5 	beq.w	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8025bf2:	687a      	ldr	r2, [r7, #4]
 8025bf4:	697b      	ldr	r3, [r7, #20]
 8025bf6:	212c      	movs	r1, #44	; 0x2c
 8025bf8:	fb01 f303 	mul.w	r3, r1, r3
 8025bfc:	4413      	add	r3, r2
 8025bfe:	3355      	adds	r3, #85	; 0x55
 8025c00:	781b      	ldrb	r3, [r3, #0]
 8025c02:	f083 0301 	eor.w	r3, r3, #1
 8025c06:	b2d8      	uxtb	r0, r3
 8025c08:	687a      	ldr	r2, [r7, #4]
 8025c0a:	697b      	ldr	r3, [r7, #20]
 8025c0c:	212c      	movs	r1, #44	; 0x2c
 8025c0e:	fb01 f303 	mul.w	r3, r1, r3
 8025c12:	4413      	add	r3, r2
 8025c14:	3355      	adds	r3, #85	; 0x55
 8025c16:	4602      	mov	r2, r0
 8025c18:	701a      	strb	r2, [r3, #0]
 8025c1a:	e09f      	b.n	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8025c1c:	687a      	ldr	r2, [r7, #4]
 8025c1e:	697b      	ldr	r3, [r7, #20]
 8025c20:	212c      	movs	r1, #44	; 0x2c
 8025c22:	fb01 f303 	mul.w	r3, r1, r3
 8025c26:	4413      	add	r3, r2
 8025c28:	3361      	adds	r3, #97	; 0x61
 8025c2a:	781b      	ldrb	r3, [r3, #0]
 8025c2c:	2b03      	cmp	r3, #3
 8025c2e:	d109      	bne.n	8025c44 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8025c30:	687a      	ldr	r2, [r7, #4]
 8025c32:	697b      	ldr	r3, [r7, #20]
 8025c34:	212c      	movs	r1, #44	; 0x2c
 8025c36:	fb01 f303 	mul.w	r3, r1, r3
 8025c3a:	4413      	add	r3, r2
 8025c3c:	3360      	adds	r3, #96	; 0x60
 8025c3e:	2202      	movs	r2, #2
 8025c40:	701a      	strb	r2, [r3, #0]
 8025c42:	e08b      	b.n	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8025c44:	687a      	ldr	r2, [r7, #4]
 8025c46:	697b      	ldr	r3, [r7, #20]
 8025c48:	212c      	movs	r1, #44	; 0x2c
 8025c4a:	fb01 f303 	mul.w	r3, r1, r3
 8025c4e:	4413      	add	r3, r2
 8025c50:	3361      	adds	r3, #97	; 0x61
 8025c52:	781b      	ldrb	r3, [r3, #0]
 8025c54:	2b04      	cmp	r3, #4
 8025c56:	d109      	bne.n	8025c6c <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8025c58:	687a      	ldr	r2, [r7, #4]
 8025c5a:	697b      	ldr	r3, [r7, #20]
 8025c5c:	212c      	movs	r1, #44	; 0x2c
 8025c5e:	fb01 f303 	mul.w	r3, r1, r3
 8025c62:	4413      	add	r3, r2
 8025c64:	3360      	adds	r3, #96	; 0x60
 8025c66:	2202      	movs	r2, #2
 8025c68:	701a      	strb	r2, [r3, #0]
 8025c6a:	e077      	b.n	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8025c6c:	687a      	ldr	r2, [r7, #4]
 8025c6e:	697b      	ldr	r3, [r7, #20]
 8025c70:	212c      	movs	r1, #44	; 0x2c
 8025c72:	fb01 f303 	mul.w	r3, r1, r3
 8025c76:	4413      	add	r3, r2
 8025c78:	3361      	adds	r3, #97	; 0x61
 8025c7a:	781b      	ldrb	r3, [r3, #0]
 8025c7c:	2b05      	cmp	r3, #5
 8025c7e:	d109      	bne.n	8025c94 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8025c80:	687a      	ldr	r2, [r7, #4]
 8025c82:	697b      	ldr	r3, [r7, #20]
 8025c84:	212c      	movs	r1, #44	; 0x2c
 8025c86:	fb01 f303 	mul.w	r3, r1, r3
 8025c8a:	4413      	add	r3, r2
 8025c8c:	3360      	adds	r3, #96	; 0x60
 8025c8e:	2205      	movs	r2, #5
 8025c90:	701a      	strb	r2, [r3, #0]
 8025c92:	e063      	b.n	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8025c94:	687a      	ldr	r2, [r7, #4]
 8025c96:	697b      	ldr	r3, [r7, #20]
 8025c98:	212c      	movs	r1, #44	; 0x2c
 8025c9a:	fb01 f303 	mul.w	r3, r1, r3
 8025c9e:	4413      	add	r3, r2
 8025ca0:	3361      	adds	r3, #97	; 0x61
 8025ca2:	781b      	ldrb	r3, [r3, #0]
 8025ca4:	2b06      	cmp	r3, #6
 8025ca6:	d009      	beq.n	8025cbc <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8025ca8:	687a      	ldr	r2, [r7, #4]
 8025caa:	697b      	ldr	r3, [r7, #20]
 8025cac:	212c      	movs	r1, #44	; 0x2c
 8025cae:	fb01 f303 	mul.w	r3, r1, r3
 8025cb2:	4413      	add	r3, r2
 8025cb4:	3361      	adds	r3, #97	; 0x61
 8025cb6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8025cb8:	2b08      	cmp	r3, #8
 8025cba:	d14f      	bne.n	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8025cbc:	687a      	ldr	r2, [r7, #4]
 8025cbe:	697b      	ldr	r3, [r7, #20]
 8025cc0:	212c      	movs	r1, #44	; 0x2c
 8025cc2:	fb01 f303 	mul.w	r3, r1, r3
 8025cc6:	4413      	add	r3, r2
 8025cc8:	335c      	adds	r3, #92	; 0x5c
 8025cca:	681b      	ldr	r3, [r3, #0]
 8025ccc:	1c5a      	adds	r2, r3, #1
 8025cce:	6879      	ldr	r1, [r7, #4]
 8025cd0:	697b      	ldr	r3, [r7, #20]
 8025cd2:	202c      	movs	r0, #44	; 0x2c
 8025cd4:	fb00 f303 	mul.w	r3, r0, r3
 8025cd8:	440b      	add	r3, r1
 8025cda:	335c      	adds	r3, #92	; 0x5c
 8025cdc:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8025cde:	687a      	ldr	r2, [r7, #4]
 8025ce0:	697b      	ldr	r3, [r7, #20]
 8025ce2:	212c      	movs	r1, #44	; 0x2c
 8025ce4:	fb01 f303 	mul.w	r3, r1, r3
 8025ce8:	4413      	add	r3, r2
 8025cea:	335c      	adds	r3, #92	; 0x5c
 8025cec:	681b      	ldr	r3, [r3, #0]
 8025cee:	2b02      	cmp	r3, #2
 8025cf0:	d912      	bls.n	8025d18 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8025cf2:	687a      	ldr	r2, [r7, #4]
 8025cf4:	697b      	ldr	r3, [r7, #20]
 8025cf6:	212c      	movs	r1, #44	; 0x2c
 8025cf8:	fb01 f303 	mul.w	r3, r1, r3
 8025cfc:	4413      	add	r3, r2
 8025cfe:	335c      	adds	r3, #92	; 0x5c
 8025d00:	2200      	movs	r2, #0
 8025d02:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8025d04:	687a      	ldr	r2, [r7, #4]
 8025d06:	697b      	ldr	r3, [r7, #20]
 8025d08:	212c      	movs	r1, #44	; 0x2c
 8025d0a:	fb01 f303 	mul.w	r3, r1, r3
 8025d0e:	4413      	add	r3, r2
 8025d10:	3360      	adds	r3, #96	; 0x60
 8025d12:	2204      	movs	r2, #4
 8025d14:	701a      	strb	r2, [r3, #0]
 8025d16:	e021      	b.n	8025d5c <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8025d18:	687a      	ldr	r2, [r7, #4]
 8025d1a:	697b      	ldr	r3, [r7, #20]
 8025d1c:	212c      	movs	r1, #44	; 0x2c
 8025d1e:	fb01 f303 	mul.w	r3, r1, r3
 8025d22:	4413      	add	r3, r2
 8025d24:	3360      	adds	r3, #96	; 0x60
 8025d26:	2202      	movs	r2, #2
 8025d28:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8025d2a:	697b      	ldr	r3, [r7, #20]
 8025d2c:	015a      	lsls	r2, r3, #5
 8025d2e:	69bb      	ldr	r3, [r7, #24]
 8025d30:	4413      	add	r3, r2
 8025d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025d36:	681b      	ldr	r3, [r3, #0]
 8025d38:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8025d3a:	693b      	ldr	r3, [r7, #16]
 8025d3c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8025d40:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8025d42:	693b      	ldr	r3, [r7, #16]
 8025d44:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8025d48:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8025d4a:	697b      	ldr	r3, [r7, #20]
 8025d4c:	015a      	lsls	r2, r3, #5
 8025d4e:	69bb      	ldr	r3, [r7, #24]
 8025d50:	4413      	add	r3, r2
 8025d52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025d56:	461a      	mov	r2, r3
 8025d58:	693b      	ldr	r3, [r7, #16]
 8025d5a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8025d5c:	697b      	ldr	r3, [r7, #20]
 8025d5e:	015a      	lsls	r2, r3, #5
 8025d60:	69bb      	ldr	r3, [r7, #24]
 8025d62:	4413      	add	r3, r2
 8025d64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025d68:	461a      	mov	r2, r3
 8025d6a:	2302      	movs	r3, #2
 8025d6c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8025d6e:	697b      	ldr	r3, [r7, #20]
 8025d70:	b2d9      	uxtb	r1, r3
 8025d72:	687a      	ldr	r2, [r7, #4]
 8025d74:	697b      	ldr	r3, [r7, #20]
 8025d76:	202c      	movs	r0, #44	; 0x2c
 8025d78:	fb00 f303 	mul.w	r3, r0, r3
 8025d7c:	4413      	add	r3, r2
 8025d7e:	3360      	adds	r3, #96	; 0x60
 8025d80:	781b      	ldrb	r3, [r3, #0]
 8025d82:	461a      	mov	r2, r3
 8025d84:	6878      	ldr	r0, [r7, #4]
 8025d86:	f007 fae1 	bl	802d34c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8025d8a:	bf00      	nop
 8025d8c:	3720      	adds	r7, #32
 8025d8e:	46bd      	mov	sp, r7
 8025d90:	bd80      	pop	{r7, pc}

08025d92 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8025d92:	b580      	push	{r7, lr}
 8025d94:	b08a      	sub	sp, #40	; 0x28
 8025d96:	af00      	add	r7, sp, #0
 8025d98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8025d9a:	687b      	ldr	r3, [r7, #4]
 8025d9c:	681b      	ldr	r3, [r3, #0]
 8025d9e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8025da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025da2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8025da4:	687b      	ldr	r3, [r7, #4]
 8025da6:	681b      	ldr	r3, [r3, #0]
 8025da8:	6a1b      	ldr	r3, [r3, #32]
 8025daa:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8025dac:	69fb      	ldr	r3, [r7, #28]
 8025dae:	f003 030f 	and.w	r3, r3, #15
 8025db2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8025db4:	69fb      	ldr	r3, [r7, #28]
 8025db6:	0c5b      	lsrs	r3, r3, #17
 8025db8:	f003 030f 	and.w	r3, r3, #15
 8025dbc:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8025dbe:	69fb      	ldr	r3, [r7, #28]
 8025dc0:	091b      	lsrs	r3, r3, #4
 8025dc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8025dc6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8025dc8:	697b      	ldr	r3, [r7, #20]
 8025dca:	2b02      	cmp	r3, #2
 8025dcc:	d004      	beq.n	8025dd8 <HCD_RXQLVL_IRQHandler+0x46>
 8025dce:	697b      	ldr	r3, [r7, #20]
 8025dd0:	2b05      	cmp	r3, #5
 8025dd2:	f000 80a9 	beq.w	8025f28 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8025dd6:	e0aa      	b.n	8025f2e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8025dd8:	693b      	ldr	r3, [r7, #16]
 8025dda:	2b00      	cmp	r3, #0
 8025ddc:	f000 80a6 	beq.w	8025f2c <HCD_RXQLVL_IRQHandler+0x19a>
 8025de0:	687a      	ldr	r2, [r7, #4]
 8025de2:	69bb      	ldr	r3, [r7, #24]
 8025de4:	212c      	movs	r1, #44	; 0x2c
 8025de6:	fb01 f303 	mul.w	r3, r1, r3
 8025dea:	4413      	add	r3, r2
 8025dec:	3344      	adds	r3, #68	; 0x44
 8025dee:	681b      	ldr	r3, [r3, #0]
 8025df0:	2b00      	cmp	r3, #0
 8025df2:	f000 809b 	beq.w	8025f2c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8025df6:	687a      	ldr	r2, [r7, #4]
 8025df8:	69bb      	ldr	r3, [r7, #24]
 8025dfa:	212c      	movs	r1, #44	; 0x2c
 8025dfc:	fb01 f303 	mul.w	r3, r1, r3
 8025e00:	4413      	add	r3, r2
 8025e02:	3350      	adds	r3, #80	; 0x50
 8025e04:	681a      	ldr	r2, [r3, #0]
 8025e06:	693b      	ldr	r3, [r7, #16]
 8025e08:	441a      	add	r2, r3
 8025e0a:	6879      	ldr	r1, [r7, #4]
 8025e0c:	69bb      	ldr	r3, [r7, #24]
 8025e0e:	202c      	movs	r0, #44	; 0x2c
 8025e10:	fb00 f303 	mul.w	r3, r0, r3
 8025e14:	440b      	add	r3, r1
 8025e16:	334c      	adds	r3, #76	; 0x4c
 8025e18:	681b      	ldr	r3, [r3, #0]
 8025e1a:	429a      	cmp	r2, r3
 8025e1c:	d87a      	bhi.n	8025f14 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8025e1e:	687b      	ldr	r3, [r7, #4]
 8025e20:	6818      	ldr	r0, [r3, #0]
 8025e22:	687a      	ldr	r2, [r7, #4]
 8025e24:	69bb      	ldr	r3, [r7, #24]
 8025e26:	212c      	movs	r1, #44	; 0x2c
 8025e28:	fb01 f303 	mul.w	r3, r1, r3
 8025e2c:	4413      	add	r3, r2
 8025e2e:	3344      	adds	r3, #68	; 0x44
 8025e30:	681b      	ldr	r3, [r3, #0]
 8025e32:	693a      	ldr	r2, [r7, #16]
 8025e34:	b292      	uxth	r2, r2
 8025e36:	4619      	mov	r1, r3
 8025e38:	f004 fb40 	bl	802a4bc <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8025e3c:	687a      	ldr	r2, [r7, #4]
 8025e3e:	69bb      	ldr	r3, [r7, #24]
 8025e40:	212c      	movs	r1, #44	; 0x2c
 8025e42:	fb01 f303 	mul.w	r3, r1, r3
 8025e46:	4413      	add	r3, r2
 8025e48:	3344      	adds	r3, #68	; 0x44
 8025e4a:	681a      	ldr	r2, [r3, #0]
 8025e4c:	693b      	ldr	r3, [r7, #16]
 8025e4e:	441a      	add	r2, r3
 8025e50:	6879      	ldr	r1, [r7, #4]
 8025e52:	69bb      	ldr	r3, [r7, #24]
 8025e54:	202c      	movs	r0, #44	; 0x2c
 8025e56:	fb00 f303 	mul.w	r3, r0, r3
 8025e5a:	440b      	add	r3, r1
 8025e5c:	3344      	adds	r3, #68	; 0x44
 8025e5e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8025e60:	687a      	ldr	r2, [r7, #4]
 8025e62:	69bb      	ldr	r3, [r7, #24]
 8025e64:	212c      	movs	r1, #44	; 0x2c
 8025e66:	fb01 f303 	mul.w	r3, r1, r3
 8025e6a:	4413      	add	r3, r2
 8025e6c:	3350      	adds	r3, #80	; 0x50
 8025e6e:	681a      	ldr	r2, [r3, #0]
 8025e70:	693b      	ldr	r3, [r7, #16]
 8025e72:	441a      	add	r2, r3
 8025e74:	6879      	ldr	r1, [r7, #4]
 8025e76:	69bb      	ldr	r3, [r7, #24]
 8025e78:	202c      	movs	r0, #44	; 0x2c
 8025e7a:	fb00 f303 	mul.w	r3, r0, r3
 8025e7e:	440b      	add	r3, r1
 8025e80:	3350      	adds	r3, #80	; 0x50
 8025e82:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8025e84:	69bb      	ldr	r3, [r7, #24]
 8025e86:	015a      	lsls	r2, r3, #5
 8025e88:	6a3b      	ldr	r3, [r7, #32]
 8025e8a:	4413      	add	r3, r2
 8025e8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025e90:	691b      	ldr	r3, [r3, #16]
 8025e92:	0cdb      	lsrs	r3, r3, #19
 8025e94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8025e98:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8025e9a:	687a      	ldr	r2, [r7, #4]
 8025e9c:	69bb      	ldr	r3, [r7, #24]
 8025e9e:	212c      	movs	r1, #44	; 0x2c
 8025ea0:	fb01 f303 	mul.w	r3, r1, r3
 8025ea4:	4413      	add	r3, r2
 8025ea6:	3340      	adds	r3, #64	; 0x40
 8025ea8:	881b      	ldrh	r3, [r3, #0]
 8025eaa:	461a      	mov	r2, r3
 8025eac:	693b      	ldr	r3, [r7, #16]
 8025eae:	4293      	cmp	r3, r2
 8025eb0:	d13c      	bne.n	8025f2c <HCD_RXQLVL_IRQHandler+0x19a>
 8025eb2:	68fb      	ldr	r3, [r7, #12]
 8025eb4:	2b00      	cmp	r3, #0
 8025eb6:	d039      	beq.n	8025f2c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8025eb8:	69bb      	ldr	r3, [r7, #24]
 8025eba:	015a      	lsls	r2, r3, #5
 8025ebc:	6a3b      	ldr	r3, [r7, #32]
 8025ebe:	4413      	add	r3, r2
 8025ec0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ec4:	681b      	ldr	r3, [r3, #0]
 8025ec6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8025ec8:	68bb      	ldr	r3, [r7, #8]
 8025eca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8025ece:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8025ed0:	68bb      	ldr	r3, [r7, #8]
 8025ed2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8025ed6:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8025ed8:	69bb      	ldr	r3, [r7, #24]
 8025eda:	015a      	lsls	r2, r3, #5
 8025edc:	6a3b      	ldr	r3, [r7, #32]
 8025ede:	4413      	add	r3, r2
 8025ee0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8025ee4:	461a      	mov	r2, r3
 8025ee6:	68bb      	ldr	r3, [r7, #8]
 8025ee8:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8025eea:	687a      	ldr	r2, [r7, #4]
 8025eec:	69bb      	ldr	r3, [r7, #24]
 8025eee:	212c      	movs	r1, #44	; 0x2c
 8025ef0:	fb01 f303 	mul.w	r3, r1, r3
 8025ef4:	4413      	add	r3, r2
 8025ef6:	3354      	adds	r3, #84	; 0x54
 8025ef8:	781b      	ldrb	r3, [r3, #0]
 8025efa:	f083 0301 	eor.w	r3, r3, #1
 8025efe:	b2d8      	uxtb	r0, r3
 8025f00:	687a      	ldr	r2, [r7, #4]
 8025f02:	69bb      	ldr	r3, [r7, #24]
 8025f04:	212c      	movs	r1, #44	; 0x2c
 8025f06:	fb01 f303 	mul.w	r3, r1, r3
 8025f0a:	4413      	add	r3, r2
 8025f0c:	3354      	adds	r3, #84	; 0x54
 8025f0e:	4602      	mov	r2, r0
 8025f10:	701a      	strb	r2, [r3, #0]
      break;
 8025f12:	e00b      	b.n	8025f2c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8025f14:	687a      	ldr	r2, [r7, #4]
 8025f16:	69bb      	ldr	r3, [r7, #24]
 8025f18:	212c      	movs	r1, #44	; 0x2c
 8025f1a:	fb01 f303 	mul.w	r3, r1, r3
 8025f1e:	4413      	add	r3, r2
 8025f20:	3360      	adds	r3, #96	; 0x60
 8025f22:	2204      	movs	r2, #4
 8025f24:	701a      	strb	r2, [r3, #0]
      break;
 8025f26:	e001      	b.n	8025f2c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8025f28:	bf00      	nop
 8025f2a:	e000      	b.n	8025f2e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8025f2c:	bf00      	nop
  }
}
 8025f2e:	bf00      	nop
 8025f30:	3728      	adds	r7, #40	; 0x28
 8025f32:	46bd      	mov	sp, r7
 8025f34:	bd80      	pop	{r7, pc}

08025f36 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8025f36:	b580      	push	{r7, lr}
 8025f38:	b086      	sub	sp, #24
 8025f3a:	af00      	add	r7, sp, #0
 8025f3c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8025f3e:	687b      	ldr	r3, [r7, #4]
 8025f40:	681b      	ldr	r3, [r3, #0]
 8025f42:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8025f44:	697b      	ldr	r3, [r7, #20]
 8025f46:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8025f48:	693b      	ldr	r3, [r7, #16]
 8025f4a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8025f4e:	681b      	ldr	r3, [r3, #0]
 8025f50:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8025f52:	693b      	ldr	r3, [r7, #16]
 8025f54:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8025f58:	681b      	ldr	r3, [r3, #0]
 8025f5a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8025f5c:	68bb      	ldr	r3, [r7, #8]
 8025f5e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8025f62:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8025f64:	68fb      	ldr	r3, [r7, #12]
 8025f66:	f003 0302 	and.w	r3, r3, #2
 8025f6a:	2b02      	cmp	r3, #2
 8025f6c:	d10b      	bne.n	8025f86 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8025f6e:	68fb      	ldr	r3, [r7, #12]
 8025f70:	f003 0301 	and.w	r3, r3, #1
 8025f74:	2b01      	cmp	r3, #1
 8025f76:	d102      	bne.n	8025f7e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8025f78:	6878      	ldr	r0, [r7, #4]
 8025f7a:	f007 f9cb 	bl	802d314 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8025f7e:	68bb      	ldr	r3, [r7, #8]
 8025f80:	f043 0302 	orr.w	r3, r3, #2
 8025f84:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8025f86:	68fb      	ldr	r3, [r7, #12]
 8025f88:	f003 0308 	and.w	r3, r3, #8
 8025f8c:	2b08      	cmp	r3, #8
 8025f8e:	d132      	bne.n	8025ff6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8025f90:	68bb      	ldr	r3, [r7, #8]
 8025f92:	f043 0308 	orr.w	r3, r3, #8
 8025f96:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8025f98:	68fb      	ldr	r3, [r7, #12]
 8025f9a:	f003 0304 	and.w	r3, r3, #4
 8025f9e:	2b04      	cmp	r3, #4
 8025fa0:	d126      	bne.n	8025ff0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8025fa2:	687b      	ldr	r3, [r7, #4]
 8025fa4:	699b      	ldr	r3, [r3, #24]
 8025fa6:	2b02      	cmp	r3, #2
 8025fa8:	d113      	bne.n	8025fd2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8025faa:	68fb      	ldr	r3, [r7, #12]
 8025fac:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8025fb0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8025fb4:	d106      	bne.n	8025fc4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8025fb6:	687b      	ldr	r3, [r7, #4]
 8025fb8:	681b      	ldr	r3, [r3, #0]
 8025fba:	2102      	movs	r1, #2
 8025fbc:	4618      	mov	r0, r3
 8025fbe:	f004 fbeb 	bl	802a798 <USB_InitFSLSPClkSel>
 8025fc2:	e011      	b.n	8025fe8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8025fc4:	687b      	ldr	r3, [r7, #4]
 8025fc6:	681b      	ldr	r3, [r3, #0]
 8025fc8:	2101      	movs	r1, #1
 8025fca:	4618      	mov	r0, r3
 8025fcc:	f004 fbe4 	bl	802a798 <USB_InitFSLSPClkSel>
 8025fd0:	e00a      	b.n	8025fe8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8025fd2:	687b      	ldr	r3, [r7, #4]
 8025fd4:	68db      	ldr	r3, [r3, #12]
 8025fd6:	2b01      	cmp	r3, #1
 8025fd8:	d106      	bne.n	8025fe8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8025fda:	693b      	ldr	r3, [r7, #16]
 8025fdc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8025fe0:	461a      	mov	r2, r3
 8025fe2:	f64e 2360 	movw	r3, #60000	; 0xea60
 8025fe6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8025fe8:	6878      	ldr	r0, [r7, #4]
 8025fea:	f007 f9bd 	bl	802d368 <HAL_HCD_PortEnabled_Callback>
 8025fee:	e002      	b.n	8025ff6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8025ff0:	6878      	ldr	r0, [r7, #4]
 8025ff2:	f007 f9c7 	bl	802d384 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8025ff6:	68fb      	ldr	r3, [r7, #12]
 8025ff8:	f003 0320 	and.w	r3, r3, #32
 8025ffc:	2b20      	cmp	r3, #32
 8025ffe:	d103      	bne.n	8026008 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8026000:	68bb      	ldr	r3, [r7, #8]
 8026002:	f043 0320 	orr.w	r3, r3, #32
 8026006:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8026008:	693b      	ldr	r3, [r7, #16]
 802600a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802600e:	461a      	mov	r2, r3
 8026010:	68bb      	ldr	r3, [r7, #8]
 8026012:	6013      	str	r3, [r2, #0]
}
 8026014:	bf00      	nop
 8026016:	3718      	adds	r7, #24
 8026018:	46bd      	mov	sp, r7
 802601a:	bd80      	pop	{r7, pc}

0802601c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 802601c:	b580      	push	{r7, lr}
 802601e:	b084      	sub	sp, #16
 8026020:	af00      	add	r7, sp, #0
 8026022:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8026024:	687b      	ldr	r3, [r7, #4]
 8026026:	2b00      	cmp	r3, #0
 8026028:	d101      	bne.n	802602e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 802602a:	2301      	movs	r3, #1
 802602c:	e12b      	b.n	8026286 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 802602e:	687b      	ldr	r3, [r7, #4]
 8026030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8026034:	b2db      	uxtb	r3, r3
 8026036:	2b00      	cmp	r3, #0
 8026038:	d106      	bne.n	8026048 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 802603a:	687b      	ldr	r3, [r7, #4]
 802603c:	2200      	movs	r2, #0
 802603e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8026042:	6878      	ldr	r0, [r7, #4]
 8026044:	f7fb fa92 	bl	802156c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8026048:	687b      	ldr	r3, [r7, #4]
 802604a:	2224      	movs	r2, #36	; 0x24
 802604c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8026050:	687b      	ldr	r3, [r7, #4]
 8026052:	681b      	ldr	r3, [r3, #0]
 8026054:	681a      	ldr	r2, [r3, #0]
 8026056:	687b      	ldr	r3, [r7, #4]
 8026058:	681b      	ldr	r3, [r3, #0]
 802605a:	f022 0201 	bic.w	r2, r2, #1
 802605e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8026060:	687b      	ldr	r3, [r7, #4]
 8026062:	681b      	ldr	r3, [r3, #0]
 8026064:	681a      	ldr	r2, [r3, #0]
 8026066:	687b      	ldr	r3, [r7, #4]
 8026068:	681b      	ldr	r3, [r3, #0]
 802606a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 802606e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8026070:	687b      	ldr	r3, [r7, #4]
 8026072:	681b      	ldr	r3, [r3, #0]
 8026074:	681a      	ldr	r2, [r3, #0]
 8026076:	687b      	ldr	r3, [r7, #4]
 8026078:	681b      	ldr	r3, [r3, #0]
 802607a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 802607e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8026080:	f001 fa0c 	bl	802749c <HAL_RCC_GetPCLK1Freq>
 8026084:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8026086:	687b      	ldr	r3, [r7, #4]
 8026088:	685b      	ldr	r3, [r3, #4]
 802608a:	4a81      	ldr	r2, [pc, #516]	; (8026290 <HAL_I2C_Init+0x274>)
 802608c:	4293      	cmp	r3, r2
 802608e:	d807      	bhi.n	80260a0 <HAL_I2C_Init+0x84>
 8026090:	68fb      	ldr	r3, [r7, #12]
 8026092:	4a80      	ldr	r2, [pc, #512]	; (8026294 <HAL_I2C_Init+0x278>)
 8026094:	4293      	cmp	r3, r2
 8026096:	bf94      	ite	ls
 8026098:	2301      	movls	r3, #1
 802609a:	2300      	movhi	r3, #0
 802609c:	b2db      	uxtb	r3, r3
 802609e:	e006      	b.n	80260ae <HAL_I2C_Init+0x92>
 80260a0:	68fb      	ldr	r3, [r7, #12]
 80260a2:	4a7d      	ldr	r2, [pc, #500]	; (8026298 <HAL_I2C_Init+0x27c>)
 80260a4:	4293      	cmp	r3, r2
 80260a6:	bf94      	ite	ls
 80260a8:	2301      	movls	r3, #1
 80260aa:	2300      	movhi	r3, #0
 80260ac:	b2db      	uxtb	r3, r3
 80260ae:	2b00      	cmp	r3, #0
 80260b0:	d001      	beq.n	80260b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80260b2:	2301      	movs	r3, #1
 80260b4:	e0e7      	b.n	8026286 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80260b6:	68fb      	ldr	r3, [r7, #12]
 80260b8:	4a78      	ldr	r2, [pc, #480]	; (802629c <HAL_I2C_Init+0x280>)
 80260ba:	fba2 2303 	umull	r2, r3, r2, r3
 80260be:	0c9b      	lsrs	r3, r3, #18
 80260c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80260c2:	687b      	ldr	r3, [r7, #4]
 80260c4:	681b      	ldr	r3, [r3, #0]
 80260c6:	685b      	ldr	r3, [r3, #4]
 80260c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80260cc:	687b      	ldr	r3, [r7, #4]
 80260ce:	681b      	ldr	r3, [r3, #0]
 80260d0:	68ba      	ldr	r2, [r7, #8]
 80260d2:	430a      	orrs	r2, r1
 80260d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80260d6:	687b      	ldr	r3, [r7, #4]
 80260d8:	681b      	ldr	r3, [r3, #0]
 80260da:	6a1b      	ldr	r3, [r3, #32]
 80260dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80260e0:	687b      	ldr	r3, [r7, #4]
 80260e2:	685b      	ldr	r3, [r3, #4]
 80260e4:	4a6a      	ldr	r2, [pc, #424]	; (8026290 <HAL_I2C_Init+0x274>)
 80260e6:	4293      	cmp	r3, r2
 80260e8:	d802      	bhi.n	80260f0 <HAL_I2C_Init+0xd4>
 80260ea:	68bb      	ldr	r3, [r7, #8]
 80260ec:	3301      	adds	r3, #1
 80260ee:	e009      	b.n	8026104 <HAL_I2C_Init+0xe8>
 80260f0:	68bb      	ldr	r3, [r7, #8]
 80260f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80260f6:	fb02 f303 	mul.w	r3, r2, r3
 80260fa:	4a69      	ldr	r2, [pc, #420]	; (80262a0 <HAL_I2C_Init+0x284>)
 80260fc:	fba2 2303 	umull	r2, r3, r2, r3
 8026100:	099b      	lsrs	r3, r3, #6
 8026102:	3301      	adds	r3, #1
 8026104:	687a      	ldr	r2, [r7, #4]
 8026106:	6812      	ldr	r2, [r2, #0]
 8026108:	430b      	orrs	r3, r1
 802610a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 802610c:	687b      	ldr	r3, [r7, #4]
 802610e:	681b      	ldr	r3, [r3, #0]
 8026110:	69db      	ldr	r3, [r3, #28]
 8026112:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8026116:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 802611a:	687b      	ldr	r3, [r7, #4]
 802611c:	685b      	ldr	r3, [r3, #4]
 802611e:	495c      	ldr	r1, [pc, #368]	; (8026290 <HAL_I2C_Init+0x274>)
 8026120:	428b      	cmp	r3, r1
 8026122:	d819      	bhi.n	8026158 <HAL_I2C_Init+0x13c>
 8026124:	68fb      	ldr	r3, [r7, #12]
 8026126:	1e59      	subs	r1, r3, #1
 8026128:	687b      	ldr	r3, [r7, #4]
 802612a:	685b      	ldr	r3, [r3, #4]
 802612c:	005b      	lsls	r3, r3, #1
 802612e:	fbb1 f3f3 	udiv	r3, r1, r3
 8026132:	1c59      	adds	r1, r3, #1
 8026134:	f640 73fc 	movw	r3, #4092	; 0xffc
 8026138:	400b      	ands	r3, r1
 802613a:	2b00      	cmp	r3, #0
 802613c:	d00a      	beq.n	8026154 <HAL_I2C_Init+0x138>
 802613e:	68fb      	ldr	r3, [r7, #12]
 8026140:	1e59      	subs	r1, r3, #1
 8026142:	687b      	ldr	r3, [r7, #4]
 8026144:	685b      	ldr	r3, [r3, #4]
 8026146:	005b      	lsls	r3, r3, #1
 8026148:	fbb1 f3f3 	udiv	r3, r1, r3
 802614c:	3301      	adds	r3, #1
 802614e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8026152:	e051      	b.n	80261f8 <HAL_I2C_Init+0x1dc>
 8026154:	2304      	movs	r3, #4
 8026156:	e04f      	b.n	80261f8 <HAL_I2C_Init+0x1dc>
 8026158:	687b      	ldr	r3, [r7, #4]
 802615a:	689b      	ldr	r3, [r3, #8]
 802615c:	2b00      	cmp	r3, #0
 802615e:	d111      	bne.n	8026184 <HAL_I2C_Init+0x168>
 8026160:	68fb      	ldr	r3, [r7, #12]
 8026162:	1e58      	subs	r0, r3, #1
 8026164:	687b      	ldr	r3, [r7, #4]
 8026166:	6859      	ldr	r1, [r3, #4]
 8026168:	460b      	mov	r3, r1
 802616a:	005b      	lsls	r3, r3, #1
 802616c:	440b      	add	r3, r1
 802616e:	fbb0 f3f3 	udiv	r3, r0, r3
 8026172:	3301      	adds	r3, #1
 8026174:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8026178:	2b00      	cmp	r3, #0
 802617a:	bf0c      	ite	eq
 802617c:	2301      	moveq	r3, #1
 802617e:	2300      	movne	r3, #0
 8026180:	b2db      	uxtb	r3, r3
 8026182:	e012      	b.n	80261aa <HAL_I2C_Init+0x18e>
 8026184:	68fb      	ldr	r3, [r7, #12]
 8026186:	1e58      	subs	r0, r3, #1
 8026188:	687b      	ldr	r3, [r7, #4]
 802618a:	6859      	ldr	r1, [r3, #4]
 802618c:	460b      	mov	r3, r1
 802618e:	009b      	lsls	r3, r3, #2
 8026190:	440b      	add	r3, r1
 8026192:	0099      	lsls	r1, r3, #2
 8026194:	440b      	add	r3, r1
 8026196:	fbb0 f3f3 	udiv	r3, r0, r3
 802619a:	3301      	adds	r3, #1
 802619c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80261a0:	2b00      	cmp	r3, #0
 80261a2:	bf0c      	ite	eq
 80261a4:	2301      	moveq	r3, #1
 80261a6:	2300      	movne	r3, #0
 80261a8:	b2db      	uxtb	r3, r3
 80261aa:	2b00      	cmp	r3, #0
 80261ac:	d001      	beq.n	80261b2 <HAL_I2C_Init+0x196>
 80261ae:	2301      	movs	r3, #1
 80261b0:	e022      	b.n	80261f8 <HAL_I2C_Init+0x1dc>
 80261b2:	687b      	ldr	r3, [r7, #4]
 80261b4:	689b      	ldr	r3, [r3, #8]
 80261b6:	2b00      	cmp	r3, #0
 80261b8:	d10e      	bne.n	80261d8 <HAL_I2C_Init+0x1bc>
 80261ba:	68fb      	ldr	r3, [r7, #12]
 80261bc:	1e58      	subs	r0, r3, #1
 80261be:	687b      	ldr	r3, [r7, #4]
 80261c0:	6859      	ldr	r1, [r3, #4]
 80261c2:	460b      	mov	r3, r1
 80261c4:	005b      	lsls	r3, r3, #1
 80261c6:	440b      	add	r3, r1
 80261c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80261cc:	3301      	adds	r3, #1
 80261ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80261d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80261d6:	e00f      	b.n	80261f8 <HAL_I2C_Init+0x1dc>
 80261d8:	68fb      	ldr	r3, [r7, #12]
 80261da:	1e58      	subs	r0, r3, #1
 80261dc:	687b      	ldr	r3, [r7, #4]
 80261de:	6859      	ldr	r1, [r3, #4]
 80261e0:	460b      	mov	r3, r1
 80261e2:	009b      	lsls	r3, r3, #2
 80261e4:	440b      	add	r3, r1
 80261e6:	0099      	lsls	r1, r3, #2
 80261e8:	440b      	add	r3, r1
 80261ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80261ee:	3301      	adds	r3, #1
 80261f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80261f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80261f8:	6879      	ldr	r1, [r7, #4]
 80261fa:	6809      	ldr	r1, [r1, #0]
 80261fc:	4313      	orrs	r3, r2
 80261fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8026200:	687b      	ldr	r3, [r7, #4]
 8026202:	681b      	ldr	r3, [r3, #0]
 8026204:	681b      	ldr	r3, [r3, #0]
 8026206:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 802620a:	687b      	ldr	r3, [r7, #4]
 802620c:	69da      	ldr	r2, [r3, #28]
 802620e:	687b      	ldr	r3, [r7, #4]
 8026210:	6a1b      	ldr	r3, [r3, #32]
 8026212:	431a      	orrs	r2, r3
 8026214:	687b      	ldr	r3, [r7, #4]
 8026216:	681b      	ldr	r3, [r3, #0]
 8026218:	430a      	orrs	r2, r1
 802621a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 802621c:	687b      	ldr	r3, [r7, #4]
 802621e:	681b      	ldr	r3, [r3, #0]
 8026220:	689b      	ldr	r3, [r3, #8]
 8026222:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8026226:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 802622a:	687a      	ldr	r2, [r7, #4]
 802622c:	6911      	ldr	r1, [r2, #16]
 802622e:	687a      	ldr	r2, [r7, #4]
 8026230:	68d2      	ldr	r2, [r2, #12]
 8026232:	4311      	orrs	r1, r2
 8026234:	687a      	ldr	r2, [r7, #4]
 8026236:	6812      	ldr	r2, [r2, #0]
 8026238:	430b      	orrs	r3, r1
 802623a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 802623c:	687b      	ldr	r3, [r7, #4]
 802623e:	681b      	ldr	r3, [r3, #0]
 8026240:	68db      	ldr	r3, [r3, #12]
 8026242:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8026246:	687b      	ldr	r3, [r7, #4]
 8026248:	695a      	ldr	r2, [r3, #20]
 802624a:	687b      	ldr	r3, [r7, #4]
 802624c:	699b      	ldr	r3, [r3, #24]
 802624e:	431a      	orrs	r2, r3
 8026250:	687b      	ldr	r3, [r7, #4]
 8026252:	681b      	ldr	r3, [r3, #0]
 8026254:	430a      	orrs	r2, r1
 8026256:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8026258:	687b      	ldr	r3, [r7, #4]
 802625a:	681b      	ldr	r3, [r3, #0]
 802625c:	681a      	ldr	r2, [r3, #0]
 802625e:	687b      	ldr	r3, [r7, #4]
 8026260:	681b      	ldr	r3, [r3, #0]
 8026262:	f042 0201 	orr.w	r2, r2, #1
 8026266:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8026268:	687b      	ldr	r3, [r7, #4]
 802626a:	2200      	movs	r2, #0
 802626c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 802626e:	687b      	ldr	r3, [r7, #4]
 8026270:	2220      	movs	r2, #32
 8026272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8026276:	687b      	ldr	r3, [r7, #4]
 8026278:	2200      	movs	r2, #0
 802627a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 802627c:	687b      	ldr	r3, [r7, #4]
 802627e:	2200      	movs	r2, #0
 8026280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8026284:	2300      	movs	r3, #0
}
 8026286:	4618      	mov	r0, r3
 8026288:	3710      	adds	r7, #16
 802628a:	46bd      	mov	sp, r7
 802628c:	bd80      	pop	{r7, pc}
 802628e:	bf00      	nop
 8026290:	000186a0 	.word	0x000186a0
 8026294:	001e847f 	.word	0x001e847f
 8026298:	003d08ff 	.word	0x003d08ff
 802629c:	431bde83 	.word	0x431bde83
 80262a0:	10624dd3 	.word	0x10624dd3

080262a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80262a4:	b480      	push	{r7}
 80262a6:	b083      	sub	sp, #12
 80262a8:	af00      	add	r7, sp, #0
 80262aa:	6078      	str	r0, [r7, #4]
 80262ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80262ae:	687b      	ldr	r3, [r7, #4]
 80262b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80262b4:	b2db      	uxtb	r3, r3
 80262b6:	2b20      	cmp	r3, #32
 80262b8:	d129      	bne.n	802630e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80262ba:	687b      	ldr	r3, [r7, #4]
 80262bc:	2224      	movs	r2, #36	; 0x24
 80262be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80262c2:	687b      	ldr	r3, [r7, #4]
 80262c4:	681b      	ldr	r3, [r3, #0]
 80262c6:	681a      	ldr	r2, [r3, #0]
 80262c8:	687b      	ldr	r3, [r7, #4]
 80262ca:	681b      	ldr	r3, [r3, #0]
 80262cc:	f022 0201 	bic.w	r2, r2, #1
 80262d0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80262d2:	687b      	ldr	r3, [r7, #4]
 80262d4:	681b      	ldr	r3, [r3, #0]
 80262d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80262d8:	687b      	ldr	r3, [r7, #4]
 80262da:	681b      	ldr	r3, [r3, #0]
 80262dc:	f022 0210 	bic.w	r2, r2, #16
 80262e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80262e2:	687b      	ldr	r3, [r7, #4]
 80262e4:	681b      	ldr	r3, [r3, #0]
 80262e6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80262e8:	687b      	ldr	r3, [r7, #4]
 80262ea:	681b      	ldr	r3, [r3, #0]
 80262ec:	683a      	ldr	r2, [r7, #0]
 80262ee:	430a      	orrs	r2, r1
 80262f0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80262f2:	687b      	ldr	r3, [r7, #4]
 80262f4:	681b      	ldr	r3, [r3, #0]
 80262f6:	681a      	ldr	r2, [r3, #0]
 80262f8:	687b      	ldr	r3, [r7, #4]
 80262fa:	681b      	ldr	r3, [r3, #0]
 80262fc:	f042 0201 	orr.w	r2, r2, #1
 8026300:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8026302:	687b      	ldr	r3, [r7, #4]
 8026304:	2220      	movs	r2, #32
 8026306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 802630a:	2300      	movs	r3, #0
 802630c:	e000      	b.n	8026310 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 802630e:	2302      	movs	r3, #2
  }
}
 8026310:	4618      	mov	r0, r3
 8026312:	370c      	adds	r7, #12
 8026314:	46bd      	mov	sp, r7
 8026316:	f85d 7b04 	ldr.w	r7, [sp], #4
 802631a:	4770      	bx	lr

0802631c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 802631c:	b480      	push	{r7}
 802631e:	b085      	sub	sp, #20
 8026320:	af00      	add	r7, sp, #0
 8026322:	6078      	str	r0, [r7, #4]
 8026324:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8026326:	2300      	movs	r3, #0
 8026328:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 802632a:	687b      	ldr	r3, [r7, #4]
 802632c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8026330:	b2db      	uxtb	r3, r3
 8026332:	2b20      	cmp	r3, #32
 8026334:	d12a      	bne.n	802638c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8026336:	687b      	ldr	r3, [r7, #4]
 8026338:	2224      	movs	r2, #36	; 0x24
 802633a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 802633e:	687b      	ldr	r3, [r7, #4]
 8026340:	681b      	ldr	r3, [r3, #0]
 8026342:	681a      	ldr	r2, [r3, #0]
 8026344:	687b      	ldr	r3, [r7, #4]
 8026346:	681b      	ldr	r3, [r3, #0]
 8026348:	f022 0201 	bic.w	r2, r2, #1
 802634c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 802634e:	687b      	ldr	r3, [r7, #4]
 8026350:	681b      	ldr	r3, [r3, #0]
 8026352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026354:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8026356:	89fb      	ldrh	r3, [r7, #14]
 8026358:	f023 030f 	bic.w	r3, r3, #15
 802635c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 802635e:	683b      	ldr	r3, [r7, #0]
 8026360:	b29a      	uxth	r2, r3
 8026362:	89fb      	ldrh	r3, [r7, #14]
 8026364:	4313      	orrs	r3, r2
 8026366:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8026368:	687b      	ldr	r3, [r7, #4]
 802636a:	681b      	ldr	r3, [r3, #0]
 802636c:	89fa      	ldrh	r2, [r7, #14]
 802636e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8026370:	687b      	ldr	r3, [r7, #4]
 8026372:	681b      	ldr	r3, [r3, #0]
 8026374:	681a      	ldr	r2, [r3, #0]
 8026376:	687b      	ldr	r3, [r7, #4]
 8026378:	681b      	ldr	r3, [r3, #0]
 802637a:	f042 0201 	orr.w	r2, r2, #1
 802637e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8026380:	687b      	ldr	r3, [r7, #4]
 8026382:	2220      	movs	r2, #32
 8026384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8026388:	2300      	movs	r3, #0
 802638a:	e000      	b.n	802638e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 802638c:	2302      	movs	r3, #2
  }
}
 802638e:	4618      	mov	r0, r3
 8026390:	3714      	adds	r7, #20
 8026392:	46bd      	mov	sp, r7
 8026394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026398:	4770      	bx	lr
	...

0802639c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 802639c:	b580      	push	{r7, lr}
 802639e:	b084      	sub	sp, #16
 80263a0:	af00      	add	r7, sp, #0
 80263a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80263a4:	687b      	ldr	r3, [r7, #4]
 80263a6:	2b00      	cmp	r3, #0
 80263a8:	d101      	bne.n	80263ae <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80263aa:	2301      	movs	r3, #1
 80263ac:	e0bf      	b.n	802652e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80263ae:	687b      	ldr	r3, [r7, #4]
 80263b0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80263b4:	b2db      	uxtb	r3, r3
 80263b6:	2b00      	cmp	r3, #0
 80263b8:	d106      	bne.n	80263c8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80263ba:	687b      	ldr	r3, [r7, #4]
 80263bc:	2200      	movs	r2, #0
 80263be:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80263c2:	6878      	ldr	r0, [r7, #4]
 80263c4:	f7fb f93c 	bl	8021640 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80263c8:	687b      	ldr	r3, [r7, #4]
 80263ca:	2202      	movs	r2, #2
 80263cc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80263d0:	687b      	ldr	r3, [r7, #4]
 80263d2:	681b      	ldr	r3, [r3, #0]
 80263d4:	699a      	ldr	r2, [r3, #24]
 80263d6:	687b      	ldr	r3, [r7, #4]
 80263d8:	681b      	ldr	r3, [r3, #0]
 80263da:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80263de:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80263e0:	687b      	ldr	r3, [r7, #4]
 80263e2:	681b      	ldr	r3, [r3, #0]
 80263e4:	6999      	ldr	r1, [r3, #24]
 80263e6:	687b      	ldr	r3, [r7, #4]
 80263e8:	685a      	ldr	r2, [r3, #4]
 80263ea:	687b      	ldr	r3, [r7, #4]
 80263ec:	689b      	ldr	r3, [r3, #8]
 80263ee:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80263f0:	687b      	ldr	r3, [r7, #4]
 80263f2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80263f4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80263f6:	687b      	ldr	r3, [r7, #4]
 80263f8:	691b      	ldr	r3, [r3, #16]
 80263fa:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80263fc:	687b      	ldr	r3, [r7, #4]
 80263fe:	681b      	ldr	r3, [r3, #0]
 8026400:	430a      	orrs	r2, r1
 8026402:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8026404:	687b      	ldr	r3, [r7, #4]
 8026406:	681b      	ldr	r3, [r3, #0]
 8026408:	6899      	ldr	r1, [r3, #8]
 802640a:	687b      	ldr	r3, [r7, #4]
 802640c:	681a      	ldr	r2, [r3, #0]
 802640e:	4b4a      	ldr	r3, [pc, #296]	; (8026538 <HAL_LTDC_Init+0x19c>)
 8026410:	400b      	ands	r3, r1
 8026412:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8026414:	687b      	ldr	r3, [r7, #4]
 8026416:	695b      	ldr	r3, [r3, #20]
 8026418:	041b      	lsls	r3, r3, #16
 802641a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 802641c:	687b      	ldr	r3, [r7, #4]
 802641e:	681b      	ldr	r3, [r3, #0]
 8026420:	6899      	ldr	r1, [r3, #8]
 8026422:	687b      	ldr	r3, [r7, #4]
 8026424:	699a      	ldr	r2, [r3, #24]
 8026426:	68fb      	ldr	r3, [r7, #12]
 8026428:	431a      	orrs	r2, r3
 802642a:	687b      	ldr	r3, [r7, #4]
 802642c:	681b      	ldr	r3, [r3, #0]
 802642e:	430a      	orrs	r2, r1
 8026430:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8026432:	687b      	ldr	r3, [r7, #4]
 8026434:	681b      	ldr	r3, [r3, #0]
 8026436:	68d9      	ldr	r1, [r3, #12]
 8026438:	687b      	ldr	r3, [r7, #4]
 802643a:	681a      	ldr	r2, [r3, #0]
 802643c:	4b3e      	ldr	r3, [pc, #248]	; (8026538 <HAL_LTDC_Init+0x19c>)
 802643e:	400b      	ands	r3, r1
 8026440:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8026442:	687b      	ldr	r3, [r7, #4]
 8026444:	69db      	ldr	r3, [r3, #28]
 8026446:	041b      	lsls	r3, r3, #16
 8026448:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 802644a:	687b      	ldr	r3, [r7, #4]
 802644c:	681b      	ldr	r3, [r3, #0]
 802644e:	68d9      	ldr	r1, [r3, #12]
 8026450:	687b      	ldr	r3, [r7, #4]
 8026452:	6a1a      	ldr	r2, [r3, #32]
 8026454:	68fb      	ldr	r3, [r7, #12]
 8026456:	431a      	orrs	r2, r3
 8026458:	687b      	ldr	r3, [r7, #4]
 802645a:	681b      	ldr	r3, [r3, #0]
 802645c:	430a      	orrs	r2, r1
 802645e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8026460:	687b      	ldr	r3, [r7, #4]
 8026462:	681b      	ldr	r3, [r3, #0]
 8026464:	6919      	ldr	r1, [r3, #16]
 8026466:	687b      	ldr	r3, [r7, #4]
 8026468:	681a      	ldr	r2, [r3, #0]
 802646a:	4b33      	ldr	r3, [pc, #204]	; (8026538 <HAL_LTDC_Init+0x19c>)
 802646c:	400b      	ands	r3, r1
 802646e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8026470:	687b      	ldr	r3, [r7, #4]
 8026472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026474:	041b      	lsls	r3, r3, #16
 8026476:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8026478:	687b      	ldr	r3, [r7, #4]
 802647a:	681b      	ldr	r3, [r3, #0]
 802647c:	6919      	ldr	r1, [r3, #16]
 802647e:	687b      	ldr	r3, [r7, #4]
 8026480:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8026482:	68fb      	ldr	r3, [r7, #12]
 8026484:	431a      	orrs	r2, r3
 8026486:	687b      	ldr	r3, [r7, #4]
 8026488:	681b      	ldr	r3, [r3, #0]
 802648a:	430a      	orrs	r2, r1
 802648c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 802648e:	687b      	ldr	r3, [r7, #4]
 8026490:	681b      	ldr	r3, [r3, #0]
 8026492:	6959      	ldr	r1, [r3, #20]
 8026494:	687b      	ldr	r3, [r7, #4]
 8026496:	681a      	ldr	r2, [r3, #0]
 8026498:	4b27      	ldr	r3, [pc, #156]	; (8026538 <HAL_LTDC_Init+0x19c>)
 802649a:	400b      	ands	r3, r1
 802649c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 802649e:	687b      	ldr	r3, [r7, #4]
 80264a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80264a2:	041b      	lsls	r3, r3, #16
 80264a4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80264a6:	687b      	ldr	r3, [r7, #4]
 80264a8:	681b      	ldr	r3, [r3, #0]
 80264aa:	6959      	ldr	r1, [r3, #20]
 80264ac:	687b      	ldr	r3, [r7, #4]
 80264ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80264b0:	68fb      	ldr	r3, [r7, #12]
 80264b2:	431a      	orrs	r2, r3
 80264b4:	687b      	ldr	r3, [r7, #4]
 80264b6:	681b      	ldr	r3, [r3, #0]
 80264b8:	430a      	orrs	r2, r1
 80264ba:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80264bc:	687b      	ldr	r3, [r7, #4]
 80264be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80264c2:	021b      	lsls	r3, r3, #8
 80264c4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80264c6:	687b      	ldr	r3, [r7, #4]
 80264c8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80264cc:	041b      	lsls	r3, r3, #16
 80264ce:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80264d0:	687b      	ldr	r3, [r7, #4]
 80264d2:	681b      	ldr	r3, [r3, #0]
 80264d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80264d6:	687b      	ldr	r3, [r7, #4]
 80264d8:	681b      	ldr	r3, [r3, #0]
 80264da:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80264de:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80264e0:	687b      	ldr	r3, [r7, #4]
 80264e2:	681b      	ldr	r3, [r3, #0]
 80264e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80264e6:	68ba      	ldr	r2, [r7, #8]
 80264e8:	68fb      	ldr	r3, [r7, #12]
 80264ea:	4313      	orrs	r3, r2
 80264ec:	687a      	ldr	r2, [r7, #4]
 80264ee:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80264f2:	431a      	orrs	r2, r3
 80264f4:	687b      	ldr	r3, [r7, #4]
 80264f6:	681b      	ldr	r3, [r3, #0]
 80264f8:	430a      	orrs	r2, r1
 80264fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80264fc:	687b      	ldr	r3, [r7, #4]
 80264fe:	681b      	ldr	r3, [r3, #0]
 8026500:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8026502:	687b      	ldr	r3, [r7, #4]
 8026504:	681b      	ldr	r3, [r3, #0]
 8026506:	f042 0206 	orr.w	r2, r2, #6
 802650a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 802650c:	687b      	ldr	r3, [r7, #4]
 802650e:	681b      	ldr	r3, [r3, #0]
 8026510:	699a      	ldr	r2, [r3, #24]
 8026512:	687b      	ldr	r3, [r7, #4]
 8026514:	681b      	ldr	r3, [r3, #0]
 8026516:	f042 0201 	orr.w	r2, r2, #1
 802651a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 802651c:	687b      	ldr	r3, [r7, #4]
 802651e:	2200      	movs	r2, #0
 8026520:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8026524:	687b      	ldr	r3, [r7, #4]
 8026526:	2201      	movs	r2, #1
 8026528:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 802652c:	2300      	movs	r3, #0
}
 802652e:	4618      	mov	r0, r3
 8026530:	3710      	adds	r7, #16
 8026532:	46bd      	mov	sp, r7
 8026534:	bd80      	pop	{r7, pc}
 8026536:	bf00      	nop
 8026538:	f000f800 	.word	0xf000f800

0802653c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 802653c:	b580      	push	{r7, lr}
 802653e:	b084      	sub	sp, #16
 8026540:	af00      	add	r7, sp, #0
 8026542:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8026544:	687b      	ldr	r3, [r7, #4]
 8026546:	681b      	ldr	r3, [r3, #0]
 8026548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802654a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 802654c:	687b      	ldr	r3, [r7, #4]
 802654e:	681b      	ldr	r3, [r3, #0]
 8026550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8026552:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8026554:	68fb      	ldr	r3, [r7, #12]
 8026556:	f003 0304 	and.w	r3, r3, #4
 802655a:	2b00      	cmp	r3, #0
 802655c:	d023      	beq.n	80265a6 <HAL_LTDC_IRQHandler+0x6a>
 802655e:	68bb      	ldr	r3, [r7, #8]
 8026560:	f003 0304 	and.w	r3, r3, #4
 8026564:	2b00      	cmp	r3, #0
 8026566:	d01e      	beq.n	80265a6 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8026568:	687b      	ldr	r3, [r7, #4]
 802656a:	681b      	ldr	r3, [r3, #0]
 802656c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802656e:	687b      	ldr	r3, [r7, #4]
 8026570:	681b      	ldr	r3, [r3, #0]
 8026572:	f022 0204 	bic.w	r2, r2, #4
 8026576:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8026578:	687b      	ldr	r3, [r7, #4]
 802657a:	681b      	ldr	r3, [r3, #0]
 802657c:	2204      	movs	r2, #4
 802657e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8026580:	687b      	ldr	r3, [r7, #4]
 8026582:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8026586:	f043 0201 	orr.w	r2, r3, #1
 802658a:	687b      	ldr	r3, [r7, #4]
 802658c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8026590:	687b      	ldr	r3, [r7, #4]
 8026592:	2204      	movs	r2, #4
 8026594:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8026598:	687b      	ldr	r3, [r7, #4]
 802659a:	2200      	movs	r2, #0
 802659c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80265a0:	6878      	ldr	r0, [r7, #4]
 80265a2:	f000 f86f 	bl	8026684 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80265a6:	68fb      	ldr	r3, [r7, #12]
 80265a8:	f003 0302 	and.w	r3, r3, #2
 80265ac:	2b00      	cmp	r3, #0
 80265ae:	d023      	beq.n	80265f8 <HAL_LTDC_IRQHandler+0xbc>
 80265b0:	68bb      	ldr	r3, [r7, #8]
 80265b2:	f003 0302 	and.w	r3, r3, #2
 80265b6:	2b00      	cmp	r3, #0
 80265b8:	d01e      	beq.n	80265f8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80265ba:	687b      	ldr	r3, [r7, #4]
 80265bc:	681b      	ldr	r3, [r3, #0]
 80265be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80265c0:	687b      	ldr	r3, [r7, #4]
 80265c2:	681b      	ldr	r3, [r3, #0]
 80265c4:	f022 0202 	bic.w	r2, r2, #2
 80265c8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80265ca:	687b      	ldr	r3, [r7, #4]
 80265cc:	681b      	ldr	r3, [r3, #0]
 80265ce:	2202      	movs	r2, #2
 80265d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80265d2:	687b      	ldr	r3, [r7, #4]
 80265d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80265d8:	f043 0202 	orr.w	r2, r3, #2
 80265dc:	687b      	ldr	r3, [r7, #4]
 80265de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80265e2:	687b      	ldr	r3, [r7, #4]
 80265e4:	2204      	movs	r2, #4
 80265e6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80265ea:	687b      	ldr	r3, [r7, #4]
 80265ec:	2200      	movs	r2, #0
 80265ee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80265f2:	6878      	ldr	r0, [r7, #4]
 80265f4:	f000 f846 	bl	8026684 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80265f8:	68fb      	ldr	r3, [r7, #12]
 80265fa:	f003 0301 	and.w	r3, r3, #1
 80265fe:	2b00      	cmp	r3, #0
 8026600:	d01b      	beq.n	802663a <HAL_LTDC_IRQHandler+0xfe>
 8026602:	68bb      	ldr	r3, [r7, #8]
 8026604:	f003 0301 	and.w	r3, r3, #1
 8026608:	2b00      	cmp	r3, #0
 802660a:	d016      	beq.n	802663a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 802660c:	687b      	ldr	r3, [r7, #4]
 802660e:	681b      	ldr	r3, [r3, #0]
 8026610:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8026612:	687b      	ldr	r3, [r7, #4]
 8026614:	681b      	ldr	r3, [r3, #0]
 8026616:	f022 0201 	bic.w	r2, r2, #1
 802661a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 802661c:	687b      	ldr	r3, [r7, #4]
 802661e:	681b      	ldr	r3, [r3, #0]
 8026620:	2201      	movs	r2, #1
 8026622:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8026624:	687b      	ldr	r3, [r7, #4]
 8026626:	2201      	movs	r2, #1
 8026628:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 802662c:	687b      	ldr	r3, [r7, #4]
 802662e:	2200      	movs	r2, #0
 8026630:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8026634:	6878      	ldr	r0, [r7, #4]
 8026636:	f000 f82f 	bl	8026698 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 802663a:	68fb      	ldr	r3, [r7, #12]
 802663c:	f003 0308 	and.w	r3, r3, #8
 8026640:	2b00      	cmp	r3, #0
 8026642:	d01b      	beq.n	802667c <HAL_LTDC_IRQHandler+0x140>
 8026644:	68bb      	ldr	r3, [r7, #8]
 8026646:	f003 0308 	and.w	r3, r3, #8
 802664a:	2b00      	cmp	r3, #0
 802664c:	d016      	beq.n	802667c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 802664e:	687b      	ldr	r3, [r7, #4]
 8026650:	681b      	ldr	r3, [r3, #0]
 8026652:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8026654:	687b      	ldr	r3, [r7, #4]
 8026656:	681b      	ldr	r3, [r3, #0]
 8026658:	f022 0208 	bic.w	r2, r2, #8
 802665c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 802665e:	687b      	ldr	r3, [r7, #4]
 8026660:	681b      	ldr	r3, [r3, #0]
 8026662:	2208      	movs	r2, #8
 8026664:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8026666:	687b      	ldr	r3, [r7, #4]
 8026668:	2201      	movs	r2, #1
 802666a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 802666e:	687b      	ldr	r3, [r7, #4]
 8026670:	2200      	movs	r2, #0
 8026672:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8026676:	6878      	ldr	r0, [r7, #4]
 8026678:	f000 f818 	bl	80266ac <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 802667c:	bf00      	nop
 802667e:	3710      	adds	r7, #16
 8026680:	46bd      	mov	sp, r7
 8026682:	bd80      	pop	{r7, pc}

08026684 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8026684:	b480      	push	{r7}
 8026686:	b083      	sub	sp, #12
 8026688:	af00      	add	r7, sp, #0
 802668a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 802668c:	bf00      	nop
 802668e:	370c      	adds	r7, #12
 8026690:	46bd      	mov	sp, r7
 8026692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026696:	4770      	bx	lr

08026698 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8026698:	b480      	push	{r7}
 802669a:	b083      	sub	sp, #12
 802669c:	af00      	add	r7, sp, #0
 802669e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80266a0:	bf00      	nop
 80266a2:	370c      	adds	r7, #12
 80266a4:	46bd      	mov	sp, r7
 80266a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80266aa:	4770      	bx	lr

080266ac <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80266ac:	b480      	push	{r7}
 80266ae:	b083      	sub	sp, #12
 80266b0:	af00      	add	r7, sp, #0
 80266b2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80266b4:	bf00      	nop
 80266b6:	370c      	adds	r7, #12
 80266b8:	46bd      	mov	sp, r7
 80266ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80266be:	4770      	bx	lr

080266c0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80266c0:	b5b0      	push	{r4, r5, r7, lr}
 80266c2:	b084      	sub	sp, #16
 80266c4:	af00      	add	r7, sp, #0
 80266c6:	60f8      	str	r0, [r7, #12]
 80266c8:	60b9      	str	r1, [r7, #8]
 80266ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80266cc:	68fb      	ldr	r3, [r7, #12]
 80266ce:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80266d2:	2b01      	cmp	r3, #1
 80266d4:	d101      	bne.n	80266da <HAL_LTDC_ConfigLayer+0x1a>
 80266d6:	2302      	movs	r3, #2
 80266d8:	e02c      	b.n	8026734 <HAL_LTDC_ConfigLayer+0x74>
 80266da:	68fb      	ldr	r3, [r7, #12]
 80266dc:	2201      	movs	r2, #1
 80266de:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80266e2:	68fb      	ldr	r3, [r7, #12]
 80266e4:	2202      	movs	r2, #2
 80266e6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80266ea:	68fa      	ldr	r2, [r7, #12]
 80266ec:	687b      	ldr	r3, [r7, #4]
 80266ee:	2134      	movs	r1, #52	; 0x34
 80266f0:	fb01 f303 	mul.w	r3, r1, r3
 80266f4:	4413      	add	r3, r2
 80266f6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80266fa:	68bb      	ldr	r3, [r7, #8]
 80266fc:	4614      	mov	r4, r2
 80266fe:	461d      	mov	r5, r3
 8026700:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026702:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8026704:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8026706:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8026708:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802670a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802670c:	682b      	ldr	r3, [r5, #0]
 802670e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8026710:	687a      	ldr	r2, [r7, #4]
 8026712:	68b9      	ldr	r1, [r7, #8]
 8026714:	68f8      	ldr	r0, [r7, #12]
 8026716:	f000 f8b9 	bl	802688c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 802671a:	68fb      	ldr	r3, [r7, #12]
 802671c:	681b      	ldr	r3, [r3, #0]
 802671e:	2201      	movs	r2, #1
 8026720:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8026722:	68fb      	ldr	r3, [r7, #12]
 8026724:	2201      	movs	r2, #1
 8026726:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 802672a:	68fb      	ldr	r3, [r7, #12]
 802672c:	2200      	movs	r2, #0
 802672e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8026732:	2300      	movs	r3, #0
}
 8026734:	4618      	mov	r0, r3
 8026736:	3710      	adds	r7, #16
 8026738:	46bd      	mov	sp, r7
 802673a:	bdb0      	pop	{r4, r5, r7, pc}

0802673c <HAL_LTDC_ConfigColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 802673c:	b480      	push	{r7}
 802673e:	b085      	sub	sp, #20
 8026740:	af00      	add	r7, sp, #0
 8026742:	60f8      	str	r0, [r7, #12]
 8026744:	60b9      	str	r1, [r7, #8]
 8026746:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8026748:	68fb      	ldr	r3, [r7, #12]
 802674a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 802674e:	2b01      	cmp	r3, #1
 8026750:	d101      	bne.n	8026756 <HAL_LTDC_ConfigColorKeying+0x1a>
 8026752:	2302      	movs	r3, #2
 8026754:	e030      	b.n	80267b8 <HAL_LTDC_ConfigColorKeying+0x7c>
 8026756:	68fb      	ldr	r3, [r7, #12]
 8026758:	2201      	movs	r2, #1
 802675a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 802675e:	68fb      	ldr	r3, [r7, #12]
 8026760:	2202      	movs	r2, #2
 8026762:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8026766:	68fb      	ldr	r3, [r7, #12]
 8026768:	681b      	ldr	r3, [r3, #0]
 802676a:	461a      	mov	r2, r3
 802676c:	687b      	ldr	r3, [r7, #4]
 802676e:	01db      	lsls	r3, r3, #7
 8026770:	4413      	add	r3, r2
 8026772:	3384      	adds	r3, #132	; 0x84
 8026774:	68db      	ldr	r3, [r3, #12]
 8026776:	68fa      	ldr	r2, [r7, #12]
 8026778:	6812      	ldr	r2, [r2, #0]
 802677a:	4611      	mov	r1, r2
 802677c:	687a      	ldr	r2, [r7, #4]
 802677e:	01d2      	lsls	r2, r2, #7
 8026780:	440a      	add	r2, r1
 8026782:	3284      	adds	r2, #132	; 0x84
 8026784:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8026788:	60d3      	str	r3, [r2, #12]
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 802678a:	68fb      	ldr	r3, [r7, #12]
 802678c:	681b      	ldr	r3, [r3, #0]
 802678e:	461a      	mov	r2, r3
 8026790:	687b      	ldr	r3, [r7, #4]
 8026792:	01db      	lsls	r3, r3, #7
 8026794:	4413      	add	r3, r2
 8026796:	3384      	adds	r3, #132	; 0x84
 8026798:	461a      	mov	r2, r3
 802679a:	68bb      	ldr	r3, [r7, #8]
 802679c:	60d3      	str	r3, [r2, #12]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 802679e:	68fb      	ldr	r3, [r7, #12]
 80267a0:	681b      	ldr	r3, [r3, #0]
 80267a2:	2201      	movs	r2, #1
 80267a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80267a6:	68fb      	ldr	r3, [r7, #12]
 80267a8:	2201      	movs	r2, #1
 80267aa:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80267ae:	68fb      	ldr	r3, [r7, #12]
 80267b0:	2200      	movs	r2, #0
 80267b2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80267b6:	2300      	movs	r3, #0
}
 80267b8:	4618      	mov	r0, r3
 80267ba:	3714      	adds	r7, #20
 80267bc:	46bd      	mov	sp, r7
 80267be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80267c2:	4770      	bx	lr

080267c4 <HAL_LTDC_EnableColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 80267c4:	b480      	push	{r7}
 80267c6:	b083      	sub	sp, #12
 80267c8:	af00      	add	r7, sp, #0
 80267ca:	6078      	str	r0, [r7, #4]
 80267cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80267ce:	687b      	ldr	r3, [r7, #4]
 80267d0:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80267d4:	2b01      	cmp	r3, #1
 80267d6:	d101      	bne.n	80267dc <HAL_LTDC_EnableColorKeying+0x18>
 80267d8:	2302      	movs	r3, #2
 80267da:	e026      	b.n	802682a <HAL_LTDC_EnableColorKeying+0x66>
 80267dc:	687b      	ldr	r3, [r7, #4]
 80267de:	2201      	movs	r2, #1
 80267e0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80267e4:	687b      	ldr	r3, [r7, #4]
 80267e6:	2202      	movs	r2, #2
 80267e8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 80267ec:	687b      	ldr	r3, [r7, #4]
 80267ee:	681b      	ldr	r3, [r3, #0]
 80267f0:	461a      	mov	r2, r3
 80267f2:	683b      	ldr	r3, [r7, #0]
 80267f4:	01db      	lsls	r3, r3, #7
 80267f6:	4413      	add	r3, r2
 80267f8:	3384      	adds	r3, #132	; 0x84
 80267fa:	681b      	ldr	r3, [r3, #0]
 80267fc:	687a      	ldr	r2, [r7, #4]
 80267fe:	6812      	ldr	r2, [r2, #0]
 8026800:	4611      	mov	r1, r2
 8026802:	683a      	ldr	r2, [r7, #0]
 8026804:	01d2      	lsls	r2, r2, #7
 8026806:	440a      	add	r2, r1
 8026808:	3284      	adds	r2, #132	; 0x84
 802680a:	f043 0302 	orr.w	r3, r3, #2
 802680e:	6013      	str	r3, [r2, #0]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8026810:	687b      	ldr	r3, [r7, #4]
 8026812:	681b      	ldr	r3, [r3, #0]
 8026814:	2201      	movs	r2, #1
 8026816:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8026818:	687b      	ldr	r3, [r7, #4]
 802681a:	2201      	movs	r2, #1
 802681c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8026820:	687b      	ldr	r3, [r7, #4]
 8026822:	2200      	movs	r2, #0
 8026824:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8026828:	2300      	movs	r3, #0
}
 802682a:	4618      	mov	r0, r3
 802682c:	370c      	adds	r7, #12
 802682e:	46bd      	mov	sp, r7
 8026830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026834:	4770      	bx	lr
	...

08026838 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8026838:	b480      	push	{r7}
 802683a:	b083      	sub	sp, #12
 802683c:	af00      	add	r7, sp, #0
 802683e:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8026840:	687b      	ldr	r3, [r7, #4]
 8026842:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8026846:	2b01      	cmp	r3, #1
 8026848:	d101      	bne.n	802684e <HAL_LTDC_EnableDither+0x16>
 802684a:	2302      	movs	r3, #2
 802684c:	e016      	b.n	802687c <HAL_LTDC_EnableDither+0x44>
 802684e:	687b      	ldr	r3, [r7, #4]
 8026850:	2201      	movs	r2, #1
 8026852:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8026856:	687b      	ldr	r3, [r7, #4]
 8026858:	2202      	movs	r2, #2
 802685a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 802685e:	4b0a      	ldr	r3, [pc, #40]	; (8026888 <HAL_LTDC_EnableDither+0x50>)
 8026860:	699b      	ldr	r3, [r3, #24]
 8026862:	4a09      	ldr	r2, [pc, #36]	; (8026888 <HAL_LTDC_EnableDither+0x50>)
 8026864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8026868:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 802686a:	687b      	ldr	r3, [r7, #4]
 802686c:	2201      	movs	r2, #1
 802686e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8026872:	687b      	ldr	r3, [r7, #4]
 8026874:	2200      	movs	r2, #0
 8026876:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 802687a:	2300      	movs	r3, #0
}
 802687c:	4618      	mov	r0, r3
 802687e:	370c      	adds	r7, #12
 8026880:	46bd      	mov	sp, r7
 8026882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026886:	4770      	bx	lr
 8026888:	40016800 	.word	0x40016800

0802688c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 802688c:	b480      	push	{r7}
 802688e:	b089      	sub	sp, #36	; 0x24
 8026890:	af00      	add	r7, sp, #0
 8026892:	60f8      	str	r0, [r7, #12]
 8026894:	60b9      	str	r1, [r7, #8]
 8026896:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8026898:	68bb      	ldr	r3, [r7, #8]
 802689a:	685a      	ldr	r2, [r3, #4]
 802689c:	68fb      	ldr	r3, [r7, #12]
 802689e:	681b      	ldr	r3, [r3, #0]
 80268a0:	68db      	ldr	r3, [r3, #12]
 80268a2:	0c1b      	lsrs	r3, r3, #16
 80268a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80268a8:	4413      	add	r3, r2
 80268aa:	041b      	lsls	r3, r3, #16
 80268ac:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80268ae:	68fb      	ldr	r3, [r7, #12]
 80268b0:	681b      	ldr	r3, [r3, #0]
 80268b2:	461a      	mov	r2, r3
 80268b4:	687b      	ldr	r3, [r7, #4]
 80268b6:	01db      	lsls	r3, r3, #7
 80268b8:	4413      	add	r3, r2
 80268ba:	3384      	adds	r3, #132	; 0x84
 80268bc:	685b      	ldr	r3, [r3, #4]
 80268be:	68fa      	ldr	r2, [r7, #12]
 80268c0:	6812      	ldr	r2, [r2, #0]
 80268c2:	4611      	mov	r1, r2
 80268c4:	687a      	ldr	r2, [r7, #4]
 80268c6:	01d2      	lsls	r2, r2, #7
 80268c8:	440a      	add	r2, r1
 80268ca:	3284      	adds	r2, #132	; 0x84
 80268cc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80268d0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80268d2:	68bb      	ldr	r3, [r7, #8]
 80268d4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80268d6:	68fb      	ldr	r3, [r7, #12]
 80268d8:	681b      	ldr	r3, [r3, #0]
 80268da:	68db      	ldr	r3, [r3, #12]
 80268dc:	0c1b      	lsrs	r3, r3, #16
 80268de:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80268e2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80268e4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80268e6:	68fb      	ldr	r3, [r7, #12]
 80268e8:	681b      	ldr	r3, [r3, #0]
 80268ea:	4619      	mov	r1, r3
 80268ec:	687b      	ldr	r3, [r7, #4]
 80268ee:	01db      	lsls	r3, r3, #7
 80268f0:	440b      	add	r3, r1
 80268f2:	3384      	adds	r3, #132	; 0x84
 80268f4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80268f6:	69fb      	ldr	r3, [r7, #28]
 80268f8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80268fa:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80268fc:	68bb      	ldr	r3, [r7, #8]
 80268fe:	68da      	ldr	r2, [r3, #12]
 8026900:	68fb      	ldr	r3, [r7, #12]
 8026902:	681b      	ldr	r3, [r3, #0]
 8026904:	68db      	ldr	r3, [r3, #12]
 8026906:	f3c3 030a 	ubfx	r3, r3, #0, #11
 802690a:	4413      	add	r3, r2
 802690c:	041b      	lsls	r3, r3, #16
 802690e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8026910:	68fb      	ldr	r3, [r7, #12]
 8026912:	681b      	ldr	r3, [r3, #0]
 8026914:	461a      	mov	r2, r3
 8026916:	687b      	ldr	r3, [r7, #4]
 8026918:	01db      	lsls	r3, r3, #7
 802691a:	4413      	add	r3, r2
 802691c:	3384      	adds	r3, #132	; 0x84
 802691e:	689b      	ldr	r3, [r3, #8]
 8026920:	68fa      	ldr	r2, [r7, #12]
 8026922:	6812      	ldr	r2, [r2, #0]
 8026924:	4611      	mov	r1, r2
 8026926:	687a      	ldr	r2, [r7, #4]
 8026928:	01d2      	lsls	r2, r2, #7
 802692a:	440a      	add	r2, r1
 802692c:	3284      	adds	r2, #132	; 0x84
 802692e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8026932:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8026934:	68bb      	ldr	r3, [r7, #8]
 8026936:	689a      	ldr	r2, [r3, #8]
 8026938:	68fb      	ldr	r3, [r7, #12]
 802693a:	681b      	ldr	r3, [r3, #0]
 802693c:	68db      	ldr	r3, [r3, #12]
 802693e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8026942:	4413      	add	r3, r2
 8026944:	1c5a      	adds	r2, r3, #1
 8026946:	68fb      	ldr	r3, [r7, #12]
 8026948:	681b      	ldr	r3, [r3, #0]
 802694a:	4619      	mov	r1, r3
 802694c:	687b      	ldr	r3, [r7, #4]
 802694e:	01db      	lsls	r3, r3, #7
 8026950:	440b      	add	r3, r1
 8026952:	3384      	adds	r3, #132	; 0x84
 8026954:	4619      	mov	r1, r3
 8026956:	69fb      	ldr	r3, [r7, #28]
 8026958:	4313      	orrs	r3, r2
 802695a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 802695c:	68fb      	ldr	r3, [r7, #12]
 802695e:	681b      	ldr	r3, [r3, #0]
 8026960:	461a      	mov	r2, r3
 8026962:	687b      	ldr	r3, [r7, #4]
 8026964:	01db      	lsls	r3, r3, #7
 8026966:	4413      	add	r3, r2
 8026968:	3384      	adds	r3, #132	; 0x84
 802696a:	691b      	ldr	r3, [r3, #16]
 802696c:	68fa      	ldr	r2, [r7, #12]
 802696e:	6812      	ldr	r2, [r2, #0]
 8026970:	4611      	mov	r1, r2
 8026972:	687a      	ldr	r2, [r7, #4]
 8026974:	01d2      	lsls	r2, r2, #7
 8026976:	440a      	add	r2, r1
 8026978:	3284      	adds	r2, #132	; 0x84
 802697a:	f023 0307 	bic.w	r3, r3, #7
 802697e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8026980:	68fb      	ldr	r3, [r7, #12]
 8026982:	681b      	ldr	r3, [r3, #0]
 8026984:	461a      	mov	r2, r3
 8026986:	687b      	ldr	r3, [r7, #4]
 8026988:	01db      	lsls	r3, r3, #7
 802698a:	4413      	add	r3, r2
 802698c:	3384      	adds	r3, #132	; 0x84
 802698e:	461a      	mov	r2, r3
 8026990:	68bb      	ldr	r3, [r7, #8]
 8026992:	691b      	ldr	r3, [r3, #16]
 8026994:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8026996:	68bb      	ldr	r3, [r7, #8]
 8026998:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 802699c:	021b      	lsls	r3, r3, #8
 802699e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80269a0:	68bb      	ldr	r3, [r7, #8]
 80269a2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80269a6:	041b      	lsls	r3, r3, #16
 80269a8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80269aa:	68bb      	ldr	r3, [r7, #8]
 80269ac:	699b      	ldr	r3, [r3, #24]
 80269ae:	061b      	lsls	r3, r3, #24
 80269b0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80269b2:	68fb      	ldr	r3, [r7, #12]
 80269b4:	681b      	ldr	r3, [r3, #0]
 80269b6:	461a      	mov	r2, r3
 80269b8:	687b      	ldr	r3, [r7, #4]
 80269ba:	01db      	lsls	r3, r3, #7
 80269bc:	4413      	add	r3, r2
 80269be:	3384      	adds	r3, #132	; 0x84
 80269c0:	699b      	ldr	r3, [r3, #24]
 80269c2:	68fb      	ldr	r3, [r7, #12]
 80269c4:	681b      	ldr	r3, [r3, #0]
 80269c6:	461a      	mov	r2, r3
 80269c8:	687b      	ldr	r3, [r7, #4]
 80269ca:	01db      	lsls	r3, r3, #7
 80269cc:	4413      	add	r3, r2
 80269ce:	3384      	adds	r3, #132	; 0x84
 80269d0:	461a      	mov	r2, r3
 80269d2:	2300      	movs	r3, #0
 80269d4:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80269d6:	68bb      	ldr	r3, [r7, #8]
 80269d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80269dc:	461a      	mov	r2, r3
 80269de:	69fb      	ldr	r3, [r7, #28]
 80269e0:	431a      	orrs	r2, r3
 80269e2:	69bb      	ldr	r3, [r7, #24]
 80269e4:	431a      	orrs	r2, r3
 80269e6:	68fb      	ldr	r3, [r7, #12]
 80269e8:	681b      	ldr	r3, [r3, #0]
 80269ea:	4619      	mov	r1, r3
 80269ec:	687b      	ldr	r3, [r7, #4]
 80269ee:	01db      	lsls	r3, r3, #7
 80269f0:	440b      	add	r3, r1
 80269f2:	3384      	adds	r3, #132	; 0x84
 80269f4:	4619      	mov	r1, r3
 80269f6:	697b      	ldr	r3, [r7, #20]
 80269f8:	4313      	orrs	r3, r2
 80269fa:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80269fc:	68fb      	ldr	r3, [r7, #12]
 80269fe:	681b      	ldr	r3, [r3, #0]
 8026a00:	461a      	mov	r2, r3
 8026a02:	687b      	ldr	r3, [r7, #4]
 8026a04:	01db      	lsls	r3, r3, #7
 8026a06:	4413      	add	r3, r2
 8026a08:	3384      	adds	r3, #132	; 0x84
 8026a0a:	695b      	ldr	r3, [r3, #20]
 8026a0c:	68fa      	ldr	r2, [r7, #12]
 8026a0e:	6812      	ldr	r2, [r2, #0]
 8026a10:	4611      	mov	r1, r2
 8026a12:	687a      	ldr	r2, [r7, #4]
 8026a14:	01d2      	lsls	r2, r2, #7
 8026a16:	440a      	add	r2, r1
 8026a18:	3284      	adds	r2, #132	; 0x84
 8026a1a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8026a1e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8026a20:	68fb      	ldr	r3, [r7, #12]
 8026a22:	681b      	ldr	r3, [r3, #0]
 8026a24:	461a      	mov	r2, r3
 8026a26:	687b      	ldr	r3, [r7, #4]
 8026a28:	01db      	lsls	r3, r3, #7
 8026a2a:	4413      	add	r3, r2
 8026a2c:	3384      	adds	r3, #132	; 0x84
 8026a2e:	461a      	mov	r2, r3
 8026a30:	68bb      	ldr	r3, [r7, #8]
 8026a32:	695b      	ldr	r3, [r3, #20]
 8026a34:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8026a36:	68fb      	ldr	r3, [r7, #12]
 8026a38:	681b      	ldr	r3, [r3, #0]
 8026a3a:	461a      	mov	r2, r3
 8026a3c:	687b      	ldr	r3, [r7, #4]
 8026a3e:	01db      	lsls	r3, r3, #7
 8026a40:	4413      	add	r3, r2
 8026a42:	3384      	adds	r3, #132	; 0x84
 8026a44:	69db      	ldr	r3, [r3, #28]
 8026a46:	68fa      	ldr	r2, [r7, #12]
 8026a48:	6812      	ldr	r2, [r2, #0]
 8026a4a:	4611      	mov	r1, r2
 8026a4c:	687a      	ldr	r2, [r7, #4]
 8026a4e:	01d2      	lsls	r2, r2, #7
 8026a50:	440a      	add	r2, r1
 8026a52:	3284      	adds	r2, #132	; 0x84
 8026a54:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8026a58:	f023 0307 	bic.w	r3, r3, #7
 8026a5c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8026a5e:	68bb      	ldr	r3, [r7, #8]
 8026a60:	69da      	ldr	r2, [r3, #28]
 8026a62:	68bb      	ldr	r3, [r7, #8]
 8026a64:	6a1b      	ldr	r3, [r3, #32]
 8026a66:	68f9      	ldr	r1, [r7, #12]
 8026a68:	6809      	ldr	r1, [r1, #0]
 8026a6a:	4608      	mov	r0, r1
 8026a6c:	6879      	ldr	r1, [r7, #4]
 8026a6e:	01c9      	lsls	r1, r1, #7
 8026a70:	4401      	add	r1, r0
 8026a72:	3184      	adds	r1, #132	; 0x84
 8026a74:	4313      	orrs	r3, r2
 8026a76:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8026a78:	68fb      	ldr	r3, [r7, #12]
 8026a7a:	681b      	ldr	r3, [r3, #0]
 8026a7c:	461a      	mov	r2, r3
 8026a7e:	687b      	ldr	r3, [r7, #4]
 8026a80:	01db      	lsls	r3, r3, #7
 8026a82:	4413      	add	r3, r2
 8026a84:	3384      	adds	r3, #132	; 0x84
 8026a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8026a88:	68fb      	ldr	r3, [r7, #12]
 8026a8a:	681b      	ldr	r3, [r3, #0]
 8026a8c:	461a      	mov	r2, r3
 8026a8e:	687b      	ldr	r3, [r7, #4]
 8026a90:	01db      	lsls	r3, r3, #7
 8026a92:	4413      	add	r3, r2
 8026a94:	3384      	adds	r3, #132	; 0x84
 8026a96:	461a      	mov	r2, r3
 8026a98:	2300      	movs	r3, #0
 8026a9a:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8026a9c:	68fb      	ldr	r3, [r7, #12]
 8026a9e:	681b      	ldr	r3, [r3, #0]
 8026aa0:	461a      	mov	r2, r3
 8026aa2:	687b      	ldr	r3, [r7, #4]
 8026aa4:	01db      	lsls	r3, r3, #7
 8026aa6:	4413      	add	r3, r2
 8026aa8:	3384      	adds	r3, #132	; 0x84
 8026aaa:	461a      	mov	r2, r3
 8026aac:	68bb      	ldr	r3, [r7, #8]
 8026aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026ab0:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8026ab2:	68bb      	ldr	r3, [r7, #8]
 8026ab4:	691b      	ldr	r3, [r3, #16]
 8026ab6:	2b00      	cmp	r3, #0
 8026ab8:	d102      	bne.n	8026ac0 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8026aba:	2304      	movs	r3, #4
 8026abc:	61fb      	str	r3, [r7, #28]
 8026abe:	e01b      	b.n	8026af8 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8026ac0:	68bb      	ldr	r3, [r7, #8]
 8026ac2:	691b      	ldr	r3, [r3, #16]
 8026ac4:	2b01      	cmp	r3, #1
 8026ac6:	d102      	bne.n	8026ace <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8026ac8:	2303      	movs	r3, #3
 8026aca:	61fb      	str	r3, [r7, #28]
 8026acc:	e014      	b.n	8026af8 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8026ace:	68bb      	ldr	r3, [r7, #8]
 8026ad0:	691b      	ldr	r3, [r3, #16]
 8026ad2:	2b04      	cmp	r3, #4
 8026ad4:	d00b      	beq.n	8026aee <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8026ad6:	68bb      	ldr	r3, [r7, #8]
 8026ad8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8026ada:	2b02      	cmp	r3, #2
 8026adc:	d007      	beq.n	8026aee <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8026ade:	68bb      	ldr	r3, [r7, #8]
 8026ae0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8026ae2:	2b03      	cmp	r3, #3
 8026ae4:	d003      	beq.n	8026aee <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8026ae6:	68bb      	ldr	r3, [r7, #8]
 8026ae8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8026aea:	2b07      	cmp	r3, #7
 8026aec:	d102      	bne.n	8026af4 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8026aee:	2302      	movs	r3, #2
 8026af0:	61fb      	str	r3, [r7, #28]
 8026af2:	e001      	b.n	8026af8 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8026af4:	2301      	movs	r3, #1
 8026af6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8026af8:	68fb      	ldr	r3, [r7, #12]
 8026afa:	681b      	ldr	r3, [r3, #0]
 8026afc:	461a      	mov	r2, r3
 8026afe:	687b      	ldr	r3, [r7, #4]
 8026b00:	01db      	lsls	r3, r3, #7
 8026b02:	4413      	add	r3, r2
 8026b04:	3384      	adds	r3, #132	; 0x84
 8026b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026b08:	68fa      	ldr	r2, [r7, #12]
 8026b0a:	6812      	ldr	r2, [r2, #0]
 8026b0c:	4611      	mov	r1, r2
 8026b0e:	687a      	ldr	r2, [r7, #4]
 8026b10:	01d2      	lsls	r2, r2, #7
 8026b12:	440a      	add	r2, r1
 8026b14:	3284      	adds	r2, #132	; 0x84
 8026b16:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8026b1a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8026b1c:	68bb      	ldr	r3, [r7, #8]
 8026b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8026b20:	69fa      	ldr	r2, [r7, #28]
 8026b22:	fb02 f303 	mul.w	r3, r2, r3
 8026b26:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8026b28:	68bb      	ldr	r3, [r7, #8]
 8026b2a:	6859      	ldr	r1, [r3, #4]
 8026b2c:	68bb      	ldr	r3, [r7, #8]
 8026b2e:	681b      	ldr	r3, [r3, #0]
 8026b30:	1acb      	subs	r3, r1, r3
 8026b32:	69f9      	ldr	r1, [r7, #28]
 8026b34:	fb01 f303 	mul.w	r3, r1, r3
 8026b38:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8026b3a:	68f9      	ldr	r1, [r7, #12]
 8026b3c:	6809      	ldr	r1, [r1, #0]
 8026b3e:	4608      	mov	r0, r1
 8026b40:	6879      	ldr	r1, [r7, #4]
 8026b42:	01c9      	lsls	r1, r1, #7
 8026b44:	4401      	add	r1, r0
 8026b46:	3184      	adds	r1, #132	; 0x84
 8026b48:	4313      	orrs	r3, r2
 8026b4a:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8026b4c:	68fb      	ldr	r3, [r7, #12]
 8026b4e:	681b      	ldr	r3, [r3, #0]
 8026b50:	461a      	mov	r2, r3
 8026b52:	687b      	ldr	r3, [r7, #4]
 8026b54:	01db      	lsls	r3, r3, #7
 8026b56:	4413      	add	r3, r2
 8026b58:	3384      	adds	r3, #132	; 0x84
 8026b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8026b5c:	68fa      	ldr	r2, [r7, #12]
 8026b5e:	6812      	ldr	r2, [r2, #0]
 8026b60:	4611      	mov	r1, r2
 8026b62:	687a      	ldr	r2, [r7, #4]
 8026b64:	01d2      	lsls	r2, r2, #7
 8026b66:	440a      	add	r2, r1
 8026b68:	3284      	adds	r2, #132	; 0x84
 8026b6a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8026b6e:	f023 0307 	bic.w	r3, r3, #7
 8026b72:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8026b74:	68fb      	ldr	r3, [r7, #12]
 8026b76:	681b      	ldr	r3, [r3, #0]
 8026b78:	461a      	mov	r2, r3
 8026b7a:	687b      	ldr	r3, [r7, #4]
 8026b7c:	01db      	lsls	r3, r3, #7
 8026b7e:	4413      	add	r3, r2
 8026b80:	3384      	adds	r3, #132	; 0x84
 8026b82:	461a      	mov	r2, r3
 8026b84:	68bb      	ldr	r3, [r7, #8]
 8026b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026b88:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8026b8a:	68fb      	ldr	r3, [r7, #12]
 8026b8c:	681b      	ldr	r3, [r3, #0]
 8026b8e:	461a      	mov	r2, r3
 8026b90:	687b      	ldr	r3, [r7, #4]
 8026b92:	01db      	lsls	r3, r3, #7
 8026b94:	4413      	add	r3, r2
 8026b96:	3384      	adds	r3, #132	; 0x84
 8026b98:	681b      	ldr	r3, [r3, #0]
 8026b9a:	68fa      	ldr	r2, [r7, #12]
 8026b9c:	6812      	ldr	r2, [r2, #0]
 8026b9e:	4611      	mov	r1, r2
 8026ba0:	687a      	ldr	r2, [r7, #4]
 8026ba2:	01d2      	lsls	r2, r2, #7
 8026ba4:	440a      	add	r2, r1
 8026ba6:	3284      	adds	r2, #132	; 0x84
 8026ba8:	f043 0301 	orr.w	r3, r3, #1
 8026bac:	6013      	str	r3, [r2, #0]
}
 8026bae:	bf00      	nop
 8026bb0:	3724      	adds	r7, #36	; 0x24
 8026bb2:	46bd      	mov	sp, r7
 8026bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026bb8:	4770      	bx	lr
	...

08026bbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8026bbc:	b580      	push	{r7, lr}
 8026bbe:	b086      	sub	sp, #24
 8026bc0:	af00      	add	r7, sp, #0
 8026bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8026bc4:	687b      	ldr	r3, [r7, #4]
 8026bc6:	2b00      	cmp	r3, #0
 8026bc8:	d101      	bne.n	8026bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8026bca:	2301      	movs	r3, #1
 8026bcc:	e267      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8026bce:	687b      	ldr	r3, [r7, #4]
 8026bd0:	681b      	ldr	r3, [r3, #0]
 8026bd2:	f003 0301 	and.w	r3, r3, #1
 8026bd6:	2b00      	cmp	r3, #0
 8026bd8:	d075      	beq.n	8026cc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8026bda:	4b88      	ldr	r3, [pc, #544]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026bdc:	689b      	ldr	r3, [r3, #8]
 8026bde:	f003 030c 	and.w	r3, r3, #12
 8026be2:	2b04      	cmp	r3, #4
 8026be4:	d00c      	beq.n	8026c00 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8026be6:	4b85      	ldr	r3, [pc, #532]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026be8:	689b      	ldr	r3, [r3, #8]
 8026bea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8026bee:	2b08      	cmp	r3, #8
 8026bf0:	d112      	bne.n	8026c18 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8026bf2:	4b82      	ldr	r3, [pc, #520]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026bf4:	685b      	ldr	r3, [r3, #4]
 8026bf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8026bfa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8026bfe:	d10b      	bne.n	8026c18 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8026c00:	4b7e      	ldr	r3, [pc, #504]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c02:	681b      	ldr	r3, [r3, #0]
 8026c04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8026c08:	2b00      	cmp	r3, #0
 8026c0a:	d05b      	beq.n	8026cc4 <HAL_RCC_OscConfig+0x108>
 8026c0c:	687b      	ldr	r3, [r7, #4]
 8026c0e:	685b      	ldr	r3, [r3, #4]
 8026c10:	2b00      	cmp	r3, #0
 8026c12:	d157      	bne.n	8026cc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8026c14:	2301      	movs	r3, #1
 8026c16:	e242      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8026c18:	687b      	ldr	r3, [r7, #4]
 8026c1a:	685b      	ldr	r3, [r3, #4]
 8026c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8026c20:	d106      	bne.n	8026c30 <HAL_RCC_OscConfig+0x74>
 8026c22:	4b76      	ldr	r3, [pc, #472]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c24:	681b      	ldr	r3, [r3, #0]
 8026c26:	4a75      	ldr	r2, [pc, #468]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8026c2c:	6013      	str	r3, [r2, #0]
 8026c2e:	e01d      	b.n	8026c6c <HAL_RCC_OscConfig+0xb0>
 8026c30:	687b      	ldr	r3, [r7, #4]
 8026c32:	685b      	ldr	r3, [r3, #4]
 8026c34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8026c38:	d10c      	bne.n	8026c54 <HAL_RCC_OscConfig+0x98>
 8026c3a:	4b70      	ldr	r3, [pc, #448]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c3c:	681b      	ldr	r3, [r3, #0]
 8026c3e:	4a6f      	ldr	r2, [pc, #444]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8026c44:	6013      	str	r3, [r2, #0]
 8026c46:	4b6d      	ldr	r3, [pc, #436]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c48:	681b      	ldr	r3, [r3, #0]
 8026c4a:	4a6c      	ldr	r2, [pc, #432]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8026c50:	6013      	str	r3, [r2, #0]
 8026c52:	e00b      	b.n	8026c6c <HAL_RCC_OscConfig+0xb0>
 8026c54:	4b69      	ldr	r3, [pc, #420]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c56:	681b      	ldr	r3, [r3, #0]
 8026c58:	4a68      	ldr	r2, [pc, #416]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8026c5e:	6013      	str	r3, [r2, #0]
 8026c60:	4b66      	ldr	r3, [pc, #408]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c62:	681b      	ldr	r3, [r3, #0]
 8026c64:	4a65      	ldr	r2, [pc, #404]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8026c6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8026c6c:	687b      	ldr	r3, [r7, #4]
 8026c6e:	685b      	ldr	r3, [r3, #4]
 8026c70:	2b00      	cmp	r3, #0
 8026c72:	d013      	beq.n	8026c9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026c74:	f7fc fbc4 	bl	8023400 <HAL_GetTick>
 8026c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8026c7a:	e008      	b.n	8026c8e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8026c7c:	f7fc fbc0 	bl	8023400 <HAL_GetTick>
 8026c80:	4602      	mov	r2, r0
 8026c82:	693b      	ldr	r3, [r7, #16]
 8026c84:	1ad3      	subs	r3, r2, r3
 8026c86:	2b64      	cmp	r3, #100	; 0x64
 8026c88:	d901      	bls.n	8026c8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8026c8a:	2303      	movs	r3, #3
 8026c8c:	e207      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8026c8e:	4b5b      	ldr	r3, [pc, #364]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026c90:	681b      	ldr	r3, [r3, #0]
 8026c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8026c96:	2b00      	cmp	r3, #0
 8026c98:	d0f0      	beq.n	8026c7c <HAL_RCC_OscConfig+0xc0>
 8026c9a:	e014      	b.n	8026cc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026c9c:	f7fc fbb0 	bl	8023400 <HAL_GetTick>
 8026ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8026ca2:	e008      	b.n	8026cb6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8026ca4:	f7fc fbac 	bl	8023400 <HAL_GetTick>
 8026ca8:	4602      	mov	r2, r0
 8026caa:	693b      	ldr	r3, [r7, #16]
 8026cac:	1ad3      	subs	r3, r2, r3
 8026cae:	2b64      	cmp	r3, #100	; 0x64
 8026cb0:	d901      	bls.n	8026cb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8026cb2:	2303      	movs	r3, #3
 8026cb4:	e1f3      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8026cb6:	4b51      	ldr	r3, [pc, #324]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026cb8:	681b      	ldr	r3, [r3, #0]
 8026cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8026cbe:	2b00      	cmp	r3, #0
 8026cc0:	d1f0      	bne.n	8026ca4 <HAL_RCC_OscConfig+0xe8>
 8026cc2:	e000      	b.n	8026cc6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8026cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8026cc6:	687b      	ldr	r3, [r7, #4]
 8026cc8:	681b      	ldr	r3, [r3, #0]
 8026cca:	f003 0302 	and.w	r3, r3, #2
 8026cce:	2b00      	cmp	r3, #0
 8026cd0:	d063      	beq.n	8026d9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8026cd2:	4b4a      	ldr	r3, [pc, #296]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026cd4:	689b      	ldr	r3, [r3, #8]
 8026cd6:	f003 030c 	and.w	r3, r3, #12
 8026cda:	2b00      	cmp	r3, #0
 8026cdc:	d00b      	beq.n	8026cf6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8026cde:	4b47      	ldr	r3, [pc, #284]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026ce0:	689b      	ldr	r3, [r3, #8]
 8026ce2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8026ce6:	2b08      	cmp	r3, #8
 8026ce8:	d11c      	bne.n	8026d24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8026cea:	4b44      	ldr	r3, [pc, #272]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026cec:	685b      	ldr	r3, [r3, #4]
 8026cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8026cf2:	2b00      	cmp	r3, #0
 8026cf4:	d116      	bne.n	8026d24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8026cf6:	4b41      	ldr	r3, [pc, #260]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026cf8:	681b      	ldr	r3, [r3, #0]
 8026cfa:	f003 0302 	and.w	r3, r3, #2
 8026cfe:	2b00      	cmp	r3, #0
 8026d00:	d005      	beq.n	8026d0e <HAL_RCC_OscConfig+0x152>
 8026d02:	687b      	ldr	r3, [r7, #4]
 8026d04:	68db      	ldr	r3, [r3, #12]
 8026d06:	2b01      	cmp	r3, #1
 8026d08:	d001      	beq.n	8026d0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8026d0a:	2301      	movs	r3, #1
 8026d0c:	e1c7      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8026d0e:	4b3b      	ldr	r3, [pc, #236]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026d10:	681b      	ldr	r3, [r3, #0]
 8026d12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8026d16:	687b      	ldr	r3, [r7, #4]
 8026d18:	691b      	ldr	r3, [r3, #16]
 8026d1a:	00db      	lsls	r3, r3, #3
 8026d1c:	4937      	ldr	r1, [pc, #220]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026d1e:	4313      	orrs	r3, r2
 8026d20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8026d22:	e03a      	b.n	8026d9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8026d24:	687b      	ldr	r3, [r7, #4]
 8026d26:	68db      	ldr	r3, [r3, #12]
 8026d28:	2b00      	cmp	r3, #0
 8026d2a:	d020      	beq.n	8026d6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8026d2c:	4b34      	ldr	r3, [pc, #208]	; (8026e00 <HAL_RCC_OscConfig+0x244>)
 8026d2e:	2201      	movs	r2, #1
 8026d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026d32:	f7fc fb65 	bl	8023400 <HAL_GetTick>
 8026d36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8026d38:	e008      	b.n	8026d4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8026d3a:	f7fc fb61 	bl	8023400 <HAL_GetTick>
 8026d3e:	4602      	mov	r2, r0
 8026d40:	693b      	ldr	r3, [r7, #16]
 8026d42:	1ad3      	subs	r3, r2, r3
 8026d44:	2b02      	cmp	r3, #2
 8026d46:	d901      	bls.n	8026d4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8026d48:	2303      	movs	r3, #3
 8026d4a:	e1a8      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8026d4c:	4b2b      	ldr	r3, [pc, #172]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026d4e:	681b      	ldr	r3, [r3, #0]
 8026d50:	f003 0302 	and.w	r3, r3, #2
 8026d54:	2b00      	cmp	r3, #0
 8026d56:	d0f0      	beq.n	8026d3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8026d58:	4b28      	ldr	r3, [pc, #160]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026d5a:	681b      	ldr	r3, [r3, #0]
 8026d5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8026d60:	687b      	ldr	r3, [r7, #4]
 8026d62:	691b      	ldr	r3, [r3, #16]
 8026d64:	00db      	lsls	r3, r3, #3
 8026d66:	4925      	ldr	r1, [pc, #148]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026d68:	4313      	orrs	r3, r2
 8026d6a:	600b      	str	r3, [r1, #0]
 8026d6c:	e015      	b.n	8026d9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8026d6e:	4b24      	ldr	r3, [pc, #144]	; (8026e00 <HAL_RCC_OscConfig+0x244>)
 8026d70:	2200      	movs	r2, #0
 8026d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026d74:	f7fc fb44 	bl	8023400 <HAL_GetTick>
 8026d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8026d7a:	e008      	b.n	8026d8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8026d7c:	f7fc fb40 	bl	8023400 <HAL_GetTick>
 8026d80:	4602      	mov	r2, r0
 8026d82:	693b      	ldr	r3, [r7, #16]
 8026d84:	1ad3      	subs	r3, r2, r3
 8026d86:	2b02      	cmp	r3, #2
 8026d88:	d901      	bls.n	8026d8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8026d8a:	2303      	movs	r3, #3
 8026d8c:	e187      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8026d8e:	4b1b      	ldr	r3, [pc, #108]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026d90:	681b      	ldr	r3, [r3, #0]
 8026d92:	f003 0302 	and.w	r3, r3, #2
 8026d96:	2b00      	cmp	r3, #0
 8026d98:	d1f0      	bne.n	8026d7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8026d9a:	687b      	ldr	r3, [r7, #4]
 8026d9c:	681b      	ldr	r3, [r3, #0]
 8026d9e:	f003 0308 	and.w	r3, r3, #8
 8026da2:	2b00      	cmp	r3, #0
 8026da4:	d036      	beq.n	8026e14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8026da6:	687b      	ldr	r3, [r7, #4]
 8026da8:	695b      	ldr	r3, [r3, #20]
 8026daa:	2b00      	cmp	r3, #0
 8026dac:	d016      	beq.n	8026ddc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8026dae:	4b15      	ldr	r3, [pc, #84]	; (8026e04 <HAL_RCC_OscConfig+0x248>)
 8026db0:	2201      	movs	r2, #1
 8026db2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8026db4:	f7fc fb24 	bl	8023400 <HAL_GetTick>
 8026db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8026dba:	e008      	b.n	8026dce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8026dbc:	f7fc fb20 	bl	8023400 <HAL_GetTick>
 8026dc0:	4602      	mov	r2, r0
 8026dc2:	693b      	ldr	r3, [r7, #16]
 8026dc4:	1ad3      	subs	r3, r2, r3
 8026dc6:	2b02      	cmp	r3, #2
 8026dc8:	d901      	bls.n	8026dce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8026dca:	2303      	movs	r3, #3
 8026dcc:	e167      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8026dce:	4b0b      	ldr	r3, [pc, #44]	; (8026dfc <HAL_RCC_OscConfig+0x240>)
 8026dd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8026dd2:	f003 0302 	and.w	r3, r3, #2
 8026dd6:	2b00      	cmp	r3, #0
 8026dd8:	d0f0      	beq.n	8026dbc <HAL_RCC_OscConfig+0x200>
 8026dda:	e01b      	b.n	8026e14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8026ddc:	4b09      	ldr	r3, [pc, #36]	; (8026e04 <HAL_RCC_OscConfig+0x248>)
 8026dde:	2200      	movs	r2, #0
 8026de0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8026de2:	f7fc fb0d 	bl	8023400 <HAL_GetTick>
 8026de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8026de8:	e00e      	b.n	8026e08 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8026dea:	f7fc fb09 	bl	8023400 <HAL_GetTick>
 8026dee:	4602      	mov	r2, r0
 8026df0:	693b      	ldr	r3, [r7, #16]
 8026df2:	1ad3      	subs	r3, r2, r3
 8026df4:	2b02      	cmp	r3, #2
 8026df6:	d907      	bls.n	8026e08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8026df8:	2303      	movs	r3, #3
 8026dfa:	e150      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
 8026dfc:	40023800 	.word	0x40023800
 8026e00:	42470000 	.word	0x42470000
 8026e04:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8026e08:	4b88      	ldr	r3, [pc, #544]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026e0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8026e0c:	f003 0302 	and.w	r3, r3, #2
 8026e10:	2b00      	cmp	r3, #0
 8026e12:	d1ea      	bne.n	8026dea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8026e14:	687b      	ldr	r3, [r7, #4]
 8026e16:	681b      	ldr	r3, [r3, #0]
 8026e18:	f003 0304 	and.w	r3, r3, #4
 8026e1c:	2b00      	cmp	r3, #0
 8026e1e:	f000 8097 	beq.w	8026f50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8026e22:	2300      	movs	r3, #0
 8026e24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8026e26:	4b81      	ldr	r3, [pc, #516]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8026e2e:	2b00      	cmp	r3, #0
 8026e30:	d10f      	bne.n	8026e52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8026e32:	2300      	movs	r3, #0
 8026e34:	60bb      	str	r3, [r7, #8]
 8026e36:	4b7d      	ldr	r3, [pc, #500]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026e3a:	4a7c      	ldr	r2, [pc, #496]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8026e40:	6413      	str	r3, [r2, #64]	; 0x40
 8026e42:	4b7a      	ldr	r3, [pc, #488]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8026e4a:	60bb      	str	r3, [r7, #8]
 8026e4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8026e4e:	2301      	movs	r3, #1
 8026e50:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8026e52:	4b77      	ldr	r3, [pc, #476]	; (8027030 <HAL_RCC_OscConfig+0x474>)
 8026e54:	681b      	ldr	r3, [r3, #0]
 8026e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8026e5a:	2b00      	cmp	r3, #0
 8026e5c:	d118      	bne.n	8026e90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8026e5e:	4b74      	ldr	r3, [pc, #464]	; (8027030 <HAL_RCC_OscConfig+0x474>)
 8026e60:	681b      	ldr	r3, [r3, #0]
 8026e62:	4a73      	ldr	r2, [pc, #460]	; (8027030 <HAL_RCC_OscConfig+0x474>)
 8026e64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8026e68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8026e6a:	f7fc fac9 	bl	8023400 <HAL_GetTick>
 8026e6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8026e70:	e008      	b.n	8026e84 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8026e72:	f7fc fac5 	bl	8023400 <HAL_GetTick>
 8026e76:	4602      	mov	r2, r0
 8026e78:	693b      	ldr	r3, [r7, #16]
 8026e7a:	1ad3      	subs	r3, r2, r3
 8026e7c:	2b02      	cmp	r3, #2
 8026e7e:	d901      	bls.n	8026e84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8026e80:	2303      	movs	r3, #3
 8026e82:	e10c      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8026e84:	4b6a      	ldr	r3, [pc, #424]	; (8027030 <HAL_RCC_OscConfig+0x474>)
 8026e86:	681b      	ldr	r3, [r3, #0]
 8026e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8026e8c:	2b00      	cmp	r3, #0
 8026e8e:	d0f0      	beq.n	8026e72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8026e90:	687b      	ldr	r3, [r7, #4]
 8026e92:	689b      	ldr	r3, [r3, #8]
 8026e94:	2b01      	cmp	r3, #1
 8026e96:	d106      	bne.n	8026ea6 <HAL_RCC_OscConfig+0x2ea>
 8026e98:	4b64      	ldr	r3, [pc, #400]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026e9c:	4a63      	ldr	r2, [pc, #396]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026e9e:	f043 0301 	orr.w	r3, r3, #1
 8026ea2:	6713      	str	r3, [r2, #112]	; 0x70
 8026ea4:	e01c      	b.n	8026ee0 <HAL_RCC_OscConfig+0x324>
 8026ea6:	687b      	ldr	r3, [r7, #4]
 8026ea8:	689b      	ldr	r3, [r3, #8]
 8026eaa:	2b05      	cmp	r3, #5
 8026eac:	d10c      	bne.n	8026ec8 <HAL_RCC_OscConfig+0x30c>
 8026eae:	4b5f      	ldr	r3, [pc, #380]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026eb2:	4a5e      	ldr	r2, [pc, #376]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026eb4:	f043 0304 	orr.w	r3, r3, #4
 8026eb8:	6713      	str	r3, [r2, #112]	; 0x70
 8026eba:	4b5c      	ldr	r3, [pc, #368]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026ebe:	4a5b      	ldr	r2, [pc, #364]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026ec0:	f043 0301 	orr.w	r3, r3, #1
 8026ec4:	6713      	str	r3, [r2, #112]	; 0x70
 8026ec6:	e00b      	b.n	8026ee0 <HAL_RCC_OscConfig+0x324>
 8026ec8:	4b58      	ldr	r3, [pc, #352]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026eca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026ecc:	4a57      	ldr	r2, [pc, #348]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026ece:	f023 0301 	bic.w	r3, r3, #1
 8026ed2:	6713      	str	r3, [r2, #112]	; 0x70
 8026ed4:	4b55      	ldr	r3, [pc, #340]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026ed6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026ed8:	4a54      	ldr	r2, [pc, #336]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026eda:	f023 0304 	bic.w	r3, r3, #4
 8026ede:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8026ee0:	687b      	ldr	r3, [r7, #4]
 8026ee2:	689b      	ldr	r3, [r3, #8]
 8026ee4:	2b00      	cmp	r3, #0
 8026ee6:	d015      	beq.n	8026f14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8026ee8:	f7fc fa8a 	bl	8023400 <HAL_GetTick>
 8026eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8026eee:	e00a      	b.n	8026f06 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8026ef0:	f7fc fa86 	bl	8023400 <HAL_GetTick>
 8026ef4:	4602      	mov	r2, r0
 8026ef6:	693b      	ldr	r3, [r7, #16]
 8026ef8:	1ad3      	subs	r3, r2, r3
 8026efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8026efe:	4293      	cmp	r3, r2
 8026f00:	d901      	bls.n	8026f06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8026f02:	2303      	movs	r3, #3
 8026f04:	e0cb      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8026f06:	4b49      	ldr	r3, [pc, #292]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026f0a:	f003 0302 	and.w	r3, r3, #2
 8026f0e:	2b00      	cmp	r3, #0
 8026f10:	d0ee      	beq.n	8026ef0 <HAL_RCC_OscConfig+0x334>
 8026f12:	e014      	b.n	8026f3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8026f14:	f7fc fa74 	bl	8023400 <HAL_GetTick>
 8026f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8026f1a:	e00a      	b.n	8026f32 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8026f1c:	f7fc fa70 	bl	8023400 <HAL_GetTick>
 8026f20:	4602      	mov	r2, r0
 8026f22:	693b      	ldr	r3, [r7, #16]
 8026f24:	1ad3      	subs	r3, r2, r3
 8026f26:	f241 3288 	movw	r2, #5000	; 0x1388
 8026f2a:	4293      	cmp	r3, r2
 8026f2c:	d901      	bls.n	8026f32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8026f2e:	2303      	movs	r3, #3
 8026f30:	e0b5      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8026f32:	4b3e      	ldr	r3, [pc, #248]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026f36:	f003 0302 	and.w	r3, r3, #2
 8026f3a:	2b00      	cmp	r3, #0
 8026f3c:	d1ee      	bne.n	8026f1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8026f3e:	7dfb      	ldrb	r3, [r7, #23]
 8026f40:	2b01      	cmp	r3, #1
 8026f42:	d105      	bne.n	8026f50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8026f44:	4b39      	ldr	r3, [pc, #228]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026f48:	4a38      	ldr	r2, [pc, #224]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026f4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8026f4e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8026f50:	687b      	ldr	r3, [r7, #4]
 8026f52:	699b      	ldr	r3, [r3, #24]
 8026f54:	2b00      	cmp	r3, #0
 8026f56:	f000 80a1 	beq.w	802709c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8026f5a:	4b34      	ldr	r3, [pc, #208]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026f5c:	689b      	ldr	r3, [r3, #8]
 8026f5e:	f003 030c 	and.w	r3, r3, #12
 8026f62:	2b08      	cmp	r3, #8
 8026f64:	d05c      	beq.n	8027020 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8026f66:	687b      	ldr	r3, [r7, #4]
 8026f68:	699b      	ldr	r3, [r3, #24]
 8026f6a:	2b02      	cmp	r3, #2
 8026f6c:	d141      	bne.n	8026ff2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8026f6e:	4b31      	ldr	r3, [pc, #196]	; (8027034 <HAL_RCC_OscConfig+0x478>)
 8026f70:	2200      	movs	r2, #0
 8026f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026f74:	f7fc fa44 	bl	8023400 <HAL_GetTick>
 8026f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8026f7a:	e008      	b.n	8026f8e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8026f7c:	f7fc fa40 	bl	8023400 <HAL_GetTick>
 8026f80:	4602      	mov	r2, r0
 8026f82:	693b      	ldr	r3, [r7, #16]
 8026f84:	1ad3      	subs	r3, r2, r3
 8026f86:	2b02      	cmp	r3, #2
 8026f88:	d901      	bls.n	8026f8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8026f8a:	2303      	movs	r3, #3
 8026f8c:	e087      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8026f8e:	4b27      	ldr	r3, [pc, #156]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026f90:	681b      	ldr	r3, [r3, #0]
 8026f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8026f96:	2b00      	cmp	r3, #0
 8026f98:	d1f0      	bne.n	8026f7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8026f9a:	687b      	ldr	r3, [r7, #4]
 8026f9c:	69da      	ldr	r2, [r3, #28]
 8026f9e:	687b      	ldr	r3, [r7, #4]
 8026fa0:	6a1b      	ldr	r3, [r3, #32]
 8026fa2:	431a      	orrs	r2, r3
 8026fa4:	687b      	ldr	r3, [r7, #4]
 8026fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026fa8:	019b      	lsls	r3, r3, #6
 8026faa:	431a      	orrs	r2, r3
 8026fac:	687b      	ldr	r3, [r7, #4]
 8026fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8026fb0:	085b      	lsrs	r3, r3, #1
 8026fb2:	3b01      	subs	r3, #1
 8026fb4:	041b      	lsls	r3, r3, #16
 8026fb6:	431a      	orrs	r2, r3
 8026fb8:	687b      	ldr	r3, [r7, #4]
 8026fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026fbc:	061b      	lsls	r3, r3, #24
 8026fbe:	491b      	ldr	r1, [pc, #108]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026fc0:	4313      	orrs	r3, r2
 8026fc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8026fc4:	4b1b      	ldr	r3, [pc, #108]	; (8027034 <HAL_RCC_OscConfig+0x478>)
 8026fc6:	2201      	movs	r2, #1
 8026fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026fca:	f7fc fa19 	bl	8023400 <HAL_GetTick>
 8026fce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8026fd0:	e008      	b.n	8026fe4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8026fd2:	f7fc fa15 	bl	8023400 <HAL_GetTick>
 8026fd6:	4602      	mov	r2, r0
 8026fd8:	693b      	ldr	r3, [r7, #16]
 8026fda:	1ad3      	subs	r3, r2, r3
 8026fdc:	2b02      	cmp	r3, #2
 8026fde:	d901      	bls.n	8026fe4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8026fe0:	2303      	movs	r3, #3
 8026fe2:	e05c      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8026fe4:	4b11      	ldr	r3, [pc, #68]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8026fe6:	681b      	ldr	r3, [r3, #0]
 8026fe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8026fec:	2b00      	cmp	r3, #0
 8026fee:	d0f0      	beq.n	8026fd2 <HAL_RCC_OscConfig+0x416>
 8026ff0:	e054      	b.n	802709c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8026ff2:	4b10      	ldr	r3, [pc, #64]	; (8027034 <HAL_RCC_OscConfig+0x478>)
 8026ff4:	2200      	movs	r2, #0
 8026ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8026ff8:	f7fc fa02 	bl	8023400 <HAL_GetTick>
 8026ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8026ffe:	e008      	b.n	8027012 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8027000:	f7fc f9fe 	bl	8023400 <HAL_GetTick>
 8027004:	4602      	mov	r2, r0
 8027006:	693b      	ldr	r3, [r7, #16]
 8027008:	1ad3      	subs	r3, r2, r3
 802700a:	2b02      	cmp	r3, #2
 802700c:	d901      	bls.n	8027012 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 802700e:	2303      	movs	r3, #3
 8027010:	e045      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8027012:	4b06      	ldr	r3, [pc, #24]	; (802702c <HAL_RCC_OscConfig+0x470>)
 8027014:	681b      	ldr	r3, [r3, #0]
 8027016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802701a:	2b00      	cmp	r3, #0
 802701c:	d1f0      	bne.n	8027000 <HAL_RCC_OscConfig+0x444>
 802701e:	e03d      	b.n	802709c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8027020:	687b      	ldr	r3, [r7, #4]
 8027022:	699b      	ldr	r3, [r3, #24]
 8027024:	2b01      	cmp	r3, #1
 8027026:	d107      	bne.n	8027038 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8027028:	2301      	movs	r3, #1
 802702a:	e038      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
 802702c:	40023800 	.word	0x40023800
 8027030:	40007000 	.word	0x40007000
 8027034:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8027038:	4b1b      	ldr	r3, [pc, #108]	; (80270a8 <HAL_RCC_OscConfig+0x4ec>)
 802703a:	685b      	ldr	r3, [r3, #4]
 802703c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802703e:	687b      	ldr	r3, [r7, #4]
 8027040:	699b      	ldr	r3, [r3, #24]
 8027042:	2b01      	cmp	r3, #1
 8027044:	d028      	beq.n	8027098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8027046:	68fb      	ldr	r3, [r7, #12]
 8027048:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 802704c:	687b      	ldr	r3, [r7, #4]
 802704e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8027050:	429a      	cmp	r2, r3
 8027052:	d121      	bne.n	8027098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8027054:	68fb      	ldr	r3, [r7, #12]
 8027056:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 802705a:	687b      	ldr	r3, [r7, #4]
 802705c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802705e:	429a      	cmp	r2, r3
 8027060:	d11a      	bne.n	8027098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8027062:	68fa      	ldr	r2, [r7, #12]
 8027064:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8027068:	4013      	ands	r3, r2
 802706a:	687a      	ldr	r2, [r7, #4]
 802706c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 802706e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8027070:	4293      	cmp	r3, r2
 8027072:	d111      	bne.n	8027098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8027074:	68fb      	ldr	r3, [r7, #12]
 8027076:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 802707a:	687b      	ldr	r3, [r7, #4]
 802707c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802707e:	085b      	lsrs	r3, r3, #1
 8027080:	3b01      	subs	r3, #1
 8027082:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8027084:	429a      	cmp	r2, r3
 8027086:	d107      	bne.n	8027098 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8027088:	68fb      	ldr	r3, [r7, #12]
 802708a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 802708e:	687b      	ldr	r3, [r7, #4]
 8027090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8027092:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8027094:	429a      	cmp	r2, r3
 8027096:	d001      	beq.n	802709c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8027098:	2301      	movs	r3, #1
 802709a:	e000      	b.n	802709e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 802709c:	2300      	movs	r3, #0
}
 802709e:	4618      	mov	r0, r3
 80270a0:	3718      	adds	r7, #24
 80270a2:	46bd      	mov	sp, r7
 80270a4:	bd80      	pop	{r7, pc}
 80270a6:	bf00      	nop
 80270a8:	40023800 	.word	0x40023800

080270ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80270ac:	b580      	push	{r7, lr}
 80270ae:	b084      	sub	sp, #16
 80270b0:	af00      	add	r7, sp, #0
 80270b2:	6078      	str	r0, [r7, #4]
 80270b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80270b6:	687b      	ldr	r3, [r7, #4]
 80270b8:	2b00      	cmp	r3, #0
 80270ba:	d101      	bne.n	80270c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80270bc:	2301      	movs	r3, #1
 80270be:	e0cc      	b.n	802725a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80270c0:	4b68      	ldr	r3, [pc, #416]	; (8027264 <HAL_RCC_ClockConfig+0x1b8>)
 80270c2:	681b      	ldr	r3, [r3, #0]
 80270c4:	f003 030f 	and.w	r3, r3, #15
 80270c8:	683a      	ldr	r2, [r7, #0]
 80270ca:	429a      	cmp	r2, r3
 80270cc:	d90c      	bls.n	80270e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80270ce:	4b65      	ldr	r3, [pc, #404]	; (8027264 <HAL_RCC_ClockConfig+0x1b8>)
 80270d0:	683a      	ldr	r2, [r7, #0]
 80270d2:	b2d2      	uxtb	r2, r2
 80270d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80270d6:	4b63      	ldr	r3, [pc, #396]	; (8027264 <HAL_RCC_ClockConfig+0x1b8>)
 80270d8:	681b      	ldr	r3, [r3, #0]
 80270da:	f003 030f 	and.w	r3, r3, #15
 80270de:	683a      	ldr	r2, [r7, #0]
 80270e0:	429a      	cmp	r2, r3
 80270e2:	d001      	beq.n	80270e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80270e4:	2301      	movs	r3, #1
 80270e6:	e0b8      	b.n	802725a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80270e8:	687b      	ldr	r3, [r7, #4]
 80270ea:	681b      	ldr	r3, [r3, #0]
 80270ec:	f003 0302 	and.w	r3, r3, #2
 80270f0:	2b00      	cmp	r3, #0
 80270f2:	d020      	beq.n	8027136 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80270f4:	687b      	ldr	r3, [r7, #4]
 80270f6:	681b      	ldr	r3, [r3, #0]
 80270f8:	f003 0304 	and.w	r3, r3, #4
 80270fc:	2b00      	cmp	r3, #0
 80270fe:	d005      	beq.n	802710c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8027100:	4b59      	ldr	r3, [pc, #356]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 8027102:	689b      	ldr	r3, [r3, #8]
 8027104:	4a58      	ldr	r2, [pc, #352]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 8027106:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 802710a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802710c:	687b      	ldr	r3, [r7, #4]
 802710e:	681b      	ldr	r3, [r3, #0]
 8027110:	f003 0308 	and.w	r3, r3, #8
 8027114:	2b00      	cmp	r3, #0
 8027116:	d005      	beq.n	8027124 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8027118:	4b53      	ldr	r3, [pc, #332]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 802711a:	689b      	ldr	r3, [r3, #8]
 802711c:	4a52      	ldr	r2, [pc, #328]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 802711e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8027122:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8027124:	4b50      	ldr	r3, [pc, #320]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 8027126:	689b      	ldr	r3, [r3, #8]
 8027128:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 802712c:	687b      	ldr	r3, [r7, #4]
 802712e:	689b      	ldr	r3, [r3, #8]
 8027130:	494d      	ldr	r1, [pc, #308]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 8027132:	4313      	orrs	r3, r2
 8027134:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8027136:	687b      	ldr	r3, [r7, #4]
 8027138:	681b      	ldr	r3, [r3, #0]
 802713a:	f003 0301 	and.w	r3, r3, #1
 802713e:	2b00      	cmp	r3, #0
 8027140:	d044      	beq.n	80271cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8027142:	687b      	ldr	r3, [r7, #4]
 8027144:	685b      	ldr	r3, [r3, #4]
 8027146:	2b01      	cmp	r3, #1
 8027148:	d107      	bne.n	802715a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802714a:	4b47      	ldr	r3, [pc, #284]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 802714c:	681b      	ldr	r3, [r3, #0]
 802714e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027152:	2b00      	cmp	r3, #0
 8027154:	d119      	bne.n	802718a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8027156:	2301      	movs	r3, #1
 8027158:	e07f      	b.n	802725a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 802715a:	687b      	ldr	r3, [r7, #4]
 802715c:	685b      	ldr	r3, [r3, #4]
 802715e:	2b02      	cmp	r3, #2
 8027160:	d003      	beq.n	802716a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8027162:	687b      	ldr	r3, [r7, #4]
 8027164:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8027166:	2b03      	cmp	r3, #3
 8027168:	d107      	bne.n	802717a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802716a:	4b3f      	ldr	r3, [pc, #252]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 802716c:	681b      	ldr	r3, [r3, #0]
 802716e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8027172:	2b00      	cmp	r3, #0
 8027174:	d109      	bne.n	802718a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8027176:	2301      	movs	r3, #1
 8027178:	e06f      	b.n	802725a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 802717a:	4b3b      	ldr	r3, [pc, #236]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 802717c:	681b      	ldr	r3, [r3, #0]
 802717e:	f003 0302 	and.w	r3, r3, #2
 8027182:	2b00      	cmp	r3, #0
 8027184:	d101      	bne.n	802718a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8027186:	2301      	movs	r3, #1
 8027188:	e067      	b.n	802725a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 802718a:	4b37      	ldr	r3, [pc, #220]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 802718c:	689b      	ldr	r3, [r3, #8]
 802718e:	f023 0203 	bic.w	r2, r3, #3
 8027192:	687b      	ldr	r3, [r7, #4]
 8027194:	685b      	ldr	r3, [r3, #4]
 8027196:	4934      	ldr	r1, [pc, #208]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 8027198:	4313      	orrs	r3, r2
 802719a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 802719c:	f7fc f930 	bl	8023400 <HAL_GetTick>
 80271a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80271a2:	e00a      	b.n	80271ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80271a4:	f7fc f92c 	bl	8023400 <HAL_GetTick>
 80271a8:	4602      	mov	r2, r0
 80271aa:	68fb      	ldr	r3, [r7, #12]
 80271ac:	1ad3      	subs	r3, r2, r3
 80271ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80271b2:	4293      	cmp	r3, r2
 80271b4:	d901      	bls.n	80271ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80271b6:	2303      	movs	r3, #3
 80271b8:	e04f      	b.n	802725a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80271ba:	4b2b      	ldr	r3, [pc, #172]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 80271bc:	689b      	ldr	r3, [r3, #8]
 80271be:	f003 020c 	and.w	r2, r3, #12
 80271c2:	687b      	ldr	r3, [r7, #4]
 80271c4:	685b      	ldr	r3, [r3, #4]
 80271c6:	009b      	lsls	r3, r3, #2
 80271c8:	429a      	cmp	r2, r3
 80271ca:	d1eb      	bne.n	80271a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80271cc:	4b25      	ldr	r3, [pc, #148]	; (8027264 <HAL_RCC_ClockConfig+0x1b8>)
 80271ce:	681b      	ldr	r3, [r3, #0]
 80271d0:	f003 030f 	and.w	r3, r3, #15
 80271d4:	683a      	ldr	r2, [r7, #0]
 80271d6:	429a      	cmp	r2, r3
 80271d8:	d20c      	bcs.n	80271f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80271da:	4b22      	ldr	r3, [pc, #136]	; (8027264 <HAL_RCC_ClockConfig+0x1b8>)
 80271dc:	683a      	ldr	r2, [r7, #0]
 80271de:	b2d2      	uxtb	r2, r2
 80271e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80271e2:	4b20      	ldr	r3, [pc, #128]	; (8027264 <HAL_RCC_ClockConfig+0x1b8>)
 80271e4:	681b      	ldr	r3, [r3, #0]
 80271e6:	f003 030f 	and.w	r3, r3, #15
 80271ea:	683a      	ldr	r2, [r7, #0]
 80271ec:	429a      	cmp	r2, r3
 80271ee:	d001      	beq.n	80271f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80271f0:	2301      	movs	r3, #1
 80271f2:	e032      	b.n	802725a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80271f4:	687b      	ldr	r3, [r7, #4]
 80271f6:	681b      	ldr	r3, [r3, #0]
 80271f8:	f003 0304 	and.w	r3, r3, #4
 80271fc:	2b00      	cmp	r3, #0
 80271fe:	d008      	beq.n	8027212 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8027200:	4b19      	ldr	r3, [pc, #100]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 8027202:	689b      	ldr	r3, [r3, #8]
 8027204:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8027208:	687b      	ldr	r3, [r7, #4]
 802720a:	68db      	ldr	r3, [r3, #12]
 802720c:	4916      	ldr	r1, [pc, #88]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 802720e:	4313      	orrs	r3, r2
 8027210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8027212:	687b      	ldr	r3, [r7, #4]
 8027214:	681b      	ldr	r3, [r3, #0]
 8027216:	f003 0308 	and.w	r3, r3, #8
 802721a:	2b00      	cmp	r3, #0
 802721c:	d009      	beq.n	8027232 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 802721e:	4b12      	ldr	r3, [pc, #72]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 8027220:	689b      	ldr	r3, [r3, #8]
 8027222:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8027226:	687b      	ldr	r3, [r7, #4]
 8027228:	691b      	ldr	r3, [r3, #16]
 802722a:	00db      	lsls	r3, r3, #3
 802722c:	490e      	ldr	r1, [pc, #56]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 802722e:	4313      	orrs	r3, r2
 8027230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8027232:	f000 f821 	bl	8027278 <HAL_RCC_GetSysClockFreq>
 8027236:	4602      	mov	r2, r0
 8027238:	4b0b      	ldr	r3, [pc, #44]	; (8027268 <HAL_RCC_ClockConfig+0x1bc>)
 802723a:	689b      	ldr	r3, [r3, #8]
 802723c:	091b      	lsrs	r3, r3, #4
 802723e:	f003 030f 	and.w	r3, r3, #15
 8027242:	490a      	ldr	r1, [pc, #40]	; (802726c <HAL_RCC_ClockConfig+0x1c0>)
 8027244:	5ccb      	ldrb	r3, [r1, r3]
 8027246:	fa22 f303 	lsr.w	r3, r2, r3
 802724a:	4a09      	ldr	r2, [pc, #36]	; (8027270 <HAL_RCC_ClockConfig+0x1c4>)
 802724c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 802724e:	4b09      	ldr	r3, [pc, #36]	; (8027274 <HAL_RCC_ClockConfig+0x1c8>)
 8027250:	681b      	ldr	r3, [r3, #0]
 8027252:	4618      	mov	r0, r3
 8027254:	f7fa fcf0 	bl	8021c38 <HAL_InitTick>

  return HAL_OK;
 8027258:	2300      	movs	r3, #0
}
 802725a:	4618      	mov	r0, r3
 802725c:	3710      	adds	r7, #16
 802725e:	46bd      	mov	sp, r7
 8027260:	bd80      	pop	{r7, pc}
 8027262:	bf00      	nop
 8027264:	40023c00 	.word	0x40023c00
 8027268:	40023800 	.word	0x40023800
 802726c:	0802f1b4 	.word	0x0802f1b4
 8027270:	20000000 	.word	0x20000000
 8027274:	20000054 	.word	0x20000054

08027278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8027278:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 802727c:	b094      	sub	sp, #80	; 0x50
 802727e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8027280:	2300      	movs	r3, #0
 8027282:	647b      	str	r3, [r7, #68]	; 0x44
 8027284:	2300      	movs	r3, #0
 8027286:	64fb      	str	r3, [r7, #76]	; 0x4c
 8027288:	2300      	movs	r3, #0
 802728a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 802728c:	2300      	movs	r3, #0
 802728e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8027290:	4b79      	ldr	r3, [pc, #484]	; (8027478 <HAL_RCC_GetSysClockFreq+0x200>)
 8027292:	689b      	ldr	r3, [r3, #8]
 8027294:	f003 030c 	and.w	r3, r3, #12
 8027298:	2b08      	cmp	r3, #8
 802729a:	d00d      	beq.n	80272b8 <HAL_RCC_GetSysClockFreq+0x40>
 802729c:	2b08      	cmp	r3, #8
 802729e:	f200 80e1 	bhi.w	8027464 <HAL_RCC_GetSysClockFreq+0x1ec>
 80272a2:	2b00      	cmp	r3, #0
 80272a4:	d002      	beq.n	80272ac <HAL_RCC_GetSysClockFreq+0x34>
 80272a6:	2b04      	cmp	r3, #4
 80272a8:	d003      	beq.n	80272b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80272aa:	e0db      	b.n	8027464 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80272ac:	4b73      	ldr	r3, [pc, #460]	; (802747c <HAL_RCC_GetSysClockFreq+0x204>)
 80272ae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80272b0:	e0db      	b.n	802746a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80272b2:	4b73      	ldr	r3, [pc, #460]	; (8027480 <HAL_RCC_GetSysClockFreq+0x208>)
 80272b4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80272b6:	e0d8      	b.n	802746a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80272b8:	4b6f      	ldr	r3, [pc, #444]	; (8027478 <HAL_RCC_GetSysClockFreq+0x200>)
 80272ba:	685b      	ldr	r3, [r3, #4]
 80272bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80272c0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80272c2:	4b6d      	ldr	r3, [pc, #436]	; (8027478 <HAL_RCC_GetSysClockFreq+0x200>)
 80272c4:	685b      	ldr	r3, [r3, #4]
 80272c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80272ca:	2b00      	cmp	r3, #0
 80272cc:	d063      	beq.n	8027396 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80272ce:	4b6a      	ldr	r3, [pc, #424]	; (8027478 <HAL_RCC_GetSysClockFreq+0x200>)
 80272d0:	685b      	ldr	r3, [r3, #4]
 80272d2:	099b      	lsrs	r3, r3, #6
 80272d4:	2200      	movs	r2, #0
 80272d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80272d8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80272da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80272dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80272e0:	633b      	str	r3, [r7, #48]	; 0x30
 80272e2:	2300      	movs	r3, #0
 80272e4:	637b      	str	r3, [r7, #52]	; 0x34
 80272e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80272ea:	4622      	mov	r2, r4
 80272ec:	462b      	mov	r3, r5
 80272ee:	f04f 0000 	mov.w	r0, #0
 80272f2:	f04f 0100 	mov.w	r1, #0
 80272f6:	0159      	lsls	r1, r3, #5
 80272f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80272fc:	0150      	lsls	r0, r2, #5
 80272fe:	4602      	mov	r2, r0
 8027300:	460b      	mov	r3, r1
 8027302:	4621      	mov	r1, r4
 8027304:	1a51      	subs	r1, r2, r1
 8027306:	6139      	str	r1, [r7, #16]
 8027308:	4629      	mov	r1, r5
 802730a:	eb63 0301 	sbc.w	r3, r3, r1
 802730e:	617b      	str	r3, [r7, #20]
 8027310:	f04f 0200 	mov.w	r2, #0
 8027314:	f04f 0300 	mov.w	r3, #0
 8027318:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 802731c:	4659      	mov	r1, fp
 802731e:	018b      	lsls	r3, r1, #6
 8027320:	4651      	mov	r1, sl
 8027322:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8027326:	4651      	mov	r1, sl
 8027328:	018a      	lsls	r2, r1, #6
 802732a:	4651      	mov	r1, sl
 802732c:	ebb2 0801 	subs.w	r8, r2, r1
 8027330:	4659      	mov	r1, fp
 8027332:	eb63 0901 	sbc.w	r9, r3, r1
 8027336:	f04f 0200 	mov.w	r2, #0
 802733a:	f04f 0300 	mov.w	r3, #0
 802733e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8027342:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8027346:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 802734a:	4690      	mov	r8, r2
 802734c:	4699      	mov	r9, r3
 802734e:	4623      	mov	r3, r4
 8027350:	eb18 0303 	adds.w	r3, r8, r3
 8027354:	60bb      	str	r3, [r7, #8]
 8027356:	462b      	mov	r3, r5
 8027358:	eb49 0303 	adc.w	r3, r9, r3
 802735c:	60fb      	str	r3, [r7, #12]
 802735e:	f04f 0200 	mov.w	r2, #0
 8027362:	f04f 0300 	mov.w	r3, #0
 8027366:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 802736a:	4629      	mov	r1, r5
 802736c:	024b      	lsls	r3, r1, #9
 802736e:	4621      	mov	r1, r4
 8027370:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8027374:	4621      	mov	r1, r4
 8027376:	024a      	lsls	r2, r1, #9
 8027378:	4610      	mov	r0, r2
 802737a:	4619      	mov	r1, r3
 802737c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802737e:	2200      	movs	r2, #0
 8027380:	62bb      	str	r3, [r7, #40]	; 0x28
 8027382:	62fa      	str	r2, [r7, #44]	; 0x2c
 8027384:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8027388:	f7f8 ff82 	bl	8020290 <__aeabi_uldivmod>
 802738c:	4602      	mov	r2, r0
 802738e:	460b      	mov	r3, r1
 8027390:	4613      	mov	r3, r2
 8027392:	64fb      	str	r3, [r7, #76]	; 0x4c
 8027394:	e058      	b.n	8027448 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8027396:	4b38      	ldr	r3, [pc, #224]	; (8027478 <HAL_RCC_GetSysClockFreq+0x200>)
 8027398:	685b      	ldr	r3, [r3, #4]
 802739a:	099b      	lsrs	r3, r3, #6
 802739c:	2200      	movs	r2, #0
 802739e:	4618      	mov	r0, r3
 80273a0:	4611      	mov	r1, r2
 80273a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80273a6:	623b      	str	r3, [r7, #32]
 80273a8:	2300      	movs	r3, #0
 80273aa:	627b      	str	r3, [r7, #36]	; 0x24
 80273ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80273b0:	4642      	mov	r2, r8
 80273b2:	464b      	mov	r3, r9
 80273b4:	f04f 0000 	mov.w	r0, #0
 80273b8:	f04f 0100 	mov.w	r1, #0
 80273bc:	0159      	lsls	r1, r3, #5
 80273be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80273c2:	0150      	lsls	r0, r2, #5
 80273c4:	4602      	mov	r2, r0
 80273c6:	460b      	mov	r3, r1
 80273c8:	4641      	mov	r1, r8
 80273ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80273ce:	4649      	mov	r1, r9
 80273d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80273d4:	f04f 0200 	mov.w	r2, #0
 80273d8:	f04f 0300 	mov.w	r3, #0
 80273dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80273e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80273e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80273e8:	ebb2 040a 	subs.w	r4, r2, sl
 80273ec:	eb63 050b 	sbc.w	r5, r3, fp
 80273f0:	f04f 0200 	mov.w	r2, #0
 80273f4:	f04f 0300 	mov.w	r3, #0
 80273f8:	00eb      	lsls	r3, r5, #3
 80273fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80273fe:	00e2      	lsls	r2, r4, #3
 8027400:	4614      	mov	r4, r2
 8027402:	461d      	mov	r5, r3
 8027404:	4643      	mov	r3, r8
 8027406:	18e3      	adds	r3, r4, r3
 8027408:	603b      	str	r3, [r7, #0]
 802740a:	464b      	mov	r3, r9
 802740c:	eb45 0303 	adc.w	r3, r5, r3
 8027410:	607b      	str	r3, [r7, #4]
 8027412:	f04f 0200 	mov.w	r2, #0
 8027416:	f04f 0300 	mov.w	r3, #0
 802741a:	e9d7 4500 	ldrd	r4, r5, [r7]
 802741e:	4629      	mov	r1, r5
 8027420:	028b      	lsls	r3, r1, #10
 8027422:	4621      	mov	r1, r4
 8027424:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8027428:	4621      	mov	r1, r4
 802742a:	028a      	lsls	r2, r1, #10
 802742c:	4610      	mov	r0, r2
 802742e:	4619      	mov	r1, r3
 8027430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8027432:	2200      	movs	r2, #0
 8027434:	61bb      	str	r3, [r7, #24]
 8027436:	61fa      	str	r2, [r7, #28]
 8027438:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802743c:	f7f8 ff28 	bl	8020290 <__aeabi_uldivmod>
 8027440:	4602      	mov	r2, r0
 8027442:	460b      	mov	r3, r1
 8027444:	4613      	mov	r3, r2
 8027446:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8027448:	4b0b      	ldr	r3, [pc, #44]	; (8027478 <HAL_RCC_GetSysClockFreq+0x200>)
 802744a:	685b      	ldr	r3, [r3, #4]
 802744c:	0c1b      	lsrs	r3, r3, #16
 802744e:	f003 0303 	and.w	r3, r3, #3
 8027452:	3301      	adds	r3, #1
 8027454:	005b      	lsls	r3, r3, #1
 8027456:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8027458:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 802745a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802745c:	fbb2 f3f3 	udiv	r3, r2, r3
 8027460:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8027462:	e002      	b.n	802746a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8027464:	4b05      	ldr	r3, [pc, #20]	; (802747c <HAL_RCC_GetSysClockFreq+0x204>)
 8027466:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8027468:	bf00      	nop
    }
  }
  return sysclockfreq;
 802746a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 802746c:	4618      	mov	r0, r3
 802746e:	3750      	adds	r7, #80	; 0x50
 8027470:	46bd      	mov	sp, r7
 8027472:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8027476:	bf00      	nop
 8027478:	40023800 	.word	0x40023800
 802747c:	00f42400 	.word	0x00f42400
 8027480:	007a1200 	.word	0x007a1200

08027484 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8027484:	b480      	push	{r7}
 8027486:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8027488:	4b03      	ldr	r3, [pc, #12]	; (8027498 <HAL_RCC_GetHCLKFreq+0x14>)
 802748a:	681b      	ldr	r3, [r3, #0]
}
 802748c:	4618      	mov	r0, r3
 802748e:	46bd      	mov	sp, r7
 8027490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027494:	4770      	bx	lr
 8027496:	bf00      	nop
 8027498:	20000000 	.word	0x20000000

0802749c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 802749c:	b580      	push	{r7, lr}
 802749e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80274a0:	f7ff fff0 	bl	8027484 <HAL_RCC_GetHCLKFreq>
 80274a4:	4602      	mov	r2, r0
 80274a6:	4b05      	ldr	r3, [pc, #20]	; (80274bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80274a8:	689b      	ldr	r3, [r3, #8]
 80274aa:	0a9b      	lsrs	r3, r3, #10
 80274ac:	f003 0307 	and.w	r3, r3, #7
 80274b0:	4903      	ldr	r1, [pc, #12]	; (80274c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80274b2:	5ccb      	ldrb	r3, [r1, r3]
 80274b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80274b8:	4618      	mov	r0, r3
 80274ba:	bd80      	pop	{r7, pc}
 80274bc:	40023800 	.word	0x40023800
 80274c0:	0802f1c4 	.word	0x0802f1c4

080274c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80274c4:	b580      	push	{r7, lr}
 80274c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80274c8:	f7ff ffdc 	bl	8027484 <HAL_RCC_GetHCLKFreq>
 80274cc:	4602      	mov	r2, r0
 80274ce:	4b05      	ldr	r3, [pc, #20]	; (80274e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80274d0:	689b      	ldr	r3, [r3, #8]
 80274d2:	0b5b      	lsrs	r3, r3, #13
 80274d4:	f003 0307 	and.w	r3, r3, #7
 80274d8:	4903      	ldr	r1, [pc, #12]	; (80274e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80274da:	5ccb      	ldrb	r3, [r1, r3]
 80274dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80274e0:	4618      	mov	r0, r3
 80274e2:	bd80      	pop	{r7, pc}
 80274e4:	40023800 	.word	0x40023800
 80274e8:	0802f1c4 	.word	0x0802f1c4

080274ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80274ec:	b480      	push	{r7}
 80274ee:	b083      	sub	sp, #12
 80274f0:	af00      	add	r7, sp, #0
 80274f2:	6078      	str	r0, [r7, #4]
 80274f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80274f6:	687b      	ldr	r3, [r7, #4]
 80274f8:	220f      	movs	r2, #15
 80274fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80274fc:	4b12      	ldr	r3, [pc, #72]	; (8027548 <HAL_RCC_GetClockConfig+0x5c>)
 80274fe:	689b      	ldr	r3, [r3, #8]
 8027500:	f003 0203 	and.w	r2, r3, #3
 8027504:	687b      	ldr	r3, [r7, #4]
 8027506:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8027508:	4b0f      	ldr	r3, [pc, #60]	; (8027548 <HAL_RCC_GetClockConfig+0x5c>)
 802750a:	689b      	ldr	r3, [r3, #8]
 802750c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8027510:	687b      	ldr	r3, [r7, #4]
 8027512:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8027514:	4b0c      	ldr	r3, [pc, #48]	; (8027548 <HAL_RCC_GetClockConfig+0x5c>)
 8027516:	689b      	ldr	r3, [r3, #8]
 8027518:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 802751c:	687b      	ldr	r3, [r7, #4]
 802751e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8027520:	4b09      	ldr	r3, [pc, #36]	; (8027548 <HAL_RCC_GetClockConfig+0x5c>)
 8027522:	689b      	ldr	r3, [r3, #8]
 8027524:	08db      	lsrs	r3, r3, #3
 8027526:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 802752a:	687b      	ldr	r3, [r7, #4]
 802752c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 802752e:	4b07      	ldr	r3, [pc, #28]	; (802754c <HAL_RCC_GetClockConfig+0x60>)
 8027530:	681b      	ldr	r3, [r3, #0]
 8027532:	f003 020f 	and.w	r2, r3, #15
 8027536:	683b      	ldr	r3, [r7, #0]
 8027538:	601a      	str	r2, [r3, #0]
}
 802753a:	bf00      	nop
 802753c:	370c      	adds	r7, #12
 802753e:	46bd      	mov	sp, r7
 8027540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027544:	4770      	bx	lr
 8027546:	bf00      	nop
 8027548:	40023800 	.word	0x40023800
 802754c:	40023c00 	.word	0x40023c00

08027550 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8027550:	b580      	push	{r7, lr}
 8027552:	b086      	sub	sp, #24
 8027554:	af00      	add	r7, sp, #0
 8027556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8027558:	2300      	movs	r3, #0
 802755a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 802755c:	2300      	movs	r3, #0
 802755e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8027560:	687b      	ldr	r3, [r7, #4]
 8027562:	681b      	ldr	r3, [r3, #0]
 8027564:	f003 0301 	and.w	r3, r3, #1
 8027568:	2b00      	cmp	r3, #0
 802756a:	d10b      	bne.n	8027584 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 802756c:	687b      	ldr	r3, [r7, #4]
 802756e:	681b      	ldr	r3, [r3, #0]
 8027570:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8027574:	2b00      	cmp	r3, #0
 8027576:	d105      	bne.n	8027584 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8027578:	687b      	ldr	r3, [r7, #4]
 802757a:	681b      	ldr	r3, [r3, #0]
 802757c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8027580:	2b00      	cmp	r3, #0
 8027582:	d075      	beq.n	8027670 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8027584:	4b91      	ldr	r3, [pc, #580]	; (80277cc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8027586:	2200      	movs	r2, #0
 8027588:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 802758a:	f7fb ff39 	bl	8023400 <HAL_GetTick>
 802758e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8027590:	e008      	b.n	80275a4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8027592:	f7fb ff35 	bl	8023400 <HAL_GetTick>
 8027596:	4602      	mov	r2, r0
 8027598:	697b      	ldr	r3, [r7, #20]
 802759a:	1ad3      	subs	r3, r2, r3
 802759c:	2b02      	cmp	r3, #2
 802759e:	d901      	bls.n	80275a4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80275a0:	2303      	movs	r3, #3
 80275a2:	e189      	b.n	80278b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80275a4:	4b8a      	ldr	r3, [pc, #552]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80275a6:	681b      	ldr	r3, [r3, #0]
 80275a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80275ac:	2b00      	cmp	r3, #0
 80275ae:	d1f0      	bne.n	8027592 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80275b0:	687b      	ldr	r3, [r7, #4]
 80275b2:	681b      	ldr	r3, [r3, #0]
 80275b4:	f003 0301 	and.w	r3, r3, #1
 80275b8:	2b00      	cmp	r3, #0
 80275ba:	d009      	beq.n	80275d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80275bc:	687b      	ldr	r3, [r7, #4]
 80275be:	685b      	ldr	r3, [r3, #4]
 80275c0:	019a      	lsls	r2, r3, #6
 80275c2:	687b      	ldr	r3, [r7, #4]
 80275c4:	689b      	ldr	r3, [r3, #8]
 80275c6:	071b      	lsls	r3, r3, #28
 80275c8:	4981      	ldr	r1, [pc, #516]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80275ca:	4313      	orrs	r3, r2
 80275cc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80275d0:	687b      	ldr	r3, [r7, #4]
 80275d2:	681b      	ldr	r3, [r3, #0]
 80275d4:	f003 0302 	and.w	r3, r3, #2
 80275d8:	2b00      	cmp	r3, #0
 80275da:	d01f      	beq.n	802761c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80275dc:	4b7c      	ldr	r3, [pc, #496]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80275de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80275e2:	0f1b      	lsrs	r3, r3, #28
 80275e4:	f003 0307 	and.w	r3, r3, #7
 80275e8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80275ea:	687b      	ldr	r3, [r7, #4]
 80275ec:	685b      	ldr	r3, [r3, #4]
 80275ee:	019a      	lsls	r2, r3, #6
 80275f0:	687b      	ldr	r3, [r7, #4]
 80275f2:	68db      	ldr	r3, [r3, #12]
 80275f4:	061b      	lsls	r3, r3, #24
 80275f6:	431a      	orrs	r2, r3
 80275f8:	693b      	ldr	r3, [r7, #16]
 80275fa:	071b      	lsls	r3, r3, #28
 80275fc:	4974      	ldr	r1, [pc, #464]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80275fe:	4313      	orrs	r3, r2
 8027600:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8027604:	4b72      	ldr	r3, [pc, #456]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027606:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 802760a:	f023 021f 	bic.w	r2, r3, #31
 802760e:	687b      	ldr	r3, [r7, #4]
 8027610:	69db      	ldr	r3, [r3, #28]
 8027612:	3b01      	subs	r3, #1
 8027614:	496e      	ldr	r1, [pc, #440]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027616:	4313      	orrs	r3, r2
 8027618:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 802761c:	687b      	ldr	r3, [r7, #4]
 802761e:	681b      	ldr	r3, [r3, #0]
 8027620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8027624:	2b00      	cmp	r3, #0
 8027626:	d00d      	beq.n	8027644 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8027628:	687b      	ldr	r3, [r7, #4]
 802762a:	685b      	ldr	r3, [r3, #4]
 802762c:	019a      	lsls	r2, r3, #6
 802762e:	687b      	ldr	r3, [r7, #4]
 8027630:	68db      	ldr	r3, [r3, #12]
 8027632:	061b      	lsls	r3, r3, #24
 8027634:	431a      	orrs	r2, r3
 8027636:	687b      	ldr	r3, [r7, #4]
 8027638:	689b      	ldr	r3, [r3, #8]
 802763a:	071b      	lsls	r3, r3, #28
 802763c:	4964      	ldr	r1, [pc, #400]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 802763e:	4313      	orrs	r3, r2
 8027640:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8027644:	4b61      	ldr	r3, [pc, #388]	; (80277cc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8027646:	2201      	movs	r2, #1
 8027648:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 802764a:	f7fb fed9 	bl	8023400 <HAL_GetTick>
 802764e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8027650:	e008      	b.n	8027664 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8027652:	f7fb fed5 	bl	8023400 <HAL_GetTick>
 8027656:	4602      	mov	r2, r0
 8027658:	697b      	ldr	r3, [r7, #20]
 802765a:	1ad3      	subs	r3, r2, r3
 802765c:	2b02      	cmp	r3, #2
 802765e:	d901      	bls.n	8027664 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8027660:	2303      	movs	r3, #3
 8027662:	e129      	b.n	80278b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8027664:	4b5a      	ldr	r3, [pc, #360]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027666:	681b      	ldr	r3, [r3, #0]
 8027668:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 802766c:	2b00      	cmp	r3, #0
 802766e:	d0f0      	beq.n	8027652 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8027670:	687b      	ldr	r3, [r7, #4]
 8027672:	681b      	ldr	r3, [r3, #0]
 8027674:	f003 0304 	and.w	r3, r3, #4
 8027678:	2b00      	cmp	r3, #0
 802767a:	d105      	bne.n	8027688 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 802767c:	687b      	ldr	r3, [r7, #4]
 802767e:	681b      	ldr	r3, [r3, #0]
 8027680:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8027684:	2b00      	cmp	r3, #0
 8027686:	d079      	beq.n	802777c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8027688:	4b52      	ldr	r3, [pc, #328]	; (80277d4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 802768a:	2200      	movs	r2, #0
 802768c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 802768e:	f7fb feb7 	bl	8023400 <HAL_GetTick>
 8027692:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8027694:	e008      	b.n	80276a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8027696:	f7fb feb3 	bl	8023400 <HAL_GetTick>
 802769a:	4602      	mov	r2, r0
 802769c:	697b      	ldr	r3, [r7, #20]
 802769e:	1ad3      	subs	r3, r2, r3
 80276a0:	2b02      	cmp	r3, #2
 80276a2:	d901      	bls.n	80276a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80276a4:	2303      	movs	r3, #3
 80276a6:	e107      	b.n	80278b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80276a8:	4b49      	ldr	r3, [pc, #292]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80276aa:	681b      	ldr	r3, [r3, #0]
 80276ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80276b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80276b4:	d0ef      	beq.n	8027696 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80276b6:	687b      	ldr	r3, [r7, #4]
 80276b8:	681b      	ldr	r3, [r3, #0]
 80276ba:	f003 0304 	and.w	r3, r3, #4
 80276be:	2b00      	cmp	r3, #0
 80276c0:	d020      	beq.n	8027704 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80276c2:	4b43      	ldr	r3, [pc, #268]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80276c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80276c8:	0f1b      	lsrs	r3, r3, #28
 80276ca:	f003 0307 	and.w	r3, r3, #7
 80276ce:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80276d0:	687b      	ldr	r3, [r7, #4]
 80276d2:	691b      	ldr	r3, [r3, #16]
 80276d4:	019a      	lsls	r2, r3, #6
 80276d6:	687b      	ldr	r3, [r7, #4]
 80276d8:	695b      	ldr	r3, [r3, #20]
 80276da:	061b      	lsls	r3, r3, #24
 80276dc:	431a      	orrs	r2, r3
 80276de:	693b      	ldr	r3, [r7, #16]
 80276e0:	071b      	lsls	r3, r3, #28
 80276e2:	493b      	ldr	r1, [pc, #236]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80276e4:	4313      	orrs	r3, r2
 80276e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80276ea:	4b39      	ldr	r3, [pc, #228]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80276ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80276f0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80276f4:	687b      	ldr	r3, [r7, #4]
 80276f6:	6a1b      	ldr	r3, [r3, #32]
 80276f8:	3b01      	subs	r3, #1
 80276fa:	021b      	lsls	r3, r3, #8
 80276fc:	4934      	ldr	r1, [pc, #208]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80276fe:	4313      	orrs	r3, r2
 8027700:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8027704:	687b      	ldr	r3, [r7, #4]
 8027706:	681b      	ldr	r3, [r3, #0]
 8027708:	f003 0308 	and.w	r3, r3, #8
 802770c:	2b00      	cmp	r3, #0
 802770e:	d01e      	beq.n	802774e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8027710:	4b2f      	ldr	r3, [pc, #188]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8027716:	0e1b      	lsrs	r3, r3, #24
 8027718:	f003 030f 	and.w	r3, r3, #15
 802771c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 802771e:	687b      	ldr	r3, [r7, #4]
 8027720:	691b      	ldr	r3, [r3, #16]
 8027722:	019a      	lsls	r2, r3, #6
 8027724:	693b      	ldr	r3, [r7, #16]
 8027726:	061b      	lsls	r3, r3, #24
 8027728:	431a      	orrs	r2, r3
 802772a:	687b      	ldr	r3, [r7, #4]
 802772c:	699b      	ldr	r3, [r3, #24]
 802772e:	071b      	lsls	r3, r3, #28
 8027730:	4927      	ldr	r1, [pc, #156]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027732:	4313      	orrs	r3, r2
 8027734:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8027738:	4b25      	ldr	r3, [pc, #148]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 802773a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 802773e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8027742:	687b      	ldr	r3, [r7, #4]
 8027744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027746:	4922      	ldr	r1, [pc, #136]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027748:	4313      	orrs	r3, r2
 802774a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 802774e:	4b21      	ldr	r3, [pc, #132]	; (80277d4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8027750:	2201      	movs	r2, #1
 8027752:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8027754:	f7fb fe54 	bl	8023400 <HAL_GetTick>
 8027758:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 802775a:	e008      	b.n	802776e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 802775c:	f7fb fe50 	bl	8023400 <HAL_GetTick>
 8027760:	4602      	mov	r2, r0
 8027762:	697b      	ldr	r3, [r7, #20]
 8027764:	1ad3      	subs	r3, r2, r3
 8027766:	2b02      	cmp	r3, #2
 8027768:	d901      	bls.n	802776e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 802776a:	2303      	movs	r3, #3
 802776c:	e0a4      	b.n	80278b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 802776e:	4b18      	ldr	r3, [pc, #96]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027770:	681b      	ldr	r3, [r3, #0]
 8027772:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8027776:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 802777a:	d1ef      	bne.n	802775c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 802777c:	687b      	ldr	r3, [r7, #4]
 802777e:	681b      	ldr	r3, [r3, #0]
 8027780:	f003 0320 	and.w	r3, r3, #32
 8027784:	2b00      	cmp	r3, #0
 8027786:	f000 808b 	beq.w	80278a0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 802778a:	2300      	movs	r3, #0
 802778c:	60fb      	str	r3, [r7, #12]
 802778e:	4b10      	ldr	r3, [pc, #64]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027792:	4a0f      	ldr	r2, [pc, #60]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8027794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8027798:	6413      	str	r3, [r2, #64]	; 0x40
 802779a:	4b0d      	ldr	r3, [pc, #52]	; (80277d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 802779c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802779e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80277a2:	60fb      	str	r3, [r7, #12]
 80277a4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80277a6:	4b0c      	ldr	r3, [pc, #48]	; (80277d8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80277a8:	681b      	ldr	r3, [r3, #0]
 80277aa:	4a0b      	ldr	r2, [pc, #44]	; (80277d8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80277ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80277b0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80277b2:	f7fb fe25 	bl	8023400 <HAL_GetTick>
 80277b6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80277b8:	e010      	b.n	80277dc <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80277ba:	f7fb fe21 	bl	8023400 <HAL_GetTick>
 80277be:	4602      	mov	r2, r0
 80277c0:	697b      	ldr	r3, [r7, #20]
 80277c2:	1ad3      	subs	r3, r2, r3
 80277c4:	2b02      	cmp	r3, #2
 80277c6:	d909      	bls.n	80277dc <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80277c8:	2303      	movs	r3, #3
 80277ca:	e075      	b.n	80278b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80277cc:	42470068 	.word	0x42470068
 80277d0:	40023800 	.word	0x40023800
 80277d4:	42470070 	.word	0x42470070
 80277d8:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80277dc:	4b38      	ldr	r3, [pc, #224]	; (80278c0 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80277de:	681b      	ldr	r3, [r3, #0]
 80277e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80277e4:	2b00      	cmp	r3, #0
 80277e6:	d0e8      	beq.n	80277ba <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80277e8:	4b36      	ldr	r3, [pc, #216]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80277ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80277ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80277f0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80277f2:	693b      	ldr	r3, [r7, #16]
 80277f4:	2b00      	cmp	r3, #0
 80277f6:	d02f      	beq.n	8027858 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80277f8:	687b      	ldr	r3, [r7, #4]
 80277fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80277fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8027800:	693a      	ldr	r2, [r7, #16]
 8027802:	429a      	cmp	r2, r3
 8027804:	d028      	beq.n	8027858 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8027806:	4b2f      	ldr	r3, [pc, #188]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8027808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802780a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802780e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8027810:	4b2d      	ldr	r3, [pc, #180]	; (80278c8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8027812:	2201      	movs	r2, #1
 8027814:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8027816:	4b2c      	ldr	r3, [pc, #176]	; (80278c8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8027818:	2200      	movs	r2, #0
 802781a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 802781c:	4a29      	ldr	r2, [pc, #164]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 802781e:	693b      	ldr	r3, [r7, #16]
 8027820:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8027822:	4b28      	ldr	r3, [pc, #160]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8027824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027826:	f003 0301 	and.w	r3, r3, #1
 802782a:	2b01      	cmp	r3, #1
 802782c:	d114      	bne.n	8027858 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 802782e:	f7fb fde7 	bl	8023400 <HAL_GetTick>
 8027832:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8027834:	e00a      	b.n	802784c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8027836:	f7fb fde3 	bl	8023400 <HAL_GetTick>
 802783a:	4602      	mov	r2, r0
 802783c:	697b      	ldr	r3, [r7, #20]
 802783e:	1ad3      	subs	r3, r2, r3
 8027840:	f241 3288 	movw	r2, #5000	; 0x1388
 8027844:	4293      	cmp	r3, r2
 8027846:	d901      	bls.n	802784c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8027848:	2303      	movs	r3, #3
 802784a:	e035      	b.n	80278b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 802784c:	4b1d      	ldr	r3, [pc, #116]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 802784e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027850:	f003 0302 	and.w	r3, r3, #2
 8027854:	2b00      	cmp	r3, #0
 8027856:	d0ee      	beq.n	8027836 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8027858:	687b      	ldr	r3, [r7, #4]
 802785a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802785c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8027860:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8027864:	d10d      	bne.n	8027882 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8027866:	4b17      	ldr	r3, [pc, #92]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8027868:	689b      	ldr	r3, [r3, #8]
 802786a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 802786e:	687b      	ldr	r3, [r7, #4]
 8027870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027872:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8027876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802787a:	4912      	ldr	r1, [pc, #72]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 802787c:	4313      	orrs	r3, r2
 802787e:	608b      	str	r3, [r1, #8]
 8027880:	e005      	b.n	802788e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8027882:	4b10      	ldr	r3, [pc, #64]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8027884:	689b      	ldr	r3, [r3, #8]
 8027886:	4a0f      	ldr	r2, [pc, #60]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8027888:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 802788c:	6093      	str	r3, [r2, #8]
 802788e:	4b0d      	ldr	r3, [pc, #52]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8027890:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8027892:	687b      	ldr	r3, [r7, #4]
 8027894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027896:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802789a:	490a      	ldr	r1, [pc, #40]	; (80278c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 802789c:	4313      	orrs	r3, r2
 802789e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80278a0:	687b      	ldr	r3, [r7, #4]
 80278a2:	681b      	ldr	r3, [r3, #0]
 80278a4:	f003 0310 	and.w	r3, r3, #16
 80278a8:	2b00      	cmp	r3, #0
 80278aa:	d004      	beq.n	80278b6 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80278ac:	687b      	ldr	r3, [r7, #4]
 80278ae:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80278b2:	4b06      	ldr	r3, [pc, #24]	; (80278cc <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80278b4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80278b6:	2300      	movs	r3, #0
}
 80278b8:	4618      	mov	r0, r3
 80278ba:	3718      	adds	r7, #24
 80278bc:	46bd      	mov	sp, r7
 80278be:	bd80      	pop	{r7, pc}
 80278c0:	40007000 	.word	0x40007000
 80278c4:	40023800 	.word	0x40023800
 80278c8:	42470e40 	.word	0x42470e40
 80278cc:	424711e0 	.word	0x424711e0

080278d0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80278d0:	b580      	push	{r7, lr}
 80278d2:	b082      	sub	sp, #8
 80278d4:	af00      	add	r7, sp, #0
 80278d6:	6078      	str	r0, [r7, #4]
 80278d8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80278da:	687b      	ldr	r3, [r7, #4]
 80278dc:	2b00      	cmp	r3, #0
 80278de:	d101      	bne.n	80278e4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80278e0:	2301      	movs	r3, #1
 80278e2:	e025      	b.n	8027930 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80278e4:	687b      	ldr	r3, [r7, #4]
 80278e6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80278ea:	b2db      	uxtb	r3, r3
 80278ec:	2b00      	cmp	r3, #0
 80278ee:	d106      	bne.n	80278fe <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80278f0:	687b      	ldr	r3, [r7, #4]
 80278f2:	2200      	movs	r2, #0
 80278f4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80278f8:	6878      	ldr	r0, [r7, #4]
 80278fa:	f7fa f993 	bl	8021c24 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80278fe:	687b      	ldr	r3, [r7, #4]
 8027900:	2202      	movs	r2, #2
 8027902:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8027906:	687b      	ldr	r3, [r7, #4]
 8027908:	681a      	ldr	r2, [r3, #0]
 802790a:	687b      	ldr	r3, [r7, #4]
 802790c:	3304      	adds	r3, #4
 802790e:	4619      	mov	r1, r3
 8027910:	4610      	mov	r0, r2
 8027912:	f002 fb47 	bl	8029fa4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8027916:	687b      	ldr	r3, [r7, #4]
 8027918:	6818      	ldr	r0, [r3, #0]
 802791a:	687b      	ldr	r3, [r7, #4]
 802791c:	685b      	ldr	r3, [r3, #4]
 802791e:	461a      	mov	r2, r3
 8027920:	6839      	ldr	r1, [r7, #0]
 8027922:	f002 fb9c 	bl	802a05e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8027926:	687b      	ldr	r3, [r7, #4]
 8027928:	2201      	movs	r2, #1
 802792a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 802792e:	2300      	movs	r3, #0
}
 8027930:	4618      	mov	r0, r3
 8027932:	3708      	adds	r7, #8
 8027934:	46bd      	mov	sp, r7
 8027936:	bd80      	pop	{r7, pc}

08027938 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8027938:	b580      	push	{r7, lr}
 802793a:	b086      	sub	sp, #24
 802793c:	af00      	add	r7, sp, #0
 802793e:	60f8      	str	r0, [r7, #12]
 8027940:	60b9      	str	r1, [r7, #8]
 8027942:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8027944:	68fb      	ldr	r3, [r7, #12]
 8027946:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 802794a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 802794c:	7dfb      	ldrb	r3, [r7, #23]
 802794e:	2b02      	cmp	r3, #2
 8027950:	d101      	bne.n	8027956 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8027952:	2302      	movs	r3, #2
 8027954:	e021      	b.n	802799a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8027956:	7dfb      	ldrb	r3, [r7, #23]
 8027958:	2b01      	cmp	r3, #1
 802795a:	d002      	beq.n	8027962 <HAL_SDRAM_SendCommand+0x2a>
 802795c:	7dfb      	ldrb	r3, [r7, #23]
 802795e:	2b05      	cmp	r3, #5
 8027960:	d118      	bne.n	8027994 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8027962:	68fb      	ldr	r3, [r7, #12]
 8027964:	2202      	movs	r2, #2
 8027966:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 802796a:	68fb      	ldr	r3, [r7, #12]
 802796c:	681b      	ldr	r3, [r3, #0]
 802796e:	687a      	ldr	r2, [r7, #4]
 8027970:	68b9      	ldr	r1, [r7, #8]
 8027972:	4618      	mov	r0, r3
 8027974:	f002 fbdc 	bl	802a130 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8027978:	68bb      	ldr	r3, [r7, #8]
 802797a:	681b      	ldr	r3, [r3, #0]
 802797c:	2b02      	cmp	r3, #2
 802797e:	d104      	bne.n	802798a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8027980:	68fb      	ldr	r3, [r7, #12]
 8027982:	2205      	movs	r2, #5
 8027984:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8027988:	e006      	b.n	8027998 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 802798a:	68fb      	ldr	r3, [r7, #12]
 802798c:	2201      	movs	r2, #1
 802798e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8027992:	e001      	b.n	8027998 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8027994:	2301      	movs	r3, #1
 8027996:	e000      	b.n	802799a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8027998:	2300      	movs	r3, #0
}
 802799a:	4618      	mov	r0, r3
 802799c:	3718      	adds	r7, #24
 802799e:	46bd      	mov	sp, r7
 80279a0:	bd80      	pop	{r7, pc}

080279a2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80279a2:	b580      	push	{r7, lr}
 80279a4:	b082      	sub	sp, #8
 80279a6:	af00      	add	r7, sp, #0
 80279a8:	6078      	str	r0, [r7, #4]
 80279aa:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80279ac:	687b      	ldr	r3, [r7, #4]
 80279ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80279b2:	b2db      	uxtb	r3, r3
 80279b4:	2b02      	cmp	r3, #2
 80279b6:	d101      	bne.n	80279bc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80279b8:	2302      	movs	r3, #2
 80279ba:	e016      	b.n	80279ea <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80279bc:	687b      	ldr	r3, [r7, #4]
 80279be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80279c2:	b2db      	uxtb	r3, r3
 80279c4:	2b01      	cmp	r3, #1
 80279c6:	d10f      	bne.n	80279e8 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80279c8:	687b      	ldr	r3, [r7, #4]
 80279ca:	2202      	movs	r2, #2
 80279cc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80279d0:	687b      	ldr	r3, [r7, #4]
 80279d2:	681b      	ldr	r3, [r3, #0]
 80279d4:	6839      	ldr	r1, [r7, #0]
 80279d6:	4618      	mov	r0, r3
 80279d8:	f002 fbe7 	bl	802a1aa <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80279dc:	687b      	ldr	r3, [r7, #4]
 80279de:	2201      	movs	r2, #1
 80279e0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80279e4:	2300      	movs	r3, #0
 80279e6:	e000      	b.n	80279ea <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80279e8:	2301      	movs	r3, #1
}
 80279ea:	4618      	mov	r0, r3
 80279ec:	3708      	adds	r7, #8
 80279ee:	46bd      	mov	sp, r7
 80279f0:	bd80      	pop	{r7, pc}

080279f2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80279f2:	b580      	push	{r7, lr}
 80279f4:	b082      	sub	sp, #8
 80279f6:	af00      	add	r7, sp, #0
 80279f8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80279fa:	687b      	ldr	r3, [r7, #4]
 80279fc:	2b00      	cmp	r3, #0
 80279fe:	d101      	bne.n	8027a04 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8027a00:	2301      	movs	r3, #1
 8027a02:	e07b      	b.n	8027afc <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8027a04:	687b      	ldr	r3, [r7, #4]
 8027a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027a08:	2b00      	cmp	r3, #0
 8027a0a:	d108      	bne.n	8027a1e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8027a0c:	687b      	ldr	r3, [r7, #4]
 8027a0e:	685b      	ldr	r3, [r3, #4]
 8027a10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8027a14:	d009      	beq.n	8027a2a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8027a16:	687b      	ldr	r3, [r7, #4]
 8027a18:	2200      	movs	r2, #0
 8027a1a:	61da      	str	r2, [r3, #28]
 8027a1c:	e005      	b.n	8027a2a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8027a1e:	687b      	ldr	r3, [r7, #4]
 8027a20:	2200      	movs	r2, #0
 8027a22:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8027a24:	687b      	ldr	r3, [r7, #4]
 8027a26:	2200      	movs	r2, #0
 8027a28:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8027a2a:	687b      	ldr	r3, [r7, #4]
 8027a2c:	2200      	movs	r2, #0
 8027a2e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8027a30:	687b      	ldr	r3, [r7, #4]
 8027a32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8027a36:	b2db      	uxtb	r3, r3
 8027a38:	2b00      	cmp	r3, #0
 8027a3a:	d106      	bne.n	8027a4a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8027a3c:	687b      	ldr	r3, [r7, #4]
 8027a3e:	2200      	movs	r2, #0
 8027a40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8027a44:	6878      	ldr	r0, [r7, #4]
 8027a46:	f7f9 ff2b 	bl	80218a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8027a4a:	687b      	ldr	r3, [r7, #4]
 8027a4c:	2202      	movs	r2, #2
 8027a4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8027a52:	687b      	ldr	r3, [r7, #4]
 8027a54:	681b      	ldr	r3, [r3, #0]
 8027a56:	681a      	ldr	r2, [r3, #0]
 8027a58:	687b      	ldr	r3, [r7, #4]
 8027a5a:	681b      	ldr	r3, [r3, #0]
 8027a5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8027a60:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8027a62:	687b      	ldr	r3, [r7, #4]
 8027a64:	685b      	ldr	r3, [r3, #4]
 8027a66:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8027a6a:	687b      	ldr	r3, [r7, #4]
 8027a6c:	689b      	ldr	r3, [r3, #8]
 8027a6e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8027a72:	431a      	orrs	r2, r3
 8027a74:	687b      	ldr	r3, [r7, #4]
 8027a76:	68db      	ldr	r3, [r3, #12]
 8027a78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8027a7c:	431a      	orrs	r2, r3
 8027a7e:	687b      	ldr	r3, [r7, #4]
 8027a80:	691b      	ldr	r3, [r3, #16]
 8027a82:	f003 0302 	and.w	r3, r3, #2
 8027a86:	431a      	orrs	r2, r3
 8027a88:	687b      	ldr	r3, [r7, #4]
 8027a8a:	695b      	ldr	r3, [r3, #20]
 8027a8c:	f003 0301 	and.w	r3, r3, #1
 8027a90:	431a      	orrs	r2, r3
 8027a92:	687b      	ldr	r3, [r7, #4]
 8027a94:	699b      	ldr	r3, [r3, #24]
 8027a96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8027a9a:	431a      	orrs	r2, r3
 8027a9c:	687b      	ldr	r3, [r7, #4]
 8027a9e:	69db      	ldr	r3, [r3, #28]
 8027aa0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8027aa4:	431a      	orrs	r2, r3
 8027aa6:	687b      	ldr	r3, [r7, #4]
 8027aa8:	6a1b      	ldr	r3, [r3, #32]
 8027aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8027aae:	ea42 0103 	orr.w	r1, r2, r3
 8027ab2:	687b      	ldr	r3, [r7, #4]
 8027ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027ab6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8027aba:	687b      	ldr	r3, [r7, #4]
 8027abc:	681b      	ldr	r3, [r3, #0]
 8027abe:	430a      	orrs	r2, r1
 8027ac0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8027ac2:	687b      	ldr	r3, [r7, #4]
 8027ac4:	699b      	ldr	r3, [r3, #24]
 8027ac6:	0c1b      	lsrs	r3, r3, #16
 8027ac8:	f003 0104 	and.w	r1, r3, #4
 8027acc:	687b      	ldr	r3, [r7, #4]
 8027ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027ad0:	f003 0210 	and.w	r2, r3, #16
 8027ad4:	687b      	ldr	r3, [r7, #4]
 8027ad6:	681b      	ldr	r3, [r3, #0]
 8027ad8:	430a      	orrs	r2, r1
 8027ada:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8027adc:	687b      	ldr	r3, [r7, #4]
 8027ade:	681b      	ldr	r3, [r3, #0]
 8027ae0:	69da      	ldr	r2, [r3, #28]
 8027ae2:	687b      	ldr	r3, [r7, #4]
 8027ae4:	681b      	ldr	r3, [r3, #0]
 8027ae6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8027aea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8027aec:	687b      	ldr	r3, [r7, #4]
 8027aee:	2200      	movs	r2, #0
 8027af0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8027af2:	687b      	ldr	r3, [r7, #4]
 8027af4:	2201      	movs	r2, #1
 8027af6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8027afa:	2300      	movs	r3, #0
}
 8027afc:	4618      	mov	r0, r3
 8027afe:	3708      	adds	r7, #8
 8027b00:	46bd      	mov	sp, r7
 8027b02:	bd80      	pop	{r7, pc}

08027b04 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8027b04:	b580      	push	{r7, lr}
 8027b06:	b082      	sub	sp, #8
 8027b08:	af00      	add	r7, sp, #0
 8027b0a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8027b0c:	687b      	ldr	r3, [r7, #4]
 8027b0e:	2b00      	cmp	r3, #0
 8027b10:	d101      	bne.n	8027b16 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8027b12:	2301      	movs	r3, #1
 8027b14:	e01a      	b.n	8027b4c <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8027b16:	687b      	ldr	r3, [r7, #4]
 8027b18:	2202      	movs	r2, #2
 8027b1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8027b1e:	687b      	ldr	r3, [r7, #4]
 8027b20:	681b      	ldr	r3, [r3, #0]
 8027b22:	681a      	ldr	r2, [r3, #0]
 8027b24:	687b      	ldr	r3, [r7, #4]
 8027b26:	681b      	ldr	r3, [r3, #0]
 8027b28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8027b2c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8027b2e:	6878      	ldr	r0, [r7, #4]
 8027b30:	f7f9 fefe 	bl	8021930 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8027b34:	687b      	ldr	r3, [r7, #4]
 8027b36:	2200      	movs	r2, #0
 8027b38:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8027b3a:	687b      	ldr	r3, [r7, #4]
 8027b3c:	2200      	movs	r2, #0
 8027b3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8027b42:	687b      	ldr	r3, [r7, #4]
 8027b44:	2200      	movs	r2, #0
 8027b46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8027b4a:	2300      	movs	r3, #0
}
 8027b4c:	4618      	mov	r0, r3
 8027b4e:	3708      	adds	r7, #8
 8027b50:	46bd      	mov	sp, r7
 8027b52:	bd80      	pop	{r7, pc}

08027b54 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8027b54:	b580      	push	{r7, lr}
 8027b56:	b088      	sub	sp, #32
 8027b58:	af00      	add	r7, sp, #0
 8027b5a:	60f8      	str	r0, [r7, #12]
 8027b5c:	60b9      	str	r1, [r7, #8]
 8027b5e:	603b      	str	r3, [r7, #0]
 8027b60:	4613      	mov	r3, r2
 8027b62:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8027b64:	2300      	movs	r3, #0
 8027b66:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8027b68:	68fb      	ldr	r3, [r7, #12]
 8027b6a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8027b6e:	2b01      	cmp	r3, #1
 8027b70:	d101      	bne.n	8027b76 <HAL_SPI_Transmit+0x22>
 8027b72:	2302      	movs	r3, #2
 8027b74:	e126      	b.n	8027dc4 <HAL_SPI_Transmit+0x270>
 8027b76:	68fb      	ldr	r3, [r7, #12]
 8027b78:	2201      	movs	r2, #1
 8027b7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8027b7e:	f7fb fc3f 	bl	8023400 <HAL_GetTick>
 8027b82:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8027b84:	88fb      	ldrh	r3, [r7, #6]
 8027b86:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8027b88:	68fb      	ldr	r3, [r7, #12]
 8027b8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8027b8e:	b2db      	uxtb	r3, r3
 8027b90:	2b01      	cmp	r3, #1
 8027b92:	d002      	beq.n	8027b9a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8027b94:	2302      	movs	r3, #2
 8027b96:	77fb      	strb	r3, [r7, #31]
    goto error;
 8027b98:	e10b      	b.n	8027db2 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8027b9a:	68bb      	ldr	r3, [r7, #8]
 8027b9c:	2b00      	cmp	r3, #0
 8027b9e:	d002      	beq.n	8027ba6 <HAL_SPI_Transmit+0x52>
 8027ba0:	88fb      	ldrh	r3, [r7, #6]
 8027ba2:	2b00      	cmp	r3, #0
 8027ba4:	d102      	bne.n	8027bac <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8027ba6:	2301      	movs	r3, #1
 8027ba8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8027baa:	e102      	b.n	8027db2 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8027bac:	68fb      	ldr	r3, [r7, #12]
 8027bae:	2203      	movs	r2, #3
 8027bb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8027bb4:	68fb      	ldr	r3, [r7, #12]
 8027bb6:	2200      	movs	r2, #0
 8027bb8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8027bba:	68fb      	ldr	r3, [r7, #12]
 8027bbc:	68ba      	ldr	r2, [r7, #8]
 8027bbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8027bc0:	68fb      	ldr	r3, [r7, #12]
 8027bc2:	88fa      	ldrh	r2, [r7, #6]
 8027bc4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8027bc6:	68fb      	ldr	r3, [r7, #12]
 8027bc8:	88fa      	ldrh	r2, [r7, #6]
 8027bca:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8027bcc:	68fb      	ldr	r3, [r7, #12]
 8027bce:	2200      	movs	r2, #0
 8027bd0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8027bd2:	68fb      	ldr	r3, [r7, #12]
 8027bd4:	2200      	movs	r2, #0
 8027bd6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8027bd8:	68fb      	ldr	r3, [r7, #12]
 8027bda:	2200      	movs	r2, #0
 8027bdc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8027bde:	68fb      	ldr	r3, [r7, #12]
 8027be0:	2200      	movs	r2, #0
 8027be2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8027be4:	68fb      	ldr	r3, [r7, #12]
 8027be6:	2200      	movs	r2, #0
 8027be8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8027bea:	68fb      	ldr	r3, [r7, #12]
 8027bec:	689b      	ldr	r3, [r3, #8]
 8027bee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8027bf2:	d10f      	bne.n	8027c14 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8027bf4:	68fb      	ldr	r3, [r7, #12]
 8027bf6:	681b      	ldr	r3, [r3, #0]
 8027bf8:	681a      	ldr	r2, [r3, #0]
 8027bfa:	68fb      	ldr	r3, [r7, #12]
 8027bfc:	681b      	ldr	r3, [r3, #0]
 8027bfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8027c02:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8027c04:	68fb      	ldr	r3, [r7, #12]
 8027c06:	681b      	ldr	r3, [r3, #0]
 8027c08:	681a      	ldr	r2, [r3, #0]
 8027c0a:	68fb      	ldr	r3, [r7, #12]
 8027c0c:	681b      	ldr	r3, [r3, #0]
 8027c0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8027c12:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8027c14:	68fb      	ldr	r3, [r7, #12]
 8027c16:	681b      	ldr	r3, [r3, #0]
 8027c18:	681b      	ldr	r3, [r3, #0]
 8027c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8027c1e:	2b40      	cmp	r3, #64	; 0x40
 8027c20:	d007      	beq.n	8027c32 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8027c22:	68fb      	ldr	r3, [r7, #12]
 8027c24:	681b      	ldr	r3, [r3, #0]
 8027c26:	681a      	ldr	r2, [r3, #0]
 8027c28:	68fb      	ldr	r3, [r7, #12]
 8027c2a:	681b      	ldr	r3, [r3, #0]
 8027c2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8027c30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8027c32:	68fb      	ldr	r3, [r7, #12]
 8027c34:	68db      	ldr	r3, [r3, #12]
 8027c36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8027c3a:	d14b      	bne.n	8027cd4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8027c3c:	68fb      	ldr	r3, [r7, #12]
 8027c3e:	685b      	ldr	r3, [r3, #4]
 8027c40:	2b00      	cmp	r3, #0
 8027c42:	d002      	beq.n	8027c4a <HAL_SPI_Transmit+0xf6>
 8027c44:	8afb      	ldrh	r3, [r7, #22]
 8027c46:	2b01      	cmp	r3, #1
 8027c48:	d13e      	bne.n	8027cc8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8027c4a:	68fb      	ldr	r3, [r7, #12]
 8027c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027c4e:	881a      	ldrh	r2, [r3, #0]
 8027c50:	68fb      	ldr	r3, [r7, #12]
 8027c52:	681b      	ldr	r3, [r3, #0]
 8027c54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8027c56:	68fb      	ldr	r3, [r7, #12]
 8027c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027c5a:	1c9a      	adds	r2, r3, #2
 8027c5c:	68fb      	ldr	r3, [r7, #12]
 8027c5e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8027c60:	68fb      	ldr	r3, [r7, #12]
 8027c62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027c64:	b29b      	uxth	r3, r3
 8027c66:	3b01      	subs	r3, #1
 8027c68:	b29a      	uxth	r2, r3
 8027c6a:	68fb      	ldr	r3, [r7, #12]
 8027c6c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8027c6e:	e02b      	b.n	8027cc8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8027c70:	68fb      	ldr	r3, [r7, #12]
 8027c72:	681b      	ldr	r3, [r3, #0]
 8027c74:	689b      	ldr	r3, [r3, #8]
 8027c76:	f003 0302 	and.w	r3, r3, #2
 8027c7a:	2b02      	cmp	r3, #2
 8027c7c:	d112      	bne.n	8027ca4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8027c7e:	68fb      	ldr	r3, [r7, #12]
 8027c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027c82:	881a      	ldrh	r2, [r3, #0]
 8027c84:	68fb      	ldr	r3, [r7, #12]
 8027c86:	681b      	ldr	r3, [r3, #0]
 8027c88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8027c8a:	68fb      	ldr	r3, [r7, #12]
 8027c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027c8e:	1c9a      	adds	r2, r3, #2
 8027c90:	68fb      	ldr	r3, [r7, #12]
 8027c92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8027c94:	68fb      	ldr	r3, [r7, #12]
 8027c96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027c98:	b29b      	uxth	r3, r3
 8027c9a:	3b01      	subs	r3, #1
 8027c9c:	b29a      	uxth	r2, r3
 8027c9e:	68fb      	ldr	r3, [r7, #12]
 8027ca0:	86da      	strh	r2, [r3, #54]	; 0x36
 8027ca2:	e011      	b.n	8027cc8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8027ca4:	f7fb fbac 	bl	8023400 <HAL_GetTick>
 8027ca8:	4602      	mov	r2, r0
 8027caa:	69bb      	ldr	r3, [r7, #24]
 8027cac:	1ad3      	subs	r3, r2, r3
 8027cae:	683a      	ldr	r2, [r7, #0]
 8027cb0:	429a      	cmp	r2, r3
 8027cb2:	d803      	bhi.n	8027cbc <HAL_SPI_Transmit+0x168>
 8027cb4:	683b      	ldr	r3, [r7, #0]
 8027cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027cba:	d102      	bne.n	8027cc2 <HAL_SPI_Transmit+0x16e>
 8027cbc:	683b      	ldr	r3, [r7, #0]
 8027cbe:	2b00      	cmp	r3, #0
 8027cc0:	d102      	bne.n	8027cc8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8027cc2:	2303      	movs	r3, #3
 8027cc4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8027cc6:	e074      	b.n	8027db2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8027cc8:	68fb      	ldr	r3, [r7, #12]
 8027cca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027ccc:	b29b      	uxth	r3, r3
 8027cce:	2b00      	cmp	r3, #0
 8027cd0:	d1ce      	bne.n	8027c70 <HAL_SPI_Transmit+0x11c>
 8027cd2:	e04c      	b.n	8027d6e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8027cd4:	68fb      	ldr	r3, [r7, #12]
 8027cd6:	685b      	ldr	r3, [r3, #4]
 8027cd8:	2b00      	cmp	r3, #0
 8027cda:	d002      	beq.n	8027ce2 <HAL_SPI_Transmit+0x18e>
 8027cdc:	8afb      	ldrh	r3, [r7, #22]
 8027cde:	2b01      	cmp	r3, #1
 8027ce0:	d140      	bne.n	8027d64 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8027ce2:	68fb      	ldr	r3, [r7, #12]
 8027ce4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8027ce6:	68fb      	ldr	r3, [r7, #12]
 8027ce8:	681b      	ldr	r3, [r3, #0]
 8027cea:	330c      	adds	r3, #12
 8027cec:	7812      	ldrb	r2, [r2, #0]
 8027cee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8027cf0:	68fb      	ldr	r3, [r7, #12]
 8027cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027cf4:	1c5a      	adds	r2, r3, #1
 8027cf6:	68fb      	ldr	r3, [r7, #12]
 8027cf8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8027cfa:	68fb      	ldr	r3, [r7, #12]
 8027cfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027cfe:	b29b      	uxth	r3, r3
 8027d00:	3b01      	subs	r3, #1
 8027d02:	b29a      	uxth	r2, r3
 8027d04:	68fb      	ldr	r3, [r7, #12]
 8027d06:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8027d08:	e02c      	b.n	8027d64 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8027d0a:	68fb      	ldr	r3, [r7, #12]
 8027d0c:	681b      	ldr	r3, [r3, #0]
 8027d0e:	689b      	ldr	r3, [r3, #8]
 8027d10:	f003 0302 	and.w	r3, r3, #2
 8027d14:	2b02      	cmp	r3, #2
 8027d16:	d113      	bne.n	8027d40 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8027d18:	68fb      	ldr	r3, [r7, #12]
 8027d1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8027d1c:	68fb      	ldr	r3, [r7, #12]
 8027d1e:	681b      	ldr	r3, [r3, #0]
 8027d20:	330c      	adds	r3, #12
 8027d22:	7812      	ldrb	r2, [r2, #0]
 8027d24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8027d26:	68fb      	ldr	r3, [r7, #12]
 8027d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8027d2a:	1c5a      	adds	r2, r3, #1
 8027d2c:	68fb      	ldr	r3, [r7, #12]
 8027d2e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8027d30:	68fb      	ldr	r3, [r7, #12]
 8027d32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027d34:	b29b      	uxth	r3, r3
 8027d36:	3b01      	subs	r3, #1
 8027d38:	b29a      	uxth	r2, r3
 8027d3a:	68fb      	ldr	r3, [r7, #12]
 8027d3c:	86da      	strh	r2, [r3, #54]	; 0x36
 8027d3e:	e011      	b.n	8027d64 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8027d40:	f7fb fb5e 	bl	8023400 <HAL_GetTick>
 8027d44:	4602      	mov	r2, r0
 8027d46:	69bb      	ldr	r3, [r7, #24]
 8027d48:	1ad3      	subs	r3, r2, r3
 8027d4a:	683a      	ldr	r2, [r7, #0]
 8027d4c:	429a      	cmp	r2, r3
 8027d4e:	d803      	bhi.n	8027d58 <HAL_SPI_Transmit+0x204>
 8027d50:	683b      	ldr	r3, [r7, #0]
 8027d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027d56:	d102      	bne.n	8027d5e <HAL_SPI_Transmit+0x20a>
 8027d58:	683b      	ldr	r3, [r7, #0]
 8027d5a:	2b00      	cmp	r3, #0
 8027d5c:	d102      	bne.n	8027d64 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8027d5e:	2303      	movs	r3, #3
 8027d60:	77fb      	strb	r3, [r7, #31]
          goto error;
 8027d62:	e026      	b.n	8027db2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8027d64:	68fb      	ldr	r3, [r7, #12]
 8027d66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8027d68:	b29b      	uxth	r3, r3
 8027d6a:	2b00      	cmp	r3, #0
 8027d6c:	d1cd      	bne.n	8027d0a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8027d6e:	69ba      	ldr	r2, [r7, #24]
 8027d70:	6839      	ldr	r1, [r7, #0]
 8027d72:	68f8      	ldr	r0, [r7, #12]
 8027d74:	f000 fbda 	bl	802852c <SPI_EndRxTxTransaction>
 8027d78:	4603      	mov	r3, r0
 8027d7a:	2b00      	cmp	r3, #0
 8027d7c:	d002      	beq.n	8027d84 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8027d7e:	68fb      	ldr	r3, [r7, #12]
 8027d80:	2220      	movs	r2, #32
 8027d82:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8027d84:	68fb      	ldr	r3, [r7, #12]
 8027d86:	689b      	ldr	r3, [r3, #8]
 8027d88:	2b00      	cmp	r3, #0
 8027d8a:	d10a      	bne.n	8027da2 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8027d8c:	2300      	movs	r3, #0
 8027d8e:	613b      	str	r3, [r7, #16]
 8027d90:	68fb      	ldr	r3, [r7, #12]
 8027d92:	681b      	ldr	r3, [r3, #0]
 8027d94:	68db      	ldr	r3, [r3, #12]
 8027d96:	613b      	str	r3, [r7, #16]
 8027d98:	68fb      	ldr	r3, [r7, #12]
 8027d9a:	681b      	ldr	r3, [r3, #0]
 8027d9c:	689b      	ldr	r3, [r3, #8]
 8027d9e:	613b      	str	r3, [r7, #16]
 8027da0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8027da2:	68fb      	ldr	r3, [r7, #12]
 8027da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8027da6:	2b00      	cmp	r3, #0
 8027da8:	d002      	beq.n	8027db0 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8027daa:	2301      	movs	r3, #1
 8027dac:	77fb      	strb	r3, [r7, #31]
 8027dae:	e000      	b.n	8027db2 <HAL_SPI_Transmit+0x25e>
  }

error:
 8027db0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8027db2:	68fb      	ldr	r3, [r7, #12]
 8027db4:	2201      	movs	r2, #1
 8027db6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8027dba:	68fb      	ldr	r3, [r7, #12]
 8027dbc:	2200      	movs	r2, #0
 8027dbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8027dc2:	7ffb      	ldrb	r3, [r7, #31]
}
 8027dc4:	4618      	mov	r0, r3
 8027dc6:	3720      	adds	r7, #32
 8027dc8:	46bd      	mov	sp, r7
 8027dca:	bd80      	pop	{r7, pc}

08027dcc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8027dcc:	b580      	push	{r7, lr}
 8027dce:	b088      	sub	sp, #32
 8027dd0:	af02      	add	r7, sp, #8
 8027dd2:	60f8      	str	r0, [r7, #12]
 8027dd4:	60b9      	str	r1, [r7, #8]
 8027dd6:	603b      	str	r3, [r7, #0]
 8027dd8:	4613      	mov	r3, r2
 8027dda:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8027ddc:	2300      	movs	r3, #0
 8027dde:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8027de0:	68fb      	ldr	r3, [r7, #12]
 8027de2:	685b      	ldr	r3, [r3, #4]
 8027de4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8027de8:	d112      	bne.n	8027e10 <HAL_SPI_Receive+0x44>
 8027dea:	68fb      	ldr	r3, [r7, #12]
 8027dec:	689b      	ldr	r3, [r3, #8]
 8027dee:	2b00      	cmp	r3, #0
 8027df0:	d10e      	bne.n	8027e10 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8027df2:	68fb      	ldr	r3, [r7, #12]
 8027df4:	2204      	movs	r2, #4
 8027df6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8027dfa:	88fa      	ldrh	r2, [r7, #6]
 8027dfc:	683b      	ldr	r3, [r7, #0]
 8027dfe:	9300      	str	r3, [sp, #0]
 8027e00:	4613      	mov	r3, r2
 8027e02:	68ba      	ldr	r2, [r7, #8]
 8027e04:	68b9      	ldr	r1, [r7, #8]
 8027e06:	68f8      	ldr	r0, [r7, #12]
 8027e08:	f000 f8f1 	bl	8027fee <HAL_SPI_TransmitReceive>
 8027e0c:	4603      	mov	r3, r0
 8027e0e:	e0ea      	b.n	8027fe6 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8027e10:	68fb      	ldr	r3, [r7, #12]
 8027e12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8027e16:	2b01      	cmp	r3, #1
 8027e18:	d101      	bne.n	8027e1e <HAL_SPI_Receive+0x52>
 8027e1a:	2302      	movs	r3, #2
 8027e1c:	e0e3      	b.n	8027fe6 <HAL_SPI_Receive+0x21a>
 8027e1e:	68fb      	ldr	r3, [r7, #12]
 8027e20:	2201      	movs	r2, #1
 8027e22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8027e26:	f7fb faeb 	bl	8023400 <HAL_GetTick>
 8027e2a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8027e2c:	68fb      	ldr	r3, [r7, #12]
 8027e2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8027e32:	b2db      	uxtb	r3, r3
 8027e34:	2b01      	cmp	r3, #1
 8027e36:	d002      	beq.n	8027e3e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8027e38:	2302      	movs	r3, #2
 8027e3a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8027e3c:	e0ca      	b.n	8027fd4 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8027e3e:	68bb      	ldr	r3, [r7, #8]
 8027e40:	2b00      	cmp	r3, #0
 8027e42:	d002      	beq.n	8027e4a <HAL_SPI_Receive+0x7e>
 8027e44:	88fb      	ldrh	r3, [r7, #6]
 8027e46:	2b00      	cmp	r3, #0
 8027e48:	d102      	bne.n	8027e50 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8027e4a:	2301      	movs	r3, #1
 8027e4c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8027e4e:	e0c1      	b.n	8027fd4 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8027e50:	68fb      	ldr	r3, [r7, #12]
 8027e52:	2204      	movs	r2, #4
 8027e54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8027e58:	68fb      	ldr	r3, [r7, #12]
 8027e5a:	2200      	movs	r2, #0
 8027e5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8027e5e:	68fb      	ldr	r3, [r7, #12]
 8027e60:	68ba      	ldr	r2, [r7, #8]
 8027e62:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8027e64:	68fb      	ldr	r3, [r7, #12]
 8027e66:	88fa      	ldrh	r2, [r7, #6]
 8027e68:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8027e6a:	68fb      	ldr	r3, [r7, #12]
 8027e6c:	88fa      	ldrh	r2, [r7, #6]
 8027e6e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8027e70:	68fb      	ldr	r3, [r7, #12]
 8027e72:	2200      	movs	r2, #0
 8027e74:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8027e76:	68fb      	ldr	r3, [r7, #12]
 8027e78:	2200      	movs	r2, #0
 8027e7a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8027e7c:	68fb      	ldr	r3, [r7, #12]
 8027e7e:	2200      	movs	r2, #0
 8027e80:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8027e82:	68fb      	ldr	r3, [r7, #12]
 8027e84:	2200      	movs	r2, #0
 8027e86:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8027e88:	68fb      	ldr	r3, [r7, #12]
 8027e8a:	2200      	movs	r2, #0
 8027e8c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8027e8e:	68fb      	ldr	r3, [r7, #12]
 8027e90:	689b      	ldr	r3, [r3, #8]
 8027e92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8027e96:	d10f      	bne.n	8027eb8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8027e98:	68fb      	ldr	r3, [r7, #12]
 8027e9a:	681b      	ldr	r3, [r3, #0]
 8027e9c:	681a      	ldr	r2, [r3, #0]
 8027e9e:	68fb      	ldr	r3, [r7, #12]
 8027ea0:	681b      	ldr	r3, [r3, #0]
 8027ea2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8027ea6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8027ea8:	68fb      	ldr	r3, [r7, #12]
 8027eaa:	681b      	ldr	r3, [r3, #0]
 8027eac:	681a      	ldr	r2, [r3, #0]
 8027eae:	68fb      	ldr	r3, [r7, #12]
 8027eb0:	681b      	ldr	r3, [r3, #0]
 8027eb2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8027eb6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8027eb8:	68fb      	ldr	r3, [r7, #12]
 8027eba:	681b      	ldr	r3, [r3, #0]
 8027ebc:	681b      	ldr	r3, [r3, #0]
 8027ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8027ec2:	2b40      	cmp	r3, #64	; 0x40
 8027ec4:	d007      	beq.n	8027ed6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8027ec6:	68fb      	ldr	r3, [r7, #12]
 8027ec8:	681b      	ldr	r3, [r3, #0]
 8027eca:	681a      	ldr	r2, [r3, #0]
 8027ecc:	68fb      	ldr	r3, [r7, #12]
 8027ece:	681b      	ldr	r3, [r3, #0]
 8027ed0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8027ed4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8027ed6:	68fb      	ldr	r3, [r7, #12]
 8027ed8:	68db      	ldr	r3, [r3, #12]
 8027eda:	2b00      	cmp	r3, #0
 8027edc:	d162      	bne.n	8027fa4 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8027ede:	e02e      	b.n	8027f3e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8027ee0:	68fb      	ldr	r3, [r7, #12]
 8027ee2:	681b      	ldr	r3, [r3, #0]
 8027ee4:	689b      	ldr	r3, [r3, #8]
 8027ee6:	f003 0301 	and.w	r3, r3, #1
 8027eea:	2b01      	cmp	r3, #1
 8027eec:	d115      	bne.n	8027f1a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8027eee:	68fb      	ldr	r3, [r7, #12]
 8027ef0:	681b      	ldr	r3, [r3, #0]
 8027ef2:	f103 020c 	add.w	r2, r3, #12
 8027ef6:	68fb      	ldr	r3, [r7, #12]
 8027ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027efa:	7812      	ldrb	r2, [r2, #0]
 8027efc:	b2d2      	uxtb	r2, r2
 8027efe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8027f00:	68fb      	ldr	r3, [r7, #12]
 8027f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027f04:	1c5a      	adds	r2, r3, #1
 8027f06:	68fb      	ldr	r3, [r7, #12]
 8027f08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8027f0a:	68fb      	ldr	r3, [r7, #12]
 8027f0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027f0e:	b29b      	uxth	r3, r3
 8027f10:	3b01      	subs	r3, #1
 8027f12:	b29a      	uxth	r2, r3
 8027f14:	68fb      	ldr	r3, [r7, #12]
 8027f16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8027f18:	e011      	b.n	8027f3e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8027f1a:	f7fb fa71 	bl	8023400 <HAL_GetTick>
 8027f1e:	4602      	mov	r2, r0
 8027f20:	693b      	ldr	r3, [r7, #16]
 8027f22:	1ad3      	subs	r3, r2, r3
 8027f24:	683a      	ldr	r2, [r7, #0]
 8027f26:	429a      	cmp	r2, r3
 8027f28:	d803      	bhi.n	8027f32 <HAL_SPI_Receive+0x166>
 8027f2a:	683b      	ldr	r3, [r7, #0]
 8027f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027f30:	d102      	bne.n	8027f38 <HAL_SPI_Receive+0x16c>
 8027f32:	683b      	ldr	r3, [r7, #0]
 8027f34:	2b00      	cmp	r3, #0
 8027f36:	d102      	bne.n	8027f3e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8027f38:	2303      	movs	r3, #3
 8027f3a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8027f3c:	e04a      	b.n	8027fd4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8027f3e:	68fb      	ldr	r3, [r7, #12]
 8027f40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027f42:	b29b      	uxth	r3, r3
 8027f44:	2b00      	cmp	r3, #0
 8027f46:	d1cb      	bne.n	8027ee0 <HAL_SPI_Receive+0x114>
 8027f48:	e031      	b.n	8027fae <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8027f4a:	68fb      	ldr	r3, [r7, #12]
 8027f4c:	681b      	ldr	r3, [r3, #0]
 8027f4e:	689b      	ldr	r3, [r3, #8]
 8027f50:	f003 0301 	and.w	r3, r3, #1
 8027f54:	2b01      	cmp	r3, #1
 8027f56:	d113      	bne.n	8027f80 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8027f58:	68fb      	ldr	r3, [r7, #12]
 8027f5a:	681b      	ldr	r3, [r3, #0]
 8027f5c:	68da      	ldr	r2, [r3, #12]
 8027f5e:	68fb      	ldr	r3, [r7, #12]
 8027f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027f62:	b292      	uxth	r2, r2
 8027f64:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8027f66:	68fb      	ldr	r3, [r7, #12]
 8027f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8027f6a:	1c9a      	adds	r2, r3, #2
 8027f6c:	68fb      	ldr	r3, [r7, #12]
 8027f6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8027f70:	68fb      	ldr	r3, [r7, #12]
 8027f72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027f74:	b29b      	uxth	r3, r3
 8027f76:	3b01      	subs	r3, #1
 8027f78:	b29a      	uxth	r2, r3
 8027f7a:	68fb      	ldr	r3, [r7, #12]
 8027f7c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8027f7e:	e011      	b.n	8027fa4 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8027f80:	f7fb fa3e 	bl	8023400 <HAL_GetTick>
 8027f84:	4602      	mov	r2, r0
 8027f86:	693b      	ldr	r3, [r7, #16]
 8027f88:	1ad3      	subs	r3, r2, r3
 8027f8a:	683a      	ldr	r2, [r7, #0]
 8027f8c:	429a      	cmp	r2, r3
 8027f8e:	d803      	bhi.n	8027f98 <HAL_SPI_Receive+0x1cc>
 8027f90:	683b      	ldr	r3, [r7, #0]
 8027f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027f96:	d102      	bne.n	8027f9e <HAL_SPI_Receive+0x1d2>
 8027f98:	683b      	ldr	r3, [r7, #0]
 8027f9a:	2b00      	cmp	r3, #0
 8027f9c:	d102      	bne.n	8027fa4 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8027f9e:	2303      	movs	r3, #3
 8027fa0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8027fa2:	e017      	b.n	8027fd4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8027fa4:	68fb      	ldr	r3, [r7, #12]
 8027fa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8027fa8:	b29b      	uxth	r3, r3
 8027faa:	2b00      	cmp	r3, #0
 8027fac:	d1cd      	bne.n	8027f4a <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8027fae:	693a      	ldr	r2, [r7, #16]
 8027fb0:	6839      	ldr	r1, [r7, #0]
 8027fb2:	68f8      	ldr	r0, [r7, #12]
 8027fb4:	f000 fa54 	bl	8028460 <SPI_EndRxTransaction>
 8027fb8:	4603      	mov	r3, r0
 8027fba:	2b00      	cmp	r3, #0
 8027fbc:	d002      	beq.n	8027fc4 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8027fbe:	68fb      	ldr	r3, [r7, #12]
 8027fc0:	2220      	movs	r2, #32
 8027fc2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8027fc4:	68fb      	ldr	r3, [r7, #12]
 8027fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8027fc8:	2b00      	cmp	r3, #0
 8027fca:	d002      	beq.n	8027fd2 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8027fcc:	2301      	movs	r3, #1
 8027fce:	75fb      	strb	r3, [r7, #23]
 8027fd0:	e000      	b.n	8027fd4 <HAL_SPI_Receive+0x208>
  }

error :
 8027fd2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8027fd4:	68fb      	ldr	r3, [r7, #12]
 8027fd6:	2201      	movs	r2, #1
 8027fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8027fdc:	68fb      	ldr	r3, [r7, #12]
 8027fde:	2200      	movs	r2, #0
 8027fe0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8027fe4:	7dfb      	ldrb	r3, [r7, #23]
}
 8027fe6:	4618      	mov	r0, r3
 8027fe8:	3718      	adds	r7, #24
 8027fea:	46bd      	mov	sp, r7
 8027fec:	bd80      	pop	{r7, pc}

08027fee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8027fee:	b580      	push	{r7, lr}
 8027ff0:	b08c      	sub	sp, #48	; 0x30
 8027ff2:	af00      	add	r7, sp, #0
 8027ff4:	60f8      	str	r0, [r7, #12]
 8027ff6:	60b9      	str	r1, [r7, #8]
 8027ff8:	607a      	str	r2, [r7, #4]
 8027ffa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8027ffc:	2301      	movs	r3, #1
 8027ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8028000:	2300      	movs	r3, #0
 8028002:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8028006:	68fb      	ldr	r3, [r7, #12]
 8028008:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 802800c:	2b01      	cmp	r3, #1
 802800e:	d101      	bne.n	8028014 <HAL_SPI_TransmitReceive+0x26>
 8028010:	2302      	movs	r3, #2
 8028012:	e18a      	b.n	802832a <HAL_SPI_TransmitReceive+0x33c>
 8028014:	68fb      	ldr	r3, [r7, #12]
 8028016:	2201      	movs	r2, #1
 8028018:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 802801c:	f7fb f9f0 	bl	8023400 <HAL_GetTick>
 8028020:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8028022:	68fb      	ldr	r3, [r7, #12]
 8028024:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028028:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 802802c:	68fb      	ldr	r3, [r7, #12]
 802802e:	685b      	ldr	r3, [r3, #4]
 8028030:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8028032:	887b      	ldrh	r3, [r7, #2]
 8028034:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8028036:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 802803a:	2b01      	cmp	r3, #1
 802803c:	d00f      	beq.n	802805e <HAL_SPI_TransmitReceive+0x70>
 802803e:	69fb      	ldr	r3, [r7, #28]
 8028040:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028044:	d107      	bne.n	8028056 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8028046:	68fb      	ldr	r3, [r7, #12]
 8028048:	689b      	ldr	r3, [r3, #8]
 802804a:	2b00      	cmp	r3, #0
 802804c:	d103      	bne.n	8028056 <HAL_SPI_TransmitReceive+0x68>
 802804e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8028052:	2b04      	cmp	r3, #4
 8028054:	d003      	beq.n	802805e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8028056:	2302      	movs	r3, #2
 8028058:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 802805c:	e15b      	b.n	8028316 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 802805e:	68bb      	ldr	r3, [r7, #8]
 8028060:	2b00      	cmp	r3, #0
 8028062:	d005      	beq.n	8028070 <HAL_SPI_TransmitReceive+0x82>
 8028064:	687b      	ldr	r3, [r7, #4]
 8028066:	2b00      	cmp	r3, #0
 8028068:	d002      	beq.n	8028070 <HAL_SPI_TransmitReceive+0x82>
 802806a:	887b      	ldrh	r3, [r7, #2]
 802806c:	2b00      	cmp	r3, #0
 802806e:	d103      	bne.n	8028078 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8028070:	2301      	movs	r3, #1
 8028072:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8028076:	e14e      	b.n	8028316 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8028078:	68fb      	ldr	r3, [r7, #12]
 802807a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802807e:	b2db      	uxtb	r3, r3
 8028080:	2b04      	cmp	r3, #4
 8028082:	d003      	beq.n	802808c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8028084:	68fb      	ldr	r3, [r7, #12]
 8028086:	2205      	movs	r2, #5
 8028088:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 802808c:	68fb      	ldr	r3, [r7, #12]
 802808e:	2200      	movs	r2, #0
 8028090:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8028092:	68fb      	ldr	r3, [r7, #12]
 8028094:	687a      	ldr	r2, [r7, #4]
 8028096:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8028098:	68fb      	ldr	r3, [r7, #12]
 802809a:	887a      	ldrh	r2, [r7, #2]
 802809c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 802809e:	68fb      	ldr	r3, [r7, #12]
 80280a0:	887a      	ldrh	r2, [r7, #2]
 80280a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80280a4:	68fb      	ldr	r3, [r7, #12]
 80280a6:	68ba      	ldr	r2, [r7, #8]
 80280a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80280aa:	68fb      	ldr	r3, [r7, #12]
 80280ac:	887a      	ldrh	r2, [r7, #2]
 80280ae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80280b0:	68fb      	ldr	r3, [r7, #12]
 80280b2:	887a      	ldrh	r2, [r7, #2]
 80280b4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80280b6:	68fb      	ldr	r3, [r7, #12]
 80280b8:	2200      	movs	r2, #0
 80280ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80280bc:	68fb      	ldr	r3, [r7, #12]
 80280be:	2200      	movs	r2, #0
 80280c0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80280c2:	68fb      	ldr	r3, [r7, #12]
 80280c4:	681b      	ldr	r3, [r3, #0]
 80280c6:	681b      	ldr	r3, [r3, #0]
 80280c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80280cc:	2b40      	cmp	r3, #64	; 0x40
 80280ce:	d007      	beq.n	80280e0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80280d0:	68fb      	ldr	r3, [r7, #12]
 80280d2:	681b      	ldr	r3, [r3, #0]
 80280d4:	681a      	ldr	r2, [r3, #0]
 80280d6:	68fb      	ldr	r3, [r7, #12]
 80280d8:	681b      	ldr	r3, [r3, #0]
 80280da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80280de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80280e0:	68fb      	ldr	r3, [r7, #12]
 80280e2:	68db      	ldr	r3, [r3, #12]
 80280e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80280e8:	d178      	bne.n	80281dc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80280ea:	68fb      	ldr	r3, [r7, #12]
 80280ec:	685b      	ldr	r3, [r3, #4]
 80280ee:	2b00      	cmp	r3, #0
 80280f0:	d002      	beq.n	80280f8 <HAL_SPI_TransmitReceive+0x10a>
 80280f2:	8b7b      	ldrh	r3, [r7, #26]
 80280f4:	2b01      	cmp	r3, #1
 80280f6:	d166      	bne.n	80281c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80280f8:	68fb      	ldr	r3, [r7, #12]
 80280fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80280fc:	881a      	ldrh	r2, [r3, #0]
 80280fe:	68fb      	ldr	r3, [r7, #12]
 8028100:	681b      	ldr	r3, [r3, #0]
 8028102:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8028104:	68fb      	ldr	r3, [r7, #12]
 8028106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028108:	1c9a      	adds	r2, r3, #2
 802810a:	68fb      	ldr	r3, [r7, #12]
 802810c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 802810e:	68fb      	ldr	r3, [r7, #12]
 8028110:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028112:	b29b      	uxth	r3, r3
 8028114:	3b01      	subs	r3, #1
 8028116:	b29a      	uxth	r2, r3
 8028118:	68fb      	ldr	r3, [r7, #12]
 802811a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 802811c:	e053      	b.n	80281c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 802811e:	68fb      	ldr	r3, [r7, #12]
 8028120:	681b      	ldr	r3, [r3, #0]
 8028122:	689b      	ldr	r3, [r3, #8]
 8028124:	f003 0302 	and.w	r3, r3, #2
 8028128:	2b02      	cmp	r3, #2
 802812a:	d11b      	bne.n	8028164 <HAL_SPI_TransmitReceive+0x176>
 802812c:	68fb      	ldr	r3, [r7, #12]
 802812e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028130:	b29b      	uxth	r3, r3
 8028132:	2b00      	cmp	r3, #0
 8028134:	d016      	beq.n	8028164 <HAL_SPI_TransmitReceive+0x176>
 8028136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028138:	2b01      	cmp	r3, #1
 802813a:	d113      	bne.n	8028164 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 802813c:	68fb      	ldr	r3, [r7, #12]
 802813e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028140:	881a      	ldrh	r2, [r3, #0]
 8028142:	68fb      	ldr	r3, [r7, #12]
 8028144:	681b      	ldr	r3, [r3, #0]
 8028146:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8028148:	68fb      	ldr	r3, [r7, #12]
 802814a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802814c:	1c9a      	adds	r2, r3, #2
 802814e:	68fb      	ldr	r3, [r7, #12]
 8028150:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8028152:	68fb      	ldr	r3, [r7, #12]
 8028154:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028156:	b29b      	uxth	r3, r3
 8028158:	3b01      	subs	r3, #1
 802815a:	b29a      	uxth	r2, r3
 802815c:	68fb      	ldr	r3, [r7, #12]
 802815e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8028160:	2300      	movs	r3, #0
 8028162:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8028164:	68fb      	ldr	r3, [r7, #12]
 8028166:	681b      	ldr	r3, [r3, #0]
 8028168:	689b      	ldr	r3, [r3, #8]
 802816a:	f003 0301 	and.w	r3, r3, #1
 802816e:	2b01      	cmp	r3, #1
 8028170:	d119      	bne.n	80281a6 <HAL_SPI_TransmitReceive+0x1b8>
 8028172:	68fb      	ldr	r3, [r7, #12]
 8028174:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028176:	b29b      	uxth	r3, r3
 8028178:	2b00      	cmp	r3, #0
 802817a:	d014      	beq.n	80281a6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 802817c:	68fb      	ldr	r3, [r7, #12]
 802817e:	681b      	ldr	r3, [r3, #0]
 8028180:	68da      	ldr	r2, [r3, #12]
 8028182:	68fb      	ldr	r3, [r7, #12]
 8028184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028186:	b292      	uxth	r2, r2
 8028188:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 802818a:	68fb      	ldr	r3, [r7, #12]
 802818c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802818e:	1c9a      	adds	r2, r3, #2
 8028190:	68fb      	ldr	r3, [r7, #12]
 8028192:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8028194:	68fb      	ldr	r3, [r7, #12]
 8028196:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028198:	b29b      	uxth	r3, r3
 802819a:	3b01      	subs	r3, #1
 802819c:	b29a      	uxth	r2, r3
 802819e:	68fb      	ldr	r3, [r7, #12]
 80281a0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80281a2:	2301      	movs	r3, #1
 80281a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80281a6:	f7fb f92b 	bl	8023400 <HAL_GetTick>
 80281aa:	4602      	mov	r2, r0
 80281ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80281ae:	1ad3      	subs	r3, r2, r3
 80281b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80281b2:	429a      	cmp	r2, r3
 80281b4:	d807      	bhi.n	80281c6 <HAL_SPI_TransmitReceive+0x1d8>
 80281b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80281b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80281bc:	d003      	beq.n	80281c6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80281be:	2303      	movs	r3, #3
 80281c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80281c4:	e0a7      	b.n	8028316 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80281c6:	68fb      	ldr	r3, [r7, #12]
 80281c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80281ca:	b29b      	uxth	r3, r3
 80281cc:	2b00      	cmp	r3, #0
 80281ce:	d1a6      	bne.n	802811e <HAL_SPI_TransmitReceive+0x130>
 80281d0:	68fb      	ldr	r3, [r7, #12]
 80281d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80281d4:	b29b      	uxth	r3, r3
 80281d6:	2b00      	cmp	r3, #0
 80281d8:	d1a1      	bne.n	802811e <HAL_SPI_TransmitReceive+0x130>
 80281da:	e07c      	b.n	80282d6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80281dc:	68fb      	ldr	r3, [r7, #12]
 80281de:	685b      	ldr	r3, [r3, #4]
 80281e0:	2b00      	cmp	r3, #0
 80281e2:	d002      	beq.n	80281ea <HAL_SPI_TransmitReceive+0x1fc>
 80281e4:	8b7b      	ldrh	r3, [r7, #26]
 80281e6:	2b01      	cmp	r3, #1
 80281e8:	d16b      	bne.n	80282c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80281ea:	68fb      	ldr	r3, [r7, #12]
 80281ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80281ee:	68fb      	ldr	r3, [r7, #12]
 80281f0:	681b      	ldr	r3, [r3, #0]
 80281f2:	330c      	adds	r3, #12
 80281f4:	7812      	ldrb	r2, [r2, #0]
 80281f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80281f8:	68fb      	ldr	r3, [r7, #12]
 80281fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80281fc:	1c5a      	adds	r2, r3, #1
 80281fe:	68fb      	ldr	r3, [r7, #12]
 8028200:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8028202:	68fb      	ldr	r3, [r7, #12]
 8028204:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028206:	b29b      	uxth	r3, r3
 8028208:	3b01      	subs	r3, #1
 802820a:	b29a      	uxth	r2, r3
 802820c:	68fb      	ldr	r3, [r7, #12]
 802820e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8028210:	e057      	b.n	80282c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8028212:	68fb      	ldr	r3, [r7, #12]
 8028214:	681b      	ldr	r3, [r3, #0]
 8028216:	689b      	ldr	r3, [r3, #8]
 8028218:	f003 0302 	and.w	r3, r3, #2
 802821c:	2b02      	cmp	r3, #2
 802821e:	d11c      	bne.n	802825a <HAL_SPI_TransmitReceive+0x26c>
 8028220:	68fb      	ldr	r3, [r7, #12]
 8028222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028224:	b29b      	uxth	r3, r3
 8028226:	2b00      	cmp	r3, #0
 8028228:	d017      	beq.n	802825a <HAL_SPI_TransmitReceive+0x26c>
 802822a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802822c:	2b01      	cmp	r3, #1
 802822e:	d114      	bne.n	802825a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8028230:	68fb      	ldr	r3, [r7, #12]
 8028232:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8028234:	68fb      	ldr	r3, [r7, #12]
 8028236:	681b      	ldr	r3, [r3, #0]
 8028238:	330c      	adds	r3, #12
 802823a:	7812      	ldrb	r2, [r2, #0]
 802823c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 802823e:	68fb      	ldr	r3, [r7, #12]
 8028240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028242:	1c5a      	adds	r2, r3, #1
 8028244:	68fb      	ldr	r3, [r7, #12]
 8028246:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8028248:	68fb      	ldr	r3, [r7, #12]
 802824a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802824c:	b29b      	uxth	r3, r3
 802824e:	3b01      	subs	r3, #1
 8028250:	b29a      	uxth	r2, r3
 8028252:	68fb      	ldr	r3, [r7, #12]
 8028254:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8028256:	2300      	movs	r3, #0
 8028258:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 802825a:	68fb      	ldr	r3, [r7, #12]
 802825c:	681b      	ldr	r3, [r3, #0]
 802825e:	689b      	ldr	r3, [r3, #8]
 8028260:	f003 0301 	and.w	r3, r3, #1
 8028264:	2b01      	cmp	r3, #1
 8028266:	d119      	bne.n	802829c <HAL_SPI_TransmitReceive+0x2ae>
 8028268:	68fb      	ldr	r3, [r7, #12]
 802826a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802826c:	b29b      	uxth	r3, r3
 802826e:	2b00      	cmp	r3, #0
 8028270:	d014      	beq.n	802829c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8028272:	68fb      	ldr	r3, [r7, #12]
 8028274:	681b      	ldr	r3, [r3, #0]
 8028276:	68da      	ldr	r2, [r3, #12]
 8028278:	68fb      	ldr	r3, [r7, #12]
 802827a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802827c:	b2d2      	uxtb	r2, r2
 802827e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8028280:	68fb      	ldr	r3, [r7, #12]
 8028282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028284:	1c5a      	adds	r2, r3, #1
 8028286:	68fb      	ldr	r3, [r7, #12]
 8028288:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 802828a:	68fb      	ldr	r3, [r7, #12]
 802828c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802828e:	b29b      	uxth	r3, r3
 8028290:	3b01      	subs	r3, #1
 8028292:	b29a      	uxth	r2, r3
 8028294:	68fb      	ldr	r3, [r7, #12]
 8028296:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8028298:	2301      	movs	r3, #1
 802829a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 802829c:	f7fb f8b0 	bl	8023400 <HAL_GetTick>
 80282a0:	4602      	mov	r2, r0
 80282a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80282a4:	1ad3      	subs	r3, r2, r3
 80282a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80282a8:	429a      	cmp	r2, r3
 80282aa:	d803      	bhi.n	80282b4 <HAL_SPI_TransmitReceive+0x2c6>
 80282ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80282ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80282b2:	d102      	bne.n	80282ba <HAL_SPI_TransmitReceive+0x2cc>
 80282b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80282b6:	2b00      	cmp	r3, #0
 80282b8:	d103      	bne.n	80282c2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80282ba:	2303      	movs	r3, #3
 80282bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80282c0:	e029      	b.n	8028316 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80282c2:	68fb      	ldr	r3, [r7, #12]
 80282c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80282c6:	b29b      	uxth	r3, r3
 80282c8:	2b00      	cmp	r3, #0
 80282ca:	d1a2      	bne.n	8028212 <HAL_SPI_TransmitReceive+0x224>
 80282cc:	68fb      	ldr	r3, [r7, #12]
 80282ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80282d0:	b29b      	uxth	r3, r3
 80282d2:	2b00      	cmp	r3, #0
 80282d4:	d19d      	bne.n	8028212 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80282d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80282d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80282da:	68f8      	ldr	r0, [r7, #12]
 80282dc:	f000 f926 	bl	802852c <SPI_EndRxTxTransaction>
 80282e0:	4603      	mov	r3, r0
 80282e2:	2b00      	cmp	r3, #0
 80282e4:	d006      	beq.n	80282f4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80282e6:	2301      	movs	r3, #1
 80282e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80282ec:	68fb      	ldr	r3, [r7, #12]
 80282ee:	2220      	movs	r2, #32
 80282f0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80282f2:	e010      	b.n	8028316 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80282f4:	68fb      	ldr	r3, [r7, #12]
 80282f6:	689b      	ldr	r3, [r3, #8]
 80282f8:	2b00      	cmp	r3, #0
 80282fa:	d10b      	bne.n	8028314 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80282fc:	2300      	movs	r3, #0
 80282fe:	617b      	str	r3, [r7, #20]
 8028300:	68fb      	ldr	r3, [r7, #12]
 8028302:	681b      	ldr	r3, [r3, #0]
 8028304:	68db      	ldr	r3, [r3, #12]
 8028306:	617b      	str	r3, [r7, #20]
 8028308:	68fb      	ldr	r3, [r7, #12]
 802830a:	681b      	ldr	r3, [r3, #0]
 802830c:	689b      	ldr	r3, [r3, #8]
 802830e:	617b      	str	r3, [r7, #20]
 8028310:	697b      	ldr	r3, [r7, #20]
 8028312:	e000      	b.n	8028316 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8028314:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8028316:	68fb      	ldr	r3, [r7, #12]
 8028318:	2201      	movs	r2, #1
 802831a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 802831e:	68fb      	ldr	r3, [r7, #12]
 8028320:	2200      	movs	r2, #0
 8028322:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8028326:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 802832a:	4618      	mov	r0, r3
 802832c:	3730      	adds	r7, #48	; 0x30
 802832e:	46bd      	mov	sp, r7
 8028330:	bd80      	pop	{r7, pc}

08028332 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8028332:	b480      	push	{r7}
 8028334:	b083      	sub	sp, #12
 8028336:	af00      	add	r7, sp, #0
 8028338:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 802833a:	687b      	ldr	r3, [r7, #4]
 802833c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028340:	b2db      	uxtb	r3, r3
}
 8028342:	4618      	mov	r0, r3
 8028344:	370c      	adds	r7, #12
 8028346:	46bd      	mov	sp, r7
 8028348:	f85d 7b04 	ldr.w	r7, [sp], #4
 802834c:	4770      	bx	lr
	...

08028350 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8028350:	b580      	push	{r7, lr}
 8028352:	b088      	sub	sp, #32
 8028354:	af00      	add	r7, sp, #0
 8028356:	60f8      	str	r0, [r7, #12]
 8028358:	60b9      	str	r1, [r7, #8]
 802835a:	603b      	str	r3, [r7, #0]
 802835c:	4613      	mov	r3, r2
 802835e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8028360:	f7fb f84e 	bl	8023400 <HAL_GetTick>
 8028364:	4602      	mov	r2, r0
 8028366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028368:	1a9b      	subs	r3, r3, r2
 802836a:	683a      	ldr	r2, [r7, #0]
 802836c:	4413      	add	r3, r2
 802836e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8028370:	f7fb f846 	bl	8023400 <HAL_GetTick>
 8028374:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8028376:	4b39      	ldr	r3, [pc, #228]	; (802845c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8028378:	681b      	ldr	r3, [r3, #0]
 802837a:	015b      	lsls	r3, r3, #5
 802837c:	0d1b      	lsrs	r3, r3, #20
 802837e:	69fa      	ldr	r2, [r7, #28]
 8028380:	fb02 f303 	mul.w	r3, r2, r3
 8028384:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8028386:	e054      	b.n	8028432 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8028388:	683b      	ldr	r3, [r7, #0]
 802838a:	f1b3 3fff 	cmp.w	r3, #4294967295
 802838e:	d050      	beq.n	8028432 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8028390:	f7fb f836 	bl	8023400 <HAL_GetTick>
 8028394:	4602      	mov	r2, r0
 8028396:	69bb      	ldr	r3, [r7, #24]
 8028398:	1ad3      	subs	r3, r2, r3
 802839a:	69fa      	ldr	r2, [r7, #28]
 802839c:	429a      	cmp	r2, r3
 802839e:	d902      	bls.n	80283a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80283a0:	69fb      	ldr	r3, [r7, #28]
 80283a2:	2b00      	cmp	r3, #0
 80283a4:	d13d      	bne.n	8028422 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80283a6:	68fb      	ldr	r3, [r7, #12]
 80283a8:	681b      	ldr	r3, [r3, #0]
 80283aa:	685a      	ldr	r2, [r3, #4]
 80283ac:	68fb      	ldr	r3, [r7, #12]
 80283ae:	681b      	ldr	r3, [r3, #0]
 80283b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80283b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80283b6:	68fb      	ldr	r3, [r7, #12]
 80283b8:	685b      	ldr	r3, [r3, #4]
 80283ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80283be:	d111      	bne.n	80283e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80283c0:	68fb      	ldr	r3, [r7, #12]
 80283c2:	689b      	ldr	r3, [r3, #8]
 80283c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80283c8:	d004      	beq.n	80283d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80283ca:	68fb      	ldr	r3, [r7, #12]
 80283cc:	689b      	ldr	r3, [r3, #8]
 80283ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80283d2:	d107      	bne.n	80283e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80283d4:	68fb      	ldr	r3, [r7, #12]
 80283d6:	681b      	ldr	r3, [r3, #0]
 80283d8:	681a      	ldr	r2, [r3, #0]
 80283da:	68fb      	ldr	r3, [r7, #12]
 80283dc:	681b      	ldr	r3, [r3, #0]
 80283de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80283e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80283e4:	68fb      	ldr	r3, [r7, #12]
 80283e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80283e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80283ec:	d10f      	bne.n	802840e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80283ee:	68fb      	ldr	r3, [r7, #12]
 80283f0:	681b      	ldr	r3, [r3, #0]
 80283f2:	681a      	ldr	r2, [r3, #0]
 80283f4:	68fb      	ldr	r3, [r7, #12]
 80283f6:	681b      	ldr	r3, [r3, #0]
 80283f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80283fc:	601a      	str	r2, [r3, #0]
 80283fe:	68fb      	ldr	r3, [r7, #12]
 8028400:	681b      	ldr	r3, [r3, #0]
 8028402:	681a      	ldr	r2, [r3, #0]
 8028404:	68fb      	ldr	r3, [r7, #12]
 8028406:	681b      	ldr	r3, [r3, #0]
 8028408:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802840c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 802840e:	68fb      	ldr	r3, [r7, #12]
 8028410:	2201      	movs	r2, #1
 8028412:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8028416:	68fb      	ldr	r3, [r7, #12]
 8028418:	2200      	movs	r2, #0
 802841a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 802841e:	2303      	movs	r3, #3
 8028420:	e017      	b.n	8028452 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8028422:	697b      	ldr	r3, [r7, #20]
 8028424:	2b00      	cmp	r3, #0
 8028426:	d101      	bne.n	802842c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8028428:	2300      	movs	r3, #0
 802842a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 802842c:	697b      	ldr	r3, [r7, #20]
 802842e:	3b01      	subs	r3, #1
 8028430:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8028432:	68fb      	ldr	r3, [r7, #12]
 8028434:	681b      	ldr	r3, [r3, #0]
 8028436:	689a      	ldr	r2, [r3, #8]
 8028438:	68bb      	ldr	r3, [r7, #8]
 802843a:	4013      	ands	r3, r2
 802843c:	68ba      	ldr	r2, [r7, #8]
 802843e:	429a      	cmp	r2, r3
 8028440:	bf0c      	ite	eq
 8028442:	2301      	moveq	r3, #1
 8028444:	2300      	movne	r3, #0
 8028446:	b2db      	uxtb	r3, r3
 8028448:	461a      	mov	r2, r3
 802844a:	79fb      	ldrb	r3, [r7, #7]
 802844c:	429a      	cmp	r2, r3
 802844e:	d19b      	bne.n	8028388 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8028450:	2300      	movs	r3, #0
}
 8028452:	4618      	mov	r0, r3
 8028454:	3720      	adds	r7, #32
 8028456:	46bd      	mov	sp, r7
 8028458:	bd80      	pop	{r7, pc}
 802845a:	bf00      	nop
 802845c:	20000000 	.word	0x20000000

08028460 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8028460:	b580      	push	{r7, lr}
 8028462:	b086      	sub	sp, #24
 8028464:	af02      	add	r7, sp, #8
 8028466:	60f8      	str	r0, [r7, #12]
 8028468:	60b9      	str	r1, [r7, #8]
 802846a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 802846c:	68fb      	ldr	r3, [r7, #12]
 802846e:	685b      	ldr	r3, [r3, #4]
 8028470:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028474:	d111      	bne.n	802849a <SPI_EndRxTransaction+0x3a>
 8028476:	68fb      	ldr	r3, [r7, #12]
 8028478:	689b      	ldr	r3, [r3, #8]
 802847a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802847e:	d004      	beq.n	802848a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8028480:	68fb      	ldr	r3, [r7, #12]
 8028482:	689b      	ldr	r3, [r3, #8]
 8028484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8028488:	d107      	bne.n	802849a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 802848a:	68fb      	ldr	r3, [r7, #12]
 802848c:	681b      	ldr	r3, [r3, #0]
 802848e:	681a      	ldr	r2, [r3, #0]
 8028490:	68fb      	ldr	r3, [r7, #12]
 8028492:	681b      	ldr	r3, [r3, #0]
 8028494:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8028498:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 802849a:	68fb      	ldr	r3, [r7, #12]
 802849c:	685b      	ldr	r3, [r3, #4]
 802849e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80284a2:	d12a      	bne.n	80284fa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80284a4:	68fb      	ldr	r3, [r7, #12]
 80284a6:	689b      	ldr	r3, [r3, #8]
 80284a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80284ac:	d012      	beq.n	80284d4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80284ae:	687b      	ldr	r3, [r7, #4]
 80284b0:	9300      	str	r3, [sp, #0]
 80284b2:	68bb      	ldr	r3, [r7, #8]
 80284b4:	2200      	movs	r2, #0
 80284b6:	2180      	movs	r1, #128	; 0x80
 80284b8:	68f8      	ldr	r0, [r7, #12]
 80284ba:	f7ff ff49 	bl	8028350 <SPI_WaitFlagStateUntilTimeout>
 80284be:	4603      	mov	r3, r0
 80284c0:	2b00      	cmp	r3, #0
 80284c2:	d02d      	beq.n	8028520 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80284c4:	68fb      	ldr	r3, [r7, #12]
 80284c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80284c8:	f043 0220 	orr.w	r2, r3, #32
 80284cc:	68fb      	ldr	r3, [r7, #12]
 80284ce:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80284d0:	2303      	movs	r3, #3
 80284d2:	e026      	b.n	8028522 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80284d4:	687b      	ldr	r3, [r7, #4]
 80284d6:	9300      	str	r3, [sp, #0]
 80284d8:	68bb      	ldr	r3, [r7, #8]
 80284da:	2200      	movs	r2, #0
 80284dc:	2101      	movs	r1, #1
 80284de:	68f8      	ldr	r0, [r7, #12]
 80284e0:	f7ff ff36 	bl	8028350 <SPI_WaitFlagStateUntilTimeout>
 80284e4:	4603      	mov	r3, r0
 80284e6:	2b00      	cmp	r3, #0
 80284e8:	d01a      	beq.n	8028520 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80284ea:	68fb      	ldr	r3, [r7, #12]
 80284ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80284ee:	f043 0220 	orr.w	r2, r3, #32
 80284f2:	68fb      	ldr	r3, [r7, #12]
 80284f4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80284f6:	2303      	movs	r3, #3
 80284f8:	e013      	b.n	8028522 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80284fa:	687b      	ldr	r3, [r7, #4]
 80284fc:	9300      	str	r3, [sp, #0]
 80284fe:	68bb      	ldr	r3, [r7, #8]
 8028500:	2200      	movs	r2, #0
 8028502:	2101      	movs	r1, #1
 8028504:	68f8      	ldr	r0, [r7, #12]
 8028506:	f7ff ff23 	bl	8028350 <SPI_WaitFlagStateUntilTimeout>
 802850a:	4603      	mov	r3, r0
 802850c:	2b00      	cmp	r3, #0
 802850e:	d007      	beq.n	8028520 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8028510:	68fb      	ldr	r3, [r7, #12]
 8028512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8028514:	f043 0220 	orr.w	r2, r3, #32
 8028518:	68fb      	ldr	r3, [r7, #12]
 802851a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 802851c:	2303      	movs	r3, #3
 802851e:	e000      	b.n	8028522 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8028520:	2300      	movs	r3, #0
}
 8028522:	4618      	mov	r0, r3
 8028524:	3710      	adds	r7, #16
 8028526:	46bd      	mov	sp, r7
 8028528:	bd80      	pop	{r7, pc}
	...

0802852c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 802852c:	b580      	push	{r7, lr}
 802852e:	b088      	sub	sp, #32
 8028530:	af02      	add	r7, sp, #8
 8028532:	60f8      	str	r0, [r7, #12]
 8028534:	60b9      	str	r1, [r7, #8]
 8028536:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8028538:	4b1b      	ldr	r3, [pc, #108]	; (80285a8 <SPI_EndRxTxTransaction+0x7c>)
 802853a:	681b      	ldr	r3, [r3, #0]
 802853c:	4a1b      	ldr	r2, [pc, #108]	; (80285ac <SPI_EndRxTxTransaction+0x80>)
 802853e:	fba2 2303 	umull	r2, r3, r2, r3
 8028542:	0d5b      	lsrs	r3, r3, #21
 8028544:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8028548:	fb02 f303 	mul.w	r3, r2, r3
 802854c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 802854e:	68fb      	ldr	r3, [r7, #12]
 8028550:	685b      	ldr	r3, [r3, #4]
 8028552:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028556:	d112      	bne.n	802857e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8028558:	687b      	ldr	r3, [r7, #4]
 802855a:	9300      	str	r3, [sp, #0]
 802855c:	68bb      	ldr	r3, [r7, #8]
 802855e:	2200      	movs	r2, #0
 8028560:	2180      	movs	r1, #128	; 0x80
 8028562:	68f8      	ldr	r0, [r7, #12]
 8028564:	f7ff fef4 	bl	8028350 <SPI_WaitFlagStateUntilTimeout>
 8028568:	4603      	mov	r3, r0
 802856a:	2b00      	cmp	r3, #0
 802856c:	d016      	beq.n	802859c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802856e:	68fb      	ldr	r3, [r7, #12]
 8028570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8028572:	f043 0220 	orr.w	r2, r3, #32
 8028576:	68fb      	ldr	r3, [r7, #12]
 8028578:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 802857a:	2303      	movs	r3, #3
 802857c:	e00f      	b.n	802859e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 802857e:	697b      	ldr	r3, [r7, #20]
 8028580:	2b00      	cmp	r3, #0
 8028582:	d00a      	beq.n	802859a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8028584:	697b      	ldr	r3, [r7, #20]
 8028586:	3b01      	subs	r3, #1
 8028588:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 802858a:	68fb      	ldr	r3, [r7, #12]
 802858c:	681b      	ldr	r3, [r3, #0]
 802858e:	689b      	ldr	r3, [r3, #8]
 8028590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8028594:	2b80      	cmp	r3, #128	; 0x80
 8028596:	d0f2      	beq.n	802857e <SPI_EndRxTxTransaction+0x52>
 8028598:	e000      	b.n	802859c <SPI_EndRxTxTransaction+0x70>
        break;
 802859a:	bf00      	nop
  }

  return HAL_OK;
 802859c:	2300      	movs	r3, #0
}
 802859e:	4618      	mov	r0, r3
 80285a0:	3718      	adds	r7, #24
 80285a2:	46bd      	mov	sp, r7
 80285a4:	bd80      	pop	{r7, pc}
 80285a6:	bf00      	nop
 80285a8:	20000000 	.word	0x20000000
 80285ac:	165e9f81 	.word	0x165e9f81

080285b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80285b0:	b580      	push	{r7, lr}
 80285b2:	b082      	sub	sp, #8
 80285b4:	af00      	add	r7, sp, #0
 80285b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80285b8:	687b      	ldr	r3, [r7, #4]
 80285ba:	2b00      	cmp	r3, #0
 80285bc:	d101      	bne.n	80285c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80285be:	2301      	movs	r3, #1
 80285c0:	e041      	b.n	8028646 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80285c2:	687b      	ldr	r3, [r7, #4]
 80285c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80285c8:	b2db      	uxtb	r3, r3
 80285ca:	2b00      	cmp	r3, #0
 80285cc:	d106      	bne.n	80285dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80285ce:	687b      	ldr	r3, [r7, #4]
 80285d0:	2200      	movs	r2, #0
 80285d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80285d6:	6878      	ldr	r0, [r7, #4]
 80285d8:	f7f9 f9c8 	bl	802196c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80285dc:	687b      	ldr	r3, [r7, #4]
 80285de:	2202      	movs	r2, #2
 80285e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80285e4:	687b      	ldr	r3, [r7, #4]
 80285e6:	681a      	ldr	r2, [r3, #0]
 80285e8:	687b      	ldr	r3, [r7, #4]
 80285ea:	3304      	adds	r3, #4
 80285ec:	4619      	mov	r1, r3
 80285ee:	4610      	mov	r0, r2
 80285f0:	f000 fa96 	bl	8028b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80285f4:	687b      	ldr	r3, [r7, #4]
 80285f6:	2201      	movs	r2, #1
 80285f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80285fc:	687b      	ldr	r3, [r7, #4]
 80285fe:	2201      	movs	r2, #1
 8028600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8028604:	687b      	ldr	r3, [r7, #4]
 8028606:	2201      	movs	r2, #1
 8028608:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 802860c:	687b      	ldr	r3, [r7, #4]
 802860e:	2201      	movs	r2, #1
 8028610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8028614:	687b      	ldr	r3, [r7, #4]
 8028616:	2201      	movs	r2, #1
 8028618:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802861c:	687b      	ldr	r3, [r7, #4]
 802861e:	2201      	movs	r2, #1
 8028620:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8028624:	687b      	ldr	r3, [r7, #4]
 8028626:	2201      	movs	r2, #1
 8028628:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 802862c:	687b      	ldr	r3, [r7, #4]
 802862e:	2201      	movs	r2, #1
 8028630:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8028634:	687b      	ldr	r3, [r7, #4]
 8028636:	2201      	movs	r2, #1
 8028638:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 802863c:	687b      	ldr	r3, [r7, #4]
 802863e:	2201      	movs	r2, #1
 8028640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8028644:	2300      	movs	r3, #0
}
 8028646:	4618      	mov	r0, r3
 8028648:	3708      	adds	r7, #8
 802864a:	46bd      	mov	sp, r7
 802864c:	bd80      	pop	{r7, pc}
	...

08028650 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8028650:	b480      	push	{r7}
 8028652:	b085      	sub	sp, #20
 8028654:	af00      	add	r7, sp, #0
 8028656:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8028658:	687b      	ldr	r3, [r7, #4]
 802865a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802865e:	b2db      	uxtb	r3, r3
 8028660:	2b01      	cmp	r3, #1
 8028662:	d001      	beq.n	8028668 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8028664:	2301      	movs	r3, #1
 8028666:	e04e      	b.n	8028706 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8028668:	687b      	ldr	r3, [r7, #4]
 802866a:	2202      	movs	r2, #2
 802866c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8028670:	687b      	ldr	r3, [r7, #4]
 8028672:	681b      	ldr	r3, [r3, #0]
 8028674:	68da      	ldr	r2, [r3, #12]
 8028676:	687b      	ldr	r3, [r7, #4]
 8028678:	681b      	ldr	r3, [r3, #0]
 802867a:	f042 0201 	orr.w	r2, r2, #1
 802867e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8028680:	687b      	ldr	r3, [r7, #4]
 8028682:	681b      	ldr	r3, [r3, #0]
 8028684:	4a23      	ldr	r2, [pc, #140]	; (8028714 <HAL_TIM_Base_Start_IT+0xc4>)
 8028686:	4293      	cmp	r3, r2
 8028688:	d022      	beq.n	80286d0 <HAL_TIM_Base_Start_IT+0x80>
 802868a:	687b      	ldr	r3, [r7, #4]
 802868c:	681b      	ldr	r3, [r3, #0]
 802868e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8028692:	d01d      	beq.n	80286d0 <HAL_TIM_Base_Start_IT+0x80>
 8028694:	687b      	ldr	r3, [r7, #4]
 8028696:	681b      	ldr	r3, [r3, #0]
 8028698:	4a1f      	ldr	r2, [pc, #124]	; (8028718 <HAL_TIM_Base_Start_IT+0xc8>)
 802869a:	4293      	cmp	r3, r2
 802869c:	d018      	beq.n	80286d0 <HAL_TIM_Base_Start_IT+0x80>
 802869e:	687b      	ldr	r3, [r7, #4]
 80286a0:	681b      	ldr	r3, [r3, #0]
 80286a2:	4a1e      	ldr	r2, [pc, #120]	; (802871c <HAL_TIM_Base_Start_IT+0xcc>)
 80286a4:	4293      	cmp	r3, r2
 80286a6:	d013      	beq.n	80286d0 <HAL_TIM_Base_Start_IT+0x80>
 80286a8:	687b      	ldr	r3, [r7, #4]
 80286aa:	681b      	ldr	r3, [r3, #0]
 80286ac:	4a1c      	ldr	r2, [pc, #112]	; (8028720 <HAL_TIM_Base_Start_IT+0xd0>)
 80286ae:	4293      	cmp	r3, r2
 80286b0:	d00e      	beq.n	80286d0 <HAL_TIM_Base_Start_IT+0x80>
 80286b2:	687b      	ldr	r3, [r7, #4]
 80286b4:	681b      	ldr	r3, [r3, #0]
 80286b6:	4a1b      	ldr	r2, [pc, #108]	; (8028724 <HAL_TIM_Base_Start_IT+0xd4>)
 80286b8:	4293      	cmp	r3, r2
 80286ba:	d009      	beq.n	80286d0 <HAL_TIM_Base_Start_IT+0x80>
 80286bc:	687b      	ldr	r3, [r7, #4]
 80286be:	681b      	ldr	r3, [r3, #0]
 80286c0:	4a19      	ldr	r2, [pc, #100]	; (8028728 <HAL_TIM_Base_Start_IT+0xd8>)
 80286c2:	4293      	cmp	r3, r2
 80286c4:	d004      	beq.n	80286d0 <HAL_TIM_Base_Start_IT+0x80>
 80286c6:	687b      	ldr	r3, [r7, #4]
 80286c8:	681b      	ldr	r3, [r3, #0]
 80286ca:	4a18      	ldr	r2, [pc, #96]	; (802872c <HAL_TIM_Base_Start_IT+0xdc>)
 80286cc:	4293      	cmp	r3, r2
 80286ce:	d111      	bne.n	80286f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80286d0:	687b      	ldr	r3, [r7, #4]
 80286d2:	681b      	ldr	r3, [r3, #0]
 80286d4:	689b      	ldr	r3, [r3, #8]
 80286d6:	f003 0307 	and.w	r3, r3, #7
 80286da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80286dc:	68fb      	ldr	r3, [r7, #12]
 80286de:	2b06      	cmp	r3, #6
 80286e0:	d010      	beq.n	8028704 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80286e2:	687b      	ldr	r3, [r7, #4]
 80286e4:	681b      	ldr	r3, [r3, #0]
 80286e6:	681a      	ldr	r2, [r3, #0]
 80286e8:	687b      	ldr	r3, [r7, #4]
 80286ea:	681b      	ldr	r3, [r3, #0]
 80286ec:	f042 0201 	orr.w	r2, r2, #1
 80286f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80286f2:	e007      	b.n	8028704 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80286f4:	687b      	ldr	r3, [r7, #4]
 80286f6:	681b      	ldr	r3, [r3, #0]
 80286f8:	681a      	ldr	r2, [r3, #0]
 80286fa:	687b      	ldr	r3, [r7, #4]
 80286fc:	681b      	ldr	r3, [r3, #0]
 80286fe:	f042 0201 	orr.w	r2, r2, #1
 8028702:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8028704:	2300      	movs	r3, #0
}
 8028706:	4618      	mov	r0, r3
 8028708:	3714      	adds	r7, #20
 802870a:	46bd      	mov	sp, r7
 802870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028710:	4770      	bx	lr
 8028712:	bf00      	nop
 8028714:	40010000 	.word	0x40010000
 8028718:	40000400 	.word	0x40000400
 802871c:	40000800 	.word	0x40000800
 8028720:	40000c00 	.word	0x40000c00
 8028724:	40010400 	.word	0x40010400
 8028728:	40014000 	.word	0x40014000
 802872c:	40001800 	.word	0x40001800

08028730 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8028730:	b580      	push	{r7, lr}
 8028732:	b082      	sub	sp, #8
 8028734:	af00      	add	r7, sp, #0
 8028736:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8028738:	687b      	ldr	r3, [r7, #4]
 802873a:	681b      	ldr	r3, [r3, #0]
 802873c:	691b      	ldr	r3, [r3, #16]
 802873e:	f003 0302 	and.w	r3, r3, #2
 8028742:	2b02      	cmp	r3, #2
 8028744:	d122      	bne.n	802878c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8028746:	687b      	ldr	r3, [r7, #4]
 8028748:	681b      	ldr	r3, [r3, #0]
 802874a:	68db      	ldr	r3, [r3, #12]
 802874c:	f003 0302 	and.w	r3, r3, #2
 8028750:	2b02      	cmp	r3, #2
 8028752:	d11b      	bne.n	802878c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8028754:	687b      	ldr	r3, [r7, #4]
 8028756:	681b      	ldr	r3, [r3, #0]
 8028758:	f06f 0202 	mvn.w	r2, #2
 802875c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 802875e:	687b      	ldr	r3, [r7, #4]
 8028760:	2201      	movs	r2, #1
 8028762:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8028764:	687b      	ldr	r3, [r7, #4]
 8028766:	681b      	ldr	r3, [r3, #0]
 8028768:	699b      	ldr	r3, [r3, #24]
 802876a:	f003 0303 	and.w	r3, r3, #3
 802876e:	2b00      	cmp	r3, #0
 8028770:	d003      	beq.n	802877a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8028772:	6878      	ldr	r0, [r7, #4]
 8028774:	f000 f9b5 	bl	8028ae2 <HAL_TIM_IC_CaptureCallback>
 8028778:	e005      	b.n	8028786 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 802877a:	6878      	ldr	r0, [r7, #4]
 802877c:	f000 f9a7 	bl	8028ace <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8028780:	6878      	ldr	r0, [r7, #4]
 8028782:	f000 f9b8 	bl	8028af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8028786:	687b      	ldr	r3, [r7, #4]
 8028788:	2200      	movs	r2, #0
 802878a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 802878c:	687b      	ldr	r3, [r7, #4]
 802878e:	681b      	ldr	r3, [r3, #0]
 8028790:	691b      	ldr	r3, [r3, #16]
 8028792:	f003 0304 	and.w	r3, r3, #4
 8028796:	2b04      	cmp	r3, #4
 8028798:	d122      	bne.n	80287e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 802879a:	687b      	ldr	r3, [r7, #4]
 802879c:	681b      	ldr	r3, [r3, #0]
 802879e:	68db      	ldr	r3, [r3, #12]
 80287a0:	f003 0304 	and.w	r3, r3, #4
 80287a4:	2b04      	cmp	r3, #4
 80287a6:	d11b      	bne.n	80287e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80287a8:	687b      	ldr	r3, [r7, #4]
 80287aa:	681b      	ldr	r3, [r3, #0]
 80287ac:	f06f 0204 	mvn.w	r2, #4
 80287b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80287b2:	687b      	ldr	r3, [r7, #4]
 80287b4:	2202      	movs	r2, #2
 80287b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80287b8:	687b      	ldr	r3, [r7, #4]
 80287ba:	681b      	ldr	r3, [r3, #0]
 80287bc:	699b      	ldr	r3, [r3, #24]
 80287be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80287c2:	2b00      	cmp	r3, #0
 80287c4:	d003      	beq.n	80287ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80287c6:	6878      	ldr	r0, [r7, #4]
 80287c8:	f000 f98b 	bl	8028ae2 <HAL_TIM_IC_CaptureCallback>
 80287cc:	e005      	b.n	80287da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80287ce:	6878      	ldr	r0, [r7, #4]
 80287d0:	f000 f97d 	bl	8028ace <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80287d4:	6878      	ldr	r0, [r7, #4]
 80287d6:	f000 f98e 	bl	8028af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80287da:	687b      	ldr	r3, [r7, #4]
 80287dc:	2200      	movs	r2, #0
 80287de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80287e0:	687b      	ldr	r3, [r7, #4]
 80287e2:	681b      	ldr	r3, [r3, #0]
 80287e4:	691b      	ldr	r3, [r3, #16]
 80287e6:	f003 0308 	and.w	r3, r3, #8
 80287ea:	2b08      	cmp	r3, #8
 80287ec:	d122      	bne.n	8028834 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80287ee:	687b      	ldr	r3, [r7, #4]
 80287f0:	681b      	ldr	r3, [r3, #0]
 80287f2:	68db      	ldr	r3, [r3, #12]
 80287f4:	f003 0308 	and.w	r3, r3, #8
 80287f8:	2b08      	cmp	r3, #8
 80287fa:	d11b      	bne.n	8028834 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80287fc:	687b      	ldr	r3, [r7, #4]
 80287fe:	681b      	ldr	r3, [r3, #0]
 8028800:	f06f 0208 	mvn.w	r2, #8
 8028804:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8028806:	687b      	ldr	r3, [r7, #4]
 8028808:	2204      	movs	r2, #4
 802880a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 802880c:	687b      	ldr	r3, [r7, #4]
 802880e:	681b      	ldr	r3, [r3, #0]
 8028810:	69db      	ldr	r3, [r3, #28]
 8028812:	f003 0303 	and.w	r3, r3, #3
 8028816:	2b00      	cmp	r3, #0
 8028818:	d003      	beq.n	8028822 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 802881a:	6878      	ldr	r0, [r7, #4]
 802881c:	f000 f961 	bl	8028ae2 <HAL_TIM_IC_CaptureCallback>
 8028820:	e005      	b.n	802882e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8028822:	6878      	ldr	r0, [r7, #4]
 8028824:	f000 f953 	bl	8028ace <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8028828:	6878      	ldr	r0, [r7, #4]
 802882a:	f000 f964 	bl	8028af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 802882e:	687b      	ldr	r3, [r7, #4]
 8028830:	2200      	movs	r2, #0
 8028832:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8028834:	687b      	ldr	r3, [r7, #4]
 8028836:	681b      	ldr	r3, [r3, #0]
 8028838:	691b      	ldr	r3, [r3, #16]
 802883a:	f003 0310 	and.w	r3, r3, #16
 802883e:	2b10      	cmp	r3, #16
 8028840:	d122      	bne.n	8028888 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8028842:	687b      	ldr	r3, [r7, #4]
 8028844:	681b      	ldr	r3, [r3, #0]
 8028846:	68db      	ldr	r3, [r3, #12]
 8028848:	f003 0310 	and.w	r3, r3, #16
 802884c:	2b10      	cmp	r3, #16
 802884e:	d11b      	bne.n	8028888 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8028850:	687b      	ldr	r3, [r7, #4]
 8028852:	681b      	ldr	r3, [r3, #0]
 8028854:	f06f 0210 	mvn.w	r2, #16
 8028858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 802885a:	687b      	ldr	r3, [r7, #4]
 802885c:	2208      	movs	r2, #8
 802885e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8028860:	687b      	ldr	r3, [r7, #4]
 8028862:	681b      	ldr	r3, [r3, #0]
 8028864:	69db      	ldr	r3, [r3, #28]
 8028866:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802886a:	2b00      	cmp	r3, #0
 802886c:	d003      	beq.n	8028876 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 802886e:	6878      	ldr	r0, [r7, #4]
 8028870:	f000 f937 	bl	8028ae2 <HAL_TIM_IC_CaptureCallback>
 8028874:	e005      	b.n	8028882 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8028876:	6878      	ldr	r0, [r7, #4]
 8028878:	f000 f929 	bl	8028ace <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 802887c:	6878      	ldr	r0, [r7, #4]
 802887e:	f000 f93a 	bl	8028af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8028882:	687b      	ldr	r3, [r7, #4]
 8028884:	2200      	movs	r2, #0
 8028886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8028888:	687b      	ldr	r3, [r7, #4]
 802888a:	681b      	ldr	r3, [r3, #0]
 802888c:	691b      	ldr	r3, [r3, #16]
 802888e:	f003 0301 	and.w	r3, r3, #1
 8028892:	2b01      	cmp	r3, #1
 8028894:	d10e      	bne.n	80288b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8028896:	687b      	ldr	r3, [r7, #4]
 8028898:	681b      	ldr	r3, [r3, #0]
 802889a:	68db      	ldr	r3, [r3, #12]
 802889c:	f003 0301 	and.w	r3, r3, #1
 80288a0:	2b01      	cmp	r3, #1
 80288a2:	d107      	bne.n	80288b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80288a4:	687b      	ldr	r3, [r7, #4]
 80288a6:	681b      	ldr	r3, [r3, #0]
 80288a8:	f06f 0201 	mvn.w	r2, #1
 80288ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80288ae:	6878      	ldr	r0, [r7, #4]
 80288b0:	f7f8 fad4 	bl	8020e5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80288b4:	687b      	ldr	r3, [r7, #4]
 80288b6:	681b      	ldr	r3, [r3, #0]
 80288b8:	691b      	ldr	r3, [r3, #16]
 80288ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80288be:	2b80      	cmp	r3, #128	; 0x80
 80288c0:	d10e      	bne.n	80288e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80288c2:	687b      	ldr	r3, [r7, #4]
 80288c4:	681b      	ldr	r3, [r3, #0]
 80288c6:	68db      	ldr	r3, [r3, #12]
 80288c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80288cc:	2b80      	cmp	r3, #128	; 0x80
 80288ce:	d107      	bne.n	80288e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80288d0:	687b      	ldr	r3, [r7, #4]
 80288d2:	681b      	ldr	r3, [r3, #0]
 80288d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80288d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80288da:	6878      	ldr	r0, [r7, #4]
 80288dc:	f000 fae0 	bl	8028ea0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80288e0:	687b      	ldr	r3, [r7, #4]
 80288e2:	681b      	ldr	r3, [r3, #0]
 80288e4:	691b      	ldr	r3, [r3, #16]
 80288e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80288ea:	2b40      	cmp	r3, #64	; 0x40
 80288ec:	d10e      	bne.n	802890c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80288ee:	687b      	ldr	r3, [r7, #4]
 80288f0:	681b      	ldr	r3, [r3, #0]
 80288f2:	68db      	ldr	r3, [r3, #12]
 80288f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80288f8:	2b40      	cmp	r3, #64	; 0x40
 80288fa:	d107      	bne.n	802890c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80288fc:	687b      	ldr	r3, [r7, #4]
 80288fe:	681b      	ldr	r3, [r3, #0]
 8028900:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8028904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8028906:	6878      	ldr	r0, [r7, #4]
 8028908:	f000 f8ff 	bl	8028b0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 802890c:	687b      	ldr	r3, [r7, #4]
 802890e:	681b      	ldr	r3, [r3, #0]
 8028910:	691b      	ldr	r3, [r3, #16]
 8028912:	f003 0320 	and.w	r3, r3, #32
 8028916:	2b20      	cmp	r3, #32
 8028918:	d10e      	bne.n	8028938 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 802891a:	687b      	ldr	r3, [r7, #4]
 802891c:	681b      	ldr	r3, [r3, #0]
 802891e:	68db      	ldr	r3, [r3, #12]
 8028920:	f003 0320 	and.w	r3, r3, #32
 8028924:	2b20      	cmp	r3, #32
 8028926:	d107      	bne.n	8028938 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8028928:	687b      	ldr	r3, [r7, #4]
 802892a:	681b      	ldr	r3, [r3, #0]
 802892c:	f06f 0220 	mvn.w	r2, #32
 8028930:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8028932:	6878      	ldr	r0, [r7, #4]
 8028934:	f000 faaa 	bl	8028e8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8028938:	bf00      	nop
 802893a:	3708      	adds	r7, #8
 802893c:	46bd      	mov	sp, r7
 802893e:	bd80      	pop	{r7, pc}

08028940 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8028940:	b580      	push	{r7, lr}
 8028942:	b084      	sub	sp, #16
 8028944:	af00      	add	r7, sp, #0
 8028946:	6078      	str	r0, [r7, #4]
 8028948:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 802894a:	2300      	movs	r3, #0
 802894c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 802894e:	687b      	ldr	r3, [r7, #4]
 8028950:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8028954:	2b01      	cmp	r3, #1
 8028956:	d101      	bne.n	802895c <HAL_TIM_ConfigClockSource+0x1c>
 8028958:	2302      	movs	r3, #2
 802895a:	e0b4      	b.n	8028ac6 <HAL_TIM_ConfigClockSource+0x186>
 802895c:	687b      	ldr	r3, [r7, #4]
 802895e:	2201      	movs	r2, #1
 8028960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8028964:	687b      	ldr	r3, [r7, #4]
 8028966:	2202      	movs	r2, #2
 8028968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 802896c:	687b      	ldr	r3, [r7, #4]
 802896e:	681b      	ldr	r3, [r3, #0]
 8028970:	689b      	ldr	r3, [r3, #8]
 8028972:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8028974:	68bb      	ldr	r3, [r7, #8]
 8028976:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 802897a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 802897c:	68bb      	ldr	r3, [r7, #8]
 802897e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8028982:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8028984:	687b      	ldr	r3, [r7, #4]
 8028986:	681b      	ldr	r3, [r3, #0]
 8028988:	68ba      	ldr	r2, [r7, #8]
 802898a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 802898c:	683b      	ldr	r3, [r7, #0]
 802898e:	681b      	ldr	r3, [r3, #0]
 8028990:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8028994:	d03e      	beq.n	8028a14 <HAL_TIM_ConfigClockSource+0xd4>
 8028996:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 802899a:	f200 8087 	bhi.w	8028aac <HAL_TIM_ConfigClockSource+0x16c>
 802899e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80289a2:	f000 8086 	beq.w	8028ab2 <HAL_TIM_ConfigClockSource+0x172>
 80289a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80289aa:	d87f      	bhi.n	8028aac <HAL_TIM_ConfigClockSource+0x16c>
 80289ac:	2b70      	cmp	r3, #112	; 0x70
 80289ae:	d01a      	beq.n	80289e6 <HAL_TIM_ConfigClockSource+0xa6>
 80289b0:	2b70      	cmp	r3, #112	; 0x70
 80289b2:	d87b      	bhi.n	8028aac <HAL_TIM_ConfigClockSource+0x16c>
 80289b4:	2b60      	cmp	r3, #96	; 0x60
 80289b6:	d050      	beq.n	8028a5a <HAL_TIM_ConfigClockSource+0x11a>
 80289b8:	2b60      	cmp	r3, #96	; 0x60
 80289ba:	d877      	bhi.n	8028aac <HAL_TIM_ConfigClockSource+0x16c>
 80289bc:	2b50      	cmp	r3, #80	; 0x50
 80289be:	d03c      	beq.n	8028a3a <HAL_TIM_ConfigClockSource+0xfa>
 80289c0:	2b50      	cmp	r3, #80	; 0x50
 80289c2:	d873      	bhi.n	8028aac <HAL_TIM_ConfigClockSource+0x16c>
 80289c4:	2b40      	cmp	r3, #64	; 0x40
 80289c6:	d058      	beq.n	8028a7a <HAL_TIM_ConfigClockSource+0x13a>
 80289c8:	2b40      	cmp	r3, #64	; 0x40
 80289ca:	d86f      	bhi.n	8028aac <HAL_TIM_ConfigClockSource+0x16c>
 80289cc:	2b30      	cmp	r3, #48	; 0x30
 80289ce:	d064      	beq.n	8028a9a <HAL_TIM_ConfigClockSource+0x15a>
 80289d0:	2b30      	cmp	r3, #48	; 0x30
 80289d2:	d86b      	bhi.n	8028aac <HAL_TIM_ConfigClockSource+0x16c>
 80289d4:	2b20      	cmp	r3, #32
 80289d6:	d060      	beq.n	8028a9a <HAL_TIM_ConfigClockSource+0x15a>
 80289d8:	2b20      	cmp	r3, #32
 80289da:	d867      	bhi.n	8028aac <HAL_TIM_ConfigClockSource+0x16c>
 80289dc:	2b00      	cmp	r3, #0
 80289de:	d05c      	beq.n	8028a9a <HAL_TIM_ConfigClockSource+0x15a>
 80289e0:	2b10      	cmp	r3, #16
 80289e2:	d05a      	beq.n	8028a9a <HAL_TIM_ConfigClockSource+0x15a>
 80289e4:	e062      	b.n	8028aac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80289e6:	687b      	ldr	r3, [r7, #4]
 80289e8:	6818      	ldr	r0, [r3, #0]
 80289ea:	683b      	ldr	r3, [r7, #0]
 80289ec:	6899      	ldr	r1, [r3, #8]
 80289ee:	683b      	ldr	r3, [r7, #0]
 80289f0:	685a      	ldr	r2, [r3, #4]
 80289f2:	683b      	ldr	r3, [r7, #0]
 80289f4:	68db      	ldr	r3, [r3, #12]
 80289f6:	f000 f9ad 	bl	8028d54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80289fa:	687b      	ldr	r3, [r7, #4]
 80289fc:	681b      	ldr	r3, [r3, #0]
 80289fe:	689b      	ldr	r3, [r3, #8]
 8028a00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8028a02:	68bb      	ldr	r3, [r7, #8]
 8028a04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8028a08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8028a0a:	687b      	ldr	r3, [r7, #4]
 8028a0c:	681b      	ldr	r3, [r3, #0]
 8028a0e:	68ba      	ldr	r2, [r7, #8]
 8028a10:	609a      	str	r2, [r3, #8]
      break;
 8028a12:	e04f      	b.n	8028ab4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8028a14:	687b      	ldr	r3, [r7, #4]
 8028a16:	6818      	ldr	r0, [r3, #0]
 8028a18:	683b      	ldr	r3, [r7, #0]
 8028a1a:	6899      	ldr	r1, [r3, #8]
 8028a1c:	683b      	ldr	r3, [r7, #0]
 8028a1e:	685a      	ldr	r2, [r3, #4]
 8028a20:	683b      	ldr	r3, [r7, #0]
 8028a22:	68db      	ldr	r3, [r3, #12]
 8028a24:	f000 f996 	bl	8028d54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8028a28:	687b      	ldr	r3, [r7, #4]
 8028a2a:	681b      	ldr	r3, [r3, #0]
 8028a2c:	689a      	ldr	r2, [r3, #8]
 8028a2e:	687b      	ldr	r3, [r7, #4]
 8028a30:	681b      	ldr	r3, [r3, #0]
 8028a32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8028a36:	609a      	str	r2, [r3, #8]
      break;
 8028a38:	e03c      	b.n	8028ab4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8028a3a:	687b      	ldr	r3, [r7, #4]
 8028a3c:	6818      	ldr	r0, [r3, #0]
 8028a3e:	683b      	ldr	r3, [r7, #0]
 8028a40:	6859      	ldr	r1, [r3, #4]
 8028a42:	683b      	ldr	r3, [r7, #0]
 8028a44:	68db      	ldr	r3, [r3, #12]
 8028a46:	461a      	mov	r2, r3
 8028a48:	f000 f90a 	bl	8028c60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8028a4c:	687b      	ldr	r3, [r7, #4]
 8028a4e:	681b      	ldr	r3, [r3, #0]
 8028a50:	2150      	movs	r1, #80	; 0x50
 8028a52:	4618      	mov	r0, r3
 8028a54:	f000 f963 	bl	8028d1e <TIM_ITRx_SetConfig>
      break;
 8028a58:	e02c      	b.n	8028ab4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8028a5a:	687b      	ldr	r3, [r7, #4]
 8028a5c:	6818      	ldr	r0, [r3, #0]
 8028a5e:	683b      	ldr	r3, [r7, #0]
 8028a60:	6859      	ldr	r1, [r3, #4]
 8028a62:	683b      	ldr	r3, [r7, #0]
 8028a64:	68db      	ldr	r3, [r3, #12]
 8028a66:	461a      	mov	r2, r3
 8028a68:	f000 f929 	bl	8028cbe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8028a6c:	687b      	ldr	r3, [r7, #4]
 8028a6e:	681b      	ldr	r3, [r3, #0]
 8028a70:	2160      	movs	r1, #96	; 0x60
 8028a72:	4618      	mov	r0, r3
 8028a74:	f000 f953 	bl	8028d1e <TIM_ITRx_SetConfig>
      break;
 8028a78:	e01c      	b.n	8028ab4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8028a7a:	687b      	ldr	r3, [r7, #4]
 8028a7c:	6818      	ldr	r0, [r3, #0]
 8028a7e:	683b      	ldr	r3, [r7, #0]
 8028a80:	6859      	ldr	r1, [r3, #4]
 8028a82:	683b      	ldr	r3, [r7, #0]
 8028a84:	68db      	ldr	r3, [r3, #12]
 8028a86:	461a      	mov	r2, r3
 8028a88:	f000 f8ea 	bl	8028c60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8028a8c:	687b      	ldr	r3, [r7, #4]
 8028a8e:	681b      	ldr	r3, [r3, #0]
 8028a90:	2140      	movs	r1, #64	; 0x40
 8028a92:	4618      	mov	r0, r3
 8028a94:	f000 f943 	bl	8028d1e <TIM_ITRx_SetConfig>
      break;
 8028a98:	e00c      	b.n	8028ab4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8028a9a:	687b      	ldr	r3, [r7, #4]
 8028a9c:	681a      	ldr	r2, [r3, #0]
 8028a9e:	683b      	ldr	r3, [r7, #0]
 8028aa0:	681b      	ldr	r3, [r3, #0]
 8028aa2:	4619      	mov	r1, r3
 8028aa4:	4610      	mov	r0, r2
 8028aa6:	f000 f93a 	bl	8028d1e <TIM_ITRx_SetConfig>
      break;
 8028aaa:	e003      	b.n	8028ab4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8028aac:	2301      	movs	r3, #1
 8028aae:	73fb      	strb	r3, [r7, #15]
      break;
 8028ab0:	e000      	b.n	8028ab4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8028ab2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8028ab4:	687b      	ldr	r3, [r7, #4]
 8028ab6:	2201      	movs	r2, #1
 8028ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8028abc:	687b      	ldr	r3, [r7, #4]
 8028abe:	2200      	movs	r2, #0
 8028ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8028ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8028ac6:	4618      	mov	r0, r3
 8028ac8:	3710      	adds	r7, #16
 8028aca:	46bd      	mov	sp, r7
 8028acc:	bd80      	pop	{r7, pc}

08028ace <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8028ace:	b480      	push	{r7}
 8028ad0:	b083      	sub	sp, #12
 8028ad2:	af00      	add	r7, sp, #0
 8028ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8028ad6:	bf00      	nop
 8028ad8:	370c      	adds	r7, #12
 8028ada:	46bd      	mov	sp, r7
 8028adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028ae0:	4770      	bx	lr

08028ae2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8028ae2:	b480      	push	{r7}
 8028ae4:	b083      	sub	sp, #12
 8028ae6:	af00      	add	r7, sp, #0
 8028ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8028aea:	bf00      	nop
 8028aec:	370c      	adds	r7, #12
 8028aee:	46bd      	mov	sp, r7
 8028af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028af4:	4770      	bx	lr

08028af6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8028af6:	b480      	push	{r7}
 8028af8:	b083      	sub	sp, #12
 8028afa:	af00      	add	r7, sp, #0
 8028afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8028afe:	bf00      	nop
 8028b00:	370c      	adds	r7, #12
 8028b02:	46bd      	mov	sp, r7
 8028b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028b08:	4770      	bx	lr

08028b0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8028b0a:	b480      	push	{r7}
 8028b0c:	b083      	sub	sp, #12
 8028b0e:	af00      	add	r7, sp, #0
 8028b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8028b12:	bf00      	nop
 8028b14:	370c      	adds	r7, #12
 8028b16:	46bd      	mov	sp, r7
 8028b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028b1c:	4770      	bx	lr
	...

08028b20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8028b20:	b480      	push	{r7}
 8028b22:	b085      	sub	sp, #20
 8028b24:	af00      	add	r7, sp, #0
 8028b26:	6078      	str	r0, [r7, #4]
 8028b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8028b2a:	687b      	ldr	r3, [r7, #4]
 8028b2c:	681b      	ldr	r3, [r3, #0]
 8028b2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8028b30:	687b      	ldr	r3, [r7, #4]
 8028b32:	4a40      	ldr	r2, [pc, #256]	; (8028c34 <TIM_Base_SetConfig+0x114>)
 8028b34:	4293      	cmp	r3, r2
 8028b36:	d013      	beq.n	8028b60 <TIM_Base_SetConfig+0x40>
 8028b38:	687b      	ldr	r3, [r7, #4]
 8028b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8028b3e:	d00f      	beq.n	8028b60 <TIM_Base_SetConfig+0x40>
 8028b40:	687b      	ldr	r3, [r7, #4]
 8028b42:	4a3d      	ldr	r2, [pc, #244]	; (8028c38 <TIM_Base_SetConfig+0x118>)
 8028b44:	4293      	cmp	r3, r2
 8028b46:	d00b      	beq.n	8028b60 <TIM_Base_SetConfig+0x40>
 8028b48:	687b      	ldr	r3, [r7, #4]
 8028b4a:	4a3c      	ldr	r2, [pc, #240]	; (8028c3c <TIM_Base_SetConfig+0x11c>)
 8028b4c:	4293      	cmp	r3, r2
 8028b4e:	d007      	beq.n	8028b60 <TIM_Base_SetConfig+0x40>
 8028b50:	687b      	ldr	r3, [r7, #4]
 8028b52:	4a3b      	ldr	r2, [pc, #236]	; (8028c40 <TIM_Base_SetConfig+0x120>)
 8028b54:	4293      	cmp	r3, r2
 8028b56:	d003      	beq.n	8028b60 <TIM_Base_SetConfig+0x40>
 8028b58:	687b      	ldr	r3, [r7, #4]
 8028b5a:	4a3a      	ldr	r2, [pc, #232]	; (8028c44 <TIM_Base_SetConfig+0x124>)
 8028b5c:	4293      	cmp	r3, r2
 8028b5e:	d108      	bne.n	8028b72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8028b60:	68fb      	ldr	r3, [r7, #12]
 8028b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8028b66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8028b68:	683b      	ldr	r3, [r7, #0]
 8028b6a:	685b      	ldr	r3, [r3, #4]
 8028b6c:	68fa      	ldr	r2, [r7, #12]
 8028b6e:	4313      	orrs	r3, r2
 8028b70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8028b72:	687b      	ldr	r3, [r7, #4]
 8028b74:	4a2f      	ldr	r2, [pc, #188]	; (8028c34 <TIM_Base_SetConfig+0x114>)
 8028b76:	4293      	cmp	r3, r2
 8028b78:	d02b      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028b7a:	687b      	ldr	r3, [r7, #4]
 8028b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8028b80:	d027      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028b82:	687b      	ldr	r3, [r7, #4]
 8028b84:	4a2c      	ldr	r2, [pc, #176]	; (8028c38 <TIM_Base_SetConfig+0x118>)
 8028b86:	4293      	cmp	r3, r2
 8028b88:	d023      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028b8a:	687b      	ldr	r3, [r7, #4]
 8028b8c:	4a2b      	ldr	r2, [pc, #172]	; (8028c3c <TIM_Base_SetConfig+0x11c>)
 8028b8e:	4293      	cmp	r3, r2
 8028b90:	d01f      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028b92:	687b      	ldr	r3, [r7, #4]
 8028b94:	4a2a      	ldr	r2, [pc, #168]	; (8028c40 <TIM_Base_SetConfig+0x120>)
 8028b96:	4293      	cmp	r3, r2
 8028b98:	d01b      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028b9a:	687b      	ldr	r3, [r7, #4]
 8028b9c:	4a29      	ldr	r2, [pc, #164]	; (8028c44 <TIM_Base_SetConfig+0x124>)
 8028b9e:	4293      	cmp	r3, r2
 8028ba0:	d017      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028ba2:	687b      	ldr	r3, [r7, #4]
 8028ba4:	4a28      	ldr	r2, [pc, #160]	; (8028c48 <TIM_Base_SetConfig+0x128>)
 8028ba6:	4293      	cmp	r3, r2
 8028ba8:	d013      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028baa:	687b      	ldr	r3, [r7, #4]
 8028bac:	4a27      	ldr	r2, [pc, #156]	; (8028c4c <TIM_Base_SetConfig+0x12c>)
 8028bae:	4293      	cmp	r3, r2
 8028bb0:	d00f      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028bb2:	687b      	ldr	r3, [r7, #4]
 8028bb4:	4a26      	ldr	r2, [pc, #152]	; (8028c50 <TIM_Base_SetConfig+0x130>)
 8028bb6:	4293      	cmp	r3, r2
 8028bb8:	d00b      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028bba:	687b      	ldr	r3, [r7, #4]
 8028bbc:	4a25      	ldr	r2, [pc, #148]	; (8028c54 <TIM_Base_SetConfig+0x134>)
 8028bbe:	4293      	cmp	r3, r2
 8028bc0:	d007      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028bc2:	687b      	ldr	r3, [r7, #4]
 8028bc4:	4a24      	ldr	r2, [pc, #144]	; (8028c58 <TIM_Base_SetConfig+0x138>)
 8028bc6:	4293      	cmp	r3, r2
 8028bc8:	d003      	beq.n	8028bd2 <TIM_Base_SetConfig+0xb2>
 8028bca:	687b      	ldr	r3, [r7, #4]
 8028bcc:	4a23      	ldr	r2, [pc, #140]	; (8028c5c <TIM_Base_SetConfig+0x13c>)
 8028bce:	4293      	cmp	r3, r2
 8028bd0:	d108      	bne.n	8028be4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8028bd2:	68fb      	ldr	r3, [r7, #12]
 8028bd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8028bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8028bda:	683b      	ldr	r3, [r7, #0]
 8028bdc:	68db      	ldr	r3, [r3, #12]
 8028bde:	68fa      	ldr	r2, [r7, #12]
 8028be0:	4313      	orrs	r3, r2
 8028be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8028be4:	68fb      	ldr	r3, [r7, #12]
 8028be6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8028bea:	683b      	ldr	r3, [r7, #0]
 8028bec:	695b      	ldr	r3, [r3, #20]
 8028bee:	4313      	orrs	r3, r2
 8028bf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8028bf2:	687b      	ldr	r3, [r7, #4]
 8028bf4:	68fa      	ldr	r2, [r7, #12]
 8028bf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8028bf8:	683b      	ldr	r3, [r7, #0]
 8028bfa:	689a      	ldr	r2, [r3, #8]
 8028bfc:	687b      	ldr	r3, [r7, #4]
 8028bfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8028c00:	683b      	ldr	r3, [r7, #0]
 8028c02:	681a      	ldr	r2, [r3, #0]
 8028c04:	687b      	ldr	r3, [r7, #4]
 8028c06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8028c08:	687b      	ldr	r3, [r7, #4]
 8028c0a:	4a0a      	ldr	r2, [pc, #40]	; (8028c34 <TIM_Base_SetConfig+0x114>)
 8028c0c:	4293      	cmp	r3, r2
 8028c0e:	d003      	beq.n	8028c18 <TIM_Base_SetConfig+0xf8>
 8028c10:	687b      	ldr	r3, [r7, #4]
 8028c12:	4a0c      	ldr	r2, [pc, #48]	; (8028c44 <TIM_Base_SetConfig+0x124>)
 8028c14:	4293      	cmp	r3, r2
 8028c16:	d103      	bne.n	8028c20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8028c18:	683b      	ldr	r3, [r7, #0]
 8028c1a:	691a      	ldr	r2, [r3, #16]
 8028c1c:	687b      	ldr	r3, [r7, #4]
 8028c1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8028c20:	687b      	ldr	r3, [r7, #4]
 8028c22:	2201      	movs	r2, #1
 8028c24:	615a      	str	r2, [r3, #20]
}
 8028c26:	bf00      	nop
 8028c28:	3714      	adds	r7, #20
 8028c2a:	46bd      	mov	sp, r7
 8028c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028c30:	4770      	bx	lr
 8028c32:	bf00      	nop
 8028c34:	40010000 	.word	0x40010000
 8028c38:	40000400 	.word	0x40000400
 8028c3c:	40000800 	.word	0x40000800
 8028c40:	40000c00 	.word	0x40000c00
 8028c44:	40010400 	.word	0x40010400
 8028c48:	40014000 	.word	0x40014000
 8028c4c:	40014400 	.word	0x40014400
 8028c50:	40014800 	.word	0x40014800
 8028c54:	40001800 	.word	0x40001800
 8028c58:	40001c00 	.word	0x40001c00
 8028c5c:	40002000 	.word	0x40002000

08028c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8028c60:	b480      	push	{r7}
 8028c62:	b087      	sub	sp, #28
 8028c64:	af00      	add	r7, sp, #0
 8028c66:	60f8      	str	r0, [r7, #12]
 8028c68:	60b9      	str	r1, [r7, #8]
 8028c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8028c6c:	68fb      	ldr	r3, [r7, #12]
 8028c6e:	6a1b      	ldr	r3, [r3, #32]
 8028c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8028c72:	68fb      	ldr	r3, [r7, #12]
 8028c74:	6a1b      	ldr	r3, [r3, #32]
 8028c76:	f023 0201 	bic.w	r2, r3, #1
 8028c7a:	68fb      	ldr	r3, [r7, #12]
 8028c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8028c7e:	68fb      	ldr	r3, [r7, #12]
 8028c80:	699b      	ldr	r3, [r3, #24]
 8028c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8028c84:	693b      	ldr	r3, [r7, #16]
 8028c86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8028c8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8028c8c:	687b      	ldr	r3, [r7, #4]
 8028c8e:	011b      	lsls	r3, r3, #4
 8028c90:	693a      	ldr	r2, [r7, #16]
 8028c92:	4313      	orrs	r3, r2
 8028c94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8028c96:	697b      	ldr	r3, [r7, #20]
 8028c98:	f023 030a 	bic.w	r3, r3, #10
 8028c9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8028c9e:	697a      	ldr	r2, [r7, #20]
 8028ca0:	68bb      	ldr	r3, [r7, #8]
 8028ca2:	4313      	orrs	r3, r2
 8028ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8028ca6:	68fb      	ldr	r3, [r7, #12]
 8028ca8:	693a      	ldr	r2, [r7, #16]
 8028caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8028cac:	68fb      	ldr	r3, [r7, #12]
 8028cae:	697a      	ldr	r2, [r7, #20]
 8028cb0:	621a      	str	r2, [r3, #32]
}
 8028cb2:	bf00      	nop
 8028cb4:	371c      	adds	r7, #28
 8028cb6:	46bd      	mov	sp, r7
 8028cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028cbc:	4770      	bx	lr

08028cbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8028cbe:	b480      	push	{r7}
 8028cc0:	b087      	sub	sp, #28
 8028cc2:	af00      	add	r7, sp, #0
 8028cc4:	60f8      	str	r0, [r7, #12]
 8028cc6:	60b9      	str	r1, [r7, #8]
 8028cc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8028cca:	68fb      	ldr	r3, [r7, #12]
 8028ccc:	6a1b      	ldr	r3, [r3, #32]
 8028cce:	f023 0210 	bic.w	r2, r3, #16
 8028cd2:	68fb      	ldr	r3, [r7, #12]
 8028cd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8028cd6:	68fb      	ldr	r3, [r7, #12]
 8028cd8:	699b      	ldr	r3, [r3, #24]
 8028cda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8028cdc:	68fb      	ldr	r3, [r7, #12]
 8028cde:	6a1b      	ldr	r3, [r3, #32]
 8028ce0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8028ce2:	697b      	ldr	r3, [r7, #20]
 8028ce4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8028ce8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8028cea:	687b      	ldr	r3, [r7, #4]
 8028cec:	031b      	lsls	r3, r3, #12
 8028cee:	697a      	ldr	r2, [r7, #20]
 8028cf0:	4313      	orrs	r3, r2
 8028cf2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8028cf4:	693b      	ldr	r3, [r7, #16]
 8028cf6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8028cfa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8028cfc:	68bb      	ldr	r3, [r7, #8]
 8028cfe:	011b      	lsls	r3, r3, #4
 8028d00:	693a      	ldr	r2, [r7, #16]
 8028d02:	4313      	orrs	r3, r2
 8028d04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8028d06:	68fb      	ldr	r3, [r7, #12]
 8028d08:	697a      	ldr	r2, [r7, #20]
 8028d0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8028d0c:	68fb      	ldr	r3, [r7, #12]
 8028d0e:	693a      	ldr	r2, [r7, #16]
 8028d10:	621a      	str	r2, [r3, #32]
}
 8028d12:	bf00      	nop
 8028d14:	371c      	adds	r7, #28
 8028d16:	46bd      	mov	sp, r7
 8028d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028d1c:	4770      	bx	lr

08028d1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8028d1e:	b480      	push	{r7}
 8028d20:	b085      	sub	sp, #20
 8028d22:	af00      	add	r7, sp, #0
 8028d24:	6078      	str	r0, [r7, #4]
 8028d26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8028d28:	687b      	ldr	r3, [r7, #4]
 8028d2a:	689b      	ldr	r3, [r3, #8]
 8028d2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8028d2e:	68fb      	ldr	r3, [r7, #12]
 8028d30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8028d34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8028d36:	683a      	ldr	r2, [r7, #0]
 8028d38:	68fb      	ldr	r3, [r7, #12]
 8028d3a:	4313      	orrs	r3, r2
 8028d3c:	f043 0307 	orr.w	r3, r3, #7
 8028d40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8028d42:	687b      	ldr	r3, [r7, #4]
 8028d44:	68fa      	ldr	r2, [r7, #12]
 8028d46:	609a      	str	r2, [r3, #8]
}
 8028d48:	bf00      	nop
 8028d4a:	3714      	adds	r7, #20
 8028d4c:	46bd      	mov	sp, r7
 8028d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028d52:	4770      	bx	lr

08028d54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8028d54:	b480      	push	{r7}
 8028d56:	b087      	sub	sp, #28
 8028d58:	af00      	add	r7, sp, #0
 8028d5a:	60f8      	str	r0, [r7, #12]
 8028d5c:	60b9      	str	r1, [r7, #8]
 8028d5e:	607a      	str	r2, [r7, #4]
 8028d60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8028d62:	68fb      	ldr	r3, [r7, #12]
 8028d64:	689b      	ldr	r3, [r3, #8]
 8028d66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8028d68:	697b      	ldr	r3, [r7, #20]
 8028d6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8028d6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8028d70:	683b      	ldr	r3, [r7, #0]
 8028d72:	021a      	lsls	r2, r3, #8
 8028d74:	687b      	ldr	r3, [r7, #4]
 8028d76:	431a      	orrs	r2, r3
 8028d78:	68bb      	ldr	r3, [r7, #8]
 8028d7a:	4313      	orrs	r3, r2
 8028d7c:	697a      	ldr	r2, [r7, #20]
 8028d7e:	4313      	orrs	r3, r2
 8028d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8028d82:	68fb      	ldr	r3, [r7, #12]
 8028d84:	697a      	ldr	r2, [r7, #20]
 8028d86:	609a      	str	r2, [r3, #8]
}
 8028d88:	bf00      	nop
 8028d8a:	371c      	adds	r7, #28
 8028d8c:	46bd      	mov	sp, r7
 8028d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028d92:	4770      	bx	lr

08028d94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8028d94:	b480      	push	{r7}
 8028d96:	b085      	sub	sp, #20
 8028d98:	af00      	add	r7, sp, #0
 8028d9a:	6078      	str	r0, [r7, #4]
 8028d9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8028d9e:	687b      	ldr	r3, [r7, #4]
 8028da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8028da4:	2b01      	cmp	r3, #1
 8028da6:	d101      	bne.n	8028dac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8028da8:	2302      	movs	r3, #2
 8028daa:	e05a      	b.n	8028e62 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8028dac:	687b      	ldr	r3, [r7, #4]
 8028dae:	2201      	movs	r2, #1
 8028db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8028db4:	687b      	ldr	r3, [r7, #4]
 8028db6:	2202      	movs	r2, #2
 8028db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8028dbc:	687b      	ldr	r3, [r7, #4]
 8028dbe:	681b      	ldr	r3, [r3, #0]
 8028dc0:	685b      	ldr	r3, [r3, #4]
 8028dc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8028dc4:	687b      	ldr	r3, [r7, #4]
 8028dc6:	681b      	ldr	r3, [r3, #0]
 8028dc8:	689b      	ldr	r3, [r3, #8]
 8028dca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8028dcc:	68fb      	ldr	r3, [r7, #12]
 8028dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8028dd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8028dd4:	683b      	ldr	r3, [r7, #0]
 8028dd6:	681b      	ldr	r3, [r3, #0]
 8028dd8:	68fa      	ldr	r2, [r7, #12]
 8028dda:	4313      	orrs	r3, r2
 8028ddc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8028dde:	687b      	ldr	r3, [r7, #4]
 8028de0:	681b      	ldr	r3, [r3, #0]
 8028de2:	68fa      	ldr	r2, [r7, #12]
 8028de4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8028de6:	687b      	ldr	r3, [r7, #4]
 8028de8:	681b      	ldr	r3, [r3, #0]
 8028dea:	4a21      	ldr	r2, [pc, #132]	; (8028e70 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8028dec:	4293      	cmp	r3, r2
 8028dee:	d022      	beq.n	8028e36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8028df0:	687b      	ldr	r3, [r7, #4]
 8028df2:	681b      	ldr	r3, [r3, #0]
 8028df4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8028df8:	d01d      	beq.n	8028e36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8028dfa:	687b      	ldr	r3, [r7, #4]
 8028dfc:	681b      	ldr	r3, [r3, #0]
 8028dfe:	4a1d      	ldr	r2, [pc, #116]	; (8028e74 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8028e00:	4293      	cmp	r3, r2
 8028e02:	d018      	beq.n	8028e36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8028e04:	687b      	ldr	r3, [r7, #4]
 8028e06:	681b      	ldr	r3, [r3, #0]
 8028e08:	4a1b      	ldr	r2, [pc, #108]	; (8028e78 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8028e0a:	4293      	cmp	r3, r2
 8028e0c:	d013      	beq.n	8028e36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8028e0e:	687b      	ldr	r3, [r7, #4]
 8028e10:	681b      	ldr	r3, [r3, #0]
 8028e12:	4a1a      	ldr	r2, [pc, #104]	; (8028e7c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8028e14:	4293      	cmp	r3, r2
 8028e16:	d00e      	beq.n	8028e36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8028e18:	687b      	ldr	r3, [r7, #4]
 8028e1a:	681b      	ldr	r3, [r3, #0]
 8028e1c:	4a18      	ldr	r2, [pc, #96]	; (8028e80 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8028e1e:	4293      	cmp	r3, r2
 8028e20:	d009      	beq.n	8028e36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8028e22:	687b      	ldr	r3, [r7, #4]
 8028e24:	681b      	ldr	r3, [r3, #0]
 8028e26:	4a17      	ldr	r2, [pc, #92]	; (8028e84 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8028e28:	4293      	cmp	r3, r2
 8028e2a:	d004      	beq.n	8028e36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8028e2c:	687b      	ldr	r3, [r7, #4]
 8028e2e:	681b      	ldr	r3, [r3, #0]
 8028e30:	4a15      	ldr	r2, [pc, #84]	; (8028e88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8028e32:	4293      	cmp	r3, r2
 8028e34:	d10c      	bne.n	8028e50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8028e36:	68bb      	ldr	r3, [r7, #8]
 8028e38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8028e3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8028e3e:	683b      	ldr	r3, [r7, #0]
 8028e40:	685b      	ldr	r3, [r3, #4]
 8028e42:	68ba      	ldr	r2, [r7, #8]
 8028e44:	4313      	orrs	r3, r2
 8028e46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8028e48:	687b      	ldr	r3, [r7, #4]
 8028e4a:	681b      	ldr	r3, [r3, #0]
 8028e4c:	68ba      	ldr	r2, [r7, #8]
 8028e4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8028e50:	687b      	ldr	r3, [r7, #4]
 8028e52:	2201      	movs	r2, #1
 8028e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8028e58:	687b      	ldr	r3, [r7, #4]
 8028e5a:	2200      	movs	r2, #0
 8028e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8028e60:	2300      	movs	r3, #0
}
 8028e62:	4618      	mov	r0, r3
 8028e64:	3714      	adds	r7, #20
 8028e66:	46bd      	mov	sp, r7
 8028e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028e6c:	4770      	bx	lr
 8028e6e:	bf00      	nop
 8028e70:	40010000 	.word	0x40010000
 8028e74:	40000400 	.word	0x40000400
 8028e78:	40000800 	.word	0x40000800
 8028e7c:	40000c00 	.word	0x40000c00
 8028e80:	40010400 	.word	0x40010400
 8028e84:	40014000 	.word	0x40014000
 8028e88:	40001800 	.word	0x40001800

08028e8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8028e8c:	b480      	push	{r7}
 8028e8e:	b083      	sub	sp, #12
 8028e90:	af00      	add	r7, sp, #0
 8028e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8028e94:	bf00      	nop
 8028e96:	370c      	adds	r7, #12
 8028e98:	46bd      	mov	sp, r7
 8028e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028e9e:	4770      	bx	lr

08028ea0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8028ea0:	b480      	push	{r7}
 8028ea2:	b083      	sub	sp, #12
 8028ea4:	af00      	add	r7, sp, #0
 8028ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8028ea8:	bf00      	nop
 8028eaa:	370c      	adds	r7, #12
 8028eac:	46bd      	mov	sp, r7
 8028eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028eb2:	4770      	bx	lr

08028eb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8028eb4:	b580      	push	{r7, lr}
 8028eb6:	b082      	sub	sp, #8
 8028eb8:	af00      	add	r7, sp, #0
 8028eba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8028ebc:	687b      	ldr	r3, [r7, #4]
 8028ebe:	2b00      	cmp	r3, #0
 8028ec0:	d101      	bne.n	8028ec6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8028ec2:	2301      	movs	r3, #1
 8028ec4:	e03f      	b.n	8028f46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8028ec6:	687b      	ldr	r3, [r7, #4]
 8028ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8028ecc:	b2db      	uxtb	r3, r3
 8028ece:	2b00      	cmp	r3, #0
 8028ed0:	d106      	bne.n	8028ee0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8028ed2:	687b      	ldr	r3, [r7, #4]
 8028ed4:	2200      	movs	r2, #0
 8028ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8028eda:	6878      	ldr	r0, [r7, #4]
 8028edc:	f7f8 fd68 	bl	80219b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8028ee0:	687b      	ldr	r3, [r7, #4]
 8028ee2:	2224      	movs	r2, #36	; 0x24
 8028ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8028ee8:	687b      	ldr	r3, [r7, #4]
 8028eea:	681b      	ldr	r3, [r3, #0]
 8028eec:	68da      	ldr	r2, [r3, #12]
 8028eee:	687b      	ldr	r3, [r7, #4]
 8028ef0:	681b      	ldr	r3, [r3, #0]
 8028ef2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8028ef6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8028ef8:	6878      	ldr	r0, [r7, #4]
 8028efa:	f000 fddf 	bl	8029abc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8028efe:	687b      	ldr	r3, [r7, #4]
 8028f00:	681b      	ldr	r3, [r3, #0]
 8028f02:	691a      	ldr	r2, [r3, #16]
 8028f04:	687b      	ldr	r3, [r7, #4]
 8028f06:	681b      	ldr	r3, [r3, #0]
 8028f08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8028f0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8028f0e:	687b      	ldr	r3, [r7, #4]
 8028f10:	681b      	ldr	r3, [r3, #0]
 8028f12:	695a      	ldr	r2, [r3, #20]
 8028f14:	687b      	ldr	r3, [r7, #4]
 8028f16:	681b      	ldr	r3, [r3, #0]
 8028f18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8028f1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8028f1e:	687b      	ldr	r3, [r7, #4]
 8028f20:	681b      	ldr	r3, [r3, #0]
 8028f22:	68da      	ldr	r2, [r3, #12]
 8028f24:	687b      	ldr	r3, [r7, #4]
 8028f26:	681b      	ldr	r3, [r3, #0]
 8028f28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8028f2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8028f2e:	687b      	ldr	r3, [r7, #4]
 8028f30:	2200      	movs	r2, #0
 8028f32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8028f34:	687b      	ldr	r3, [r7, #4]
 8028f36:	2220      	movs	r2, #32
 8028f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8028f3c:	687b      	ldr	r3, [r7, #4]
 8028f3e:	2220      	movs	r2, #32
 8028f40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8028f44:	2300      	movs	r3, #0
}
 8028f46:	4618      	mov	r0, r3
 8028f48:	3708      	adds	r7, #8
 8028f4a:	46bd      	mov	sp, r7
 8028f4c:	bd80      	pop	{r7, pc}

08028f4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8028f4e:	b580      	push	{r7, lr}
 8028f50:	b08a      	sub	sp, #40	; 0x28
 8028f52:	af02      	add	r7, sp, #8
 8028f54:	60f8      	str	r0, [r7, #12]
 8028f56:	60b9      	str	r1, [r7, #8]
 8028f58:	603b      	str	r3, [r7, #0]
 8028f5a:	4613      	mov	r3, r2
 8028f5c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8028f5e:	2300      	movs	r3, #0
 8028f60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8028f62:	68fb      	ldr	r3, [r7, #12]
 8028f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8028f68:	b2db      	uxtb	r3, r3
 8028f6a:	2b20      	cmp	r3, #32
 8028f6c:	d17c      	bne.n	8029068 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8028f6e:	68bb      	ldr	r3, [r7, #8]
 8028f70:	2b00      	cmp	r3, #0
 8028f72:	d002      	beq.n	8028f7a <HAL_UART_Transmit+0x2c>
 8028f74:	88fb      	ldrh	r3, [r7, #6]
 8028f76:	2b00      	cmp	r3, #0
 8028f78:	d101      	bne.n	8028f7e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8028f7a:	2301      	movs	r3, #1
 8028f7c:	e075      	b.n	802906a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8028f7e:	68fb      	ldr	r3, [r7, #12]
 8028f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8028f84:	2b01      	cmp	r3, #1
 8028f86:	d101      	bne.n	8028f8c <HAL_UART_Transmit+0x3e>
 8028f88:	2302      	movs	r3, #2
 8028f8a:	e06e      	b.n	802906a <HAL_UART_Transmit+0x11c>
 8028f8c:	68fb      	ldr	r3, [r7, #12]
 8028f8e:	2201      	movs	r2, #1
 8028f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8028f94:	68fb      	ldr	r3, [r7, #12]
 8028f96:	2200      	movs	r2, #0
 8028f98:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8028f9a:	68fb      	ldr	r3, [r7, #12]
 8028f9c:	2221      	movs	r2, #33	; 0x21
 8028f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8028fa2:	f7fa fa2d 	bl	8023400 <HAL_GetTick>
 8028fa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8028fa8:	68fb      	ldr	r3, [r7, #12]
 8028faa:	88fa      	ldrh	r2, [r7, #6]
 8028fac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8028fae:	68fb      	ldr	r3, [r7, #12]
 8028fb0:	88fa      	ldrh	r2, [r7, #6]
 8028fb2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8028fb4:	68fb      	ldr	r3, [r7, #12]
 8028fb6:	689b      	ldr	r3, [r3, #8]
 8028fb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8028fbc:	d108      	bne.n	8028fd0 <HAL_UART_Transmit+0x82>
 8028fbe:	68fb      	ldr	r3, [r7, #12]
 8028fc0:	691b      	ldr	r3, [r3, #16]
 8028fc2:	2b00      	cmp	r3, #0
 8028fc4:	d104      	bne.n	8028fd0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8028fc6:	2300      	movs	r3, #0
 8028fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8028fca:	68bb      	ldr	r3, [r7, #8]
 8028fcc:	61bb      	str	r3, [r7, #24]
 8028fce:	e003      	b.n	8028fd8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8028fd0:	68bb      	ldr	r3, [r7, #8]
 8028fd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8028fd4:	2300      	movs	r3, #0
 8028fd6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8028fd8:	68fb      	ldr	r3, [r7, #12]
 8028fda:	2200      	movs	r2, #0
 8028fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8028fe0:	e02a      	b.n	8029038 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8028fe2:	683b      	ldr	r3, [r7, #0]
 8028fe4:	9300      	str	r3, [sp, #0]
 8028fe6:	697b      	ldr	r3, [r7, #20]
 8028fe8:	2200      	movs	r2, #0
 8028fea:	2180      	movs	r1, #128	; 0x80
 8028fec:	68f8      	ldr	r0, [r7, #12]
 8028fee:	f000 fb1f 	bl	8029630 <UART_WaitOnFlagUntilTimeout>
 8028ff2:	4603      	mov	r3, r0
 8028ff4:	2b00      	cmp	r3, #0
 8028ff6:	d001      	beq.n	8028ffc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8028ff8:	2303      	movs	r3, #3
 8028ffa:	e036      	b.n	802906a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8028ffc:	69fb      	ldr	r3, [r7, #28]
 8028ffe:	2b00      	cmp	r3, #0
 8029000:	d10b      	bne.n	802901a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8029002:	69bb      	ldr	r3, [r7, #24]
 8029004:	881b      	ldrh	r3, [r3, #0]
 8029006:	461a      	mov	r2, r3
 8029008:	68fb      	ldr	r3, [r7, #12]
 802900a:	681b      	ldr	r3, [r3, #0]
 802900c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8029010:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8029012:	69bb      	ldr	r3, [r7, #24]
 8029014:	3302      	adds	r3, #2
 8029016:	61bb      	str	r3, [r7, #24]
 8029018:	e007      	b.n	802902a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 802901a:	69fb      	ldr	r3, [r7, #28]
 802901c:	781a      	ldrb	r2, [r3, #0]
 802901e:	68fb      	ldr	r3, [r7, #12]
 8029020:	681b      	ldr	r3, [r3, #0]
 8029022:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8029024:	69fb      	ldr	r3, [r7, #28]
 8029026:	3301      	adds	r3, #1
 8029028:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 802902a:	68fb      	ldr	r3, [r7, #12]
 802902c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802902e:	b29b      	uxth	r3, r3
 8029030:	3b01      	subs	r3, #1
 8029032:	b29a      	uxth	r2, r3
 8029034:	68fb      	ldr	r3, [r7, #12]
 8029036:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8029038:	68fb      	ldr	r3, [r7, #12]
 802903a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802903c:	b29b      	uxth	r3, r3
 802903e:	2b00      	cmp	r3, #0
 8029040:	d1cf      	bne.n	8028fe2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8029042:	683b      	ldr	r3, [r7, #0]
 8029044:	9300      	str	r3, [sp, #0]
 8029046:	697b      	ldr	r3, [r7, #20]
 8029048:	2200      	movs	r2, #0
 802904a:	2140      	movs	r1, #64	; 0x40
 802904c:	68f8      	ldr	r0, [r7, #12]
 802904e:	f000 faef 	bl	8029630 <UART_WaitOnFlagUntilTimeout>
 8029052:	4603      	mov	r3, r0
 8029054:	2b00      	cmp	r3, #0
 8029056:	d001      	beq.n	802905c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8029058:	2303      	movs	r3, #3
 802905a:	e006      	b.n	802906a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 802905c:	68fb      	ldr	r3, [r7, #12]
 802905e:	2220      	movs	r2, #32
 8029060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8029064:	2300      	movs	r3, #0
 8029066:	e000      	b.n	802906a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8029068:	2302      	movs	r3, #2
  }
}
 802906a:	4618      	mov	r0, r3
 802906c:	3720      	adds	r7, #32
 802906e:	46bd      	mov	sp, r7
 8029070:	bd80      	pop	{r7, pc}

08029072 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8029072:	b580      	push	{r7, lr}
 8029074:	b084      	sub	sp, #16
 8029076:	af00      	add	r7, sp, #0
 8029078:	60f8      	str	r0, [r7, #12]
 802907a:	60b9      	str	r1, [r7, #8]
 802907c:	4613      	mov	r3, r2
 802907e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8029080:	68fb      	ldr	r3, [r7, #12]
 8029082:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8029086:	b2db      	uxtb	r3, r3
 8029088:	2b20      	cmp	r3, #32
 802908a:	d11d      	bne.n	80290c8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 802908c:	68bb      	ldr	r3, [r7, #8]
 802908e:	2b00      	cmp	r3, #0
 8029090:	d002      	beq.n	8029098 <HAL_UART_Receive_IT+0x26>
 8029092:	88fb      	ldrh	r3, [r7, #6]
 8029094:	2b00      	cmp	r3, #0
 8029096:	d101      	bne.n	802909c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8029098:	2301      	movs	r3, #1
 802909a:	e016      	b.n	80290ca <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 802909c:	68fb      	ldr	r3, [r7, #12]
 802909e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80290a2:	2b01      	cmp	r3, #1
 80290a4:	d101      	bne.n	80290aa <HAL_UART_Receive_IT+0x38>
 80290a6:	2302      	movs	r3, #2
 80290a8:	e00f      	b.n	80290ca <HAL_UART_Receive_IT+0x58>
 80290aa:	68fb      	ldr	r3, [r7, #12]
 80290ac:	2201      	movs	r2, #1
 80290ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80290b2:	68fb      	ldr	r3, [r7, #12]
 80290b4:	2200      	movs	r2, #0
 80290b6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80290b8:	88fb      	ldrh	r3, [r7, #6]
 80290ba:	461a      	mov	r2, r3
 80290bc:	68b9      	ldr	r1, [r7, #8]
 80290be:	68f8      	ldr	r0, [r7, #12]
 80290c0:	f000 fb24 	bl	802970c <UART_Start_Receive_IT>
 80290c4:	4603      	mov	r3, r0
 80290c6:	e000      	b.n	80290ca <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80290c8:	2302      	movs	r3, #2
  }
}
 80290ca:	4618      	mov	r0, r3
 80290cc:	3710      	adds	r7, #16
 80290ce:	46bd      	mov	sp, r7
 80290d0:	bd80      	pop	{r7, pc}
	...

080290d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80290d4:	b580      	push	{r7, lr}
 80290d6:	b0ba      	sub	sp, #232	; 0xe8
 80290d8:	af00      	add	r7, sp, #0
 80290da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80290dc:	687b      	ldr	r3, [r7, #4]
 80290de:	681b      	ldr	r3, [r3, #0]
 80290e0:	681b      	ldr	r3, [r3, #0]
 80290e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80290e6:	687b      	ldr	r3, [r7, #4]
 80290e8:	681b      	ldr	r3, [r3, #0]
 80290ea:	68db      	ldr	r3, [r3, #12]
 80290ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80290f0:	687b      	ldr	r3, [r7, #4]
 80290f2:	681b      	ldr	r3, [r3, #0]
 80290f4:	695b      	ldr	r3, [r3, #20]
 80290f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80290fa:	2300      	movs	r3, #0
 80290fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8029100:	2300      	movs	r3, #0
 8029102:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8029106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802910a:	f003 030f 	and.w	r3, r3, #15
 802910e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8029112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8029116:	2b00      	cmp	r3, #0
 8029118:	d10f      	bne.n	802913a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 802911a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802911e:	f003 0320 	and.w	r3, r3, #32
 8029122:	2b00      	cmp	r3, #0
 8029124:	d009      	beq.n	802913a <HAL_UART_IRQHandler+0x66>
 8029126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802912a:	f003 0320 	and.w	r3, r3, #32
 802912e:	2b00      	cmp	r3, #0
 8029130:	d003      	beq.n	802913a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8029132:	6878      	ldr	r0, [r7, #4]
 8029134:	f000 fc07 	bl	8029946 <UART_Receive_IT>
      return;
 8029138:	e256      	b.n	80295e8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 802913a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 802913e:	2b00      	cmp	r3, #0
 8029140:	f000 80de 	beq.w	8029300 <HAL_UART_IRQHandler+0x22c>
 8029144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8029148:	f003 0301 	and.w	r3, r3, #1
 802914c:	2b00      	cmp	r3, #0
 802914e:	d106      	bne.n	802915e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8029150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8029154:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8029158:	2b00      	cmp	r3, #0
 802915a:	f000 80d1 	beq.w	8029300 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 802915e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8029162:	f003 0301 	and.w	r3, r3, #1
 8029166:	2b00      	cmp	r3, #0
 8029168:	d00b      	beq.n	8029182 <HAL_UART_IRQHandler+0xae>
 802916a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802916e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8029172:	2b00      	cmp	r3, #0
 8029174:	d005      	beq.n	8029182 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8029176:	687b      	ldr	r3, [r7, #4]
 8029178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802917a:	f043 0201 	orr.w	r2, r3, #1
 802917e:	687b      	ldr	r3, [r7, #4]
 8029180:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8029182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8029186:	f003 0304 	and.w	r3, r3, #4
 802918a:	2b00      	cmp	r3, #0
 802918c:	d00b      	beq.n	80291a6 <HAL_UART_IRQHandler+0xd2>
 802918e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8029192:	f003 0301 	and.w	r3, r3, #1
 8029196:	2b00      	cmp	r3, #0
 8029198:	d005      	beq.n	80291a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 802919a:	687b      	ldr	r3, [r7, #4]
 802919c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802919e:	f043 0202 	orr.w	r2, r3, #2
 80291a2:	687b      	ldr	r3, [r7, #4]
 80291a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80291a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80291aa:	f003 0302 	and.w	r3, r3, #2
 80291ae:	2b00      	cmp	r3, #0
 80291b0:	d00b      	beq.n	80291ca <HAL_UART_IRQHandler+0xf6>
 80291b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80291b6:	f003 0301 	and.w	r3, r3, #1
 80291ba:	2b00      	cmp	r3, #0
 80291bc:	d005      	beq.n	80291ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80291be:	687b      	ldr	r3, [r7, #4]
 80291c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80291c2:	f043 0204 	orr.w	r2, r3, #4
 80291c6:	687b      	ldr	r3, [r7, #4]
 80291c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80291ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80291ce:	f003 0308 	and.w	r3, r3, #8
 80291d2:	2b00      	cmp	r3, #0
 80291d4:	d011      	beq.n	80291fa <HAL_UART_IRQHandler+0x126>
 80291d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80291da:	f003 0320 	and.w	r3, r3, #32
 80291de:	2b00      	cmp	r3, #0
 80291e0:	d105      	bne.n	80291ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80291e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80291e6:	f003 0301 	and.w	r3, r3, #1
 80291ea:	2b00      	cmp	r3, #0
 80291ec:	d005      	beq.n	80291fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80291ee:	687b      	ldr	r3, [r7, #4]
 80291f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80291f2:	f043 0208 	orr.w	r2, r3, #8
 80291f6:	687b      	ldr	r3, [r7, #4]
 80291f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80291fa:	687b      	ldr	r3, [r7, #4]
 80291fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80291fe:	2b00      	cmp	r3, #0
 8029200:	f000 81ed 	beq.w	80295de <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8029204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8029208:	f003 0320 	and.w	r3, r3, #32
 802920c:	2b00      	cmp	r3, #0
 802920e:	d008      	beq.n	8029222 <HAL_UART_IRQHandler+0x14e>
 8029210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8029214:	f003 0320 	and.w	r3, r3, #32
 8029218:	2b00      	cmp	r3, #0
 802921a:	d002      	beq.n	8029222 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 802921c:	6878      	ldr	r0, [r7, #4]
 802921e:	f000 fb92 	bl	8029946 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8029222:	687b      	ldr	r3, [r7, #4]
 8029224:	681b      	ldr	r3, [r3, #0]
 8029226:	695b      	ldr	r3, [r3, #20]
 8029228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802922c:	2b40      	cmp	r3, #64	; 0x40
 802922e:	bf0c      	ite	eq
 8029230:	2301      	moveq	r3, #1
 8029232:	2300      	movne	r3, #0
 8029234:	b2db      	uxtb	r3, r3
 8029236:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 802923a:	687b      	ldr	r3, [r7, #4]
 802923c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802923e:	f003 0308 	and.w	r3, r3, #8
 8029242:	2b00      	cmp	r3, #0
 8029244:	d103      	bne.n	802924e <HAL_UART_IRQHandler+0x17a>
 8029246:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 802924a:	2b00      	cmp	r3, #0
 802924c:	d04f      	beq.n	80292ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 802924e:	6878      	ldr	r0, [r7, #4]
 8029250:	f000 fa9a 	bl	8029788 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8029254:	687b      	ldr	r3, [r7, #4]
 8029256:	681b      	ldr	r3, [r3, #0]
 8029258:	695b      	ldr	r3, [r3, #20]
 802925a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802925e:	2b40      	cmp	r3, #64	; 0x40
 8029260:	d141      	bne.n	80292e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8029262:	687b      	ldr	r3, [r7, #4]
 8029264:	681b      	ldr	r3, [r3, #0]
 8029266:	3314      	adds	r3, #20
 8029268:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802926c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8029270:	e853 3f00 	ldrex	r3, [r3]
 8029274:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8029278:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 802927c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8029280:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8029284:	687b      	ldr	r3, [r7, #4]
 8029286:	681b      	ldr	r3, [r3, #0]
 8029288:	3314      	adds	r3, #20
 802928a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 802928e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8029292:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029296:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 802929a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 802929e:	e841 2300 	strex	r3, r2, [r1]
 80292a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80292a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80292aa:	2b00      	cmp	r3, #0
 80292ac:	d1d9      	bne.n	8029262 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80292ae:	687b      	ldr	r3, [r7, #4]
 80292b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80292b2:	2b00      	cmp	r3, #0
 80292b4:	d013      	beq.n	80292de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80292b6:	687b      	ldr	r3, [r7, #4]
 80292b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80292ba:	4a7d      	ldr	r2, [pc, #500]	; (80294b0 <HAL_UART_IRQHandler+0x3dc>)
 80292bc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80292be:	687b      	ldr	r3, [r7, #4]
 80292c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80292c2:	4618      	mov	r0, r3
 80292c4:	f7fa fb46 	bl	8023954 <HAL_DMA_Abort_IT>
 80292c8:	4603      	mov	r3, r0
 80292ca:	2b00      	cmp	r3, #0
 80292cc:	d016      	beq.n	80292fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80292ce:	687b      	ldr	r3, [r7, #4]
 80292d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80292d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80292d4:	687a      	ldr	r2, [r7, #4]
 80292d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80292d8:	4610      	mov	r0, r2
 80292da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80292dc:	e00e      	b.n	80292fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80292de:	6878      	ldr	r0, [r7, #4]
 80292e0:	f000 f990 	bl	8029604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80292e4:	e00a      	b.n	80292fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80292e6:	6878      	ldr	r0, [r7, #4]
 80292e8:	f000 f98c 	bl	8029604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80292ec:	e006      	b.n	80292fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80292ee:	6878      	ldr	r0, [r7, #4]
 80292f0:	f000 f988 	bl	8029604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80292f4:	687b      	ldr	r3, [r7, #4]
 80292f6:	2200      	movs	r2, #0
 80292f8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80292fa:	e170      	b.n	80295de <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80292fc:	bf00      	nop
    return;
 80292fe:	e16e      	b.n	80295de <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8029300:	687b      	ldr	r3, [r7, #4]
 8029302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8029304:	2b01      	cmp	r3, #1
 8029306:	f040 814a 	bne.w	802959e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 802930a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802930e:	f003 0310 	and.w	r3, r3, #16
 8029312:	2b00      	cmp	r3, #0
 8029314:	f000 8143 	beq.w	802959e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8029318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802931c:	f003 0310 	and.w	r3, r3, #16
 8029320:	2b00      	cmp	r3, #0
 8029322:	f000 813c 	beq.w	802959e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8029326:	2300      	movs	r3, #0
 8029328:	60bb      	str	r3, [r7, #8]
 802932a:	687b      	ldr	r3, [r7, #4]
 802932c:	681b      	ldr	r3, [r3, #0]
 802932e:	681b      	ldr	r3, [r3, #0]
 8029330:	60bb      	str	r3, [r7, #8]
 8029332:	687b      	ldr	r3, [r7, #4]
 8029334:	681b      	ldr	r3, [r3, #0]
 8029336:	685b      	ldr	r3, [r3, #4]
 8029338:	60bb      	str	r3, [r7, #8]
 802933a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802933c:	687b      	ldr	r3, [r7, #4]
 802933e:	681b      	ldr	r3, [r3, #0]
 8029340:	695b      	ldr	r3, [r3, #20]
 8029342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8029346:	2b40      	cmp	r3, #64	; 0x40
 8029348:	f040 80b4 	bne.w	80294b4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 802934c:	687b      	ldr	r3, [r7, #4]
 802934e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029350:	681b      	ldr	r3, [r3, #0]
 8029352:	685b      	ldr	r3, [r3, #4]
 8029354:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8029358:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 802935c:	2b00      	cmp	r3, #0
 802935e:	f000 8140 	beq.w	80295e2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8029362:	687b      	ldr	r3, [r7, #4]
 8029364:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8029366:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 802936a:	429a      	cmp	r2, r3
 802936c:	f080 8139 	bcs.w	80295e2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8029370:	687b      	ldr	r3, [r7, #4]
 8029372:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8029376:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8029378:	687b      	ldr	r3, [r7, #4]
 802937a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802937c:	69db      	ldr	r3, [r3, #28]
 802937e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8029382:	f000 8088 	beq.w	8029496 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8029386:	687b      	ldr	r3, [r7, #4]
 8029388:	681b      	ldr	r3, [r3, #0]
 802938a:	330c      	adds	r3, #12
 802938c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029390:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8029394:	e853 3f00 	ldrex	r3, [r3]
 8029398:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 802939c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80293a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80293a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80293a8:	687b      	ldr	r3, [r7, #4]
 80293aa:	681b      	ldr	r3, [r3, #0]
 80293ac:	330c      	adds	r3, #12
 80293ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80293b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80293b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80293ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80293be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80293c2:	e841 2300 	strex	r3, r2, [r1]
 80293c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80293ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80293ce:	2b00      	cmp	r3, #0
 80293d0:	d1d9      	bne.n	8029386 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80293d2:	687b      	ldr	r3, [r7, #4]
 80293d4:	681b      	ldr	r3, [r3, #0]
 80293d6:	3314      	adds	r3, #20
 80293d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80293da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80293dc:	e853 3f00 	ldrex	r3, [r3]
 80293e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80293e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80293e4:	f023 0301 	bic.w	r3, r3, #1
 80293e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80293ec:	687b      	ldr	r3, [r7, #4]
 80293ee:	681b      	ldr	r3, [r3, #0]
 80293f0:	3314      	adds	r3, #20
 80293f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80293f6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80293fa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80293fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80293fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8029402:	e841 2300 	strex	r3, r2, [r1]
 8029406:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8029408:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802940a:	2b00      	cmp	r3, #0
 802940c:	d1e1      	bne.n	80293d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802940e:	687b      	ldr	r3, [r7, #4]
 8029410:	681b      	ldr	r3, [r3, #0]
 8029412:	3314      	adds	r3, #20
 8029414:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029416:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8029418:	e853 3f00 	ldrex	r3, [r3]
 802941c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 802941e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8029420:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8029424:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8029428:	687b      	ldr	r3, [r7, #4]
 802942a:	681b      	ldr	r3, [r3, #0]
 802942c:	3314      	adds	r3, #20
 802942e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8029432:	66fa      	str	r2, [r7, #108]	; 0x6c
 8029434:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029436:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8029438:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 802943a:	e841 2300 	strex	r3, r2, [r1]
 802943e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8029440:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8029442:	2b00      	cmp	r3, #0
 8029444:	d1e3      	bne.n	802940e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8029446:	687b      	ldr	r3, [r7, #4]
 8029448:	2220      	movs	r2, #32
 802944a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802944e:	687b      	ldr	r3, [r7, #4]
 8029450:	2200      	movs	r2, #0
 8029452:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8029454:	687b      	ldr	r3, [r7, #4]
 8029456:	681b      	ldr	r3, [r3, #0]
 8029458:	330c      	adds	r3, #12
 802945a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802945c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802945e:	e853 3f00 	ldrex	r3, [r3]
 8029462:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8029464:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8029466:	f023 0310 	bic.w	r3, r3, #16
 802946a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 802946e:	687b      	ldr	r3, [r7, #4]
 8029470:	681b      	ldr	r3, [r3, #0]
 8029472:	330c      	adds	r3, #12
 8029474:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8029478:	65ba      	str	r2, [r7, #88]	; 0x58
 802947a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802947c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 802947e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8029480:	e841 2300 	strex	r3, r2, [r1]
 8029484:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8029486:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8029488:	2b00      	cmp	r3, #0
 802948a:	d1e3      	bne.n	8029454 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 802948c:	687b      	ldr	r3, [r7, #4]
 802948e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8029490:	4618      	mov	r0, r3
 8029492:	f7fa f9ef 	bl	8023874 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8029496:	687b      	ldr	r3, [r7, #4]
 8029498:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 802949a:	687b      	ldr	r3, [r7, #4]
 802949c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802949e:	b29b      	uxth	r3, r3
 80294a0:	1ad3      	subs	r3, r2, r3
 80294a2:	b29b      	uxth	r3, r3
 80294a4:	4619      	mov	r1, r3
 80294a6:	6878      	ldr	r0, [r7, #4]
 80294a8:	f000 f8b6 	bl	8029618 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80294ac:	e099      	b.n	80295e2 <HAL_UART_IRQHandler+0x50e>
 80294ae:	bf00      	nop
 80294b0:	0802984f 	.word	0x0802984f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80294b4:	687b      	ldr	r3, [r7, #4]
 80294b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80294b8:	687b      	ldr	r3, [r7, #4]
 80294ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80294bc:	b29b      	uxth	r3, r3
 80294be:	1ad3      	subs	r3, r2, r3
 80294c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80294c4:	687b      	ldr	r3, [r7, #4]
 80294c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80294c8:	b29b      	uxth	r3, r3
 80294ca:	2b00      	cmp	r3, #0
 80294cc:	f000 808b 	beq.w	80295e6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80294d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80294d4:	2b00      	cmp	r3, #0
 80294d6:	f000 8086 	beq.w	80295e6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80294da:	687b      	ldr	r3, [r7, #4]
 80294dc:	681b      	ldr	r3, [r3, #0]
 80294de:	330c      	adds	r3, #12
 80294e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80294e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80294e4:	e853 3f00 	ldrex	r3, [r3]
 80294e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80294ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80294ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80294f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80294f4:	687b      	ldr	r3, [r7, #4]
 80294f6:	681b      	ldr	r3, [r3, #0]
 80294f8:	330c      	adds	r3, #12
 80294fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80294fe:	647a      	str	r2, [r7, #68]	; 0x44
 8029500:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029502:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8029504:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8029506:	e841 2300 	strex	r3, r2, [r1]
 802950a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 802950c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802950e:	2b00      	cmp	r3, #0
 8029510:	d1e3      	bne.n	80294da <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8029512:	687b      	ldr	r3, [r7, #4]
 8029514:	681b      	ldr	r3, [r3, #0]
 8029516:	3314      	adds	r3, #20
 8029518:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802951a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802951c:	e853 3f00 	ldrex	r3, [r3]
 8029520:	623b      	str	r3, [r7, #32]
   return(result);
 8029522:	6a3b      	ldr	r3, [r7, #32]
 8029524:	f023 0301 	bic.w	r3, r3, #1
 8029528:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 802952c:	687b      	ldr	r3, [r7, #4]
 802952e:	681b      	ldr	r3, [r3, #0]
 8029530:	3314      	adds	r3, #20
 8029532:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8029536:	633a      	str	r2, [r7, #48]	; 0x30
 8029538:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802953a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 802953c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802953e:	e841 2300 	strex	r3, r2, [r1]
 8029542:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8029544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8029546:	2b00      	cmp	r3, #0
 8029548:	d1e3      	bne.n	8029512 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 802954a:	687b      	ldr	r3, [r7, #4]
 802954c:	2220      	movs	r2, #32
 802954e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8029552:	687b      	ldr	r3, [r7, #4]
 8029554:	2200      	movs	r2, #0
 8029556:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8029558:	687b      	ldr	r3, [r7, #4]
 802955a:	681b      	ldr	r3, [r3, #0]
 802955c:	330c      	adds	r3, #12
 802955e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029560:	693b      	ldr	r3, [r7, #16]
 8029562:	e853 3f00 	ldrex	r3, [r3]
 8029566:	60fb      	str	r3, [r7, #12]
   return(result);
 8029568:	68fb      	ldr	r3, [r7, #12]
 802956a:	f023 0310 	bic.w	r3, r3, #16
 802956e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8029572:	687b      	ldr	r3, [r7, #4]
 8029574:	681b      	ldr	r3, [r3, #0]
 8029576:	330c      	adds	r3, #12
 8029578:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 802957c:	61fa      	str	r2, [r7, #28]
 802957e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029580:	69b9      	ldr	r1, [r7, #24]
 8029582:	69fa      	ldr	r2, [r7, #28]
 8029584:	e841 2300 	strex	r3, r2, [r1]
 8029588:	617b      	str	r3, [r7, #20]
   return(result);
 802958a:	697b      	ldr	r3, [r7, #20]
 802958c:	2b00      	cmp	r3, #0
 802958e:	d1e3      	bne.n	8029558 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8029590:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8029594:	4619      	mov	r1, r3
 8029596:	6878      	ldr	r0, [r7, #4]
 8029598:	f000 f83e 	bl	8029618 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 802959c:	e023      	b.n	80295e6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 802959e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80295a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80295a6:	2b00      	cmp	r3, #0
 80295a8:	d009      	beq.n	80295be <HAL_UART_IRQHandler+0x4ea>
 80295aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80295ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80295b2:	2b00      	cmp	r3, #0
 80295b4:	d003      	beq.n	80295be <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80295b6:	6878      	ldr	r0, [r7, #4]
 80295b8:	f000 f95d 	bl	8029876 <UART_Transmit_IT>
    return;
 80295bc:	e014      	b.n	80295e8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80295be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80295c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80295c6:	2b00      	cmp	r3, #0
 80295c8:	d00e      	beq.n	80295e8 <HAL_UART_IRQHandler+0x514>
 80295ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80295ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80295d2:	2b00      	cmp	r3, #0
 80295d4:	d008      	beq.n	80295e8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80295d6:	6878      	ldr	r0, [r7, #4]
 80295d8:	f000 f99d 	bl	8029916 <UART_EndTransmit_IT>
    return;
 80295dc:	e004      	b.n	80295e8 <HAL_UART_IRQHandler+0x514>
    return;
 80295de:	bf00      	nop
 80295e0:	e002      	b.n	80295e8 <HAL_UART_IRQHandler+0x514>
      return;
 80295e2:	bf00      	nop
 80295e4:	e000      	b.n	80295e8 <HAL_UART_IRQHandler+0x514>
      return;
 80295e6:	bf00      	nop
  }
}
 80295e8:	37e8      	adds	r7, #232	; 0xe8
 80295ea:	46bd      	mov	sp, r7
 80295ec:	bd80      	pop	{r7, pc}
 80295ee:	bf00      	nop

080295f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80295f0:	b480      	push	{r7}
 80295f2:	b083      	sub	sp, #12
 80295f4:	af00      	add	r7, sp, #0
 80295f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80295f8:	bf00      	nop
 80295fa:	370c      	adds	r7, #12
 80295fc:	46bd      	mov	sp, r7
 80295fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029602:	4770      	bx	lr

08029604 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8029604:	b480      	push	{r7}
 8029606:	b083      	sub	sp, #12
 8029608:	af00      	add	r7, sp, #0
 802960a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 802960c:	bf00      	nop
 802960e:	370c      	adds	r7, #12
 8029610:	46bd      	mov	sp, r7
 8029612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029616:	4770      	bx	lr

08029618 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8029618:	b480      	push	{r7}
 802961a:	b083      	sub	sp, #12
 802961c:	af00      	add	r7, sp, #0
 802961e:	6078      	str	r0, [r7, #4]
 8029620:	460b      	mov	r3, r1
 8029622:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8029624:	bf00      	nop
 8029626:	370c      	adds	r7, #12
 8029628:	46bd      	mov	sp, r7
 802962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802962e:	4770      	bx	lr

08029630 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8029630:	b580      	push	{r7, lr}
 8029632:	b090      	sub	sp, #64	; 0x40
 8029634:	af00      	add	r7, sp, #0
 8029636:	60f8      	str	r0, [r7, #12]
 8029638:	60b9      	str	r1, [r7, #8]
 802963a:	603b      	str	r3, [r7, #0]
 802963c:	4613      	mov	r3, r2
 802963e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8029640:	e050      	b.n	80296e4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8029642:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8029644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8029648:	d04c      	beq.n	80296e4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 802964a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802964c:	2b00      	cmp	r3, #0
 802964e:	d007      	beq.n	8029660 <UART_WaitOnFlagUntilTimeout+0x30>
 8029650:	f7f9 fed6 	bl	8023400 <HAL_GetTick>
 8029654:	4602      	mov	r2, r0
 8029656:	683b      	ldr	r3, [r7, #0]
 8029658:	1ad3      	subs	r3, r2, r3
 802965a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 802965c:	429a      	cmp	r2, r3
 802965e:	d241      	bcs.n	80296e4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8029660:	68fb      	ldr	r3, [r7, #12]
 8029662:	681b      	ldr	r3, [r3, #0]
 8029664:	330c      	adds	r3, #12
 8029666:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802966a:	e853 3f00 	ldrex	r3, [r3]
 802966e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8029670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8029672:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8029676:	63fb      	str	r3, [r7, #60]	; 0x3c
 8029678:	68fb      	ldr	r3, [r7, #12]
 802967a:	681b      	ldr	r3, [r3, #0]
 802967c:	330c      	adds	r3, #12
 802967e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8029680:	637a      	str	r2, [r7, #52]	; 0x34
 8029682:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029684:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8029686:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8029688:	e841 2300 	strex	r3, r2, [r1]
 802968c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 802968e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8029690:	2b00      	cmp	r3, #0
 8029692:	d1e5      	bne.n	8029660 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8029694:	68fb      	ldr	r3, [r7, #12]
 8029696:	681b      	ldr	r3, [r3, #0]
 8029698:	3314      	adds	r3, #20
 802969a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802969c:	697b      	ldr	r3, [r7, #20]
 802969e:	e853 3f00 	ldrex	r3, [r3]
 80296a2:	613b      	str	r3, [r7, #16]
   return(result);
 80296a4:	693b      	ldr	r3, [r7, #16]
 80296a6:	f023 0301 	bic.w	r3, r3, #1
 80296aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80296ac:	68fb      	ldr	r3, [r7, #12]
 80296ae:	681b      	ldr	r3, [r3, #0]
 80296b0:	3314      	adds	r3, #20
 80296b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80296b4:	623a      	str	r2, [r7, #32]
 80296b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80296b8:	69f9      	ldr	r1, [r7, #28]
 80296ba:	6a3a      	ldr	r2, [r7, #32]
 80296bc:	e841 2300 	strex	r3, r2, [r1]
 80296c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80296c2:	69bb      	ldr	r3, [r7, #24]
 80296c4:	2b00      	cmp	r3, #0
 80296c6:	d1e5      	bne.n	8029694 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80296c8:	68fb      	ldr	r3, [r7, #12]
 80296ca:	2220      	movs	r2, #32
 80296cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80296d0:	68fb      	ldr	r3, [r7, #12]
 80296d2:	2220      	movs	r2, #32
 80296d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80296d8:	68fb      	ldr	r3, [r7, #12]
 80296da:	2200      	movs	r2, #0
 80296dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80296e0:	2303      	movs	r3, #3
 80296e2:	e00f      	b.n	8029704 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80296e4:	68fb      	ldr	r3, [r7, #12]
 80296e6:	681b      	ldr	r3, [r3, #0]
 80296e8:	681a      	ldr	r2, [r3, #0]
 80296ea:	68bb      	ldr	r3, [r7, #8]
 80296ec:	4013      	ands	r3, r2
 80296ee:	68ba      	ldr	r2, [r7, #8]
 80296f0:	429a      	cmp	r2, r3
 80296f2:	bf0c      	ite	eq
 80296f4:	2301      	moveq	r3, #1
 80296f6:	2300      	movne	r3, #0
 80296f8:	b2db      	uxtb	r3, r3
 80296fa:	461a      	mov	r2, r3
 80296fc:	79fb      	ldrb	r3, [r7, #7]
 80296fe:	429a      	cmp	r2, r3
 8029700:	d09f      	beq.n	8029642 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8029702:	2300      	movs	r3, #0
}
 8029704:	4618      	mov	r0, r3
 8029706:	3740      	adds	r7, #64	; 0x40
 8029708:	46bd      	mov	sp, r7
 802970a:	bd80      	pop	{r7, pc}

0802970c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 802970c:	b480      	push	{r7}
 802970e:	b085      	sub	sp, #20
 8029710:	af00      	add	r7, sp, #0
 8029712:	60f8      	str	r0, [r7, #12]
 8029714:	60b9      	str	r1, [r7, #8]
 8029716:	4613      	mov	r3, r2
 8029718:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 802971a:	68fb      	ldr	r3, [r7, #12]
 802971c:	68ba      	ldr	r2, [r7, #8]
 802971e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8029720:	68fb      	ldr	r3, [r7, #12]
 8029722:	88fa      	ldrh	r2, [r7, #6]
 8029724:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8029726:	68fb      	ldr	r3, [r7, #12]
 8029728:	88fa      	ldrh	r2, [r7, #6]
 802972a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802972c:	68fb      	ldr	r3, [r7, #12]
 802972e:	2200      	movs	r2, #0
 8029730:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8029732:	68fb      	ldr	r3, [r7, #12]
 8029734:	2222      	movs	r2, #34	; 0x22
 8029736:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 802973a:	68fb      	ldr	r3, [r7, #12]
 802973c:	2200      	movs	r2, #0
 802973e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8029742:	68fb      	ldr	r3, [r7, #12]
 8029744:	691b      	ldr	r3, [r3, #16]
 8029746:	2b00      	cmp	r3, #0
 8029748:	d007      	beq.n	802975a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 802974a:	68fb      	ldr	r3, [r7, #12]
 802974c:	681b      	ldr	r3, [r3, #0]
 802974e:	68da      	ldr	r2, [r3, #12]
 8029750:	68fb      	ldr	r3, [r7, #12]
 8029752:	681b      	ldr	r3, [r3, #0]
 8029754:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8029758:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 802975a:	68fb      	ldr	r3, [r7, #12]
 802975c:	681b      	ldr	r3, [r3, #0]
 802975e:	695a      	ldr	r2, [r3, #20]
 8029760:	68fb      	ldr	r3, [r7, #12]
 8029762:	681b      	ldr	r3, [r3, #0]
 8029764:	f042 0201 	orr.w	r2, r2, #1
 8029768:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 802976a:	68fb      	ldr	r3, [r7, #12]
 802976c:	681b      	ldr	r3, [r3, #0]
 802976e:	68da      	ldr	r2, [r3, #12]
 8029770:	68fb      	ldr	r3, [r7, #12]
 8029772:	681b      	ldr	r3, [r3, #0]
 8029774:	f042 0220 	orr.w	r2, r2, #32
 8029778:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 802977a:	2300      	movs	r3, #0
}
 802977c:	4618      	mov	r0, r3
 802977e:	3714      	adds	r7, #20
 8029780:	46bd      	mov	sp, r7
 8029782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029786:	4770      	bx	lr

08029788 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8029788:	b480      	push	{r7}
 802978a:	b095      	sub	sp, #84	; 0x54
 802978c:	af00      	add	r7, sp, #0
 802978e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8029790:	687b      	ldr	r3, [r7, #4]
 8029792:	681b      	ldr	r3, [r3, #0]
 8029794:	330c      	adds	r3, #12
 8029796:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802979a:	e853 3f00 	ldrex	r3, [r3]
 802979e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80297a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80297a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80297a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80297a8:	687b      	ldr	r3, [r7, #4]
 80297aa:	681b      	ldr	r3, [r3, #0]
 80297ac:	330c      	adds	r3, #12
 80297ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80297b0:	643a      	str	r2, [r7, #64]	; 0x40
 80297b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80297b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80297b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80297b8:	e841 2300 	strex	r3, r2, [r1]
 80297bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80297be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80297c0:	2b00      	cmp	r3, #0
 80297c2:	d1e5      	bne.n	8029790 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80297c4:	687b      	ldr	r3, [r7, #4]
 80297c6:	681b      	ldr	r3, [r3, #0]
 80297c8:	3314      	adds	r3, #20
 80297ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80297cc:	6a3b      	ldr	r3, [r7, #32]
 80297ce:	e853 3f00 	ldrex	r3, [r3]
 80297d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80297d4:	69fb      	ldr	r3, [r7, #28]
 80297d6:	f023 0301 	bic.w	r3, r3, #1
 80297da:	64bb      	str	r3, [r7, #72]	; 0x48
 80297dc:	687b      	ldr	r3, [r7, #4]
 80297de:	681b      	ldr	r3, [r3, #0]
 80297e0:	3314      	adds	r3, #20
 80297e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80297e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80297e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80297e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80297ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80297ec:	e841 2300 	strex	r3, r2, [r1]
 80297f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80297f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80297f4:	2b00      	cmp	r3, #0
 80297f6:	d1e5      	bne.n	80297c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80297f8:	687b      	ldr	r3, [r7, #4]
 80297fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80297fc:	2b01      	cmp	r3, #1
 80297fe:	d119      	bne.n	8029834 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8029800:	687b      	ldr	r3, [r7, #4]
 8029802:	681b      	ldr	r3, [r3, #0]
 8029804:	330c      	adds	r3, #12
 8029806:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029808:	68fb      	ldr	r3, [r7, #12]
 802980a:	e853 3f00 	ldrex	r3, [r3]
 802980e:	60bb      	str	r3, [r7, #8]
   return(result);
 8029810:	68bb      	ldr	r3, [r7, #8]
 8029812:	f023 0310 	bic.w	r3, r3, #16
 8029816:	647b      	str	r3, [r7, #68]	; 0x44
 8029818:	687b      	ldr	r3, [r7, #4]
 802981a:	681b      	ldr	r3, [r3, #0]
 802981c:	330c      	adds	r3, #12
 802981e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8029820:	61ba      	str	r2, [r7, #24]
 8029822:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029824:	6979      	ldr	r1, [r7, #20]
 8029826:	69ba      	ldr	r2, [r7, #24]
 8029828:	e841 2300 	strex	r3, r2, [r1]
 802982c:	613b      	str	r3, [r7, #16]
   return(result);
 802982e:	693b      	ldr	r3, [r7, #16]
 8029830:	2b00      	cmp	r3, #0
 8029832:	d1e5      	bne.n	8029800 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8029834:	687b      	ldr	r3, [r7, #4]
 8029836:	2220      	movs	r2, #32
 8029838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802983c:	687b      	ldr	r3, [r7, #4]
 802983e:	2200      	movs	r2, #0
 8029840:	631a      	str	r2, [r3, #48]	; 0x30
}
 8029842:	bf00      	nop
 8029844:	3754      	adds	r7, #84	; 0x54
 8029846:	46bd      	mov	sp, r7
 8029848:	f85d 7b04 	ldr.w	r7, [sp], #4
 802984c:	4770      	bx	lr

0802984e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802984e:	b580      	push	{r7, lr}
 8029850:	b084      	sub	sp, #16
 8029852:	af00      	add	r7, sp, #0
 8029854:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8029856:	687b      	ldr	r3, [r7, #4]
 8029858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802985a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 802985c:	68fb      	ldr	r3, [r7, #12]
 802985e:	2200      	movs	r2, #0
 8029860:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8029862:	68fb      	ldr	r3, [r7, #12]
 8029864:	2200      	movs	r2, #0
 8029866:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8029868:	68f8      	ldr	r0, [r7, #12]
 802986a:	f7ff fecb 	bl	8029604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802986e:	bf00      	nop
 8029870:	3710      	adds	r7, #16
 8029872:	46bd      	mov	sp, r7
 8029874:	bd80      	pop	{r7, pc}

08029876 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8029876:	b480      	push	{r7}
 8029878:	b085      	sub	sp, #20
 802987a:	af00      	add	r7, sp, #0
 802987c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 802987e:	687b      	ldr	r3, [r7, #4]
 8029880:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8029884:	b2db      	uxtb	r3, r3
 8029886:	2b21      	cmp	r3, #33	; 0x21
 8029888:	d13e      	bne.n	8029908 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802988a:	687b      	ldr	r3, [r7, #4]
 802988c:	689b      	ldr	r3, [r3, #8]
 802988e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8029892:	d114      	bne.n	80298be <UART_Transmit_IT+0x48>
 8029894:	687b      	ldr	r3, [r7, #4]
 8029896:	691b      	ldr	r3, [r3, #16]
 8029898:	2b00      	cmp	r3, #0
 802989a:	d110      	bne.n	80298be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 802989c:	687b      	ldr	r3, [r7, #4]
 802989e:	6a1b      	ldr	r3, [r3, #32]
 80298a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80298a2:	68fb      	ldr	r3, [r7, #12]
 80298a4:	881b      	ldrh	r3, [r3, #0]
 80298a6:	461a      	mov	r2, r3
 80298a8:	687b      	ldr	r3, [r7, #4]
 80298aa:	681b      	ldr	r3, [r3, #0]
 80298ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80298b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80298b2:	687b      	ldr	r3, [r7, #4]
 80298b4:	6a1b      	ldr	r3, [r3, #32]
 80298b6:	1c9a      	adds	r2, r3, #2
 80298b8:	687b      	ldr	r3, [r7, #4]
 80298ba:	621a      	str	r2, [r3, #32]
 80298bc:	e008      	b.n	80298d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80298be:	687b      	ldr	r3, [r7, #4]
 80298c0:	6a1b      	ldr	r3, [r3, #32]
 80298c2:	1c59      	adds	r1, r3, #1
 80298c4:	687a      	ldr	r2, [r7, #4]
 80298c6:	6211      	str	r1, [r2, #32]
 80298c8:	781a      	ldrb	r2, [r3, #0]
 80298ca:	687b      	ldr	r3, [r7, #4]
 80298cc:	681b      	ldr	r3, [r3, #0]
 80298ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80298d0:	687b      	ldr	r3, [r7, #4]
 80298d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80298d4:	b29b      	uxth	r3, r3
 80298d6:	3b01      	subs	r3, #1
 80298d8:	b29b      	uxth	r3, r3
 80298da:	687a      	ldr	r2, [r7, #4]
 80298dc:	4619      	mov	r1, r3
 80298de:	84d1      	strh	r1, [r2, #38]	; 0x26
 80298e0:	2b00      	cmp	r3, #0
 80298e2:	d10f      	bne.n	8029904 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80298e4:	687b      	ldr	r3, [r7, #4]
 80298e6:	681b      	ldr	r3, [r3, #0]
 80298e8:	68da      	ldr	r2, [r3, #12]
 80298ea:	687b      	ldr	r3, [r7, #4]
 80298ec:	681b      	ldr	r3, [r3, #0]
 80298ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80298f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80298f4:	687b      	ldr	r3, [r7, #4]
 80298f6:	681b      	ldr	r3, [r3, #0]
 80298f8:	68da      	ldr	r2, [r3, #12]
 80298fa:	687b      	ldr	r3, [r7, #4]
 80298fc:	681b      	ldr	r3, [r3, #0]
 80298fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8029902:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8029904:	2300      	movs	r3, #0
 8029906:	e000      	b.n	802990a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8029908:	2302      	movs	r3, #2
  }
}
 802990a:	4618      	mov	r0, r3
 802990c:	3714      	adds	r7, #20
 802990e:	46bd      	mov	sp, r7
 8029910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029914:	4770      	bx	lr

08029916 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8029916:	b580      	push	{r7, lr}
 8029918:	b082      	sub	sp, #8
 802991a:	af00      	add	r7, sp, #0
 802991c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 802991e:	687b      	ldr	r3, [r7, #4]
 8029920:	681b      	ldr	r3, [r3, #0]
 8029922:	68da      	ldr	r2, [r3, #12]
 8029924:	687b      	ldr	r3, [r7, #4]
 8029926:	681b      	ldr	r3, [r3, #0]
 8029928:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802992c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 802992e:	687b      	ldr	r3, [r7, #4]
 8029930:	2220      	movs	r2, #32
 8029932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8029936:	6878      	ldr	r0, [r7, #4]
 8029938:	f7ff fe5a 	bl	80295f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 802993c:	2300      	movs	r3, #0
}
 802993e:	4618      	mov	r0, r3
 8029940:	3708      	adds	r7, #8
 8029942:	46bd      	mov	sp, r7
 8029944:	bd80      	pop	{r7, pc}

08029946 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8029946:	b580      	push	{r7, lr}
 8029948:	b08c      	sub	sp, #48	; 0x30
 802994a:	af00      	add	r7, sp, #0
 802994c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 802994e:	687b      	ldr	r3, [r7, #4]
 8029950:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8029954:	b2db      	uxtb	r3, r3
 8029956:	2b22      	cmp	r3, #34	; 0x22
 8029958:	f040 80ab 	bne.w	8029ab2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802995c:	687b      	ldr	r3, [r7, #4]
 802995e:	689b      	ldr	r3, [r3, #8]
 8029960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8029964:	d117      	bne.n	8029996 <UART_Receive_IT+0x50>
 8029966:	687b      	ldr	r3, [r7, #4]
 8029968:	691b      	ldr	r3, [r3, #16]
 802996a:	2b00      	cmp	r3, #0
 802996c:	d113      	bne.n	8029996 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 802996e:	2300      	movs	r3, #0
 8029970:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8029972:	687b      	ldr	r3, [r7, #4]
 8029974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8029976:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8029978:	687b      	ldr	r3, [r7, #4]
 802997a:	681b      	ldr	r3, [r3, #0]
 802997c:	685b      	ldr	r3, [r3, #4]
 802997e:	b29b      	uxth	r3, r3
 8029980:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8029984:	b29a      	uxth	r2, r3
 8029986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8029988:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 802998a:	687b      	ldr	r3, [r7, #4]
 802998c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802998e:	1c9a      	adds	r2, r3, #2
 8029990:	687b      	ldr	r3, [r7, #4]
 8029992:	629a      	str	r2, [r3, #40]	; 0x28
 8029994:	e026      	b.n	80299e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8029996:	687b      	ldr	r3, [r7, #4]
 8029998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802999a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 802999c:	2300      	movs	r3, #0
 802999e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80299a0:	687b      	ldr	r3, [r7, #4]
 80299a2:	689b      	ldr	r3, [r3, #8]
 80299a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80299a8:	d007      	beq.n	80299ba <UART_Receive_IT+0x74>
 80299aa:	687b      	ldr	r3, [r7, #4]
 80299ac:	689b      	ldr	r3, [r3, #8]
 80299ae:	2b00      	cmp	r3, #0
 80299b0:	d10a      	bne.n	80299c8 <UART_Receive_IT+0x82>
 80299b2:	687b      	ldr	r3, [r7, #4]
 80299b4:	691b      	ldr	r3, [r3, #16]
 80299b6:	2b00      	cmp	r3, #0
 80299b8:	d106      	bne.n	80299c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80299ba:	687b      	ldr	r3, [r7, #4]
 80299bc:	681b      	ldr	r3, [r3, #0]
 80299be:	685b      	ldr	r3, [r3, #4]
 80299c0:	b2da      	uxtb	r2, r3
 80299c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80299c4:	701a      	strb	r2, [r3, #0]
 80299c6:	e008      	b.n	80299da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80299c8:	687b      	ldr	r3, [r7, #4]
 80299ca:	681b      	ldr	r3, [r3, #0]
 80299cc:	685b      	ldr	r3, [r3, #4]
 80299ce:	b2db      	uxtb	r3, r3
 80299d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80299d4:	b2da      	uxtb	r2, r3
 80299d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80299d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80299da:	687b      	ldr	r3, [r7, #4]
 80299dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80299de:	1c5a      	adds	r2, r3, #1
 80299e0:	687b      	ldr	r3, [r7, #4]
 80299e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80299e4:	687b      	ldr	r3, [r7, #4]
 80299e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80299e8:	b29b      	uxth	r3, r3
 80299ea:	3b01      	subs	r3, #1
 80299ec:	b29b      	uxth	r3, r3
 80299ee:	687a      	ldr	r2, [r7, #4]
 80299f0:	4619      	mov	r1, r3
 80299f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80299f4:	2b00      	cmp	r3, #0
 80299f6:	d15a      	bne.n	8029aae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80299f8:	687b      	ldr	r3, [r7, #4]
 80299fa:	681b      	ldr	r3, [r3, #0]
 80299fc:	68da      	ldr	r2, [r3, #12]
 80299fe:	687b      	ldr	r3, [r7, #4]
 8029a00:	681b      	ldr	r3, [r3, #0]
 8029a02:	f022 0220 	bic.w	r2, r2, #32
 8029a06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8029a08:	687b      	ldr	r3, [r7, #4]
 8029a0a:	681b      	ldr	r3, [r3, #0]
 8029a0c:	68da      	ldr	r2, [r3, #12]
 8029a0e:	687b      	ldr	r3, [r7, #4]
 8029a10:	681b      	ldr	r3, [r3, #0]
 8029a12:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8029a16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8029a18:	687b      	ldr	r3, [r7, #4]
 8029a1a:	681b      	ldr	r3, [r3, #0]
 8029a1c:	695a      	ldr	r2, [r3, #20]
 8029a1e:	687b      	ldr	r3, [r7, #4]
 8029a20:	681b      	ldr	r3, [r3, #0]
 8029a22:	f022 0201 	bic.w	r2, r2, #1
 8029a26:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8029a28:	687b      	ldr	r3, [r7, #4]
 8029a2a:	2220      	movs	r2, #32
 8029a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8029a30:	687b      	ldr	r3, [r7, #4]
 8029a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8029a34:	2b01      	cmp	r3, #1
 8029a36:	d135      	bne.n	8029aa4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8029a38:	687b      	ldr	r3, [r7, #4]
 8029a3a:	2200      	movs	r2, #0
 8029a3c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8029a3e:	687b      	ldr	r3, [r7, #4]
 8029a40:	681b      	ldr	r3, [r3, #0]
 8029a42:	330c      	adds	r3, #12
 8029a44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029a46:	697b      	ldr	r3, [r7, #20]
 8029a48:	e853 3f00 	ldrex	r3, [r3]
 8029a4c:	613b      	str	r3, [r7, #16]
   return(result);
 8029a4e:	693b      	ldr	r3, [r7, #16]
 8029a50:	f023 0310 	bic.w	r3, r3, #16
 8029a54:	627b      	str	r3, [r7, #36]	; 0x24
 8029a56:	687b      	ldr	r3, [r7, #4]
 8029a58:	681b      	ldr	r3, [r3, #0]
 8029a5a:	330c      	adds	r3, #12
 8029a5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8029a5e:	623a      	str	r2, [r7, #32]
 8029a60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029a62:	69f9      	ldr	r1, [r7, #28]
 8029a64:	6a3a      	ldr	r2, [r7, #32]
 8029a66:	e841 2300 	strex	r3, r2, [r1]
 8029a6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8029a6c:	69bb      	ldr	r3, [r7, #24]
 8029a6e:	2b00      	cmp	r3, #0
 8029a70:	d1e5      	bne.n	8029a3e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8029a72:	687b      	ldr	r3, [r7, #4]
 8029a74:	681b      	ldr	r3, [r3, #0]
 8029a76:	681b      	ldr	r3, [r3, #0]
 8029a78:	f003 0310 	and.w	r3, r3, #16
 8029a7c:	2b10      	cmp	r3, #16
 8029a7e:	d10a      	bne.n	8029a96 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8029a80:	2300      	movs	r3, #0
 8029a82:	60fb      	str	r3, [r7, #12]
 8029a84:	687b      	ldr	r3, [r7, #4]
 8029a86:	681b      	ldr	r3, [r3, #0]
 8029a88:	681b      	ldr	r3, [r3, #0]
 8029a8a:	60fb      	str	r3, [r7, #12]
 8029a8c:	687b      	ldr	r3, [r7, #4]
 8029a8e:	681b      	ldr	r3, [r3, #0]
 8029a90:	685b      	ldr	r3, [r3, #4]
 8029a92:	60fb      	str	r3, [r7, #12]
 8029a94:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8029a96:	687b      	ldr	r3, [r7, #4]
 8029a98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8029a9a:	4619      	mov	r1, r3
 8029a9c:	6878      	ldr	r0, [r7, #4]
 8029a9e:	f7ff fdbb 	bl	8029618 <HAL_UARTEx_RxEventCallback>
 8029aa2:	e002      	b.n	8029aaa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8029aa4:	6878      	ldr	r0, [r7, #4]
 8029aa6:	f7f7 fa3b 	bl	8020f20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8029aaa:	2300      	movs	r3, #0
 8029aac:	e002      	b.n	8029ab4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8029aae:	2300      	movs	r3, #0
 8029ab0:	e000      	b.n	8029ab4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8029ab2:	2302      	movs	r3, #2
  }
}
 8029ab4:	4618      	mov	r0, r3
 8029ab6:	3730      	adds	r7, #48	; 0x30
 8029ab8:	46bd      	mov	sp, r7
 8029aba:	bd80      	pop	{r7, pc}

08029abc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8029abc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8029ac0:	b0c0      	sub	sp, #256	; 0x100
 8029ac2:	af00      	add	r7, sp, #0
 8029ac4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8029ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029acc:	681b      	ldr	r3, [r3, #0]
 8029ace:	691b      	ldr	r3, [r3, #16]
 8029ad0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8029ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029ad8:	68d9      	ldr	r1, [r3, #12]
 8029ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029ade:	681a      	ldr	r2, [r3, #0]
 8029ae0:	ea40 0301 	orr.w	r3, r0, r1
 8029ae4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8029ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029aea:	689a      	ldr	r2, [r3, #8]
 8029aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029af0:	691b      	ldr	r3, [r3, #16]
 8029af2:	431a      	orrs	r2, r3
 8029af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029af8:	695b      	ldr	r3, [r3, #20]
 8029afa:	431a      	orrs	r2, r3
 8029afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029b00:	69db      	ldr	r3, [r3, #28]
 8029b02:	4313      	orrs	r3, r2
 8029b04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8029b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029b0c:	681b      	ldr	r3, [r3, #0]
 8029b0e:	68db      	ldr	r3, [r3, #12]
 8029b10:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8029b14:	f021 010c 	bic.w	r1, r1, #12
 8029b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029b1c:	681a      	ldr	r2, [r3, #0]
 8029b1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8029b22:	430b      	orrs	r3, r1
 8029b24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8029b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029b2a:	681b      	ldr	r3, [r3, #0]
 8029b2c:	695b      	ldr	r3, [r3, #20]
 8029b2e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8029b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029b36:	6999      	ldr	r1, [r3, #24]
 8029b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029b3c:	681a      	ldr	r2, [r3, #0]
 8029b3e:	ea40 0301 	orr.w	r3, r0, r1
 8029b42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8029b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029b48:	681a      	ldr	r2, [r3, #0]
 8029b4a:	4b8f      	ldr	r3, [pc, #572]	; (8029d88 <UART_SetConfig+0x2cc>)
 8029b4c:	429a      	cmp	r2, r3
 8029b4e:	d005      	beq.n	8029b5c <UART_SetConfig+0xa0>
 8029b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029b54:	681a      	ldr	r2, [r3, #0]
 8029b56:	4b8d      	ldr	r3, [pc, #564]	; (8029d8c <UART_SetConfig+0x2d0>)
 8029b58:	429a      	cmp	r2, r3
 8029b5a:	d104      	bne.n	8029b66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8029b5c:	f7fd fcb2 	bl	80274c4 <HAL_RCC_GetPCLK2Freq>
 8029b60:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8029b64:	e003      	b.n	8029b6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8029b66:	f7fd fc99 	bl	802749c <HAL_RCC_GetPCLK1Freq>
 8029b6a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8029b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029b72:	69db      	ldr	r3, [r3, #28]
 8029b74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8029b78:	f040 810c 	bne.w	8029d94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8029b7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8029b80:	2200      	movs	r2, #0
 8029b82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8029b86:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8029b8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8029b8e:	4622      	mov	r2, r4
 8029b90:	462b      	mov	r3, r5
 8029b92:	1891      	adds	r1, r2, r2
 8029b94:	65b9      	str	r1, [r7, #88]	; 0x58
 8029b96:	415b      	adcs	r3, r3
 8029b98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8029b9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8029b9e:	4621      	mov	r1, r4
 8029ba0:	eb12 0801 	adds.w	r8, r2, r1
 8029ba4:	4629      	mov	r1, r5
 8029ba6:	eb43 0901 	adc.w	r9, r3, r1
 8029baa:	f04f 0200 	mov.w	r2, #0
 8029bae:	f04f 0300 	mov.w	r3, #0
 8029bb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8029bb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8029bba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8029bbe:	4690      	mov	r8, r2
 8029bc0:	4699      	mov	r9, r3
 8029bc2:	4623      	mov	r3, r4
 8029bc4:	eb18 0303 	adds.w	r3, r8, r3
 8029bc8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8029bcc:	462b      	mov	r3, r5
 8029bce:	eb49 0303 	adc.w	r3, r9, r3
 8029bd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8029bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029bda:	685b      	ldr	r3, [r3, #4]
 8029bdc:	2200      	movs	r2, #0
 8029bde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8029be2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8029be6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8029bea:	460b      	mov	r3, r1
 8029bec:	18db      	adds	r3, r3, r3
 8029bee:	653b      	str	r3, [r7, #80]	; 0x50
 8029bf0:	4613      	mov	r3, r2
 8029bf2:	eb42 0303 	adc.w	r3, r2, r3
 8029bf6:	657b      	str	r3, [r7, #84]	; 0x54
 8029bf8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8029bfc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8029c00:	f7f6 fb46 	bl	8020290 <__aeabi_uldivmod>
 8029c04:	4602      	mov	r2, r0
 8029c06:	460b      	mov	r3, r1
 8029c08:	4b61      	ldr	r3, [pc, #388]	; (8029d90 <UART_SetConfig+0x2d4>)
 8029c0a:	fba3 2302 	umull	r2, r3, r3, r2
 8029c0e:	095b      	lsrs	r3, r3, #5
 8029c10:	011c      	lsls	r4, r3, #4
 8029c12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8029c16:	2200      	movs	r2, #0
 8029c18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8029c1c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8029c20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8029c24:	4642      	mov	r2, r8
 8029c26:	464b      	mov	r3, r9
 8029c28:	1891      	adds	r1, r2, r2
 8029c2a:	64b9      	str	r1, [r7, #72]	; 0x48
 8029c2c:	415b      	adcs	r3, r3
 8029c2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8029c30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8029c34:	4641      	mov	r1, r8
 8029c36:	eb12 0a01 	adds.w	sl, r2, r1
 8029c3a:	4649      	mov	r1, r9
 8029c3c:	eb43 0b01 	adc.w	fp, r3, r1
 8029c40:	f04f 0200 	mov.w	r2, #0
 8029c44:	f04f 0300 	mov.w	r3, #0
 8029c48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8029c4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8029c50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8029c54:	4692      	mov	sl, r2
 8029c56:	469b      	mov	fp, r3
 8029c58:	4643      	mov	r3, r8
 8029c5a:	eb1a 0303 	adds.w	r3, sl, r3
 8029c5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8029c62:	464b      	mov	r3, r9
 8029c64:	eb4b 0303 	adc.w	r3, fp, r3
 8029c68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8029c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029c70:	685b      	ldr	r3, [r3, #4]
 8029c72:	2200      	movs	r2, #0
 8029c74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8029c78:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8029c7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8029c80:	460b      	mov	r3, r1
 8029c82:	18db      	adds	r3, r3, r3
 8029c84:	643b      	str	r3, [r7, #64]	; 0x40
 8029c86:	4613      	mov	r3, r2
 8029c88:	eb42 0303 	adc.w	r3, r2, r3
 8029c8c:	647b      	str	r3, [r7, #68]	; 0x44
 8029c8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8029c92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8029c96:	f7f6 fafb 	bl	8020290 <__aeabi_uldivmod>
 8029c9a:	4602      	mov	r2, r0
 8029c9c:	460b      	mov	r3, r1
 8029c9e:	4611      	mov	r1, r2
 8029ca0:	4b3b      	ldr	r3, [pc, #236]	; (8029d90 <UART_SetConfig+0x2d4>)
 8029ca2:	fba3 2301 	umull	r2, r3, r3, r1
 8029ca6:	095b      	lsrs	r3, r3, #5
 8029ca8:	2264      	movs	r2, #100	; 0x64
 8029caa:	fb02 f303 	mul.w	r3, r2, r3
 8029cae:	1acb      	subs	r3, r1, r3
 8029cb0:	00db      	lsls	r3, r3, #3
 8029cb2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8029cb6:	4b36      	ldr	r3, [pc, #216]	; (8029d90 <UART_SetConfig+0x2d4>)
 8029cb8:	fba3 2302 	umull	r2, r3, r3, r2
 8029cbc:	095b      	lsrs	r3, r3, #5
 8029cbe:	005b      	lsls	r3, r3, #1
 8029cc0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8029cc4:	441c      	add	r4, r3
 8029cc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8029cca:	2200      	movs	r2, #0
 8029ccc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8029cd0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8029cd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8029cd8:	4642      	mov	r2, r8
 8029cda:	464b      	mov	r3, r9
 8029cdc:	1891      	adds	r1, r2, r2
 8029cde:	63b9      	str	r1, [r7, #56]	; 0x38
 8029ce0:	415b      	adcs	r3, r3
 8029ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8029ce4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8029ce8:	4641      	mov	r1, r8
 8029cea:	1851      	adds	r1, r2, r1
 8029cec:	6339      	str	r1, [r7, #48]	; 0x30
 8029cee:	4649      	mov	r1, r9
 8029cf0:	414b      	adcs	r3, r1
 8029cf2:	637b      	str	r3, [r7, #52]	; 0x34
 8029cf4:	f04f 0200 	mov.w	r2, #0
 8029cf8:	f04f 0300 	mov.w	r3, #0
 8029cfc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8029d00:	4659      	mov	r1, fp
 8029d02:	00cb      	lsls	r3, r1, #3
 8029d04:	4651      	mov	r1, sl
 8029d06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8029d0a:	4651      	mov	r1, sl
 8029d0c:	00ca      	lsls	r2, r1, #3
 8029d0e:	4610      	mov	r0, r2
 8029d10:	4619      	mov	r1, r3
 8029d12:	4603      	mov	r3, r0
 8029d14:	4642      	mov	r2, r8
 8029d16:	189b      	adds	r3, r3, r2
 8029d18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8029d1c:	464b      	mov	r3, r9
 8029d1e:	460a      	mov	r2, r1
 8029d20:	eb42 0303 	adc.w	r3, r2, r3
 8029d24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8029d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029d2c:	685b      	ldr	r3, [r3, #4]
 8029d2e:	2200      	movs	r2, #0
 8029d30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8029d34:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8029d38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8029d3c:	460b      	mov	r3, r1
 8029d3e:	18db      	adds	r3, r3, r3
 8029d40:	62bb      	str	r3, [r7, #40]	; 0x28
 8029d42:	4613      	mov	r3, r2
 8029d44:	eb42 0303 	adc.w	r3, r2, r3
 8029d48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8029d4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8029d4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8029d52:	f7f6 fa9d 	bl	8020290 <__aeabi_uldivmod>
 8029d56:	4602      	mov	r2, r0
 8029d58:	460b      	mov	r3, r1
 8029d5a:	4b0d      	ldr	r3, [pc, #52]	; (8029d90 <UART_SetConfig+0x2d4>)
 8029d5c:	fba3 1302 	umull	r1, r3, r3, r2
 8029d60:	095b      	lsrs	r3, r3, #5
 8029d62:	2164      	movs	r1, #100	; 0x64
 8029d64:	fb01 f303 	mul.w	r3, r1, r3
 8029d68:	1ad3      	subs	r3, r2, r3
 8029d6a:	00db      	lsls	r3, r3, #3
 8029d6c:	3332      	adds	r3, #50	; 0x32
 8029d6e:	4a08      	ldr	r2, [pc, #32]	; (8029d90 <UART_SetConfig+0x2d4>)
 8029d70:	fba2 2303 	umull	r2, r3, r2, r3
 8029d74:	095b      	lsrs	r3, r3, #5
 8029d76:	f003 0207 	and.w	r2, r3, #7
 8029d7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029d7e:	681b      	ldr	r3, [r3, #0]
 8029d80:	4422      	add	r2, r4
 8029d82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8029d84:	e105      	b.n	8029f92 <UART_SetConfig+0x4d6>
 8029d86:	bf00      	nop
 8029d88:	40011000 	.word	0x40011000
 8029d8c:	40011400 	.word	0x40011400
 8029d90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8029d94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8029d98:	2200      	movs	r2, #0
 8029d9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8029d9e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8029da2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8029da6:	4642      	mov	r2, r8
 8029da8:	464b      	mov	r3, r9
 8029daa:	1891      	adds	r1, r2, r2
 8029dac:	6239      	str	r1, [r7, #32]
 8029dae:	415b      	adcs	r3, r3
 8029db0:	627b      	str	r3, [r7, #36]	; 0x24
 8029db2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8029db6:	4641      	mov	r1, r8
 8029db8:	1854      	adds	r4, r2, r1
 8029dba:	4649      	mov	r1, r9
 8029dbc:	eb43 0501 	adc.w	r5, r3, r1
 8029dc0:	f04f 0200 	mov.w	r2, #0
 8029dc4:	f04f 0300 	mov.w	r3, #0
 8029dc8:	00eb      	lsls	r3, r5, #3
 8029dca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8029dce:	00e2      	lsls	r2, r4, #3
 8029dd0:	4614      	mov	r4, r2
 8029dd2:	461d      	mov	r5, r3
 8029dd4:	4643      	mov	r3, r8
 8029dd6:	18e3      	adds	r3, r4, r3
 8029dd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8029ddc:	464b      	mov	r3, r9
 8029dde:	eb45 0303 	adc.w	r3, r5, r3
 8029de2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8029de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029dea:	685b      	ldr	r3, [r3, #4]
 8029dec:	2200      	movs	r2, #0
 8029dee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8029df2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8029df6:	f04f 0200 	mov.w	r2, #0
 8029dfa:	f04f 0300 	mov.w	r3, #0
 8029dfe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8029e02:	4629      	mov	r1, r5
 8029e04:	008b      	lsls	r3, r1, #2
 8029e06:	4621      	mov	r1, r4
 8029e08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8029e0c:	4621      	mov	r1, r4
 8029e0e:	008a      	lsls	r2, r1, #2
 8029e10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8029e14:	f7f6 fa3c 	bl	8020290 <__aeabi_uldivmod>
 8029e18:	4602      	mov	r2, r0
 8029e1a:	460b      	mov	r3, r1
 8029e1c:	4b60      	ldr	r3, [pc, #384]	; (8029fa0 <UART_SetConfig+0x4e4>)
 8029e1e:	fba3 2302 	umull	r2, r3, r3, r2
 8029e22:	095b      	lsrs	r3, r3, #5
 8029e24:	011c      	lsls	r4, r3, #4
 8029e26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8029e2a:	2200      	movs	r2, #0
 8029e2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8029e30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8029e34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8029e38:	4642      	mov	r2, r8
 8029e3a:	464b      	mov	r3, r9
 8029e3c:	1891      	adds	r1, r2, r2
 8029e3e:	61b9      	str	r1, [r7, #24]
 8029e40:	415b      	adcs	r3, r3
 8029e42:	61fb      	str	r3, [r7, #28]
 8029e44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8029e48:	4641      	mov	r1, r8
 8029e4a:	1851      	adds	r1, r2, r1
 8029e4c:	6139      	str	r1, [r7, #16]
 8029e4e:	4649      	mov	r1, r9
 8029e50:	414b      	adcs	r3, r1
 8029e52:	617b      	str	r3, [r7, #20]
 8029e54:	f04f 0200 	mov.w	r2, #0
 8029e58:	f04f 0300 	mov.w	r3, #0
 8029e5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8029e60:	4659      	mov	r1, fp
 8029e62:	00cb      	lsls	r3, r1, #3
 8029e64:	4651      	mov	r1, sl
 8029e66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8029e6a:	4651      	mov	r1, sl
 8029e6c:	00ca      	lsls	r2, r1, #3
 8029e6e:	4610      	mov	r0, r2
 8029e70:	4619      	mov	r1, r3
 8029e72:	4603      	mov	r3, r0
 8029e74:	4642      	mov	r2, r8
 8029e76:	189b      	adds	r3, r3, r2
 8029e78:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8029e7c:	464b      	mov	r3, r9
 8029e7e:	460a      	mov	r2, r1
 8029e80:	eb42 0303 	adc.w	r3, r2, r3
 8029e84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8029e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029e8c:	685b      	ldr	r3, [r3, #4]
 8029e8e:	2200      	movs	r2, #0
 8029e90:	67bb      	str	r3, [r7, #120]	; 0x78
 8029e92:	67fa      	str	r2, [r7, #124]	; 0x7c
 8029e94:	f04f 0200 	mov.w	r2, #0
 8029e98:	f04f 0300 	mov.w	r3, #0
 8029e9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8029ea0:	4649      	mov	r1, r9
 8029ea2:	008b      	lsls	r3, r1, #2
 8029ea4:	4641      	mov	r1, r8
 8029ea6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8029eaa:	4641      	mov	r1, r8
 8029eac:	008a      	lsls	r2, r1, #2
 8029eae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8029eb2:	f7f6 f9ed 	bl	8020290 <__aeabi_uldivmod>
 8029eb6:	4602      	mov	r2, r0
 8029eb8:	460b      	mov	r3, r1
 8029eba:	4b39      	ldr	r3, [pc, #228]	; (8029fa0 <UART_SetConfig+0x4e4>)
 8029ebc:	fba3 1302 	umull	r1, r3, r3, r2
 8029ec0:	095b      	lsrs	r3, r3, #5
 8029ec2:	2164      	movs	r1, #100	; 0x64
 8029ec4:	fb01 f303 	mul.w	r3, r1, r3
 8029ec8:	1ad3      	subs	r3, r2, r3
 8029eca:	011b      	lsls	r3, r3, #4
 8029ecc:	3332      	adds	r3, #50	; 0x32
 8029ece:	4a34      	ldr	r2, [pc, #208]	; (8029fa0 <UART_SetConfig+0x4e4>)
 8029ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8029ed4:	095b      	lsrs	r3, r3, #5
 8029ed6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8029eda:	441c      	add	r4, r3
 8029edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8029ee0:	2200      	movs	r2, #0
 8029ee2:	673b      	str	r3, [r7, #112]	; 0x70
 8029ee4:	677a      	str	r2, [r7, #116]	; 0x74
 8029ee6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8029eea:	4642      	mov	r2, r8
 8029eec:	464b      	mov	r3, r9
 8029eee:	1891      	adds	r1, r2, r2
 8029ef0:	60b9      	str	r1, [r7, #8]
 8029ef2:	415b      	adcs	r3, r3
 8029ef4:	60fb      	str	r3, [r7, #12]
 8029ef6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8029efa:	4641      	mov	r1, r8
 8029efc:	1851      	adds	r1, r2, r1
 8029efe:	6039      	str	r1, [r7, #0]
 8029f00:	4649      	mov	r1, r9
 8029f02:	414b      	adcs	r3, r1
 8029f04:	607b      	str	r3, [r7, #4]
 8029f06:	f04f 0200 	mov.w	r2, #0
 8029f0a:	f04f 0300 	mov.w	r3, #0
 8029f0e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8029f12:	4659      	mov	r1, fp
 8029f14:	00cb      	lsls	r3, r1, #3
 8029f16:	4651      	mov	r1, sl
 8029f18:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8029f1c:	4651      	mov	r1, sl
 8029f1e:	00ca      	lsls	r2, r1, #3
 8029f20:	4610      	mov	r0, r2
 8029f22:	4619      	mov	r1, r3
 8029f24:	4603      	mov	r3, r0
 8029f26:	4642      	mov	r2, r8
 8029f28:	189b      	adds	r3, r3, r2
 8029f2a:	66bb      	str	r3, [r7, #104]	; 0x68
 8029f2c:	464b      	mov	r3, r9
 8029f2e:	460a      	mov	r2, r1
 8029f30:	eb42 0303 	adc.w	r3, r2, r3
 8029f34:	66fb      	str	r3, [r7, #108]	; 0x6c
 8029f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029f3a:	685b      	ldr	r3, [r3, #4]
 8029f3c:	2200      	movs	r2, #0
 8029f3e:	663b      	str	r3, [r7, #96]	; 0x60
 8029f40:	667a      	str	r2, [r7, #100]	; 0x64
 8029f42:	f04f 0200 	mov.w	r2, #0
 8029f46:	f04f 0300 	mov.w	r3, #0
 8029f4a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8029f4e:	4649      	mov	r1, r9
 8029f50:	008b      	lsls	r3, r1, #2
 8029f52:	4641      	mov	r1, r8
 8029f54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8029f58:	4641      	mov	r1, r8
 8029f5a:	008a      	lsls	r2, r1, #2
 8029f5c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8029f60:	f7f6 f996 	bl	8020290 <__aeabi_uldivmod>
 8029f64:	4602      	mov	r2, r0
 8029f66:	460b      	mov	r3, r1
 8029f68:	4b0d      	ldr	r3, [pc, #52]	; (8029fa0 <UART_SetConfig+0x4e4>)
 8029f6a:	fba3 1302 	umull	r1, r3, r3, r2
 8029f6e:	095b      	lsrs	r3, r3, #5
 8029f70:	2164      	movs	r1, #100	; 0x64
 8029f72:	fb01 f303 	mul.w	r3, r1, r3
 8029f76:	1ad3      	subs	r3, r2, r3
 8029f78:	011b      	lsls	r3, r3, #4
 8029f7a:	3332      	adds	r3, #50	; 0x32
 8029f7c:	4a08      	ldr	r2, [pc, #32]	; (8029fa0 <UART_SetConfig+0x4e4>)
 8029f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8029f82:	095b      	lsrs	r3, r3, #5
 8029f84:	f003 020f 	and.w	r2, r3, #15
 8029f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8029f8c:	681b      	ldr	r3, [r3, #0]
 8029f8e:	4422      	add	r2, r4
 8029f90:	609a      	str	r2, [r3, #8]
}
 8029f92:	bf00      	nop
 8029f94:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8029f98:	46bd      	mov	sp, r7
 8029f9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8029f9e:	bf00      	nop
 8029fa0:	51eb851f 	.word	0x51eb851f

08029fa4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8029fa4:	b480      	push	{r7}
 8029fa6:	b083      	sub	sp, #12
 8029fa8:	af00      	add	r7, sp, #0
 8029faa:	6078      	str	r0, [r7, #4]
 8029fac:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8029fae:	683b      	ldr	r3, [r7, #0]
 8029fb0:	681b      	ldr	r3, [r3, #0]
 8029fb2:	2b00      	cmp	r3, #0
 8029fb4:	d123      	bne.n	8029ffe <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8029fb6:	687b      	ldr	r3, [r7, #4]
 8029fb8:	681b      	ldr	r3, [r3, #0]
 8029fba:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8029fbe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8029fc2:	683a      	ldr	r2, [r7, #0]
 8029fc4:	6851      	ldr	r1, [r2, #4]
 8029fc6:	683a      	ldr	r2, [r7, #0]
 8029fc8:	6892      	ldr	r2, [r2, #8]
 8029fca:	4311      	orrs	r1, r2
 8029fcc:	683a      	ldr	r2, [r7, #0]
 8029fce:	68d2      	ldr	r2, [r2, #12]
 8029fd0:	4311      	orrs	r1, r2
 8029fd2:	683a      	ldr	r2, [r7, #0]
 8029fd4:	6912      	ldr	r2, [r2, #16]
 8029fd6:	4311      	orrs	r1, r2
 8029fd8:	683a      	ldr	r2, [r7, #0]
 8029fda:	6952      	ldr	r2, [r2, #20]
 8029fdc:	4311      	orrs	r1, r2
 8029fde:	683a      	ldr	r2, [r7, #0]
 8029fe0:	6992      	ldr	r2, [r2, #24]
 8029fe2:	4311      	orrs	r1, r2
 8029fe4:	683a      	ldr	r2, [r7, #0]
 8029fe6:	69d2      	ldr	r2, [r2, #28]
 8029fe8:	4311      	orrs	r1, r2
 8029fea:	683a      	ldr	r2, [r7, #0]
 8029fec:	6a12      	ldr	r2, [r2, #32]
 8029fee:	4311      	orrs	r1, r2
 8029ff0:	683a      	ldr	r2, [r7, #0]
 8029ff2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8029ff4:	430a      	orrs	r2, r1
 8029ff6:	431a      	orrs	r2, r3
 8029ff8:	687b      	ldr	r3, [r7, #4]
 8029ffa:	601a      	str	r2, [r3, #0]
 8029ffc:	e028      	b.n	802a050 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8029ffe:	687b      	ldr	r3, [r7, #4]
 802a000:	681b      	ldr	r3, [r3, #0]
 802a002:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 802a006:	683b      	ldr	r3, [r7, #0]
 802a008:	69d9      	ldr	r1, [r3, #28]
 802a00a:	683b      	ldr	r3, [r7, #0]
 802a00c:	6a1b      	ldr	r3, [r3, #32]
 802a00e:	4319      	orrs	r1, r3
 802a010:	683b      	ldr	r3, [r7, #0]
 802a012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802a014:	430b      	orrs	r3, r1
 802a016:	431a      	orrs	r2, r3
 802a018:	687b      	ldr	r3, [r7, #4]
 802a01a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 802a01c:	687b      	ldr	r3, [r7, #4]
 802a01e:	685b      	ldr	r3, [r3, #4]
 802a020:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 802a024:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 802a028:	683a      	ldr	r2, [r7, #0]
 802a02a:	6851      	ldr	r1, [r2, #4]
 802a02c:	683a      	ldr	r2, [r7, #0]
 802a02e:	6892      	ldr	r2, [r2, #8]
 802a030:	4311      	orrs	r1, r2
 802a032:	683a      	ldr	r2, [r7, #0]
 802a034:	68d2      	ldr	r2, [r2, #12]
 802a036:	4311      	orrs	r1, r2
 802a038:	683a      	ldr	r2, [r7, #0]
 802a03a:	6912      	ldr	r2, [r2, #16]
 802a03c:	4311      	orrs	r1, r2
 802a03e:	683a      	ldr	r2, [r7, #0]
 802a040:	6952      	ldr	r2, [r2, #20]
 802a042:	4311      	orrs	r1, r2
 802a044:	683a      	ldr	r2, [r7, #0]
 802a046:	6992      	ldr	r2, [r2, #24]
 802a048:	430a      	orrs	r2, r1
 802a04a:	431a      	orrs	r2, r3
 802a04c:	687b      	ldr	r3, [r7, #4]
 802a04e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 802a050:	2300      	movs	r3, #0
}
 802a052:	4618      	mov	r0, r3
 802a054:	370c      	adds	r7, #12
 802a056:	46bd      	mov	sp, r7
 802a058:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a05c:	4770      	bx	lr

0802a05e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 802a05e:	b480      	push	{r7}
 802a060:	b085      	sub	sp, #20
 802a062:	af00      	add	r7, sp, #0
 802a064:	60f8      	str	r0, [r7, #12]
 802a066:	60b9      	str	r1, [r7, #8]
 802a068:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 802a06a:	687b      	ldr	r3, [r7, #4]
 802a06c:	2b00      	cmp	r3, #0
 802a06e:	d128      	bne.n	802a0c2 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 802a070:	68fb      	ldr	r3, [r7, #12]
 802a072:	689b      	ldr	r3, [r3, #8]
 802a074:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 802a078:	68bb      	ldr	r3, [r7, #8]
 802a07a:	681b      	ldr	r3, [r3, #0]
 802a07c:	1e59      	subs	r1, r3, #1
 802a07e:	68bb      	ldr	r3, [r7, #8]
 802a080:	685b      	ldr	r3, [r3, #4]
 802a082:	3b01      	subs	r3, #1
 802a084:	011b      	lsls	r3, r3, #4
 802a086:	4319      	orrs	r1, r3
 802a088:	68bb      	ldr	r3, [r7, #8]
 802a08a:	689b      	ldr	r3, [r3, #8]
 802a08c:	3b01      	subs	r3, #1
 802a08e:	021b      	lsls	r3, r3, #8
 802a090:	4319      	orrs	r1, r3
 802a092:	68bb      	ldr	r3, [r7, #8]
 802a094:	68db      	ldr	r3, [r3, #12]
 802a096:	3b01      	subs	r3, #1
 802a098:	031b      	lsls	r3, r3, #12
 802a09a:	4319      	orrs	r1, r3
 802a09c:	68bb      	ldr	r3, [r7, #8]
 802a09e:	691b      	ldr	r3, [r3, #16]
 802a0a0:	3b01      	subs	r3, #1
 802a0a2:	041b      	lsls	r3, r3, #16
 802a0a4:	4319      	orrs	r1, r3
 802a0a6:	68bb      	ldr	r3, [r7, #8]
 802a0a8:	695b      	ldr	r3, [r3, #20]
 802a0aa:	3b01      	subs	r3, #1
 802a0ac:	051b      	lsls	r3, r3, #20
 802a0ae:	4319      	orrs	r1, r3
 802a0b0:	68bb      	ldr	r3, [r7, #8]
 802a0b2:	699b      	ldr	r3, [r3, #24]
 802a0b4:	3b01      	subs	r3, #1
 802a0b6:	061b      	lsls	r3, r3, #24
 802a0b8:	430b      	orrs	r3, r1
 802a0ba:	431a      	orrs	r2, r3
 802a0bc:	68fb      	ldr	r3, [r7, #12]
 802a0be:	609a      	str	r2, [r3, #8]
 802a0c0:	e02f      	b.n	802a122 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 802a0c2:	68fb      	ldr	r3, [r7, #12]
 802a0c4:	689b      	ldr	r3, [r3, #8]
 802a0c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 802a0ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 802a0ce:	68ba      	ldr	r2, [r7, #8]
 802a0d0:	68d2      	ldr	r2, [r2, #12]
 802a0d2:	3a01      	subs	r2, #1
 802a0d4:	0311      	lsls	r1, r2, #12
 802a0d6:	68ba      	ldr	r2, [r7, #8]
 802a0d8:	6952      	ldr	r2, [r2, #20]
 802a0da:	3a01      	subs	r2, #1
 802a0dc:	0512      	lsls	r2, r2, #20
 802a0de:	430a      	orrs	r2, r1
 802a0e0:	431a      	orrs	r2, r3
 802a0e2:	68fb      	ldr	r3, [r7, #12]
 802a0e4:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 802a0e6:	68fb      	ldr	r3, [r7, #12]
 802a0e8:	68db      	ldr	r3, [r3, #12]
 802a0ea:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 802a0ee:	68bb      	ldr	r3, [r7, #8]
 802a0f0:	681b      	ldr	r3, [r3, #0]
 802a0f2:	1e59      	subs	r1, r3, #1
 802a0f4:	68bb      	ldr	r3, [r7, #8]
 802a0f6:	685b      	ldr	r3, [r3, #4]
 802a0f8:	3b01      	subs	r3, #1
 802a0fa:	011b      	lsls	r3, r3, #4
 802a0fc:	4319      	orrs	r1, r3
 802a0fe:	68bb      	ldr	r3, [r7, #8]
 802a100:	689b      	ldr	r3, [r3, #8]
 802a102:	3b01      	subs	r3, #1
 802a104:	021b      	lsls	r3, r3, #8
 802a106:	4319      	orrs	r1, r3
 802a108:	68bb      	ldr	r3, [r7, #8]
 802a10a:	691b      	ldr	r3, [r3, #16]
 802a10c:	3b01      	subs	r3, #1
 802a10e:	041b      	lsls	r3, r3, #16
 802a110:	4319      	orrs	r1, r3
 802a112:	68bb      	ldr	r3, [r7, #8]
 802a114:	699b      	ldr	r3, [r3, #24]
 802a116:	3b01      	subs	r3, #1
 802a118:	061b      	lsls	r3, r3, #24
 802a11a:	430b      	orrs	r3, r1
 802a11c:	431a      	orrs	r2, r3
 802a11e:	68fb      	ldr	r3, [r7, #12]
 802a120:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 802a122:	2300      	movs	r3, #0
}
 802a124:	4618      	mov	r0, r3
 802a126:	3714      	adds	r7, #20
 802a128:	46bd      	mov	sp, r7
 802a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a12e:	4770      	bx	lr

0802a130 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 802a130:	b580      	push	{r7, lr}
 802a132:	b086      	sub	sp, #24
 802a134:	af00      	add	r7, sp, #0
 802a136:	60f8      	str	r0, [r7, #12]
 802a138:	60b9      	str	r1, [r7, #8]
 802a13a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 802a13c:	2300      	movs	r3, #0
 802a13e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 802a140:	68fb      	ldr	r3, [r7, #12]
 802a142:	691b      	ldr	r3, [r3, #16]
 802a144:	0d9b      	lsrs	r3, r3, #22
 802a146:	059b      	lsls	r3, r3, #22
 802a148:	68ba      	ldr	r2, [r7, #8]
 802a14a:	6811      	ldr	r1, [r2, #0]
 802a14c:	68ba      	ldr	r2, [r7, #8]
 802a14e:	6852      	ldr	r2, [r2, #4]
 802a150:	4311      	orrs	r1, r2
 802a152:	68ba      	ldr	r2, [r7, #8]
 802a154:	6892      	ldr	r2, [r2, #8]
 802a156:	3a01      	subs	r2, #1
 802a158:	0152      	lsls	r2, r2, #5
 802a15a:	4311      	orrs	r1, r2
 802a15c:	68ba      	ldr	r2, [r7, #8]
 802a15e:	68d2      	ldr	r2, [r2, #12]
 802a160:	0252      	lsls	r2, r2, #9
 802a162:	430a      	orrs	r2, r1
 802a164:	431a      	orrs	r2, r3
 802a166:	68fb      	ldr	r3, [r7, #12]
 802a168:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 802a16a:	f7f9 f949 	bl	8023400 <HAL_GetTick>
 802a16e:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 802a170:	e010      	b.n	802a194 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802a172:	687b      	ldr	r3, [r7, #4]
 802a174:	f1b3 3fff 	cmp.w	r3, #4294967295
 802a178:	d00c      	beq.n	802a194 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 802a17a:	687b      	ldr	r3, [r7, #4]
 802a17c:	2b00      	cmp	r3, #0
 802a17e:	d007      	beq.n	802a190 <FMC_SDRAM_SendCommand+0x60>
 802a180:	f7f9 f93e 	bl	8023400 <HAL_GetTick>
 802a184:	4602      	mov	r2, r0
 802a186:	697b      	ldr	r3, [r7, #20]
 802a188:	1ad3      	subs	r3, r2, r3
 802a18a:	687a      	ldr	r2, [r7, #4]
 802a18c:	429a      	cmp	r2, r3
 802a18e:	d201      	bcs.n	802a194 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 802a190:	2303      	movs	r3, #3
 802a192:	e006      	b.n	802a1a2 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 802a194:	68fb      	ldr	r3, [r7, #12]
 802a196:	699b      	ldr	r3, [r3, #24]
 802a198:	f003 0320 	and.w	r3, r3, #32
 802a19c:	2b20      	cmp	r3, #32
 802a19e:	d0e8      	beq.n	802a172 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 802a1a0:	2300      	movs	r3, #0
}
 802a1a2:	4618      	mov	r0, r3
 802a1a4:	3718      	adds	r7, #24
 802a1a6:	46bd      	mov	sp, r7
 802a1a8:	bd80      	pop	{r7, pc}

0802a1aa <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 802a1aa:	b480      	push	{r7}
 802a1ac:	b083      	sub	sp, #12
 802a1ae:	af00      	add	r7, sp, #0
 802a1b0:	6078      	str	r0, [r7, #4]
 802a1b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 802a1b4:	687b      	ldr	r3, [r7, #4]
 802a1b6:	695b      	ldr	r3, [r3, #20]
 802a1b8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 802a1bc:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 802a1c0:	683a      	ldr	r2, [r7, #0]
 802a1c2:	0052      	lsls	r2, r2, #1
 802a1c4:	431a      	orrs	r2, r3
 802a1c6:	687b      	ldr	r3, [r7, #4]
 802a1c8:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 802a1ca:	2300      	movs	r3, #0
}
 802a1cc:	4618      	mov	r0, r3
 802a1ce:	370c      	adds	r7, #12
 802a1d0:	46bd      	mov	sp, r7
 802a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a1d6:	4770      	bx	lr

0802a1d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 802a1d8:	b084      	sub	sp, #16
 802a1da:	b580      	push	{r7, lr}
 802a1dc:	b084      	sub	sp, #16
 802a1de:	af00      	add	r7, sp, #0
 802a1e0:	6078      	str	r0, [r7, #4]
 802a1e2:	f107 001c 	add.w	r0, r7, #28
 802a1e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 802a1ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a1ec:	2b01      	cmp	r3, #1
 802a1ee:	d122      	bne.n	802a236 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 802a1f0:	687b      	ldr	r3, [r7, #4]
 802a1f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a1f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802a1f8:	687b      	ldr	r3, [r7, #4]
 802a1fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 802a1fc:	687b      	ldr	r3, [r7, #4]
 802a1fe:	68db      	ldr	r3, [r3, #12]
 802a200:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 802a204:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802a208:	687a      	ldr	r2, [r7, #4]
 802a20a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 802a20c:	687b      	ldr	r3, [r7, #4]
 802a20e:	68db      	ldr	r3, [r3, #12]
 802a210:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 802a214:	687b      	ldr	r3, [r7, #4]
 802a216:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 802a218:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802a21a:	2b01      	cmp	r3, #1
 802a21c:	d105      	bne.n	802a22a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 802a21e:	687b      	ldr	r3, [r7, #4]
 802a220:	68db      	ldr	r3, [r3, #12]
 802a222:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 802a226:	687b      	ldr	r3, [r7, #4]
 802a228:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 802a22a:	6878      	ldr	r0, [r7, #4]
 802a22c:	f000 f9c0 	bl	802a5b0 <USB_CoreReset>
 802a230:	4603      	mov	r3, r0
 802a232:	73fb      	strb	r3, [r7, #15]
 802a234:	e01a      	b.n	802a26c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 802a236:	687b      	ldr	r3, [r7, #4]
 802a238:	68db      	ldr	r3, [r3, #12]
 802a23a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 802a23e:	687b      	ldr	r3, [r7, #4]
 802a240:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 802a242:	6878      	ldr	r0, [r7, #4]
 802a244:	f000 f9b4 	bl	802a5b0 <USB_CoreReset>
 802a248:	4603      	mov	r3, r0
 802a24a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 802a24c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802a24e:	2b00      	cmp	r3, #0
 802a250:	d106      	bne.n	802a260 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 802a252:	687b      	ldr	r3, [r7, #4]
 802a254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a256:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 802a25a:	687b      	ldr	r3, [r7, #4]
 802a25c:	639a      	str	r2, [r3, #56]	; 0x38
 802a25e:	e005      	b.n	802a26c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 802a260:	687b      	ldr	r3, [r7, #4]
 802a262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a264:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802a268:	687b      	ldr	r3, [r7, #4]
 802a26a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 802a26c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a26e:	2b01      	cmp	r3, #1
 802a270:	d10b      	bne.n	802a28a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 802a272:	687b      	ldr	r3, [r7, #4]
 802a274:	689b      	ldr	r3, [r3, #8]
 802a276:	f043 0206 	orr.w	r2, r3, #6
 802a27a:	687b      	ldr	r3, [r7, #4]
 802a27c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 802a27e:	687b      	ldr	r3, [r7, #4]
 802a280:	689b      	ldr	r3, [r3, #8]
 802a282:	f043 0220 	orr.w	r2, r3, #32
 802a286:	687b      	ldr	r3, [r7, #4]
 802a288:	609a      	str	r2, [r3, #8]
  }

  return ret;
 802a28a:	7bfb      	ldrb	r3, [r7, #15]
}
 802a28c:	4618      	mov	r0, r3
 802a28e:	3710      	adds	r7, #16
 802a290:	46bd      	mov	sp, r7
 802a292:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802a296:	b004      	add	sp, #16
 802a298:	4770      	bx	lr

0802a29a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 802a29a:	b480      	push	{r7}
 802a29c:	b083      	sub	sp, #12
 802a29e:	af00      	add	r7, sp, #0
 802a2a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 802a2a2:	687b      	ldr	r3, [r7, #4]
 802a2a4:	689b      	ldr	r3, [r3, #8]
 802a2a6:	f043 0201 	orr.w	r2, r3, #1
 802a2aa:	687b      	ldr	r3, [r7, #4]
 802a2ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 802a2ae:	2300      	movs	r3, #0
}
 802a2b0:	4618      	mov	r0, r3
 802a2b2:	370c      	adds	r7, #12
 802a2b4:	46bd      	mov	sp, r7
 802a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a2ba:	4770      	bx	lr

0802a2bc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 802a2bc:	b480      	push	{r7}
 802a2be:	b083      	sub	sp, #12
 802a2c0:	af00      	add	r7, sp, #0
 802a2c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 802a2c4:	687b      	ldr	r3, [r7, #4]
 802a2c6:	689b      	ldr	r3, [r3, #8]
 802a2c8:	f023 0201 	bic.w	r2, r3, #1
 802a2cc:	687b      	ldr	r3, [r7, #4]
 802a2ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 802a2d0:	2300      	movs	r3, #0
}
 802a2d2:	4618      	mov	r0, r3
 802a2d4:	370c      	adds	r7, #12
 802a2d6:	46bd      	mov	sp, r7
 802a2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a2dc:	4770      	bx	lr

0802a2de <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 802a2de:	b580      	push	{r7, lr}
 802a2e0:	b084      	sub	sp, #16
 802a2e2:	af00      	add	r7, sp, #0
 802a2e4:	6078      	str	r0, [r7, #4]
 802a2e6:	460b      	mov	r3, r1
 802a2e8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 802a2ea:	2300      	movs	r3, #0
 802a2ec:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 802a2ee:	687b      	ldr	r3, [r7, #4]
 802a2f0:	68db      	ldr	r3, [r3, #12]
 802a2f2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 802a2f6:	687b      	ldr	r3, [r7, #4]
 802a2f8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 802a2fa:	78fb      	ldrb	r3, [r7, #3]
 802a2fc:	2b01      	cmp	r3, #1
 802a2fe:	d115      	bne.n	802a32c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 802a300:	687b      	ldr	r3, [r7, #4]
 802a302:	68db      	ldr	r3, [r3, #12]
 802a304:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 802a308:	687b      	ldr	r3, [r7, #4]
 802a30a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 802a30c:	2001      	movs	r0, #1
 802a30e:	f7f9 f883 	bl	8023418 <HAL_Delay>
      ms++;
 802a312:	68fb      	ldr	r3, [r7, #12]
 802a314:	3301      	adds	r3, #1
 802a316:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 802a318:	6878      	ldr	r0, [r7, #4]
 802a31a:	f000 f93a 	bl	802a592 <USB_GetMode>
 802a31e:	4603      	mov	r3, r0
 802a320:	2b01      	cmp	r3, #1
 802a322:	d01e      	beq.n	802a362 <USB_SetCurrentMode+0x84>
 802a324:	68fb      	ldr	r3, [r7, #12]
 802a326:	2b31      	cmp	r3, #49	; 0x31
 802a328:	d9f0      	bls.n	802a30c <USB_SetCurrentMode+0x2e>
 802a32a:	e01a      	b.n	802a362 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 802a32c:	78fb      	ldrb	r3, [r7, #3]
 802a32e:	2b00      	cmp	r3, #0
 802a330:	d115      	bne.n	802a35e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 802a332:	687b      	ldr	r3, [r7, #4]
 802a334:	68db      	ldr	r3, [r3, #12]
 802a336:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 802a33a:	687b      	ldr	r3, [r7, #4]
 802a33c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 802a33e:	2001      	movs	r0, #1
 802a340:	f7f9 f86a 	bl	8023418 <HAL_Delay>
      ms++;
 802a344:	68fb      	ldr	r3, [r7, #12]
 802a346:	3301      	adds	r3, #1
 802a348:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 802a34a:	6878      	ldr	r0, [r7, #4]
 802a34c:	f000 f921 	bl	802a592 <USB_GetMode>
 802a350:	4603      	mov	r3, r0
 802a352:	2b00      	cmp	r3, #0
 802a354:	d005      	beq.n	802a362 <USB_SetCurrentMode+0x84>
 802a356:	68fb      	ldr	r3, [r7, #12]
 802a358:	2b31      	cmp	r3, #49	; 0x31
 802a35a:	d9f0      	bls.n	802a33e <USB_SetCurrentMode+0x60>
 802a35c:	e001      	b.n	802a362 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 802a35e:	2301      	movs	r3, #1
 802a360:	e005      	b.n	802a36e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 802a362:	68fb      	ldr	r3, [r7, #12]
 802a364:	2b32      	cmp	r3, #50	; 0x32
 802a366:	d101      	bne.n	802a36c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 802a368:	2301      	movs	r3, #1
 802a36a:	e000      	b.n	802a36e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 802a36c:	2300      	movs	r3, #0
}
 802a36e:	4618      	mov	r0, r3
 802a370:	3710      	adds	r7, #16
 802a372:	46bd      	mov	sp, r7
 802a374:	bd80      	pop	{r7, pc}
	...

0802a378 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 802a378:	b480      	push	{r7}
 802a37a:	b085      	sub	sp, #20
 802a37c:	af00      	add	r7, sp, #0
 802a37e:	6078      	str	r0, [r7, #4]
 802a380:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 802a382:	2300      	movs	r3, #0
 802a384:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 802a386:	68fb      	ldr	r3, [r7, #12]
 802a388:	3301      	adds	r3, #1
 802a38a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802a38c:	68fb      	ldr	r3, [r7, #12]
 802a38e:	4a13      	ldr	r2, [pc, #76]	; (802a3dc <USB_FlushTxFifo+0x64>)
 802a390:	4293      	cmp	r3, r2
 802a392:	d901      	bls.n	802a398 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 802a394:	2303      	movs	r3, #3
 802a396:	e01b      	b.n	802a3d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802a398:	687b      	ldr	r3, [r7, #4]
 802a39a:	691b      	ldr	r3, [r3, #16]
 802a39c:	2b00      	cmp	r3, #0
 802a39e:	daf2      	bge.n	802a386 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 802a3a0:	2300      	movs	r3, #0
 802a3a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 802a3a4:	683b      	ldr	r3, [r7, #0]
 802a3a6:	019b      	lsls	r3, r3, #6
 802a3a8:	f043 0220 	orr.w	r2, r3, #32
 802a3ac:	687b      	ldr	r3, [r7, #4]
 802a3ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 802a3b0:	68fb      	ldr	r3, [r7, #12]
 802a3b2:	3301      	adds	r3, #1
 802a3b4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802a3b6:	68fb      	ldr	r3, [r7, #12]
 802a3b8:	4a08      	ldr	r2, [pc, #32]	; (802a3dc <USB_FlushTxFifo+0x64>)
 802a3ba:	4293      	cmp	r3, r2
 802a3bc:	d901      	bls.n	802a3c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 802a3be:	2303      	movs	r3, #3
 802a3c0:	e006      	b.n	802a3d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 802a3c2:	687b      	ldr	r3, [r7, #4]
 802a3c4:	691b      	ldr	r3, [r3, #16]
 802a3c6:	f003 0320 	and.w	r3, r3, #32
 802a3ca:	2b20      	cmp	r3, #32
 802a3cc:	d0f0      	beq.n	802a3b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 802a3ce:	2300      	movs	r3, #0
}
 802a3d0:	4618      	mov	r0, r3
 802a3d2:	3714      	adds	r7, #20
 802a3d4:	46bd      	mov	sp, r7
 802a3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a3da:	4770      	bx	lr
 802a3dc:	00030d40 	.word	0x00030d40

0802a3e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 802a3e0:	b480      	push	{r7}
 802a3e2:	b085      	sub	sp, #20
 802a3e4:	af00      	add	r7, sp, #0
 802a3e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 802a3e8:	2300      	movs	r3, #0
 802a3ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 802a3ec:	68fb      	ldr	r3, [r7, #12]
 802a3ee:	3301      	adds	r3, #1
 802a3f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802a3f2:	68fb      	ldr	r3, [r7, #12]
 802a3f4:	4a11      	ldr	r2, [pc, #68]	; (802a43c <USB_FlushRxFifo+0x5c>)
 802a3f6:	4293      	cmp	r3, r2
 802a3f8:	d901      	bls.n	802a3fe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 802a3fa:	2303      	movs	r3, #3
 802a3fc:	e018      	b.n	802a430 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802a3fe:	687b      	ldr	r3, [r7, #4]
 802a400:	691b      	ldr	r3, [r3, #16]
 802a402:	2b00      	cmp	r3, #0
 802a404:	daf2      	bge.n	802a3ec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 802a406:	2300      	movs	r3, #0
 802a408:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 802a40a:	687b      	ldr	r3, [r7, #4]
 802a40c:	2210      	movs	r2, #16
 802a40e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 802a410:	68fb      	ldr	r3, [r7, #12]
 802a412:	3301      	adds	r3, #1
 802a414:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802a416:	68fb      	ldr	r3, [r7, #12]
 802a418:	4a08      	ldr	r2, [pc, #32]	; (802a43c <USB_FlushRxFifo+0x5c>)
 802a41a:	4293      	cmp	r3, r2
 802a41c:	d901      	bls.n	802a422 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 802a41e:	2303      	movs	r3, #3
 802a420:	e006      	b.n	802a430 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 802a422:	687b      	ldr	r3, [r7, #4]
 802a424:	691b      	ldr	r3, [r3, #16]
 802a426:	f003 0310 	and.w	r3, r3, #16
 802a42a:	2b10      	cmp	r3, #16
 802a42c:	d0f0      	beq.n	802a410 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 802a42e:	2300      	movs	r3, #0
}
 802a430:	4618      	mov	r0, r3
 802a432:	3714      	adds	r7, #20
 802a434:	46bd      	mov	sp, r7
 802a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a43a:	4770      	bx	lr
 802a43c:	00030d40 	.word	0x00030d40

0802a440 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 802a440:	b480      	push	{r7}
 802a442:	b089      	sub	sp, #36	; 0x24
 802a444:	af00      	add	r7, sp, #0
 802a446:	60f8      	str	r0, [r7, #12]
 802a448:	60b9      	str	r1, [r7, #8]
 802a44a:	4611      	mov	r1, r2
 802a44c:	461a      	mov	r2, r3
 802a44e:	460b      	mov	r3, r1
 802a450:	71fb      	strb	r3, [r7, #7]
 802a452:	4613      	mov	r3, r2
 802a454:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802a456:	68fb      	ldr	r3, [r7, #12]
 802a458:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 802a45a:	68bb      	ldr	r3, [r7, #8]
 802a45c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 802a45e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 802a462:	2b00      	cmp	r3, #0
 802a464:	d123      	bne.n	802a4ae <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 802a466:	88bb      	ldrh	r3, [r7, #4]
 802a468:	3303      	adds	r3, #3
 802a46a:	089b      	lsrs	r3, r3, #2
 802a46c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 802a46e:	2300      	movs	r3, #0
 802a470:	61bb      	str	r3, [r7, #24]
 802a472:	e018      	b.n	802a4a6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 802a474:	79fb      	ldrb	r3, [r7, #7]
 802a476:	031a      	lsls	r2, r3, #12
 802a478:	697b      	ldr	r3, [r7, #20]
 802a47a:	4413      	add	r3, r2
 802a47c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802a480:	461a      	mov	r2, r3
 802a482:	69fb      	ldr	r3, [r7, #28]
 802a484:	681b      	ldr	r3, [r3, #0]
 802a486:	6013      	str	r3, [r2, #0]
      pSrc++;
 802a488:	69fb      	ldr	r3, [r7, #28]
 802a48a:	3301      	adds	r3, #1
 802a48c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 802a48e:	69fb      	ldr	r3, [r7, #28]
 802a490:	3301      	adds	r3, #1
 802a492:	61fb      	str	r3, [r7, #28]
      pSrc++;
 802a494:	69fb      	ldr	r3, [r7, #28]
 802a496:	3301      	adds	r3, #1
 802a498:	61fb      	str	r3, [r7, #28]
      pSrc++;
 802a49a:	69fb      	ldr	r3, [r7, #28]
 802a49c:	3301      	adds	r3, #1
 802a49e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 802a4a0:	69bb      	ldr	r3, [r7, #24]
 802a4a2:	3301      	adds	r3, #1
 802a4a4:	61bb      	str	r3, [r7, #24]
 802a4a6:	69ba      	ldr	r2, [r7, #24]
 802a4a8:	693b      	ldr	r3, [r7, #16]
 802a4aa:	429a      	cmp	r2, r3
 802a4ac:	d3e2      	bcc.n	802a474 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 802a4ae:	2300      	movs	r3, #0
}
 802a4b0:	4618      	mov	r0, r3
 802a4b2:	3724      	adds	r7, #36	; 0x24
 802a4b4:	46bd      	mov	sp, r7
 802a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a4ba:	4770      	bx	lr

0802a4bc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 802a4bc:	b480      	push	{r7}
 802a4be:	b08b      	sub	sp, #44	; 0x2c
 802a4c0:	af00      	add	r7, sp, #0
 802a4c2:	60f8      	str	r0, [r7, #12]
 802a4c4:	60b9      	str	r1, [r7, #8]
 802a4c6:	4613      	mov	r3, r2
 802a4c8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802a4ca:	68fb      	ldr	r3, [r7, #12]
 802a4cc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 802a4ce:	68bb      	ldr	r3, [r7, #8]
 802a4d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 802a4d2:	88fb      	ldrh	r3, [r7, #6]
 802a4d4:	089b      	lsrs	r3, r3, #2
 802a4d6:	b29b      	uxth	r3, r3
 802a4d8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 802a4da:	88fb      	ldrh	r3, [r7, #6]
 802a4dc:	f003 0303 	and.w	r3, r3, #3
 802a4e0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 802a4e2:	2300      	movs	r3, #0
 802a4e4:	623b      	str	r3, [r7, #32]
 802a4e6:	e014      	b.n	802a512 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 802a4e8:	69bb      	ldr	r3, [r7, #24]
 802a4ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802a4ee:	681a      	ldr	r2, [r3, #0]
 802a4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802a4f2:	601a      	str	r2, [r3, #0]
    pDest++;
 802a4f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802a4f6:	3301      	adds	r3, #1
 802a4f8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 802a4fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802a4fc:	3301      	adds	r3, #1
 802a4fe:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 802a500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802a502:	3301      	adds	r3, #1
 802a504:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 802a506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802a508:	3301      	adds	r3, #1
 802a50a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 802a50c:	6a3b      	ldr	r3, [r7, #32]
 802a50e:	3301      	adds	r3, #1
 802a510:	623b      	str	r3, [r7, #32]
 802a512:	6a3a      	ldr	r2, [r7, #32]
 802a514:	697b      	ldr	r3, [r7, #20]
 802a516:	429a      	cmp	r2, r3
 802a518:	d3e6      	bcc.n	802a4e8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 802a51a:	8bfb      	ldrh	r3, [r7, #30]
 802a51c:	2b00      	cmp	r3, #0
 802a51e:	d01e      	beq.n	802a55e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 802a520:	2300      	movs	r3, #0
 802a522:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 802a524:	69bb      	ldr	r3, [r7, #24]
 802a526:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802a52a:	461a      	mov	r2, r3
 802a52c:	f107 0310 	add.w	r3, r7, #16
 802a530:	6812      	ldr	r2, [r2, #0]
 802a532:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 802a534:	693a      	ldr	r2, [r7, #16]
 802a536:	6a3b      	ldr	r3, [r7, #32]
 802a538:	b2db      	uxtb	r3, r3
 802a53a:	00db      	lsls	r3, r3, #3
 802a53c:	fa22 f303 	lsr.w	r3, r2, r3
 802a540:	b2da      	uxtb	r2, r3
 802a542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802a544:	701a      	strb	r2, [r3, #0]
      i++;
 802a546:	6a3b      	ldr	r3, [r7, #32]
 802a548:	3301      	adds	r3, #1
 802a54a:	623b      	str	r3, [r7, #32]
      pDest++;
 802a54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802a54e:	3301      	adds	r3, #1
 802a550:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 802a552:	8bfb      	ldrh	r3, [r7, #30]
 802a554:	3b01      	subs	r3, #1
 802a556:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 802a558:	8bfb      	ldrh	r3, [r7, #30]
 802a55a:	2b00      	cmp	r3, #0
 802a55c:	d1ea      	bne.n	802a534 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 802a55e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 802a560:	4618      	mov	r0, r3
 802a562:	372c      	adds	r7, #44	; 0x2c
 802a564:	46bd      	mov	sp, r7
 802a566:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a56a:	4770      	bx	lr

0802a56c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 802a56c:	b480      	push	{r7}
 802a56e:	b085      	sub	sp, #20
 802a570:	af00      	add	r7, sp, #0
 802a572:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 802a574:	687b      	ldr	r3, [r7, #4]
 802a576:	695b      	ldr	r3, [r3, #20]
 802a578:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 802a57a:	687b      	ldr	r3, [r7, #4]
 802a57c:	699b      	ldr	r3, [r3, #24]
 802a57e:	68fa      	ldr	r2, [r7, #12]
 802a580:	4013      	ands	r3, r2
 802a582:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 802a584:	68fb      	ldr	r3, [r7, #12]
}
 802a586:	4618      	mov	r0, r3
 802a588:	3714      	adds	r7, #20
 802a58a:	46bd      	mov	sp, r7
 802a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a590:	4770      	bx	lr

0802a592 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 802a592:	b480      	push	{r7}
 802a594:	b083      	sub	sp, #12
 802a596:	af00      	add	r7, sp, #0
 802a598:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 802a59a:	687b      	ldr	r3, [r7, #4]
 802a59c:	695b      	ldr	r3, [r3, #20]
 802a59e:	f003 0301 	and.w	r3, r3, #1
}
 802a5a2:	4618      	mov	r0, r3
 802a5a4:	370c      	adds	r7, #12
 802a5a6:	46bd      	mov	sp, r7
 802a5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a5ac:	4770      	bx	lr
	...

0802a5b0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 802a5b0:	b480      	push	{r7}
 802a5b2:	b085      	sub	sp, #20
 802a5b4:	af00      	add	r7, sp, #0
 802a5b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 802a5b8:	2300      	movs	r3, #0
 802a5ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 802a5bc:	68fb      	ldr	r3, [r7, #12]
 802a5be:	3301      	adds	r3, #1
 802a5c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802a5c2:	68fb      	ldr	r3, [r7, #12]
 802a5c4:	4a13      	ldr	r2, [pc, #76]	; (802a614 <USB_CoreReset+0x64>)
 802a5c6:	4293      	cmp	r3, r2
 802a5c8:	d901      	bls.n	802a5ce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 802a5ca:	2303      	movs	r3, #3
 802a5cc:	e01b      	b.n	802a606 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802a5ce:	687b      	ldr	r3, [r7, #4]
 802a5d0:	691b      	ldr	r3, [r3, #16]
 802a5d2:	2b00      	cmp	r3, #0
 802a5d4:	daf2      	bge.n	802a5bc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 802a5d6:	2300      	movs	r3, #0
 802a5d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 802a5da:	687b      	ldr	r3, [r7, #4]
 802a5dc:	691b      	ldr	r3, [r3, #16]
 802a5de:	f043 0201 	orr.w	r2, r3, #1
 802a5e2:	687b      	ldr	r3, [r7, #4]
 802a5e4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 802a5e6:	68fb      	ldr	r3, [r7, #12]
 802a5e8:	3301      	adds	r3, #1
 802a5ea:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802a5ec:	68fb      	ldr	r3, [r7, #12]
 802a5ee:	4a09      	ldr	r2, [pc, #36]	; (802a614 <USB_CoreReset+0x64>)
 802a5f0:	4293      	cmp	r3, r2
 802a5f2:	d901      	bls.n	802a5f8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 802a5f4:	2303      	movs	r3, #3
 802a5f6:	e006      	b.n	802a606 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 802a5f8:	687b      	ldr	r3, [r7, #4]
 802a5fa:	691b      	ldr	r3, [r3, #16]
 802a5fc:	f003 0301 	and.w	r3, r3, #1
 802a600:	2b01      	cmp	r3, #1
 802a602:	d0f0      	beq.n	802a5e6 <USB_CoreReset+0x36>

  return HAL_OK;
 802a604:	2300      	movs	r3, #0
}
 802a606:	4618      	mov	r0, r3
 802a608:	3714      	adds	r7, #20
 802a60a:	46bd      	mov	sp, r7
 802a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a610:	4770      	bx	lr
 802a612:	bf00      	nop
 802a614:	00030d40 	.word	0x00030d40

0802a618 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 802a618:	b084      	sub	sp, #16
 802a61a:	b580      	push	{r7, lr}
 802a61c:	b086      	sub	sp, #24
 802a61e:	af00      	add	r7, sp, #0
 802a620:	6078      	str	r0, [r7, #4]
 802a622:	f107 0024 	add.w	r0, r7, #36	; 0x24
 802a626:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 802a62a:	2300      	movs	r3, #0
 802a62c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802a62e:	687b      	ldr	r3, [r7, #4]
 802a630:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 802a632:	68fb      	ldr	r3, [r7, #12]
 802a634:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 802a638:	461a      	mov	r2, r3
 802a63a:	2300      	movs	r3, #0
 802a63c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 802a63e:	687b      	ldr	r3, [r7, #4]
 802a640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a642:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802a646:	687b      	ldr	r3, [r7, #4]
 802a648:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 802a64a:	687b      	ldr	r3, [r7, #4]
 802a64c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a64e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 802a652:	687b      	ldr	r3, [r7, #4]
 802a654:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 802a656:	687b      	ldr	r3, [r7, #4]
 802a658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a65a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 802a65e:	687b      	ldr	r3, [r7, #4]
 802a660:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 802a662:	687b      	ldr	r3, [r7, #4]
 802a664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802a666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802a66a:	2b00      	cmp	r3, #0
 802a66c:	d018      	beq.n	802a6a0 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 802a66e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802a670:	2b01      	cmp	r3, #1
 802a672:	d10a      	bne.n	802a68a <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 802a674:	68fb      	ldr	r3, [r7, #12]
 802a676:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802a67a:	681b      	ldr	r3, [r3, #0]
 802a67c:	68fa      	ldr	r2, [r7, #12]
 802a67e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802a682:	f043 0304 	orr.w	r3, r3, #4
 802a686:	6013      	str	r3, [r2, #0]
 802a688:	e014      	b.n	802a6b4 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 802a68a:	68fb      	ldr	r3, [r7, #12]
 802a68c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802a690:	681b      	ldr	r3, [r3, #0]
 802a692:	68fa      	ldr	r2, [r7, #12]
 802a694:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802a698:	f023 0304 	bic.w	r3, r3, #4
 802a69c:	6013      	str	r3, [r2, #0]
 802a69e:	e009      	b.n	802a6b4 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 802a6a0:	68fb      	ldr	r3, [r7, #12]
 802a6a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802a6a6:	681b      	ldr	r3, [r3, #0]
 802a6a8:	68fa      	ldr	r2, [r7, #12]
 802a6aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802a6ae:	f023 0304 	bic.w	r3, r3, #4
 802a6b2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 802a6b4:	2110      	movs	r1, #16
 802a6b6:	6878      	ldr	r0, [r7, #4]
 802a6b8:	f7ff fe5e 	bl	802a378 <USB_FlushTxFifo>
 802a6bc:	4603      	mov	r3, r0
 802a6be:	2b00      	cmp	r3, #0
 802a6c0:	d001      	beq.n	802a6c6 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 802a6c2:	2301      	movs	r3, #1
 802a6c4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 802a6c6:	6878      	ldr	r0, [r7, #4]
 802a6c8:	f7ff fe8a 	bl	802a3e0 <USB_FlushRxFifo>
 802a6cc:	4603      	mov	r3, r0
 802a6ce:	2b00      	cmp	r3, #0
 802a6d0:	d001      	beq.n	802a6d6 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 802a6d2:	2301      	movs	r3, #1
 802a6d4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 802a6d6:	2300      	movs	r3, #0
 802a6d8:	613b      	str	r3, [r7, #16]
 802a6da:	e015      	b.n	802a708 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 802a6dc:	693b      	ldr	r3, [r7, #16]
 802a6de:	015a      	lsls	r2, r3, #5
 802a6e0:	68fb      	ldr	r3, [r7, #12]
 802a6e2:	4413      	add	r3, r2
 802a6e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802a6e8:	461a      	mov	r2, r3
 802a6ea:	f04f 33ff 	mov.w	r3, #4294967295
 802a6ee:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 802a6f0:	693b      	ldr	r3, [r7, #16]
 802a6f2:	015a      	lsls	r2, r3, #5
 802a6f4:	68fb      	ldr	r3, [r7, #12]
 802a6f6:	4413      	add	r3, r2
 802a6f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802a6fc:	461a      	mov	r2, r3
 802a6fe:	2300      	movs	r3, #0
 802a700:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 802a702:	693b      	ldr	r3, [r7, #16]
 802a704:	3301      	adds	r3, #1
 802a706:	613b      	str	r3, [r7, #16]
 802a708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802a70a:	693a      	ldr	r2, [r7, #16]
 802a70c:	429a      	cmp	r2, r3
 802a70e:	d3e5      	bcc.n	802a6dc <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 802a710:	687b      	ldr	r3, [r7, #4]
 802a712:	2200      	movs	r2, #0
 802a714:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 802a716:	687b      	ldr	r3, [r7, #4]
 802a718:	f04f 32ff 	mov.w	r2, #4294967295
 802a71c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 802a71e:	687b      	ldr	r3, [r7, #4]
 802a720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802a722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802a726:	2b00      	cmp	r3, #0
 802a728:	d00b      	beq.n	802a742 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 802a72a:	687b      	ldr	r3, [r7, #4]
 802a72c:	f44f 7200 	mov.w	r2, #512	; 0x200
 802a730:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 802a732:	687b      	ldr	r3, [r7, #4]
 802a734:	4a13      	ldr	r2, [pc, #76]	; (802a784 <USB_HostInit+0x16c>)
 802a736:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 802a738:	687b      	ldr	r3, [r7, #4]
 802a73a:	4a13      	ldr	r2, [pc, #76]	; (802a788 <USB_HostInit+0x170>)
 802a73c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 802a740:	e009      	b.n	802a756 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 802a742:	687b      	ldr	r3, [r7, #4]
 802a744:	2280      	movs	r2, #128	; 0x80
 802a746:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 802a748:	687b      	ldr	r3, [r7, #4]
 802a74a:	4a10      	ldr	r2, [pc, #64]	; (802a78c <USB_HostInit+0x174>)
 802a74c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 802a74e:	687b      	ldr	r3, [r7, #4]
 802a750:	4a0f      	ldr	r2, [pc, #60]	; (802a790 <USB_HostInit+0x178>)
 802a752:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 802a756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a758:	2b00      	cmp	r3, #0
 802a75a:	d105      	bne.n	802a768 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 802a75c:	687b      	ldr	r3, [r7, #4]
 802a75e:	699b      	ldr	r3, [r3, #24]
 802a760:	f043 0210 	orr.w	r2, r3, #16
 802a764:	687b      	ldr	r3, [r7, #4]
 802a766:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 802a768:	687b      	ldr	r3, [r7, #4]
 802a76a:	699a      	ldr	r2, [r3, #24]
 802a76c:	4b09      	ldr	r3, [pc, #36]	; (802a794 <USB_HostInit+0x17c>)
 802a76e:	4313      	orrs	r3, r2
 802a770:	687a      	ldr	r2, [r7, #4]
 802a772:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 802a774:	7dfb      	ldrb	r3, [r7, #23]
}
 802a776:	4618      	mov	r0, r3
 802a778:	3718      	adds	r7, #24
 802a77a:	46bd      	mov	sp, r7
 802a77c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802a780:	b004      	add	sp, #16
 802a782:	4770      	bx	lr
 802a784:	01000200 	.word	0x01000200
 802a788:	00e00300 	.word	0x00e00300
 802a78c:	00600080 	.word	0x00600080
 802a790:	004000e0 	.word	0x004000e0
 802a794:	a3200008 	.word	0xa3200008

0802a798 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 802a798:	b480      	push	{r7}
 802a79a:	b085      	sub	sp, #20
 802a79c:	af00      	add	r7, sp, #0
 802a79e:	6078      	str	r0, [r7, #4]
 802a7a0:	460b      	mov	r3, r1
 802a7a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802a7a4:	687b      	ldr	r3, [r7, #4]
 802a7a6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 802a7a8:	68fb      	ldr	r3, [r7, #12]
 802a7aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802a7ae:	681b      	ldr	r3, [r3, #0]
 802a7b0:	68fa      	ldr	r2, [r7, #12]
 802a7b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 802a7b6:	f023 0303 	bic.w	r3, r3, #3
 802a7ba:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 802a7bc:	68fb      	ldr	r3, [r7, #12]
 802a7be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802a7c2:	681a      	ldr	r2, [r3, #0]
 802a7c4:	78fb      	ldrb	r3, [r7, #3]
 802a7c6:	f003 0303 	and.w	r3, r3, #3
 802a7ca:	68f9      	ldr	r1, [r7, #12]
 802a7cc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 802a7d0:	4313      	orrs	r3, r2
 802a7d2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 802a7d4:	78fb      	ldrb	r3, [r7, #3]
 802a7d6:	2b01      	cmp	r3, #1
 802a7d8:	d107      	bne.n	802a7ea <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 802a7da:	68fb      	ldr	r3, [r7, #12]
 802a7dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802a7e0:	461a      	mov	r2, r3
 802a7e2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 802a7e6:	6053      	str	r3, [r2, #4]
 802a7e8:	e009      	b.n	802a7fe <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 802a7ea:	78fb      	ldrb	r3, [r7, #3]
 802a7ec:	2b02      	cmp	r3, #2
 802a7ee:	d106      	bne.n	802a7fe <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 802a7f0:	68fb      	ldr	r3, [r7, #12]
 802a7f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802a7f6:	461a      	mov	r2, r3
 802a7f8:	f241 7370 	movw	r3, #6000	; 0x1770
 802a7fc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 802a7fe:	2300      	movs	r3, #0
}
 802a800:	4618      	mov	r0, r3
 802a802:	3714      	adds	r7, #20
 802a804:	46bd      	mov	sp, r7
 802a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a80a:	4770      	bx	lr

0802a80c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 802a80c:	b580      	push	{r7, lr}
 802a80e:	b084      	sub	sp, #16
 802a810:	af00      	add	r7, sp, #0
 802a812:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802a814:	687b      	ldr	r3, [r7, #4]
 802a816:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 802a818:	2300      	movs	r3, #0
 802a81a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 802a81c:	68fb      	ldr	r3, [r7, #12]
 802a81e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802a822:	681b      	ldr	r3, [r3, #0]
 802a824:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 802a826:	68bb      	ldr	r3, [r7, #8]
 802a828:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 802a82c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 802a82e:	68bb      	ldr	r3, [r7, #8]
 802a830:	68fa      	ldr	r2, [r7, #12]
 802a832:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802a836:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802a83a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 802a83c:	2064      	movs	r0, #100	; 0x64
 802a83e:	f7f8 fdeb 	bl	8023418 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 802a842:	68bb      	ldr	r3, [r7, #8]
 802a844:	68fa      	ldr	r2, [r7, #12]
 802a846:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802a84a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 802a84e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 802a850:	200a      	movs	r0, #10
 802a852:	f7f8 fde1 	bl	8023418 <HAL_Delay>

  return HAL_OK;
 802a856:	2300      	movs	r3, #0
}
 802a858:	4618      	mov	r0, r3
 802a85a:	3710      	adds	r7, #16
 802a85c:	46bd      	mov	sp, r7
 802a85e:	bd80      	pop	{r7, pc}

0802a860 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 802a860:	b480      	push	{r7}
 802a862:	b085      	sub	sp, #20
 802a864:	af00      	add	r7, sp, #0
 802a866:	6078      	str	r0, [r7, #4]
 802a868:	460b      	mov	r3, r1
 802a86a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802a86c:	687b      	ldr	r3, [r7, #4]
 802a86e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 802a870:	2300      	movs	r3, #0
 802a872:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 802a874:	68fb      	ldr	r3, [r7, #12]
 802a876:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802a87a:	681b      	ldr	r3, [r3, #0]
 802a87c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 802a87e:	68bb      	ldr	r3, [r7, #8]
 802a880:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 802a884:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 802a886:	68bb      	ldr	r3, [r7, #8]
 802a888:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802a88c:	2b00      	cmp	r3, #0
 802a88e:	d109      	bne.n	802a8a4 <USB_DriveVbus+0x44>
 802a890:	78fb      	ldrb	r3, [r7, #3]
 802a892:	2b01      	cmp	r3, #1
 802a894:	d106      	bne.n	802a8a4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 802a896:	68bb      	ldr	r3, [r7, #8]
 802a898:	68fa      	ldr	r2, [r7, #12]
 802a89a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802a89e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 802a8a2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 802a8a4:	68bb      	ldr	r3, [r7, #8]
 802a8a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802a8aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802a8ae:	d109      	bne.n	802a8c4 <USB_DriveVbus+0x64>
 802a8b0:	78fb      	ldrb	r3, [r7, #3]
 802a8b2:	2b00      	cmp	r3, #0
 802a8b4:	d106      	bne.n	802a8c4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 802a8b6:	68bb      	ldr	r3, [r7, #8]
 802a8b8:	68fa      	ldr	r2, [r7, #12]
 802a8ba:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 802a8be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802a8c2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 802a8c4:	2300      	movs	r3, #0
}
 802a8c6:	4618      	mov	r0, r3
 802a8c8:	3714      	adds	r7, #20
 802a8ca:	46bd      	mov	sp, r7
 802a8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a8d0:	4770      	bx	lr

0802a8d2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 802a8d2:	b480      	push	{r7}
 802a8d4:	b085      	sub	sp, #20
 802a8d6:	af00      	add	r7, sp, #0
 802a8d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802a8da:	687b      	ldr	r3, [r7, #4]
 802a8dc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 802a8de:	2300      	movs	r3, #0
 802a8e0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 802a8e2:	68fb      	ldr	r3, [r7, #12]
 802a8e4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 802a8e8:	681b      	ldr	r3, [r3, #0]
 802a8ea:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 802a8ec:	68bb      	ldr	r3, [r7, #8]
 802a8ee:	0c5b      	lsrs	r3, r3, #17
 802a8f0:	f003 0303 	and.w	r3, r3, #3
}
 802a8f4:	4618      	mov	r0, r3
 802a8f6:	3714      	adds	r7, #20
 802a8f8:	46bd      	mov	sp, r7
 802a8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a8fe:	4770      	bx	lr

0802a900 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 802a900:	b480      	push	{r7}
 802a902:	b085      	sub	sp, #20
 802a904:	af00      	add	r7, sp, #0
 802a906:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802a908:	687b      	ldr	r3, [r7, #4]
 802a90a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 802a90c:	68fb      	ldr	r3, [r7, #12]
 802a90e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802a912:	689b      	ldr	r3, [r3, #8]
 802a914:	b29b      	uxth	r3, r3
}
 802a916:	4618      	mov	r0, r3
 802a918:	3714      	adds	r7, #20
 802a91a:	46bd      	mov	sp, r7
 802a91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a920:	4770      	bx	lr
	...

0802a924 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 802a924:	b580      	push	{r7, lr}
 802a926:	b088      	sub	sp, #32
 802a928:	af00      	add	r7, sp, #0
 802a92a:	6078      	str	r0, [r7, #4]
 802a92c:	4608      	mov	r0, r1
 802a92e:	4611      	mov	r1, r2
 802a930:	461a      	mov	r2, r3
 802a932:	4603      	mov	r3, r0
 802a934:	70fb      	strb	r3, [r7, #3]
 802a936:	460b      	mov	r3, r1
 802a938:	70bb      	strb	r3, [r7, #2]
 802a93a:	4613      	mov	r3, r2
 802a93c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 802a93e:	2300      	movs	r3, #0
 802a940:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802a942:	687b      	ldr	r3, [r7, #4]
 802a944:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 802a946:	78fb      	ldrb	r3, [r7, #3]
 802a948:	015a      	lsls	r2, r3, #5
 802a94a:	693b      	ldr	r3, [r7, #16]
 802a94c:	4413      	add	r3, r2
 802a94e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802a952:	461a      	mov	r2, r3
 802a954:	f04f 33ff 	mov.w	r3, #4294967295
 802a958:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 802a95a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802a95e:	2b03      	cmp	r3, #3
 802a960:	d87e      	bhi.n	802aa60 <USB_HC_Init+0x13c>
 802a962:	a201      	add	r2, pc, #4	; (adr r2, 802a968 <USB_HC_Init+0x44>)
 802a964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a968:	0802a979 	.word	0x0802a979
 802a96c:	0802aa23 	.word	0x0802aa23
 802a970:	0802a979 	.word	0x0802a979
 802a974:	0802a9e5 	.word	0x0802a9e5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 802a978:	78fb      	ldrb	r3, [r7, #3]
 802a97a:	015a      	lsls	r2, r3, #5
 802a97c:	693b      	ldr	r3, [r7, #16]
 802a97e:	4413      	add	r3, r2
 802a980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802a984:	461a      	mov	r2, r3
 802a986:	f240 439d 	movw	r3, #1181	; 0x49d
 802a98a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 802a98c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802a990:	2b00      	cmp	r3, #0
 802a992:	da10      	bge.n	802a9b6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 802a994:	78fb      	ldrb	r3, [r7, #3]
 802a996:	015a      	lsls	r2, r3, #5
 802a998:	693b      	ldr	r3, [r7, #16]
 802a99a:	4413      	add	r3, r2
 802a99c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802a9a0:	68db      	ldr	r3, [r3, #12]
 802a9a2:	78fa      	ldrb	r2, [r7, #3]
 802a9a4:	0151      	lsls	r1, r2, #5
 802a9a6:	693a      	ldr	r2, [r7, #16]
 802a9a8:	440a      	add	r2, r1
 802a9aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802a9ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802a9b2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 802a9b4:	e057      	b.n	802aa66 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 802a9b6:	687b      	ldr	r3, [r7, #4]
 802a9b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802a9ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802a9be:	2b00      	cmp	r3, #0
 802a9c0:	d051      	beq.n	802aa66 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 802a9c2:	78fb      	ldrb	r3, [r7, #3]
 802a9c4:	015a      	lsls	r2, r3, #5
 802a9c6:	693b      	ldr	r3, [r7, #16]
 802a9c8:	4413      	add	r3, r2
 802a9ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802a9ce:	68db      	ldr	r3, [r3, #12]
 802a9d0:	78fa      	ldrb	r2, [r7, #3]
 802a9d2:	0151      	lsls	r1, r2, #5
 802a9d4:	693a      	ldr	r2, [r7, #16]
 802a9d6:	440a      	add	r2, r1
 802a9d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802a9dc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 802a9e0:	60d3      	str	r3, [r2, #12]
      break;
 802a9e2:	e040      	b.n	802aa66 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 802a9e4:	78fb      	ldrb	r3, [r7, #3]
 802a9e6:	015a      	lsls	r2, r3, #5
 802a9e8:	693b      	ldr	r3, [r7, #16]
 802a9ea:	4413      	add	r3, r2
 802a9ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802a9f0:	461a      	mov	r2, r3
 802a9f2:	f240 639d 	movw	r3, #1693	; 0x69d
 802a9f6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 802a9f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802a9fc:	2b00      	cmp	r3, #0
 802a9fe:	da34      	bge.n	802aa6a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 802aa00:	78fb      	ldrb	r3, [r7, #3]
 802aa02:	015a      	lsls	r2, r3, #5
 802aa04:	693b      	ldr	r3, [r7, #16]
 802aa06:	4413      	add	r3, r2
 802aa08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802aa0c:	68db      	ldr	r3, [r3, #12]
 802aa0e:	78fa      	ldrb	r2, [r7, #3]
 802aa10:	0151      	lsls	r1, r2, #5
 802aa12:	693a      	ldr	r2, [r7, #16]
 802aa14:	440a      	add	r2, r1
 802aa16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802aa1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802aa1e:	60d3      	str	r3, [r2, #12]
      }

      break;
 802aa20:	e023      	b.n	802aa6a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 802aa22:	78fb      	ldrb	r3, [r7, #3]
 802aa24:	015a      	lsls	r2, r3, #5
 802aa26:	693b      	ldr	r3, [r7, #16]
 802aa28:	4413      	add	r3, r2
 802aa2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802aa2e:	461a      	mov	r2, r3
 802aa30:	f240 2325 	movw	r3, #549	; 0x225
 802aa34:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 802aa36:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802aa3a:	2b00      	cmp	r3, #0
 802aa3c:	da17      	bge.n	802aa6e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 802aa3e:	78fb      	ldrb	r3, [r7, #3]
 802aa40:	015a      	lsls	r2, r3, #5
 802aa42:	693b      	ldr	r3, [r7, #16]
 802aa44:	4413      	add	r3, r2
 802aa46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802aa4a:	68db      	ldr	r3, [r3, #12]
 802aa4c:	78fa      	ldrb	r2, [r7, #3]
 802aa4e:	0151      	lsls	r1, r2, #5
 802aa50:	693a      	ldr	r2, [r7, #16]
 802aa52:	440a      	add	r2, r1
 802aa54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802aa58:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 802aa5c:	60d3      	str	r3, [r2, #12]
      }
      break;
 802aa5e:	e006      	b.n	802aa6e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 802aa60:	2301      	movs	r3, #1
 802aa62:	77fb      	strb	r3, [r7, #31]
      break;
 802aa64:	e004      	b.n	802aa70 <USB_HC_Init+0x14c>
      break;
 802aa66:	bf00      	nop
 802aa68:	e002      	b.n	802aa70 <USB_HC_Init+0x14c>
      break;
 802aa6a:	bf00      	nop
 802aa6c:	e000      	b.n	802aa70 <USB_HC_Init+0x14c>
      break;
 802aa6e:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 802aa70:	78fb      	ldrb	r3, [r7, #3]
 802aa72:	015a      	lsls	r2, r3, #5
 802aa74:	693b      	ldr	r3, [r7, #16]
 802aa76:	4413      	add	r3, r2
 802aa78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802aa7c:	68db      	ldr	r3, [r3, #12]
 802aa7e:	78fa      	ldrb	r2, [r7, #3]
 802aa80:	0151      	lsls	r1, r2, #5
 802aa82:	693a      	ldr	r2, [r7, #16]
 802aa84:	440a      	add	r2, r1
 802aa86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802aa8a:	f043 0302 	orr.w	r3, r3, #2
 802aa8e:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 802aa90:	693b      	ldr	r3, [r7, #16]
 802aa92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802aa96:	699a      	ldr	r2, [r3, #24]
 802aa98:	78fb      	ldrb	r3, [r7, #3]
 802aa9a:	f003 030f 	and.w	r3, r3, #15
 802aa9e:	2101      	movs	r1, #1
 802aaa0:	fa01 f303 	lsl.w	r3, r1, r3
 802aaa4:	6939      	ldr	r1, [r7, #16]
 802aaa6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 802aaaa:	4313      	orrs	r3, r2
 802aaac:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 802aaae:	687b      	ldr	r3, [r7, #4]
 802aab0:	699b      	ldr	r3, [r3, #24]
 802aab2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 802aab6:	687b      	ldr	r3, [r7, #4]
 802aab8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 802aaba:	f997 3002 	ldrsb.w	r3, [r7, #2]
 802aabe:	2b00      	cmp	r3, #0
 802aac0:	da03      	bge.n	802aaca <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 802aac2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802aac6:	61bb      	str	r3, [r7, #24]
 802aac8:	e001      	b.n	802aace <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 802aaca:	2300      	movs	r3, #0
 802aacc:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 802aace:	6878      	ldr	r0, [r7, #4]
 802aad0:	f7ff feff 	bl	802a8d2 <USB_GetHostSpeed>
 802aad4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 802aad6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 802aada:	2b02      	cmp	r3, #2
 802aadc:	d106      	bne.n	802aaec <USB_HC_Init+0x1c8>
 802aade:	68fb      	ldr	r3, [r7, #12]
 802aae0:	2b02      	cmp	r3, #2
 802aae2:	d003      	beq.n	802aaec <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 802aae4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 802aae8:	617b      	str	r3, [r7, #20]
 802aaea:	e001      	b.n	802aaf0 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 802aaec:	2300      	movs	r3, #0
 802aaee:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802aaf0:	787b      	ldrb	r3, [r7, #1]
 802aaf2:	059b      	lsls	r3, r3, #22
 802aaf4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 802aaf8:	78bb      	ldrb	r3, [r7, #2]
 802aafa:	02db      	lsls	r3, r3, #11
 802aafc:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802ab00:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 802ab02:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802ab06:	049b      	lsls	r3, r3, #18
 802ab08:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 802ab0c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 802ab0e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 802ab10:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 802ab14:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 802ab16:	69bb      	ldr	r3, [r7, #24]
 802ab18:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802ab1a:	78fb      	ldrb	r3, [r7, #3]
 802ab1c:	0159      	lsls	r1, r3, #5
 802ab1e:	693b      	ldr	r3, [r7, #16]
 802ab20:	440b      	add	r3, r1
 802ab22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802ab26:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 802ab28:	697b      	ldr	r3, [r7, #20]
 802ab2a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 802ab2c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 802ab2e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802ab32:	2b03      	cmp	r3, #3
 802ab34:	d003      	beq.n	802ab3e <USB_HC_Init+0x21a>
 802ab36:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802ab3a:	2b01      	cmp	r3, #1
 802ab3c:	d10f      	bne.n	802ab5e <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 802ab3e:	78fb      	ldrb	r3, [r7, #3]
 802ab40:	015a      	lsls	r2, r3, #5
 802ab42:	693b      	ldr	r3, [r7, #16]
 802ab44:	4413      	add	r3, r2
 802ab46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802ab4a:	681b      	ldr	r3, [r3, #0]
 802ab4c:	78fa      	ldrb	r2, [r7, #3]
 802ab4e:	0151      	lsls	r1, r2, #5
 802ab50:	693a      	ldr	r2, [r7, #16]
 802ab52:	440a      	add	r2, r1
 802ab54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802ab58:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802ab5c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 802ab5e:	7ffb      	ldrb	r3, [r7, #31]
}
 802ab60:	4618      	mov	r0, r3
 802ab62:	3720      	adds	r7, #32
 802ab64:	46bd      	mov	sp, r7
 802ab66:	bd80      	pop	{r7, pc}

0802ab68 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 802ab68:	b580      	push	{r7, lr}
 802ab6a:	b08c      	sub	sp, #48	; 0x30
 802ab6c:	af02      	add	r7, sp, #8
 802ab6e:	60f8      	str	r0, [r7, #12]
 802ab70:	60b9      	str	r1, [r7, #8]
 802ab72:	4613      	mov	r3, r2
 802ab74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802ab76:	68fb      	ldr	r3, [r7, #12]
 802ab78:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 802ab7a:	68bb      	ldr	r3, [r7, #8]
 802ab7c:	785b      	ldrb	r3, [r3, #1]
 802ab7e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 802ab80:	f44f 7380 	mov.w	r3, #256	; 0x100
 802ab84:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 802ab86:	68fb      	ldr	r3, [r7, #12]
 802ab88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802ab8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802ab8e:	2b00      	cmp	r3, #0
 802ab90:	d02d      	beq.n	802abee <USB_HC_StartXfer+0x86>
 802ab92:	68bb      	ldr	r3, [r7, #8]
 802ab94:	791b      	ldrb	r3, [r3, #4]
 802ab96:	2b00      	cmp	r3, #0
 802ab98:	d129      	bne.n	802abee <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 802ab9a:	79fb      	ldrb	r3, [r7, #7]
 802ab9c:	2b01      	cmp	r3, #1
 802ab9e:	d117      	bne.n	802abd0 <USB_HC_StartXfer+0x68>
 802aba0:	68bb      	ldr	r3, [r7, #8]
 802aba2:	79db      	ldrb	r3, [r3, #7]
 802aba4:	2b00      	cmp	r3, #0
 802aba6:	d003      	beq.n	802abb0 <USB_HC_StartXfer+0x48>
 802aba8:	68bb      	ldr	r3, [r7, #8]
 802abaa:	79db      	ldrb	r3, [r3, #7]
 802abac:	2b02      	cmp	r3, #2
 802abae:	d10f      	bne.n	802abd0 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 802abb0:	69fb      	ldr	r3, [r7, #28]
 802abb2:	015a      	lsls	r2, r3, #5
 802abb4:	6a3b      	ldr	r3, [r7, #32]
 802abb6:	4413      	add	r3, r2
 802abb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802abbc:	68db      	ldr	r3, [r3, #12]
 802abbe:	69fa      	ldr	r2, [r7, #28]
 802abc0:	0151      	lsls	r1, r2, #5
 802abc2:	6a3a      	ldr	r2, [r7, #32]
 802abc4:	440a      	add	r2, r1
 802abc6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802abca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802abce:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 802abd0:	79fb      	ldrb	r3, [r7, #7]
 802abd2:	2b00      	cmp	r3, #0
 802abd4:	d10b      	bne.n	802abee <USB_HC_StartXfer+0x86>
 802abd6:	68bb      	ldr	r3, [r7, #8]
 802abd8:	795b      	ldrb	r3, [r3, #5]
 802abda:	2b01      	cmp	r3, #1
 802abdc:	d107      	bne.n	802abee <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 802abde:	68bb      	ldr	r3, [r7, #8]
 802abe0:	785b      	ldrb	r3, [r3, #1]
 802abe2:	4619      	mov	r1, r3
 802abe4:	68f8      	ldr	r0, [r7, #12]
 802abe6:	f000 fa0f 	bl	802b008 <USB_DoPing>
      return HAL_OK;
 802abea:	2300      	movs	r3, #0
 802abec:	e0f8      	b.n	802ade0 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 802abee:	68bb      	ldr	r3, [r7, #8]
 802abf0:	695b      	ldr	r3, [r3, #20]
 802abf2:	2b00      	cmp	r3, #0
 802abf4:	d018      	beq.n	802ac28 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 802abf6:	68bb      	ldr	r3, [r7, #8]
 802abf8:	695b      	ldr	r3, [r3, #20]
 802abfa:	68ba      	ldr	r2, [r7, #8]
 802abfc:	8912      	ldrh	r2, [r2, #8]
 802abfe:	4413      	add	r3, r2
 802ac00:	3b01      	subs	r3, #1
 802ac02:	68ba      	ldr	r2, [r7, #8]
 802ac04:	8912      	ldrh	r2, [r2, #8]
 802ac06:	fbb3 f3f2 	udiv	r3, r3, r2
 802ac0a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 802ac0c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 802ac0e:	8b7b      	ldrh	r3, [r7, #26]
 802ac10:	429a      	cmp	r2, r3
 802ac12:	d90b      	bls.n	802ac2c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 802ac14:	8b7b      	ldrh	r3, [r7, #26]
 802ac16:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 802ac18:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802ac1a:	68ba      	ldr	r2, [r7, #8]
 802ac1c:	8912      	ldrh	r2, [r2, #8]
 802ac1e:	fb03 f202 	mul.w	r2, r3, r2
 802ac22:	68bb      	ldr	r3, [r7, #8]
 802ac24:	611a      	str	r2, [r3, #16]
 802ac26:	e001      	b.n	802ac2c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 802ac28:	2301      	movs	r3, #1
 802ac2a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 802ac2c:	68bb      	ldr	r3, [r7, #8]
 802ac2e:	78db      	ldrb	r3, [r3, #3]
 802ac30:	2b00      	cmp	r3, #0
 802ac32:	d007      	beq.n	802ac44 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 802ac34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802ac36:	68ba      	ldr	r2, [r7, #8]
 802ac38:	8912      	ldrh	r2, [r2, #8]
 802ac3a:	fb03 f202 	mul.w	r2, r3, r2
 802ac3e:	68bb      	ldr	r3, [r7, #8]
 802ac40:	611a      	str	r2, [r3, #16]
 802ac42:	e003      	b.n	802ac4c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 802ac44:	68bb      	ldr	r3, [r7, #8]
 802ac46:	695a      	ldr	r2, [r3, #20]
 802ac48:	68bb      	ldr	r3, [r7, #8]
 802ac4a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 802ac4c:	68bb      	ldr	r3, [r7, #8]
 802ac4e:	691b      	ldr	r3, [r3, #16]
 802ac50:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 802ac54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802ac56:	04d9      	lsls	r1, r3, #19
 802ac58:	4b63      	ldr	r3, [pc, #396]	; (802ade8 <USB_HC_StartXfer+0x280>)
 802ac5a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 802ac5c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 802ac5e:	68bb      	ldr	r3, [r7, #8]
 802ac60:	7a9b      	ldrb	r3, [r3, #10]
 802ac62:	075b      	lsls	r3, r3, #29
 802ac64:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 802ac68:	69f9      	ldr	r1, [r7, #28]
 802ac6a:	0148      	lsls	r0, r1, #5
 802ac6c:	6a39      	ldr	r1, [r7, #32]
 802ac6e:	4401      	add	r1, r0
 802ac70:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 802ac74:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 802ac76:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 802ac78:	79fb      	ldrb	r3, [r7, #7]
 802ac7a:	2b00      	cmp	r3, #0
 802ac7c:	d009      	beq.n	802ac92 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 802ac7e:	68bb      	ldr	r3, [r7, #8]
 802ac80:	68d9      	ldr	r1, [r3, #12]
 802ac82:	69fb      	ldr	r3, [r7, #28]
 802ac84:	015a      	lsls	r2, r3, #5
 802ac86:	6a3b      	ldr	r3, [r7, #32]
 802ac88:	4413      	add	r3, r2
 802ac8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802ac8e:	460a      	mov	r2, r1
 802ac90:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 802ac92:	6a3b      	ldr	r3, [r7, #32]
 802ac94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802ac98:	689b      	ldr	r3, [r3, #8]
 802ac9a:	f003 0301 	and.w	r3, r3, #1
 802ac9e:	2b00      	cmp	r3, #0
 802aca0:	bf0c      	ite	eq
 802aca2:	2301      	moveq	r3, #1
 802aca4:	2300      	movne	r3, #0
 802aca6:	b2db      	uxtb	r3, r3
 802aca8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 802acaa:	69fb      	ldr	r3, [r7, #28]
 802acac:	015a      	lsls	r2, r3, #5
 802acae:	6a3b      	ldr	r3, [r7, #32]
 802acb0:	4413      	add	r3, r2
 802acb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802acb6:	681b      	ldr	r3, [r3, #0]
 802acb8:	69fa      	ldr	r2, [r7, #28]
 802acba:	0151      	lsls	r1, r2, #5
 802acbc:	6a3a      	ldr	r2, [r7, #32]
 802acbe:	440a      	add	r2, r1
 802acc0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802acc4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 802acc8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 802acca:	69fb      	ldr	r3, [r7, #28]
 802accc:	015a      	lsls	r2, r3, #5
 802acce:	6a3b      	ldr	r3, [r7, #32]
 802acd0:	4413      	add	r3, r2
 802acd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802acd6:	681a      	ldr	r2, [r3, #0]
 802acd8:	7e7b      	ldrb	r3, [r7, #25]
 802acda:	075b      	lsls	r3, r3, #29
 802acdc:	69f9      	ldr	r1, [r7, #28]
 802acde:	0148      	lsls	r0, r1, #5
 802ace0:	6a39      	ldr	r1, [r7, #32]
 802ace2:	4401      	add	r1, r0
 802ace4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 802ace8:	4313      	orrs	r3, r2
 802acea:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 802acec:	69fb      	ldr	r3, [r7, #28]
 802acee:	015a      	lsls	r2, r3, #5
 802acf0:	6a3b      	ldr	r3, [r7, #32]
 802acf2:	4413      	add	r3, r2
 802acf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802acf8:	681b      	ldr	r3, [r3, #0]
 802acfa:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802acfc:	693b      	ldr	r3, [r7, #16]
 802acfe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802ad02:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 802ad04:	68bb      	ldr	r3, [r7, #8]
 802ad06:	78db      	ldrb	r3, [r3, #3]
 802ad08:	2b00      	cmp	r3, #0
 802ad0a:	d004      	beq.n	802ad16 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 802ad0c:	693b      	ldr	r3, [r7, #16]
 802ad0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802ad12:	613b      	str	r3, [r7, #16]
 802ad14:	e003      	b.n	802ad1e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 802ad16:	693b      	ldr	r3, [r7, #16]
 802ad18:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802ad1c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 802ad1e:	693b      	ldr	r3, [r7, #16]
 802ad20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802ad24:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 802ad26:	69fb      	ldr	r3, [r7, #28]
 802ad28:	015a      	lsls	r2, r3, #5
 802ad2a:	6a3b      	ldr	r3, [r7, #32]
 802ad2c:	4413      	add	r3, r2
 802ad2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802ad32:	461a      	mov	r2, r3
 802ad34:	693b      	ldr	r3, [r7, #16]
 802ad36:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 802ad38:	79fb      	ldrb	r3, [r7, #7]
 802ad3a:	2b00      	cmp	r3, #0
 802ad3c:	d001      	beq.n	802ad42 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 802ad3e:	2300      	movs	r3, #0
 802ad40:	e04e      	b.n	802ade0 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 802ad42:	68bb      	ldr	r3, [r7, #8]
 802ad44:	78db      	ldrb	r3, [r3, #3]
 802ad46:	2b00      	cmp	r3, #0
 802ad48:	d149      	bne.n	802adde <USB_HC_StartXfer+0x276>
 802ad4a:	68bb      	ldr	r3, [r7, #8]
 802ad4c:	695b      	ldr	r3, [r3, #20]
 802ad4e:	2b00      	cmp	r3, #0
 802ad50:	d045      	beq.n	802adde <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 802ad52:	68bb      	ldr	r3, [r7, #8]
 802ad54:	79db      	ldrb	r3, [r3, #7]
 802ad56:	2b03      	cmp	r3, #3
 802ad58:	d830      	bhi.n	802adbc <USB_HC_StartXfer+0x254>
 802ad5a:	a201      	add	r2, pc, #4	; (adr r2, 802ad60 <USB_HC_StartXfer+0x1f8>)
 802ad5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802ad60:	0802ad71 	.word	0x0802ad71
 802ad64:	0802ad95 	.word	0x0802ad95
 802ad68:	0802ad71 	.word	0x0802ad71
 802ad6c:	0802ad95 	.word	0x0802ad95
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 802ad70:	68bb      	ldr	r3, [r7, #8]
 802ad72:	695b      	ldr	r3, [r3, #20]
 802ad74:	3303      	adds	r3, #3
 802ad76:	089b      	lsrs	r3, r3, #2
 802ad78:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 802ad7a:	8afa      	ldrh	r2, [r7, #22]
 802ad7c:	68fb      	ldr	r3, [r7, #12]
 802ad7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802ad80:	b29b      	uxth	r3, r3
 802ad82:	429a      	cmp	r2, r3
 802ad84:	d91c      	bls.n	802adc0 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 802ad86:	68fb      	ldr	r3, [r7, #12]
 802ad88:	699b      	ldr	r3, [r3, #24]
 802ad8a:	f043 0220 	orr.w	r2, r3, #32
 802ad8e:	68fb      	ldr	r3, [r7, #12]
 802ad90:	619a      	str	r2, [r3, #24]
        }
        break;
 802ad92:	e015      	b.n	802adc0 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 802ad94:	68bb      	ldr	r3, [r7, #8]
 802ad96:	695b      	ldr	r3, [r3, #20]
 802ad98:	3303      	adds	r3, #3
 802ad9a:	089b      	lsrs	r3, r3, #2
 802ad9c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 802ad9e:	8afa      	ldrh	r2, [r7, #22]
 802ada0:	6a3b      	ldr	r3, [r7, #32]
 802ada2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802ada6:	691b      	ldr	r3, [r3, #16]
 802ada8:	b29b      	uxth	r3, r3
 802adaa:	429a      	cmp	r2, r3
 802adac:	d90a      	bls.n	802adc4 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 802adae:	68fb      	ldr	r3, [r7, #12]
 802adb0:	699b      	ldr	r3, [r3, #24]
 802adb2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 802adb6:	68fb      	ldr	r3, [r7, #12]
 802adb8:	619a      	str	r2, [r3, #24]
        }
        break;
 802adba:	e003      	b.n	802adc4 <USB_HC_StartXfer+0x25c>

      default:
        break;
 802adbc:	bf00      	nop
 802adbe:	e002      	b.n	802adc6 <USB_HC_StartXfer+0x25e>
        break;
 802adc0:	bf00      	nop
 802adc2:	e000      	b.n	802adc6 <USB_HC_StartXfer+0x25e>
        break;
 802adc4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 802adc6:	68bb      	ldr	r3, [r7, #8]
 802adc8:	68d9      	ldr	r1, [r3, #12]
 802adca:	68bb      	ldr	r3, [r7, #8]
 802adcc:	785a      	ldrb	r2, [r3, #1]
 802adce:	68bb      	ldr	r3, [r7, #8]
 802add0:	695b      	ldr	r3, [r3, #20]
 802add2:	b29b      	uxth	r3, r3
 802add4:	2000      	movs	r0, #0
 802add6:	9000      	str	r0, [sp, #0]
 802add8:	68f8      	ldr	r0, [r7, #12]
 802adda:	f7ff fb31 	bl	802a440 <USB_WritePacket>
  }

  return HAL_OK;
 802adde:	2300      	movs	r3, #0
}
 802ade0:	4618      	mov	r0, r3
 802ade2:	3728      	adds	r7, #40	; 0x28
 802ade4:	46bd      	mov	sp, r7
 802ade6:	bd80      	pop	{r7, pc}
 802ade8:	1ff80000 	.word	0x1ff80000

0802adec <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 802adec:	b480      	push	{r7}
 802adee:	b085      	sub	sp, #20
 802adf0:	af00      	add	r7, sp, #0
 802adf2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802adf4:	687b      	ldr	r3, [r7, #4]
 802adf6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 802adf8:	68fb      	ldr	r3, [r7, #12]
 802adfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802adfe:	695b      	ldr	r3, [r3, #20]
 802ae00:	b29b      	uxth	r3, r3
}
 802ae02:	4618      	mov	r0, r3
 802ae04:	3714      	adds	r7, #20
 802ae06:	46bd      	mov	sp, r7
 802ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ae0c:	4770      	bx	lr

0802ae0e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 802ae0e:	b480      	push	{r7}
 802ae10:	b089      	sub	sp, #36	; 0x24
 802ae12:	af00      	add	r7, sp, #0
 802ae14:	6078      	str	r0, [r7, #4]
 802ae16:	460b      	mov	r3, r1
 802ae18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802ae1a:	687b      	ldr	r3, [r7, #4]
 802ae1c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 802ae1e:	78fb      	ldrb	r3, [r7, #3]
 802ae20:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 802ae22:	2300      	movs	r3, #0
 802ae24:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 802ae26:	69bb      	ldr	r3, [r7, #24]
 802ae28:	015a      	lsls	r2, r3, #5
 802ae2a:	69fb      	ldr	r3, [r7, #28]
 802ae2c:	4413      	add	r3, r2
 802ae2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802ae32:	681b      	ldr	r3, [r3, #0]
 802ae34:	0c9b      	lsrs	r3, r3, #18
 802ae36:	f003 0303 	and.w	r3, r3, #3
 802ae3a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 802ae3c:	69bb      	ldr	r3, [r7, #24]
 802ae3e:	015a      	lsls	r2, r3, #5
 802ae40:	69fb      	ldr	r3, [r7, #28]
 802ae42:	4413      	add	r3, r2
 802ae44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802ae48:	681b      	ldr	r3, [r3, #0]
 802ae4a:	0fdb      	lsrs	r3, r3, #31
 802ae4c:	f003 0301 	and.w	r3, r3, #1
 802ae50:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 802ae52:	687b      	ldr	r3, [r7, #4]
 802ae54:	689b      	ldr	r3, [r3, #8]
 802ae56:	f003 0320 	and.w	r3, r3, #32
 802ae5a:	2b20      	cmp	r3, #32
 802ae5c:	d104      	bne.n	802ae68 <USB_HC_Halt+0x5a>
 802ae5e:	693b      	ldr	r3, [r7, #16]
 802ae60:	2b00      	cmp	r3, #0
 802ae62:	d101      	bne.n	802ae68 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 802ae64:	2300      	movs	r3, #0
 802ae66:	e0c8      	b.n	802affa <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 802ae68:	697b      	ldr	r3, [r7, #20]
 802ae6a:	2b00      	cmp	r3, #0
 802ae6c:	d002      	beq.n	802ae74 <USB_HC_Halt+0x66>
 802ae6e:	697b      	ldr	r3, [r7, #20]
 802ae70:	2b02      	cmp	r3, #2
 802ae72:	d163      	bne.n	802af3c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 802ae74:	69bb      	ldr	r3, [r7, #24]
 802ae76:	015a      	lsls	r2, r3, #5
 802ae78:	69fb      	ldr	r3, [r7, #28]
 802ae7a:	4413      	add	r3, r2
 802ae7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802ae80:	681b      	ldr	r3, [r3, #0]
 802ae82:	69ba      	ldr	r2, [r7, #24]
 802ae84:	0151      	lsls	r1, r2, #5
 802ae86:	69fa      	ldr	r2, [r7, #28]
 802ae88:	440a      	add	r2, r1
 802ae8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802ae8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802ae92:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 802ae94:	687b      	ldr	r3, [r7, #4]
 802ae96:	689b      	ldr	r3, [r3, #8]
 802ae98:	f003 0320 	and.w	r3, r3, #32
 802ae9c:	2b00      	cmp	r3, #0
 802ae9e:	f040 80ab 	bne.w	802aff8 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 802aea2:	687b      	ldr	r3, [r7, #4]
 802aea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802aea6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 802aeaa:	2b00      	cmp	r3, #0
 802aeac:	d133      	bne.n	802af16 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 802aeae:	69bb      	ldr	r3, [r7, #24]
 802aeb0:	015a      	lsls	r2, r3, #5
 802aeb2:	69fb      	ldr	r3, [r7, #28]
 802aeb4:	4413      	add	r3, r2
 802aeb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802aeba:	681b      	ldr	r3, [r3, #0]
 802aebc:	69ba      	ldr	r2, [r7, #24]
 802aebe:	0151      	lsls	r1, r2, #5
 802aec0:	69fa      	ldr	r2, [r7, #28]
 802aec2:	440a      	add	r2, r1
 802aec4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802aec8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802aecc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802aece:	69bb      	ldr	r3, [r7, #24]
 802aed0:	015a      	lsls	r2, r3, #5
 802aed2:	69fb      	ldr	r3, [r7, #28]
 802aed4:	4413      	add	r3, r2
 802aed6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802aeda:	681b      	ldr	r3, [r3, #0]
 802aedc:	69ba      	ldr	r2, [r7, #24]
 802aede:	0151      	lsls	r1, r2, #5
 802aee0:	69fa      	ldr	r2, [r7, #28]
 802aee2:	440a      	add	r2, r1
 802aee4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802aee8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802aeec:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 802aeee:	68fb      	ldr	r3, [r7, #12]
 802aef0:	3301      	adds	r3, #1
 802aef2:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 802aef4:	68fb      	ldr	r3, [r7, #12]
 802aef6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802aefa:	d81d      	bhi.n	802af38 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 802aefc:	69bb      	ldr	r3, [r7, #24]
 802aefe:	015a      	lsls	r2, r3, #5
 802af00:	69fb      	ldr	r3, [r7, #28]
 802af02:	4413      	add	r3, r2
 802af04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802af08:	681b      	ldr	r3, [r3, #0]
 802af0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802af0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802af12:	d0ec      	beq.n	802aeee <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 802af14:	e070      	b.n	802aff8 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802af16:	69bb      	ldr	r3, [r7, #24]
 802af18:	015a      	lsls	r2, r3, #5
 802af1a:	69fb      	ldr	r3, [r7, #28]
 802af1c:	4413      	add	r3, r2
 802af1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802af22:	681b      	ldr	r3, [r3, #0]
 802af24:	69ba      	ldr	r2, [r7, #24]
 802af26:	0151      	lsls	r1, r2, #5
 802af28:	69fa      	ldr	r2, [r7, #28]
 802af2a:	440a      	add	r2, r1
 802af2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802af30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802af34:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 802af36:	e05f      	b.n	802aff8 <USB_HC_Halt+0x1ea>
            break;
 802af38:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 802af3a:	e05d      	b.n	802aff8 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 802af3c:	69bb      	ldr	r3, [r7, #24]
 802af3e:	015a      	lsls	r2, r3, #5
 802af40:	69fb      	ldr	r3, [r7, #28]
 802af42:	4413      	add	r3, r2
 802af44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802af48:	681b      	ldr	r3, [r3, #0]
 802af4a:	69ba      	ldr	r2, [r7, #24]
 802af4c:	0151      	lsls	r1, r2, #5
 802af4e:	69fa      	ldr	r2, [r7, #28]
 802af50:	440a      	add	r2, r1
 802af52:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802af56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802af5a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 802af5c:	69fb      	ldr	r3, [r7, #28]
 802af5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802af62:	691b      	ldr	r3, [r3, #16]
 802af64:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 802af68:	2b00      	cmp	r3, #0
 802af6a:	d133      	bne.n	802afd4 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 802af6c:	69bb      	ldr	r3, [r7, #24]
 802af6e:	015a      	lsls	r2, r3, #5
 802af70:	69fb      	ldr	r3, [r7, #28]
 802af72:	4413      	add	r3, r2
 802af74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802af78:	681b      	ldr	r3, [r3, #0]
 802af7a:	69ba      	ldr	r2, [r7, #24]
 802af7c:	0151      	lsls	r1, r2, #5
 802af7e:	69fa      	ldr	r2, [r7, #28]
 802af80:	440a      	add	r2, r1
 802af82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802af86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802af8a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802af8c:	69bb      	ldr	r3, [r7, #24]
 802af8e:	015a      	lsls	r2, r3, #5
 802af90:	69fb      	ldr	r3, [r7, #28]
 802af92:	4413      	add	r3, r2
 802af94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802af98:	681b      	ldr	r3, [r3, #0]
 802af9a:	69ba      	ldr	r2, [r7, #24]
 802af9c:	0151      	lsls	r1, r2, #5
 802af9e:	69fa      	ldr	r2, [r7, #28]
 802afa0:	440a      	add	r2, r1
 802afa2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802afa6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802afaa:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 802afac:	68fb      	ldr	r3, [r7, #12]
 802afae:	3301      	adds	r3, #1
 802afb0:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 802afb2:	68fb      	ldr	r3, [r7, #12]
 802afb4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802afb8:	d81d      	bhi.n	802aff6 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 802afba:	69bb      	ldr	r3, [r7, #24]
 802afbc:	015a      	lsls	r2, r3, #5
 802afbe:	69fb      	ldr	r3, [r7, #28]
 802afc0:	4413      	add	r3, r2
 802afc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802afc6:	681b      	ldr	r3, [r3, #0]
 802afc8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802afcc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802afd0:	d0ec      	beq.n	802afac <USB_HC_Halt+0x19e>
 802afd2:	e011      	b.n	802aff8 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 802afd4:	69bb      	ldr	r3, [r7, #24]
 802afd6:	015a      	lsls	r2, r3, #5
 802afd8:	69fb      	ldr	r3, [r7, #28]
 802afda:	4413      	add	r3, r2
 802afdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802afe0:	681b      	ldr	r3, [r3, #0]
 802afe2:	69ba      	ldr	r2, [r7, #24]
 802afe4:	0151      	lsls	r1, r2, #5
 802afe6:	69fa      	ldr	r2, [r7, #28]
 802afe8:	440a      	add	r2, r1
 802afea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802afee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802aff2:	6013      	str	r3, [r2, #0]
 802aff4:	e000      	b.n	802aff8 <USB_HC_Halt+0x1ea>
          break;
 802aff6:	bf00      	nop
    }
  }

  return HAL_OK;
 802aff8:	2300      	movs	r3, #0
}
 802affa:	4618      	mov	r0, r3
 802affc:	3724      	adds	r7, #36	; 0x24
 802affe:	46bd      	mov	sp, r7
 802b000:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b004:	4770      	bx	lr
	...

0802b008 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 802b008:	b480      	push	{r7}
 802b00a:	b087      	sub	sp, #28
 802b00c:	af00      	add	r7, sp, #0
 802b00e:	6078      	str	r0, [r7, #4]
 802b010:	460b      	mov	r3, r1
 802b012:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b014:	687b      	ldr	r3, [r7, #4]
 802b016:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 802b018:	78fb      	ldrb	r3, [r7, #3]
 802b01a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 802b01c:	2301      	movs	r3, #1
 802b01e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 802b020:	68fb      	ldr	r3, [r7, #12]
 802b022:	04da      	lsls	r2, r3, #19
 802b024:	4b15      	ldr	r3, [pc, #84]	; (802b07c <USB_DoPing+0x74>)
 802b026:	4013      	ands	r3, r2
 802b028:	693a      	ldr	r2, [r7, #16]
 802b02a:	0151      	lsls	r1, r2, #5
 802b02c:	697a      	ldr	r2, [r7, #20]
 802b02e:	440a      	add	r2, r1
 802b030:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 802b034:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b038:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 802b03a:	693b      	ldr	r3, [r7, #16]
 802b03c:	015a      	lsls	r2, r3, #5
 802b03e:	697b      	ldr	r3, [r7, #20]
 802b040:	4413      	add	r3, r2
 802b042:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b046:	681b      	ldr	r3, [r3, #0]
 802b048:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 802b04a:	68bb      	ldr	r3, [r7, #8]
 802b04c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802b050:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 802b052:	68bb      	ldr	r3, [r7, #8]
 802b054:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b058:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 802b05a:	693b      	ldr	r3, [r7, #16]
 802b05c:	015a      	lsls	r2, r3, #5
 802b05e:	697b      	ldr	r3, [r7, #20]
 802b060:	4413      	add	r3, r2
 802b062:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b066:	461a      	mov	r2, r3
 802b068:	68bb      	ldr	r3, [r7, #8]
 802b06a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 802b06c:	2300      	movs	r3, #0
}
 802b06e:	4618      	mov	r0, r3
 802b070:	371c      	adds	r7, #28
 802b072:	46bd      	mov	sp, r7
 802b074:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b078:	4770      	bx	lr
 802b07a:	bf00      	nop
 802b07c:	1ff80000 	.word	0x1ff80000

0802b080 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 802b080:	b580      	push	{r7, lr}
 802b082:	b088      	sub	sp, #32
 802b084:	af00      	add	r7, sp, #0
 802b086:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 802b088:	2300      	movs	r3, #0
 802b08a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802b08c:	687b      	ldr	r3, [r7, #4]
 802b08e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 802b090:	2300      	movs	r3, #0
 802b092:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 802b094:	6878      	ldr	r0, [r7, #4]
 802b096:	f7ff f911 	bl	802a2bc <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 802b09a:	2110      	movs	r1, #16
 802b09c:	6878      	ldr	r0, [r7, #4]
 802b09e:	f7ff f96b 	bl	802a378 <USB_FlushTxFifo>
 802b0a2:	4603      	mov	r3, r0
 802b0a4:	2b00      	cmp	r3, #0
 802b0a6:	d001      	beq.n	802b0ac <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 802b0a8:	2301      	movs	r3, #1
 802b0aa:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 802b0ac:	6878      	ldr	r0, [r7, #4]
 802b0ae:	f7ff f997 	bl	802a3e0 <USB_FlushRxFifo>
 802b0b2:	4603      	mov	r3, r0
 802b0b4:	2b00      	cmp	r3, #0
 802b0b6:	d001      	beq.n	802b0bc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 802b0b8:	2301      	movs	r3, #1
 802b0ba:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 802b0bc:	2300      	movs	r3, #0
 802b0be:	61bb      	str	r3, [r7, #24]
 802b0c0:	e01f      	b.n	802b102 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 802b0c2:	69bb      	ldr	r3, [r7, #24]
 802b0c4:	015a      	lsls	r2, r3, #5
 802b0c6:	697b      	ldr	r3, [r7, #20]
 802b0c8:	4413      	add	r3, r2
 802b0ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b0ce:	681b      	ldr	r3, [r3, #0]
 802b0d0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 802b0d2:	693b      	ldr	r3, [r7, #16]
 802b0d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802b0d8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 802b0da:	693b      	ldr	r3, [r7, #16]
 802b0dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802b0e0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 802b0e2:	693b      	ldr	r3, [r7, #16]
 802b0e4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802b0e8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 802b0ea:	69bb      	ldr	r3, [r7, #24]
 802b0ec:	015a      	lsls	r2, r3, #5
 802b0ee:	697b      	ldr	r3, [r7, #20]
 802b0f0:	4413      	add	r3, r2
 802b0f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b0f6:	461a      	mov	r2, r3
 802b0f8:	693b      	ldr	r3, [r7, #16]
 802b0fa:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 802b0fc:	69bb      	ldr	r3, [r7, #24]
 802b0fe:	3301      	adds	r3, #1
 802b100:	61bb      	str	r3, [r7, #24]
 802b102:	69bb      	ldr	r3, [r7, #24]
 802b104:	2b0f      	cmp	r3, #15
 802b106:	d9dc      	bls.n	802b0c2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 802b108:	2300      	movs	r3, #0
 802b10a:	61bb      	str	r3, [r7, #24]
 802b10c:	e034      	b.n	802b178 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 802b10e:	69bb      	ldr	r3, [r7, #24]
 802b110:	015a      	lsls	r2, r3, #5
 802b112:	697b      	ldr	r3, [r7, #20]
 802b114:	4413      	add	r3, r2
 802b116:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b11a:	681b      	ldr	r3, [r3, #0]
 802b11c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 802b11e:	693b      	ldr	r3, [r7, #16]
 802b120:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802b124:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 802b126:	693b      	ldr	r3, [r7, #16]
 802b128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802b12c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 802b12e:	693b      	ldr	r3, [r7, #16]
 802b130:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 802b134:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 802b136:	69bb      	ldr	r3, [r7, #24]
 802b138:	015a      	lsls	r2, r3, #5
 802b13a:	697b      	ldr	r3, [r7, #20]
 802b13c:	4413      	add	r3, r2
 802b13e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b142:	461a      	mov	r2, r3
 802b144:	693b      	ldr	r3, [r7, #16]
 802b146:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 802b148:	68fb      	ldr	r3, [r7, #12]
 802b14a:	3301      	adds	r3, #1
 802b14c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 802b14e:	68fb      	ldr	r3, [r7, #12]
 802b150:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802b154:	d80c      	bhi.n	802b170 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 802b156:	69bb      	ldr	r3, [r7, #24]
 802b158:	015a      	lsls	r2, r3, #5
 802b15a:	697b      	ldr	r3, [r7, #20]
 802b15c:	4413      	add	r3, r2
 802b15e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 802b162:	681b      	ldr	r3, [r3, #0]
 802b164:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802b168:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802b16c:	d0ec      	beq.n	802b148 <USB_StopHost+0xc8>
 802b16e:	e000      	b.n	802b172 <USB_StopHost+0xf2>
        break;
 802b170:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 802b172:	69bb      	ldr	r3, [r7, #24]
 802b174:	3301      	adds	r3, #1
 802b176:	61bb      	str	r3, [r7, #24]
 802b178:	69bb      	ldr	r3, [r7, #24]
 802b17a:	2b0f      	cmp	r3, #15
 802b17c:	d9c7      	bls.n	802b10e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 802b17e:	697b      	ldr	r3, [r7, #20]
 802b180:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 802b184:	461a      	mov	r2, r3
 802b186:	f04f 33ff 	mov.w	r3, #4294967295
 802b18a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 802b18c:	687b      	ldr	r3, [r7, #4]
 802b18e:	f04f 32ff 	mov.w	r2, #4294967295
 802b192:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 802b194:	6878      	ldr	r0, [r7, #4]
 802b196:	f7ff f880 	bl	802a29a <USB_EnableGlobalInt>

  return ret;
 802b19a:	7ffb      	ldrb	r3, [r7, #31]
}
 802b19c:	4618      	mov	r0, r3
 802b19e:	3720      	adds	r7, #32
 802b1a0:	46bd      	mov	sp, r7
 802b1a2:	bd80      	pop	{r7, pc}

0802b1a4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 802b1a4:	b590      	push	{r4, r7, lr}
 802b1a6:	b089      	sub	sp, #36	; 0x24
 802b1a8:	af04      	add	r7, sp, #16
 802b1aa:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 802b1ac:	2301      	movs	r3, #1
 802b1ae:	2202      	movs	r2, #2
 802b1b0:	2102      	movs	r1, #2
 802b1b2:	6878      	ldr	r0, [r7, #4]
 802b1b4:	f000 fc66 	bl	802ba84 <USBH_FindInterface>
 802b1b8:	4603      	mov	r3, r0
 802b1ba:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 802b1bc:	7bfb      	ldrb	r3, [r7, #15]
 802b1be:	2bff      	cmp	r3, #255	; 0xff
 802b1c0:	d002      	beq.n	802b1c8 <USBH_CDC_InterfaceInit+0x24>
 802b1c2:	7bfb      	ldrb	r3, [r7, #15]
 802b1c4:	2b01      	cmp	r3, #1
 802b1c6:	d901      	bls.n	802b1cc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 802b1c8:	2302      	movs	r3, #2
 802b1ca:	e13d      	b.n	802b448 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 802b1cc:	7bfb      	ldrb	r3, [r7, #15]
 802b1ce:	4619      	mov	r1, r3
 802b1d0:	6878      	ldr	r0, [r7, #4]
 802b1d2:	f000 fc3b 	bl	802ba4c <USBH_SelectInterface>
 802b1d6:	4603      	mov	r3, r0
 802b1d8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 802b1da:	7bbb      	ldrb	r3, [r7, #14]
 802b1dc:	2b00      	cmp	r3, #0
 802b1de:	d001      	beq.n	802b1e4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 802b1e0:	2302      	movs	r3, #2
 802b1e2:	e131      	b.n	802b448 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 802b1e4:	687b      	ldr	r3, [r7, #4]
 802b1e6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 802b1ea:	2050      	movs	r0, #80	; 0x50
 802b1ec:	f002 fb00 	bl	802d7f0 <malloc>
 802b1f0:	4603      	mov	r3, r0
 802b1f2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802b1f4:	687b      	ldr	r3, [r7, #4]
 802b1f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b1fa:	69db      	ldr	r3, [r3, #28]
 802b1fc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 802b1fe:	68bb      	ldr	r3, [r7, #8]
 802b200:	2b00      	cmp	r3, #0
 802b202:	d101      	bne.n	802b208 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 802b204:	2302      	movs	r3, #2
 802b206:	e11f      	b.n	802b448 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 802b208:	2250      	movs	r2, #80	; 0x50
 802b20a:	2100      	movs	r1, #0
 802b20c:	68b8      	ldr	r0, [r7, #8]
 802b20e:	f002 faff 	bl	802d810 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 802b212:	7bfb      	ldrb	r3, [r7, #15]
 802b214:	687a      	ldr	r2, [r7, #4]
 802b216:	211a      	movs	r1, #26
 802b218:	fb01 f303 	mul.w	r3, r1, r3
 802b21c:	4413      	add	r3, r2
 802b21e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802b222:	781b      	ldrb	r3, [r3, #0]
 802b224:	b25b      	sxtb	r3, r3
 802b226:	2b00      	cmp	r3, #0
 802b228:	da15      	bge.n	802b256 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 802b22a:	7bfb      	ldrb	r3, [r7, #15]
 802b22c:	687a      	ldr	r2, [r7, #4]
 802b22e:	211a      	movs	r1, #26
 802b230:	fb01 f303 	mul.w	r3, r1, r3
 802b234:	4413      	add	r3, r2
 802b236:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802b23a:	781a      	ldrb	r2, [r3, #0]
 802b23c:	68bb      	ldr	r3, [r7, #8]
 802b23e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 802b240:	7bfb      	ldrb	r3, [r7, #15]
 802b242:	687a      	ldr	r2, [r7, #4]
 802b244:	211a      	movs	r1, #26
 802b246:	fb01 f303 	mul.w	r3, r1, r3
 802b24a:	4413      	add	r3, r2
 802b24c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 802b250:	881a      	ldrh	r2, [r3, #0]
 802b252:	68bb      	ldr	r3, [r7, #8]
 802b254:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 802b256:	68bb      	ldr	r3, [r7, #8]
 802b258:	785b      	ldrb	r3, [r3, #1]
 802b25a:	4619      	mov	r1, r3
 802b25c:	6878      	ldr	r0, [r7, #4]
 802b25e:	f001 ff2c 	bl	802d0ba <USBH_AllocPipe>
 802b262:	4603      	mov	r3, r0
 802b264:	461a      	mov	r2, r3
 802b266:	68bb      	ldr	r3, [r7, #8]
 802b268:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 802b26a:	68bb      	ldr	r3, [r7, #8]
 802b26c:	7819      	ldrb	r1, [r3, #0]
 802b26e:	68bb      	ldr	r3, [r7, #8]
 802b270:	7858      	ldrb	r0, [r3, #1]
 802b272:	687b      	ldr	r3, [r7, #4]
 802b274:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 802b278:	687b      	ldr	r3, [r7, #4]
 802b27a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802b27e:	68ba      	ldr	r2, [r7, #8]
 802b280:	8952      	ldrh	r2, [r2, #10]
 802b282:	9202      	str	r2, [sp, #8]
 802b284:	2203      	movs	r2, #3
 802b286:	9201      	str	r2, [sp, #4]
 802b288:	9300      	str	r3, [sp, #0]
 802b28a:	4623      	mov	r3, r4
 802b28c:	4602      	mov	r2, r0
 802b28e:	6878      	ldr	r0, [r7, #4]
 802b290:	f001 fee4 	bl	802d05c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 802b294:	68bb      	ldr	r3, [r7, #8]
 802b296:	781b      	ldrb	r3, [r3, #0]
 802b298:	2200      	movs	r2, #0
 802b29a:	4619      	mov	r1, r3
 802b29c:	6878      	ldr	r0, [r7, #4]
 802b29e:	f002 f9f9 	bl	802d694 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 802b2a2:	2300      	movs	r3, #0
 802b2a4:	2200      	movs	r2, #0
 802b2a6:	210a      	movs	r1, #10
 802b2a8:	6878      	ldr	r0, [r7, #4]
 802b2aa:	f000 fbeb 	bl	802ba84 <USBH_FindInterface>
 802b2ae:	4603      	mov	r3, r0
 802b2b0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 802b2b2:	7bfb      	ldrb	r3, [r7, #15]
 802b2b4:	2bff      	cmp	r3, #255	; 0xff
 802b2b6:	d002      	beq.n	802b2be <USBH_CDC_InterfaceInit+0x11a>
 802b2b8:	7bfb      	ldrb	r3, [r7, #15]
 802b2ba:	2b01      	cmp	r3, #1
 802b2bc:	d901      	bls.n	802b2c2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 802b2be:	2302      	movs	r3, #2
 802b2c0:	e0c2      	b.n	802b448 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 802b2c2:	7bfb      	ldrb	r3, [r7, #15]
 802b2c4:	687a      	ldr	r2, [r7, #4]
 802b2c6:	211a      	movs	r1, #26
 802b2c8:	fb01 f303 	mul.w	r3, r1, r3
 802b2cc:	4413      	add	r3, r2
 802b2ce:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802b2d2:	781b      	ldrb	r3, [r3, #0]
 802b2d4:	b25b      	sxtb	r3, r3
 802b2d6:	2b00      	cmp	r3, #0
 802b2d8:	da16      	bge.n	802b308 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 802b2da:	7bfb      	ldrb	r3, [r7, #15]
 802b2dc:	687a      	ldr	r2, [r7, #4]
 802b2de:	211a      	movs	r1, #26
 802b2e0:	fb01 f303 	mul.w	r3, r1, r3
 802b2e4:	4413      	add	r3, r2
 802b2e6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802b2ea:	781a      	ldrb	r2, [r3, #0]
 802b2ec:	68bb      	ldr	r3, [r7, #8]
 802b2ee:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 802b2f0:	7bfb      	ldrb	r3, [r7, #15]
 802b2f2:	687a      	ldr	r2, [r7, #4]
 802b2f4:	211a      	movs	r1, #26
 802b2f6:	fb01 f303 	mul.w	r3, r1, r3
 802b2fa:	4413      	add	r3, r2
 802b2fc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 802b300:	881a      	ldrh	r2, [r3, #0]
 802b302:	68bb      	ldr	r3, [r7, #8]
 802b304:	835a      	strh	r2, [r3, #26]
 802b306:	e015      	b.n	802b334 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 802b308:	7bfb      	ldrb	r3, [r7, #15]
 802b30a:	687a      	ldr	r2, [r7, #4]
 802b30c:	211a      	movs	r1, #26
 802b30e:	fb01 f303 	mul.w	r3, r1, r3
 802b312:	4413      	add	r3, r2
 802b314:	f203 334e 	addw	r3, r3, #846	; 0x34e
 802b318:	781a      	ldrb	r2, [r3, #0]
 802b31a:	68bb      	ldr	r3, [r7, #8]
 802b31c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 802b31e:	7bfb      	ldrb	r3, [r7, #15]
 802b320:	687a      	ldr	r2, [r7, #4]
 802b322:	211a      	movs	r1, #26
 802b324:	fb01 f303 	mul.w	r3, r1, r3
 802b328:	4413      	add	r3, r2
 802b32a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 802b32e:	881a      	ldrh	r2, [r3, #0]
 802b330:	68bb      	ldr	r3, [r7, #8]
 802b332:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 802b334:	7bfb      	ldrb	r3, [r7, #15]
 802b336:	687a      	ldr	r2, [r7, #4]
 802b338:	211a      	movs	r1, #26
 802b33a:	fb01 f303 	mul.w	r3, r1, r3
 802b33e:	4413      	add	r3, r2
 802b340:	f203 3356 	addw	r3, r3, #854	; 0x356
 802b344:	781b      	ldrb	r3, [r3, #0]
 802b346:	b25b      	sxtb	r3, r3
 802b348:	2b00      	cmp	r3, #0
 802b34a:	da16      	bge.n	802b37a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 802b34c:	7bfb      	ldrb	r3, [r7, #15]
 802b34e:	687a      	ldr	r2, [r7, #4]
 802b350:	211a      	movs	r1, #26
 802b352:	fb01 f303 	mul.w	r3, r1, r3
 802b356:	4413      	add	r3, r2
 802b358:	f203 3356 	addw	r3, r3, #854	; 0x356
 802b35c:	781a      	ldrb	r2, [r3, #0]
 802b35e:	68bb      	ldr	r3, [r7, #8]
 802b360:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 802b362:	7bfb      	ldrb	r3, [r7, #15]
 802b364:	687a      	ldr	r2, [r7, #4]
 802b366:	211a      	movs	r1, #26
 802b368:	fb01 f303 	mul.w	r3, r1, r3
 802b36c:	4413      	add	r3, r2
 802b36e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 802b372:	881a      	ldrh	r2, [r3, #0]
 802b374:	68bb      	ldr	r3, [r7, #8]
 802b376:	835a      	strh	r2, [r3, #26]
 802b378:	e015      	b.n	802b3a6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 802b37a:	7bfb      	ldrb	r3, [r7, #15]
 802b37c:	687a      	ldr	r2, [r7, #4]
 802b37e:	211a      	movs	r1, #26
 802b380:	fb01 f303 	mul.w	r3, r1, r3
 802b384:	4413      	add	r3, r2
 802b386:	f203 3356 	addw	r3, r3, #854	; 0x356
 802b38a:	781a      	ldrb	r2, [r3, #0]
 802b38c:	68bb      	ldr	r3, [r7, #8]
 802b38e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 802b390:	7bfb      	ldrb	r3, [r7, #15]
 802b392:	687a      	ldr	r2, [r7, #4]
 802b394:	211a      	movs	r1, #26
 802b396:	fb01 f303 	mul.w	r3, r1, r3
 802b39a:	4413      	add	r3, r2
 802b39c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 802b3a0:	881a      	ldrh	r2, [r3, #0]
 802b3a2:	68bb      	ldr	r3, [r7, #8]
 802b3a4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 802b3a6:	68bb      	ldr	r3, [r7, #8]
 802b3a8:	7b9b      	ldrb	r3, [r3, #14]
 802b3aa:	4619      	mov	r1, r3
 802b3ac:	6878      	ldr	r0, [r7, #4]
 802b3ae:	f001 fe84 	bl	802d0ba <USBH_AllocPipe>
 802b3b2:	4603      	mov	r3, r0
 802b3b4:	461a      	mov	r2, r3
 802b3b6:	68bb      	ldr	r3, [r7, #8]
 802b3b8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 802b3ba:	68bb      	ldr	r3, [r7, #8]
 802b3bc:	7bdb      	ldrb	r3, [r3, #15]
 802b3be:	4619      	mov	r1, r3
 802b3c0:	6878      	ldr	r0, [r7, #4]
 802b3c2:	f001 fe7a 	bl	802d0ba <USBH_AllocPipe>
 802b3c6:	4603      	mov	r3, r0
 802b3c8:	461a      	mov	r2, r3
 802b3ca:	68bb      	ldr	r3, [r7, #8]
 802b3cc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 802b3ce:	68bb      	ldr	r3, [r7, #8]
 802b3d0:	7b59      	ldrb	r1, [r3, #13]
 802b3d2:	68bb      	ldr	r3, [r7, #8]
 802b3d4:	7b98      	ldrb	r0, [r3, #14]
 802b3d6:	687b      	ldr	r3, [r7, #4]
 802b3d8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 802b3dc:	687b      	ldr	r3, [r7, #4]
 802b3de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802b3e2:	68ba      	ldr	r2, [r7, #8]
 802b3e4:	8b12      	ldrh	r2, [r2, #24]
 802b3e6:	9202      	str	r2, [sp, #8]
 802b3e8:	2202      	movs	r2, #2
 802b3ea:	9201      	str	r2, [sp, #4]
 802b3ec:	9300      	str	r3, [sp, #0]
 802b3ee:	4623      	mov	r3, r4
 802b3f0:	4602      	mov	r2, r0
 802b3f2:	6878      	ldr	r0, [r7, #4]
 802b3f4:	f001 fe32 	bl	802d05c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 802b3f8:	68bb      	ldr	r3, [r7, #8]
 802b3fa:	7b19      	ldrb	r1, [r3, #12]
 802b3fc:	68bb      	ldr	r3, [r7, #8]
 802b3fe:	7bd8      	ldrb	r0, [r3, #15]
 802b400:	687b      	ldr	r3, [r7, #4]
 802b402:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 802b406:	687b      	ldr	r3, [r7, #4]
 802b408:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802b40c:	68ba      	ldr	r2, [r7, #8]
 802b40e:	8b52      	ldrh	r2, [r2, #26]
 802b410:	9202      	str	r2, [sp, #8]
 802b412:	2202      	movs	r2, #2
 802b414:	9201      	str	r2, [sp, #4]
 802b416:	9300      	str	r3, [sp, #0]
 802b418:	4623      	mov	r3, r4
 802b41a:	4602      	mov	r2, r0
 802b41c:	6878      	ldr	r0, [r7, #4]
 802b41e:	f001 fe1d 	bl	802d05c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 802b422:	68bb      	ldr	r3, [r7, #8]
 802b424:	2200      	movs	r2, #0
 802b426:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 802b42a:	68bb      	ldr	r3, [r7, #8]
 802b42c:	7b5b      	ldrb	r3, [r3, #13]
 802b42e:	2200      	movs	r2, #0
 802b430:	4619      	mov	r1, r3
 802b432:	6878      	ldr	r0, [r7, #4]
 802b434:	f002 f92e 	bl	802d694 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 802b438:	68bb      	ldr	r3, [r7, #8]
 802b43a:	7b1b      	ldrb	r3, [r3, #12]
 802b43c:	2200      	movs	r2, #0
 802b43e:	4619      	mov	r1, r3
 802b440:	6878      	ldr	r0, [r7, #4]
 802b442:	f002 f927 	bl	802d694 <USBH_LL_SetToggle>

  return USBH_OK;
 802b446:	2300      	movs	r3, #0
}
 802b448:	4618      	mov	r0, r3
 802b44a:	3714      	adds	r7, #20
 802b44c:	46bd      	mov	sp, r7
 802b44e:	bd90      	pop	{r4, r7, pc}

0802b450 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 802b450:	b580      	push	{r7, lr}
 802b452:	b084      	sub	sp, #16
 802b454:	af00      	add	r7, sp, #0
 802b456:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802b458:	687b      	ldr	r3, [r7, #4]
 802b45a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b45e:	69db      	ldr	r3, [r3, #28]
 802b460:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 802b462:	68fb      	ldr	r3, [r7, #12]
 802b464:	781b      	ldrb	r3, [r3, #0]
 802b466:	2b00      	cmp	r3, #0
 802b468:	d00e      	beq.n	802b488 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 802b46a:	68fb      	ldr	r3, [r7, #12]
 802b46c:	781b      	ldrb	r3, [r3, #0]
 802b46e:	4619      	mov	r1, r3
 802b470:	6878      	ldr	r0, [r7, #4]
 802b472:	f001 fe12 	bl	802d09a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 802b476:	68fb      	ldr	r3, [r7, #12]
 802b478:	781b      	ldrb	r3, [r3, #0]
 802b47a:	4619      	mov	r1, r3
 802b47c:	6878      	ldr	r0, [r7, #4]
 802b47e:	f001 fe3d 	bl	802d0fc <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 802b482:	68fb      	ldr	r3, [r7, #12]
 802b484:	2200      	movs	r2, #0
 802b486:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 802b488:	68fb      	ldr	r3, [r7, #12]
 802b48a:	7b1b      	ldrb	r3, [r3, #12]
 802b48c:	2b00      	cmp	r3, #0
 802b48e:	d00e      	beq.n	802b4ae <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 802b490:	68fb      	ldr	r3, [r7, #12]
 802b492:	7b1b      	ldrb	r3, [r3, #12]
 802b494:	4619      	mov	r1, r3
 802b496:	6878      	ldr	r0, [r7, #4]
 802b498:	f001 fdff 	bl	802d09a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 802b49c:	68fb      	ldr	r3, [r7, #12]
 802b49e:	7b1b      	ldrb	r3, [r3, #12]
 802b4a0:	4619      	mov	r1, r3
 802b4a2:	6878      	ldr	r0, [r7, #4]
 802b4a4:	f001 fe2a 	bl	802d0fc <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 802b4a8:	68fb      	ldr	r3, [r7, #12]
 802b4aa:	2200      	movs	r2, #0
 802b4ac:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 802b4ae:	68fb      	ldr	r3, [r7, #12]
 802b4b0:	7b5b      	ldrb	r3, [r3, #13]
 802b4b2:	2b00      	cmp	r3, #0
 802b4b4:	d00e      	beq.n	802b4d4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 802b4b6:	68fb      	ldr	r3, [r7, #12]
 802b4b8:	7b5b      	ldrb	r3, [r3, #13]
 802b4ba:	4619      	mov	r1, r3
 802b4bc:	6878      	ldr	r0, [r7, #4]
 802b4be:	f001 fdec 	bl	802d09a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 802b4c2:	68fb      	ldr	r3, [r7, #12]
 802b4c4:	7b5b      	ldrb	r3, [r3, #13]
 802b4c6:	4619      	mov	r1, r3
 802b4c8:	6878      	ldr	r0, [r7, #4]
 802b4ca:	f001 fe17 	bl	802d0fc <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 802b4ce:	68fb      	ldr	r3, [r7, #12]
 802b4d0:	2200      	movs	r2, #0
 802b4d2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 802b4d4:	687b      	ldr	r3, [r7, #4]
 802b4d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b4da:	69db      	ldr	r3, [r3, #28]
 802b4dc:	2b00      	cmp	r3, #0
 802b4de:	d00b      	beq.n	802b4f8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 802b4e0:	687b      	ldr	r3, [r7, #4]
 802b4e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b4e6:	69db      	ldr	r3, [r3, #28]
 802b4e8:	4618      	mov	r0, r3
 802b4ea:	f002 f989 	bl	802d800 <free>
    phost->pActiveClass->pData = 0U;
 802b4ee:	687b      	ldr	r3, [r7, #4]
 802b4f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b4f4:	2200      	movs	r2, #0
 802b4f6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 802b4f8:	2300      	movs	r3, #0
}
 802b4fa:	4618      	mov	r0, r3
 802b4fc:	3710      	adds	r7, #16
 802b4fe:	46bd      	mov	sp, r7
 802b500:	bd80      	pop	{r7, pc}

0802b502 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 802b502:	b580      	push	{r7, lr}
 802b504:	b084      	sub	sp, #16
 802b506:	af00      	add	r7, sp, #0
 802b508:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802b50a:	687b      	ldr	r3, [r7, #4]
 802b50c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b510:	69db      	ldr	r3, [r3, #28]
 802b512:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 802b514:	68fb      	ldr	r3, [r7, #12]
 802b516:	3340      	adds	r3, #64	; 0x40
 802b518:	4619      	mov	r1, r3
 802b51a:	6878      	ldr	r0, [r7, #4]
 802b51c:	f000 f8b1 	bl	802b682 <GetLineCoding>
 802b520:	4603      	mov	r3, r0
 802b522:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 802b524:	7afb      	ldrb	r3, [r7, #11]
 802b526:	2b00      	cmp	r3, #0
 802b528:	d105      	bne.n	802b536 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 802b52a:	687b      	ldr	r3, [r7, #4]
 802b52c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802b530:	2102      	movs	r1, #2
 802b532:	6878      	ldr	r0, [r7, #4]
 802b534:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 802b536:	7afb      	ldrb	r3, [r7, #11]
}
 802b538:	4618      	mov	r0, r3
 802b53a:	3710      	adds	r7, #16
 802b53c:	46bd      	mov	sp, r7
 802b53e:	bd80      	pop	{r7, pc}

0802b540 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 802b540:	b580      	push	{r7, lr}
 802b542:	b084      	sub	sp, #16
 802b544:	af00      	add	r7, sp, #0
 802b546:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 802b548:	2301      	movs	r3, #1
 802b54a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 802b54c:	2300      	movs	r3, #0
 802b54e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802b550:	687b      	ldr	r3, [r7, #4]
 802b552:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b556:	69db      	ldr	r3, [r3, #28]
 802b558:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 802b55a:	68bb      	ldr	r3, [r7, #8]
 802b55c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 802b560:	2b04      	cmp	r3, #4
 802b562:	d877      	bhi.n	802b654 <USBH_CDC_Process+0x114>
 802b564:	a201      	add	r2, pc, #4	; (adr r2, 802b56c <USBH_CDC_Process+0x2c>)
 802b566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802b56a:	bf00      	nop
 802b56c:	0802b581 	.word	0x0802b581
 802b570:	0802b587 	.word	0x0802b587
 802b574:	0802b5b7 	.word	0x0802b5b7
 802b578:	0802b62b 	.word	0x0802b62b
 802b57c:	0802b639 	.word	0x0802b639
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 802b580:	2300      	movs	r3, #0
 802b582:	73fb      	strb	r3, [r7, #15]
      break;
 802b584:	e06d      	b.n	802b662 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 802b586:	68bb      	ldr	r3, [r7, #8]
 802b588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b58a:	4619      	mov	r1, r3
 802b58c:	6878      	ldr	r0, [r7, #4]
 802b58e:	f000 f897 	bl	802b6c0 <SetLineCoding>
 802b592:	4603      	mov	r3, r0
 802b594:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 802b596:	7bbb      	ldrb	r3, [r7, #14]
 802b598:	2b00      	cmp	r3, #0
 802b59a:	d104      	bne.n	802b5a6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 802b59c:	68bb      	ldr	r3, [r7, #8]
 802b59e:	2202      	movs	r2, #2
 802b5a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 802b5a4:	e058      	b.n	802b658 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 802b5a6:	7bbb      	ldrb	r3, [r7, #14]
 802b5a8:	2b01      	cmp	r3, #1
 802b5aa:	d055      	beq.n	802b658 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 802b5ac:	68bb      	ldr	r3, [r7, #8]
 802b5ae:	2204      	movs	r2, #4
 802b5b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 802b5b4:	e050      	b.n	802b658 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 802b5b6:	68bb      	ldr	r3, [r7, #8]
 802b5b8:	3340      	adds	r3, #64	; 0x40
 802b5ba:	4619      	mov	r1, r3
 802b5bc:	6878      	ldr	r0, [r7, #4]
 802b5be:	f000 f860 	bl	802b682 <GetLineCoding>
 802b5c2:	4603      	mov	r3, r0
 802b5c4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 802b5c6:	7bbb      	ldrb	r3, [r7, #14]
 802b5c8:	2b00      	cmp	r3, #0
 802b5ca:	d126      	bne.n	802b61a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 802b5cc:	68bb      	ldr	r3, [r7, #8]
 802b5ce:	2200      	movs	r2, #0
 802b5d0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 802b5d4:	68bb      	ldr	r3, [r7, #8]
 802b5d6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 802b5da:	68bb      	ldr	r3, [r7, #8]
 802b5dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b5de:	791b      	ldrb	r3, [r3, #4]
 802b5e0:	429a      	cmp	r2, r3
 802b5e2:	d13b      	bne.n	802b65c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 802b5e4:	68bb      	ldr	r3, [r7, #8]
 802b5e6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 802b5ea:	68bb      	ldr	r3, [r7, #8]
 802b5ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b5ee:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 802b5f0:	429a      	cmp	r2, r3
 802b5f2:	d133      	bne.n	802b65c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 802b5f4:	68bb      	ldr	r3, [r7, #8]
 802b5f6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 802b5fa:	68bb      	ldr	r3, [r7, #8]
 802b5fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b5fe:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 802b600:	429a      	cmp	r2, r3
 802b602:	d12b      	bne.n	802b65c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 802b604:	68bb      	ldr	r3, [r7, #8]
 802b606:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 802b608:	68bb      	ldr	r3, [r7, #8]
 802b60a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b60c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 802b60e:	429a      	cmp	r2, r3
 802b610:	d124      	bne.n	802b65c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 802b612:	6878      	ldr	r0, [r7, #4]
 802b614:	f000 f958 	bl	802b8c8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 802b618:	e020      	b.n	802b65c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 802b61a:	7bbb      	ldrb	r3, [r7, #14]
 802b61c:	2b01      	cmp	r3, #1
 802b61e:	d01d      	beq.n	802b65c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 802b620:	68bb      	ldr	r3, [r7, #8]
 802b622:	2204      	movs	r2, #4
 802b624:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 802b628:	e018      	b.n	802b65c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 802b62a:	6878      	ldr	r0, [r7, #4]
 802b62c:	f000 f867 	bl	802b6fe <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 802b630:	6878      	ldr	r0, [r7, #4]
 802b632:	f000 f8da 	bl	802b7ea <CDC_ProcessReception>
      break;
 802b636:	e014      	b.n	802b662 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 802b638:	2100      	movs	r1, #0
 802b63a:	6878      	ldr	r0, [r7, #4]
 802b63c:	f000 ffef 	bl	802c61e <USBH_ClrFeature>
 802b640:	4603      	mov	r3, r0
 802b642:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 802b644:	7bbb      	ldrb	r3, [r7, #14]
 802b646:	2b00      	cmp	r3, #0
 802b648:	d10a      	bne.n	802b660 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 802b64a:	68bb      	ldr	r3, [r7, #8]
 802b64c:	2200      	movs	r2, #0
 802b64e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 802b652:	e005      	b.n	802b660 <USBH_CDC_Process+0x120>

    default:
      break;
 802b654:	bf00      	nop
 802b656:	e004      	b.n	802b662 <USBH_CDC_Process+0x122>
      break;
 802b658:	bf00      	nop
 802b65a:	e002      	b.n	802b662 <USBH_CDC_Process+0x122>
      break;
 802b65c:	bf00      	nop
 802b65e:	e000      	b.n	802b662 <USBH_CDC_Process+0x122>
      break;
 802b660:	bf00      	nop

  }

  return status;
 802b662:	7bfb      	ldrb	r3, [r7, #15]
}
 802b664:	4618      	mov	r0, r3
 802b666:	3710      	adds	r7, #16
 802b668:	46bd      	mov	sp, r7
 802b66a:	bd80      	pop	{r7, pc}

0802b66c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 802b66c:	b480      	push	{r7}
 802b66e:	b083      	sub	sp, #12
 802b670:	af00      	add	r7, sp, #0
 802b672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 802b674:	2300      	movs	r3, #0
}
 802b676:	4618      	mov	r0, r3
 802b678:	370c      	adds	r7, #12
 802b67a:	46bd      	mov	sp, r7
 802b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b680:	4770      	bx	lr

0802b682 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 802b682:	b580      	push	{r7, lr}
 802b684:	b082      	sub	sp, #8
 802b686:	af00      	add	r7, sp, #0
 802b688:	6078      	str	r0, [r7, #4]
 802b68a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 802b68c:	687b      	ldr	r3, [r7, #4]
 802b68e:	22a1      	movs	r2, #161	; 0xa1
 802b690:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 802b692:	687b      	ldr	r3, [r7, #4]
 802b694:	2221      	movs	r2, #33	; 0x21
 802b696:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 802b698:	687b      	ldr	r3, [r7, #4]
 802b69a:	2200      	movs	r2, #0
 802b69c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 802b69e:	687b      	ldr	r3, [r7, #4]
 802b6a0:	2200      	movs	r2, #0
 802b6a2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 802b6a4:	687b      	ldr	r3, [r7, #4]
 802b6a6:	2207      	movs	r2, #7
 802b6a8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 802b6aa:	683b      	ldr	r3, [r7, #0]
 802b6ac:	2207      	movs	r2, #7
 802b6ae:	4619      	mov	r1, r3
 802b6b0:	6878      	ldr	r0, [r7, #4]
 802b6b2:	f001 fa81 	bl	802cbb8 <USBH_CtlReq>
 802b6b6:	4603      	mov	r3, r0
}
 802b6b8:	4618      	mov	r0, r3
 802b6ba:	3708      	adds	r7, #8
 802b6bc:	46bd      	mov	sp, r7
 802b6be:	bd80      	pop	{r7, pc}

0802b6c0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 802b6c0:	b580      	push	{r7, lr}
 802b6c2:	b082      	sub	sp, #8
 802b6c4:	af00      	add	r7, sp, #0
 802b6c6:	6078      	str	r0, [r7, #4]
 802b6c8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 802b6ca:	687b      	ldr	r3, [r7, #4]
 802b6cc:	2221      	movs	r2, #33	; 0x21
 802b6ce:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 802b6d0:	687b      	ldr	r3, [r7, #4]
 802b6d2:	2220      	movs	r2, #32
 802b6d4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 802b6d6:	687b      	ldr	r3, [r7, #4]
 802b6d8:	2200      	movs	r2, #0
 802b6da:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 802b6dc:	687b      	ldr	r3, [r7, #4]
 802b6de:	2200      	movs	r2, #0
 802b6e0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 802b6e2:	687b      	ldr	r3, [r7, #4]
 802b6e4:	2207      	movs	r2, #7
 802b6e6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 802b6e8:	683b      	ldr	r3, [r7, #0]
 802b6ea:	2207      	movs	r2, #7
 802b6ec:	4619      	mov	r1, r3
 802b6ee:	6878      	ldr	r0, [r7, #4]
 802b6f0:	f001 fa62 	bl	802cbb8 <USBH_CtlReq>
 802b6f4:	4603      	mov	r3, r0
}
 802b6f6:	4618      	mov	r0, r3
 802b6f8:	3708      	adds	r7, #8
 802b6fa:	46bd      	mov	sp, r7
 802b6fc:	bd80      	pop	{r7, pc}

0802b6fe <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 802b6fe:	b580      	push	{r7, lr}
 802b700:	b086      	sub	sp, #24
 802b702:	af02      	add	r7, sp, #8
 802b704:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802b706:	687b      	ldr	r3, [r7, #4]
 802b708:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b70c:	69db      	ldr	r3, [r3, #28]
 802b70e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 802b710:	2300      	movs	r3, #0
 802b712:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 802b714:	68fb      	ldr	r3, [r7, #12]
 802b716:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 802b71a:	2b01      	cmp	r3, #1
 802b71c:	d002      	beq.n	802b724 <CDC_ProcessTransmission+0x26>
 802b71e:	2b02      	cmp	r3, #2
 802b720:	d023      	beq.n	802b76a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 802b722:	e05e      	b.n	802b7e2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 802b724:	68fb      	ldr	r3, [r7, #12]
 802b726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802b728:	68fa      	ldr	r2, [r7, #12]
 802b72a:	8b12      	ldrh	r2, [r2, #24]
 802b72c:	4293      	cmp	r3, r2
 802b72e:	d90b      	bls.n	802b748 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 802b730:	68fb      	ldr	r3, [r7, #12]
 802b732:	69d9      	ldr	r1, [r3, #28]
 802b734:	68fb      	ldr	r3, [r7, #12]
 802b736:	8b1a      	ldrh	r2, [r3, #24]
 802b738:	68fb      	ldr	r3, [r7, #12]
 802b73a:	7b5b      	ldrb	r3, [r3, #13]
 802b73c:	2001      	movs	r0, #1
 802b73e:	9000      	str	r0, [sp, #0]
 802b740:	6878      	ldr	r0, [r7, #4]
 802b742:	f001 fc48 	bl	802cfd6 <USBH_BulkSendData>
 802b746:	e00b      	b.n	802b760 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 802b748:	68fb      	ldr	r3, [r7, #12]
 802b74a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 802b74c:	68fb      	ldr	r3, [r7, #12]
 802b74e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 802b750:	b29a      	uxth	r2, r3
 802b752:	68fb      	ldr	r3, [r7, #12]
 802b754:	7b5b      	ldrb	r3, [r3, #13]
 802b756:	2001      	movs	r0, #1
 802b758:	9000      	str	r0, [sp, #0]
 802b75a:	6878      	ldr	r0, [r7, #4]
 802b75c:	f001 fc3b 	bl	802cfd6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 802b760:	68fb      	ldr	r3, [r7, #12]
 802b762:	2202      	movs	r2, #2
 802b764:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 802b768:	e03b      	b.n	802b7e2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 802b76a:	68fb      	ldr	r3, [r7, #12]
 802b76c:	7b5b      	ldrb	r3, [r3, #13]
 802b76e:	4619      	mov	r1, r3
 802b770:	6878      	ldr	r0, [r7, #4]
 802b772:	f001 ff65 	bl	802d640 <USBH_LL_GetURBState>
 802b776:	4603      	mov	r3, r0
 802b778:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 802b77a:	7afb      	ldrb	r3, [r7, #11]
 802b77c:	2b01      	cmp	r3, #1
 802b77e:	d128      	bne.n	802b7d2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 802b780:	68fb      	ldr	r3, [r7, #12]
 802b782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802b784:	68fa      	ldr	r2, [r7, #12]
 802b786:	8b12      	ldrh	r2, [r2, #24]
 802b788:	4293      	cmp	r3, r2
 802b78a:	d90e      	bls.n	802b7aa <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 802b78c:	68fb      	ldr	r3, [r7, #12]
 802b78e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802b790:	68fa      	ldr	r2, [r7, #12]
 802b792:	8b12      	ldrh	r2, [r2, #24]
 802b794:	1a9a      	subs	r2, r3, r2
 802b796:	68fb      	ldr	r3, [r7, #12]
 802b798:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 802b79a:	68fb      	ldr	r3, [r7, #12]
 802b79c:	69db      	ldr	r3, [r3, #28]
 802b79e:	68fa      	ldr	r2, [r7, #12]
 802b7a0:	8b12      	ldrh	r2, [r2, #24]
 802b7a2:	441a      	add	r2, r3
 802b7a4:	68fb      	ldr	r3, [r7, #12]
 802b7a6:	61da      	str	r2, [r3, #28]
 802b7a8:	e002      	b.n	802b7b0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 802b7aa:	68fb      	ldr	r3, [r7, #12]
 802b7ac:	2200      	movs	r2, #0
 802b7ae:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 802b7b0:	68fb      	ldr	r3, [r7, #12]
 802b7b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802b7b4:	2b00      	cmp	r3, #0
 802b7b6:	d004      	beq.n	802b7c2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 802b7b8:	68fb      	ldr	r3, [r7, #12]
 802b7ba:	2201      	movs	r2, #1
 802b7bc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 802b7c0:	e00e      	b.n	802b7e0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 802b7c2:	68fb      	ldr	r3, [r7, #12]
 802b7c4:	2200      	movs	r2, #0
 802b7c6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 802b7ca:	6878      	ldr	r0, [r7, #4]
 802b7cc:	f000 f868 	bl	802b8a0 <USBH_CDC_TransmitCallback>
      break;
 802b7d0:	e006      	b.n	802b7e0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 802b7d2:	7afb      	ldrb	r3, [r7, #11]
 802b7d4:	2b02      	cmp	r3, #2
 802b7d6:	d103      	bne.n	802b7e0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 802b7d8:	68fb      	ldr	r3, [r7, #12]
 802b7da:	2201      	movs	r2, #1
 802b7dc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 802b7e0:	bf00      	nop
  }
}
 802b7e2:	bf00      	nop
 802b7e4:	3710      	adds	r7, #16
 802b7e6:	46bd      	mov	sp, r7
 802b7e8:	bd80      	pop	{r7, pc}

0802b7ea <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 802b7ea:	b580      	push	{r7, lr}
 802b7ec:	b086      	sub	sp, #24
 802b7ee:	af00      	add	r7, sp, #0
 802b7f0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 802b7f2:	687b      	ldr	r3, [r7, #4]
 802b7f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802b7f8:	69db      	ldr	r3, [r3, #28]
 802b7fa:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 802b7fc:	2300      	movs	r3, #0
 802b7fe:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 802b800:	697b      	ldr	r3, [r7, #20]
 802b802:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 802b806:	2b03      	cmp	r3, #3
 802b808:	d002      	beq.n	802b810 <CDC_ProcessReception+0x26>
 802b80a:	2b04      	cmp	r3, #4
 802b80c:	d00e      	beq.n	802b82c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 802b80e:	e043      	b.n	802b898 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 802b810:	697b      	ldr	r3, [r7, #20]
 802b812:	6a19      	ldr	r1, [r3, #32]
 802b814:	697b      	ldr	r3, [r7, #20]
 802b816:	8b5a      	ldrh	r2, [r3, #26]
 802b818:	697b      	ldr	r3, [r7, #20]
 802b81a:	7b1b      	ldrb	r3, [r3, #12]
 802b81c:	6878      	ldr	r0, [r7, #4]
 802b81e:	f001 fbff 	bl	802d020 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 802b822:	697b      	ldr	r3, [r7, #20]
 802b824:	2204      	movs	r2, #4
 802b826:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 802b82a:	e035      	b.n	802b898 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 802b82c:	697b      	ldr	r3, [r7, #20]
 802b82e:	7b1b      	ldrb	r3, [r3, #12]
 802b830:	4619      	mov	r1, r3
 802b832:	6878      	ldr	r0, [r7, #4]
 802b834:	f001 ff04 	bl	802d640 <USBH_LL_GetURBState>
 802b838:	4603      	mov	r3, r0
 802b83a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 802b83c:	7cfb      	ldrb	r3, [r7, #19]
 802b83e:	2b01      	cmp	r3, #1
 802b840:	d129      	bne.n	802b896 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 802b842:	697b      	ldr	r3, [r7, #20]
 802b844:	7b1b      	ldrb	r3, [r3, #12]
 802b846:	4619      	mov	r1, r3
 802b848:	6878      	ldr	r0, [r7, #4]
 802b84a:	f001 fe67 	bl	802d51c <USBH_LL_GetLastXferSize>
 802b84e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 802b850:	697b      	ldr	r3, [r7, #20]
 802b852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b854:	68fa      	ldr	r2, [r7, #12]
 802b856:	429a      	cmp	r2, r3
 802b858:	d016      	beq.n	802b888 <CDC_ProcessReception+0x9e>
 802b85a:	697b      	ldr	r3, [r7, #20]
 802b85c:	8b5b      	ldrh	r3, [r3, #26]
 802b85e:	461a      	mov	r2, r3
 802b860:	68fb      	ldr	r3, [r7, #12]
 802b862:	4293      	cmp	r3, r2
 802b864:	d910      	bls.n	802b888 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 802b866:	697b      	ldr	r3, [r7, #20]
 802b868:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 802b86a:	68fb      	ldr	r3, [r7, #12]
 802b86c:	1ad2      	subs	r2, r2, r3
 802b86e:	697b      	ldr	r3, [r7, #20]
 802b870:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 802b872:	697b      	ldr	r3, [r7, #20]
 802b874:	6a1a      	ldr	r2, [r3, #32]
 802b876:	68fb      	ldr	r3, [r7, #12]
 802b878:	441a      	add	r2, r3
 802b87a:	697b      	ldr	r3, [r7, #20]
 802b87c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 802b87e:	697b      	ldr	r3, [r7, #20]
 802b880:	2203      	movs	r2, #3
 802b882:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 802b886:	e006      	b.n	802b896 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 802b888:	697b      	ldr	r3, [r7, #20]
 802b88a:	2200      	movs	r2, #0
 802b88c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 802b890:	6878      	ldr	r0, [r7, #4]
 802b892:	f000 f80f 	bl	802b8b4 <USBH_CDC_ReceiveCallback>
      break;
 802b896:	bf00      	nop
  }
}
 802b898:	bf00      	nop
 802b89a:	3718      	adds	r7, #24
 802b89c:	46bd      	mov	sp, r7
 802b89e:	bd80      	pop	{r7, pc}

0802b8a0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 802b8a0:	b480      	push	{r7}
 802b8a2:	b083      	sub	sp, #12
 802b8a4:	af00      	add	r7, sp, #0
 802b8a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 802b8a8:	bf00      	nop
 802b8aa:	370c      	adds	r7, #12
 802b8ac:	46bd      	mov	sp, r7
 802b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b8b2:	4770      	bx	lr

0802b8b4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 802b8b4:	b480      	push	{r7}
 802b8b6:	b083      	sub	sp, #12
 802b8b8:	af00      	add	r7, sp, #0
 802b8ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 802b8bc:	bf00      	nop
 802b8be:	370c      	adds	r7, #12
 802b8c0:	46bd      	mov	sp, r7
 802b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b8c6:	4770      	bx	lr

0802b8c8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 802b8c8:	b480      	push	{r7}
 802b8ca:	b083      	sub	sp, #12
 802b8cc:	af00      	add	r7, sp, #0
 802b8ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 802b8d0:	bf00      	nop
 802b8d2:	370c      	adds	r7, #12
 802b8d4:	46bd      	mov	sp, r7
 802b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b8da:	4770      	bx	lr

0802b8dc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 802b8dc:	b580      	push	{r7, lr}
 802b8de:	b084      	sub	sp, #16
 802b8e0:	af00      	add	r7, sp, #0
 802b8e2:	60f8      	str	r0, [r7, #12]
 802b8e4:	60b9      	str	r1, [r7, #8]
 802b8e6:	4613      	mov	r3, r2
 802b8e8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 802b8ea:	68fb      	ldr	r3, [r7, #12]
 802b8ec:	2b00      	cmp	r3, #0
 802b8ee:	d101      	bne.n	802b8f4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 802b8f0:	2302      	movs	r3, #2
 802b8f2:	e029      	b.n	802b948 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 802b8f4:	68fb      	ldr	r3, [r7, #12]
 802b8f6:	79fa      	ldrb	r2, [r7, #7]
 802b8f8:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 802b8fc:	68fb      	ldr	r3, [r7, #12]
 802b8fe:	2200      	movs	r2, #0
 802b900:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 802b904:	68fb      	ldr	r3, [r7, #12]
 802b906:	2200      	movs	r2, #0
 802b908:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 802b90c:	68f8      	ldr	r0, [r7, #12]
 802b90e:	f000 f81f 	bl	802b950 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 802b912:	68fb      	ldr	r3, [r7, #12]
 802b914:	2200      	movs	r2, #0
 802b916:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 802b91a:	68fb      	ldr	r3, [r7, #12]
 802b91c:	2200      	movs	r2, #0
 802b91e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 802b922:	68fb      	ldr	r3, [r7, #12]
 802b924:	2200      	movs	r2, #0
 802b926:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 802b92a:	68fb      	ldr	r3, [r7, #12]
 802b92c:	2200      	movs	r2, #0
 802b92e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 802b932:	68bb      	ldr	r3, [r7, #8]
 802b934:	2b00      	cmp	r3, #0
 802b936:	d003      	beq.n	802b940 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 802b938:	68fb      	ldr	r3, [r7, #12]
 802b93a:	68ba      	ldr	r2, [r7, #8]
 802b93c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 802b940:	68f8      	ldr	r0, [r7, #12]
 802b942:	f001 fd2d 	bl	802d3a0 <USBH_LL_Init>

  return USBH_OK;
 802b946:	2300      	movs	r3, #0
}
 802b948:	4618      	mov	r0, r3
 802b94a:	3710      	adds	r7, #16
 802b94c:	46bd      	mov	sp, r7
 802b94e:	bd80      	pop	{r7, pc}

0802b950 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 802b950:	b480      	push	{r7}
 802b952:	b085      	sub	sp, #20
 802b954:	af00      	add	r7, sp, #0
 802b956:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 802b958:	2300      	movs	r3, #0
 802b95a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 802b95c:	2300      	movs	r3, #0
 802b95e:	60fb      	str	r3, [r7, #12]
 802b960:	e009      	b.n	802b976 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 802b962:	687a      	ldr	r2, [r7, #4]
 802b964:	68fb      	ldr	r3, [r7, #12]
 802b966:	33e0      	adds	r3, #224	; 0xe0
 802b968:	009b      	lsls	r3, r3, #2
 802b96a:	4413      	add	r3, r2
 802b96c:	2200      	movs	r2, #0
 802b96e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 802b970:	68fb      	ldr	r3, [r7, #12]
 802b972:	3301      	adds	r3, #1
 802b974:	60fb      	str	r3, [r7, #12]
 802b976:	68fb      	ldr	r3, [r7, #12]
 802b978:	2b0f      	cmp	r3, #15
 802b97a:	d9f2      	bls.n	802b962 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 802b97c:	2300      	movs	r3, #0
 802b97e:	60fb      	str	r3, [r7, #12]
 802b980:	e009      	b.n	802b996 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 802b982:	687a      	ldr	r2, [r7, #4]
 802b984:	68fb      	ldr	r3, [r7, #12]
 802b986:	4413      	add	r3, r2
 802b988:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 802b98c:	2200      	movs	r2, #0
 802b98e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 802b990:	68fb      	ldr	r3, [r7, #12]
 802b992:	3301      	adds	r3, #1
 802b994:	60fb      	str	r3, [r7, #12]
 802b996:	68fb      	ldr	r3, [r7, #12]
 802b998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802b99c:	d3f1      	bcc.n	802b982 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 802b99e:	687b      	ldr	r3, [r7, #4]
 802b9a0:	2200      	movs	r2, #0
 802b9a2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 802b9a4:	687b      	ldr	r3, [r7, #4]
 802b9a6:	2200      	movs	r2, #0
 802b9a8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 802b9aa:	687b      	ldr	r3, [r7, #4]
 802b9ac:	2201      	movs	r2, #1
 802b9ae:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 802b9b0:	687b      	ldr	r3, [r7, #4]
 802b9b2:	2200      	movs	r2, #0
 802b9b4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 802b9b8:	687b      	ldr	r3, [r7, #4]
 802b9ba:	2201      	movs	r2, #1
 802b9bc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 802b9be:	687b      	ldr	r3, [r7, #4]
 802b9c0:	2240      	movs	r2, #64	; 0x40
 802b9c2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 802b9c4:	687b      	ldr	r3, [r7, #4]
 802b9c6:	2200      	movs	r2, #0
 802b9c8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 802b9ca:	687b      	ldr	r3, [r7, #4]
 802b9cc:	2200      	movs	r2, #0
 802b9ce:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 802b9d2:	687b      	ldr	r3, [r7, #4]
 802b9d4:	2201      	movs	r2, #1
 802b9d6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 802b9da:	687b      	ldr	r3, [r7, #4]
 802b9dc:	2200      	movs	r2, #0
 802b9de:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 802b9e2:	687b      	ldr	r3, [r7, #4]
 802b9e4:	2200      	movs	r2, #0
 802b9e6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 802b9ea:	2300      	movs	r3, #0
}
 802b9ec:	4618      	mov	r0, r3
 802b9ee:	3714      	adds	r7, #20
 802b9f0:	46bd      	mov	sp, r7
 802b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b9f6:	4770      	bx	lr

0802b9f8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 802b9f8:	b480      	push	{r7}
 802b9fa:	b085      	sub	sp, #20
 802b9fc:	af00      	add	r7, sp, #0
 802b9fe:	6078      	str	r0, [r7, #4]
 802ba00:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 802ba02:	2300      	movs	r3, #0
 802ba04:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 802ba06:	683b      	ldr	r3, [r7, #0]
 802ba08:	2b00      	cmp	r3, #0
 802ba0a:	d016      	beq.n	802ba3a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 802ba0c:	687b      	ldr	r3, [r7, #4]
 802ba0e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 802ba12:	2b00      	cmp	r3, #0
 802ba14:	d10e      	bne.n	802ba34 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 802ba16:	687b      	ldr	r3, [r7, #4]
 802ba18:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 802ba1c:	1c59      	adds	r1, r3, #1
 802ba1e:	687a      	ldr	r2, [r7, #4]
 802ba20:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 802ba24:	687a      	ldr	r2, [r7, #4]
 802ba26:	33de      	adds	r3, #222	; 0xde
 802ba28:	6839      	ldr	r1, [r7, #0]
 802ba2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 802ba2e:	2300      	movs	r3, #0
 802ba30:	73fb      	strb	r3, [r7, #15]
 802ba32:	e004      	b.n	802ba3e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 802ba34:	2302      	movs	r3, #2
 802ba36:	73fb      	strb	r3, [r7, #15]
 802ba38:	e001      	b.n	802ba3e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 802ba3a:	2302      	movs	r3, #2
 802ba3c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 802ba3e:	7bfb      	ldrb	r3, [r7, #15]
}
 802ba40:	4618      	mov	r0, r3
 802ba42:	3714      	adds	r7, #20
 802ba44:	46bd      	mov	sp, r7
 802ba46:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba4a:	4770      	bx	lr

0802ba4c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 802ba4c:	b480      	push	{r7}
 802ba4e:	b085      	sub	sp, #20
 802ba50:	af00      	add	r7, sp, #0
 802ba52:	6078      	str	r0, [r7, #4]
 802ba54:	460b      	mov	r3, r1
 802ba56:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 802ba58:	2300      	movs	r3, #0
 802ba5a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 802ba5c:	687b      	ldr	r3, [r7, #4]
 802ba5e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 802ba62:	78fa      	ldrb	r2, [r7, #3]
 802ba64:	429a      	cmp	r2, r3
 802ba66:	d204      	bcs.n	802ba72 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 802ba68:	687b      	ldr	r3, [r7, #4]
 802ba6a:	78fa      	ldrb	r2, [r7, #3]
 802ba6c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 802ba70:	e001      	b.n	802ba76 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 802ba72:	2302      	movs	r3, #2
 802ba74:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 802ba76:	7bfb      	ldrb	r3, [r7, #15]
}
 802ba78:	4618      	mov	r0, r3
 802ba7a:	3714      	adds	r7, #20
 802ba7c:	46bd      	mov	sp, r7
 802ba7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ba82:	4770      	bx	lr

0802ba84 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 802ba84:	b480      	push	{r7}
 802ba86:	b087      	sub	sp, #28
 802ba88:	af00      	add	r7, sp, #0
 802ba8a:	6078      	str	r0, [r7, #4]
 802ba8c:	4608      	mov	r0, r1
 802ba8e:	4611      	mov	r1, r2
 802ba90:	461a      	mov	r2, r3
 802ba92:	4603      	mov	r3, r0
 802ba94:	70fb      	strb	r3, [r7, #3]
 802ba96:	460b      	mov	r3, r1
 802ba98:	70bb      	strb	r3, [r7, #2]
 802ba9a:	4613      	mov	r3, r2
 802ba9c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 802ba9e:	2300      	movs	r3, #0
 802baa0:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 802baa2:	2300      	movs	r3, #0
 802baa4:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 802baa6:	687b      	ldr	r3, [r7, #4]
 802baa8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 802baac:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 802baae:	e025      	b.n	802bafc <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 802bab0:	7dfb      	ldrb	r3, [r7, #23]
 802bab2:	221a      	movs	r2, #26
 802bab4:	fb02 f303 	mul.w	r3, r2, r3
 802bab8:	3308      	adds	r3, #8
 802baba:	68fa      	ldr	r2, [r7, #12]
 802babc:	4413      	add	r3, r2
 802babe:	3302      	adds	r3, #2
 802bac0:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 802bac2:	693b      	ldr	r3, [r7, #16]
 802bac4:	795b      	ldrb	r3, [r3, #5]
 802bac6:	78fa      	ldrb	r2, [r7, #3]
 802bac8:	429a      	cmp	r2, r3
 802baca:	d002      	beq.n	802bad2 <USBH_FindInterface+0x4e>
 802bacc:	78fb      	ldrb	r3, [r7, #3]
 802bace:	2bff      	cmp	r3, #255	; 0xff
 802bad0:	d111      	bne.n	802baf6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 802bad2:	693b      	ldr	r3, [r7, #16]
 802bad4:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 802bad6:	78ba      	ldrb	r2, [r7, #2]
 802bad8:	429a      	cmp	r2, r3
 802bada:	d002      	beq.n	802bae2 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 802badc:	78bb      	ldrb	r3, [r7, #2]
 802bade:	2bff      	cmp	r3, #255	; 0xff
 802bae0:	d109      	bne.n	802baf6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 802bae2:	693b      	ldr	r3, [r7, #16]
 802bae4:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 802bae6:	787a      	ldrb	r2, [r7, #1]
 802bae8:	429a      	cmp	r2, r3
 802baea:	d002      	beq.n	802baf2 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 802baec:	787b      	ldrb	r3, [r7, #1]
 802baee:	2bff      	cmp	r3, #255	; 0xff
 802baf0:	d101      	bne.n	802baf6 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 802baf2:	7dfb      	ldrb	r3, [r7, #23]
 802baf4:	e006      	b.n	802bb04 <USBH_FindInterface+0x80>
    }
    if_ix++;
 802baf6:	7dfb      	ldrb	r3, [r7, #23]
 802baf8:	3301      	adds	r3, #1
 802bafa:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 802bafc:	7dfb      	ldrb	r3, [r7, #23]
 802bafe:	2b01      	cmp	r3, #1
 802bb00:	d9d6      	bls.n	802bab0 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 802bb02:	23ff      	movs	r3, #255	; 0xff
}
 802bb04:	4618      	mov	r0, r3
 802bb06:	371c      	adds	r7, #28
 802bb08:	46bd      	mov	sp, r7
 802bb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bb0e:	4770      	bx	lr

0802bb10 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 802bb10:	b580      	push	{r7, lr}
 802bb12:	b082      	sub	sp, #8
 802bb14:	af00      	add	r7, sp, #0
 802bb16:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 802bb18:	6878      	ldr	r0, [r7, #4]
 802bb1a:	f001 fc87 	bl	802d42c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 802bb1e:	2101      	movs	r1, #1
 802bb20:	6878      	ldr	r0, [r7, #4]
 802bb22:	f001 fda0 	bl	802d666 <USBH_LL_DriverVBUS>

  return USBH_OK;
 802bb26:	2300      	movs	r3, #0
}
 802bb28:	4618      	mov	r0, r3
 802bb2a:	3708      	adds	r7, #8
 802bb2c:	46bd      	mov	sp, r7
 802bb2e:	bd80      	pop	{r7, pc}

0802bb30 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 802bb30:	b580      	push	{r7, lr}
 802bb32:	b088      	sub	sp, #32
 802bb34:	af04      	add	r7, sp, #16
 802bb36:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 802bb38:	2302      	movs	r3, #2
 802bb3a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 802bb3c:	2300      	movs	r3, #0
 802bb3e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 802bb40:	687b      	ldr	r3, [r7, #4]
 802bb42:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 802bb46:	b2db      	uxtb	r3, r3
 802bb48:	2b01      	cmp	r3, #1
 802bb4a:	d102      	bne.n	802bb52 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 802bb4c:	687b      	ldr	r3, [r7, #4]
 802bb4e:	2203      	movs	r2, #3
 802bb50:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 802bb52:	687b      	ldr	r3, [r7, #4]
 802bb54:	781b      	ldrb	r3, [r3, #0]
 802bb56:	b2db      	uxtb	r3, r3
 802bb58:	2b0b      	cmp	r3, #11
 802bb5a:	f200 81be 	bhi.w	802beda <USBH_Process+0x3aa>
 802bb5e:	a201      	add	r2, pc, #4	; (adr r2, 802bb64 <USBH_Process+0x34>)
 802bb60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802bb64:	0802bb95 	.word	0x0802bb95
 802bb68:	0802bbc7 	.word	0x0802bbc7
 802bb6c:	0802bc2f 	.word	0x0802bc2f
 802bb70:	0802be75 	.word	0x0802be75
 802bb74:	0802bedb 	.word	0x0802bedb
 802bb78:	0802bcd3 	.word	0x0802bcd3
 802bb7c:	0802be1b 	.word	0x0802be1b
 802bb80:	0802bd09 	.word	0x0802bd09
 802bb84:	0802bd29 	.word	0x0802bd29
 802bb88:	0802bd49 	.word	0x0802bd49
 802bb8c:	0802bd8d 	.word	0x0802bd8d
 802bb90:	0802be5d 	.word	0x0802be5d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 802bb94:	687b      	ldr	r3, [r7, #4]
 802bb96:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 802bb9a:	b2db      	uxtb	r3, r3
 802bb9c:	2b00      	cmp	r3, #0
 802bb9e:	f000 819e 	beq.w	802bede <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 802bba2:	687b      	ldr	r3, [r7, #4]
 802bba4:	2201      	movs	r2, #1
 802bba6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 802bba8:	20c8      	movs	r0, #200	; 0xc8
 802bbaa:	f001 fda3 	bl	802d6f4 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 802bbae:	6878      	ldr	r0, [r7, #4]
 802bbb0:	f001 fc99 	bl	802d4e6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 802bbb4:	687b      	ldr	r3, [r7, #4]
 802bbb6:	2200      	movs	r2, #0
 802bbb8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 802bbbc:	687b      	ldr	r3, [r7, #4]
 802bbbe:	2200      	movs	r2, #0
 802bbc0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 802bbc4:	e18b      	b.n	802bede <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 802bbc6:	687b      	ldr	r3, [r7, #4]
 802bbc8:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 802bbcc:	2b01      	cmp	r3, #1
 802bbce:	d107      	bne.n	802bbe0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 802bbd0:	687b      	ldr	r3, [r7, #4]
 802bbd2:	2200      	movs	r2, #0
 802bbd4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 802bbd8:	687b      	ldr	r3, [r7, #4]
 802bbda:	2202      	movs	r2, #2
 802bbdc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802bbde:	e18d      	b.n	802befc <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 802bbe0:	687b      	ldr	r3, [r7, #4]
 802bbe2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 802bbe6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802bbea:	d914      	bls.n	802bc16 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 802bbec:	687b      	ldr	r3, [r7, #4]
 802bbee:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 802bbf2:	3301      	adds	r3, #1
 802bbf4:	b2da      	uxtb	r2, r3
 802bbf6:	687b      	ldr	r3, [r7, #4]
 802bbf8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 802bbfc:	687b      	ldr	r3, [r7, #4]
 802bbfe:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 802bc02:	2b03      	cmp	r3, #3
 802bc04:	d903      	bls.n	802bc0e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 802bc06:	687b      	ldr	r3, [r7, #4]
 802bc08:	220d      	movs	r2, #13
 802bc0a:	701a      	strb	r2, [r3, #0]
      break;
 802bc0c:	e176      	b.n	802befc <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 802bc0e:	687b      	ldr	r3, [r7, #4]
 802bc10:	2200      	movs	r2, #0
 802bc12:	701a      	strb	r2, [r3, #0]
      break;
 802bc14:	e172      	b.n	802befc <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 802bc16:	687b      	ldr	r3, [r7, #4]
 802bc18:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 802bc1c:	f103 020a 	add.w	r2, r3, #10
 802bc20:	687b      	ldr	r3, [r7, #4]
 802bc22:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 802bc26:	200a      	movs	r0, #10
 802bc28:	f001 fd64 	bl	802d6f4 <USBH_Delay>
      break;
 802bc2c:	e166      	b.n	802befc <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 802bc2e:	687b      	ldr	r3, [r7, #4]
 802bc30:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802bc34:	2b00      	cmp	r3, #0
 802bc36:	d005      	beq.n	802bc44 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 802bc38:	687b      	ldr	r3, [r7, #4]
 802bc3a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802bc3e:	2104      	movs	r1, #4
 802bc40:	6878      	ldr	r0, [r7, #4]
 802bc42:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 802bc44:	2064      	movs	r0, #100	; 0x64
 802bc46:	f001 fd55 	bl	802d6f4 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 802bc4a:	6878      	ldr	r0, [r7, #4]
 802bc4c:	f001 fc24 	bl	802d498 <USBH_LL_GetSpeed>
 802bc50:	4603      	mov	r3, r0
 802bc52:	461a      	mov	r2, r3
 802bc54:	687b      	ldr	r3, [r7, #4]
 802bc56:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 802bc5a:	687b      	ldr	r3, [r7, #4]
 802bc5c:	2205      	movs	r2, #5
 802bc5e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 802bc60:	2100      	movs	r1, #0
 802bc62:	6878      	ldr	r0, [r7, #4]
 802bc64:	f001 fa29 	bl	802d0ba <USBH_AllocPipe>
 802bc68:	4603      	mov	r3, r0
 802bc6a:	461a      	mov	r2, r3
 802bc6c:	687b      	ldr	r3, [r7, #4]
 802bc6e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 802bc70:	2180      	movs	r1, #128	; 0x80
 802bc72:	6878      	ldr	r0, [r7, #4]
 802bc74:	f001 fa21 	bl	802d0ba <USBH_AllocPipe>
 802bc78:	4603      	mov	r3, r0
 802bc7a:	461a      	mov	r2, r3
 802bc7c:	687b      	ldr	r3, [r7, #4]
 802bc7e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 802bc80:	687b      	ldr	r3, [r7, #4]
 802bc82:	7919      	ldrb	r1, [r3, #4]
 802bc84:	687b      	ldr	r3, [r7, #4]
 802bc86:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802bc8a:	687b      	ldr	r3, [r7, #4]
 802bc8c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 802bc90:	687a      	ldr	r2, [r7, #4]
 802bc92:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 802bc94:	b292      	uxth	r2, r2
 802bc96:	9202      	str	r2, [sp, #8]
 802bc98:	2200      	movs	r2, #0
 802bc9a:	9201      	str	r2, [sp, #4]
 802bc9c:	9300      	str	r3, [sp, #0]
 802bc9e:	4603      	mov	r3, r0
 802bca0:	2280      	movs	r2, #128	; 0x80
 802bca2:	6878      	ldr	r0, [r7, #4]
 802bca4:	f001 f9da 	bl	802d05c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 802bca8:	687b      	ldr	r3, [r7, #4]
 802bcaa:	7959      	ldrb	r1, [r3, #5]
 802bcac:	687b      	ldr	r3, [r7, #4]
 802bcae:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802bcb2:	687b      	ldr	r3, [r7, #4]
 802bcb4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 802bcb8:	687a      	ldr	r2, [r7, #4]
 802bcba:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 802bcbc:	b292      	uxth	r2, r2
 802bcbe:	9202      	str	r2, [sp, #8]
 802bcc0:	2200      	movs	r2, #0
 802bcc2:	9201      	str	r2, [sp, #4]
 802bcc4:	9300      	str	r3, [sp, #0]
 802bcc6:	4603      	mov	r3, r0
 802bcc8:	2200      	movs	r2, #0
 802bcca:	6878      	ldr	r0, [r7, #4]
 802bccc:	f001 f9c6 	bl	802d05c <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802bcd0:	e114      	b.n	802befc <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 802bcd2:	6878      	ldr	r0, [r7, #4]
 802bcd4:	f000 f918 	bl	802bf08 <USBH_HandleEnum>
 802bcd8:	4603      	mov	r3, r0
 802bcda:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 802bcdc:	7bbb      	ldrb	r3, [r7, #14]
 802bcde:	b2db      	uxtb	r3, r3
 802bce0:	2b00      	cmp	r3, #0
 802bce2:	f040 80fe 	bne.w	802bee2 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 802bce6:	687b      	ldr	r3, [r7, #4]
 802bce8:	2200      	movs	r2, #0
 802bcea:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 802bcee:	687b      	ldr	r3, [r7, #4]
 802bcf0:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 802bcf4:	2b01      	cmp	r3, #1
 802bcf6:	d103      	bne.n	802bd00 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 802bcf8:	687b      	ldr	r3, [r7, #4]
 802bcfa:	2208      	movs	r2, #8
 802bcfc:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 802bcfe:	e0f0      	b.n	802bee2 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 802bd00:	687b      	ldr	r3, [r7, #4]
 802bd02:	2207      	movs	r2, #7
 802bd04:	701a      	strb	r2, [r3, #0]
      break;
 802bd06:	e0ec      	b.n	802bee2 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 802bd08:	687b      	ldr	r3, [r7, #4]
 802bd0a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802bd0e:	2b00      	cmp	r3, #0
 802bd10:	f000 80e9 	beq.w	802bee6 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 802bd14:	687b      	ldr	r3, [r7, #4]
 802bd16:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802bd1a:	2101      	movs	r1, #1
 802bd1c:	6878      	ldr	r0, [r7, #4]
 802bd1e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 802bd20:	687b      	ldr	r3, [r7, #4]
 802bd22:	2208      	movs	r2, #8
 802bd24:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 802bd26:	e0de      	b.n	802bee6 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 802bd28:	687b      	ldr	r3, [r7, #4]
 802bd2a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 802bd2e:	b29b      	uxth	r3, r3
 802bd30:	4619      	mov	r1, r3
 802bd32:	6878      	ldr	r0, [r7, #4]
 802bd34:	f000 fc2c 	bl	802c590 <USBH_SetCfg>
 802bd38:	4603      	mov	r3, r0
 802bd3a:	2b00      	cmp	r3, #0
 802bd3c:	f040 80d5 	bne.w	802beea <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 802bd40:	687b      	ldr	r3, [r7, #4]
 802bd42:	2209      	movs	r2, #9
 802bd44:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802bd46:	e0d0      	b.n	802beea <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 802bd48:	687b      	ldr	r3, [r7, #4]
 802bd4a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 802bd4e:	f003 0320 	and.w	r3, r3, #32
 802bd52:	2b00      	cmp	r3, #0
 802bd54:	d016      	beq.n	802bd84 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 802bd56:	2101      	movs	r1, #1
 802bd58:	6878      	ldr	r0, [r7, #4]
 802bd5a:	f000 fc3c 	bl	802c5d6 <USBH_SetFeature>
 802bd5e:	4603      	mov	r3, r0
 802bd60:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 802bd62:	7bbb      	ldrb	r3, [r7, #14]
 802bd64:	b2db      	uxtb	r3, r3
 802bd66:	2b00      	cmp	r3, #0
 802bd68:	d103      	bne.n	802bd72 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 802bd6a:	687b      	ldr	r3, [r7, #4]
 802bd6c:	220a      	movs	r2, #10
 802bd6e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802bd70:	e0bd      	b.n	802beee <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 802bd72:	7bbb      	ldrb	r3, [r7, #14]
 802bd74:	b2db      	uxtb	r3, r3
 802bd76:	2b03      	cmp	r3, #3
 802bd78:	f040 80b9 	bne.w	802beee <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 802bd7c:	687b      	ldr	r3, [r7, #4]
 802bd7e:	220a      	movs	r2, #10
 802bd80:	701a      	strb	r2, [r3, #0]
      break;
 802bd82:	e0b4      	b.n	802beee <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 802bd84:	687b      	ldr	r3, [r7, #4]
 802bd86:	220a      	movs	r2, #10
 802bd88:	701a      	strb	r2, [r3, #0]
      break;
 802bd8a:	e0b0      	b.n	802beee <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 802bd8c:	687b      	ldr	r3, [r7, #4]
 802bd8e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 802bd92:	2b00      	cmp	r3, #0
 802bd94:	f000 80ad 	beq.w	802bef2 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 802bd98:	687b      	ldr	r3, [r7, #4]
 802bd9a:	2200      	movs	r2, #0
 802bd9c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 802bda0:	2300      	movs	r3, #0
 802bda2:	73fb      	strb	r3, [r7, #15]
 802bda4:	e016      	b.n	802bdd4 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 802bda6:	7bfa      	ldrb	r2, [r7, #15]
 802bda8:	687b      	ldr	r3, [r7, #4]
 802bdaa:	32de      	adds	r2, #222	; 0xde
 802bdac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802bdb0:	791a      	ldrb	r2, [r3, #4]
 802bdb2:	687b      	ldr	r3, [r7, #4]
 802bdb4:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 802bdb8:	429a      	cmp	r2, r3
 802bdba:	d108      	bne.n	802bdce <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 802bdbc:	7bfa      	ldrb	r2, [r7, #15]
 802bdbe:	687b      	ldr	r3, [r7, #4]
 802bdc0:	32de      	adds	r2, #222	; 0xde
 802bdc2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 802bdc6:	687b      	ldr	r3, [r7, #4]
 802bdc8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 802bdcc:	e005      	b.n	802bdda <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 802bdce:	7bfb      	ldrb	r3, [r7, #15]
 802bdd0:	3301      	adds	r3, #1
 802bdd2:	73fb      	strb	r3, [r7, #15]
 802bdd4:	7bfb      	ldrb	r3, [r7, #15]
 802bdd6:	2b00      	cmp	r3, #0
 802bdd8:	d0e5      	beq.n	802bda6 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 802bdda:	687b      	ldr	r3, [r7, #4]
 802bddc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bde0:	2b00      	cmp	r3, #0
 802bde2:	d016      	beq.n	802be12 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 802bde4:	687b      	ldr	r3, [r7, #4]
 802bde6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802bdea:	689b      	ldr	r3, [r3, #8]
 802bdec:	6878      	ldr	r0, [r7, #4]
 802bdee:	4798      	blx	r3
 802bdf0:	4603      	mov	r3, r0
 802bdf2:	2b00      	cmp	r3, #0
 802bdf4:	d109      	bne.n	802be0a <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 802bdf6:	687b      	ldr	r3, [r7, #4]
 802bdf8:	2206      	movs	r2, #6
 802bdfa:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 802bdfc:	687b      	ldr	r3, [r7, #4]
 802bdfe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802be02:	2103      	movs	r1, #3
 802be04:	6878      	ldr	r0, [r7, #4]
 802be06:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802be08:	e073      	b.n	802bef2 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 802be0a:	687b      	ldr	r3, [r7, #4]
 802be0c:	220d      	movs	r2, #13
 802be0e:	701a      	strb	r2, [r3, #0]
      break;
 802be10:	e06f      	b.n	802bef2 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 802be12:	687b      	ldr	r3, [r7, #4]
 802be14:	220d      	movs	r2, #13
 802be16:	701a      	strb	r2, [r3, #0]
      break;
 802be18:	e06b      	b.n	802bef2 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 802be1a:	687b      	ldr	r3, [r7, #4]
 802be1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802be20:	2b00      	cmp	r3, #0
 802be22:	d017      	beq.n	802be54 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 802be24:	687b      	ldr	r3, [r7, #4]
 802be26:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802be2a:	691b      	ldr	r3, [r3, #16]
 802be2c:	6878      	ldr	r0, [r7, #4]
 802be2e:	4798      	blx	r3
 802be30:	4603      	mov	r3, r0
 802be32:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 802be34:	7bbb      	ldrb	r3, [r7, #14]
 802be36:	b2db      	uxtb	r3, r3
 802be38:	2b00      	cmp	r3, #0
 802be3a:	d103      	bne.n	802be44 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 802be3c:	687b      	ldr	r3, [r7, #4]
 802be3e:	220b      	movs	r2, #11
 802be40:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802be42:	e058      	b.n	802bef6 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 802be44:	7bbb      	ldrb	r3, [r7, #14]
 802be46:	b2db      	uxtb	r3, r3
 802be48:	2b02      	cmp	r3, #2
 802be4a:	d154      	bne.n	802bef6 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 802be4c:	687b      	ldr	r3, [r7, #4]
 802be4e:	220d      	movs	r2, #13
 802be50:	701a      	strb	r2, [r3, #0]
      break;
 802be52:	e050      	b.n	802bef6 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 802be54:	687b      	ldr	r3, [r7, #4]
 802be56:	220d      	movs	r2, #13
 802be58:	701a      	strb	r2, [r3, #0]
      break;
 802be5a:	e04c      	b.n	802bef6 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 802be5c:	687b      	ldr	r3, [r7, #4]
 802be5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802be62:	2b00      	cmp	r3, #0
 802be64:	d049      	beq.n	802befa <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 802be66:	687b      	ldr	r3, [r7, #4]
 802be68:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802be6c:	695b      	ldr	r3, [r3, #20]
 802be6e:	6878      	ldr	r0, [r7, #4]
 802be70:	4798      	blx	r3
      }
      break;
 802be72:	e042      	b.n	802befa <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 802be74:	687b      	ldr	r3, [r7, #4]
 802be76:	2200      	movs	r2, #0
 802be78:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 802be7c:	6878      	ldr	r0, [r7, #4]
 802be7e:	f7ff fd67 	bl	802b950 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 802be82:	687b      	ldr	r3, [r7, #4]
 802be84:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802be88:	2b00      	cmp	r3, #0
 802be8a:	d009      	beq.n	802bea0 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 802be8c:	687b      	ldr	r3, [r7, #4]
 802be8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802be92:	68db      	ldr	r3, [r3, #12]
 802be94:	6878      	ldr	r0, [r7, #4]
 802be96:	4798      	blx	r3
        phost->pActiveClass = NULL;
 802be98:	687b      	ldr	r3, [r7, #4]
 802be9a:	2200      	movs	r2, #0
 802be9c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 802bea0:	687b      	ldr	r3, [r7, #4]
 802bea2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802bea6:	2b00      	cmp	r3, #0
 802bea8:	d005      	beq.n	802beb6 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 802beaa:	687b      	ldr	r3, [r7, #4]
 802beac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802beb0:	2105      	movs	r1, #5
 802beb2:	6878      	ldr	r0, [r7, #4]
 802beb4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 802beb6:	687b      	ldr	r3, [r7, #4]
 802beb8:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 802bebc:	b2db      	uxtb	r3, r3
 802bebe:	2b01      	cmp	r3, #1
 802bec0:	d107      	bne.n	802bed2 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 802bec2:	687b      	ldr	r3, [r7, #4]
 802bec4:	2200      	movs	r2, #0
 802bec6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 802beca:	6878      	ldr	r0, [r7, #4]
 802becc:	f7ff fe20 	bl	802bb10 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 802bed0:	e014      	b.n	802befc <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 802bed2:	6878      	ldr	r0, [r7, #4]
 802bed4:	f001 faaa 	bl	802d42c <USBH_LL_Start>
      break;
 802bed8:	e010      	b.n	802befc <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 802beda:	bf00      	nop
 802bedc:	e00e      	b.n	802befc <USBH_Process+0x3cc>
      break;
 802bede:	bf00      	nop
 802bee0:	e00c      	b.n	802befc <USBH_Process+0x3cc>
      break;
 802bee2:	bf00      	nop
 802bee4:	e00a      	b.n	802befc <USBH_Process+0x3cc>
    break;
 802bee6:	bf00      	nop
 802bee8:	e008      	b.n	802befc <USBH_Process+0x3cc>
      break;
 802beea:	bf00      	nop
 802beec:	e006      	b.n	802befc <USBH_Process+0x3cc>
      break;
 802beee:	bf00      	nop
 802bef0:	e004      	b.n	802befc <USBH_Process+0x3cc>
      break;
 802bef2:	bf00      	nop
 802bef4:	e002      	b.n	802befc <USBH_Process+0x3cc>
      break;
 802bef6:	bf00      	nop
 802bef8:	e000      	b.n	802befc <USBH_Process+0x3cc>
      break;
 802befa:	bf00      	nop
  }
  return USBH_OK;
 802befc:	2300      	movs	r3, #0
}
 802befe:	4618      	mov	r0, r3
 802bf00:	3710      	adds	r7, #16
 802bf02:	46bd      	mov	sp, r7
 802bf04:	bd80      	pop	{r7, pc}
 802bf06:	bf00      	nop

0802bf08 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 802bf08:	b580      	push	{r7, lr}
 802bf0a:	b088      	sub	sp, #32
 802bf0c:	af04      	add	r7, sp, #16
 802bf0e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 802bf10:	2301      	movs	r3, #1
 802bf12:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 802bf14:	2301      	movs	r3, #1
 802bf16:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 802bf18:	687b      	ldr	r3, [r7, #4]
 802bf1a:	785b      	ldrb	r3, [r3, #1]
 802bf1c:	2b07      	cmp	r3, #7
 802bf1e:	f200 81c1 	bhi.w	802c2a4 <USBH_HandleEnum+0x39c>
 802bf22:	a201      	add	r2, pc, #4	; (adr r2, 802bf28 <USBH_HandleEnum+0x20>)
 802bf24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802bf28:	0802bf49 	.word	0x0802bf49
 802bf2c:	0802c007 	.word	0x0802c007
 802bf30:	0802c071 	.word	0x0802c071
 802bf34:	0802c0ff 	.word	0x0802c0ff
 802bf38:	0802c169 	.word	0x0802c169
 802bf3c:	0802c1d9 	.word	0x0802c1d9
 802bf40:	0802c21f 	.word	0x0802c21f
 802bf44:	0802c265 	.word	0x0802c265
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 802bf48:	2108      	movs	r1, #8
 802bf4a:	6878      	ldr	r0, [r7, #4]
 802bf4c:	f000 fa50 	bl	802c3f0 <USBH_Get_DevDesc>
 802bf50:	4603      	mov	r3, r0
 802bf52:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802bf54:	7bbb      	ldrb	r3, [r7, #14]
 802bf56:	2b00      	cmp	r3, #0
 802bf58:	d130      	bne.n	802bfbc <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 802bf5a:	687b      	ldr	r3, [r7, #4]
 802bf5c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 802bf60:	687b      	ldr	r3, [r7, #4]
 802bf62:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 802bf64:	687b      	ldr	r3, [r7, #4]
 802bf66:	2201      	movs	r2, #1
 802bf68:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 802bf6a:	687b      	ldr	r3, [r7, #4]
 802bf6c:	7919      	ldrb	r1, [r3, #4]
 802bf6e:	687b      	ldr	r3, [r7, #4]
 802bf70:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802bf74:	687b      	ldr	r3, [r7, #4]
 802bf76:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 802bf7a:	687a      	ldr	r2, [r7, #4]
 802bf7c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 802bf7e:	b292      	uxth	r2, r2
 802bf80:	9202      	str	r2, [sp, #8]
 802bf82:	2200      	movs	r2, #0
 802bf84:	9201      	str	r2, [sp, #4]
 802bf86:	9300      	str	r3, [sp, #0]
 802bf88:	4603      	mov	r3, r0
 802bf8a:	2280      	movs	r2, #128	; 0x80
 802bf8c:	6878      	ldr	r0, [r7, #4]
 802bf8e:	f001 f865 	bl	802d05c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 802bf92:	687b      	ldr	r3, [r7, #4]
 802bf94:	7959      	ldrb	r1, [r3, #5]
 802bf96:	687b      	ldr	r3, [r7, #4]
 802bf98:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802bf9c:	687b      	ldr	r3, [r7, #4]
 802bf9e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 802bfa2:	687a      	ldr	r2, [r7, #4]
 802bfa4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 802bfa6:	b292      	uxth	r2, r2
 802bfa8:	9202      	str	r2, [sp, #8]
 802bfaa:	2200      	movs	r2, #0
 802bfac:	9201      	str	r2, [sp, #4]
 802bfae:	9300      	str	r3, [sp, #0]
 802bfb0:	4603      	mov	r3, r0
 802bfb2:	2200      	movs	r2, #0
 802bfb4:	6878      	ldr	r0, [r7, #4]
 802bfb6:	f001 f851 	bl	802d05c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 802bfba:	e175      	b.n	802c2a8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802bfbc:	7bbb      	ldrb	r3, [r7, #14]
 802bfbe:	2b03      	cmp	r3, #3
 802bfc0:	f040 8172 	bne.w	802c2a8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 802bfc4:	687b      	ldr	r3, [r7, #4]
 802bfc6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802bfca:	3301      	adds	r3, #1
 802bfcc:	b2da      	uxtb	r2, r3
 802bfce:	687b      	ldr	r3, [r7, #4]
 802bfd0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 802bfd4:	687b      	ldr	r3, [r7, #4]
 802bfd6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802bfda:	2b03      	cmp	r3, #3
 802bfdc:	d903      	bls.n	802bfe6 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 802bfde:	687b      	ldr	r3, [r7, #4]
 802bfe0:	220d      	movs	r2, #13
 802bfe2:	701a      	strb	r2, [r3, #0]
      break;
 802bfe4:	e160      	b.n	802c2a8 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802bfe6:	687b      	ldr	r3, [r7, #4]
 802bfe8:	795b      	ldrb	r3, [r3, #5]
 802bfea:	4619      	mov	r1, r3
 802bfec:	6878      	ldr	r0, [r7, #4]
 802bfee:	f001 f885 	bl	802d0fc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802bff2:	687b      	ldr	r3, [r7, #4]
 802bff4:	791b      	ldrb	r3, [r3, #4]
 802bff6:	4619      	mov	r1, r3
 802bff8:	6878      	ldr	r0, [r7, #4]
 802bffa:	f001 f87f 	bl	802d0fc <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 802bffe:	687b      	ldr	r3, [r7, #4]
 802c000:	2200      	movs	r2, #0
 802c002:	701a      	strb	r2, [r3, #0]
      break;
 802c004:	e150      	b.n	802c2a8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 802c006:	2112      	movs	r1, #18
 802c008:	6878      	ldr	r0, [r7, #4]
 802c00a:	f000 f9f1 	bl	802c3f0 <USBH_Get_DevDesc>
 802c00e:	4603      	mov	r3, r0
 802c010:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802c012:	7bbb      	ldrb	r3, [r7, #14]
 802c014:	2b00      	cmp	r3, #0
 802c016:	d103      	bne.n	802c020 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 802c018:	687b      	ldr	r3, [r7, #4]
 802c01a:	2202      	movs	r2, #2
 802c01c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 802c01e:	e145      	b.n	802c2ac <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c020:	7bbb      	ldrb	r3, [r7, #14]
 802c022:	2b03      	cmp	r3, #3
 802c024:	f040 8142 	bne.w	802c2ac <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 802c028:	687b      	ldr	r3, [r7, #4]
 802c02a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c02e:	3301      	adds	r3, #1
 802c030:	b2da      	uxtb	r2, r3
 802c032:	687b      	ldr	r3, [r7, #4]
 802c034:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 802c038:	687b      	ldr	r3, [r7, #4]
 802c03a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c03e:	2b03      	cmp	r3, #3
 802c040:	d903      	bls.n	802c04a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 802c042:	687b      	ldr	r3, [r7, #4]
 802c044:	220d      	movs	r2, #13
 802c046:	701a      	strb	r2, [r3, #0]
      break;
 802c048:	e130      	b.n	802c2ac <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802c04a:	687b      	ldr	r3, [r7, #4]
 802c04c:	795b      	ldrb	r3, [r3, #5]
 802c04e:	4619      	mov	r1, r3
 802c050:	6878      	ldr	r0, [r7, #4]
 802c052:	f001 f853 	bl	802d0fc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802c056:	687b      	ldr	r3, [r7, #4]
 802c058:	791b      	ldrb	r3, [r3, #4]
 802c05a:	4619      	mov	r1, r3
 802c05c:	6878      	ldr	r0, [r7, #4]
 802c05e:	f001 f84d 	bl	802d0fc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 802c062:	687b      	ldr	r3, [r7, #4]
 802c064:	2200      	movs	r2, #0
 802c066:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 802c068:	687b      	ldr	r3, [r7, #4]
 802c06a:	2200      	movs	r2, #0
 802c06c:	701a      	strb	r2, [r3, #0]
      break;
 802c06e:	e11d      	b.n	802c2ac <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 802c070:	2101      	movs	r1, #1
 802c072:	6878      	ldr	r0, [r7, #4]
 802c074:	f000 fa68 	bl	802c548 <USBH_SetAddress>
 802c078:	4603      	mov	r3, r0
 802c07a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802c07c:	7bbb      	ldrb	r3, [r7, #14]
 802c07e:	2b00      	cmp	r3, #0
 802c080:	d132      	bne.n	802c0e8 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 802c082:	2002      	movs	r0, #2
 802c084:	f001 fb36 	bl	802d6f4 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 802c088:	687b      	ldr	r3, [r7, #4]
 802c08a:	2201      	movs	r2, #1
 802c08c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 802c090:	687b      	ldr	r3, [r7, #4]
 802c092:	2203      	movs	r2, #3
 802c094:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 802c096:	687b      	ldr	r3, [r7, #4]
 802c098:	7919      	ldrb	r1, [r3, #4]
 802c09a:	687b      	ldr	r3, [r7, #4]
 802c09c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802c0a0:	687b      	ldr	r3, [r7, #4]
 802c0a2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 802c0a6:	687a      	ldr	r2, [r7, #4]
 802c0a8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 802c0aa:	b292      	uxth	r2, r2
 802c0ac:	9202      	str	r2, [sp, #8]
 802c0ae:	2200      	movs	r2, #0
 802c0b0:	9201      	str	r2, [sp, #4]
 802c0b2:	9300      	str	r3, [sp, #0]
 802c0b4:	4603      	mov	r3, r0
 802c0b6:	2280      	movs	r2, #128	; 0x80
 802c0b8:	6878      	ldr	r0, [r7, #4]
 802c0ba:	f000 ffcf 	bl	802d05c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 802c0be:	687b      	ldr	r3, [r7, #4]
 802c0c0:	7959      	ldrb	r1, [r3, #5]
 802c0c2:	687b      	ldr	r3, [r7, #4]
 802c0c4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 802c0c8:	687b      	ldr	r3, [r7, #4]
 802c0ca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 802c0ce:	687a      	ldr	r2, [r7, #4]
 802c0d0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 802c0d2:	b292      	uxth	r2, r2
 802c0d4:	9202      	str	r2, [sp, #8]
 802c0d6:	2200      	movs	r2, #0
 802c0d8:	9201      	str	r2, [sp, #4]
 802c0da:	9300      	str	r3, [sp, #0]
 802c0dc:	4603      	mov	r3, r0
 802c0de:	2200      	movs	r2, #0
 802c0e0:	6878      	ldr	r0, [r7, #4]
 802c0e2:	f000 ffbb 	bl	802d05c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 802c0e6:	e0e3      	b.n	802c2b0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c0e8:	7bbb      	ldrb	r3, [r7, #14]
 802c0ea:	2b03      	cmp	r3, #3
 802c0ec:	f040 80e0 	bne.w	802c2b0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 802c0f0:	687b      	ldr	r3, [r7, #4]
 802c0f2:	220d      	movs	r2, #13
 802c0f4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 802c0f6:	687b      	ldr	r3, [r7, #4]
 802c0f8:	2200      	movs	r2, #0
 802c0fa:	705a      	strb	r2, [r3, #1]
      break;
 802c0fc:	e0d8      	b.n	802c2b0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 802c0fe:	2109      	movs	r1, #9
 802c100:	6878      	ldr	r0, [r7, #4]
 802c102:	f000 f99d 	bl	802c440 <USBH_Get_CfgDesc>
 802c106:	4603      	mov	r3, r0
 802c108:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802c10a:	7bbb      	ldrb	r3, [r7, #14]
 802c10c:	2b00      	cmp	r3, #0
 802c10e:	d103      	bne.n	802c118 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 802c110:	687b      	ldr	r3, [r7, #4]
 802c112:	2204      	movs	r2, #4
 802c114:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 802c116:	e0cd      	b.n	802c2b4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c118:	7bbb      	ldrb	r3, [r7, #14]
 802c11a:	2b03      	cmp	r3, #3
 802c11c:	f040 80ca 	bne.w	802c2b4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 802c120:	687b      	ldr	r3, [r7, #4]
 802c122:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c126:	3301      	adds	r3, #1
 802c128:	b2da      	uxtb	r2, r3
 802c12a:	687b      	ldr	r3, [r7, #4]
 802c12c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 802c130:	687b      	ldr	r3, [r7, #4]
 802c132:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c136:	2b03      	cmp	r3, #3
 802c138:	d903      	bls.n	802c142 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 802c13a:	687b      	ldr	r3, [r7, #4]
 802c13c:	220d      	movs	r2, #13
 802c13e:	701a      	strb	r2, [r3, #0]
      break;
 802c140:	e0b8      	b.n	802c2b4 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802c142:	687b      	ldr	r3, [r7, #4]
 802c144:	795b      	ldrb	r3, [r3, #5]
 802c146:	4619      	mov	r1, r3
 802c148:	6878      	ldr	r0, [r7, #4]
 802c14a:	f000 ffd7 	bl	802d0fc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802c14e:	687b      	ldr	r3, [r7, #4]
 802c150:	791b      	ldrb	r3, [r3, #4]
 802c152:	4619      	mov	r1, r3
 802c154:	6878      	ldr	r0, [r7, #4]
 802c156:	f000 ffd1 	bl	802d0fc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 802c15a:	687b      	ldr	r3, [r7, #4]
 802c15c:	2200      	movs	r2, #0
 802c15e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 802c160:	687b      	ldr	r3, [r7, #4]
 802c162:	2200      	movs	r2, #0
 802c164:	701a      	strb	r2, [r3, #0]
      break;
 802c166:	e0a5      	b.n	802c2b4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 802c168:	687b      	ldr	r3, [r7, #4]
 802c16a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 802c16e:	4619      	mov	r1, r3
 802c170:	6878      	ldr	r0, [r7, #4]
 802c172:	f000 f965 	bl	802c440 <USBH_Get_CfgDesc>
 802c176:	4603      	mov	r3, r0
 802c178:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 802c17a:	7bbb      	ldrb	r3, [r7, #14]
 802c17c:	2b00      	cmp	r3, #0
 802c17e:	d103      	bne.n	802c188 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 802c180:	687b      	ldr	r3, [r7, #4]
 802c182:	2205      	movs	r2, #5
 802c184:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 802c186:	e097      	b.n	802c2b8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c188:	7bbb      	ldrb	r3, [r7, #14]
 802c18a:	2b03      	cmp	r3, #3
 802c18c:	f040 8094 	bne.w	802c2b8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 802c190:	687b      	ldr	r3, [r7, #4]
 802c192:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c196:	3301      	adds	r3, #1
 802c198:	b2da      	uxtb	r2, r3
 802c19a:	687b      	ldr	r3, [r7, #4]
 802c19c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 802c1a0:	687b      	ldr	r3, [r7, #4]
 802c1a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 802c1a6:	2b03      	cmp	r3, #3
 802c1a8:	d903      	bls.n	802c1b2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 802c1aa:	687b      	ldr	r3, [r7, #4]
 802c1ac:	220d      	movs	r2, #13
 802c1ae:	701a      	strb	r2, [r3, #0]
      break;
 802c1b0:	e082      	b.n	802c2b8 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802c1b2:	687b      	ldr	r3, [r7, #4]
 802c1b4:	795b      	ldrb	r3, [r3, #5]
 802c1b6:	4619      	mov	r1, r3
 802c1b8:	6878      	ldr	r0, [r7, #4]
 802c1ba:	f000 ff9f 	bl	802d0fc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802c1be:	687b      	ldr	r3, [r7, #4]
 802c1c0:	791b      	ldrb	r3, [r3, #4]
 802c1c2:	4619      	mov	r1, r3
 802c1c4:	6878      	ldr	r0, [r7, #4]
 802c1c6:	f000 ff99 	bl	802d0fc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 802c1ca:	687b      	ldr	r3, [r7, #4]
 802c1cc:	2200      	movs	r2, #0
 802c1ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 802c1d0:	687b      	ldr	r3, [r7, #4]
 802c1d2:	2200      	movs	r2, #0
 802c1d4:	701a      	strb	r2, [r3, #0]
      break;
 802c1d6:	e06f      	b.n	802c2b8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 802c1d8:	687b      	ldr	r3, [r7, #4]
 802c1da:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 802c1de:	2b00      	cmp	r3, #0
 802c1e0:	d019      	beq.n	802c216 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 802c1e2:	687b      	ldr	r3, [r7, #4]
 802c1e4:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 802c1e8:	687b      	ldr	r3, [r7, #4]
 802c1ea:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 802c1ee:	23ff      	movs	r3, #255	; 0xff
 802c1f0:	6878      	ldr	r0, [r7, #4]
 802c1f2:	f000 f949 	bl	802c488 <USBH_Get_StringDesc>
 802c1f6:	4603      	mov	r3, r0
 802c1f8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 802c1fa:	7bbb      	ldrb	r3, [r7, #14]
 802c1fc:	2b00      	cmp	r3, #0
 802c1fe:	d103      	bne.n	802c208 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 802c200:	687b      	ldr	r3, [r7, #4]
 802c202:	2206      	movs	r2, #6
 802c204:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 802c206:	e059      	b.n	802c2bc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c208:	7bbb      	ldrb	r3, [r7, #14]
 802c20a:	2b03      	cmp	r3, #3
 802c20c:	d156      	bne.n	802c2bc <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 802c20e:	687b      	ldr	r3, [r7, #4]
 802c210:	2206      	movs	r2, #6
 802c212:	705a      	strb	r2, [r3, #1]
      break;
 802c214:	e052      	b.n	802c2bc <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 802c216:	687b      	ldr	r3, [r7, #4]
 802c218:	2206      	movs	r2, #6
 802c21a:	705a      	strb	r2, [r3, #1]
      break;
 802c21c:	e04e      	b.n	802c2bc <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 802c21e:	687b      	ldr	r3, [r7, #4]
 802c220:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 802c224:	2b00      	cmp	r3, #0
 802c226:	d019      	beq.n	802c25c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 802c228:	687b      	ldr	r3, [r7, #4]
 802c22a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 802c22e:	687b      	ldr	r3, [r7, #4]
 802c230:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 802c234:	23ff      	movs	r3, #255	; 0xff
 802c236:	6878      	ldr	r0, [r7, #4]
 802c238:	f000 f926 	bl	802c488 <USBH_Get_StringDesc>
 802c23c:	4603      	mov	r3, r0
 802c23e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 802c240:	7bbb      	ldrb	r3, [r7, #14]
 802c242:	2b00      	cmp	r3, #0
 802c244:	d103      	bne.n	802c24e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 802c246:	687b      	ldr	r3, [r7, #4]
 802c248:	2207      	movs	r2, #7
 802c24a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 802c24c:	e038      	b.n	802c2c0 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c24e:	7bbb      	ldrb	r3, [r7, #14]
 802c250:	2b03      	cmp	r3, #3
 802c252:	d135      	bne.n	802c2c0 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 802c254:	687b      	ldr	r3, [r7, #4]
 802c256:	2207      	movs	r2, #7
 802c258:	705a      	strb	r2, [r3, #1]
      break;
 802c25a:	e031      	b.n	802c2c0 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 802c25c:	687b      	ldr	r3, [r7, #4]
 802c25e:	2207      	movs	r2, #7
 802c260:	705a      	strb	r2, [r3, #1]
      break;
 802c262:	e02d      	b.n	802c2c0 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 802c264:	687b      	ldr	r3, [r7, #4]
 802c266:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 802c26a:	2b00      	cmp	r3, #0
 802c26c:	d017      	beq.n	802c29e <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 802c26e:	687b      	ldr	r3, [r7, #4]
 802c270:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 802c274:	687b      	ldr	r3, [r7, #4]
 802c276:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 802c27a:	23ff      	movs	r3, #255	; 0xff
 802c27c:	6878      	ldr	r0, [r7, #4]
 802c27e:	f000 f903 	bl	802c488 <USBH_Get_StringDesc>
 802c282:	4603      	mov	r3, r0
 802c284:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 802c286:	7bbb      	ldrb	r3, [r7, #14]
 802c288:	2b00      	cmp	r3, #0
 802c28a:	d102      	bne.n	802c292 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 802c28c:	2300      	movs	r3, #0
 802c28e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 802c290:	e018      	b.n	802c2c4 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 802c292:	7bbb      	ldrb	r3, [r7, #14]
 802c294:	2b03      	cmp	r3, #3
 802c296:	d115      	bne.n	802c2c4 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 802c298:	2300      	movs	r3, #0
 802c29a:	73fb      	strb	r3, [r7, #15]
      break;
 802c29c:	e012      	b.n	802c2c4 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 802c29e:	2300      	movs	r3, #0
 802c2a0:	73fb      	strb	r3, [r7, #15]
      break;
 802c2a2:	e00f      	b.n	802c2c4 <USBH_HandleEnum+0x3bc>

    default:
      break;
 802c2a4:	bf00      	nop
 802c2a6:	e00e      	b.n	802c2c6 <USBH_HandleEnum+0x3be>
      break;
 802c2a8:	bf00      	nop
 802c2aa:	e00c      	b.n	802c2c6 <USBH_HandleEnum+0x3be>
      break;
 802c2ac:	bf00      	nop
 802c2ae:	e00a      	b.n	802c2c6 <USBH_HandleEnum+0x3be>
      break;
 802c2b0:	bf00      	nop
 802c2b2:	e008      	b.n	802c2c6 <USBH_HandleEnum+0x3be>
      break;
 802c2b4:	bf00      	nop
 802c2b6:	e006      	b.n	802c2c6 <USBH_HandleEnum+0x3be>
      break;
 802c2b8:	bf00      	nop
 802c2ba:	e004      	b.n	802c2c6 <USBH_HandleEnum+0x3be>
      break;
 802c2bc:	bf00      	nop
 802c2be:	e002      	b.n	802c2c6 <USBH_HandleEnum+0x3be>
      break;
 802c2c0:	bf00      	nop
 802c2c2:	e000      	b.n	802c2c6 <USBH_HandleEnum+0x3be>
      break;
 802c2c4:	bf00      	nop
  }
  return Status;
 802c2c6:	7bfb      	ldrb	r3, [r7, #15]
}
 802c2c8:	4618      	mov	r0, r3
 802c2ca:	3710      	adds	r7, #16
 802c2cc:	46bd      	mov	sp, r7
 802c2ce:	bd80      	pop	{r7, pc}

0802c2d0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 802c2d0:	b480      	push	{r7}
 802c2d2:	b083      	sub	sp, #12
 802c2d4:	af00      	add	r7, sp, #0
 802c2d6:	6078      	str	r0, [r7, #4]
 802c2d8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 802c2da:	687b      	ldr	r3, [r7, #4]
 802c2dc:	683a      	ldr	r2, [r7, #0]
 802c2de:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 802c2e2:	bf00      	nop
 802c2e4:	370c      	adds	r7, #12
 802c2e6:	46bd      	mov	sp, r7
 802c2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c2ec:	4770      	bx	lr

0802c2ee <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 802c2ee:	b580      	push	{r7, lr}
 802c2f0:	b082      	sub	sp, #8
 802c2f2:	af00      	add	r7, sp, #0
 802c2f4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 802c2f6:	687b      	ldr	r3, [r7, #4]
 802c2f8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802c2fc:	1c5a      	adds	r2, r3, #1
 802c2fe:	687b      	ldr	r3, [r7, #4]
 802c300:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 802c304:	6878      	ldr	r0, [r7, #4]
 802c306:	f000 f804 	bl	802c312 <USBH_HandleSof>
}
 802c30a:	bf00      	nop
 802c30c:	3708      	adds	r7, #8
 802c30e:	46bd      	mov	sp, r7
 802c310:	bd80      	pop	{r7, pc}

0802c312 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 802c312:	b580      	push	{r7, lr}
 802c314:	b082      	sub	sp, #8
 802c316:	af00      	add	r7, sp, #0
 802c318:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 802c31a:	687b      	ldr	r3, [r7, #4]
 802c31c:	781b      	ldrb	r3, [r3, #0]
 802c31e:	b2db      	uxtb	r3, r3
 802c320:	2b0b      	cmp	r3, #11
 802c322:	d10a      	bne.n	802c33a <USBH_HandleSof+0x28>
 802c324:	687b      	ldr	r3, [r7, #4]
 802c326:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c32a:	2b00      	cmp	r3, #0
 802c32c:	d005      	beq.n	802c33a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 802c32e:	687b      	ldr	r3, [r7, #4]
 802c330:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 802c334:	699b      	ldr	r3, [r3, #24]
 802c336:	6878      	ldr	r0, [r7, #4]
 802c338:	4798      	blx	r3
  }
}
 802c33a:	bf00      	nop
 802c33c:	3708      	adds	r7, #8
 802c33e:	46bd      	mov	sp, r7
 802c340:	bd80      	pop	{r7, pc}

0802c342 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 802c342:	b480      	push	{r7}
 802c344:	b083      	sub	sp, #12
 802c346:	af00      	add	r7, sp, #0
 802c348:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 802c34a:	687b      	ldr	r3, [r7, #4]
 802c34c:	2201      	movs	r2, #1
 802c34e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 802c352:	bf00      	nop
}
 802c354:	370c      	adds	r7, #12
 802c356:	46bd      	mov	sp, r7
 802c358:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c35c:	4770      	bx	lr

0802c35e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 802c35e:	b480      	push	{r7}
 802c360:	b083      	sub	sp, #12
 802c362:	af00      	add	r7, sp, #0
 802c364:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 802c366:	687b      	ldr	r3, [r7, #4]
 802c368:	2200      	movs	r2, #0
 802c36a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 802c36e:	bf00      	nop
}
 802c370:	370c      	adds	r7, #12
 802c372:	46bd      	mov	sp, r7
 802c374:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c378:	4770      	bx	lr

0802c37a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 802c37a:	b480      	push	{r7}
 802c37c:	b083      	sub	sp, #12
 802c37e:	af00      	add	r7, sp, #0
 802c380:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 802c382:	687b      	ldr	r3, [r7, #4]
 802c384:	2201      	movs	r2, #1
 802c386:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 802c38a:	687b      	ldr	r3, [r7, #4]
 802c38c:	2200      	movs	r2, #0
 802c38e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 802c392:	687b      	ldr	r3, [r7, #4]
 802c394:	2200      	movs	r2, #0
 802c396:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 802c39a:	2300      	movs	r3, #0
}
 802c39c:	4618      	mov	r0, r3
 802c39e:	370c      	adds	r7, #12
 802c3a0:	46bd      	mov	sp, r7
 802c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c3a6:	4770      	bx	lr

0802c3a8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 802c3a8:	b580      	push	{r7, lr}
 802c3aa:	b082      	sub	sp, #8
 802c3ac:	af00      	add	r7, sp, #0
 802c3ae:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 802c3b0:	687b      	ldr	r3, [r7, #4]
 802c3b2:	2201      	movs	r2, #1
 802c3b4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 802c3b8:	687b      	ldr	r3, [r7, #4]
 802c3ba:	2200      	movs	r2, #0
 802c3bc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 802c3c0:	687b      	ldr	r3, [r7, #4]
 802c3c2:	2200      	movs	r2, #0
 802c3c4:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 802c3c8:	6878      	ldr	r0, [r7, #4]
 802c3ca:	f001 f84a 	bl	802d462 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802c3ce:	687b      	ldr	r3, [r7, #4]
 802c3d0:	791b      	ldrb	r3, [r3, #4]
 802c3d2:	4619      	mov	r1, r3
 802c3d4:	6878      	ldr	r0, [r7, #4]
 802c3d6:	f000 fe91 	bl	802d0fc <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802c3da:	687b      	ldr	r3, [r7, #4]
 802c3dc:	795b      	ldrb	r3, [r3, #5]
 802c3de:	4619      	mov	r1, r3
 802c3e0:	6878      	ldr	r0, [r7, #4]
 802c3e2:	f000 fe8b 	bl	802d0fc <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 802c3e6:	2300      	movs	r3, #0
}
 802c3e8:	4618      	mov	r0, r3
 802c3ea:	3708      	adds	r7, #8
 802c3ec:	46bd      	mov	sp, r7
 802c3ee:	bd80      	pop	{r7, pc}

0802c3f0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 802c3f0:	b580      	push	{r7, lr}
 802c3f2:	b086      	sub	sp, #24
 802c3f4:	af02      	add	r7, sp, #8
 802c3f6:	6078      	str	r0, [r7, #4]
 802c3f8:	460b      	mov	r3, r1
 802c3fa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 802c3fc:	687b      	ldr	r3, [r7, #4]
 802c3fe:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 802c402:	78fb      	ldrb	r3, [r7, #3]
 802c404:	b29b      	uxth	r3, r3
 802c406:	9300      	str	r3, [sp, #0]
 802c408:	4613      	mov	r3, r2
 802c40a:	f44f 7280 	mov.w	r2, #256	; 0x100
 802c40e:	2100      	movs	r1, #0
 802c410:	6878      	ldr	r0, [r7, #4]
 802c412:	f000 f864 	bl	802c4de <USBH_GetDescriptor>
 802c416:	4603      	mov	r3, r0
 802c418:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 802c41a:	7bfb      	ldrb	r3, [r7, #15]
 802c41c:	2b00      	cmp	r3, #0
 802c41e:	d10a      	bne.n	802c436 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 802c420:	687b      	ldr	r3, [r7, #4]
 802c422:	f203 3026 	addw	r0, r3, #806	; 0x326
 802c426:	687b      	ldr	r3, [r7, #4]
 802c428:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 802c42c:	78fa      	ldrb	r2, [r7, #3]
 802c42e:	b292      	uxth	r2, r2
 802c430:	4619      	mov	r1, r3
 802c432:	f000 f918 	bl	802c666 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 802c436:	7bfb      	ldrb	r3, [r7, #15]
}
 802c438:	4618      	mov	r0, r3
 802c43a:	3710      	adds	r7, #16
 802c43c:	46bd      	mov	sp, r7
 802c43e:	bd80      	pop	{r7, pc}

0802c440 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 802c440:	b580      	push	{r7, lr}
 802c442:	b086      	sub	sp, #24
 802c444:	af02      	add	r7, sp, #8
 802c446:	6078      	str	r0, [r7, #4]
 802c448:	460b      	mov	r3, r1
 802c44a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 802c44c:	687b      	ldr	r3, [r7, #4]
 802c44e:	331c      	adds	r3, #28
 802c450:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 802c452:	887b      	ldrh	r3, [r7, #2]
 802c454:	9300      	str	r3, [sp, #0]
 802c456:	68bb      	ldr	r3, [r7, #8]
 802c458:	f44f 7200 	mov.w	r2, #512	; 0x200
 802c45c:	2100      	movs	r1, #0
 802c45e:	6878      	ldr	r0, [r7, #4]
 802c460:	f000 f83d 	bl	802c4de <USBH_GetDescriptor>
 802c464:	4603      	mov	r3, r0
 802c466:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 802c468:	7bfb      	ldrb	r3, [r7, #15]
 802c46a:	2b00      	cmp	r3, #0
 802c46c:	d107      	bne.n	802c47e <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 802c46e:	887b      	ldrh	r3, [r7, #2]
 802c470:	461a      	mov	r2, r3
 802c472:	68b9      	ldr	r1, [r7, #8]
 802c474:	6878      	ldr	r0, [r7, #4]
 802c476:	f000 f987 	bl	802c788 <USBH_ParseCfgDesc>
 802c47a:	4603      	mov	r3, r0
 802c47c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 802c47e:	7bfb      	ldrb	r3, [r7, #15]
}
 802c480:	4618      	mov	r0, r3
 802c482:	3710      	adds	r7, #16
 802c484:	46bd      	mov	sp, r7
 802c486:	bd80      	pop	{r7, pc}

0802c488 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 802c488:	b580      	push	{r7, lr}
 802c48a:	b088      	sub	sp, #32
 802c48c:	af02      	add	r7, sp, #8
 802c48e:	60f8      	str	r0, [r7, #12]
 802c490:	607a      	str	r2, [r7, #4]
 802c492:	461a      	mov	r2, r3
 802c494:	460b      	mov	r3, r1
 802c496:	72fb      	strb	r3, [r7, #11]
 802c498:	4613      	mov	r3, r2
 802c49a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 802c49c:	7afb      	ldrb	r3, [r7, #11]
 802c49e:	b29b      	uxth	r3, r3
 802c4a0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 802c4a4:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 802c4a6:	68fb      	ldr	r3, [r7, #12]
 802c4a8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 802c4ac:	893b      	ldrh	r3, [r7, #8]
 802c4ae:	9300      	str	r3, [sp, #0]
 802c4b0:	460b      	mov	r3, r1
 802c4b2:	2100      	movs	r1, #0
 802c4b4:	68f8      	ldr	r0, [r7, #12]
 802c4b6:	f000 f812 	bl	802c4de <USBH_GetDescriptor>
 802c4ba:	4603      	mov	r3, r0
 802c4bc:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 802c4be:	7dfb      	ldrb	r3, [r7, #23]
 802c4c0:	2b00      	cmp	r3, #0
 802c4c2:	d107      	bne.n	802c4d4 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 802c4c4:	68fb      	ldr	r3, [r7, #12]
 802c4c6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 802c4ca:	893a      	ldrh	r2, [r7, #8]
 802c4cc:	6879      	ldr	r1, [r7, #4]
 802c4ce:	4618      	mov	r0, r3
 802c4d0:	f000 fb24 	bl	802cb1c <USBH_ParseStringDesc>
  }

  return status;
 802c4d4:	7dfb      	ldrb	r3, [r7, #23]
}
 802c4d6:	4618      	mov	r0, r3
 802c4d8:	3718      	adds	r7, #24
 802c4da:	46bd      	mov	sp, r7
 802c4dc:	bd80      	pop	{r7, pc}

0802c4de <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 802c4de:	b580      	push	{r7, lr}
 802c4e0:	b084      	sub	sp, #16
 802c4e2:	af00      	add	r7, sp, #0
 802c4e4:	60f8      	str	r0, [r7, #12]
 802c4e6:	607b      	str	r3, [r7, #4]
 802c4e8:	460b      	mov	r3, r1
 802c4ea:	72fb      	strb	r3, [r7, #11]
 802c4ec:	4613      	mov	r3, r2
 802c4ee:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 802c4f0:	68fb      	ldr	r3, [r7, #12]
 802c4f2:	789b      	ldrb	r3, [r3, #2]
 802c4f4:	2b01      	cmp	r3, #1
 802c4f6:	d11c      	bne.n	802c532 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 802c4f8:	7afb      	ldrb	r3, [r7, #11]
 802c4fa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 802c4fe:	b2da      	uxtb	r2, r3
 802c500:	68fb      	ldr	r3, [r7, #12]
 802c502:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 802c504:	68fb      	ldr	r3, [r7, #12]
 802c506:	2206      	movs	r2, #6
 802c508:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 802c50a:	68fb      	ldr	r3, [r7, #12]
 802c50c:	893a      	ldrh	r2, [r7, #8]
 802c50e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 802c510:	893b      	ldrh	r3, [r7, #8]
 802c512:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 802c516:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 802c51a:	d104      	bne.n	802c526 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 802c51c:	68fb      	ldr	r3, [r7, #12]
 802c51e:	f240 4209 	movw	r2, #1033	; 0x409
 802c522:	829a      	strh	r2, [r3, #20]
 802c524:	e002      	b.n	802c52c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 802c526:	68fb      	ldr	r3, [r7, #12]
 802c528:	2200      	movs	r2, #0
 802c52a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 802c52c:	68fb      	ldr	r3, [r7, #12]
 802c52e:	8b3a      	ldrh	r2, [r7, #24]
 802c530:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 802c532:	8b3b      	ldrh	r3, [r7, #24]
 802c534:	461a      	mov	r2, r3
 802c536:	6879      	ldr	r1, [r7, #4]
 802c538:	68f8      	ldr	r0, [r7, #12]
 802c53a:	f000 fb3d 	bl	802cbb8 <USBH_CtlReq>
 802c53e:	4603      	mov	r3, r0
}
 802c540:	4618      	mov	r0, r3
 802c542:	3710      	adds	r7, #16
 802c544:	46bd      	mov	sp, r7
 802c546:	bd80      	pop	{r7, pc}

0802c548 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 802c548:	b580      	push	{r7, lr}
 802c54a:	b082      	sub	sp, #8
 802c54c:	af00      	add	r7, sp, #0
 802c54e:	6078      	str	r0, [r7, #4]
 802c550:	460b      	mov	r3, r1
 802c552:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 802c554:	687b      	ldr	r3, [r7, #4]
 802c556:	789b      	ldrb	r3, [r3, #2]
 802c558:	2b01      	cmp	r3, #1
 802c55a:	d10f      	bne.n	802c57c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 802c55c:	687b      	ldr	r3, [r7, #4]
 802c55e:	2200      	movs	r2, #0
 802c560:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 802c562:	687b      	ldr	r3, [r7, #4]
 802c564:	2205      	movs	r2, #5
 802c566:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 802c568:	78fb      	ldrb	r3, [r7, #3]
 802c56a:	b29a      	uxth	r2, r3
 802c56c:	687b      	ldr	r3, [r7, #4]
 802c56e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 802c570:	687b      	ldr	r3, [r7, #4]
 802c572:	2200      	movs	r2, #0
 802c574:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 802c576:	687b      	ldr	r3, [r7, #4]
 802c578:	2200      	movs	r2, #0
 802c57a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 802c57c:	2200      	movs	r2, #0
 802c57e:	2100      	movs	r1, #0
 802c580:	6878      	ldr	r0, [r7, #4]
 802c582:	f000 fb19 	bl	802cbb8 <USBH_CtlReq>
 802c586:	4603      	mov	r3, r0
}
 802c588:	4618      	mov	r0, r3
 802c58a:	3708      	adds	r7, #8
 802c58c:	46bd      	mov	sp, r7
 802c58e:	bd80      	pop	{r7, pc}

0802c590 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 802c590:	b580      	push	{r7, lr}
 802c592:	b082      	sub	sp, #8
 802c594:	af00      	add	r7, sp, #0
 802c596:	6078      	str	r0, [r7, #4]
 802c598:	460b      	mov	r3, r1
 802c59a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 802c59c:	687b      	ldr	r3, [r7, #4]
 802c59e:	789b      	ldrb	r3, [r3, #2]
 802c5a0:	2b01      	cmp	r3, #1
 802c5a2:	d10e      	bne.n	802c5c2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 802c5a4:	687b      	ldr	r3, [r7, #4]
 802c5a6:	2200      	movs	r2, #0
 802c5a8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 802c5aa:	687b      	ldr	r3, [r7, #4]
 802c5ac:	2209      	movs	r2, #9
 802c5ae:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 802c5b0:	687b      	ldr	r3, [r7, #4]
 802c5b2:	887a      	ldrh	r2, [r7, #2]
 802c5b4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 802c5b6:	687b      	ldr	r3, [r7, #4]
 802c5b8:	2200      	movs	r2, #0
 802c5ba:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 802c5bc:	687b      	ldr	r3, [r7, #4]
 802c5be:	2200      	movs	r2, #0
 802c5c0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 802c5c2:	2200      	movs	r2, #0
 802c5c4:	2100      	movs	r1, #0
 802c5c6:	6878      	ldr	r0, [r7, #4]
 802c5c8:	f000 faf6 	bl	802cbb8 <USBH_CtlReq>
 802c5cc:	4603      	mov	r3, r0
}
 802c5ce:	4618      	mov	r0, r3
 802c5d0:	3708      	adds	r7, #8
 802c5d2:	46bd      	mov	sp, r7
 802c5d4:	bd80      	pop	{r7, pc}

0802c5d6 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 802c5d6:	b580      	push	{r7, lr}
 802c5d8:	b082      	sub	sp, #8
 802c5da:	af00      	add	r7, sp, #0
 802c5dc:	6078      	str	r0, [r7, #4]
 802c5de:	460b      	mov	r3, r1
 802c5e0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 802c5e2:	687b      	ldr	r3, [r7, #4]
 802c5e4:	789b      	ldrb	r3, [r3, #2]
 802c5e6:	2b01      	cmp	r3, #1
 802c5e8:	d10f      	bne.n	802c60a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 802c5ea:	687b      	ldr	r3, [r7, #4]
 802c5ec:	2200      	movs	r2, #0
 802c5ee:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 802c5f0:	687b      	ldr	r3, [r7, #4]
 802c5f2:	2203      	movs	r2, #3
 802c5f4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 802c5f6:	78fb      	ldrb	r3, [r7, #3]
 802c5f8:	b29a      	uxth	r2, r3
 802c5fa:	687b      	ldr	r3, [r7, #4]
 802c5fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 802c5fe:	687b      	ldr	r3, [r7, #4]
 802c600:	2200      	movs	r2, #0
 802c602:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 802c604:	687b      	ldr	r3, [r7, #4]
 802c606:	2200      	movs	r2, #0
 802c608:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 802c60a:	2200      	movs	r2, #0
 802c60c:	2100      	movs	r1, #0
 802c60e:	6878      	ldr	r0, [r7, #4]
 802c610:	f000 fad2 	bl	802cbb8 <USBH_CtlReq>
 802c614:	4603      	mov	r3, r0
}
 802c616:	4618      	mov	r0, r3
 802c618:	3708      	adds	r7, #8
 802c61a:	46bd      	mov	sp, r7
 802c61c:	bd80      	pop	{r7, pc}

0802c61e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 802c61e:	b580      	push	{r7, lr}
 802c620:	b082      	sub	sp, #8
 802c622:	af00      	add	r7, sp, #0
 802c624:	6078      	str	r0, [r7, #4]
 802c626:	460b      	mov	r3, r1
 802c628:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 802c62a:	687b      	ldr	r3, [r7, #4]
 802c62c:	789b      	ldrb	r3, [r3, #2]
 802c62e:	2b01      	cmp	r3, #1
 802c630:	d10f      	bne.n	802c652 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 802c632:	687b      	ldr	r3, [r7, #4]
 802c634:	2202      	movs	r2, #2
 802c636:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 802c638:	687b      	ldr	r3, [r7, #4]
 802c63a:	2201      	movs	r2, #1
 802c63c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 802c63e:	687b      	ldr	r3, [r7, #4]
 802c640:	2200      	movs	r2, #0
 802c642:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 802c644:	78fb      	ldrb	r3, [r7, #3]
 802c646:	b29a      	uxth	r2, r3
 802c648:	687b      	ldr	r3, [r7, #4]
 802c64a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 802c64c:	687b      	ldr	r3, [r7, #4]
 802c64e:	2200      	movs	r2, #0
 802c650:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 802c652:	2200      	movs	r2, #0
 802c654:	2100      	movs	r1, #0
 802c656:	6878      	ldr	r0, [r7, #4]
 802c658:	f000 faae 	bl	802cbb8 <USBH_CtlReq>
 802c65c:	4603      	mov	r3, r0
}
 802c65e:	4618      	mov	r0, r3
 802c660:	3708      	adds	r7, #8
 802c662:	46bd      	mov	sp, r7
 802c664:	bd80      	pop	{r7, pc}

0802c666 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 802c666:	b480      	push	{r7}
 802c668:	b085      	sub	sp, #20
 802c66a:	af00      	add	r7, sp, #0
 802c66c:	60f8      	str	r0, [r7, #12]
 802c66e:	60b9      	str	r1, [r7, #8]
 802c670:	4613      	mov	r3, r2
 802c672:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 802c674:	68bb      	ldr	r3, [r7, #8]
 802c676:	781a      	ldrb	r2, [r3, #0]
 802c678:	68fb      	ldr	r3, [r7, #12]
 802c67a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 802c67c:	68bb      	ldr	r3, [r7, #8]
 802c67e:	785a      	ldrb	r2, [r3, #1]
 802c680:	68fb      	ldr	r3, [r7, #12]
 802c682:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 802c684:	68bb      	ldr	r3, [r7, #8]
 802c686:	3302      	adds	r3, #2
 802c688:	781b      	ldrb	r3, [r3, #0]
 802c68a:	b29a      	uxth	r2, r3
 802c68c:	68bb      	ldr	r3, [r7, #8]
 802c68e:	3303      	adds	r3, #3
 802c690:	781b      	ldrb	r3, [r3, #0]
 802c692:	b29b      	uxth	r3, r3
 802c694:	021b      	lsls	r3, r3, #8
 802c696:	b29b      	uxth	r3, r3
 802c698:	4313      	orrs	r3, r2
 802c69a:	b29a      	uxth	r2, r3
 802c69c:	68fb      	ldr	r3, [r7, #12]
 802c69e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 802c6a0:	68bb      	ldr	r3, [r7, #8]
 802c6a2:	791a      	ldrb	r2, [r3, #4]
 802c6a4:	68fb      	ldr	r3, [r7, #12]
 802c6a6:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 802c6a8:	68bb      	ldr	r3, [r7, #8]
 802c6aa:	795a      	ldrb	r2, [r3, #5]
 802c6ac:	68fb      	ldr	r3, [r7, #12]
 802c6ae:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 802c6b0:	68bb      	ldr	r3, [r7, #8]
 802c6b2:	799a      	ldrb	r2, [r3, #6]
 802c6b4:	68fb      	ldr	r3, [r7, #12]
 802c6b6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 802c6b8:	68bb      	ldr	r3, [r7, #8]
 802c6ba:	79da      	ldrb	r2, [r3, #7]
 802c6bc:	68fb      	ldr	r3, [r7, #12]
 802c6be:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 802c6c0:	68fb      	ldr	r3, [r7, #12]
 802c6c2:	79db      	ldrb	r3, [r3, #7]
 802c6c4:	2b20      	cmp	r3, #32
 802c6c6:	dc11      	bgt.n	802c6ec <USBH_ParseDevDesc+0x86>
 802c6c8:	2b08      	cmp	r3, #8
 802c6ca:	db16      	blt.n	802c6fa <USBH_ParseDevDesc+0x94>
 802c6cc:	3b08      	subs	r3, #8
 802c6ce:	2201      	movs	r2, #1
 802c6d0:	fa02 f303 	lsl.w	r3, r2, r3
 802c6d4:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 802c6d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802c6dc:	2b00      	cmp	r3, #0
 802c6de:	bf14      	ite	ne
 802c6e0:	2301      	movne	r3, #1
 802c6e2:	2300      	moveq	r3, #0
 802c6e4:	b2db      	uxtb	r3, r3
 802c6e6:	2b00      	cmp	r3, #0
 802c6e8:	d102      	bne.n	802c6f0 <USBH_ParseDevDesc+0x8a>
 802c6ea:	e006      	b.n	802c6fa <USBH_ParseDevDesc+0x94>
 802c6ec:	2b40      	cmp	r3, #64	; 0x40
 802c6ee:	d104      	bne.n	802c6fa <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 802c6f0:	68fb      	ldr	r3, [r7, #12]
 802c6f2:	79da      	ldrb	r2, [r3, #7]
 802c6f4:	68fb      	ldr	r3, [r7, #12]
 802c6f6:	71da      	strb	r2, [r3, #7]
      break;
 802c6f8:	e003      	b.n	802c702 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 802c6fa:	68fb      	ldr	r3, [r7, #12]
 802c6fc:	2240      	movs	r2, #64	; 0x40
 802c6fe:	71da      	strb	r2, [r3, #7]
      break;
 802c700:	bf00      	nop
  }

  if (length > 8U)
 802c702:	88fb      	ldrh	r3, [r7, #6]
 802c704:	2b08      	cmp	r3, #8
 802c706:	d939      	bls.n	802c77c <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 802c708:	68bb      	ldr	r3, [r7, #8]
 802c70a:	3308      	adds	r3, #8
 802c70c:	781b      	ldrb	r3, [r3, #0]
 802c70e:	b29a      	uxth	r2, r3
 802c710:	68bb      	ldr	r3, [r7, #8]
 802c712:	3309      	adds	r3, #9
 802c714:	781b      	ldrb	r3, [r3, #0]
 802c716:	b29b      	uxth	r3, r3
 802c718:	021b      	lsls	r3, r3, #8
 802c71a:	b29b      	uxth	r3, r3
 802c71c:	4313      	orrs	r3, r2
 802c71e:	b29a      	uxth	r2, r3
 802c720:	68fb      	ldr	r3, [r7, #12]
 802c722:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 802c724:	68bb      	ldr	r3, [r7, #8]
 802c726:	330a      	adds	r3, #10
 802c728:	781b      	ldrb	r3, [r3, #0]
 802c72a:	b29a      	uxth	r2, r3
 802c72c:	68bb      	ldr	r3, [r7, #8]
 802c72e:	330b      	adds	r3, #11
 802c730:	781b      	ldrb	r3, [r3, #0]
 802c732:	b29b      	uxth	r3, r3
 802c734:	021b      	lsls	r3, r3, #8
 802c736:	b29b      	uxth	r3, r3
 802c738:	4313      	orrs	r3, r2
 802c73a:	b29a      	uxth	r2, r3
 802c73c:	68fb      	ldr	r3, [r7, #12]
 802c73e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 802c740:	68bb      	ldr	r3, [r7, #8]
 802c742:	330c      	adds	r3, #12
 802c744:	781b      	ldrb	r3, [r3, #0]
 802c746:	b29a      	uxth	r2, r3
 802c748:	68bb      	ldr	r3, [r7, #8]
 802c74a:	330d      	adds	r3, #13
 802c74c:	781b      	ldrb	r3, [r3, #0]
 802c74e:	b29b      	uxth	r3, r3
 802c750:	021b      	lsls	r3, r3, #8
 802c752:	b29b      	uxth	r3, r3
 802c754:	4313      	orrs	r3, r2
 802c756:	b29a      	uxth	r2, r3
 802c758:	68fb      	ldr	r3, [r7, #12]
 802c75a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 802c75c:	68bb      	ldr	r3, [r7, #8]
 802c75e:	7b9a      	ldrb	r2, [r3, #14]
 802c760:	68fb      	ldr	r3, [r7, #12]
 802c762:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 802c764:	68bb      	ldr	r3, [r7, #8]
 802c766:	7bda      	ldrb	r2, [r3, #15]
 802c768:	68fb      	ldr	r3, [r7, #12]
 802c76a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 802c76c:	68bb      	ldr	r3, [r7, #8]
 802c76e:	7c1a      	ldrb	r2, [r3, #16]
 802c770:	68fb      	ldr	r3, [r7, #12]
 802c772:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 802c774:	68bb      	ldr	r3, [r7, #8]
 802c776:	7c5a      	ldrb	r2, [r3, #17]
 802c778:	68fb      	ldr	r3, [r7, #12]
 802c77a:	745a      	strb	r2, [r3, #17]
  }
}
 802c77c:	bf00      	nop
 802c77e:	3714      	adds	r7, #20
 802c780:	46bd      	mov	sp, r7
 802c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c786:	4770      	bx	lr

0802c788 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 802c788:	b580      	push	{r7, lr}
 802c78a:	b08c      	sub	sp, #48	; 0x30
 802c78c:	af00      	add	r7, sp, #0
 802c78e:	60f8      	str	r0, [r7, #12]
 802c790:	60b9      	str	r1, [r7, #8]
 802c792:	4613      	mov	r3, r2
 802c794:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 802c796:	68fb      	ldr	r3, [r7, #12]
 802c798:	f503 734e 	add.w	r3, r3, #824	; 0x338
 802c79c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 802c79e:	2300      	movs	r3, #0
 802c7a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 802c7a4:	68bb      	ldr	r3, [r7, #8]
 802c7a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 802c7a8:	2300      	movs	r3, #0
 802c7aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 802c7ae:	2300      	movs	r3, #0
 802c7b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 802c7b4:	68bb      	ldr	r3, [r7, #8]
 802c7b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 802c7b8:	68bb      	ldr	r3, [r7, #8]
 802c7ba:	781a      	ldrb	r2, [r3, #0]
 802c7bc:	6a3b      	ldr	r3, [r7, #32]
 802c7be:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 802c7c0:	68bb      	ldr	r3, [r7, #8]
 802c7c2:	785a      	ldrb	r2, [r3, #1]
 802c7c4:	6a3b      	ldr	r3, [r7, #32]
 802c7c6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 802c7c8:	68bb      	ldr	r3, [r7, #8]
 802c7ca:	3302      	adds	r3, #2
 802c7cc:	781b      	ldrb	r3, [r3, #0]
 802c7ce:	b29a      	uxth	r2, r3
 802c7d0:	68bb      	ldr	r3, [r7, #8]
 802c7d2:	3303      	adds	r3, #3
 802c7d4:	781b      	ldrb	r3, [r3, #0]
 802c7d6:	b29b      	uxth	r3, r3
 802c7d8:	021b      	lsls	r3, r3, #8
 802c7da:	b29b      	uxth	r3, r3
 802c7dc:	4313      	orrs	r3, r2
 802c7de:	b29b      	uxth	r3, r3
 802c7e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802c7e4:	bf28      	it	cs
 802c7e6:	f44f 7380 	movcs.w	r3, #256	; 0x100
 802c7ea:	b29a      	uxth	r2, r3
 802c7ec:	6a3b      	ldr	r3, [r7, #32]
 802c7ee:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 802c7f0:	68bb      	ldr	r3, [r7, #8]
 802c7f2:	791a      	ldrb	r2, [r3, #4]
 802c7f4:	6a3b      	ldr	r3, [r7, #32]
 802c7f6:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 802c7f8:	68bb      	ldr	r3, [r7, #8]
 802c7fa:	795a      	ldrb	r2, [r3, #5]
 802c7fc:	6a3b      	ldr	r3, [r7, #32]
 802c7fe:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 802c800:	68bb      	ldr	r3, [r7, #8]
 802c802:	799a      	ldrb	r2, [r3, #6]
 802c804:	6a3b      	ldr	r3, [r7, #32]
 802c806:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 802c808:	68bb      	ldr	r3, [r7, #8]
 802c80a:	79da      	ldrb	r2, [r3, #7]
 802c80c:	6a3b      	ldr	r3, [r7, #32]
 802c80e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 802c810:	68bb      	ldr	r3, [r7, #8]
 802c812:	7a1a      	ldrb	r2, [r3, #8]
 802c814:	6a3b      	ldr	r3, [r7, #32]
 802c816:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 802c818:	6a3b      	ldr	r3, [r7, #32]
 802c81a:	781b      	ldrb	r3, [r3, #0]
 802c81c:	2b09      	cmp	r3, #9
 802c81e:	d002      	beq.n	802c826 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 802c820:	6a3b      	ldr	r3, [r7, #32]
 802c822:	2209      	movs	r2, #9
 802c824:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 802c826:	88fb      	ldrh	r3, [r7, #6]
 802c828:	2b09      	cmp	r3, #9
 802c82a:	f240 809d 	bls.w	802c968 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 802c82e:	2309      	movs	r3, #9
 802c830:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 802c832:	2300      	movs	r3, #0
 802c834:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 802c836:	e081      	b.n	802c93c <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 802c838:	f107 0316 	add.w	r3, r7, #22
 802c83c:	4619      	mov	r1, r3
 802c83e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802c840:	f000 f99f 	bl	802cb82 <USBH_GetNextDesc>
 802c844:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 802c846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c848:	785b      	ldrb	r3, [r3, #1]
 802c84a:	2b04      	cmp	r3, #4
 802c84c:	d176      	bne.n	802c93c <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 802c84e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c850:	781b      	ldrb	r3, [r3, #0]
 802c852:	2b09      	cmp	r3, #9
 802c854:	d002      	beq.n	802c85c <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 802c856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c858:	2209      	movs	r2, #9
 802c85a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 802c85c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802c860:	221a      	movs	r2, #26
 802c862:	fb02 f303 	mul.w	r3, r2, r3
 802c866:	3308      	adds	r3, #8
 802c868:	6a3a      	ldr	r2, [r7, #32]
 802c86a:	4413      	add	r3, r2
 802c86c:	3302      	adds	r3, #2
 802c86e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 802c870:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 802c872:	69f8      	ldr	r0, [r7, #28]
 802c874:	f000 f87e 	bl	802c974 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 802c878:	2300      	movs	r3, #0
 802c87a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 802c87e:	2300      	movs	r3, #0
 802c880:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 802c882:	e043      	b.n	802c90c <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 802c884:	f107 0316 	add.w	r3, r7, #22
 802c888:	4619      	mov	r1, r3
 802c88a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802c88c:	f000 f979 	bl	802cb82 <USBH_GetNextDesc>
 802c890:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 802c892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c894:	785b      	ldrb	r3, [r3, #1]
 802c896:	2b05      	cmp	r3, #5
 802c898:	d138      	bne.n	802c90c <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 802c89a:	69fb      	ldr	r3, [r7, #28]
 802c89c:	795b      	ldrb	r3, [r3, #5]
 802c89e:	2b01      	cmp	r3, #1
 802c8a0:	d10f      	bne.n	802c8c2 <USBH_ParseCfgDesc+0x13a>
 802c8a2:	69fb      	ldr	r3, [r7, #28]
 802c8a4:	799b      	ldrb	r3, [r3, #6]
 802c8a6:	2b02      	cmp	r3, #2
 802c8a8:	d10b      	bne.n	802c8c2 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 802c8aa:	69fb      	ldr	r3, [r7, #28]
 802c8ac:	79db      	ldrb	r3, [r3, #7]
 802c8ae:	2b00      	cmp	r3, #0
 802c8b0:	d10f      	bne.n	802c8d2 <USBH_ParseCfgDesc+0x14a>
 802c8b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c8b4:	781b      	ldrb	r3, [r3, #0]
 802c8b6:	2b09      	cmp	r3, #9
 802c8b8:	d00b      	beq.n	802c8d2 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 802c8ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c8bc:	2209      	movs	r2, #9
 802c8be:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 802c8c0:	e007      	b.n	802c8d2 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 802c8c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c8c4:	781b      	ldrb	r3, [r3, #0]
 802c8c6:	2b07      	cmp	r3, #7
 802c8c8:	d004      	beq.n	802c8d4 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 802c8ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c8cc:	2207      	movs	r2, #7
 802c8ce:	701a      	strb	r2, [r3, #0]
 802c8d0:	e000      	b.n	802c8d4 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 802c8d2:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 802c8d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802c8d8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 802c8dc:	3201      	adds	r2, #1
 802c8de:	00d2      	lsls	r2, r2, #3
 802c8e0:	211a      	movs	r1, #26
 802c8e2:	fb01 f303 	mul.w	r3, r1, r3
 802c8e6:	4413      	add	r3, r2
 802c8e8:	3308      	adds	r3, #8
 802c8ea:	6a3a      	ldr	r2, [r7, #32]
 802c8ec:	4413      	add	r3, r2
 802c8ee:	3304      	adds	r3, #4
 802c8f0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 802c8f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 802c8f4:	69b9      	ldr	r1, [r7, #24]
 802c8f6:	68f8      	ldr	r0, [r7, #12]
 802c8f8:	f000 f86b 	bl	802c9d2 <USBH_ParseEPDesc>
 802c8fc:	4603      	mov	r3, r0
 802c8fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 802c902:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 802c906:	3301      	adds	r3, #1
 802c908:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 802c90c:	69fb      	ldr	r3, [r7, #28]
 802c90e:	791b      	ldrb	r3, [r3, #4]
 802c910:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 802c914:	429a      	cmp	r2, r3
 802c916:	d204      	bcs.n	802c922 <USBH_ParseCfgDesc+0x19a>
 802c918:	6a3b      	ldr	r3, [r7, #32]
 802c91a:	885a      	ldrh	r2, [r3, #2]
 802c91c:	8afb      	ldrh	r3, [r7, #22]
 802c91e:	429a      	cmp	r2, r3
 802c920:	d8b0      	bhi.n	802c884 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 802c922:	69fb      	ldr	r3, [r7, #28]
 802c924:	791b      	ldrb	r3, [r3, #4]
 802c926:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 802c92a:	429a      	cmp	r2, r3
 802c92c:	d201      	bcs.n	802c932 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 802c92e:	2303      	movs	r3, #3
 802c930:	e01c      	b.n	802c96c <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 802c932:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802c936:	3301      	adds	r3, #1
 802c938:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 802c93c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802c940:	2b01      	cmp	r3, #1
 802c942:	d805      	bhi.n	802c950 <USBH_ParseCfgDesc+0x1c8>
 802c944:	6a3b      	ldr	r3, [r7, #32]
 802c946:	885a      	ldrh	r2, [r3, #2]
 802c948:	8afb      	ldrh	r3, [r7, #22]
 802c94a:	429a      	cmp	r2, r3
 802c94c:	f63f af74 	bhi.w	802c838 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 802c950:	6a3b      	ldr	r3, [r7, #32]
 802c952:	791b      	ldrb	r3, [r3, #4]
 802c954:	2b02      	cmp	r3, #2
 802c956:	bf28      	it	cs
 802c958:	2302      	movcs	r3, #2
 802c95a:	b2db      	uxtb	r3, r3
 802c95c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 802c960:	429a      	cmp	r2, r3
 802c962:	d201      	bcs.n	802c968 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 802c964:	2303      	movs	r3, #3
 802c966:	e001      	b.n	802c96c <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 802c968:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 802c96c:	4618      	mov	r0, r3
 802c96e:	3730      	adds	r7, #48	; 0x30
 802c970:	46bd      	mov	sp, r7
 802c972:	bd80      	pop	{r7, pc}

0802c974 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 802c974:	b480      	push	{r7}
 802c976:	b083      	sub	sp, #12
 802c978:	af00      	add	r7, sp, #0
 802c97a:	6078      	str	r0, [r7, #4]
 802c97c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 802c97e:	683b      	ldr	r3, [r7, #0]
 802c980:	781a      	ldrb	r2, [r3, #0]
 802c982:	687b      	ldr	r3, [r7, #4]
 802c984:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 802c986:	683b      	ldr	r3, [r7, #0]
 802c988:	785a      	ldrb	r2, [r3, #1]
 802c98a:	687b      	ldr	r3, [r7, #4]
 802c98c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 802c98e:	683b      	ldr	r3, [r7, #0]
 802c990:	789a      	ldrb	r2, [r3, #2]
 802c992:	687b      	ldr	r3, [r7, #4]
 802c994:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 802c996:	683b      	ldr	r3, [r7, #0]
 802c998:	78da      	ldrb	r2, [r3, #3]
 802c99a:	687b      	ldr	r3, [r7, #4]
 802c99c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 802c99e:	683b      	ldr	r3, [r7, #0]
 802c9a0:	791a      	ldrb	r2, [r3, #4]
 802c9a2:	687b      	ldr	r3, [r7, #4]
 802c9a4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 802c9a6:	683b      	ldr	r3, [r7, #0]
 802c9a8:	795a      	ldrb	r2, [r3, #5]
 802c9aa:	687b      	ldr	r3, [r7, #4]
 802c9ac:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 802c9ae:	683b      	ldr	r3, [r7, #0]
 802c9b0:	799a      	ldrb	r2, [r3, #6]
 802c9b2:	687b      	ldr	r3, [r7, #4]
 802c9b4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 802c9b6:	683b      	ldr	r3, [r7, #0]
 802c9b8:	79da      	ldrb	r2, [r3, #7]
 802c9ba:	687b      	ldr	r3, [r7, #4]
 802c9bc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 802c9be:	683b      	ldr	r3, [r7, #0]
 802c9c0:	7a1a      	ldrb	r2, [r3, #8]
 802c9c2:	687b      	ldr	r3, [r7, #4]
 802c9c4:	721a      	strb	r2, [r3, #8]
}
 802c9c6:	bf00      	nop
 802c9c8:	370c      	adds	r7, #12
 802c9ca:	46bd      	mov	sp, r7
 802c9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c9d0:	4770      	bx	lr

0802c9d2 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 802c9d2:	b480      	push	{r7}
 802c9d4:	b087      	sub	sp, #28
 802c9d6:	af00      	add	r7, sp, #0
 802c9d8:	60f8      	str	r0, [r7, #12]
 802c9da:	60b9      	str	r1, [r7, #8]
 802c9dc:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 802c9de:	2300      	movs	r3, #0
 802c9e0:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 802c9e2:	687b      	ldr	r3, [r7, #4]
 802c9e4:	781a      	ldrb	r2, [r3, #0]
 802c9e6:	68bb      	ldr	r3, [r7, #8]
 802c9e8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 802c9ea:	687b      	ldr	r3, [r7, #4]
 802c9ec:	785a      	ldrb	r2, [r3, #1]
 802c9ee:	68bb      	ldr	r3, [r7, #8]
 802c9f0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 802c9f2:	687b      	ldr	r3, [r7, #4]
 802c9f4:	789a      	ldrb	r2, [r3, #2]
 802c9f6:	68bb      	ldr	r3, [r7, #8]
 802c9f8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 802c9fa:	687b      	ldr	r3, [r7, #4]
 802c9fc:	78da      	ldrb	r2, [r3, #3]
 802c9fe:	68bb      	ldr	r3, [r7, #8]
 802ca00:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 802ca02:	687b      	ldr	r3, [r7, #4]
 802ca04:	3304      	adds	r3, #4
 802ca06:	781b      	ldrb	r3, [r3, #0]
 802ca08:	b29a      	uxth	r2, r3
 802ca0a:	687b      	ldr	r3, [r7, #4]
 802ca0c:	3305      	adds	r3, #5
 802ca0e:	781b      	ldrb	r3, [r3, #0]
 802ca10:	b29b      	uxth	r3, r3
 802ca12:	021b      	lsls	r3, r3, #8
 802ca14:	b29b      	uxth	r3, r3
 802ca16:	4313      	orrs	r3, r2
 802ca18:	b29a      	uxth	r2, r3
 802ca1a:	68bb      	ldr	r3, [r7, #8]
 802ca1c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 802ca1e:	687b      	ldr	r3, [r7, #4]
 802ca20:	799a      	ldrb	r2, [r3, #6]
 802ca22:	68bb      	ldr	r3, [r7, #8]
 802ca24:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 802ca26:	68bb      	ldr	r3, [r7, #8]
 802ca28:	889b      	ldrh	r3, [r3, #4]
 802ca2a:	2b00      	cmp	r3, #0
 802ca2c:	d102      	bne.n	802ca34 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 802ca2e:	2303      	movs	r3, #3
 802ca30:	75fb      	strb	r3, [r7, #23]
 802ca32:	e033      	b.n	802ca9c <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 802ca34:	68bb      	ldr	r3, [r7, #8]
 802ca36:	889b      	ldrh	r3, [r3, #4]
 802ca38:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 802ca3c:	f023 0307 	bic.w	r3, r3, #7
 802ca40:	b29a      	uxth	r2, r3
 802ca42:	68bb      	ldr	r3, [r7, #8]
 802ca44:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 802ca46:	68bb      	ldr	r3, [r7, #8]
 802ca48:	889b      	ldrh	r3, [r3, #4]
 802ca4a:	b21a      	sxth	r2, r3
 802ca4c:	687b      	ldr	r3, [r7, #4]
 802ca4e:	3304      	adds	r3, #4
 802ca50:	781b      	ldrb	r3, [r3, #0]
 802ca52:	b299      	uxth	r1, r3
 802ca54:	687b      	ldr	r3, [r7, #4]
 802ca56:	3305      	adds	r3, #5
 802ca58:	781b      	ldrb	r3, [r3, #0]
 802ca5a:	b29b      	uxth	r3, r3
 802ca5c:	021b      	lsls	r3, r3, #8
 802ca5e:	b29b      	uxth	r3, r3
 802ca60:	430b      	orrs	r3, r1
 802ca62:	b29b      	uxth	r3, r3
 802ca64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 802ca68:	2b00      	cmp	r3, #0
 802ca6a:	d110      	bne.n	802ca8e <USBH_ParseEPDesc+0xbc>
 802ca6c:	687b      	ldr	r3, [r7, #4]
 802ca6e:	3304      	adds	r3, #4
 802ca70:	781b      	ldrb	r3, [r3, #0]
 802ca72:	b299      	uxth	r1, r3
 802ca74:	687b      	ldr	r3, [r7, #4]
 802ca76:	3305      	adds	r3, #5
 802ca78:	781b      	ldrb	r3, [r3, #0]
 802ca7a:	b29b      	uxth	r3, r3
 802ca7c:	021b      	lsls	r3, r3, #8
 802ca7e:	b29b      	uxth	r3, r3
 802ca80:	430b      	orrs	r3, r1
 802ca82:	b29b      	uxth	r3, r3
 802ca84:	b21b      	sxth	r3, r3
 802ca86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 802ca8a:	b21b      	sxth	r3, r3
 802ca8c:	e001      	b.n	802ca92 <USBH_ParseEPDesc+0xc0>
 802ca8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 802ca92:	4313      	orrs	r3, r2
 802ca94:	b21b      	sxth	r3, r3
 802ca96:	b29a      	uxth	r2, r3
 802ca98:	68bb      	ldr	r3, [r7, #8]
 802ca9a:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 802ca9c:	68fb      	ldr	r3, [r7, #12]
 802ca9e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802caa2:	2b00      	cmp	r3, #0
 802caa4:	d116      	bne.n	802cad4 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 802caa6:	68bb      	ldr	r3, [r7, #8]
 802caa8:	78db      	ldrb	r3, [r3, #3]
 802caaa:	f003 0303 	and.w	r3, r3, #3
 802caae:	2b01      	cmp	r3, #1
 802cab0:	d005      	beq.n	802cabe <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 802cab2:	68bb      	ldr	r3, [r7, #8]
 802cab4:	78db      	ldrb	r3, [r3, #3]
 802cab6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 802caba:	2b03      	cmp	r3, #3
 802cabc:	d127      	bne.n	802cb0e <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 802cabe:	68bb      	ldr	r3, [r7, #8]
 802cac0:	799b      	ldrb	r3, [r3, #6]
 802cac2:	2b00      	cmp	r3, #0
 802cac4:	d003      	beq.n	802cace <USBH_ParseEPDesc+0xfc>
 802cac6:	68bb      	ldr	r3, [r7, #8]
 802cac8:	799b      	ldrb	r3, [r3, #6]
 802caca:	2b10      	cmp	r3, #16
 802cacc:	d91f      	bls.n	802cb0e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 802cace:	2303      	movs	r3, #3
 802cad0:	75fb      	strb	r3, [r7, #23]
 802cad2:	e01c      	b.n	802cb0e <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 802cad4:	68bb      	ldr	r3, [r7, #8]
 802cad6:	78db      	ldrb	r3, [r3, #3]
 802cad8:	f003 0303 	and.w	r3, r3, #3
 802cadc:	2b01      	cmp	r3, #1
 802cade:	d10a      	bne.n	802caf6 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 802cae0:	68bb      	ldr	r3, [r7, #8]
 802cae2:	799b      	ldrb	r3, [r3, #6]
 802cae4:	2b00      	cmp	r3, #0
 802cae6:	d003      	beq.n	802caf0 <USBH_ParseEPDesc+0x11e>
 802cae8:	68bb      	ldr	r3, [r7, #8]
 802caea:	799b      	ldrb	r3, [r3, #6]
 802caec:	2b10      	cmp	r3, #16
 802caee:	d90e      	bls.n	802cb0e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 802caf0:	2303      	movs	r3, #3
 802caf2:	75fb      	strb	r3, [r7, #23]
 802caf4:	e00b      	b.n	802cb0e <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 802caf6:	68bb      	ldr	r3, [r7, #8]
 802caf8:	78db      	ldrb	r3, [r3, #3]
 802cafa:	f003 0303 	and.w	r3, r3, #3
 802cafe:	2b03      	cmp	r3, #3
 802cb00:	d105      	bne.n	802cb0e <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 802cb02:	68bb      	ldr	r3, [r7, #8]
 802cb04:	799b      	ldrb	r3, [r3, #6]
 802cb06:	2b00      	cmp	r3, #0
 802cb08:	d101      	bne.n	802cb0e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 802cb0a:	2303      	movs	r3, #3
 802cb0c:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 802cb0e:	7dfb      	ldrb	r3, [r7, #23]
}
 802cb10:	4618      	mov	r0, r3
 802cb12:	371c      	adds	r7, #28
 802cb14:	46bd      	mov	sp, r7
 802cb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cb1a:	4770      	bx	lr

0802cb1c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 802cb1c:	b480      	push	{r7}
 802cb1e:	b087      	sub	sp, #28
 802cb20:	af00      	add	r7, sp, #0
 802cb22:	60f8      	str	r0, [r7, #12]
 802cb24:	60b9      	str	r1, [r7, #8]
 802cb26:	4613      	mov	r3, r2
 802cb28:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 802cb2a:	68fb      	ldr	r3, [r7, #12]
 802cb2c:	3301      	adds	r3, #1
 802cb2e:	781b      	ldrb	r3, [r3, #0]
 802cb30:	2b03      	cmp	r3, #3
 802cb32:	d120      	bne.n	802cb76 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 802cb34:	68fb      	ldr	r3, [r7, #12]
 802cb36:	781b      	ldrb	r3, [r3, #0]
 802cb38:	1e9a      	subs	r2, r3, #2
 802cb3a:	88fb      	ldrh	r3, [r7, #6]
 802cb3c:	4293      	cmp	r3, r2
 802cb3e:	bf28      	it	cs
 802cb40:	4613      	movcs	r3, r2
 802cb42:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 802cb44:	68fb      	ldr	r3, [r7, #12]
 802cb46:	3302      	adds	r3, #2
 802cb48:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 802cb4a:	2300      	movs	r3, #0
 802cb4c:	82fb      	strh	r3, [r7, #22]
 802cb4e:	e00b      	b.n	802cb68 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 802cb50:	8afb      	ldrh	r3, [r7, #22]
 802cb52:	68fa      	ldr	r2, [r7, #12]
 802cb54:	4413      	add	r3, r2
 802cb56:	781a      	ldrb	r2, [r3, #0]
 802cb58:	68bb      	ldr	r3, [r7, #8]
 802cb5a:	701a      	strb	r2, [r3, #0]
      pdest++;
 802cb5c:	68bb      	ldr	r3, [r7, #8]
 802cb5e:	3301      	adds	r3, #1
 802cb60:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 802cb62:	8afb      	ldrh	r3, [r7, #22]
 802cb64:	3302      	adds	r3, #2
 802cb66:	82fb      	strh	r3, [r7, #22]
 802cb68:	8afa      	ldrh	r2, [r7, #22]
 802cb6a:	8abb      	ldrh	r3, [r7, #20]
 802cb6c:	429a      	cmp	r2, r3
 802cb6e:	d3ef      	bcc.n	802cb50 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 802cb70:	68bb      	ldr	r3, [r7, #8]
 802cb72:	2200      	movs	r2, #0
 802cb74:	701a      	strb	r2, [r3, #0]
  }
}
 802cb76:	bf00      	nop
 802cb78:	371c      	adds	r7, #28
 802cb7a:	46bd      	mov	sp, r7
 802cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cb80:	4770      	bx	lr

0802cb82 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 802cb82:	b480      	push	{r7}
 802cb84:	b085      	sub	sp, #20
 802cb86:	af00      	add	r7, sp, #0
 802cb88:	6078      	str	r0, [r7, #4]
 802cb8a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 802cb8c:	683b      	ldr	r3, [r7, #0]
 802cb8e:	881a      	ldrh	r2, [r3, #0]
 802cb90:	687b      	ldr	r3, [r7, #4]
 802cb92:	781b      	ldrb	r3, [r3, #0]
 802cb94:	b29b      	uxth	r3, r3
 802cb96:	4413      	add	r3, r2
 802cb98:	b29a      	uxth	r2, r3
 802cb9a:	683b      	ldr	r3, [r7, #0]
 802cb9c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 802cb9e:	687b      	ldr	r3, [r7, #4]
 802cba0:	781b      	ldrb	r3, [r3, #0]
 802cba2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 802cba4:	687b      	ldr	r3, [r7, #4]
 802cba6:	4413      	add	r3, r2
 802cba8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 802cbaa:	68fb      	ldr	r3, [r7, #12]
}
 802cbac:	4618      	mov	r0, r3
 802cbae:	3714      	adds	r7, #20
 802cbb0:	46bd      	mov	sp, r7
 802cbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cbb6:	4770      	bx	lr

0802cbb8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 802cbb8:	b580      	push	{r7, lr}
 802cbba:	b086      	sub	sp, #24
 802cbbc:	af00      	add	r7, sp, #0
 802cbbe:	60f8      	str	r0, [r7, #12]
 802cbc0:	60b9      	str	r1, [r7, #8]
 802cbc2:	4613      	mov	r3, r2
 802cbc4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 802cbc6:	2301      	movs	r3, #1
 802cbc8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 802cbca:	68fb      	ldr	r3, [r7, #12]
 802cbcc:	789b      	ldrb	r3, [r3, #2]
 802cbce:	2b01      	cmp	r3, #1
 802cbd0:	d002      	beq.n	802cbd8 <USBH_CtlReq+0x20>
 802cbd2:	2b02      	cmp	r3, #2
 802cbd4:	d00f      	beq.n	802cbf6 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 802cbd6:	e027      	b.n	802cc28 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 802cbd8:	68fb      	ldr	r3, [r7, #12]
 802cbda:	68ba      	ldr	r2, [r7, #8]
 802cbdc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 802cbde:	68fb      	ldr	r3, [r7, #12]
 802cbe0:	88fa      	ldrh	r2, [r7, #6]
 802cbe2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 802cbe4:	68fb      	ldr	r3, [r7, #12]
 802cbe6:	2201      	movs	r2, #1
 802cbe8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 802cbea:	68fb      	ldr	r3, [r7, #12]
 802cbec:	2202      	movs	r2, #2
 802cbee:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 802cbf0:	2301      	movs	r3, #1
 802cbf2:	75fb      	strb	r3, [r7, #23]
      break;
 802cbf4:	e018      	b.n	802cc28 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 802cbf6:	68f8      	ldr	r0, [r7, #12]
 802cbf8:	f000 f81c 	bl	802cc34 <USBH_HandleControl>
 802cbfc:	4603      	mov	r3, r0
 802cbfe:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 802cc00:	7dfb      	ldrb	r3, [r7, #23]
 802cc02:	2b00      	cmp	r3, #0
 802cc04:	d002      	beq.n	802cc0c <USBH_CtlReq+0x54>
 802cc06:	7dfb      	ldrb	r3, [r7, #23]
 802cc08:	2b03      	cmp	r3, #3
 802cc0a:	d106      	bne.n	802cc1a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 802cc0c:	68fb      	ldr	r3, [r7, #12]
 802cc0e:	2201      	movs	r2, #1
 802cc10:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 802cc12:	68fb      	ldr	r3, [r7, #12]
 802cc14:	2200      	movs	r2, #0
 802cc16:	761a      	strb	r2, [r3, #24]
      break;
 802cc18:	e005      	b.n	802cc26 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 802cc1a:	7dfb      	ldrb	r3, [r7, #23]
 802cc1c:	2b02      	cmp	r3, #2
 802cc1e:	d102      	bne.n	802cc26 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 802cc20:	68fb      	ldr	r3, [r7, #12]
 802cc22:	2201      	movs	r2, #1
 802cc24:	709a      	strb	r2, [r3, #2]
      break;
 802cc26:	bf00      	nop
  }
  return status;
 802cc28:	7dfb      	ldrb	r3, [r7, #23]
}
 802cc2a:	4618      	mov	r0, r3
 802cc2c:	3718      	adds	r7, #24
 802cc2e:	46bd      	mov	sp, r7
 802cc30:	bd80      	pop	{r7, pc}
	...

0802cc34 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 802cc34:	b580      	push	{r7, lr}
 802cc36:	b086      	sub	sp, #24
 802cc38:	af02      	add	r7, sp, #8
 802cc3a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 802cc3c:	2301      	movs	r3, #1
 802cc3e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 802cc40:	2300      	movs	r3, #0
 802cc42:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 802cc44:	687b      	ldr	r3, [r7, #4]
 802cc46:	7e1b      	ldrb	r3, [r3, #24]
 802cc48:	3b01      	subs	r3, #1
 802cc4a:	2b0a      	cmp	r3, #10
 802cc4c:	f200 8156 	bhi.w	802cefc <USBH_HandleControl+0x2c8>
 802cc50:	a201      	add	r2, pc, #4	; (adr r2, 802cc58 <USBH_HandleControl+0x24>)
 802cc52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802cc56:	bf00      	nop
 802cc58:	0802cc85 	.word	0x0802cc85
 802cc5c:	0802cc9f 	.word	0x0802cc9f
 802cc60:	0802cd09 	.word	0x0802cd09
 802cc64:	0802cd2f 	.word	0x0802cd2f
 802cc68:	0802cd67 	.word	0x0802cd67
 802cc6c:	0802cd91 	.word	0x0802cd91
 802cc70:	0802cde3 	.word	0x0802cde3
 802cc74:	0802ce05 	.word	0x0802ce05
 802cc78:	0802ce41 	.word	0x0802ce41
 802cc7c:	0802ce67 	.word	0x0802ce67
 802cc80:	0802cea5 	.word	0x0802cea5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 802cc84:	687b      	ldr	r3, [r7, #4]
 802cc86:	f103 0110 	add.w	r1, r3, #16
 802cc8a:	687b      	ldr	r3, [r7, #4]
 802cc8c:	795b      	ldrb	r3, [r3, #5]
 802cc8e:	461a      	mov	r2, r3
 802cc90:	6878      	ldr	r0, [r7, #4]
 802cc92:	f000 f943 	bl	802cf1c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 802cc96:	687b      	ldr	r3, [r7, #4]
 802cc98:	2202      	movs	r2, #2
 802cc9a:	761a      	strb	r2, [r3, #24]
      break;
 802cc9c:	e139      	b.n	802cf12 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 802cc9e:	687b      	ldr	r3, [r7, #4]
 802cca0:	795b      	ldrb	r3, [r3, #5]
 802cca2:	4619      	mov	r1, r3
 802cca4:	6878      	ldr	r0, [r7, #4]
 802cca6:	f000 fccb 	bl	802d640 <USBH_LL_GetURBState>
 802ccaa:	4603      	mov	r3, r0
 802ccac:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 802ccae:	7bbb      	ldrb	r3, [r7, #14]
 802ccb0:	2b01      	cmp	r3, #1
 802ccb2:	d11e      	bne.n	802ccf2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 802ccb4:	687b      	ldr	r3, [r7, #4]
 802ccb6:	7c1b      	ldrb	r3, [r3, #16]
 802ccb8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 802ccbc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 802ccbe:	687b      	ldr	r3, [r7, #4]
 802ccc0:	8adb      	ldrh	r3, [r3, #22]
 802ccc2:	2b00      	cmp	r3, #0
 802ccc4:	d00a      	beq.n	802ccdc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 802ccc6:	7b7b      	ldrb	r3, [r7, #13]
 802ccc8:	2b80      	cmp	r3, #128	; 0x80
 802ccca:	d103      	bne.n	802ccd4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 802cccc:	687b      	ldr	r3, [r7, #4]
 802ccce:	2203      	movs	r2, #3
 802ccd0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802ccd2:	e115      	b.n	802cf00 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 802ccd4:	687b      	ldr	r3, [r7, #4]
 802ccd6:	2205      	movs	r2, #5
 802ccd8:	761a      	strb	r2, [r3, #24]
      break;
 802ccda:	e111      	b.n	802cf00 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 802ccdc:	7b7b      	ldrb	r3, [r7, #13]
 802ccde:	2b80      	cmp	r3, #128	; 0x80
 802cce0:	d103      	bne.n	802ccea <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 802cce2:	687b      	ldr	r3, [r7, #4]
 802cce4:	2209      	movs	r2, #9
 802cce6:	761a      	strb	r2, [r3, #24]
      break;
 802cce8:	e10a      	b.n	802cf00 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 802ccea:	687b      	ldr	r3, [r7, #4]
 802ccec:	2207      	movs	r2, #7
 802ccee:	761a      	strb	r2, [r3, #24]
      break;
 802ccf0:	e106      	b.n	802cf00 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 802ccf2:	7bbb      	ldrb	r3, [r7, #14]
 802ccf4:	2b04      	cmp	r3, #4
 802ccf6:	d003      	beq.n	802cd00 <USBH_HandleControl+0xcc>
 802ccf8:	7bbb      	ldrb	r3, [r7, #14]
 802ccfa:	2b02      	cmp	r3, #2
 802ccfc:	f040 8100 	bne.w	802cf00 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 802cd00:	687b      	ldr	r3, [r7, #4]
 802cd02:	220b      	movs	r2, #11
 802cd04:	761a      	strb	r2, [r3, #24]
      break;
 802cd06:	e0fb      	b.n	802cf00 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 802cd08:	687b      	ldr	r3, [r7, #4]
 802cd0a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802cd0e:	b29a      	uxth	r2, r3
 802cd10:	687b      	ldr	r3, [r7, #4]
 802cd12:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 802cd14:	687b      	ldr	r3, [r7, #4]
 802cd16:	6899      	ldr	r1, [r3, #8]
 802cd18:	687b      	ldr	r3, [r7, #4]
 802cd1a:	899a      	ldrh	r2, [r3, #12]
 802cd1c:	687b      	ldr	r3, [r7, #4]
 802cd1e:	791b      	ldrb	r3, [r3, #4]
 802cd20:	6878      	ldr	r0, [r7, #4]
 802cd22:	f000 f93a 	bl	802cf9a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 802cd26:	687b      	ldr	r3, [r7, #4]
 802cd28:	2204      	movs	r2, #4
 802cd2a:	761a      	strb	r2, [r3, #24]
      break;
 802cd2c:	e0f1      	b.n	802cf12 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 802cd2e:	687b      	ldr	r3, [r7, #4]
 802cd30:	791b      	ldrb	r3, [r3, #4]
 802cd32:	4619      	mov	r1, r3
 802cd34:	6878      	ldr	r0, [r7, #4]
 802cd36:	f000 fc83 	bl	802d640 <USBH_LL_GetURBState>
 802cd3a:	4603      	mov	r3, r0
 802cd3c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 802cd3e:	7bbb      	ldrb	r3, [r7, #14]
 802cd40:	2b01      	cmp	r3, #1
 802cd42:	d102      	bne.n	802cd4a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 802cd44:	687b      	ldr	r3, [r7, #4]
 802cd46:	2209      	movs	r2, #9
 802cd48:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 802cd4a:	7bbb      	ldrb	r3, [r7, #14]
 802cd4c:	2b05      	cmp	r3, #5
 802cd4e:	d102      	bne.n	802cd56 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 802cd50:	2303      	movs	r3, #3
 802cd52:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802cd54:	e0d6      	b.n	802cf04 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 802cd56:	7bbb      	ldrb	r3, [r7, #14]
 802cd58:	2b04      	cmp	r3, #4
 802cd5a:	f040 80d3 	bne.w	802cf04 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 802cd5e:	687b      	ldr	r3, [r7, #4]
 802cd60:	220b      	movs	r2, #11
 802cd62:	761a      	strb	r2, [r3, #24]
      break;
 802cd64:	e0ce      	b.n	802cf04 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 802cd66:	687b      	ldr	r3, [r7, #4]
 802cd68:	6899      	ldr	r1, [r3, #8]
 802cd6a:	687b      	ldr	r3, [r7, #4]
 802cd6c:	899a      	ldrh	r2, [r3, #12]
 802cd6e:	687b      	ldr	r3, [r7, #4]
 802cd70:	795b      	ldrb	r3, [r3, #5]
 802cd72:	2001      	movs	r0, #1
 802cd74:	9000      	str	r0, [sp, #0]
 802cd76:	6878      	ldr	r0, [r7, #4]
 802cd78:	f000 f8ea 	bl	802cf50 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 802cd7c:	687b      	ldr	r3, [r7, #4]
 802cd7e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802cd82:	b29a      	uxth	r2, r3
 802cd84:	687b      	ldr	r3, [r7, #4]
 802cd86:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 802cd88:	687b      	ldr	r3, [r7, #4]
 802cd8a:	2206      	movs	r2, #6
 802cd8c:	761a      	strb	r2, [r3, #24]
      break;
 802cd8e:	e0c0      	b.n	802cf12 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 802cd90:	687b      	ldr	r3, [r7, #4]
 802cd92:	795b      	ldrb	r3, [r3, #5]
 802cd94:	4619      	mov	r1, r3
 802cd96:	6878      	ldr	r0, [r7, #4]
 802cd98:	f000 fc52 	bl	802d640 <USBH_LL_GetURBState>
 802cd9c:	4603      	mov	r3, r0
 802cd9e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 802cda0:	7bbb      	ldrb	r3, [r7, #14]
 802cda2:	2b01      	cmp	r3, #1
 802cda4:	d103      	bne.n	802cdae <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 802cda6:	687b      	ldr	r3, [r7, #4]
 802cda8:	2207      	movs	r2, #7
 802cdaa:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802cdac:	e0ac      	b.n	802cf08 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 802cdae:	7bbb      	ldrb	r3, [r7, #14]
 802cdb0:	2b05      	cmp	r3, #5
 802cdb2:	d105      	bne.n	802cdc0 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 802cdb4:	687b      	ldr	r3, [r7, #4]
 802cdb6:	220c      	movs	r2, #12
 802cdb8:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 802cdba:	2303      	movs	r3, #3
 802cdbc:	73fb      	strb	r3, [r7, #15]
      break;
 802cdbe:	e0a3      	b.n	802cf08 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 802cdc0:	7bbb      	ldrb	r3, [r7, #14]
 802cdc2:	2b02      	cmp	r3, #2
 802cdc4:	d103      	bne.n	802cdce <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 802cdc6:	687b      	ldr	r3, [r7, #4]
 802cdc8:	2205      	movs	r2, #5
 802cdca:	761a      	strb	r2, [r3, #24]
      break;
 802cdcc:	e09c      	b.n	802cf08 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 802cdce:	7bbb      	ldrb	r3, [r7, #14]
 802cdd0:	2b04      	cmp	r3, #4
 802cdd2:	f040 8099 	bne.w	802cf08 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 802cdd6:	687b      	ldr	r3, [r7, #4]
 802cdd8:	220b      	movs	r2, #11
 802cdda:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 802cddc:	2302      	movs	r3, #2
 802cdde:	73fb      	strb	r3, [r7, #15]
      break;
 802cde0:	e092      	b.n	802cf08 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 802cde2:	687b      	ldr	r3, [r7, #4]
 802cde4:	791b      	ldrb	r3, [r3, #4]
 802cde6:	2200      	movs	r2, #0
 802cde8:	2100      	movs	r1, #0
 802cdea:	6878      	ldr	r0, [r7, #4]
 802cdec:	f000 f8d5 	bl	802cf9a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 802cdf0:	687b      	ldr	r3, [r7, #4]
 802cdf2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802cdf6:	b29a      	uxth	r2, r3
 802cdf8:	687b      	ldr	r3, [r7, #4]
 802cdfa:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 802cdfc:	687b      	ldr	r3, [r7, #4]
 802cdfe:	2208      	movs	r2, #8
 802ce00:	761a      	strb	r2, [r3, #24]

      break;
 802ce02:	e086      	b.n	802cf12 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 802ce04:	687b      	ldr	r3, [r7, #4]
 802ce06:	791b      	ldrb	r3, [r3, #4]
 802ce08:	4619      	mov	r1, r3
 802ce0a:	6878      	ldr	r0, [r7, #4]
 802ce0c:	f000 fc18 	bl	802d640 <USBH_LL_GetURBState>
 802ce10:	4603      	mov	r3, r0
 802ce12:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 802ce14:	7bbb      	ldrb	r3, [r7, #14]
 802ce16:	2b01      	cmp	r3, #1
 802ce18:	d105      	bne.n	802ce26 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 802ce1a:	687b      	ldr	r3, [r7, #4]
 802ce1c:	220d      	movs	r2, #13
 802ce1e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 802ce20:	2300      	movs	r3, #0
 802ce22:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802ce24:	e072      	b.n	802cf0c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 802ce26:	7bbb      	ldrb	r3, [r7, #14]
 802ce28:	2b04      	cmp	r3, #4
 802ce2a:	d103      	bne.n	802ce34 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 802ce2c:	687b      	ldr	r3, [r7, #4]
 802ce2e:	220b      	movs	r2, #11
 802ce30:	761a      	strb	r2, [r3, #24]
      break;
 802ce32:	e06b      	b.n	802cf0c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 802ce34:	7bbb      	ldrb	r3, [r7, #14]
 802ce36:	2b05      	cmp	r3, #5
 802ce38:	d168      	bne.n	802cf0c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 802ce3a:	2303      	movs	r3, #3
 802ce3c:	73fb      	strb	r3, [r7, #15]
      break;
 802ce3e:	e065      	b.n	802cf0c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 802ce40:	687b      	ldr	r3, [r7, #4]
 802ce42:	795b      	ldrb	r3, [r3, #5]
 802ce44:	2201      	movs	r2, #1
 802ce46:	9200      	str	r2, [sp, #0]
 802ce48:	2200      	movs	r2, #0
 802ce4a:	2100      	movs	r1, #0
 802ce4c:	6878      	ldr	r0, [r7, #4]
 802ce4e:	f000 f87f 	bl	802cf50 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 802ce52:	687b      	ldr	r3, [r7, #4]
 802ce54:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 802ce58:	b29a      	uxth	r2, r3
 802ce5a:	687b      	ldr	r3, [r7, #4]
 802ce5c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 802ce5e:	687b      	ldr	r3, [r7, #4]
 802ce60:	220a      	movs	r2, #10
 802ce62:	761a      	strb	r2, [r3, #24]
      break;
 802ce64:	e055      	b.n	802cf12 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 802ce66:	687b      	ldr	r3, [r7, #4]
 802ce68:	795b      	ldrb	r3, [r3, #5]
 802ce6a:	4619      	mov	r1, r3
 802ce6c:	6878      	ldr	r0, [r7, #4]
 802ce6e:	f000 fbe7 	bl	802d640 <USBH_LL_GetURBState>
 802ce72:	4603      	mov	r3, r0
 802ce74:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 802ce76:	7bbb      	ldrb	r3, [r7, #14]
 802ce78:	2b01      	cmp	r3, #1
 802ce7a:	d105      	bne.n	802ce88 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 802ce7c:	2300      	movs	r3, #0
 802ce7e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 802ce80:	687b      	ldr	r3, [r7, #4]
 802ce82:	220d      	movs	r2, #13
 802ce84:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 802ce86:	e043      	b.n	802cf10 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 802ce88:	7bbb      	ldrb	r3, [r7, #14]
 802ce8a:	2b02      	cmp	r3, #2
 802ce8c:	d103      	bne.n	802ce96 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 802ce8e:	687b      	ldr	r3, [r7, #4]
 802ce90:	2209      	movs	r2, #9
 802ce92:	761a      	strb	r2, [r3, #24]
      break;
 802ce94:	e03c      	b.n	802cf10 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 802ce96:	7bbb      	ldrb	r3, [r7, #14]
 802ce98:	2b04      	cmp	r3, #4
 802ce9a:	d139      	bne.n	802cf10 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 802ce9c:	687b      	ldr	r3, [r7, #4]
 802ce9e:	220b      	movs	r2, #11
 802cea0:	761a      	strb	r2, [r3, #24]
      break;
 802cea2:	e035      	b.n	802cf10 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 802cea4:	687b      	ldr	r3, [r7, #4]
 802cea6:	7e5b      	ldrb	r3, [r3, #25]
 802cea8:	3301      	adds	r3, #1
 802ceaa:	b2da      	uxtb	r2, r3
 802ceac:	687b      	ldr	r3, [r7, #4]
 802ceae:	765a      	strb	r2, [r3, #25]
 802ceb0:	687b      	ldr	r3, [r7, #4]
 802ceb2:	7e5b      	ldrb	r3, [r3, #25]
 802ceb4:	2b02      	cmp	r3, #2
 802ceb6:	d806      	bhi.n	802cec6 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 802ceb8:	687b      	ldr	r3, [r7, #4]
 802ceba:	2201      	movs	r2, #1
 802cebc:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 802cebe:	687b      	ldr	r3, [r7, #4]
 802cec0:	2201      	movs	r2, #1
 802cec2:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 802cec4:	e025      	b.n	802cf12 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 802cec6:	687b      	ldr	r3, [r7, #4]
 802cec8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 802cecc:	2106      	movs	r1, #6
 802cece:	6878      	ldr	r0, [r7, #4]
 802ced0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 802ced2:	687b      	ldr	r3, [r7, #4]
 802ced4:	2200      	movs	r2, #0
 802ced6:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 802ced8:	687b      	ldr	r3, [r7, #4]
 802ceda:	795b      	ldrb	r3, [r3, #5]
 802cedc:	4619      	mov	r1, r3
 802cede:	6878      	ldr	r0, [r7, #4]
 802cee0:	f000 f90c 	bl	802d0fc <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 802cee4:	687b      	ldr	r3, [r7, #4]
 802cee6:	791b      	ldrb	r3, [r3, #4]
 802cee8:	4619      	mov	r1, r3
 802ceea:	6878      	ldr	r0, [r7, #4]
 802ceec:	f000 f906 	bl	802d0fc <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 802cef0:	687b      	ldr	r3, [r7, #4]
 802cef2:	2200      	movs	r2, #0
 802cef4:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 802cef6:	2302      	movs	r3, #2
 802cef8:	73fb      	strb	r3, [r7, #15]
      break;
 802cefa:	e00a      	b.n	802cf12 <USBH_HandleControl+0x2de>

    default:
      break;
 802cefc:	bf00      	nop
 802cefe:	e008      	b.n	802cf12 <USBH_HandleControl+0x2de>
      break;
 802cf00:	bf00      	nop
 802cf02:	e006      	b.n	802cf12 <USBH_HandleControl+0x2de>
      break;
 802cf04:	bf00      	nop
 802cf06:	e004      	b.n	802cf12 <USBH_HandleControl+0x2de>
      break;
 802cf08:	bf00      	nop
 802cf0a:	e002      	b.n	802cf12 <USBH_HandleControl+0x2de>
      break;
 802cf0c:	bf00      	nop
 802cf0e:	e000      	b.n	802cf12 <USBH_HandleControl+0x2de>
      break;
 802cf10:	bf00      	nop
  }

  return status;
 802cf12:	7bfb      	ldrb	r3, [r7, #15]
}
 802cf14:	4618      	mov	r0, r3
 802cf16:	3710      	adds	r7, #16
 802cf18:	46bd      	mov	sp, r7
 802cf1a:	bd80      	pop	{r7, pc}

0802cf1c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 802cf1c:	b580      	push	{r7, lr}
 802cf1e:	b088      	sub	sp, #32
 802cf20:	af04      	add	r7, sp, #16
 802cf22:	60f8      	str	r0, [r7, #12]
 802cf24:	60b9      	str	r1, [r7, #8]
 802cf26:	4613      	mov	r3, r2
 802cf28:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802cf2a:	79f9      	ldrb	r1, [r7, #7]
 802cf2c:	2300      	movs	r3, #0
 802cf2e:	9303      	str	r3, [sp, #12]
 802cf30:	2308      	movs	r3, #8
 802cf32:	9302      	str	r3, [sp, #8]
 802cf34:	68bb      	ldr	r3, [r7, #8]
 802cf36:	9301      	str	r3, [sp, #4]
 802cf38:	2300      	movs	r3, #0
 802cf3a:	9300      	str	r3, [sp, #0]
 802cf3c:	2300      	movs	r3, #0
 802cf3e:	2200      	movs	r2, #0
 802cf40:	68f8      	ldr	r0, [r7, #12]
 802cf42:	f000 fb4c 	bl	802d5de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 802cf46:	2300      	movs	r3, #0
}
 802cf48:	4618      	mov	r0, r3
 802cf4a:	3710      	adds	r7, #16
 802cf4c:	46bd      	mov	sp, r7
 802cf4e:	bd80      	pop	{r7, pc}

0802cf50 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 802cf50:	b580      	push	{r7, lr}
 802cf52:	b088      	sub	sp, #32
 802cf54:	af04      	add	r7, sp, #16
 802cf56:	60f8      	str	r0, [r7, #12]
 802cf58:	60b9      	str	r1, [r7, #8]
 802cf5a:	4611      	mov	r1, r2
 802cf5c:	461a      	mov	r2, r3
 802cf5e:	460b      	mov	r3, r1
 802cf60:	80fb      	strh	r3, [r7, #6]
 802cf62:	4613      	mov	r3, r2
 802cf64:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 802cf66:	68fb      	ldr	r3, [r7, #12]
 802cf68:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802cf6c:	2b00      	cmp	r3, #0
 802cf6e:	d001      	beq.n	802cf74 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 802cf70:	2300      	movs	r3, #0
 802cf72:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802cf74:	7979      	ldrb	r1, [r7, #5]
 802cf76:	7e3b      	ldrb	r3, [r7, #24]
 802cf78:	9303      	str	r3, [sp, #12]
 802cf7a:	88fb      	ldrh	r3, [r7, #6]
 802cf7c:	9302      	str	r3, [sp, #8]
 802cf7e:	68bb      	ldr	r3, [r7, #8]
 802cf80:	9301      	str	r3, [sp, #4]
 802cf82:	2301      	movs	r3, #1
 802cf84:	9300      	str	r3, [sp, #0]
 802cf86:	2300      	movs	r3, #0
 802cf88:	2200      	movs	r2, #0
 802cf8a:	68f8      	ldr	r0, [r7, #12]
 802cf8c:	f000 fb27 	bl	802d5de <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 802cf90:	2300      	movs	r3, #0
}
 802cf92:	4618      	mov	r0, r3
 802cf94:	3710      	adds	r7, #16
 802cf96:	46bd      	mov	sp, r7
 802cf98:	bd80      	pop	{r7, pc}

0802cf9a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 802cf9a:	b580      	push	{r7, lr}
 802cf9c:	b088      	sub	sp, #32
 802cf9e:	af04      	add	r7, sp, #16
 802cfa0:	60f8      	str	r0, [r7, #12]
 802cfa2:	60b9      	str	r1, [r7, #8]
 802cfa4:	4611      	mov	r1, r2
 802cfa6:	461a      	mov	r2, r3
 802cfa8:	460b      	mov	r3, r1
 802cfaa:	80fb      	strh	r3, [r7, #6]
 802cfac:	4613      	mov	r3, r2
 802cfae:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802cfb0:	7979      	ldrb	r1, [r7, #5]
 802cfb2:	2300      	movs	r3, #0
 802cfb4:	9303      	str	r3, [sp, #12]
 802cfb6:	88fb      	ldrh	r3, [r7, #6]
 802cfb8:	9302      	str	r3, [sp, #8]
 802cfba:	68bb      	ldr	r3, [r7, #8]
 802cfbc:	9301      	str	r3, [sp, #4]
 802cfbe:	2301      	movs	r3, #1
 802cfc0:	9300      	str	r3, [sp, #0]
 802cfc2:	2300      	movs	r3, #0
 802cfc4:	2201      	movs	r2, #1
 802cfc6:	68f8      	ldr	r0, [r7, #12]
 802cfc8:	f000 fb09 	bl	802d5de <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 802cfcc:	2300      	movs	r3, #0

}
 802cfce:	4618      	mov	r0, r3
 802cfd0:	3710      	adds	r7, #16
 802cfd2:	46bd      	mov	sp, r7
 802cfd4:	bd80      	pop	{r7, pc}

0802cfd6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 802cfd6:	b580      	push	{r7, lr}
 802cfd8:	b088      	sub	sp, #32
 802cfda:	af04      	add	r7, sp, #16
 802cfdc:	60f8      	str	r0, [r7, #12]
 802cfde:	60b9      	str	r1, [r7, #8]
 802cfe0:	4611      	mov	r1, r2
 802cfe2:	461a      	mov	r2, r3
 802cfe4:	460b      	mov	r3, r1
 802cfe6:	80fb      	strh	r3, [r7, #6]
 802cfe8:	4613      	mov	r3, r2
 802cfea:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 802cfec:	68fb      	ldr	r3, [r7, #12]
 802cfee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 802cff2:	2b00      	cmp	r3, #0
 802cff4:	d001      	beq.n	802cffa <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 802cff6:	2300      	movs	r3, #0
 802cff8:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802cffa:	7979      	ldrb	r1, [r7, #5]
 802cffc:	7e3b      	ldrb	r3, [r7, #24]
 802cffe:	9303      	str	r3, [sp, #12]
 802d000:	88fb      	ldrh	r3, [r7, #6]
 802d002:	9302      	str	r3, [sp, #8]
 802d004:	68bb      	ldr	r3, [r7, #8]
 802d006:	9301      	str	r3, [sp, #4]
 802d008:	2301      	movs	r3, #1
 802d00a:	9300      	str	r3, [sp, #0]
 802d00c:	2302      	movs	r3, #2
 802d00e:	2200      	movs	r2, #0
 802d010:	68f8      	ldr	r0, [r7, #12]
 802d012:	f000 fae4 	bl	802d5de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 802d016:	2300      	movs	r3, #0
}
 802d018:	4618      	mov	r0, r3
 802d01a:	3710      	adds	r7, #16
 802d01c:	46bd      	mov	sp, r7
 802d01e:	bd80      	pop	{r7, pc}

0802d020 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 802d020:	b580      	push	{r7, lr}
 802d022:	b088      	sub	sp, #32
 802d024:	af04      	add	r7, sp, #16
 802d026:	60f8      	str	r0, [r7, #12]
 802d028:	60b9      	str	r1, [r7, #8]
 802d02a:	4611      	mov	r1, r2
 802d02c:	461a      	mov	r2, r3
 802d02e:	460b      	mov	r3, r1
 802d030:	80fb      	strh	r3, [r7, #6]
 802d032:	4613      	mov	r3, r2
 802d034:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 802d036:	7979      	ldrb	r1, [r7, #5]
 802d038:	2300      	movs	r3, #0
 802d03a:	9303      	str	r3, [sp, #12]
 802d03c:	88fb      	ldrh	r3, [r7, #6]
 802d03e:	9302      	str	r3, [sp, #8]
 802d040:	68bb      	ldr	r3, [r7, #8]
 802d042:	9301      	str	r3, [sp, #4]
 802d044:	2301      	movs	r3, #1
 802d046:	9300      	str	r3, [sp, #0]
 802d048:	2302      	movs	r3, #2
 802d04a:	2201      	movs	r2, #1
 802d04c:	68f8      	ldr	r0, [r7, #12]
 802d04e:	f000 fac6 	bl	802d5de <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 802d052:	2300      	movs	r3, #0
}
 802d054:	4618      	mov	r0, r3
 802d056:	3710      	adds	r7, #16
 802d058:	46bd      	mov	sp, r7
 802d05a:	bd80      	pop	{r7, pc}

0802d05c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 802d05c:	b580      	push	{r7, lr}
 802d05e:	b086      	sub	sp, #24
 802d060:	af04      	add	r7, sp, #16
 802d062:	6078      	str	r0, [r7, #4]
 802d064:	4608      	mov	r0, r1
 802d066:	4611      	mov	r1, r2
 802d068:	461a      	mov	r2, r3
 802d06a:	4603      	mov	r3, r0
 802d06c:	70fb      	strb	r3, [r7, #3]
 802d06e:	460b      	mov	r3, r1
 802d070:	70bb      	strb	r3, [r7, #2]
 802d072:	4613      	mov	r3, r2
 802d074:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 802d076:	7878      	ldrb	r0, [r7, #1]
 802d078:	78ba      	ldrb	r2, [r7, #2]
 802d07a:	78f9      	ldrb	r1, [r7, #3]
 802d07c:	8b3b      	ldrh	r3, [r7, #24]
 802d07e:	9302      	str	r3, [sp, #8]
 802d080:	7d3b      	ldrb	r3, [r7, #20]
 802d082:	9301      	str	r3, [sp, #4]
 802d084:	7c3b      	ldrb	r3, [r7, #16]
 802d086:	9300      	str	r3, [sp, #0]
 802d088:	4603      	mov	r3, r0
 802d08a:	6878      	ldr	r0, [r7, #4]
 802d08c:	f000 fa59 	bl	802d542 <USBH_LL_OpenPipe>

  return USBH_OK;
 802d090:	2300      	movs	r3, #0
}
 802d092:	4618      	mov	r0, r3
 802d094:	3708      	adds	r7, #8
 802d096:	46bd      	mov	sp, r7
 802d098:	bd80      	pop	{r7, pc}

0802d09a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 802d09a:	b580      	push	{r7, lr}
 802d09c:	b082      	sub	sp, #8
 802d09e:	af00      	add	r7, sp, #0
 802d0a0:	6078      	str	r0, [r7, #4]
 802d0a2:	460b      	mov	r3, r1
 802d0a4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 802d0a6:	78fb      	ldrb	r3, [r7, #3]
 802d0a8:	4619      	mov	r1, r3
 802d0aa:	6878      	ldr	r0, [r7, #4]
 802d0ac:	f000 fa78 	bl	802d5a0 <USBH_LL_ClosePipe>

  return USBH_OK;
 802d0b0:	2300      	movs	r3, #0
}
 802d0b2:	4618      	mov	r0, r3
 802d0b4:	3708      	adds	r7, #8
 802d0b6:	46bd      	mov	sp, r7
 802d0b8:	bd80      	pop	{r7, pc}

0802d0ba <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 802d0ba:	b580      	push	{r7, lr}
 802d0bc:	b084      	sub	sp, #16
 802d0be:	af00      	add	r7, sp, #0
 802d0c0:	6078      	str	r0, [r7, #4]
 802d0c2:	460b      	mov	r3, r1
 802d0c4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 802d0c6:	6878      	ldr	r0, [r7, #4]
 802d0c8:	f000 f836 	bl	802d138 <USBH_GetFreePipe>
 802d0cc:	4603      	mov	r3, r0
 802d0ce:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 802d0d0:	89fb      	ldrh	r3, [r7, #14]
 802d0d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802d0d6:	4293      	cmp	r3, r2
 802d0d8:	d00a      	beq.n	802d0f0 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 802d0da:	78fa      	ldrb	r2, [r7, #3]
 802d0dc:	89fb      	ldrh	r3, [r7, #14]
 802d0de:	f003 030f 	and.w	r3, r3, #15
 802d0e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 802d0e6:	6879      	ldr	r1, [r7, #4]
 802d0e8:	33e0      	adds	r3, #224	; 0xe0
 802d0ea:	009b      	lsls	r3, r3, #2
 802d0ec:	440b      	add	r3, r1
 802d0ee:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 802d0f0:	89fb      	ldrh	r3, [r7, #14]
 802d0f2:	b2db      	uxtb	r3, r3
}
 802d0f4:	4618      	mov	r0, r3
 802d0f6:	3710      	adds	r7, #16
 802d0f8:	46bd      	mov	sp, r7
 802d0fa:	bd80      	pop	{r7, pc}

0802d0fc <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 802d0fc:	b480      	push	{r7}
 802d0fe:	b083      	sub	sp, #12
 802d100:	af00      	add	r7, sp, #0
 802d102:	6078      	str	r0, [r7, #4]
 802d104:	460b      	mov	r3, r1
 802d106:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 802d108:	78fb      	ldrb	r3, [r7, #3]
 802d10a:	2b0f      	cmp	r3, #15
 802d10c:	d80d      	bhi.n	802d12a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 802d10e:	78fb      	ldrb	r3, [r7, #3]
 802d110:	687a      	ldr	r2, [r7, #4]
 802d112:	33e0      	adds	r3, #224	; 0xe0
 802d114:	009b      	lsls	r3, r3, #2
 802d116:	4413      	add	r3, r2
 802d118:	685a      	ldr	r2, [r3, #4]
 802d11a:	78fb      	ldrb	r3, [r7, #3]
 802d11c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 802d120:	6879      	ldr	r1, [r7, #4]
 802d122:	33e0      	adds	r3, #224	; 0xe0
 802d124:	009b      	lsls	r3, r3, #2
 802d126:	440b      	add	r3, r1
 802d128:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 802d12a:	2300      	movs	r3, #0
}
 802d12c:	4618      	mov	r0, r3
 802d12e:	370c      	adds	r7, #12
 802d130:	46bd      	mov	sp, r7
 802d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d136:	4770      	bx	lr

0802d138 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 802d138:	b480      	push	{r7}
 802d13a:	b085      	sub	sp, #20
 802d13c:	af00      	add	r7, sp, #0
 802d13e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 802d140:	2300      	movs	r3, #0
 802d142:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 802d144:	2300      	movs	r3, #0
 802d146:	73fb      	strb	r3, [r7, #15]
 802d148:	e00f      	b.n	802d16a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 802d14a:	7bfb      	ldrb	r3, [r7, #15]
 802d14c:	687a      	ldr	r2, [r7, #4]
 802d14e:	33e0      	adds	r3, #224	; 0xe0
 802d150:	009b      	lsls	r3, r3, #2
 802d152:	4413      	add	r3, r2
 802d154:	685b      	ldr	r3, [r3, #4]
 802d156:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802d15a:	2b00      	cmp	r3, #0
 802d15c:	d102      	bne.n	802d164 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 802d15e:	7bfb      	ldrb	r3, [r7, #15]
 802d160:	b29b      	uxth	r3, r3
 802d162:	e007      	b.n	802d174 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 802d164:	7bfb      	ldrb	r3, [r7, #15]
 802d166:	3301      	adds	r3, #1
 802d168:	73fb      	strb	r3, [r7, #15]
 802d16a:	7bfb      	ldrb	r3, [r7, #15]
 802d16c:	2b0f      	cmp	r3, #15
 802d16e:	d9ec      	bls.n	802d14a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 802d170:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 802d174:	4618      	mov	r0, r3
 802d176:	3714      	adds	r7, #20
 802d178:	46bd      	mov	sp, r7
 802d17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d17e:	4770      	bx	lr

0802d180 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 802d180:	b580      	push	{r7, lr}
 802d182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 802d184:	2200      	movs	r2, #0
 802d186:	490e      	ldr	r1, [pc, #56]	; (802d1c0 <MX_USB_HOST_Init+0x40>)
 802d188:	480e      	ldr	r0, [pc, #56]	; (802d1c4 <MX_USB_HOST_Init+0x44>)
 802d18a:	f7fe fba7 	bl	802b8dc <USBH_Init>
 802d18e:	4603      	mov	r3, r0
 802d190:	2b00      	cmp	r3, #0
 802d192:	d001      	beq.n	802d198 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 802d194:	f7f3 fe74 	bl	8020e80 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 802d198:	490b      	ldr	r1, [pc, #44]	; (802d1c8 <MX_USB_HOST_Init+0x48>)
 802d19a:	480a      	ldr	r0, [pc, #40]	; (802d1c4 <MX_USB_HOST_Init+0x44>)
 802d19c:	f7fe fc2c 	bl	802b9f8 <USBH_RegisterClass>
 802d1a0:	4603      	mov	r3, r0
 802d1a2:	2b00      	cmp	r3, #0
 802d1a4:	d001      	beq.n	802d1aa <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 802d1a6:	f7f3 fe6b 	bl	8020e80 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 802d1aa:	4806      	ldr	r0, [pc, #24]	; (802d1c4 <MX_USB_HOST_Init+0x44>)
 802d1ac:	f7fe fcb0 	bl	802bb10 <USBH_Start>
 802d1b0:	4603      	mov	r3, r0
 802d1b2:	2b00      	cmp	r3, #0
 802d1b4:	d001      	beq.n	802d1ba <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 802d1b6:	f7f3 fe63 	bl	8020e80 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 802d1ba:	bf00      	nop
 802d1bc:	bd80      	pop	{r7, pc}
 802d1be:	bf00      	nop
 802d1c0:	0802d1e1 	.word	0x0802d1e1
 802d1c4:	20000af0 	.word	0x20000af0
 802d1c8:	2000005c 	.word	0x2000005c

0802d1cc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 802d1cc:	b580      	push	{r7, lr}
 802d1ce:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 802d1d0:	4802      	ldr	r0, [pc, #8]	; (802d1dc <MX_USB_HOST_Process+0x10>)
 802d1d2:	f7fe fcad 	bl	802bb30 <USBH_Process>
}
 802d1d6:	bf00      	nop
 802d1d8:	bd80      	pop	{r7, pc}
 802d1da:	bf00      	nop
 802d1dc:	20000af0 	.word	0x20000af0

0802d1e0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 802d1e0:	b480      	push	{r7}
 802d1e2:	b083      	sub	sp, #12
 802d1e4:	af00      	add	r7, sp, #0
 802d1e6:	6078      	str	r0, [r7, #4]
 802d1e8:	460b      	mov	r3, r1
 802d1ea:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 802d1ec:	78fb      	ldrb	r3, [r7, #3]
 802d1ee:	3b01      	subs	r3, #1
 802d1f0:	2b04      	cmp	r3, #4
 802d1f2:	d819      	bhi.n	802d228 <USBH_UserProcess+0x48>
 802d1f4:	a201      	add	r2, pc, #4	; (adr r2, 802d1fc <USBH_UserProcess+0x1c>)
 802d1f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802d1fa:	bf00      	nop
 802d1fc:	0802d229 	.word	0x0802d229
 802d200:	0802d219 	.word	0x0802d219
 802d204:	0802d229 	.word	0x0802d229
 802d208:	0802d221 	.word	0x0802d221
 802d20c:	0802d211 	.word	0x0802d211
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 802d210:	4b09      	ldr	r3, [pc, #36]	; (802d238 <USBH_UserProcess+0x58>)
 802d212:	2203      	movs	r2, #3
 802d214:	701a      	strb	r2, [r3, #0]
  break;
 802d216:	e008      	b.n	802d22a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 802d218:	4b07      	ldr	r3, [pc, #28]	; (802d238 <USBH_UserProcess+0x58>)
 802d21a:	2202      	movs	r2, #2
 802d21c:	701a      	strb	r2, [r3, #0]
  break;
 802d21e:	e004      	b.n	802d22a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 802d220:	4b05      	ldr	r3, [pc, #20]	; (802d238 <USBH_UserProcess+0x58>)
 802d222:	2201      	movs	r2, #1
 802d224:	701a      	strb	r2, [r3, #0]
  break;
 802d226:	e000      	b.n	802d22a <USBH_UserProcess+0x4a>

  default:
  break;
 802d228:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 802d22a:	bf00      	nop
 802d22c:	370c      	adds	r7, #12
 802d22e:	46bd      	mov	sp, r7
 802d230:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d234:	4770      	bx	lr
 802d236:	bf00      	nop
 802d238:	20000ec8 	.word	0x20000ec8

0802d23c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 802d23c:	b580      	push	{r7, lr}
 802d23e:	b08a      	sub	sp, #40	; 0x28
 802d240:	af00      	add	r7, sp, #0
 802d242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802d244:	f107 0314 	add.w	r3, r7, #20
 802d248:	2200      	movs	r2, #0
 802d24a:	601a      	str	r2, [r3, #0]
 802d24c:	605a      	str	r2, [r3, #4]
 802d24e:	609a      	str	r2, [r3, #8]
 802d250:	60da      	str	r2, [r3, #12]
 802d252:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 802d254:	687b      	ldr	r3, [r7, #4]
 802d256:	681b      	ldr	r3, [r3, #0]
 802d258:	4a24      	ldr	r2, [pc, #144]	; (802d2ec <HAL_HCD_MspInit+0xb0>)
 802d25a:	4293      	cmp	r3, r2
 802d25c:	d141      	bne.n	802d2e2 <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 802d25e:	2300      	movs	r3, #0
 802d260:	613b      	str	r3, [r7, #16]
 802d262:	4b23      	ldr	r3, [pc, #140]	; (802d2f0 <HAL_HCD_MspInit+0xb4>)
 802d264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802d266:	4a22      	ldr	r2, [pc, #136]	; (802d2f0 <HAL_HCD_MspInit+0xb4>)
 802d268:	f043 0302 	orr.w	r3, r3, #2
 802d26c:	6313      	str	r3, [r2, #48]	; 0x30
 802d26e:	4b20      	ldr	r3, [pc, #128]	; (802d2f0 <HAL_HCD_MspInit+0xb4>)
 802d270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802d272:	f003 0302 	and.w	r3, r3, #2
 802d276:	613b      	str	r3, [r7, #16]
 802d278:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 802d27a:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 802d27e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802d280:	2302      	movs	r3, #2
 802d282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802d284:	2300      	movs	r3, #0
 802d286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802d288:	2300      	movs	r3, #0
 802d28a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 802d28c:	230c      	movs	r3, #12
 802d28e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802d290:	f107 0314 	add.w	r3, r7, #20
 802d294:	4619      	mov	r1, r3
 802d296:	4817      	ldr	r0, [pc, #92]	; (802d2f4 <HAL_HCD_MspInit+0xb8>)
 802d298:	f7f6 ffcc 	bl	8024234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 802d29c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 802d2a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802d2a2:	2300      	movs	r3, #0
 802d2a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802d2a6:	2300      	movs	r3, #0
 802d2a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 802d2aa:	f107 0314 	add.w	r3, r7, #20
 802d2ae:	4619      	mov	r1, r3
 802d2b0:	4810      	ldr	r0, [pc, #64]	; (802d2f4 <HAL_HCD_MspInit+0xb8>)
 802d2b2:	f7f6 ffbf 	bl	8024234 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 802d2b6:	2300      	movs	r3, #0
 802d2b8:	60fb      	str	r3, [r7, #12]
 802d2ba:	4b0d      	ldr	r3, [pc, #52]	; (802d2f0 <HAL_HCD_MspInit+0xb4>)
 802d2bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802d2be:	4a0c      	ldr	r2, [pc, #48]	; (802d2f0 <HAL_HCD_MspInit+0xb4>)
 802d2c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802d2c4:	6313      	str	r3, [r2, #48]	; 0x30
 802d2c6:	4b0a      	ldr	r3, [pc, #40]	; (802d2f0 <HAL_HCD_MspInit+0xb4>)
 802d2c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802d2ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 802d2ce:	60fb      	str	r3, [r7, #12]
 802d2d0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 802d2d2:	2200      	movs	r2, #0
 802d2d4:	2100      	movs	r1, #0
 802d2d6:	204d      	movs	r0, #77	; 0x4d
 802d2d8:	f7f6 f97a 	bl	80235d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 802d2dc:	204d      	movs	r0, #77	; 0x4d
 802d2de:	f7f6 f993 	bl	8023608 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 802d2e2:	bf00      	nop
 802d2e4:	3728      	adds	r7, #40	; 0x28
 802d2e6:	46bd      	mov	sp, r7
 802d2e8:	bd80      	pop	{r7, pc}
 802d2ea:	bf00      	nop
 802d2ec:	40040000 	.word	0x40040000
 802d2f0:	40023800 	.word	0x40023800
 802d2f4:	40020400 	.word	0x40020400

0802d2f8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 802d2f8:	b580      	push	{r7, lr}
 802d2fa:	b082      	sub	sp, #8
 802d2fc:	af00      	add	r7, sp, #0
 802d2fe:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 802d300:	687b      	ldr	r3, [r7, #4]
 802d302:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802d306:	4618      	mov	r0, r3
 802d308:	f7fe fff1 	bl	802c2ee <USBH_LL_IncTimer>
}
 802d30c:	bf00      	nop
 802d30e:	3708      	adds	r7, #8
 802d310:	46bd      	mov	sp, r7
 802d312:	bd80      	pop	{r7, pc}

0802d314 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 802d314:	b580      	push	{r7, lr}
 802d316:	b082      	sub	sp, #8
 802d318:	af00      	add	r7, sp, #0
 802d31a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 802d31c:	687b      	ldr	r3, [r7, #4]
 802d31e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802d322:	4618      	mov	r0, r3
 802d324:	f7ff f829 	bl	802c37a <USBH_LL_Connect>
}
 802d328:	bf00      	nop
 802d32a:	3708      	adds	r7, #8
 802d32c:	46bd      	mov	sp, r7
 802d32e:	bd80      	pop	{r7, pc}

0802d330 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 802d330:	b580      	push	{r7, lr}
 802d332:	b082      	sub	sp, #8
 802d334:	af00      	add	r7, sp, #0
 802d336:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 802d338:	687b      	ldr	r3, [r7, #4]
 802d33a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802d33e:	4618      	mov	r0, r3
 802d340:	f7ff f832 	bl	802c3a8 <USBH_LL_Disconnect>
}
 802d344:	bf00      	nop
 802d346:	3708      	adds	r7, #8
 802d348:	46bd      	mov	sp, r7
 802d34a:	bd80      	pop	{r7, pc}

0802d34c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 802d34c:	b480      	push	{r7}
 802d34e:	b083      	sub	sp, #12
 802d350:	af00      	add	r7, sp, #0
 802d352:	6078      	str	r0, [r7, #4]
 802d354:	460b      	mov	r3, r1
 802d356:	70fb      	strb	r3, [r7, #3]
 802d358:	4613      	mov	r3, r2
 802d35a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 802d35c:	bf00      	nop
 802d35e:	370c      	adds	r7, #12
 802d360:	46bd      	mov	sp, r7
 802d362:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d366:	4770      	bx	lr

0802d368 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 802d368:	b580      	push	{r7, lr}
 802d36a:	b082      	sub	sp, #8
 802d36c:	af00      	add	r7, sp, #0
 802d36e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 802d370:	687b      	ldr	r3, [r7, #4]
 802d372:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802d376:	4618      	mov	r0, r3
 802d378:	f7fe ffe3 	bl	802c342 <USBH_LL_PortEnabled>
}
 802d37c:	bf00      	nop
 802d37e:	3708      	adds	r7, #8
 802d380:	46bd      	mov	sp, r7
 802d382:	bd80      	pop	{r7, pc}

0802d384 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 802d384:	b580      	push	{r7, lr}
 802d386:	b082      	sub	sp, #8
 802d388:	af00      	add	r7, sp, #0
 802d38a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 802d38c:	687b      	ldr	r3, [r7, #4]
 802d38e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 802d392:	4618      	mov	r0, r3
 802d394:	f7fe ffe3 	bl	802c35e <USBH_LL_PortDisabled>
}
 802d398:	bf00      	nop
 802d39a:	3708      	adds	r7, #8
 802d39c:	46bd      	mov	sp, r7
 802d39e:	bd80      	pop	{r7, pc}

0802d3a0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 802d3a0:	b580      	push	{r7, lr}
 802d3a2:	b082      	sub	sp, #8
 802d3a4:	af00      	add	r7, sp, #0
 802d3a6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 802d3a8:	687b      	ldr	r3, [r7, #4]
 802d3aa:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 802d3ae:	2b00      	cmp	r3, #0
 802d3b0:	d132      	bne.n	802d418 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 802d3b2:	4a1c      	ldr	r2, [pc, #112]	; (802d424 <USBH_LL_Init+0x84>)
 802d3b4:	687b      	ldr	r3, [r7, #4]
 802d3b6:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_HS;
 802d3ba:	687b      	ldr	r3, [r7, #4]
 802d3bc:	4a19      	ldr	r2, [pc, #100]	; (802d424 <USBH_LL_Init+0x84>)
 802d3be:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 802d3c2:	4b18      	ldr	r3, [pc, #96]	; (802d424 <USBH_LL_Init+0x84>)
 802d3c4:	4a18      	ldr	r2, [pc, #96]	; (802d428 <USBH_LL_Init+0x88>)
 802d3c6:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 802d3c8:	4b16      	ldr	r3, [pc, #88]	; (802d424 <USBH_LL_Init+0x84>)
 802d3ca:	220c      	movs	r2, #12
 802d3cc:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 802d3ce:	4b15      	ldr	r3, [pc, #84]	; (802d424 <USBH_LL_Init+0x84>)
 802d3d0:	2201      	movs	r2, #1
 802d3d2:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 802d3d4:	4b13      	ldr	r3, [pc, #76]	; (802d424 <USBH_LL_Init+0x84>)
 802d3d6:	2200      	movs	r2, #0
 802d3d8:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 802d3da:	4b12      	ldr	r3, [pc, #72]	; (802d424 <USBH_LL_Init+0x84>)
 802d3dc:	2202      	movs	r2, #2
 802d3de:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 802d3e0:	4b10      	ldr	r3, [pc, #64]	; (802d424 <USBH_LL_Init+0x84>)
 802d3e2:	2200      	movs	r2, #0
 802d3e4:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 802d3e6:	4b0f      	ldr	r3, [pc, #60]	; (802d424 <USBH_LL_Init+0x84>)
 802d3e8:	2200      	movs	r2, #0
 802d3ea:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 802d3ec:	4b0d      	ldr	r3, [pc, #52]	; (802d424 <USBH_LL_Init+0x84>)
 802d3ee:	2200      	movs	r2, #0
 802d3f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 802d3f2:	4b0c      	ldr	r3, [pc, #48]	; (802d424 <USBH_LL_Init+0x84>)
 802d3f4:	2200      	movs	r2, #0
 802d3f6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 802d3f8:	480a      	ldr	r0, [pc, #40]	; (802d424 <USBH_LL_Init+0x84>)
 802d3fa:	f7f7 fa05 	bl	8024808 <HAL_HCD_Init>
 802d3fe:	4603      	mov	r3, r0
 802d400:	2b00      	cmp	r3, #0
 802d402:	d001      	beq.n	802d408 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 802d404:	f7f3 fd3c 	bl	8020e80 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 802d408:	4806      	ldr	r0, [pc, #24]	; (802d424 <USBH_LL_Init+0x84>)
 802d40a:	f7f7 fde8 	bl	8024fde <HAL_HCD_GetCurrentFrame>
 802d40e:	4603      	mov	r3, r0
 802d410:	4619      	mov	r1, r3
 802d412:	6878      	ldr	r0, [r7, #4]
 802d414:	f7fe ff5c 	bl	802c2d0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 802d418:	2300      	movs	r3, #0
}
 802d41a:	4618      	mov	r0, r3
 802d41c:	3708      	adds	r7, #8
 802d41e:	46bd      	mov	sp, r7
 802d420:	bd80      	pop	{r7, pc}
 802d422:	bf00      	nop
 802d424:	20000ecc 	.word	0x20000ecc
 802d428:	40040000 	.word	0x40040000

0802d42c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 802d42c:	b580      	push	{r7, lr}
 802d42e:	b084      	sub	sp, #16
 802d430:	af00      	add	r7, sp, #0
 802d432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802d434:	2300      	movs	r3, #0
 802d436:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802d438:	2300      	movs	r3, #0
 802d43a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 802d43c:	687b      	ldr	r3, [r7, #4]
 802d43e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802d442:	4618      	mov	r0, r3
 802d444:	f7f7 fd55 	bl	8024ef2 <HAL_HCD_Start>
 802d448:	4603      	mov	r3, r0
 802d44a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 802d44c:	7bfb      	ldrb	r3, [r7, #15]
 802d44e:	4618      	mov	r0, r3
 802d450:	f000 f95c 	bl	802d70c <USBH_Get_USB_Status>
 802d454:	4603      	mov	r3, r0
 802d456:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802d458:	7bbb      	ldrb	r3, [r7, #14]
}
 802d45a:	4618      	mov	r0, r3
 802d45c:	3710      	adds	r7, #16
 802d45e:	46bd      	mov	sp, r7
 802d460:	bd80      	pop	{r7, pc}

0802d462 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 802d462:	b580      	push	{r7, lr}
 802d464:	b084      	sub	sp, #16
 802d466:	af00      	add	r7, sp, #0
 802d468:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802d46a:	2300      	movs	r3, #0
 802d46c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802d46e:	2300      	movs	r3, #0
 802d470:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 802d472:	687b      	ldr	r3, [r7, #4]
 802d474:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802d478:	4618      	mov	r0, r3
 802d47a:	f7f7 fd5d 	bl	8024f38 <HAL_HCD_Stop>
 802d47e:	4603      	mov	r3, r0
 802d480:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 802d482:	7bfb      	ldrb	r3, [r7, #15]
 802d484:	4618      	mov	r0, r3
 802d486:	f000 f941 	bl	802d70c <USBH_Get_USB_Status>
 802d48a:	4603      	mov	r3, r0
 802d48c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802d48e:	7bbb      	ldrb	r3, [r7, #14]
}
 802d490:	4618      	mov	r0, r3
 802d492:	3710      	adds	r7, #16
 802d494:	46bd      	mov	sp, r7
 802d496:	bd80      	pop	{r7, pc}

0802d498 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 802d498:	b580      	push	{r7, lr}
 802d49a:	b084      	sub	sp, #16
 802d49c:	af00      	add	r7, sp, #0
 802d49e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 802d4a0:	2301      	movs	r3, #1
 802d4a2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 802d4a4:	687b      	ldr	r3, [r7, #4]
 802d4a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802d4aa:	4618      	mov	r0, r3
 802d4ac:	f7f7 fda5 	bl	8024ffa <HAL_HCD_GetCurrentSpeed>
 802d4b0:	4603      	mov	r3, r0
 802d4b2:	2b02      	cmp	r3, #2
 802d4b4:	d00c      	beq.n	802d4d0 <USBH_LL_GetSpeed+0x38>
 802d4b6:	2b02      	cmp	r3, #2
 802d4b8:	d80d      	bhi.n	802d4d6 <USBH_LL_GetSpeed+0x3e>
 802d4ba:	2b00      	cmp	r3, #0
 802d4bc:	d002      	beq.n	802d4c4 <USBH_LL_GetSpeed+0x2c>
 802d4be:	2b01      	cmp	r3, #1
 802d4c0:	d003      	beq.n	802d4ca <USBH_LL_GetSpeed+0x32>
 802d4c2:	e008      	b.n	802d4d6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 802d4c4:	2300      	movs	r3, #0
 802d4c6:	73fb      	strb	r3, [r7, #15]
    break;
 802d4c8:	e008      	b.n	802d4dc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 802d4ca:	2301      	movs	r3, #1
 802d4cc:	73fb      	strb	r3, [r7, #15]
    break;
 802d4ce:	e005      	b.n	802d4dc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 802d4d0:	2302      	movs	r3, #2
 802d4d2:	73fb      	strb	r3, [r7, #15]
    break;
 802d4d4:	e002      	b.n	802d4dc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 802d4d6:	2301      	movs	r3, #1
 802d4d8:	73fb      	strb	r3, [r7, #15]
    break;
 802d4da:	bf00      	nop
  }
  return  speed;
 802d4dc:	7bfb      	ldrb	r3, [r7, #15]
}
 802d4de:	4618      	mov	r0, r3
 802d4e0:	3710      	adds	r7, #16
 802d4e2:	46bd      	mov	sp, r7
 802d4e4:	bd80      	pop	{r7, pc}

0802d4e6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 802d4e6:	b580      	push	{r7, lr}
 802d4e8:	b084      	sub	sp, #16
 802d4ea:	af00      	add	r7, sp, #0
 802d4ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802d4ee:	2300      	movs	r3, #0
 802d4f0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802d4f2:	2300      	movs	r3, #0
 802d4f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 802d4f6:	687b      	ldr	r3, [r7, #4]
 802d4f8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802d4fc:	4618      	mov	r0, r3
 802d4fe:	f7f7 fd38 	bl	8024f72 <HAL_HCD_ResetPort>
 802d502:	4603      	mov	r3, r0
 802d504:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 802d506:	7bfb      	ldrb	r3, [r7, #15]
 802d508:	4618      	mov	r0, r3
 802d50a:	f000 f8ff 	bl	802d70c <USBH_Get_USB_Status>
 802d50e:	4603      	mov	r3, r0
 802d510:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802d512:	7bbb      	ldrb	r3, [r7, #14]
}
 802d514:	4618      	mov	r0, r3
 802d516:	3710      	adds	r7, #16
 802d518:	46bd      	mov	sp, r7
 802d51a:	bd80      	pop	{r7, pc}

0802d51c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 802d51c:	b580      	push	{r7, lr}
 802d51e:	b082      	sub	sp, #8
 802d520:	af00      	add	r7, sp, #0
 802d522:	6078      	str	r0, [r7, #4]
 802d524:	460b      	mov	r3, r1
 802d526:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 802d528:	687b      	ldr	r3, [r7, #4]
 802d52a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802d52e:	78fa      	ldrb	r2, [r7, #3]
 802d530:	4611      	mov	r1, r2
 802d532:	4618      	mov	r0, r3
 802d534:	f7f7 fd3f 	bl	8024fb6 <HAL_HCD_HC_GetXferCount>
 802d538:	4603      	mov	r3, r0
}
 802d53a:	4618      	mov	r0, r3
 802d53c:	3708      	adds	r7, #8
 802d53e:	46bd      	mov	sp, r7
 802d540:	bd80      	pop	{r7, pc}

0802d542 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 802d542:	b590      	push	{r4, r7, lr}
 802d544:	b089      	sub	sp, #36	; 0x24
 802d546:	af04      	add	r7, sp, #16
 802d548:	6078      	str	r0, [r7, #4]
 802d54a:	4608      	mov	r0, r1
 802d54c:	4611      	mov	r1, r2
 802d54e:	461a      	mov	r2, r3
 802d550:	4603      	mov	r3, r0
 802d552:	70fb      	strb	r3, [r7, #3]
 802d554:	460b      	mov	r3, r1
 802d556:	70bb      	strb	r3, [r7, #2]
 802d558:	4613      	mov	r3, r2
 802d55a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802d55c:	2300      	movs	r3, #0
 802d55e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802d560:	2300      	movs	r3, #0
 802d562:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 802d564:	687b      	ldr	r3, [r7, #4]
 802d566:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 802d56a:	787c      	ldrb	r4, [r7, #1]
 802d56c:	78ba      	ldrb	r2, [r7, #2]
 802d56e:	78f9      	ldrb	r1, [r7, #3]
 802d570:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802d572:	9302      	str	r3, [sp, #8]
 802d574:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 802d578:	9301      	str	r3, [sp, #4]
 802d57a:	f897 3020 	ldrb.w	r3, [r7, #32]
 802d57e:	9300      	str	r3, [sp, #0]
 802d580:	4623      	mov	r3, r4
 802d582:	f7f7 f9a3 	bl	80248cc <HAL_HCD_HC_Init>
 802d586:	4603      	mov	r3, r0
 802d588:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 802d58a:	7bfb      	ldrb	r3, [r7, #15]
 802d58c:	4618      	mov	r0, r3
 802d58e:	f000 f8bd 	bl	802d70c <USBH_Get_USB_Status>
 802d592:	4603      	mov	r3, r0
 802d594:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802d596:	7bbb      	ldrb	r3, [r7, #14]
}
 802d598:	4618      	mov	r0, r3
 802d59a:	3714      	adds	r7, #20
 802d59c:	46bd      	mov	sp, r7
 802d59e:	bd90      	pop	{r4, r7, pc}

0802d5a0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 802d5a0:	b580      	push	{r7, lr}
 802d5a2:	b084      	sub	sp, #16
 802d5a4:	af00      	add	r7, sp, #0
 802d5a6:	6078      	str	r0, [r7, #4]
 802d5a8:	460b      	mov	r3, r1
 802d5aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802d5ac:	2300      	movs	r3, #0
 802d5ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802d5b0:	2300      	movs	r3, #0
 802d5b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 802d5b4:	687b      	ldr	r3, [r7, #4]
 802d5b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802d5ba:	78fa      	ldrb	r2, [r7, #3]
 802d5bc:	4611      	mov	r1, r2
 802d5be:	4618      	mov	r0, r3
 802d5c0:	f7f7 fa13 	bl	80249ea <HAL_HCD_HC_Halt>
 802d5c4:	4603      	mov	r3, r0
 802d5c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 802d5c8:	7bfb      	ldrb	r3, [r7, #15]
 802d5ca:	4618      	mov	r0, r3
 802d5cc:	f000 f89e 	bl	802d70c <USBH_Get_USB_Status>
 802d5d0:	4603      	mov	r3, r0
 802d5d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802d5d4:	7bbb      	ldrb	r3, [r7, #14]
}
 802d5d6:	4618      	mov	r0, r3
 802d5d8:	3710      	adds	r7, #16
 802d5da:	46bd      	mov	sp, r7
 802d5dc:	bd80      	pop	{r7, pc}

0802d5de <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 802d5de:	b590      	push	{r4, r7, lr}
 802d5e0:	b089      	sub	sp, #36	; 0x24
 802d5e2:	af04      	add	r7, sp, #16
 802d5e4:	6078      	str	r0, [r7, #4]
 802d5e6:	4608      	mov	r0, r1
 802d5e8:	4611      	mov	r1, r2
 802d5ea:	461a      	mov	r2, r3
 802d5ec:	4603      	mov	r3, r0
 802d5ee:	70fb      	strb	r3, [r7, #3]
 802d5f0:	460b      	mov	r3, r1
 802d5f2:	70bb      	strb	r3, [r7, #2]
 802d5f4:	4613      	mov	r3, r2
 802d5f6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802d5f8:	2300      	movs	r3, #0
 802d5fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802d5fc:	2300      	movs	r3, #0
 802d5fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 802d600:	687b      	ldr	r3, [r7, #4]
 802d602:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 802d606:	787c      	ldrb	r4, [r7, #1]
 802d608:	78ba      	ldrb	r2, [r7, #2]
 802d60a:	78f9      	ldrb	r1, [r7, #3]
 802d60c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802d610:	9303      	str	r3, [sp, #12]
 802d612:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802d614:	9302      	str	r3, [sp, #8]
 802d616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d618:	9301      	str	r3, [sp, #4]
 802d61a:	f897 3020 	ldrb.w	r3, [r7, #32]
 802d61e:	9300      	str	r3, [sp, #0]
 802d620:	4623      	mov	r3, r4
 802d622:	f7f7 fa05 	bl	8024a30 <HAL_HCD_HC_SubmitRequest>
 802d626:	4603      	mov	r3, r0
 802d628:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 802d62a:	7bfb      	ldrb	r3, [r7, #15]
 802d62c:	4618      	mov	r0, r3
 802d62e:	f000 f86d 	bl	802d70c <USBH_Get_USB_Status>
 802d632:	4603      	mov	r3, r0
 802d634:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802d636:	7bbb      	ldrb	r3, [r7, #14]
}
 802d638:	4618      	mov	r0, r3
 802d63a:	3714      	adds	r7, #20
 802d63c:	46bd      	mov	sp, r7
 802d63e:	bd90      	pop	{r4, r7, pc}

0802d640 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 802d640:	b580      	push	{r7, lr}
 802d642:	b082      	sub	sp, #8
 802d644:	af00      	add	r7, sp, #0
 802d646:	6078      	str	r0, [r7, #4]
 802d648:	460b      	mov	r3, r1
 802d64a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 802d64c:	687b      	ldr	r3, [r7, #4]
 802d64e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802d652:	78fa      	ldrb	r2, [r7, #3]
 802d654:	4611      	mov	r1, r2
 802d656:	4618      	mov	r0, r3
 802d658:	f7f7 fc99 	bl	8024f8e <HAL_HCD_HC_GetURBState>
 802d65c:	4603      	mov	r3, r0
}
 802d65e:	4618      	mov	r0, r3
 802d660:	3708      	adds	r7, #8
 802d662:	46bd      	mov	sp, r7
 802d664:	bd80      	pop	{r7, pc}

0802d666 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 802d666:	b580      	push	{r7, lr}
 802d668:	b082      	sub	sp, #8
 802d66a:	af00      	add	r7, sp, #0
 802d66c:	6078      	str	r0, [r7, #4]
 802d66e:	460b      	mov	r3, r1
 802d670:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 802d672:	687b      	ldr	r3, [r7, #4]
 802d674:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 802d678:	2b00      	cmp	r3, #0
 802d67a:	d103      	bne.n	802d684 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 802d67c:	78fb      	ldrb	r3, [r7, #3]
 802d67e:	4618      	mov	r0, r3
 802d680:	f000 f870 	bl	802d764 <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 802d684:	20c8      	movs	r0, #200	; 0xc8
 802d686:	f7f5 fec7 	bl	8023418 <HAL_Delay>
  return USBH_OK;
 802d68a:	2300      	movs	r3, #0
}
 802d68c:	4618      	mov	r0, r3
 802d68e:	3708      	adds	r7, #8
 802d690:	46bd      	mov	sp, r7
 802d692:	bd80      	pop	{r7, pc}

0802d694 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 802d694:	b480      	push	{r7}
 802d696:	b085      	sub	sp, #20
 802d698:	af00      	add	r7, sp, #0
 802d69a:	6078      	str	r0, [r7, #4]
 802d69c:	460b      	mov	r3, r1
 802d69e:	70fb      	strb	r3, [r7, #3]
 802d6a0:	4613      	mov	r3, r2
 802d6a2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 802d6a4:	687b      	ldr	r3, [r7, #4]
 802d6a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 802d6aa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 802d6ac:	78fb      	ldrb	r3, [r7, #3]
 802d6ae:	68fa      	ldr	r2, [r7, #12]
 802d6b0:	212c      	movs	r1, #44	; 0x2c
 802d6b2:	fb01 f303 	mul.w	r3, r1, r3
 802d6b6:	4413      	add	r3, r2
 802d6b8:	333b      	adds	r3, #59	; 0x3b
 802d6ba:	781b      	ldrb	r3, [r3, #0]
 802d6bc:	2b00      	cmp	r3, #0
 802d6be:	d009      	beq.n	802d6d4 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 802d6c0:	78fb      	ldrb	r3, [r7, #3]
 802d6c2:	68fa      	ldr	r2, [r7, #12]
 802d6c4:	212c      	movs	r1, #44	; 0x2c
 802d6c6:	fb01 f303 	mul.w	r3, r1, r3
 802d6ca:	4413      	add	r3, r2
 802d6cc:	3354      	adds	r3, #84	; 0x54
 802d6ce:	78ba      	ldrb	r2, [r7, #2]
 802d6d0:	701a      	strb	r2, [r3, #0]
 802d6d2:	e008      	b.n	802d6e6 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 802d6d4:	78fb      	ldrb	r3, [r7, #3]
 802d6d6:	68fa      	ldr	r2, [r7, #12]
 802d6d8:	212c      	movs	r1, #44	; 0x2c
 802d6da:	fb01 f303 	mul.w	r3, r1, r3
 802d6de:	4413      	add	r3, r2
 802d6e0:	3355      	adds	r3, #85	; 0x55
 802d6e2:	78ba      	ldrb	r2, [r7, #2]
 802d6e4:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 802d6e6:	2300      	movs	r3, #0
}
 802d6e8:	4618      	mov	r0, r3
 802d6ea:	3714      	adds	r7, #20
 802d6ec:	46bd      	mov	sp, r7
 802d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d6f2:	4770      	bx	lr

0802d6f4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 802d6f4:	b580      	push	{r7, lr}
 802d6f6:	b082      	sub	sp, #8
 802d6f8:	af00      	add	r7, sp, #0
 802d6fa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 802d6fc:	6878      	ldr	r0, [r7, #4]
 802d6fe:	f7f5 fe8b 	bl	8023418 <HAL_Delay>
}
 802d702:	bf00      	nop
 802d704:	3708      	adds	r7, #8
 802d706:	46bd      	mov	sp, r7
 802d708:	bd80      	pop	{r7, pc}
	...

0802d70c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 802d70c:	b480      	push	{r7}
 802d70e:	b085      	sub	sp, #20
 802d710:	af00      	add	r7, sp, #0
 802d712:	4603      	mov	r3, r0
 802d714:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 802d716:	2300      	movs	r3, #0
 802d718:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 802d71a:	79fb      	ldrb	r3, [r7, #7]
 802d71c:	2b03      	cmp	r3, #3
 802d71e:	d817      	bhi.n	802d750 <USBH_Get_USB_Status+0x44>
 802d720:	a201      	add	r2, pc, #4	; (adr r2, 802d728 <USBH_Get_USB_Status+0x1c>)
 802d722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802d726:	bf00      	nop
 802d728:	0802d739 	.word	0x0802d739
 802d72c:	0802d73f 	.word	0x0802d73f
 802d730:	0802d745 	.word	0x0802d745
 802d734:	0802d74b 	.word	0x0802d74b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 802d738:	2300      	movs	r3, #0
 802d73a:	73fb      	strb	r3, [r7, #15]
    break;
 802d73c:	e00b      	b.n	802d756 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 802d73e:	2302      	movs	r3, #2
 802d740:	73fb      	strb	r3, [r7, #15]
    break;
 802d742:	e008      	b.n	802d756 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 802d744:	2301      	movs	r3, #1
 802d746:	73fb      	strb	r3, [r7, #15]
    break;
 802d748:	e005      	b.n	802d756 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 802d74a:	2302      	movs	r3, #2
 802d74c:	73fb      	strb	r3, [r7, #15]
    break;
 802d74e:	e002      	b.n	802d756 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 802d750:	2302      	movs	r3, #2
 802d752:	73fb      	strb	r3, [r7, #15]
    break;
 802d754:	bf00      	nop
  }
  return usb_status;
 802d756:	7bfb      	ldrb	r3, [r7, #15]
}
 802d758:	4618      	mov	r0, r3
 802d75a:	3714      	adds	r7, #20
 802d75c:	46bd      	mov	sp, r7
 802d75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d762:	4770      	bx	lr

0802d764 <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 802d764:	b580      	push	{r7, lr}
 802d766:	b084      	sub	sp, #16
 802d768:	af00      	add	r7, sp, #0
 802d76a:	4603      	mov	r3, r0
 802d76c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 802d76e:	79fb      	ldrb	r3, [r7, #7]
 802d770:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 802d772:	79fb      	ldrb	r3, [r7, #7]
 802d774:	2b00      	cmp	r3, #0
 802d776:	d102      	bne.n	802d77e <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 802d778:	2301      	movs	r3, #1
 802d77a:	73fb      	strb	r3, [r7, #15]
 802d77c:	e001      	b.n	802d782 <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 802d77e:	2300      	movs	r3, #0
 802d780:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 802d782:	7bfb      	ldrb	r3, [r7, #15]
 802d784:	461a      	mov	r2, r3
 802d786:	2110      	movs	r1, #16
 802d788:	4803      	ldr	r0, [pc, #12]	; (802d798 <MX_DriverVbusHS+0x34>)
 802d78a:	f7f7 f80b 	bl	80247a4 <HAL_GPIO_WritePin>
}
 802d78e:	bf00      	nop
 802d790:	3710      	adds	r7, #16
 802d792:	46bd      	mov	sp, r7
 802d794:	bd80      	pop	{r7, pc}
 802d796:	bf00      	nop
 802d798:	40020800 	.word	0x40020800

0802d79c <__errno>:
 802d79c:	4b01      	ldr	r3, [pc, #4]	; (802d7a4 <__errno+0x8>)
 802d79e:	6818      	ldr	r0, [r3, #0]
 802d7a0:	4770      	bx	lr
 802d7a2:	bf00      	nop
 802d7a4:	2000007c 	.word	0x2000007c

0802d7a8 <__libc_init_array>:
 802d7a8:	b570      	push	{r4, r5, r6, lr}
 802d7aa:	4d0d      	ldr	r5, [pc, #52]	; (802d7e0 <__libc_init_array+0x38>)
 802d7ac:	4c0d      	ldr	r4, [pc, #52]	; (802d7e4 <__libc_init_array+0x3c>)
 802d7ae:	1b64      	subs	r4, r4, r5
 802d7b0:	10a4      	asrs	r4, r4, #2
 802d7b2:	2600      	movs	r6, #0
 802d7b4:	42a6      	cmp	r6, r4
 802d7b6:	d109      	bne.n	802d7cc <__libc_init_array+0x24>
 802d7b8:	4d0b      	ldr	r5, [pc, #44]	; (802d7e8 <__libc_init_array+0x40>)
 802d7ba:	4c0c      	ldr	r4, [pc, #48]	; (802d7ec <__libc_init_array+0x44>)
 802d7bc:	f001 fa10 	bl	802ebe0 <_init>
 802d7c0:	1b64      	subs	r4, r4, r5
 802d7c2:	10a4      	asrs	r4, r4, #2
 802d7c4:	2600      	movs	r6, #0
 802d7c6:	42a6      	cmp	r6, r4
 802d7c8:	d105      	bne.n	802d7d6 <__libc_init_array+0x2e>
 802d7ca:	bd70      	pop	{r4, r5, r6, pc}
 802d7cc:	f855 3b04 	ldr.w	r3, [r5], #4
 802d7d0:	4798      	blx	r3
 802d7d2:	3601      	adds	r6, #1
 802d7d4:	e7ee      	b.n	802d7b4 <__libc_init_array+0xc>
 802d7d6:	f855 3b04 	ldr.w	r3, [r5], #4
 802d7da:	4798      	blx	r3
 802d7dc:	3601      	adds	r6, #1
 802d7de:	e7f2      	b.n	802d7c6 <__libc_init_array+0x1e>
 802d7e0:	080311a0 	.word	0x080311a0
 802d7e4:	080311a0 	.word	0x080311a0
 802d7e8:	080311a0 	.word	0x080311a0
 802d7ec:	080311a4 	.word	0x080311a4

0802d7f0 <malloc>:
 802d7f0:	4b02      	ldr	r3, [pc, #8]	; (802d7fc <malloc+0xc>)
 802d7f2:	4601      	mov	r1, r0
 802d7f4:	6818      	ldr	r0, [r3, #0]
 802d7f6:	f000 b87f 	b.w	802d8f8 <_malloc_r>
 802d7fa:	bf00      	nop
 802d7fc:	2000007c 	.word	0x2000007c

0802d800 <free>:
 802d800:	4b02      	ldr	r3, [pc, #8]	; (802d80c <free+0xc>)
 802d802:	4601      	mov	r1, r0
 802d804:	6818      	ldr	r0, [r3, #0]
 802d806:	f000 b80b 	b.w	802d820 <_free_r>
 802d80a:	bf00      	nop
 802d80c:	2000007c 	.word	0x2000007c

0802d810 <memset>:
 802d810:	4402      	add	r2, r0
 802d812:	4603      	mov	r3, r0
 802d814:	4293      	cmp	r3, r2
 802d816:	d100      	bne.n	802d81a <memset+0xa>
 802d818:	4770      	bx	lr
 802d81a:	f803 1b01 	strb.w	r1, [r3], #1
 802d81e:	e7f9      	b.n	802d814 <memset+0x4>

0802d820 <_free_r>:
 802d820:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802d822:	2900      	cmp	r1, #0
 802d824:	d044      	beq.n	802d8b0 <_free_r+0x90>
 802d826:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802d82a:	9001      	str	r0, [sp, #4]
 802d82c:	2b00      	cmp	r3, #0
 802d82e:	f1a1 0404 	sub.w	r4, r1, #4
 802d832:	bfb8      	it	lt
 802d834:	18e4      	addlt	r4, r4, r3
 802d836:	f000 fc71 	bl	802e11c <__malloc_lock>
 802d83a:	4a1e      	ldr	r2, [pc, #120]	; (802d8b4 <_free_r+0x94>)
 802d83c:	9801      	ldr	r0, [sp, #4]
 802d83e:	6813      	ldr	r3, [r2, #0]
 802d840:	b933      	cbnz	r3, 802d850 <_free_r+0x30>
 802d842:	6063      	str	r3, [r4, #4]
 802d844:	6014      	str	r4, [r2, #0]
 802d846:	b003      	add	sp, #12
 802d848:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 802d84c:	f000 bc6c 	b.w	802e128 <__malloc_unlock>
 802d850:	42a3      	cmp	r3, r4
 802d852:	d908      	bls.n	802d866 <_free_r+0x46>
 802d854:	6825      	ldr	r5, [r4, #0]
 802d856:	1961      	adds	r1, r4, r5
 802d858:	428b      	cmp	r3, r1
 802d85a:	bf01      	itttt	eq
 802d85c:	6819      	ldreq	r1, [r3, #0]
 802d85e:	685b      	ldreq	r3, [r3, #4]
 802d860:	1949      	addeq	r1, r1, r5
 802d862:	6021      	streq	r1, [r4, #0]
 802d864:	e7ed      	b.n	802d842 <_free_r+0x22>
 802d866:	461a      	mov	r2, r3
 802d868:	685b      	ldr	r3, [r3, #4]
 802d86a:	b10b      	cbz	r3, 802d870 <_free_r+0x50>
 802d86c:	42a3      	cmp	r3, r4
 802d86e:	d9fa      	bls.n	802d866 <_free_r+0x46>
 802d870:	6811      	ldr	r1, [r2, #0]
 802d872:	1855      	adds	r5, r2, r1
 802d874:	42a5      	cmp	r5, r4
 802d876:	d10b      	bne.n	802d890 <_free_r+0x70>
 802d878:	6824      	ldr	r4, [r4, #0]
 802d87a:	4421      	add	r1, r4
 802d87c:	1854      	adds	r4, r2, r1
 802d87e:	42a3      	cmp	r3, r4
 802d880:	6011      	str	r1, [r2, #0]
 802d882:	d1e0      	bne.n	802d846 <_free_r+0x26>
 802d884:	681c      	ldr	r4, [r3, #0]
 802d886:	685b      	ldr	r3, [r3, #4]
 802d888:	6053      	str	r3, [r2, #4]
 802d88a:	4421      	add	r1, r4
 802d88c:	6011      	str	r1, [r2, #0]
 802d88e:	e7da      	b.n	802d846 <_free_r+0x26>
 802d890:	d902      	bls.n	802d898 <_free_r+0x78>
 802d892:	230c      	movs	r3, #12
 802d894:	6003      	str	r3, [r0, #0]
 802d896:	e7d6      	b.n	802d846 <_free_r+0x26>
 802d898:	6825      	ldr	r5, [r4, #0]
 802d89a:	1961      	adds	r1, r4, r5
 802d89c:	428b      	cmp	r3, r1
 802d89e:	bf04      	itt	eq
 802d8a0:	6819      	ldreq	r1, [r3, #0]
 802d8a2:	685b      	ldreq	r3, [r3, #4]
 802d8a4:	6063      	str	r3, [r4, #4]
 802d8a6:	bf04      	itt	eq
 802d8a8:	1949      	addeq	r1, r1, r5
 802d8aa:	6021      	streq	r1, [r4, #0]
 802d8ac:	6054      	str	r4, [r2, #4]
 802d8ae:	e7ca      	b.n	802d846 <_free_r+0x26>
 802d8b0:	b003      	add	sp, #12
 802d8b2:	bd30      	pop	{r4, r5, pc}
 802d8b4:	200011d0 	.word	0x200011d0

0802d8b8 <sbrk_aligned>:
 802d8b8:	b570      	push	{r4, r5, r6, lr}
 802d8ba:	4e0e      	ldr	r6, [pc, #56]	; (802d8f4 <sbrk_aligned+0x3c>)
 802d8bc:	460c      	mov	r4, r1
 802d8be:	6831      	ldr	r1, [r6, #0]
 802d8c0:	4605      	mov	r5, r0
 802d8c2:	b911      	cbnz	r1, 802d8ca <sbrk_aligned+0x12>
 802d8c4:	f000 f91a 	bl	802dafc <_sbrk_r>
 802d8c8:	6030      	str	r0, [r6, #0]
 802d8ca:	4621      	mov	r1, r4
 802d8cc:	4628      	mov	r0, r5
 802d8ce:	f000 f915 	bl	802dafc <_sbrk_r>
 802d8d2:	1c43      	adds	r3, r0, #1
 802d8d4:	d00a      	beq.n	802d8ec <sbrk_aligned+0x34>
 802d8d6:	1cc4      	adds	r4, r0, #3
 802d8d8:	f024 0403 	bic.w	r4, r4, #3
 802d8dc:	42a0      	cmp	r0, r4
 802d8de:	d007      	beq.n	802d8f0 <sbrk_aligned+0x38>
 802d8e0:	1a21      	subs	r1, r4, r0
 802d8e2:	4628      	mov	r0, r5
 802d8e4:	f000 f90a 	bl	802dafc <_sbrk_r>
 802d8e8:	3001      	adds	r0, #1
 802d8ea:	d101      	bne.n	802d8f0 <sbrk_aligned+0x38>
 802d8ec:	f04f 34ff 	mov.w	r4, #4294967295
 802d8f0:	4620      	mov	r0, r4
 802d8f2:	bd70      	pop	{r4, r5, r6, pc}
 802d8f4:	200011d4 	.word	0x200011d4

0802d8f8 <_malloc_r>:
 802d8f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802d8fc:	1ccd      	adds	r5, r1, #3
 802d8fe:	f025 0503 	bic.w	r5, r5, #3
 802d902:	3508      	adds	r5, #8
 802d904:	2d0c      	cmp	r5, #12
 802d906:	bf38      	it	cc
 802d908:	250c      	movcc	r5, #12
 802d90a:	2d00      	cmp	r5, #0
 802d90c:	4607      	mov	r7, r0
 802d90e:	db01      	blt.n	802d914 <_malloc_r+0x1c>
 802d910:	42a9      	cmp	r1, r5
 802d912:	d905      	bls.n	802d920 <_malloc_r+0x28>
 802d914:	230c      	movs	r3, #12
 802d916:	603b      	str	r3, [r7, #0]
 802d918:	2600      	movs	r6, #0
 802d91a:	4630      	mov	r0, r6
 802d91c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802d920:	4e2e      	ldr	r6, [pc, #184]	; (802d9dc <_malloc_r+0xe4>)
 802d922:	f000 fbfb 	bl	802e11c <__malloc_lock>
 802d926:	6833      	ldr	r3, [r6, #0]
 802d928:	461c      	mov	r4, r3
 802d92a:	bb34      	cbnz	r4, 802d97a <_malloc_r+0x82>
 802d92c:	4629      	mov	r1, r5
 802d92e:	4638      	mov	r0, r7
 802d930:	f7ff ffc2 	bl	802d8b8 <sbrk_aligned>
 802d934:	1c43      	adds	r3, r0, #1
 802d936:	4604      	mov	r4, r0
 802d938:	d14d      	bne.n	802d9d6 <_malloc_r+0xde>
 802d93a:	6834      	ldr	r4, [r6, #0]
 802d93c:	4626      	mov	r6, r4
 802d93e:	2e00      	cmp	r6, #0
 802d940:	d140      	bne.n	802d9c4 <_malloc_r+0xcc>
 802d942:	6823      	ldr	r3, [r4, #0]
 802d944:	4631      	mov	r1, r6
 802d946:	4638      	mov	r0, r7
 802d948:	eb04 0803 	add.w	r8, r4, r3
 802d94c:	f000 f8d6 	bl	802dafc <_sbrk_r>
 802d950:	4580      	cmp	r8, r0
 802d952:	d13a      	bne.n	802d9ca <_malloc_r+0xd2>
 802d954:	6821      	ldr	r1, [r4, #0]
 802d956:	3503      	adds	r5, #3
 802d958:	1a6d      	subs	r5, r5, r1
 802d95a:	f025 0503 	bic.w	r5, r5, #3
 802d95e:	3508      	adds	r5, #8
 802d960:	2d0c      	cmp	r5, #12
 802d962:	bf38      	it	cc
 802d964:	250c      	movcc	r5, #12
 802d966:	4629      	mov	r1, r5
 802d968:	4638      	mov	r0, r7
 802d96a:	f7ff ffa5 	bl	802d8b8 <sbrk_aligned>
 802d96e:	3001      	adds	r0, #1
 802d970:	d02b      	beq.n	802d9ca <_malloc_r+0xd2>
 802d972:	6823      	ldr	r3, [r4, #0]
 802d974:	442b      	add	r3, r5
 802d976:	6023      	str	r3, [r4, #0]
 802d978:	e00e      	b.n	802d998 <_malloc_r+0xa0>
 802d97a:	6822      	ldr	r2, [r4, #0]
 802d97c:	1b52      	subs	r2, r2, r5
 802d97e:	d41e      	bmi.n	802d9be <_malloc_r+0xc6>
 802d980:	2a0b      	cmp	r2, #11
 802d982:	d916      	bls.n	802d9b2 <_malloc_r+0xba>
 802d984:	1961      	adds	r1, r4, r5
 802d986:	42a3      	cmp	r3, r4
 802d988:	6025      	str	r5, [r4, #0]
 802d98a:	bf18      	it	ne
 802d98c:	6059      	strne	r1, [r3, #4]
 802d98e:	6863      	ldr	r3, [r4, #4]
 802d990:	bf08      	it	eq
 802d992:	6031      	streq	r1, [r6, #0]
 802d994:	5162      	str	r2, [r4, r5]
 802d996:	604b      	str	r3, [r1, #4]
 802d998:	4638      	mov	r0, r7
 802d99a:	f104 060b 	add.w	r6, r4, #11
 802d99e:	f000 fbc3 	bl	802e128 <__malloc_unlock>
 802d9a2:	f026 0607 	bic.w	r6, r6, #7
 802d9a6:	1d23      	adds	r3, r4, #4
 802d9a8:	1af2      	subs	r2, r6, r3
 802d9aa:	d0b6      	beq.n	802d91a <_malloc_r+0x22>
 802d9ac:	1b9b      	subs	r3, r3, r6
 802d9ae:	50a3      	str	r3, [r4, r2]
 802d9b0:	e7b3      	b.n	802d91a <_malloc_r+0x22>
 802d9b2:	6862      	ldr	r2, [r4, #4]
 802d9b4:	42a3      	cmp	r3, r4
 802d9b6:	bf0c      	ite	eq
 802d9b8:	6032      	streq	r2, [r6, #0]
 802d9ba:	605a      	strne	r2, [r3, #4]
 802d9bc:	e7ec      	b.n	802d998 <_malloc_r+0xa0>
 802d9be:	4623      	mov	r3, r4
 802d9c0:	6864      	ldr	r4, [r4, #4]
 802d9c2:	e7b2      	b.n	802d92a <_malloc_r+0x32>
 802d9c4:	4634      	mov	r4, r6
 802d9c6:	6876      	ldr	r6, [r6, #4]
 802d9c8:	e7b9      	b.n	802d93e <_malloc_r+0x46>
 802d9ca:	230c      	movs	r3, #12
 802d9cc:	603b      	str	r3, [r7, #0]
 802d9ce:	4638      	mov	r0, r7
 802d9d0:	f000 fbaa 	bl	802e128 <__malloc_unlock>
 802d9d4:	e7a1      	b.n	802d91a <_malloc_r+0x22>
 802d9d6:	6025      	str	r5, [r4, #0]
 802d9d8:	e7de      	b.n	802d998 <_malloc_r+0xa0>
 802d9da:	bf00      	nop
 802d9dc:	200011d0 	.word	0x200011d0

0802d9e0 <iprintf>:
 802d9e0:	b40f      	push	{r0, r1, r2, r3}
 802d9e2:	4b0a      	ldr	r3, [pc, #40]	; (802da0c <iprintf+0x2c>)
 802d9e4:	b513      	push	{r0, r1, r4, lr}
 802d9e6:	681c      	ldr	r4, [r3, #0]
 802d9e8:	b124      	cbz	r4, 802d9f4 <iprintf+0x14>
 802d9ea:	69a3      	ldr	r3, [r4, #24]
 802d9ec:	b913      	cbnz	r3, 802d9f4 <iprintf+0x14>
 802d9ee:	4620      	mov	r0, r4
 802d9f0:	f000 fa8e 	bl	802df10 <__sinit>
 802d9f4:	ab05      	add	r3, sp, #20
 802d9f6:	9a04      	ldr	r2, [sp, #16]
 802d9f8:	68a1      	ldr	r1, [r4, #8]
 802d9fa:	9301      	str	r3, [sp, #4]
 802d9fc:	4620      	mov	r0, r4
 802d9fe:	f000 fd1f 	bl	802e440 <_vfiprintf_r>
 802da02:	b002      	add	sp, #8
 802da04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802da08:	b004      	add	sp, #16
 802da0a:	4770      	bx	lr
 802da0c:	2000007c 	.word	0x2000007c

0802da10 <_puts_r>:
 802da10:	b570      	push	{r4, r5, r6, lr}
 802da12:	460e      	mov	r6, r1
 802da14:	4605      	mov	r5, r0
 802da16:	b118      	cbz	r0, 802da20 <_puts_r+0x10>
 802da18:	6983      	ldr	r3, [r0, #24]
 802da1a:	b90b      	cbnz	r3, 802da20 <_puts_r+0x10>
 802da1c:	f000 fa78 	bl	802df10 <__sinit>
 802da20:	69ab      	ldr	r3, [r5, #24]
 802da22:	68ac      	ldr	r4, [r5, #8]
 802da24:	b913      	cbnz	r3, 802da2c <_puts_r+0x1c>
 802da26:	4628      	mov	r0, r5
 802da28:	f000 fa72 	bl	802df10 <__sinit>
 802da2c:	4b2c      	ldr	r3, [pc, #176]	; (802dae0 <_puts_r+0xd0>)
 802da2e:	429c      	cmp	r4, r3
 802da30:	d120      	bne.n	802da74 <_puts_r+0x64>
 802da32:	686c      	ldr	r4, [r5, #4]
 802da34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802da36:	07db      	lsls	r3, r3, #31
 802da38:	d405      	bmi.n	802da46 <_puts_r+0x36>
 802da3a:	89a3      	ldrh	r3, [r4, #12]
 802da3c:	0598      	lsls	r0, r3, #22
 802da3e:	d402      	bmi.n	802da46 <_puts_r+0x36>
 802da40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802da42:	f000 fb03 	bl	802e04c <__retarget_lock_acquire_recursive>
 802da46:	89a3      	ldrh	r3, [r4, #12]
 802da48:	0719      	lsls	r1, r3, #28
 802da4a:	d51d      	bpl.n	802da88 <_puts_r+0x78>
 802da4c:	6923      	ldr	r3, [r4, #16]
 802da4e:	b1db      	cbz	r3, 802da88 <_puts_r+0x78>
 802da50:	3e01      	subs	r6, #1
 802da52:	68a3      	ldr	r3, [r4, #8]
 802da54:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 802da58:	3b01      	subs	r3, #1
 802da5a:	60a3      	str	r3, [r4, #8]
 802da5c:	bb39      	cbnz	r1, 802daae <_puts_r+0x9e>
 802da5e:	2b00      	cmp	r3, #0
 802da60:	da38      	bge.n	802dad4 <_puts_r+0xc4>
 802da62:	4622      	mov	r2, r4
 802da64:	210a      	movs	r1, #10
 802da66:	4628      	mov	r0, r5
 802da68:	f000 f878 	bl	802db5c <__swbuf_r>
 802da6c:	3001      	adds	r0, #1
 802da6e:	d011      	beq.n	802da94 <_puts_r+0x84>
 802da70:	250a      	movs	r5, #10
 802da72:	e011      	b.n	802da98 <_puts_r+0x88>
 802da74:	4b1b      	ldr	r3, [pc, #108]	; (802dae4 <_puts_r+0xd4>)
 802da76:	429c      	cmp	r4, r3
 802da78:	d101      	bne.n	802da7e <_puts_r+0x6e>
 802da7a:	68ac      	ldr	r4, [r5, #8]
 802da7c:	e7da      	b.n	802da34 <_puts_r+0x24>
 802da7e:	4b1a      	ldr	r3, [pc, #104]	; (802dae8 <_puts_r+0xd8>)
 802da80:	429c      	cmp	r4, r3
 802da82:	bf08      	it	eq
 802da84:	68ec      	ldreq	r4, [r5, #12]
 802da86:	e7d5      	b.n	802da34 <_puts_r+0x24>
 802da88:	4621      	mov	r1, r4
 802da8a:	4628      	mov	r0, r5
 802da8c:	f000 f8b8 	bl	802dc00 <__swsetup_r>
 802da90:	2800      	cmp	r0, #0
 802da92:	d0dd      	beq.n	802da50 <_puts_r+0x40>
 802da94:	f04f 35ff 	mov.w	r5, #4294967295
 802da98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802da9a:	07da      	lsls	r2, r3, #31
 802da9c:	d405      	bmi.n	802daaa <_puts_r+0x9a>
 802da9e:	89a3      	ldrh	r3, [r4, #12]
 802daa0:	059b      	lsls	r3, r3, #22
 802daa2:	d402      	bmi.n	802daaa <_puts_r+0x9a>
 802daa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802daa6:	f000 fad2 	bl	802e04e <__retarget_lock_release_recursive>
 802daaa:	4628      	mov	r0, r5
 802daac:	bd70      	pop	{r4, r5, r6, pc}
 802daae:	2b00      	cmp	r3, #0
 802dab0:	da04      	bge.n	802dabc <_puts_r+0xac>
 802dab2:	69a2      	ldr	r2, [r4, #24]
 802dab4:	429a      	cmp	r2, r3
 802dab6:	dc06      	bgt.n	802dac6 <_puts_r+0xb6>
 802dab8:	290a      	cmp	r1, #10
 802daba:	d004      	beq.n	802dac6 <_puts_r+0xb6>
 802dabc:	6823      	ldr	r3, [r4, #0]
 802dabe:	1c5a      	adds	r2, r3, #1
 802dac0:	6022      	str	r2, [r4, #0]
 802dac2:	7019      	strb	r1, [r3, #0]
 802dac4:	e7c5      	b.n	802da52 <_puts_r+0x42>
 802dac6:	4622      	mov	r2, r4
 802dac8:	4628      	mov	r0, r5
 802daca:	f000 f847 	bl	802db5c <__swbuf_r>
 802dace:	3001      	adds	r0, #1
 802dad0:	d1bf      	bne.n	802da52 <_puts_r+0x42>
 802dad2:	e7df      	b.n	802da94 <_puts_r+0x84>
 802dad4:	6823      	ldr	r3, [r4, #0]
 802dad6:	250a      	movs	r5, #10
 802dad8:	1c5a      	adds	r2, r3, #1
 802dada:	6022      	str	r2, [r4, #0]
 802dadc:	701d      	strb	r5, [r3, #0]
 802dade:	e7db      	b.n	802da98 <_puts_r+0x88>
 802dae0:	08031124 	.word	0x08031124
 802dae4:	08031144 	.word	0x08031144
 802dae8:	08031104 	.word	0x08031104

0802daec <puts>:
 802daec:	4b02      	ldr	r3, [pc, #8]	; (802daf8 <puts+0xc>)
 802daee:	4601      	mov	r1, r0
 802daf0:	6818      	ldr	r0, [r3, #0]
 802daf2:	f7ff bf8d 	b.w	802da10 <_puts_r>
 802daf6:	bf00      	nop
 802daf8:	2000007c 	.word	0x2000007c

0802dafc <_sbrk_r>:
 802dafc:	b538      	push	{r3, r4, r5, lr}
 802dafe:	4d06      	ldr	r5, [pc, #24]	; (802db18 <_sbrk_r+0x1c>)
 802db00:	2300      	movs	r3, #0
 802db02:	4604      	mov	r4, r0
 802db04:	4608      	mov	r0, r1
 802db06:	602b      	str	r3, [r5, #0]
 802db08:	f7f4 f9ee 	bl	8021ee8 <_sbrk>
 802db0c:	1c43      	adds	r3, r0, #1
 802db0e:	d102      	bne.n	802db16 <_sbrk_r+0x1a>
 802db10:	682b      	ldr	r3, [r5, #0]
 802db12:	b103      	cbz	r3, 802db16 <_sbrk_r+0x1a>
 802db14:	6023      	str	r3, [r4, #0]
 802db16:	bd38      	pop	{r3, r4, r5, pc}
 802db18:	200011dc 	.word	0x200011dc

0802db1c <siprintf>:
 802db1c:	b40e      	push	{r1, r2, r3}
 802db1e:	b500      	push	{lr}
 802db20:	b09c      	sub	sp, #112	; 0x70
 802db22:	ab1d      	add	r3, sp, #116	; 0x74
 802db24:	9002      	str	r0, [sp, #8]
 802db26:	9006      	str	r0, [sp, #24]
 802db28:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802db2c:	4809      	ldr	r0, [pc, #36]	; (802db54 <siprintf+0x38>)
 802db2e:	9107      	str	r1, [sp, #28]
 802db30:	9104      	str	r1, [sp, #16]
 802db32:	4909      	ldr	r1, [pc, #36]	; (802db58 <siprintf+0x3c>)
 802db34:	f853 2b04 	ldr.w	r2, [r3], #4
 802db38:	9105      	str	r1, [sp, #20]
 802db3a:	6800      	ldr	r0, [r0, #0]
 802db3c:	9301      	str	r3, [sp, #4]
 802db3e:	a902      	add	r1, sp, #8
 802db40:	f000 fb54 	bl	802e1ec <_svfiprintf_r>
 802db44:	9b02      	ldr	r3, [sp, #8]
 802db46:	2200      	movs	r2, #0
 802db48:	701a      	strb	r2, [r3, #0]
 802db4a:	b01c      	add	sp, #112	; 0x70
 802db4c:	f85d eb04 	ldr.w	lr, [sp], #4
 802db50:	b003      	add	sp, #12
 802db52:	4770      	bx	lr
 802db54:	2000007c 	.word	0x2000007c
 802db58:	ffff0208 	.word	0xffff0208

0802db5c <__swbuf_r>:
 802db5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802db5e:	460e      	mov	r6, r1
 802db60:	4614      	mov	r4, r2
 802db62:	4605      	mov	r5, r0
 802db64:	b118      	cbz	r0, 802db6e <__swbuf_r+0x12>
 802db66:	6983      	ldr	r3, [r0, #24]
 802db68:	b90b      	cbnz	r3, 802db6e <__swbuf_r+0x12>
 802db6a:	f000 f9d1 	bl	802df10 <__sinit>
 802db6e:	4b21      	ldr	r3, [pc, #132]	; (802dbf4 <__swbuf_r+0x98>)
 802db70:	429c      	cmp	r4, r3
 802db72:	d12b      	bne.n	802dbcc <__swbuf_r+0x70>
 802db74:	686c      	ldr	r4, [r5, #4]
 802db76:	69a3      	ldr	r3, [r4, #24]
 802db78:	60a3      	str	r3, [r4, #8]
 802db7a:	89a3      	ldrh	r3, [r4, #12]
 802db7c:	071a      	lsls	r2, r3, #28
 802db7e:	d52f      	bpl.n	802dbe0 <__swbuf_r+0x84>
 802db80:	6923      	ldr	r3, [r4, #16]
 802db82:	b36b      	cbz	r3, 802dbe0 <__swbuf_r+0x84>
 802db84:	6923      	ldr	r3, [r4, #16]
 802db86:	6820      	ldr	r0, [r4, #0]
 802db88:	1ac0      	subs	r0, r0, r3
 802db8a:	6963      	ldr	r3, [r4, #20]
 802db8c:	b2f6      	uxtb	r6, r6
 802db8e:	4283      	cmp	r3, r0
 802db90:	4637      	mov	r7, r6
 802db92:	dc04      	bgt.n	802db9e <__swbuf_r+0x42>
 802db94:	4621      	mov	r1, r4
 802db96:	4628      	mov	r0, r5
 802db98:	f000 f926 	bl	802dde8 <_fflush_r>
 802db9c:	bb30      	cbnz	r0, 802dbec <__swbuf_r+0x90>
 802db9e:	68a3      	ldr	r3, [r4, #8]
 802dba0:	3b01      	subs	r3, #1
 802dba2:	60a3      	str	r3, [r4, #8]
 802dba4:	6823      	ldr	r3, [r4, #0]
 802dba6:	1c5a      	adds	r2, r3, #1
 802dba8:	6022      	str	r2, [r4, #0]
 802dbaa:	701e      	strb	r6, [r3, #0]
 802dbac:	6963      	ldr	r3, [r4, #20]
 802dbae:	3001      	adds	r0, #1
 802dbb0:	4283      	cmp	r3, r0
 802dbb2:	d004      	beq.n	802dbbe <__swbuf_r+0x62>
 802dbb4:	89a3      	ldrh	r3, [r4, #12]
 802dbb6:	07db      	lsls	r3, r3, #31
 802dbb8:	d506      	bpl.n	802dbc8 <__swbuf_r+0x6c>
 802dbba:	2e0a      	cmp	r6, #10
 802dbbc:	d104      	bne.n	802dbc8 <__swbuf_r+0x6c>
 802dbbe:	4621      	mov	r1, r4
 802dbc0:	4628      	mov	r0, r5
 802dbc2:	f000 f911 	bl	802dde8 <_fflush_r>
 802dbc6:	b988      	cbnz	r0, 802dbec <__swbuf_r+0x90>
 802dbc8:	4638      	mov	r0, r7
 802dbca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802dbcc:	4b0a      	ldr	r3, [pc, #40]	; (802dbf8 <__swbuf_r+0x9c>)
 802dbce:	429c      	cmp	r4, r3
 802dbd0:	d101      	bne.n	802dbd6 <__swbuf_r+0x7a>
 802dbd2:	68ac      	ldr	r4, [r5, #8]
 802dbd4:	e7cf      	b.n	802db76 <__swbuf_r+0x1a>
 802dbd6:	4b09      	ldr	r3, [pc, #36]	; (802dbfc <__swbuf_r+0xa0>)
 802dbd8:	429c      	cmp	r4, r3
 802dbda:	bf08      	it	eq
 802dbdc:	68ec      	ldreq	r4, [r5, #12]
 802dbde:	e7ca      	b.n	802db76 <__swbuf_r+0x1a>
 802dbe0:	4621      	mov	r1, r4
 802dbe2:	4628      	mov	r0, r5
 802dbe4:	f000 f80c 	bl	802dc00 <__swsetup_r>
 802dbe8:	2800      	cmp	r0, #0
 802dbea:	d0cb      	beq.n	802db84 <__swbuf_r+0x28>
 802dbec:	f04f 37ff 	mov.w	r7, #4294967295
 802dbf0:	e7ea      	b.n	802dbc8 <__swbuf_r+0x6c>
 802dbf2:	bf00      	nop
 802dbf4:	08031124 	.word	0x08031124
 802dbf8:	08031144 	.word	0x08031144
 802dbfc:	08031104 	.word	0x08031104

0802dc00 <__swsetup_r>:
 802dc00:	4b32      	ldr	r3, [pc, #200]	; (802dccc <__swsetup_r+0xcc>)
 802dc02:	b570      	push	{r4, r5, r6, lr}
 802dc04:	681d      	ldr	r5, [r3, #0]
 802dc06:	4606      	mov	r6, r0
 802dc08:	460c      	mov	r4, r1
 802dc0a:	b125      	cbz	r5, 802dc16 <__swsetup_r+0x16>
 802dc0c:	69ab      	ldr	r3, [r5, #24]
 802dc0e:	b913      	cbnz	r3, 802dc16 <__swsetup_r+0x16>
 802dc10:	4628      	mov	r0, r5
 802dc12:	f000 f97d 	bl	802df10 <__sinit>
 802dc16:	4b2e      	ldr	r3, [pc, #184]	; (802dcd0 <__swsetup_r+0xd0>)
 802dc18:	429c      	cmp	r4, r3
 802dc1a:	d10f      	bne.n	802dc3c <__swsetup_r+0x3c>
 802dc1c:	686c      	ldr	r4, [r5, #4]
 802dc1e:	89a3      	ldrh	r3, [r4, #12]
 802dc20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 802dc24:	0719      	lsls	r1, r3, #28
 802dc26:	d42c      	bmi.n	802dc82 <__swsetup_r+0x82>
 802dc28:	06dd      	lsls	r5, r3, #27
 802dc2a:	d411      	bmi.n	802dc50 <__swsetup_r+0x50>
 802dc2c:	2309      	movs	r3, #9
 802dc2e:	6033      	str	r3, [r6, #0]
 802dc30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 802dc34:	81a3      	strh	r3, [r4, #12]
 802dc36:	f04f 30ff 	mov.w	r0, #4294967295
 802dc3a:	e03e      	b.n	802dcba <__swsetup_r+0xba>
 802dc3c:	4b25      	ldr	r3, [pc, #148]	; (802dcd4 <__swsetup_r+0xd4>)
 802dc3e:	429c      	cmp	r4, r3
 802dc40:	d101      	bne.n	802dc46 <__swsetup_r+0x46>
 802dc42:	68ac      	ldr	r4, [r5, #8]
 802dc44:	e7eb      	b.n	802dc1e <__swsetup_r+0x1e>
 802dc46:	4b24      	ldr	r3, [pc, #144]	; (802dcd8 <__swsetup_r+0xd8>)
 802dc48:	429c      	cmp	r4, r3
 802dc4a:	bf08      	it	eq
 802dc4c:	68ec      	ldreq	r4, [r5, #12]
 802dc4e:	e7e6      	b.n	802dc1e <__swsetup_r+0x1e>
 802dc50:	0758      	lsls	r0, r3, #29
 802dc52:	d512      	bpl.n	802dc7a <__swsetup_r+0x7a>
 802dc54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802dc56:	b141      	cbz	r1, 802dc6a <__swsetup_r+0x6a>
 802dc58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802dc5c:	4299      	cmp	r1, r3
 802dc5e:	d002      	beq.n	802dc66 <__swsetup_r+0x66>
 802dc60:	4630      	mov	r0, r6
 802dc62:	f7ff fddd 	bl	802d820 <_free_r>
 802dc66:	2300      	movs	r3, #0
 802dc68:	6363      	str	r3, [r4, #52]	; 0x34
 802dc6a:	89a3      	ldrh	r3, [r4, #12]
 802dc6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 802dc70:	81a3      	strh	r3, [r4, #12]
 802dc72:	2300      	movs	r3, #0
 802dc74:	6063      	str	r3, [r4, #4]
 802dc76:	6923      	ldr	r3, [r4, #16]
 802dc78:	6023      	str	r3, [r4, #0]
 802dc7a:	89a3      	ldrh	r3, [r4, #12]
 802dc7c:	f043 0308 	orr.w	r3, r3, #8
 802dc80:	81a3      	strh	r3, [r4, #12]
 802dc82:	6923      	ldr	r3, [r4, #16]
 802dc84:	b94b      	cbnz	r3, 802dc9a <__swsetup_r+0x9a>
 802dc86:	89a3      	ldrh	r3, [r4, #12]
 802dc88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 802dc8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802dc90:	d003      	beq.n	802dc9a <__swsetup_r+0x9a>
 802dc92:	4621      	mov	r1, r4
 802dc94:	4630      	mov	r0, r6
 802dc96:	f000 fa01 	bl	802e09c <__smakebuf_r>
 802dc9a:	89a0      	ldrh	r0, [r4, #12]
 802dc9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 802dca0:	f010 0301 	ands.w	r3, r0, #1
 802dca4:	d00a      	beq.n	802dcbc <__swsetup_r+0xbc>
 802dca6:	2300      	movs	r3, #0
 802dca8:	60a3      	str	r3, [r4, #8]
 802dcaa:	6963      	ldr	r3, [r4, #20]
 802dcac:	425b      	negs	r3, r3
 802dcae:	61a3      	str	r3, [r4, #24]
 802dcb0:	6923      	ldr	r3, [r4, #16]
 802dcb2:	b943      	cbnz	r3, 802dcc6 <__swsetup_r+0xc6>
 802dcb4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 802dcb8:	d1ba      	bne.n	802dc30 <__swsetup_r+0x30>
 802dcba:	bd70      	pop	{r4, r5, r6, pc}
 802dcbc:	0781      	lsls	r1, r0, #30
 802dcbe:	bf58      	it	pl
 802dcc0:	6963      	ldrpl	r3, [r4, #20]
 802dcc2:	60a3      	str	r3, [r4, #8]
 802dcc4:	e7f4      	b.n	802dcb0 <__swsetup_r+0xb0>
 802dcc6:	2000      	movs	r0, #0
 802dcc8:	e7f7      	b.n	802dcba <__swsetup_r+0xba>
 802dcca:	bf00      	nop
 802dccc:	2000007c 	.word	0x2000007c
 802dcd0:	08031124 	.word	0x08031124
 802dcd4:	08031144 	.word	0x08031144
 802dcd8:	08031104 	.word	0x08031104

0802dcdc <__sflush_r>:
 802dcdc:	898a      	ldrh	r2, [r1, #12]
 802dcde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802dce2:	4605      	mov	r5, r0
 802dce4:	0710      	lsls	r0, r2, #28
 802dce6:	460c      	mov	r4, r1
 802dce8:	d458      	bmi.n	802dd9c <__sflush_r+0xc0>
 802dcea:	684b      	ldr	r3, [r1, #4]
 802dcec:	2b00      	cmp	r3, #0
 802dcee:	dc05      	bgt.n	802dcfc <__sflush_r+0x20>
 802dcf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802dcf2:	2b00      	cmp	r3, #0
 802dcf4:	dc02      	bgt.n	802dcfc <__sflush_r+0x20>
 802dcf6:	2000      	movs	r0, #0
 802dcf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802dcfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802dcfe:	2e00      	cmp	r6, #0
 802dd00:	d0f9      	beq.n	802dcf6 <__sflush_r+0x1a>
 802dd02:	2300      	movs	r3, #0
 802dd04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 802dd08:	682f      	ldr	r7, [r5, #0]
 802dd0a:	602b      	str	r3, [r5, #0]
 802dd0c:	d032      	beq.n	802dd74 <__sflush_r+0x98>
 802dd0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 802dd10:	89a3      	ldrh	r3, [r4, #12]
 802dd12:	075a      	lsls	r2, r3, #29
 802dd14:	d505      	bpl.n	802dd22 <__sflush_r+0x46>
 802dd16:	6863      	ldr	r3, [r4, #4]
 802dd18:	1ac0      	subs	r0, r0, r3
 802dd1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802dd1c:	b10b      	cbz	r3, 802dd22 <__sflush_r+0x46>
 802dd1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802dd20:	1ac0      	subs	r0, r0, r3
 802dd22:	2300      	movs	r3, #0
 802dd24:	4602      	mov	r2, r0
 802dd26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802dd28:	6a21      	ldr	r1, [r4, #32]
 802dd2a:	4628      	mov	r0, r5
 802dd2c:	47b0      	blx	r6
 802dd2e:	1c43      	adds	r3, r0, #1
 802dd30:	89a3      	ldrh	r3, [r4, #12]
 802dd32:	d106      	bne.n	802dd42 <__sflush_r+0x66>
 802dd34:	6829      	ldr	r1, [r5, #0]
 802dd36:	291d      	cmp	r1, #29
 802dd38:	d82c      	bhi.n	802dd94 <__sflush_r+0xb8>
 802dd3a:	4a2a      	ldr	r2, [pc, #168]	; (802dde4 <__sflush_r+0x108>)
 802dd3c:	40ca      	lsrs	r2, r1
 802dd3e:	07d6      	lsls	r6, r2, #31
 802dd40:	d528      	bpl.n	802dd94 <__sflush_r+0xb8>
 802dd42:	2200      	movs	r2, #0
 802dd44:	6062      	str	r2, [r4, #4]
 802dd46:	04d9      	lsls	r1, r3, #19
 802dd48:	6922      	ldr	r2, [r4, #16]
 802dd4a:	6022      	str	r2, [r4, #0]
 802dd4c:	d504      	bpl.n	802dd58 <__sflush_r+0x7c>
 802dd4e:	1c42      	adds	r2, r0, #1
 802dd50:	d101      	bne.n	802dd56 <__sflush_r+0x7a>
 802dd52:	682b      	ldr	r3, [r5, #0]
 802dd54:	b903      	cbnz	r3, 802dd58 <__sflush_r+0x7c>
 802dd56:	6560      	str	r0, [r4, #84]	; 0x54
 802dd58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802dd5a:	602f      	str	r7, [r5, #0]
 802dd5c:	2900      	cmp	r1, #0
 802dd5e:	d0ca      	beq.n	802dcf6 <__sflush_r+0x1a>
 802dd60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802dd64:	4299      	cmp	r1, r3
 802dd66:	d002      	beq.n	802dd6e <__sflush_r+0x92>
 802dd68:	4628      	mov	r0, r5
 802dd6a:	f7ff fd59 	bl	802d820 <_free_r>
 802dd6e:	2000      	movs	r0, #0
 802dd70:	6360      	str	r0, [r4, #52]	; 0x34
 802dd72:	e7c1      	b.n	802dcf8 <__sflush_r+0x1c>
 802dd74:	6a21      	ldr	r1, [r4, #32]
 802dd76:	2301      	movs	r3, #1
 802dd78:	4628      	mov	r0, r5
 802dd7a:	47b0      	blx	r6
 802dd7c:	1c41      	adds	r1, r0, #1
 802dd7e:	d1c7      	bne.n	802dd10 <__sflush_r+0x34>
 802dd80:	682b      	ldr	r3, [r5, #0]
 802dd82:	2b00      	cmp	r3, #0
 802dd84:	d0c4      	beq.n	802dd10 <__sflush_r+0x34>
 802dd86:	2b1d      	cmp	r3, #29
 802dd88:	d001      	beq.n	802dd8e <__sflush_r+0xb2>
 802dd8a:	2b16      	cmp	r3, #22
 802dd8c:	d101      	bne.n	802dd92 <__sflush_r+0xb6>
 802dd8e:	602f      	str	r7, [r5, #0]
 802dd90:	e7b1      	b.n	802dcf6 <__sflush_r+0x1a>
 802dd92:	89a3      	ldrh	r3, [r4, #12]
 802dd94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802dd98:	81a3      	strh	r3, [r4, #12]
 802dd9a:	e7ad      	b.n	802dcf8 <__sflush_r+0x1c>
 802dd9c:	690f      	ldr	r7, [r1, #16]
 802dd9e:	2f00      	cmp	r7, #0
 802dda0:	d0a9      	beq.n	802dcf6 <__sflush_r+0x1a>
 802dda2:	0793      	lsls	r3, r2, #30
 802dda4:	680e      	ldr	r6, [r1, #0]
 802dda6:	bf08      	it	eq
 802dda8:	694b      	ldreq	r3, [r1, #20]
 802ddaa:	600f      	str	r7, [r1, #0]
 802ddac:	bf18      	it	ne
 802ddae:	2300      	movne	r3, #0
 802ddb0:	eba6 0807 	sub.w	r8, r6, r7
 802ddb4:	608b      	str	r3, [r1, #8]
 802ddb6:	f1b8 0f00 	cmp.w	r8, #0
 802ddba:	dd9c      	ble.n	802dcf6 <__sflush_r+0x1a>
 802ddbc:	6a21      	ldr	r1, [r4, #32]
 802ddbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 802ddc0:	4643      	mov	r3, r8
 802ddc2:	463a      	mov	r2, r7
 802ddc4:	4628      	mov	r0, r5
 802ddc6:	47b0      	blx	r6
 802ddc8:	2800      	cmp	r0, #0
 802ddca:	dc06      	bgt.n	802ddda <__sflush_r+0xfe>
 802ddcc:	89a3      	ldrh	r3, [r4, #12]
 802ddce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802ddd2:	81a3      	strh	r3, [r4, #12]
 802ddd4:	f04f 30ff 	mov.w	r0, #4294967295
 802ddd8:	e78e      	b.n	802dcf8 <__sflush_r+0x1c>
 802ddda:	4407      	add	r7, r0
 802dddc:	eba8 0800 	sub.w	r8, r8, r0
 802dde0:	e7e9      	b.n	802ddb6 <__sflush_r+0xda>
 802dde2:	bf00      	nop
 802dde4:	20400001 	.word	0x20400001

0802dde8 <_fflush_r>:
 802dde8:	b538      	push	{r3, r4, r5, lr}
 802ddea:	690b      	ldr	r3, [r1, #16]
 802ddec:	4605      	mov	r5, r0
 802ddee:	460c      	mov	r4, r1
 802ddf0:	b913      	cbnz	r3, 802ddf8 <_fflush_r+0x10>
 802ddf2:	2500      	movs	r5, #0
 802ddf4:	4628      	mov	r0, r5
 802ddf6:	bd38      	pop	{r3, r4, r5, pc}
 802ddf8:	b118      	cbz	r0, 802de02 <_fflush_r+0x1a>
 802ddfa:	6983      	ldr	r3, [r0, #24]
 802ddfc:	b90b      	cbnz	r3, 802de02 <_fflush_r+0x1a>
 802ddfe:	f000 f887 	bl	802df10 <__sinit>
 802de02:	4b14      	ldr	r3, [pc, #80]	; (802de54 <_fflush_r+0x6c>)
 802de04:	429c      	cmp	r4, r3
 802de06:	d11b      	bne.n	802de40 <_fflush_r+0x58>
 802de08:	686c      	ldr	r4, [r5, #4]
 802de0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802de0e:	2b00      	cmp	r3, #0
 802de10:	d0ef      	beq.n	802ddf2 <_fflush_r+0xa>
 802de12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 802de14:	07d0      	lsls	r0, r2, #31
 802de16:	d404      	bmi.n	802de22 <_fflush_r+0x3a>
 802de18:	0599      	lsls	r1, r3, #22
 802de1a:	d402      	bmi.n	802de22 <_fflush_r+0x3a>
 802de1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802de1e:	f000 f915 	bl	802e04c <__retarget_lock_acquire_recursive>
 802de22:	4628      	mov	r0, r5
 802de24:	4621      	mov	r1, r4
 802de26:	f7ff ff59 	bl	802dcdc <__sflush_r>
 802de2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802de2c:	07da      	lsls	r2, r3, #31
 802de2e:	4605      	mov	r5, r0
 802de30:	d4e0      	bmi.n	802ddf4 <_fflush_r+0xc>
 802de32:	89a3      	ldrh	r3, [r4, #12]
 802de34:	059b      	lsls	r3, r3, #22
 802de36:	d4dd      	bmi.n	802ddf4 <_fflush_r+0xc>
 802de38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802de3a:	f000 f908 	bl	802e04e <__retarget_lock_release_recursive>
 802de3e:	e7d9      	b.n	802ddf4 <_fflush_r+0xc>
 802de40:	4b05      	ldr	r3, [pc, #20]	; (802de58 <_fflush_r+0x70>)
 802de42:	429c      	cmp	r4, r3
 802de44:	d101      	bne.n	802de4a <_fflush_r+0x62>
 802de46:	68ac      	ldr	r4, [r5, #8]
 802de48:	e7df      	b.n	802de0a <_fflush_r+0x22>
 802de4a:	4b04      	ldr	r3, [pc, #16]	; (802de5c <_fflush_r+0x74>)
 802de4c:	429c      	cmp	r4, r3
 802de4e:	bf08      	it	eq
 802de50:	68ec      	ldreq	r4, [r5, #12]
 802de52:	e7da      	b.n	802de0a <_fflush_r+0x22>
 802de54:	08031124 	.word	0x08031124
 802de58:	08031144 	.word	0x08031144
 802de5c:	08031104 	.word	0x08031104

0802de60 <std>:
 802de60:	2300      	movs	r3, #0
 802de62:	b510      	push	{r4, lr}
 802de64:	4604      	mov	r4, r0
 802de66:	e9c0 3300 	strd	r3, r3, [r0]
 802de6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802de6e:	6083      	str	r3, [r0, #8]
 802de70:	8181      	strh	r1, [r0, #12]
 802de72:	6643      	str	r3, [r0, #100]	; 0x64
 802de74:	81c2      	strh	r2, [r0, #14]
 802de76:	6183      	str	r3, [r0, #24]
 802de78:	4619      	mov	r1, r3
 802de7a:	2208      	movs	r2, #8
 802de7c:	305c      	adds	r0, #92	; 0x5c
 802de7e:	f7ff fcc7 	bl	802d810 <memset>
 802de82:	4b05      	ldr	r3, [pc, #20]	; (802de98 <std+0x38>)
 802de84:	6263      	str	r3, [r4, #36]	; 0x24
 802de86:	4b05      	ldr	r3, [pc, #20]	; (802de9c <std+0x3c>)
 802de88:	62a3      	str	r3, [r4, #40]	; 0x28
 802de8a:	4b05      	ldr	r3, [pc, #20]	; (802dea0 <std+0x40>)
 802de8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 802de8e:	4b05      	ldr	r3, [pc, #20]	; (802dea4 <std+0x44>)
 802de90:	6224      	str	r4, [r4, #32]
 802de92:	6323      	str	r3, [r4, #48]	; 0x30
 802de94:	bd10      	pop	{r4, pc}
 802de96:	bf00      	nop
 802de98:	0802e9c9 	.word	0x0802e9c9
 802de9c:	0802e9eb 	.word	0x0802e9eb
 802dea0:	0802ea23 	.word	0x0802ea23
 802dea4:	0802ea47 	.word	0x0802ea47

0802dea8 <_cleanup_r>:
 802dea8:	4901      	ldr	r1, [pc, #4]	; (802deb0 <_cleanup_r+0x8>)
 802deaa:	f000 b8af 	b.w	802e00c <_fwalk_reent>
 802deae:	bf00      	nop
 802deb0:	0802dde9 	.word	0x0802dde9

0802deb4 <__sfmoreglue>:
 802deb4:	b570      	push	{r4, r5, r6, lr}
 802deb6:	2268      	movs	r2, #104	; 0x68
 802deb8:	1e4d      	subs	r5, r1, #1
 802deba:	4355      	muls	r5, r2
 802debc:	460e      	mov	r6, r1
 802debe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 802dec2:	f7ff fd19 	bl	802d8f8 <_malloc_r>
 802dec6:	4604      	mov	r4, r0
 802dec8:	b140      	cbz	r0, 802dedc <__sfmoreglue+0x28>
 802deca:	2100      	movs	r1, #0
 802decc:	e9c0 1600 	strd	r1, r6, [r0]
 802ded0:	300c      	adds	r0, #12
 802ded2:	60a0      	str	r0, [r4, #8]
 802ded4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 802ded8:	f7ff fc9a 	bl	802d810 <memset>
 802dedc:	4620      	mov	r0, r4
 802dede:	bd70      	pop	{r4, r5, r6, pc}

0802dee0 <__sfp_lock_acquire>:
 802dee0:	4801      	ldr	r0, [pc, #4]	; (802dee8 <__sfp_lock_acquire+0x8>)
 802dee2:	f000 b8b3 	b.w	802e04c <__retarget_lock_acquire_recursive>
 802dee6:	bf00      	nop
 802dee8:	200011d9 	.word	0x200011d9

0802deec <__sfp_lock_release>:
 802deec:	4801      	ldr	r0, [pc, #4]	; (802def4 <__sfp_lock_release+0x8>)
 802deee:	f000 b8ae 	b.w	802e04e <__retarget_lock_release_recursive>
 802def2:	bf00      	nop
 802def4:	200011d9 	.word	0x200011d9

0802def8 <__sinit_lock_acquire>:
 802def8:	4801      	ldr	r0, [pc, #4]	; (802df00 <__sinit_lock_acquire+0x8>)
 802defa:	f000 b8a7 	b.w	802e04c <__retarget_lock_acquire_recursive>
 802defe:	bf00      	nop
 802df00:	200011da 	.word	0x200011da

0802df04 <__sinit_lock_release>:
 802df04:	4801      	ldr	r0, [pc, #4]	; (802df0c <__sinit_lock_release+0x8>)
 802df06:	f000 b8a2 	b.w	802e04e <__retarget_lock_release_recursive>
 802df0a:	bf00      	nop
 802df0c:	200011da 	.word	0x200011da

0802df10 <__sinit>:
 802df10:	b510      	push	{r4, lr}
 802df12:	4604      	mov	r4, r0
 802df14:	f7ff fff0 	bl	802def8 <__sinit_lock_acquire>
 802df18:	69a3      	ldr	r3, [r4, #24]
 802df1a:	b11b      	cbz	r3, 802df24 <__sinit+0x14>
 802df1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802df20:	f7ff bff0 	b.w	802df04 <__sinit_lock_release>
 802df24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 802df28:	6523      	str	r3, [r4, #80]	; 0x50
 802df2a:	4b13      	ldr	r3, [pc, #76]	; (802df78 <__sinit+0x68>)
 802df2c:	4a13      	ldr	r2, [pc, #76]	; (802df7c <__sinit+0x6c>)
 802df2e:	681b      	ldr	r3, [r3, #0]
 802df30:	62a2      	str	r2, [r4, #40]	; 0x28
 802df32:	42a3      	cmp	r3, r4
 802df34:	bf04      	itt	eq
 802df36:	2301      	moveq	r3, #1
 802df38:	61a3      	streq	r3, [r4, #24]
 802df3a:	4620      	mov	r0, r4
 802df3c:	f000 f820 	bl	802df80 <__sfp>
 802df40:	6060      	str	r0, [r4, #4]
 802df42:	4620      	mov	r0, r4
 802df44:	f000 f81c 	bl	802df80 <__sfp>
 802df48:	60a0      	str	r0, [r4, #8]
 802df4a:	4620      	mov	r0, r4
 802df4c:	f000 f818 	bl	802df80 <__sfp>
 802df50:	2200      	movs	r2, #0
 802df52:	60e0      	str	r0, [r4, #12]
 802df54:	2104      	movs	r1, #4
 802df56:	6860      	ldr	r0, [r4, #4]
 802df58:	f7ff ff82 	bl	802de60 <std>
 802df5c:	68a0      	ldr	r0, [r4, #8]
 802df5e:	2201      	movs	r2, #1
 802df60:	2109      	movs	r1, #9
 802df62:	f7ff ff7d 	bl	802de60 <std>
 802df66:	68e0      	ldr	r0, [r4, #12]
 802df68:	2202      	movs	r2, #2
 802df6a:	2112      	movs	r1, #18
 802df6c:	f7ff ff78 	bl	802de60 <std>
 802df70:	2301      	movs	r3, #1
 802df72:	61a3      	str	r3, [r4, #24]
 802df74:	e7d2      	b.n	802df1c <__sinit+0xc>
 802df76:	bf00      	nop
 802df78:	08031100 	.word	0x08031100
 802df7c:	0802dea9 	.word	0x0802dea9

0802df80 <__sfp>:
 802df80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802df82:	4607      	mov	r7, r0
 802df84:	f7ff ffac 	bl	802dee0 <__sfp_lock_acquire>
 802df88:	4b1e      	ldr	r3, [pc, #120]	; (802e004 <__sfp+0x84>)
 802df8a:	681e      	ldr	r6, [r3, #0]
 802df8c:	69b3      	ldr	r3, [r6, #24]
 802df8e:	b913      	cbnz	r3, 802df96 <__sfp+0x16>
 802df90:	4630      	mov	r0, r6
 802df92:	f7ff ffbd 	bl	802df10 <__sinit>
 802df96:	3648      	adds	r6, #72	; 0x48
 802df98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 802df9c:	3b01      	subs	r3, #1
 802df9e:	d503      	bpl.n	802dfa8 <__sfp+0x28>
 802dfa0:	6833      	ldr	r3, [r6, #0]
 802dfa2:	b30b      	cbz	r3, 802dfe8 <__sfp+0x68>
 802dfa4:	6836      	ldr	r6, [r6, #0]
 802dfa6:	e7f7      	b.n	802df98 <__sfp+0x18>
 802dfa8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 802dfac:	b9d5      	cbnz	r5, 802dfe4 <__sfp+0x64>
 802dfae:	4b16      	ldr	r3, [pc, #88]	; (802e008 <__sfp+0x88>)
 802dfb0:	60e3      	str	r3, [r4, #12]
 802dfb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 802dfb6:	6665      	str	r5, [r4, #100]	; 0x64
 802dfb8:	f000 f847 	bl	802e04a <__retarget_lock_init_recursive>
 802dfbc:	f7ff ff96 	bl	802deec <__sfp_lock_release>
 802dfc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 802dfc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 802dfc8:	6025      	str	r5, [r4, #0]
 802dfca:	61a5      	str	r5, [r4, #24]
 802dfcc:	2208      	movs	r2, #8
 802dfce:	4629      	mov	r1, r5
 802dfd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 802dfd4:	f7ff fc1c 	bl	802d810 <memset>
 802dfd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 802dfdc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 802dfe0:	4620      	mov	r0, r4
 802dfe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802dfe4:	3468      	adds	r4, #104	; 0x68
 802dfe6:	e7d9      	b.n	802df9c <__sfp+0x1c>
 802dfe8:	2104      	movs	r1, #4
 802dfea:	4638      	mov	r0, r7
 802dfec:	f7ff ff62 	bl	802deb4 <__sfmoreglue>
 802dff0:	4604      	mov	r4, r0
 802dff2:	6030      	str	r0, [r6, #0]
 802dff4:	2800      	cmp	r0, #0
 802dff6:	d1d5      	bne.n	802dfa4 <__sfp+0x24>
 802dff8:	f7ff ff78 	bl	802deec <__sfp_lock_release>
 802dffc:	230c      	movs	r3, #12
 802dffe:	603b      	str	r3, [r7, #0]
 802e000:	e7ee      	b.n	802dfe0 <__sfp+0x60>
 802e002:	bf00      	nop
 802e004:	08031100 	.word	0x08031100
 802e008:	ffff0001 	.word	0xffff0001

0802e00c <_fwalk_reent>:
 802e00c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802e010:	4606      	mov	r6, r0
 802e012:	4688      	mov	r8, r1
 802e014:	f100 0448 	add.w	r4, r0, #72	; 0x48
 802e018:	2700      	movs	r7, #0
 802e01a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802e01e:	f1b9 0901 	subs.w	r9, r9, #1
 802e022:	d505      	bpl.n	802e030 <_fwalk_reent+0x24>
 802e024:	6824      	ldr	r4, [r4, #0]
 802e026:	2c00      	cmp	r4, #0
 802e028:	d1f7      	bne.n	802e01a <_fwalk_reent+0xe>
 802e02a:	4638      	mov	r0, r7
 802e02c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802e030:	89ab      	ldrh	r3, [r5, #12]
 802e032:	2b01      	cmp	r3, #1
 802e034:	d907      	bls.n	802e046 <_fwalk_reent+0x3a>
 802e036:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802e03a:	3301      	adds	r3, #1
 802e03c:	d003      	beq.n	802e046 <_fwalk_reent+0x3a>
 802e03e:	4629      	mov	r1, r5
 802e040:	4630      	mov	r0, r6
 802e042:	47c0      	blx	r8
 802e044:	4307      	orrs	r7, r0
 802e046:	3568      	adds	r5, #104	; 0x68
 802e048:	e7e9      	b.n	802e01e <_fwalk_reent+0x12>

0802e04a <__retarget_lock_init_recursive>:
 802e04a:	4770      	bx	lr

0802e04c <__retarget_lock_acquire_recursive>:
 802e04c:	4770      	bx	lr

0802e04e <__retarget_lock_release_recursive>:
 802e04e:	4770      	bx	lr

0802e050 <__swhatbuf_r>:
 802e050:	b570      	push	{r4, r5, r6, lr}
 802e052:	460e      	mov	r6, r1
 802e054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802e058:	2900      	cmp	r1, #0
 802e05a:	b096      	sub	sp, #88	; 0x58
 802e05c:	4614      	mov	r4, r2
 802e05e:	461d      	mov	r5, r3
 802e060:	da08      	bge.n	802e074 <__swhatbuf_r+0x24>
 802e062:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 802e066:	2200      	movs	r2, #0
 802e068:	602a      	str	r2, [r5, #0]
 802e06a:	061a      	lsls	r2, r3, #24
 802e06c:	d410      	bmi.n	802e090 <__swhatbuf_r+0x40>
 802e06e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802e072:	e00e      	b.n	802e092 <__swhatbuf_r+0x42>
 802e074:	466a      	mov	r2, sp
 802e076:	f000 fd0d 	bl	802ea94 <_fstat_r>
 802e07a:	2800      	cmp	r0, #0
 802e07c:	dbf1      	blt.n	802e062 <__swhatbuf_r+0x12>
 802e07e:	9a01      	ldr	r2, [sp, #4]
 802e080:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 802e084:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802e088:	425a      	negs	r2, r3
 802e08a:	415a      	adcs	r2, r3
 802e08c:	602a      	str	r2, [r5, #0]
 802e08e:	e7ee      	b.n	802e06e <__swhatbuf_r+0x1e>
 802e090:	2340      	movs	r3, #64	; 0x40
 802e092:	2000      	movs	r0, #0
 802e094:	6023      	str	r3, [r4, #0]
 802e096:	b016      	add	sp, #88	; 0x58
 802e098:	bd70      	pop	{r4, r5, r6, pc}
	...

0802e09c <__smakebuf_r>:
 802e09c:	898b      	ldrh	r3, [r1, #12]
 802e09e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 802e0a0:	079d      	lsls	r5, r3, #30
 802e0a2:	4606      	mov	r6, r0
 802e0a4:	460c      	mov	r4, r1
 802e0a6:	d507      	bpl.n	802e0b8 <__smakebuf_r+0x1c>
 802e0a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 802e0ac:	6023      	str	r3, [r4, #0]
 802e0ae:	6123      	str	r3, [r4, #16]
 802e0b0:	2301      	movs	r3, #1
 802e0b2:	6163      	str	r3, [r4, #20]
 802e0b4:	b002      	add	sp, #8
 802e0b6:	bd70      	pop	{r4, r5, r6, pc}
 802e0b8:	ab01      	add	r3, sp, #4
 802e0ba:	466a      	mov	r2, sp
 802e0bc:	f7ff ffc8 	bl	802e050 <__swhatbuf_r>
 802e0c0:	9900      	ldr	r1, [sp, #0]
 802e0c2:	4605      	mov	r5, r0
 802e0c4:	4630      	mov	r0, r6
 802e0c6:	f7ff fc17 	bl	802d8f8 <_malloc_r>
 802e0ca:	b948      	cbnz	r0, 802e0e0 <__smakebuf_r+0x44>
 802e0cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802e0d0:	059a      	lsls	r2, r3, #22
 802e0d2:	d4ef      	bmi.n	802e0b4 <__smakebuf_r+0x18>
 802e0d4:	f023 0303 	bic.w	r3, r3, #3
 802e0d8:	f043 0302 	orr.w	r3, r3, #2
 802e0dc:	81a3      	strh	r3, [r4, #12]
 802e0de:	e7e3      	b.n	802e0a8 <__smakebuf_r+0xc>
 802e0e0:	4b0d      	ldr	r3, [pc, #52]	; (802e118 <__smakebuf_r+0x7c>)
 802e0e2:	62b3      	str	r3, [r6, #40]	; 0x28
 802e0e4:	89a3      	ldrh	r3, [r4, #12]
 802e0e6:	6020      	str	r0, [r4, #0]
 802e0e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802e0ec:	81a3      	strh	r3, [r4, #12]
 802e0ee:	9b00      	ldr	r3, [sp, #0]
 802e0f0:	6163      	str	r3, [r4, #20]
 802e0f2:	9b01      	ldr	r3, [sp, #4]
 802e0f4:	6120      	str	r0, [r4, #16]
 802e0f6:	b15b      	cbz	r3, 802e110 <__smakebuf_r+0x74>
 802e0f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802e0fc:	4630      	mov	r0, r6
 802e0fe:	f000 fcdb 	bl	802eab8 <_isatty_r>
 802e102:	b128      	cbz	r0, 802e110 <__smakebuf_r+0x74>
 802e104:	89a3      	ldrh	r3, [r4, #12]
 802e106:	f023 0303 	bic.w	r3, r3, #3
 802e10a:	f043 0301 	orr.w	r3, r3, #1
 802e10e:	81a3      	strh	r3, [r4, #12]
 802e110:	89a0      	ldrh	r0, [r4, #12]
 802e112:	4305      	orrs	r5, r0
 802e114:	81a5      	strh	r5, [r4, #12]
 802e116:	e7cd      	b.n	802e0b4 <__smakebuf_r+0x18>
 802e118:	0802dea9 	.word	0x0802dea9

0802e11c <__malloc_lock>:
 802e11c:	4801      	ldr	r0, [pc, #4]	; (802e124 <__malloc_lock+0x8>)
 802e11e:	f7ff bf95 	b.w	802e04c <__retarget_lock_acquire_recursive>
 802e122:	bf00      	nop
 802e124:	200011d8 	.word	0x200011d8

0802e128 <__malloc_unlock>:
 802e128:	4801      	ldr	r0, [pc, #4]	; (802e130 <__malloc_unlock+0x8>)
 802e12a:	f7ff bf90 	b.w	802e04e <__retarget_lock_release_recursive>
 802e12e:	bf00      	nop
 802e130:	200011d8 	.word	0x200011d8

0802e134 <__ssputs_r>:
 802e134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802e138:	688e      	ldr	r6, [r1, #8]
 802e13a:	429e      	cmp	r6, r3
 802e13c:	4682      	mov	sl, r0
 802e13e:	460c      	mov	r4, r1
 802e140:	4690      	mov	r8, r2
 802e142:	461f      	mov	r7, r3
 802e144:	d838      	bhi.n	802e1b8 <__ssputs_r+0x84>
 802e146:	898a      	ldrh	r2, [r1, #12]
 802e148:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802e14c:	d032      	beq.n	802e1b4 <__ssputs_r+0x80>
 802e14e:	6825      	ldr	r5, [r4, #0]
 802e150:	6909      	ldr	r1, [r1, #16]
 802e152:	eba5 0901 	sub.w	r9, r5, r1
 802e156:	6965      	ldr	r5, [r4, #20]
 802e158:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802e15c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 802e160:	3301      	adds	r3, #1
 802e162:	444b      	add	r3, r9
 802e164:	106d      	asrs	r5, r5, #1
 802e166:	429d      	cmp	r5, r3
 802e168:	bf38      	it	cc
 802e16a:	461d      	movcc	r5, r3
 802e16c:	0553      	lsls	r3, r2, #21
 802e16e:	d531      	bpl.n	802e1d4 <__ssputs_r+0xa0>
 802e170:	4629      	mov	r1, r5
 802e172:	f7ff fbc1 	bl	802d8f8 <_malloc_r>
 802e176:	4606      	mov	r6, r0
 802e178:	b950      	cbnz	r0, 802e190 <__ssputs_r+0x5c>
 802e17a:	230c      	movs	r3, #12
 802e17c:	f8ca 3000 	str.w	r3, [sl]
 802e180:	89a3      	ldrh	r3, [r4, #12]
 802e182:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802e186:	81a3      	strh	r3, [r4, #12]
 802e188:	f04f 30ff 	mov.w	r0, #4294967295
 802e18c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802e190:	6921      	ldr	r1, [r4, #16]
 802e192:	464a      	mov	r2, r9
 802e194:	f000 fcb2 	bl	802eafc <memcpy>
 802e198:	89a3      	ldrh	r3, [r4, #12]
 802e19a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 802e19e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802e1a2:	81a3      	strh	r3, [r4, #12]
 802e1a4:	6126      	str	r6, [r4, #16]
 802e1a6:	6165      	str	r5, [r4, #20]
 802e1a8:	444e      	add	r6, r9
 802e1aa:	eba5 0509 	sub.w	r5, r5, r9
 802e1ae:	6026      	str	r6, [r4, #0]
 802e1b0:	60a5      	str	r5, [r4, #8]
 802e1b2:	463e      	mov	r6, r7
 802e1b4:	42be      	cmp	r6, r7
 802e1b6:	d900      	bls.n	802e1ba <__ssputs_r+0x86>
 802e1b8:	463e      	mov	r6, r7
 802e1ba:	6820      	ldr	r0, [r4, #0]
 802e1bc:	4632      	mov	r2, r6
 802e1be:	4641      	mov	r1, r8
 802e1c0:	f000 fcaa 	bl	802eb18 <memmove>
 802e1c4:	68a3      	ldr	r3, [r4, #8]
 802e1c6:	1b9b      	subs	r3, r3, r6
 802e1c8:	60a3      	str	r3, [r4, #8]
 802e1ca:	6823      	ldr	r3, [r4, #0]
 802e1cc:	4433      	add	r3, r6
 802e1ce:	6023      	str	r3, [r4, #0]
 802e1d0:	2000      	movs	r0, #0
 802e1d2:	e7db      	b.n	802e18c <__ssputs_r+0x58>
 802e1d4:	462a      	mov	r2, r5
 802e1d6:	f000 fcb9 	bl	802eb4c <_realloc_r>
 802e1da:	4606      	mov	r6, r0
 802e1dc:	2800      	cmp	r0, #0
 802e1de:	d1e1      	bne.n	802e1a4 <__ssputs_r+0x70>
 802e1e0:	6921      	ldr	r1, [r4, #16]
 802e1e2:	4650      	mov	r0, sl
 802e1e4:	f7ff fb1c 	bl	802d820 <_free_r>
 802e1e8:	e7c7      	b.n	802e17a <__ssputs_r+0x46>
	...

0802e1ec <_svfiprintf_r>:
 802e1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802e1f0:	4698      	mov	r8, r3
 802e1f2:	898b      	ldrh	r3, [r1, #12]
 802e1f4:	061b      	lsls	r3, r3, #24
 802e1f6:	b09d      	sub	sp, #116	; 0x74
 802e1f8:	4607      	mov	r7, r0
 802e1fa:	460d      	mov	r5, r1
 802e1fc:	4614      	mov	r4, r2
 802e1fe:	d50e      	bpl.n	802e21e <_svfiprintf_r+0x32>
 802e200:	690b      	ldr	r3, [r1, #16]
 802e202:	b963      	cbnz	r3, 802e21e <_svfiprintf_r+0x32>
 802e204:	2140      	movs	r1, #64	; 0x40
 802e206:	f7ff fb77 	bl	802d8f8 <_malloc_r>
 802e20a:	6028      	str	r0, [r5, #0]
 802e20c:	6128      	str	r0, [r5, #16]
 802e20e:	b920      	cbnz	r0, 802e21a <_svfiprintf_r+0x2e>
 802e210:	230c      	movs	r3, #12
 802e212:	603b      	str	r3, [r7, #0]
 802e214:	f04f 30ff 	mov.w	r0, #4294967295
 802e218:	e0d1      	b.n	802e3be <_svfiprintf_r+0x1d2>
 802e21a:	2340      	movs	r3, #64	; 0x40
 802e21c:	616b      	str	r3, [r5, #20]
 802e21e:	2300      	movs	r3, #0
 802e220:	9309      	str	r3, [sp, #36]	; 0x24
 802e222:	2320      	movs	r3, #32
 802e224:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802e228:	f8cd 800c 	str.w	r8, [sp, #12]
 802e22c:	2330      	movs	r3, #48	; 0x30
 802e22e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 802e3d8 <_svfiprintf_r+0x1ec>
 802e232:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802e236:	f04f 0901 	mov.w	r9, #1
 802e23a:	4623      	mov	r3, r4
 802e23c:	469a      	mov	sl, r3
 802e23e:	f813 2b01 	ldrb.w	r2, [r3], #1
 802e242:	b10a      	cbz	r2, 802e248 <_svfiprintf_r+0x5c>
 802e244:	2a25      	cmp	r2, #37	; 0x25
 802e246:	d1f9      	bne.n	802e23c <_svfiprintf_r+0x50>
 802e248:	ebba 0b04 	subs.w	fp, sl, r4
 802e24c:	d00b      	beq.n	802e266 <_svfiprintf_r+0x7a>
 802e24e:	465b      	mov	r3, fp
 802e250:	4622      	mov	r2, r4
 802e252:	4629      	mov	r1, r5
 802e254:	4638      	mov	r0, r7
 802e256:	f7ff ff6d 	bl	802e134 <__ssputs_r>
 802e25a:	3001      	adds	r0, #1
 802e25c:	f000 80aa 	beq.w	802e3b4 <_svfiprintf_r+0x1c8>
 802e260:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802e262:	445a      	add	r2, fp
 802e264:	9209      	str	r2, [sp, #36]	; 0x24
 802e266:	f89a 3000 	ldrb.w	r3, [sl]
 802e26a:	2b00      	cmp	r3, #0
 802e26c:	f000 80a2 	beq.w	802e3b4 <_svfiprintf_r+0x1c8>
 802e270:	2300      	movs	r3, #0
 802e272:	f04f 32ff 	mov.w	r2, #4294967295
 802e276:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802e27a:	f10a 0a01 	add.w	sl, sl, #1
 802e27e:	9304      	str	r3, [sp, #16]
 802e280:	9307      	str	r3, [sp, #28]
 802e282:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802e286:	931a      	str	r3, [sp, #104]	; 0x68
 802e288:	4654      	mov	r4, sl
 802e28a:	2205      	movs	r2, #5
 802e28c:	f814 1b01 	ldrb.w	r1, [r4], #1
 802e290:	4851      	ldr	r0, [pc, #324]	; (802e3d8 <_svfiprintf_r+0x1ec>)
 802e292:	f7f1 ffad 	bl	80201f0 <memchr>
 802e296:	9a04      	ldr	r2, [sp, #16]
 802e298:	b9d8      	cbnz	r0, 802e2d2 <_svfiprintf_r+0xe6>
 802e29a:	06d0      	lsls	r0, r2, #27
 802e29c:	bf44      	itt	mi
 802e29e:	2320      	movmi	r3, #32
 802e2a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802e2a4:	0711      	lsls	r1, r2, #28
 802e2a6:	bf44      	itt	mi
 802e2a8:	232b      	movmi	r3, #43	; 0x2b
 802e2aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802e2ae:	f89a 3000 	ldrb.w	r3, [sl]
 802e2b2:	2b2a      	cmp	r3, #42	; 0x2a
 802e2b4:	d015      	beq.n	802e2e2 <_svfiprintf_r+0xf6>
 802e2b6:	9a07      	ldr	r2, [sp, #28]
 802e2b8:	4654      	mov	r4, sl
 802e2ba:	2000      	movs	r0, #0
 802e2bc:	f04f 0c0a 	mov.w	ip, #10
 802e2c0:	4621      	mov	r1, r4
 802e2c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 802e2c6:	3b30      	subs	r3, #48	; 0x30
 802e2c8:	2b09      	cmp	r3, #9
 802e2ca:	d94e      	bls.n	802e36a <_svfiprintf_r+0x17e>
 802e2cc:	b1b0      	cbz	r0, 802e2fc <_svfiprintf_r+0x110>
 802e2ce:	9207      	str	r2, [sp, #28]
 802e2d0:	e014      	b.n	802e2fc <_svfiprintf_r+0x110>
 802e2d2:	eba0 0308 	sub.w	r3, r0, r8
 802e2d6:	fa09 f303 	lsl.w	r3, r9, r3
 802e2da:	4313      	orrs	r3, r2
 802e2dc:	9304      	str	r3, [sp, #16]
 802e2de:	46a2      	mov	sl, r4
 802e2e0:	e7d2      	b.n	802e288 <_svfiprintf_r+0x9c>
 802e2e2:	9b03      	ldr	r3, [sp, #12]
 802e2e4:	1d19      	adds	r1, r3, #4
 802e2e6:	681b      	ldr	r3, [r3, #0]
 802e2e8:	9103      	str	r1, [sp, #12]
 802e2ea:	2b00      	cmp	r3, #0
 802e2ec:	bfbb      	ittet	lt
 802e2ee:	425b      	neglt	r3, r3
 802e2f0:	f042 0202 	orrlt.w	r2, r2, #2
 802e2f4:	9307      	strge	r3, [sp, #28]
 802e2f6:	9307      	strlt	r3, [sp, #28]
 802e2f8:	bfb8      	it	lt
 802e2fa:	9204      	strlt	r2, [sp, #16]
 802e2fc:	7823      	ldrb	r3, [r4, #0]
 802e2fe:	2b2e      	cmp	r3, #46	; 0x2e
 802e300:	d10c      	bne.n	802e31c <_svfiprintf_r+0x130>
 802e302:	7863      	ldrb	r3, [r4, #1]
 802e304:	2b2a      	cmp	r3, #42	; 0x2a
 802e306:	d135      	bne.n	802e374 <_svfiprintf_r+0x188>
 802e308:	9b03      	ldr	r3, [sp, #12]
 802e30a:	1d1a      	adds	r2, r3, #4
 802e30c:	681b      	ldr	r3, [r3, #0]
 802e30e:	9203      	str	r2, [sp, #12]
 802e310:	2b00      	cmp	r3, #0
 802e312:	bfb8      	it	lt
 802e314:	f04f 33ff 	movlt.w	r3, #4294967295
 802e318:	3402      	adds	r4, #2
 802e31a:	9305      	str	r3, [sp, #20]
 802e31c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 802e3e8 <_svfiprintf_r+0x1fc>
 802e320:	7821      	ldrb	r1, [r4, #0]
 802e322:	2203      	movs	r2, #3
 802e324:	4650      	mov	r0, sl
 802e326:	f7f1 ff63 	bl	80201f0 <memchr>
 802e32a:	b140      	cbz	r0, 802e33e <_svfiprintf_r+0x152>
 802e32c:	2340      	movs	r3, #64	; 0x40
 802e32e:	eba0 000a 	sub.w	r0, r0, sl
 802e332:	fa03 f000 	lsl.w	r0, r3, r0
 802e336:	9b04      	ldr	r3, [sp, #16]
 802e338:	4303      	orrs	r3, r0
 802e33a:	3401      	adds	r4, #1
 802e33c:	9304      	str	r3, [sp, #16]
 802e33e:	f814 1b01 	ldrb.w	r1, [r4], #1
 802e342:	4826      	ldr	r0, [pc, #152]	; (802e3dc <_svfiprintf_r+0x1f0>)
 802e344:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802e348:	2206      	movs	r2, #6
 802e34a:	f7f1 ff51 	bl	80201f0 <memchr>
 802e34e:	2800      	cmp	r0, #0
 802e350:	d038      	beq.n	802e3c4 <_svfiprintf_r+0x1d8>
 802e352:	4b23      	ldr	r3, [pc, #140]	; (802e3e0 <_svfiprintf_r+0x1f4>)
 802e354:	bb1b      	cbnz	r3, 802e39e <_svfiprintf_r+0x1b2>
 802e356:	9b03      	ldr	r3, [sp, #12]
 802e358:	3307      	adds	r3, #7
 802e35a:	f023 0307 	bic.w	r3, r3, #7
 802e35e:	3308      	adds	r3, #8
 802e360:	9303      	str	r3, [sp, #12]
 802e362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802e364:	4433      	add	r3, r6
 802e366:	9309      	str	r3, [sp, #36]	; 0x24
 802e368:	e767      	b.n	802e23a <_svfiprintf_r+0x4e>
 802e36a:	fb0c 3202 	mla	r2, ip, r2, r3
 802e36e:	460c      	mov	r4, r1
 802e370:	2001      	movs	r0, #1
 802e372:	e7a5      	b.n	802e2c0 <_svfiprintf_r+0xd4>
 802e374:	2300      	movs	r3, #0
 802e376:	3401      	adds	r4, #1
 802e378:	9305      	str	r3, [sp, #20]
 802e37a:	4619      	mov	r1, r3
 802e37c:	f04f 0c0a 	mov.w	ip, #10
 802e380:	4620      	mov	r0, r4
 802e382:	f810 2b01 	ldrb.w	r2, [r0], #1
 802e386:	3a30      	subs	r2, #48	; 0x30
 802e388:	2a09      	cmp	r2, #9
 802e38a:	d903      	bls.n	802e394 <_svfiprintf_r+0x1a8>
 802e38c:	2b00      	cmp	r3, #0
 802e38e:	d0c5      	beq.n	802e31c <_svfiprintf_r+0x130>
 802e390:	9105      	str	r1, [sp, #20]
 802e392:	e7c3      	b.n	802e31c <_svfiprintf_r+0x130>
 802e394:	fb0c 2101 	mla	r1, ip, r1, r2
 802e398:	4604      	mov	r4, r0
 802e39a:	2301      	movs	r3, #1
 802e39c:	e7f0      	b.n	802e380 <_svfiprintf_r+0x194>
 802e39e:	ab03      	add	r3, sp, #12
 802e3a0:	9300      	str	r3, [sp, #0]
 802e3a2:	462a      	mov	r2, r5
 802e3a4:	4b0f      	ldr	r3, [pc, #60]	; (802e3e4 <_svfiprintf_r+0x1f8>)
 802e3a6:	a904      	add	r1, sp, #16
 802e3a8:	4638      	mov	r0, r7
 802e3aa:	f3af 8000 	nop.w
 802e3ae:	1c42      	adds	r2, r0, #1
 802e3b0:	4606      	mov	r6, r0
 802e3b2:	d1d6      	bne.n	802e362 <_svfiprintf_r+0x176>
 802e3b4:	89ab      	ldrh	r3, [r5, #12]
 802e3b6:	065b      	lsls	r3, r3, #25
 802e3b8:	f53f af2c 	bmi.w	802e214 <_svfiprintf_r+0x28>
 802e3bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 802e3be:	b01d      	add	sp, #116	; 0x74
 802e3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802e3c4:	ab03      	add	r3, sp, #12
 802e3c6:	9300      	str	r3, [sp, #0]
 802e3c8:	462a      	mov	r2, r5
 802e3ca:	4b06      	ldr	r3, [pc, #24]	; (802e3e4 <_svfiprintf_r+0x1f8>)
 802e3cc:	a904      	add	r1, sp, #16
 802e3ce:	4638      	mov	r0, r7
 802e3d0:	f000 f9d4 	bl	802e77c <_printf_i>
 802e3d4:	e7eb      	b.n	802e3ae <_svfiprintf_r+0x1c2>
 802e3d6:	bf00      	nop
 802e3d8:	08031164 	.word	0x08031164
 802e3dc:	0803116e 	.word	0x0803116e
 802e3e0:	00000000 	.word	0x00000000
 802e3e4:	0802e135 	.word	0x0802e135
 802e3e8:	0803116a 	.word	0x0803116a

0802e3ec <__sfputc_r>:
 802e3ec:	6893      	ldr	r3, [r2, #8]
 802e3ee:	3b01      	subs	r3, #1
 802e3f0:	2b00      	cmp	r3, #0
 802e3f2:	b410      	push	{r4}
 802e3f4:	6093      	str	r3, [r2, #8]
 802e3f6:	da08      	bge.n	802e40a <__sfputc_r+0x1e>
 802e3f8:	6994      	ldr	r4, [r2, #24]
 802e3fa:	42a3      	cmp	r3, r4
 802e3fc:	db01      	blt.n	802e402 <__sfputc_r+0x16>
 802e3fe:	290a      	cmp	r1, #10
 802e400:	d103      	bne.n	802e40a <__sfputc_r+0x1e>
 802e402:	f85d 4b04 	ldr.w	r4, [sp], #4
 802e406:	f7ff bba9 	b.w	802db5c <__swbuf_r>
 802e40a:	6813      	ldr	r3, [r2, #0]
 802e40c:	1c58      	adds	r0, r3, #1
 802e40e:	6010      	str	r0, [r2, #0]
 802e410:	7019      	strb	r1, [r3, #0]
 802e412:	4608      	mov	r0, r1
 802e414:	f85d 4b04 	ldr.w	r4, [sp], #4
 802e418:	4770      	bx	lr

0802e41a <__sfputs_r>:
 802e41a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802e41c:	4606      	mov	r6, r0
 802e41e:	460f      	mov	r7, r1
 802e420:	4614      	mov	r4, r2
 802e422:	18d5      	adds	r5, r2, r3
 802e424:	42ac      	cmp	r4, r5
 802e426:	d101      	bne.n	802e42c <__sfputs_r+0x12>
 802e428:	2000      	movs	r0, #0
 802e42a:	e007      	b.n	802e43c <__sfputs_r+0x22>
 802e42c:	f814 1b01 	ldrb.w	r1, [r4], #1
 802e430:	463a      	mov	r2, r7
 802e432:	4630      	mov	r0, r6
 802e434:	f7ff ffda 	bl	802e3ec <__sfputc_r>
 802e438:	1c43      	adds	r3, r0, #1
 802e43a:	d1f3      	bne.n	802e424 <__sfputs_r+0xa>
 802e43c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802e440 <_vfiprintf_r>:
 802e440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802e444:	460d      	mov	r5, r1
 802e446:	b09d      	sub	sp, #116	; 0x74
 802e448:	4614      	mov	r4, r2
 802e44a:	4698      	mov	r8, r3
 802e44c:	4606      	mov	r6, r0
 802e44e:	b118      	cbz	r0, 802e458 <_vfiprintf_r+0x18>
 802e450:	6983      	ldr	r3, [r0, #24]
 802e452:	b90b      	cbnz	r3, 802e458 <_vfiprintf_r+0x18>
 802e454:	f7ff fd5c 	bl	802df10 <__sinit>
 802e458:	4b89      	ldr	r3, [pc, #548]	; (802e680 <_vfiprintf_r+0x240>)
 802e45a:	429d      	cmp	r5, r3
 802e45c:	d11b      	bne.n	802e496 <_vfiprintf_r+0x56>
 802e45e:	6875      	ldr	r5, [r6, #4]
 802e460:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802e462:	07d9      	lsls	r1, r3, #31
 802e464:	d405      	bmi.n	802e472 <_vfiprintf_r+0x32>
 802e466:	89ab      	ldrh	r3, [r5, #12]
 802e468:	059a      	lsls	r2, r3, #22
 802e46a:	d402      	bmi.n	802e472 <_vfiprintf_r+0x32>
 802e46c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802e46e:	f7ff fded 	bl	802e04c <__retarget_lock_acquire_recursive>
 802e472:	89ab      	ldrh	r3, [r5, #12]
 802e474:	071b      	lsls	r3, r3, #28
 802e476:	d501      	bpl.n	802e47c <_vfiprintf_r+0x3c>
 802e478:	692b      	ldr	r3, [r5, #16]
 802e47a:	b9eb      	cbnz	r3, 802e4b8 <_vfiprintf_r+0x78>
 802e47c:	4629      	mov	r1, r5
 802e47e:	4630      	mov	r0, r6
 802e480:	f7ff fbbe 	bl	802dc00 <__swsetup_r>
 802e484:	b1c0      	cbz	r0, 802e4b8 <_vfiprintf_r+0x78>
 802e486:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802e488:	07dc      	lsls	r4, r3, #31
 802e48a:	d50e      	bpl.n	802e4aa <_vfiprintf_r+0x6a>
 802e48c:	f04f 30ff 	mov.w	r0, #4294967295
 802e490:	b01d      	add	sp, #116	; 0x74
 802e492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802e496:	4b7b      	ldr	r3, [pc, #492]	; (802e684 <_vfiprintf_r+0x244>)
 802e498:	429d      	cmp	r5, r3
 802e49a:	d101      	bne.n	802e4a0 <_vfiprintf_r+0x60>
 802e49c:	68b5      	ldr	r5, [r6, #8]
 802e49e:	e7df      	b.n	802e460 <_vfiprintf_r+0x20>
 802e4a0:	4b79      	ldr	r3, [pc, #484]	; (802e688 <_vfiprintf_r+0x248>)
 802e4a2:	429d      	cmp	r5, r3
 802e4a4:	bf08      	it	eq
 802e4a6:	68f5      	ldreq	r5, [r6, #12]
 802e4a8:	e7da      	b.n	802e460 <_vfiprintf_r+0x20>
 802e4aa:	89ab      	ldrh	r3, [r5, #12]
 802e4ac:	0598      	lsls	r0, r3, #22
 802e4ae:	d4ed      	bmi.n	802e48c <_vfiprintf_r+0x4c>
 802e4b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802e4b2:	f7ff fdcc 	bl	802e04e <__retarget_lock_release_recursive>
 802e4b6:	e7e9      	b.n	802e48c <_vfiprintf_r+0x4c>
 802e4b8:	2300      	movs	r3, #0
 802e4ba:	9309      	str	r3, [sp, #36]	; 0x24
 802e4bc:	2320      	movs	r3, #32
 802e4be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802e4c2:	f8cd 800c 	str.w	r8, [sp, #12]
 802e4c6:	2330      	movs	r3, #48	; 0x30
 802e4c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 802e68c <_vfiprintf_r+0x24c>
 802e4cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802e4d0:	f04f 0901 	mov.w	r9, #1
 802e4d4:	4623      	mov	r3, r4
 802e4d6:	469a      	mov	sl, r3
 802e4d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 802e4dc:	b10a      	cbz	r2, 802e4e2 <_vfiprintf_r+0xa2>
 802e4de:	2a25      	cmp	r2, #37	; 0x25
 802e4e0:	d1f9      	bne.n	802e4d6 <_vfiprintf_r+0x96>
 802e4e2:	ebba 0b04 	subs.w	fp, sl, r4
 802e4e6:	d00b      	beq.n	802e500 <_vfiprintf_r+0xc0>
 802e4e8:	465b      	mov	r3, fp
 802e4ea:	4622      	mov	r2, r4
 802e4ec:	4629      	mov	r1, r5
 802e4ee:	4630      	mov	r0, r6
 802e4f0:	f7ff ff93 	bl	802e41a <__sfputs_r>
 802e4f4:	3001      	adds	r0, #1
 802e4f6:	f000 80aa 	beq.w	802e64e <_vfiprintf_r+0x20e>
 802e4fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802e4fc:	445a      	add	r2, fp
 802e4fe:	9209      	str	r2, [sp, #36]	; 0x24
 802e500:	f89a 3000 	ldrb.w	r3, [sl]
 802e504:	2b00      	cmp	r3, #0
 802e506:	f000 80a2 	beq.w	802e64e <_vfiprintf_r+0x20e>
 802e50a:	2300      	movs	r3, #0
 802e50c:	f04f 32ff 	mov.w	r2, #4294967295
 802e510:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802e514:	f10a 0a01 	add.w	sl, sl, #1
 802e518:	9304      	str	r3, [sp, #16]
 802e51a:	9307      	str	r3, [sp, #28]
 802e51c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802e520:	931a      	str	r3, [sp, #104]	; 0x68
 802e522:	4654      	mov	r4, sl
 802e524:	2205      	movs	r2, #5
 802e526:	f814 1b01 	ldrb.w	r1, [r4], #1
 802e52a:	4858      	ldr	r0, [pc, #352]	; (802e68c <_vfiprintf_r+0x24c>)
 802e52c:	f7f1 fe60 	bl	80201f0 <memchr>
 802e530:	9a04      	ldr	r2, [sp, #16]
 802e532:	b9d8      	cbnz	r0, 802e56c <_vfiprintf_r+0x12c>
 802e534:	06d1      	lsls	r1, r2, #27
 802e536:	bf44      	itt	mi
 802e538:	2320      	movmi	r3, #32
 802e53a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802e53e:	0713      	lsls	r3, r2, #28
 802e540:	bf44      	itt	mi
 802e542:	232b      	movmi	r3, #43	; 0x2b
 802e544:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802e548:	f89a 3000 	ldrb.w	r3, [sl]
 802e54c:	2b2a      	cmp	r3, #42	; 0x2a
 802e54e:	d015      	beq.n	802e57c <_vfiprintf_r+0x13c>
 802e550:	9a07      	ldr	r2, [sp, #28]
 802e552:	4654      	mov	r4, sl
 802e554:	2000      	movs	r0, #0
 802e556:	f04f 0c0a 	mov.w	ip, #10
 802e55a:	4621      	mov	r1, r4
 802e55c:	f811 3b01 	ldrb.w	r3, [r1], #1
 802e560:	3b30      	subs	r3, #48	; 0x30
 802e562:	2b09      	cmp	r3, #9
 802e564:	d94e      	bls.n	802e604 <_vfiprintf_r+0x1c4>
 802e566:	b1b0      	cbz	r0, 802e596 <_vfiprintf_r+0x156>
 802e568:	9207      	str	r2, [sp, #28]
 802e56a:	e014      	b.n	802e596 <_vfiprintf_r+0x156>
 802e56c:	eba0 0308 	sub.w	r3, r0, r8
 802e570:	fa09 f303 	lsl.w	r3, r9, r3
 802e574:	4313      	orrs	r3, r2
 802e576:	9304      	str	r3, [sp, #16]
 802e578:	46a2      	mov	sl, r4
 802e57a:	e7d2      	b.n	802e522 <_vfiprintf_r+0xe2>
 802e57c:	9b03      	ldr	r3, [sp, #12]
 802e57e:	1d19      	adds	r1, r3, #4
 802e580:	681b      	ldr	r3, [r3, #0]
 802e582:	9103      	str	r1, [sp, #12]
 802e584:	2b00      	cmp	r3, #0
 802e586:	bfbb      	ittet	lt
 802e588:	425b      	neglt	r3, r3
 802e58a:	f042 0202 	orrlt.w	r2, r2, #2
 802e58e:	9307      	strge	r3, [sp, #28]
 802e590:	9307      	strlt	r3, [sp, #28]
 802e592:	bfb8      	it	lt
 802e594:	9204      	strlt	r2, [sp, #16]
 802e596:	7823      	ldrb	r3, [r4, #0]
 802e598:	2b2e      	cmp	r3, #46	; 0x2e
 802e59a:	d10c      	bne.n	802e5b6 <_vfiprintf_r+0x176>
 802e59c:	7863      	ldrb	r3, [r4, #1]
 802e59e:	2b2a      	cmp	r3, #42	; 0x2a
 802e5a0:	d135      	bne.n	802e60e <_vfiprintf_r+0x1ce>
 802e5a2:	9b03      	ldr	r3, [sp, #12]
 802e5a4:	1d1a      	adds	r2, r3, #4
 802e5a6:	681b      	ldr	r3, [r3, #0]
 802e5a8:	9203      	str	r2, [sp, #12]
 802e5aa:	2b00      	cmp	r3, #0
 802e5ac:	bfb8      	it	lt
 802e5ae:	f04f 33ff 	movlt.w	r3, #4294967295
 802e5b2:	3402      	adds	r4, #2
 802e5b4:	9305      	str	r3, [sp, #20]
 802e5b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 802e69c <_vfiprintf_r+0x25c>
 802e5ba:	7821      	ldrb	r1, [r4, #0]
 802e5bc:	2203      	movs	r2, #3
 802e5be:	4650      	mov	r0, sl
 802e5c0:	f7f1 fe16 	bl	80201f0 <memchr>
 802e5c4:	b140      	cbz	r0, 802e5d8 <_vfiprintf_r+0x198>
 802e5c6:	2340      	movs	r3, #64	; 0x40
 802e5c8:	eba0 000a 	sub.w	r0, r0, sl
 802e5cc:	fa03 f000 	lsl.w	r0, r3, r0
 802e5d0:	9b04      	ldr	r3, [sp, #16]
 802e5d2:	4303      	orrs	r3, r0
 802e5d4:	3401      	adds	r4, #1
 802e5d6:	9304      	str	r3, [sp, #16]
 802e5d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 802e5dc:	482c      	ldr	r0, [pc, #176]	; (802e690 <_vfiprintf_r+0x250>)
 802e5de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802e5e2:	2206      	movs	r2, #6
 802e5e4:	f7f1 fe04 	bl	80201f0 <memchr>
 802e5e8:	2800      	cmp	r0, #0
 802e5ea:	d03f      	beq.n	802e66c <_vfiprintf_r+0x22c>
 802e5ec:	4b29      	ldr	r3, [pc, #164]	; (802e694 <_vfiprintf_r+0x254>)
 802e5ee:	bb1b      	cbnz	r3, 802e638 <_vfiprintf_r+0x1f8>
 802e5f0:	9b03      	ldr	r3, [sp, #12]
 802e5f2:	3307      	adds	r3, #7
 802e5f4:	f023 0307 	bic.w	r3, r3, #7
 802e5f8:	3308      	adds	r3, #8
 802e5fa:	9303      	str	r3, [sp, #12]
 802e5fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802e5fe:	443b      	add	r3, r7
 802e600:	9309      	str	r3, [sp, #36]	; 0x24
 802e602:	e767      	b.n	802e4d4 <_vfiprintf_r+0x94>
 802e604:	fb0c 3202 	mla	r2, ip, r2, r3
 802e608:	460c      	mov	r4, r1
 802e60a:	2001      	movs	r0, #1
 802e60c:	e7a5      	b.n	802e55a <_vfiprintf_r+0x11a>
 802e60e:	2300      	movs	r3, #0
 802e610:	3401      	adds	r4, #1
 802e612:	9305      	str	r3, [sp, #20]
 802e614:	4619      	mov	r1, r3
 802e616:	f04f 0c0a 	mov.w	ip, #10
 802e61a:	4620      	mov	r0, r4
 802e61c:	f810 2b01 	ldrb.w	r2, [r0], #1
 802e620:	3a30      	subs	r2, #48	; 0x30
 802e622:	2a09      	cmp	r2, #9
 802e624:	d903      	bls.n	802e62e <_vfiprintf_r+0x1ee>
 802e626:	2b00      	cmp	r3, #0
 802e628:	d0c5      	beq.n	802e5b6 <_vfiprintf_r+0x176>
 802e62a:	9105      	str	r1, [sp, #20]
 802e62c:	e7c3      	b.n	802e5b6 <_vfiprintf_r+0x176>
 802e62e:	fb0c 2101 	mla	r1, ip, r1, r2
 802e632:	4604      	mov	r4, r0
 802e634:	2301      	movs	r3, #1
 802e636:	e7f0      	b.n	802e61a <_vfiprintf_r+0x1da>
 802e638:	ab03      	add	r3, sp, #12
 802e63a:	9300      	str	r3, [sp, #0]
 802e63c:	462a      	mov	r2, r5
 802e63e:	4b16      	ldr	r3, [pc, #88]	; (802e698 <_vfiprintf_r+0x258>)
 802e640:	a904      	add	r1, sp, #16
 802e642:	4630      	mov	r0, r6
 802e644:	f3af 8000 	nop.w
 802e648:	4607      	mov	r7, r0
 802e64a:	1c78      	adds	r0, r7, #1
 802e64c:	d1d6      	bne.n	802e5fc <_vfiprintf_r+0x1bc>
 802e64e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802e650:	07d9      	lsls	r1, r3, #31
 802e652:	d405      	bmi.n	802e660 <_vfiprintf_r+0x220>
 802e654:	89ab      	ldrh	r3, [r5, #12]
 802e656:	059a      	lsls	r2, r3, #22
 802e658:	d402      	bmi.n	802e660 <_vfiprintf_r+0x220>
 802e65a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802e65c:	f7ff fcf7 	bl	802e04e <__retarget_lock_release_recursive>
 802e660:	89ab      	ldrh	r3, [r5, #12]
 802e662:	065b      	lsls	r3, r3, #25
 802e664:	f53f af12 	bmi.w	802e48c <_vfiprintf_r+0x4c>
 802e668:	9809      	ldr	r0, [sp, #36]	; 0x24
 802e66a:	e711      	b.n	802e490 <_vfiprintf_r+0x50>
 802e66c:	ab03      	add	r3, sp, #12
 802e66e:	9300      	str	r3, [sp, #0]
 802e670:	462a      	mov	r2, r5
 802e672:	4b09      	ldr	r3, [pc, #36]	; (802e698 <_vfiprintf_r+0x258>)
 802e674:	a904      	add	r1, sp, #16
 802e676:	4630      	mov	r0, r6
 802e678:	f000 f880 	bl	802e77c <_printf_i>
 802e67c:	e7e4      	b.n	802e648 <_vfiprintf_r+0x208>
 802e67e:	bf00      	nop
 802e680:	08031124 	.word	0x08031124
 802e684:	08031144 	.word	0x08031144
 802e688:	08031104 	.word	0x08031104
 802e68c:	08031164 	.word	0x08031164
 802e690:	0803116e 	.word	0x0803116e
 802e694:	00000000 	.word	0x00000000
 802e698:	0802e41b 	.word	0x0802e41b
 802e69c:	0803116a 	.word	0x0803116a

0802e6a0 <_printf_common>:
 802e6a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802e6a4:	4616      	mov	r6, r2
 802e6a6:	4699      	mov	r9, r3
 802e6a8:	688a      	ldr	r2, [r1, #8]
 802e6aa:	690b      	ldr	r3, [r1, #16]
 802e6ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802e6b0:	4293      	cmp	r3, r2
 802e6b2:	bfb8      	it	lt
 802e6b4:	4613      	movlt	r3, r2
 802e6b6:	6033      	str	r3, [r6, #0]
 802e6b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 802e6bc:	4607      	mov	r7, r0
 802e6be:	460c      	mov	r4, r1
 802e6c0:	b10a      	cbz	r2, 802e6c6 <_printf_common+0x26>
 802e6c2:	3301      	adds	r3, #1
 802e6c4:	6033      	str	r3, [r6, #0]
 802e6c6:	6823      	ldr	r3, [r4, #0]
 802e6c8:	0699      	lsls	r1, r3, #26
 802e6ca:	bf42      	ittt	mi
 802e6cc:	6833      	ldrmi	r3, [r6, #0]
 802e6ce:	3302      	addmi	r3, #2
 802e6d0:	6033      	strmi	r3, [r6, #0]
 802e6d2:	6825      	ldr	r5, [r4, #0]
 802e6d4:	f015 0506 	ands.w	r5, r5, #6
 802e6d8:	d106      	bne.n	802e6e8 <_printf_common+0x48>
 802e6da:	f104 0a19 	add.w	sl, r4, #25
 802e6de:	68e3      	ldr	r3, [r4, #12]
 802e6e0:	6832      	ldr	r2, [r6, #0]
 802e6e2:	1a9b      	subs	r3, r3, r2
 802e6e4:	42ab      	cmp	r3, r5
 802e6e6:	dc26      	bgt.n	802e736 <_printf_common+0x96>
 802e6e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 802e6ec:	1e13      	subs	r3, r2, #0
 802e6ee:	6822      	ldr	r2, [r4, #0]
 802e6f0:	bf18      	it	ne
 802e6f2:	2301      	movne	r3, #1
 802e6f4:	0692      	lsls	r2, r2, #26
 802e6f6:	d42b      	bmi.n	802e750 <_printf_common+0xb0>
 802e6f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 802e6fc:	4649      	mov	r1, r9
 802e6fe:	4638      	mov	r0, r7
 802e700:	47c0      	blx	r8
 802e702:	3001      	adds	r0, #1
 802e704:	d01e      	beq.n	802e744 <_printf_common+0xa4>
 802e706:	6823      	ldr	r3, [r4, #0]
 802e708:	68e5      	ldr	r5, [r4, #12]
 802e70a:	6832      	ldr	r2, [r6, #0]
 802e70c:	f003 0306 	and.w	r3, r3, #6
 802e710:	2b04      	cmp	r3, #4
 802e712:	bf08      	it	eq
 802e714:	1aad      	subeq	r5, r5, r2
 802e716:	68a3      	ldr	r3, [r4, #8]
 802e718:	6922      	ldr	r2, [r4, #16]
 802e71a:	bf0c      	ite	eq
 802e71c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802e720:	2500      	movne	r5, #0
 802e722:	4293      	cmp	r3, r2
 802e724:	bfc4      	itt	gt
 802e726:	1a9b      	subgt	r3, r3, r2
 802e728:	18ed      	addgt	r5, r5, r3
 802e72a:	2600      	movs	r6, #0
 802e72c:	341a      	adds	r4, #26
 802e72e:	42b5      	cmp	r5, r6
 802e730:	d11a      	bne.n	802e768 <_printf_common+0xc8>
 802e732:	2000      	movs	r0, #0
 802e734:	e008      	b.n	802e748 <_printf_common+0xa8>
 802e736:	2301      	movs	r3, #1
 802e738:	4652      	mov	r2, sl
 802e73a:	4649      	mov	r1, r9
 802e73c:	4638      	mov	r0, r7
 802e73e:	47c0      	blx	r8
 802e740:	3001      	adds	r0, #1
 802e742:	d103      	bne.n	802e74c <_printf_common+0xac>
 802e744:	f04f 30ff 	mov.w	r0, #4294967295
 802e748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802e74c:	3501      	adds	r5, #1
 802e74e:	e7c6      	b.n	802e6de <_printf_common+0x3e>
 802e750:	18e1      	adds	r1, r4, r3
 802e752:	1c5a      	adds	r2, r3, #1
 802e754:	2030      	movs	r0, #48	; 0x30
 802e756:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 802e75a:	4422      	add	r2, r4
 802e75c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 802e760:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 802e764:	3302      	adds	r3, #2
 802e766:	e7c7      	b.n	802e6f8 <_printf_common+0x58>
 802e768:	2301      	movs	r3, #1
 802e76a:	4622      	mov	r2, r4
 802e76c:	4649      	mov	r1, r9
 802e76e:	4638      	mov	r0, r7
 802e770:	47c0      	blx	r8
 802e772:	3001      	adds	r0, #1
 802e774:	d0e6      	beq.n	802e744 <_printf_common+0xa4>
 802e776:	3601      	adds	r6, #1
 802e778:	e7d9      	b.n	802e72e <_printf_common+0x8e>
	...

0802e77c <_printf_i>:
 802e77c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802e780:	7e0f      	ldrb	r7, [r1, #24]
 802e782:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 802e784:	2f78      	cmp	r7, #120	; 0x78
 802e786:	4691      	mov	r9, r2
 802e788:	4680      	mov	r8, r0
 802e78a:	460c      	mov	r4, r1
 802e78c:	469a      	mov	sl, r3
 802e78e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 802e792:	d807      	bhi.n	802e7a4 <_printf_i+0x28>
 802e794:	2f62      	cmp	r7, #98	; 0x62
 802e796:	d80a      	bhi.n	802e7ae <_printf_i+0x32>
 802e798:	2f00      	cmp	r7, #0
 802e79a:	f000 80d8 	beq.w	802e94e <_printf_i+0x1d2>
 802e79e:	2f58      	cmp	r7, #88	; 0x58
 802e7a0:	f000 80a3 	beq.w	802e8ea <_printf_i+0x16e>
 802e7a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802e7a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 802e7ac:	e03a      	b.n	802e824 <_printf_i+0xa8>
 802e7ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 802e7b2:	2b15      	cmp	r3, #21
 802e7b4:	d8f6      	bhi.n	802e7a4 <_printf_i+0x28>
 802e7b6:	a101      	add	r1, pc, #4	; (adr r1, 802e7bc <_printf_i+0x40>)
 802e7b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 802e7bc:	0802e815 	.word	0x0802e815
 802e7c0:	0802e829 	.word	0x0802e829
 802e7c4:	0802e7a5 	.word	0x0802e7a5
 802e7c8:	0802e7a5 	.word	0x0802e7a5
 802e7cc:	0802e7a5 	.word	0x0802e7a5
 802e7d0:	0802e7a5 	.word	0x0802e7a5
 802e7d4:	0802e829 	.word	0x0802e829
 802e7d8:	0802e7a5 	.word	0x0802e7a5
 802e7dc:	0802e7a5 	.word	0x0802e7a5
 802e7e0:	0802e7a5 	.word	0x0802e7a5
 802e7e4:	0802e7a5 	.word	0x0802e7a5
 802e7e8:	0802e935 	.word	0x0802e935
 802e7ec:	0802e859 	.word	0x0802e859
 802e7f0:	0802e917 	.word	0x0802e917
 802e7f4:	0802e7a5 	.word	0x0802e7a5
 802e7f8:	0802e7a5 	.word	0x0802e7a5
 802e7fc:	0802e957 	.word	0x0802e957
 802e800:	0802e7a5 	.word	0x0802e7a5
 802e804:	0802e859 	.word	0x0802e859
 802e808:	0802e7a5 	.word	0x0802e7a5
 802e80c:	0802e7a5 	.word	0x0802e7a5
 802e810:	0802e91f 	.word	0x0802e91f
 802e814:	682b      	ldr	r3, [r5, #0]
 802e816:	1d1a      	adds	r2, r3, #4
 802e818:	681b      	ldr	r3, [r3, #0]
 802e81a:	602a      	str	r2, [r5, #0]
 802e81c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802e820:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 802e824:	2301      	movs	r3, #1
 802e826:	e0a3      	b.n	802e970 <_printf_i+0x1f4>
 802e828:	6820      	ldr	r0, [r4, #0]
 802e82a:	6829      	ldr	r1, [r5, #0]
 802e82c:	0606      	lsls	r6, r0, #24
 802e82e:	f101 0304 	add.w	r3, r1, #4
 802e832:	d50a      	bpl.n	802e84a <_printf_i+0xce>
 802e834:	680e      	ldr	r6, [r1, #0]
 802e836:	602b      	str	r3, [r5, #0]
 802e838:	2e00      	cmp	r6, #0
 802e83a:	da03      	bge.n	802e844 <_printf_i+0xc8>
 802e83c:	232d      	movs	r3, #45	; 0x2d
 802e83e:	4276      	negs	r6, r6
 802e840:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802e844:	485e      	ldr	r0, [pc, #376]	; (802e9c0 <_printf_i+0x244>)
 802e846:	230a      	movs	r3, #10
 802e848:	e019      	b.n	802e87e <_printf_i+0x102>
 802e84a:	680e      	ldr	r6, [r1, #0]
 802e84c:	602b      	str	r3, [r5, #0]
 802e84e:	f010 0f40 	tst.w	r0, #64	; 0x40
 802e852:	bf18      	it	ne
 802e854:	b236      	sxthne	r6, r6
 802e856:	e7ef      	b.n	802e838 <_printf_i+0xbc>
 802e858:	682b      	ldr	r3, [r5, #0]
 802e85a:	6820      	ldr	r0, [r4, #0]
 802e85c:	1d19      	adds	r1, r3, #4
 802e85e:	6029      	str	r1, [r5, #0]
 802e860:	0601      	lsls	r1, r0, #24
 802e862:	d501      	bpl.n	802e868 <_printf_i+0xec>
 802e864:	681e      	ldr	r6, [r3, #0]
 802e866:	e002      	b.n	802e86e <_printf_i+0xf2>
 802e868:	0646      	lsls	r6, r0, #25
 802e86a:	d5fb      	bpl.n	802e864 <_printf_i+0xe8>
 802e86c:	881e      	ldrh	r6, [r3, #0]
 802e86e:	4854      	ldr	r0, [pc, #336]	; (802e9c0 <_printf_i+0x244>)
 802e870:	2f6f      	cmp	r7, #111	; 0x6f
 802e872:	bf0c      	ite	eq
 802e874:	2308      	moveq	r3, #8
 802e876:	230a      	movne	r3, #10
 802e878:	2100      	movs	r1, #0
 802e87a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 802e87e:	6865      	ldr	r5, [r4, #4]
 802e880:	60a5      	str	r5, [r4, #8]
 802e882:	2d00      	cmp	r5, #0
 802e884:	bfa2      	ittt	ge
 802e886:	6821      	ldrge	r1, [r4, #0]
 802e888:	f021 0104 	bicge.w	r1, r1, #4
 802e88c:	6021      	strge	r1, [r4, #0]
 802e88e:	b90e      	cbnz	r6, 802e894 <_printf_i+0x118>
 802e890:	2d00      	cmp	r5, #0
 802e892:	d04d      	beq.n	802e930 <_printf_i+0x1b4>
 802e894:	4615      	mov	r5, r2
 802e896:	fbb6 f1f3 	udiv	r1, r6, r3
 802e89a:	fb03 6711 	mls	r7, r3, r1, r6
 802e89e:	5dc7      	ldrb	r7, [r0, r7]
 802e8a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 802e8a4:	4637      	mov	r7, r6
 802e8a6:	42bb      	cmp	r3, r7
 802e8a8:	460e      	mov	r6, r1
 802e8aa:	d9f4      	bls.n	802e896 <_printf_i+0x11a>
 802e8ac:	2b08      	cmp	r3, #8
 802e8ae:	d10b      	bne.n	802e8c8 <_printf_i+0x14c>
 802e8b0:	6823      	ldr	r3, [r4, #0]
 802e8b2:	07de      	lsls	r6, r3, #31
 802e8b4:	d508      	bpl.n	802e8c8 <_printf_i+0x14c>
 802e8b6:	6923      	ldr	r3, [r4, #16]
 802e8b8:	6861      	ldr	r1, [r4, #4]
 802e8ba:	4299      	cmp	r1, r3
 802e8bc:	bfde      	ittt	le
 802e8be:	2330      	movle	r3, #48	; 0x30
 802e8c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 802e8c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 802e8c8:	1b52      	subs	r2, r2, r5
 802e8ca:	6122      	str	r2, [r4, #16]
 802e8cc:	f8cd a000 	str.w	sl, [sp]
 802e8d0:	464b      	mov	r3, r9
 802e8d2:	aa03      	add	r2, sp, #12
 802e8d4:	4621      	mov	r1, r4
 802e8d6:	4640      	mov	r0, r8
 802e8d8:	f7ff fee2 	bl	802e6a0 <_printf_common>
 802e8dc:	3001      	adds	r0, #1
 802e8de:	d14c      	bne.n	802e97a <_printf_i+0x1fe>
 802e8e0:	f04f 30ff 	mov.w	r0, #4294967295
 802e8e4:	b004      	add	sp, #16
 802e8e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802e8ea:	4835      	ldr	r0, [pc, #212]	; (802e9c0 <_printf_i+0x244>)
 802e8ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 802e8f0:	6829      	ldr	r1, [r5, #0]
 802e8f2:	6823      	ldr	r3, [r4, #0]
 802e8f4:	f851 6b04 	ldr.w	r6, [r1], #4
 802e8f8:	6029      	str	r1, [r5, #0]
 802e8fa:	061d      	lsls	r5, r3, #24
 802e8fc:	d514      	bpl.n	802e928 <_printf_i+0x1ac>
 802e8fe:	07df      	lsls	r7, r3, #31
 802e900:	bf44      	itt	mi
 802e902:	f043 0320 	orrmi.w	r3, r3, #32
 802e906:	6023      	strmi	r3, [r4, #0]
 802e908:	b91e      	cbnz	r6, 802e912 <_printf_i+0x196>
 802e90a:	6823      	ldr	r3, [r4, #0]
 802e90c:	f023 0320 	bic.w	r3, r3, #32
 802e910:	6023      	str	r3, [r4, #0]
 802e912:	2310      	movs	r3, #16
 802e914:	e7b0      	b.n	802e878 <_printf_i+0xfc>
 802e916:	6823      	ldr	r3, [r4, #0]
 802e918:	f043 0320 	orr.w	r3, r3, #32
 802e91c:	6023      	str	r3, [r4, #0]
 802e91e:	2378      	movs	r3, #120	; 0x78
 802e920:	4828      	ldr	r0, [pc, #160]	; (802e9c4 <_printf_i+0x248>)
 802e922:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 802e926:	e7e3      	b.n	802e8f0 <_printf_i+0x174>
 802e928:	0659      	lsls	r1, r3, #25
 802e92a:	bf48      	it	mi
 802e92c:	b2b6      	uxthmi	r6, r6
 802e92e:	e7e6      	b.n	802e8fe <_printf_i+0x182>
 802e930:	4615      	mov	r5, r2
 802e932:	e7bb      	b.n	802e8ac <_printf_i+0x130>
 802e934:	682b      	ldr	r3, [r5, #0]
 802e936:	6826      	ldr	r6, [r4, #0]
 802e938:	6961      	ldr	r1, [r4, #20]
 802e93a:	1d18      	adds	r0, r3, #4
 802e93c:	6028      	str	r0, [r5, #0]
 802e93e:	0635      	lsls	r5, r6, #24
 802e940:	681b      	ldr	r3, [r3, #0]
 802e942:	d501      	bpl.n	802e948 <_printf_i+0x1cc>
 802e944:	6019      	str	r1, [r3, #0]
 802e946:	e002      	b.n	802e94e <_printf_i+0x1d2>
 802e948:	0670      	lsls	r0, r6, #25
 802e94a:	d5fb      	bpl.n	802e944 <_printf_i+0x1c8>
 802e94c:	8019      	strh	r1, [r3, #0]
 802e94e:	2300      	movs	r3, #0
 802e950:	6123      	str	r3, [r4, #16]
 802e952:	4615      	mov	r5, r2
 802e954:	e7ba      	b.n	802e8cc <_printf_i+0x150>
 802e956:	682b      	ldr	r3, [r5, #0]
 802e958:	1d1a      	adds	r2, r3, #4
 802e95a:	602a      	str	r2, [r5, #0]
 802e95c:	681d      	ldr	r5, [r3, #0]
 802e95e:	6862      	ldr	r2, [r4, #4]
 802e960:	2100      	movs	r1, #0
 802e962:	4628      	mov	r0, r5
 802e964:	f7f1 fc44 	bl	80201f0 <memchr>
 802e968:	b108      	cbz	r0, 802e96e <_printf_i+0x1f2>
 802e96a:	1b40      	subs	r0, r0, r5
 802e96c:	6060      	str	r0, [r4, #4]
 802e96e:	6863      	ldr	r3, [r4, #4]
 802e970:	6123      	str	r3, [r4, #16]
 802e972:	2300      	movs	r3, #0
 802e974:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802e978:	e7a8      	b.n	802e8cc <_printf_i+0x150>
 802e97a:	6923      	ldr	r3, [r4, #16]
 802e97c:	462a      	mov	r2, r5
 802e97e:	4649      	mov	r1, r9
 802e980:	4640      	mov	r0, r8
 802e982:	47d0      	blx	sl
 802e984:	3001      	adds	r0, #1
 802e986:	d0ab      	beq.n	802e8e0 <_printf_i+0x164>
 802e988:	6823      	ldr	r3, [r4, #0]
 802e98a:	079b      	lsls	r3, r3, #30
 802e98c:	d413      	bmi.n	802e9b6 <_printf_i+0x23a>
 802e98e:	68e0      	ldr	r0, [r4, #12]
 802e990:	9b03      	ldr	r3, [sp, #12]
 802e992:	4298      	cmp	r0, r3
 802e994:	bfb8      	it	lt
 802e996:	4618      	movlt	r0, r3
 802e998:	e7a4      	b.n	802e8e4 <_printf_i+0x168>
 802e99a:	2301      	movs	r3, #1
 802e99c:	4632      	mov	r2, r6
 802e99e:	4649      	mov	r1, r9
 802e9a0:	4640      	mov	r0, r8
 802e9a2:	47d0      	blx	sl
 802e9a4:	3001      	adds	r0, #1
 802e9a6:	d09b      	beq.n	802e8e0 <_printf_i+0x164>
 802e9a8:	3501      	adds	r5, #1
 802e9aa:	68e3      	ldr	r3, [r4, #12]
 802e9ac:	9903      	ldr	r1, [sp, #12]
 802e9ae:	1a5b      	subs	r3, r3, r1
 802e9b0:	42ab      	cmp	r3, r5
 802e9b2:	dcf2      	bgt.n	802e99a <_printf_i+0x21e>
 802e9b4:	e7eb      	b.n	802e98e <_printf_i+0x212>
 802e9b6:	2500      	movs	r5, #0
 802e9b8:	f104 0619 	add.w	r6, r4, #25
 802e9bc:	e7f5      	b.n	802e9aa <_printf_i+0x22e>
 802e9be:	bf00      	nop
 802e9c0:	08031175 	.word	0x08031175
 802e9c4:	08031186 	.word	0x08031186

0802e9c8 <__sread>:
 802e9c8:	b510      	push	{r4, lr}
 802e9ca:	460c      	mov	r4, r1
 802e9cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802e9d0:	f000 f8ec 	bl	802ebac <_read_r>
 802e9d4:	2800      	cmp	r0, #0
 802e9d6:	bfab      	itete	ge
 802e9d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 802e9da:	89a3      	ldrhlt	r3, [r4, #12]
 802e9dc:	181b      	addge	r3, r3, r0
 802e9de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802e9e2:	bfac      	ite	ge
 802e9e4:	6563      	strge	r3, [r4, #84]	; 0x54
 802e9e6:	81a3      	strhlt	r3, [r4, #12]
 802e9e8:	bd10      	pop	{r4, pc}

0802e9ea <__swrite>:
 802e9ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802e9ee:	461f      	mov	r7, r3
 802e9f0:	898b      	ldrh	r3, [r1, #12]
 802e9f2:	05db      	lsls	r3, r3, #23
 802e9f4:	4605      	mov	r5, r0
 802e9f6:	460c      	mov	r4, r1
 802e9f8:	4616      	mov	r6, r2
 802e9fa:	d505      	bpl.n	802ea08 <__swrite+0x1e>
 802e9fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802ea00:	2302      	movs	r3, #2
 802ea02:	2200      	movs	r2, #0
 802ea04:	f000 f868 	bl	802ead8 <_lseek_r>
 802ea08:	89a3      	ldrh	r3, [r4, #12]
 802ea0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802ea0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802ea12:	81a3      	strh	r3, [r4, #12]
 802ea14:	4632      	mov	r2, r6
 802ea16:	463b      	mov	r3, r7
 802ea18:	4628      	mov	r0, r5
 802ea1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802ea1e:	f000 b817 	b.w	802ea50 <_write_r>

0802ea22 <__sseek>:
 802ea22:	b510      	push	{r4, lr}
 802ea24:	460c      	mov	r4, r1
 802ea26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802ea2a:	f000 f855 	bl	802ead8 <_lseek_r>
 802ea2e:	1c43      	adds	r3, r0, #1
 802ea30:	89a3      	ldrh	r3, [r4, #12]
 802ea32:	bf15      	itete	ne
 802ea34:	6560      	strne	r0, [r4, #84]	; 0x54
 802ea36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 802ea3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 802ea3e:	81a3      	strheq	r3, [r4, #12]
 802ea40:	bf18      	it	ne
 802ea42:	81a3      	strhne	r3, [r4, #12]
 802ea44:	bd10      	pop	{r4, pc}

0802ea46 <__sclose>:
 802ea46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802ea4a:	f000 b813 	b.w	802ea74 <_close_r>
	...

0802ea50 <_write_r>:
 802ea50:	b538      	push	{r3, r4, r5, lr}
 802ea52:	4d07      	ldr	r5, [pc, #28]	; (802ea70 <_write_r+0x20>)
 802ea54:	4604      	mov	r4, r0
 802ea56:	4608      	mov	r0, r1
 802ea58:	4611      	mov	r1, r2
 802ea5a:	2200      	movs	r2, #0
 802ea5c:	602a      	str	r2, [r5, #0]
 802ea5e:	461a      	mov	r2, r3
 802ea60:	f7f3 f9f2 	bl	8021e48 <_write>
 802ea64:	1c43      	adds	r3, r0, #1
 802ea66:	d102      	bne.n	802ea6e <_write_r+0x1e>
 802ea68:	682b      	ldr	r3, [r5, #0]
 802ea6a:	b103      	cbz	r3, 802ea6e <_write_r+0x1e>
 802ea6c:	6023      	str	r3, [r4, #0]
 802ea6e:	bd38      	pop	{r3, r4, r5, pc}
 802ea70:	200011dc 	.word	0x200011dc

0802ea74 <_close_r>:
 802ea74:	b538      	push	{r3, r4, r5, lr}
 802ea76:	4d06      	ldr	r5, [pc, #24]	; (802ea90 <_close_r+0x1c>)
 802ea78:	2300      	movs	r3, #0
 802ea7a:	4604      	mov	r4, r0
 802ea7c:	4608      	mov	r0, r1
 802ea7e:	602b      	str	r3, [r5, #0]
 802ea80:	f7f3 f9fe 	bl	8021e80 <_close>
 802ea84:	1c43      	adds	r3, r0, #1
 802ea86:	d102      	bne.n	802ea8e <_close_r+0x1a>
 802ea88:	682b      	ldr	r3, [r5, #0]
 802ea8a:	b103      	cbz	r3, 802ea8e <_close_r+0x1a>
 802ea8c:	6023      	str	r3, [r4, #0]
 802ea8e:	bd38      	pop	{r3, r4, r5, pc}
 802ea90:	200011dc 	.word	0x200011dc

0802ea94 <_fstat_r>:
 802ea94:	b538      	push	{r3, r4, r5, lr}
 802ea96:	4d07      	ldr	r5, [pc, #28]	; (802eab4 <_fstat_r+0x20>)
 802ea98:	2300      	movs	r3, #0
 802ea9a:	4604      	mov	r4, r0
 802ea9c:	4608      	mov	r0, r1
 802ea9e:	4611      	mov	r1, r2
 802eaa0:	602b      	str	r3, [r5, #0]
 802eaa2:	f7f3 f9f9 	bl	8021e98 <_fstat>
 802eaa6:	1c43      	adds	r3, r0, #1
 802eaa8:	d102      	bne.n	802eab0 <_fstat_r+0x1c>
 802eaaa:	682b      	ldr	r3, [r5, #0]
 802eaac:	b103      	cbz	r3, 802eab0 <_fstat_r+0x1c>
 802eaae:	6023      	str	r3, [r4, #0]
 802eab0:	bd38      	pop	{r3, r4, r5, pc}
 802eab2:	bf00      	nop
 802eab4:	200011dc 	.word	0x200011dc

0802eab8 <_isatty_r>:
 802eab8:	b538      	push	{r3, r4, r5, lr}
 802eaba:	4d06      	ldr	r5, [pc, #24]	; (802ead4 <_isatty_r+0x1c>)
 802eabc:	2300      	movs	r3, #0
 802eabe:	4604      	mov	r4, r0
 802eac0:	4608      	mov	r0, r1
 802eac2:	602b      	str	r3, [r5, #0]
 802eac4:	f7f3 f9f8 	bl	8021eb8 <_isatty>
 802eac8:	1c43      	adds	r3, r0, #1
 802eaca:	d102      	bne.n	802ead2 <_isatty_r+0x1a>
 802eacc:	682b      	ldr	r3, [r5, #0]
 802eace:	b103      	cbz	r3, 802ead2 <_isatty_r+0x1a>
 802ead0:	6023      	str	r3, [r4, #0]
 802ead2:	bd38      	pop	{r3, r4, r5, pc}
 802ead4:	200011dc 	.word	0x200011dc

0802ead8 <_lseek_r>:
 802ead8:	b538      	push	{r3, r4, r5, lr}
 802eada:	4d07      	ldr	r5, [pc, #28]	; (802eaf8 <_lseek_r+0x20>)
 802eadc:	4604      	mov	r4, r0
 802eade:	4608      	mov	r0, r1
 802eae0:	4611      	mov	r1, r2
 802eae2:	2200      	movs	r2, #0
 802eae4:	602a      	str	r2, [r5, #0]
 802eae6:	461a      	mov	r2, r3
 802eae8:	f7f3 f9f1 	bl	8021ece <_lseek>
 802eaec:	1c43      	adds	r3, r0, #1
 802eaee:	d102      	bne.n	802eaf6 <_lseek_r+0x1e>
 802eaf0:	682b      	ldr	r3, [r5, #0]
 802eaf2:	b103      	cbz	r3, 802eaf6 <_lseek_r+0x1e>
 802eaf4:	6023      	str	r3, [r4, #0]
 802eaf6:	bd38      	pop	{r3, r4, r5, pc}
 802eaf8:	200011dc 	.word	0x200011dc

0802eafc <memcpy>:
 802eafc:	440a      	add	r2, r1
 802eafe:	4291      	cmp	r1, r2
 802eb00:	f100 33ff 	add.w	r3, r0, #4294967295
 802eb04:	d100      	bne.n	802eb08 <memcpy+0xc>
 802eb06:	4770      	bx	lr
 802eb08:	b510      	push	{r4, lr}
 802eb0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 802eb0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 802eb12:	4291      	cmp	r1, r2
 802eb14:	d1f9      	bne.n	802eb0a <memcpy+0xe>
 802eb16:	bd10      	pop	{r4, pc}

0802eb18 <memmove>:
 802eb18:	4288      	cmp	r0, r1
 802eb1a:	b510      	push	{r4, lr}
 802eb1c:	eb01 0402 	add.w	r4, r1, r2
 802eb20:	d902      	bls.n	802eb28 <memmove+0x10>
 802eb22:	4284      	cmp	r4, r0
 802eb24:	4623      	mov	r3, r4
 802eb26:	d807      	bhi.n	802eb38 <memmove+0x20>
 802eb28:	1e43      	subs	r3, r0, #1
 802eb2a:	42a1      	cmp	r1, r4
 802eb2c:	d008      	beq.n	802eb40 <memmove+0x28>
 802eb2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 802eb32:	f803 2f01 	strb.w	r2, [r3, #1]!
 802eb36:	e7f8      	b.n	802eb2a <memmove+0x12>
 802eb38:	4402      	add	r2, r0
 802eb3a:	4601      	mov	r1, r0
 802eb3c:	428a      	cmp	r2, r1
 802eb3e:	d100      	bne.n	802eb42 <memmove+0x2a>
 802eb40:	bd10      	pop	{r4, pc}
 802eb42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802eb46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802eb4a:	e7f7      	b.n	802eb3c <memmove+0x24>

0802eb4c <_realloc_r>:
 802eb4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802eb50:	4680      	mov	r8, r0
 802eb52:	4614      	mov	r4, r2
 802eb54:	460e      	mov	r6, r1
 802eb56:	b921      	cbnz	r1, 802eb62 <_realloc_r+0x16>
 802eb58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802eb5c:	4611      	mov	r1, r2
 802eb5e:	f7fe becb 	b.w	802d8f8 <_malloc_r>
 802eb62:	b92a      	cbnz	r2, 802eb70 <_realloc_r+0x24>
 802eb64:	f7fe fe5c 	bl	802d820 <_free_r>
 802eb68:	4625      	mov	r5, r4
 802eb6a:	4628      	mov	r0, r5
 802eb6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802eb70:	f000 f82e 	bl	802ebd0 <_malloc_usable_size_r>
 802eb74:	4284      	cmp	r4, r0
 802eb76:	4607      	mov	r7, r0
 802eb78:	d802      	bhi.n	802eb80 <_realloc_r+0x34>
 802eb7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802eb7e:	d812      	bhi.n	802eba6 <_realloc_r+0x5a>
 802eb80:	4621      	mov	r1, r4
 802eb82:	4640      	mov	r0, r8
 802eb84:	f7fe feb8 	bl	802d8f8 <_malloc_r>
 802eb88:	4605      	mov	r5, r0
 802eb8a:	2800      	cmp	r0, #0
 802eb8c:	d0ed      	beq.n	802eb6a <_realloc_r+0x1e>
 802eb8e:	42bc      	cmp	r4, r7
 802eb90:	4622      	mov	r2, r4
 802eb92:	4631      	mov	r1, r6
 802eb94:	bf28      	it	cs
 802eb96:	463a      	movcs	r2, r7
 802eb98:	f7ff ffb0 	bl	802eafc <memcpy>
 802eb9c:	4631      	mov	r1, r6
 802eb9e:	4640      	mov	r0, r8
 802eba0:	f7fe fe3e 	bl	802d820 <_free_r>
 802eba4:	e7e1      	b.n	802eb6a <_realloc_r+0x1e>
 802eba6:	4635      	mov	r5, r6
 802eba8:	e7df      	b.n	802eb6a <_realloc_r+0x1e>
	...

0802ebac <_read_r>:
 802ebac:	b538      	push	{r3, r4, r5, lr}
 802ebae:	4d07      	ldr	r5, [pc, #28]	; (802ebcc <_read_r+0x20>)
 802ebb0:	4604      	mov	r4, r0
 802ebb2:	4608      	mov	r0, r1
 802ebb4:	4611      	mov	r1, r2
 802ebb6:	2200      	movs	r2, #0
 802ebb8:	602a      	str	r2, [r5, #0]
 802ebba:	461a      	mov	r2, r3
 802ebbc:	f7f3 f927 	bl	8021e0e <_read>
 802ebc0:	1c43      	adds	r3, r0, #1
 802ebc2:	d102      	bne.n	802ebca <_read_r+0x1e>
 802ebc4:	682b      	ldr	r3, [r5, #0]
 802ebc6:	b103      	cbz	r3, 802ebca <_read_r+0x1e>
 802ebc8:	6023      	str	r3, [r4, #0]
 802ebca:	bd38      	pop	{r3, r4, r5, pc}
 802ebcc:	200011dc 	.word	0x200011dc

0802ebd0 <_malloc_usable_size_r>:
 802ebd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802ebd4:	1f18      	subs	r0, r3, #4
 802ebd6:	2b00      	cmp	r3, #0
 802ebd8:	bfbc      	itt	lt
 802ebda:	580b      	ldrlt	r3, [r1, r0]
 802ebdc:	18c0      	addlt	r0, r0, r3
 802ebde:	4770      	bx	lr

0802ebe0 <_init>:
 802ebe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802ebe2:	bf00      	nop
 802ebe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802ebe6:	bc08      	pop	{r3}
 802ebe8:	469e      	mov	lr, r3
 802ebea:	4770      	bx	lr

0802ebec <_fini>:
 802ebec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802ebee:	bf00      	nop
 802ebf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802ebf2:	bc08      	pop	{r3}
 802ebf4:	469e      	mov	lr, r3
 802ebf6:	4770      	bx	lr
