acom -reorder -O3 -e 100 -work add -2002  $dsn/src/xor_2.vhd $dsn/src/primitive_type.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Warning: COMP96_0994: Multiple entity "full_adder" found in "c:\My_Designs\ESE345Project\src\4bitAdder.vhd", "c:\My_Designs\ESE345Project\src\full_adder.vhd".
# Compile Architecture "structural" of Entity "full_adder"
# Warning: COMP96_0994: Multiple architecture "structural" of entity "full_adder" found in "c:\My_Designs\ESE345Project\src\4bitAdder.vhd", "c:\My_Designs\ESE345Project\src\full_adder.vhd".
# Warning: COMP96_0993: Automatically determined compilation order may be incorrect because duplicate secondary design units were found.
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 35): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 41): Unknown identifier "b".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 35): Cannot find object declaration.
# Error: COMP96_0133: 4bitAdder.vhd : (28, 41): Cannot find object declaration.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 32): Undefined type of expression.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 38): Undefined type of expression.
# Error: COMP96_0078: 4bitAdder.vhd : (29, 60): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (29, 60): Cannot find object declaration.
# Error: COMP96_0104: 4bitAdder.vhd : (29, 55): Undefined type of expression.
# Compile failure 9 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/xor_2.vhd $dsn/src/primitive_type.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Warning: COMP96_0994: Multiple entity "full_adder" found in "c:\My_Designs\ESE345Project\src\4bitAdder.vhd", "c:\My_Designs\ESE345Project\src\full_adder.vhd".
# Compile Architecture "structural" of Entity "full_adder"
# Warning: COMP96_0994: Multiple architecture "structural" of entity "full_adder" found in "c:\My_Designs\ESE345Project\src\4bitAdder.vhd", "c:\My_Designs\ESE345Project\src\full_adder.vhd".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 35): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 44): Unknown identifier "b".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 35): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (28, 35): Prefix of index must be an array.
# Error: COMP96_0133: 4bitAdder.vhd : (28, 44): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (28, 44): Prefix of index must be an array.
# Error: COMP96_0090: 4bitAdder.vhd : (28, 55): Expected array type.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 32): Undefined type of expression.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 41): Undefined type of expression.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 50): Undefined type of expression.
# Error: COMP96_0078: 4bitAdder.vhd : (29, 60): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (29, 60): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (29, 60): Prefix of index must be an array.
# Error: COMP96_0104: 4bitAdder.vhd : (29, 55): Undefined type of expression.
# Compile failure 14 Errors 2 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 35): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 44): Unknown identifier "b".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 35): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (28, 35): Prefix of index must be an array.
# Error: COMP96_0133: 4bitAdder.vhd : (28, 44): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (28, 44): Prefix of index must be an array.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 32): Undefined type of expression.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 41): Undefined type of expression.
# Compile failure 8 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 35): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 53): Unknown identifier "b".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 35): Cannot find object declaration.
# Error: COMP96_0133: 4bitAdder.vhd : (28, 53): Cannot find object declaration.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 32): Undefined type of expression.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 50): Undefined type of expression.
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0100: 4bitAdder.vhd : (28, 32): Actual parameter type in port map does not match the type of the formal port 'a'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 53): Actual parameter type in port map does not match the type of the formal port 'b'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0100: 4bitAdder.vhd : (28, 32): Actual parameter type in port map does not match the type of the formal port 'a'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 53): Actual parameter type in port map does not match the type of the formal port 'b'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 12): Unknown identifier "full_adder1".
# Error: COMP96_0056: 4bitAdder.vhd : (28, 12): Cannot find referenced entity declaration "full_adder1".
# Error: COMP96_0055: 4bitAdder.vhd : (28, 12): Cannot find referenced context element "full_adder1".
# Error: COMP96_0122: 4bitAdder.vhd : (29, 2): Symbol "u1" has already been declared in this scope.
# Error: COMP96_0078: 4bitAdder.vhd : (29, 12): Unknown identifier "full_adder2".
# Error: COMP96_0056: 4bitAdder.vhd : (29, 12): Cannot find referenced entity declaration "full_adder2".
# Error: COMP96_0055: 4bitAdder.vhd : (29, 12): Cannot find referenced context element "full_adder2".
# Error: COMP96_0122: 4bitAdder.vhd : (30, 2): Symbol "u1" has already been declared in this scope.
# Error: COMP96_0078: 4bitAdder.vhd : (30, 12): Unknown identifier "full_adder3".
# Error: COMP96_0056: 4bitAdder.vhd : (30, 12): Cannot find referenced entity declaration "full_adder3".
# Error: COMP96_0055: 4bitAdder.vhd : (30, 12): Cannot find referenced context element "full_adder3".
# Error: COMP96_0122: 4bitAdder.vhd : (31, 2): Symbol "u1" has already been declared in this scope.
# Error: COMP96_0078: 4bitAdder.vhd : (31, 12): Unknown identifier "full_adder4".
# Error: COMP96_0056: 4bitAdder.vhd : (31, 12): Cannot find referenced entity declaration "full_adder4".
# Error: COMP96_0055: 4bitAdder.vhd : (31, 12): Cannot find referenced context element "full_adder4".
# Compile failure 15 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 61): Unknown identifier "s_out".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 32): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 44): Unknown identifier "b".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 56): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 32): Cannot find object declaration.
# Error: COMP96_0112: 4bitAdder.vhd : (28, 32): "a" does not match the formal name.
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "carry_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "a_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "b_in".
# Error: COMP96_0078: 4bitAdder.vhd : (29, 61): Unknown identifier "s_out".
# Error: COMP96_0078: 4bitAdder.vhd : (29, 32): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (29, 44): Unknown identifier "b".
# Error: COMP96_0078: 4bitAdder.vhd : (29, 56): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (29, 32): Cannot find object declaration.
# Error: COMP96_0112: 4bitAdder.vhd : (29, 32): "a" does not match the formal name.
# Error: COMP96_0207: 4bitAdder.vhd : (29, 0): No actual specified for local port "carry_in".
# Error: COMP96_0207: 4bitAdder.vhd : (29, 0): No actual specified for local port "a_in".
# Error: COMP96_0207: 4bitAdder.vhd : (29, 0): No actual specified for local port "b_in".
# Error: COMP96_0078: 4bitAdder.vhd : (30, 61): Unknown identifier "s_out".
# Error: COMP96_0078: 4bitAdder.vhd : (30, 32): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (30, 44): Unknown identifier "b".
# Error: COMP96_0078: 4bitAdder.vhd : (30, 56): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (30, 32): Cannot find object declaration.
# Error: COMP96_0112: 4bitAdder.vhd : (30, 32): "a" does not match the formal name.
# Error: COMP96_0207: 4bitAdder.vhd : (30, 0): No actual specified for local port "carry_in".
# Error: COMP96_0207: 4bitAdder.vhd : (30, 0): No actual specified for local port "a_in".
# Error: COMP96_0207: 4bitAdder.vhd : (30, 0): No actual specified for local port "b_in".
# Error: COMP96_0078: 4bitAdder.vhd : (31, 61): Unknown identifier "s_out".
# Error: COMP96_0078: 4bitAdder.vhd : (31, 32): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (31, 44): Unknown identifier "b".
# Error: COMP96_0078: 4bitAdder.vhd : (31, 56): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (31, 32): Cannot find object declaration.
# Error: COMP96_0112: 4bitAdder.vhd : (31, 32): "a" does not match the formal name.
# Error: COMP96_0207: 4bitAdder.vhd : (31, 0): No actual specified for local port "carry_in".
# Error: COMP96_0207: 4bitAdder.vhd : (31, 0): No actual specified for local port "a_in".
# Error: COMP96_0207: 4bitAdder.vhd : (31, 0): No actual specified for local port "b_in".
# Compile failure 36 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 71): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 71): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (28, 71): Prefix of index must be an array.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 62): Undefined type of expression.
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "carry_in".
# Error: COMP96_0078: 4bitAdder.vhd : (29, 71): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (29, 71): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (29, 71): Prefix of index must be an array.
# Error: COMP96_0100: 4bitAdder.vhd : (29, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (29, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0104: 4bitAdder.vhd : (29, 62): Undefined type of expression.
# Error: COMP96_0207: 4bitAdder.vhd : (29, 0): No actual specified for local port "carry_in".
# Error: COMP96_0078: 4bitAdder.vhd : (30, 71): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (30, 71): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (30, 71): Prefix of index must be an array.
# Error: COMP96_0100: 4bitAdder.vhd : (30, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (30, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0104: 4bitAdder.vhd : (30, 62): Undefined type of expression.
# Error: COMP96_0207: 4bitAdder.vhd : (30, 0): No actual specified for local port "carry_in".
# Error: COMP96_0078: 4bitAdder.vhd : (31, 71): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (31, 71): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (31, 71): Prefix of index must be an array.
# Error: COMP96_0100: 4bitAdder.vhd : (31, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (31, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0104: 4bitAdder.vhd : (31, 62): Undefined type of expression.
# Error: COMP96_0207: 4bitAdder.vhd : (31, 0): No actual specified for local port "carry_in".
# Compile failure 28 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 71): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 71): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (28, 71): Prefix of index must be an array.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 99): Actual parameter type in port map does not match the type of the formal port 'carry_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 62): Undefined type of expression.
# Error: COMP96_0078: 4bitAdder.vhd : (29, 71): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (29, 71): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (29, 71): Prefix of index must be an array.
# Error: COMP96_0100: 4bitAdder.vhd : (29, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (29, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0104: 4bitAdder.vhd : (29, 62): Undefined type of expression.
# Error: COMP96_0078: 4bitAdder.vhd : (30, 71): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (30, 71): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (30, 71): Prefix of index must be an array.
# Error: COMP96_0100: 4bitAdder.vhd : (30, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (30, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0104: 4bitAdder.vhd : (30, 62): Undefined type of expression.
# Error: COMP96_0078: 4bitAdder.vhd : (31, 71): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (31, 71): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (31, 71): Prefix of index must be an array.
# Error: COMP96_0100: 4bitAdder.vhd : (31, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (31, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0104: 4bitAdder.vhd : (31, 62): Undefined type of expression.
# Compile failure 25 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 71): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 71): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (28, 71): Prefix of index must be an array.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 99): Actual parameter type in port map does not match the type of the formal port 'carry_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0104: 4bitAdder.vhd : (28, 62): Undefined type of expression.
# Compile failure 7 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0100: 4bitAdder.vhd : (28, 101): Actual parameter type in port map does not match the type of the formal port 'carry_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 62): Actual parameter type in port map does not match the type of the formal port 'sum_out'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0100: 4bitAdder.vhd : (28, 32): Actual parameter type in port map does not match the type of the formal port 'a_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 47): Actual parameter type in port map does not match the type of the formal port 'b_in'.
# Error: COMP96_0100: 4bitAdder.vhd : (28, 62): Actual parameter type in port map does not match the type of the formal port 'sum_out'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 32): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 44): Unknown identifier "b".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 56): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 32): Cannot find object declaration.
# Error: COMP96_0112: 4bitAdder.vhd : (28, 32): "a" does not match the formal name.
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "carry_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "a_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "b_in".
# Compile failure 8 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Error: COMP96_0018: 4bitAdder.vhd : (14, 8): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (14, 9): Design unit declaration expected.
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 32): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 44): Unknown identifier "b".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 56): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 32): Cannot find object declaration.
# Error: COMP96_0112: 4bitAdder.vhd : (28, 32): "a" does not match the formal name.
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "carry_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "a_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "b_in".
# Compile failure 10 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Error: COMP96_0018: 4bitAdder.vhd : (14, 8): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (14, 9): Design unit declaration expected.
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 32): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 44): Unknown identifier "b".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 56): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 32): Cannot find object declaration.
# Error: COMP96_0112: 4bitAdder.vhd : (28, 32): "a" does not match the formal name.
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "carry_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "a_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "b_in".
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Error: COMP96_0018: 4bitAdder.vhd : (14, 8): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (14, 9): Design unit declaration expected.
# Compile Architecture "structural" of Entity "full_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 32): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 44): Unknown identifier "b".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 56): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 32): Cannot find object declaration.
# Error: COMP96_0112: 4bitAdder.vhd : (28, 32): "a" does not match the formal name.
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "carry_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "a_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "b_in".
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Error: COMP96_0018: 4bitAdder.vhd : (14, 8): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (14, 9): Design unit declaration expected.
# Error: COMP96_0018: 4bitAdder.vhd : (23, 28): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (23, 29): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (28, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (28, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (28, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (28, 32): Design unit declaration expected.
# Compile failure 11 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Error: COMP96_0018: 4bitAdder.vhd : (14, 8): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (14, 9): Design unit declaration expected.
# Error: COMP96_0018: 4bitAdder.vhd : (23, 28): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (23, 29): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (28, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (28, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (28, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (28, 32): Design unit declaration expected.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Error: COMP96_0018: 4bitAdder.vhd : (14, 8): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (14, 9): Design unit declaration expected.
# Error: COMP96_0018: 4bitAdder.vhd : (23, 28): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (23, 29): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (28, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (28, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (28, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (28, 32): Design unit declaration expected.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Error: COMP96_0018: 4bitAdder.vhd : (14, 8): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (14, 9): Design unit declaration expected.
# Error: COMP96_0018: 4bitAdder.vhd : (23, 28): Identifier expected.
# Error: COMP96_0016: 4bitAdder.vhd : (23, 29): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (28, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (28, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (28, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (28, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (28, 32): Design unit declaration expected.
# Compile failure 11 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Error: COMP96_0111: 4bitAdder.vhd : (21, 5): Labels do not match.
# Compile Architecture "structural" of Entity "bit4_adder"
# Error: COMP96_0056: 4bitAdder.vhd : (23, 1): Cannot find referenced entity declaration "bit4_adder".
# Compile failure 2 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (28, 32): Unknown identifier "a".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 44): Unknown identifier "b".
# Error: COMP96_0078: 4bitAdder.vhd : (28, 56): Unknown identifier "sum".
# Error: COMP96_0133: 4bitAdder.vhd : (28, 32): Cannot find object declaration.
# Error: COMP96_0112: 4bitAdder.vhd : (28, 32): "a" does not match the formal name.
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "carry_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "a_in".
# Error: COMP96_0207: 4bitAdder.vhd : (28, 0): No actual specified for local port "b_in".
# Compile failure 8 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/xor_2.vhd $dsn/src/primitive_type.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (29, 61): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (29, 61): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (29, 61): Prefix of index must be an array.
# Error: COMP96_0104: 4bitAdder.vhd : (29, 56): Undefined type of expression.
# Error: COMP96_0078: 4bitAdder.vhd : (30, 61): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (30, 61): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (30, 61): Prefix of index must be an array.
# Error: COMP96_0104: 4bitAdder.vhd : (30, 56): Undefined type of expression.
# Error: COMP96_0078: 4bitAdder.vhd : (31, 61): Unknown identifier "s_out".
# Error: COMP96_0133: 4bitAdder.vhd : (31, 61): Cannot find object declaration.
# Error: COMP96_0289: 4bitAdder.vhd : (31, 61): Prefix of index must be an array.
# Error: COMP96_0104: 4bitAdder.vhd : (31, 56): Undefined type of expression.
# Compile failure 12 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/xor_2.vhd $dsn/src/primitive_type.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Design: Design add already active.
# 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 11:42, 2016年12月4日
#  Simulation has been initialized
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
endsim
# KERNEL: stopped at time: 5075300 ns
# VSIM: Simulation has finished.
# Warning: WAVEFORM: Object matching /bit4_adder/u1/a not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/u1/b not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/u1/carry_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/u1/sum not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/u1/carry_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/u1/c_out1 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/u1/c_out2 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/u1/s_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/xor_2.vhd $dsn/src/primitive_type.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# Entity => bit4_adder
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Architecture "xor_2" of Entity "xor_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:36, 2016年12月4日
#  Simulation has been initialized
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 339700 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:37, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run
# Error: Cannot trace signals while simulation is running.
endsim
# KERNEL: stopped at time: 8293700 ns
# VSIM: Simulation has finished.
# Warning: WAVEFORM: Object matching /bit4_adder/c_out1 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_out2 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_out3 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/carry_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/a_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/b_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/sum_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/carry_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:37, 2016年12月4日
#  Simulation has been initialized
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 2544100 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:38, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 13988700 ns
# VSIM: Simulation has finished.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:38, 2016年12月4日
#  Simulation has been initialized
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 4013300 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:39, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 8 signal(s) traced.
run
endsim
# KERNEL: stopped at time: 1580800 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 04:40, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 1756700 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 04:40, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7087 kB (elbread=1280 elab2=5656 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 04:40, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 8 signal(s) traced.
run
endsim
# KERNEL: stopped at time: 1459500 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Error: COMP96_0015: 4bitAdder.vhd : (41, 8): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (41, 8): Keyword 'end' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (41, 10): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (48, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (48, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (48, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (48, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (48, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (48, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (48, 32): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (49, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (49, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (49, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (49, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (49, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (49, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (49, 32): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (50, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (50, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (50, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (50, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (50, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (50, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (50, 32): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (51, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (51, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (51, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (51, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (51, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (51, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (51, 32): Design unit declaration expected.
# Compile failure 31 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Error: COMP96_0015: 4bitAdder.vhd : (46, 9): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (46, 9): Keyword 'end' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (46, 11): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (48, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (48, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (48, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (48, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (48, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (48, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (48, 32): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (49, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (49, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (49, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (49, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (49, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (49, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (49, 32): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (50, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (50, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (50, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (50, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (50, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (50, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (50, 32): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (51, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (51, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (51, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (51, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (51, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (51, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (51, 32): Design unit declaration expected.
# Compile failure 31 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (52, 77): Unknown identifier "c0".
# Error: COMP96_0133: 4bitAdder.vhd : (52, 77): Cannot find object declaration.
# Error: COMP96_0077: 4bitAdder.vhd : (52, 12): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: 4bitAdder.vhd : (53, 119): Unknown identifier "c0".
# Error: COMP96_0133: 4bitAdder.vhd : (53, 119): Cannot find object declaration.
# Error: COMP96_0077: 4bitAdder.vhd : (53, 17): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 6 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7089 kB (elbread=1280 elab2=5658 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 04:59, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 12 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 871900 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Design: Design "add" has been set as active.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Design: Design "add" has been set as active.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Error: COMP96_0090: bit16_adder.vhd : (8, 23): Expected array type.
# Error: COMP96_0064: bit16_adder.vhd : (8, 14): Unknown type.
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0056: bit16_adder.vhd : (12, 1): Cannot find referenced entity declaration "bit16_adder".
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0078: bit16_adder.vhd : (17, 35): Unknown identifier "a".
# Error: COMP96_0078: bit16_adder.vhd : (17, 41): Unknown identifier "b".
# Error: COMP96_0133: bit16_adder.vhd : (17, 35): Cannot find object declaration.
# Error: COMP96_0133: bit16_adder.vhd : (17, 41): Cannot find object declaration.
# Error: COMP96_0104: bit16_adder.vhd : (17, 32): Undefined type of expression.
# Error: COMP96_0104: bit16_adder.vhd : (17, 38): Undefined type of expression.
# Error: COMP96_0078: bit16_adder.vhd : (18, 60): Unknown identifier "sum".
# Error: COMP96_0133: bit16_adder.vhd : (18, 60): Cannot find object declaration.
# Error: COMP96_0104: bit16_adder.vhd : (18, 55): Undefined type of expression.
# Compile failure 9 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 39): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 63): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 90): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 51): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit16_adder.vhd : (26, 75): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit16_adder.vhd : (26, 102): Improper array length (16). Expected length is 4.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 51): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit16_adder.vhd : (26, 75): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit16_adder.vhd : (26, 102): Improper array length (16). Expected length is 4.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 39): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 63): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 90): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 39): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 63): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 90): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 39): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 63): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 90): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 39): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 63): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (26, 90): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 39): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (27, 9): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (28, 12): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 51): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit16_adder.vhd : (27, 9): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (28, 12): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (26, 51): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit16_adder.vhd : (27, 9): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (28, 12): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (27, 9): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (28, 12): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (27, 9): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (28, 12): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (27, 9): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (28, 12): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0367: bit16_adder.vhd : (27, 9): Improper array length (4). Expected length is 16.
# Error: COMP96_0367: bit16_adder.vhd : (28, 12): Improper array length (4). Expected length is 16.
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0207: bit16_adder.vhd : (26, 0): No actual specified for local port "carry_in".
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: ELBWRITE_0018: bit16_adder.vhd : (26, 0): Missing one or more actuals for elements of formal "a_in".
# Error: ELBWRITE_0018: bit16_adder.vhd : (27, 0): Missing one or more actuals for elements of formal "b_in".
# Error: ELBWRITE_0018: bit16_adder.vhd : (28, 0): Missing one or more actuals for elements of formal "sum_out".
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7089 kB (elbread=1280 elab2=5659 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:12, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Top-level unit(s) detected:
# Entity => testbench
# Entity => bit16_adder
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Top-level unit(s) detected:
# Entity => testbench
# Entity => bit16_adder
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Top-level unit(s) detected:
# Entity => testbench
# Entity => bit16_adder
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+bit16_adder bit16_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7241 kB (elbread=1282 elab2=5806 kernel=152 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:12, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 16 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run @1.5us
# KERNEL: stopped at time: 1500 ns
run 1000 ns
# KERNEL: stopped at time: 2500 ns
run 1000 ns
# KERNEL: stopped at time: 3500 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit16_adder bit16_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7241 kB (elbread=1282 elab2=5806 kernel=152 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:16, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 16 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
acom -O3 -e 100 -work add -2002  $dsn/src/xor_2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/xor_2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Top-level unit(s) detected:
# Entity => inv
# Entity => testbench
# Entity => bit16_adder
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => bit4_adder
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Architecture "structural" of Entity "bit4_adder"
# Error: COMP96_0078: 4bitAdder.vhd : (60, 12): Unknown identifier "full_adder".
# Error: COMP96_0056: 4bitAdder.vhd : (60, 12): Cannot find referenced entity declaration "full_adder".
# Error: COMP96_0055: 4bitAdder.vhd : (60, 12): Cannot find referenced context element "full_adder".
# Error: COMP96_0078: 4bitAdder.vhd : (61, 12): Unknown identifier "full_adder".
# Error: COMP96_0056: 4bitAdder.vhd : (61, 12): Cannot find referenced entity declaration "full_adder".
# Error: COMP96_0055: 4bitAdder.vhd : (61, 12): Cannot find referenced context element "full_adder".
# Error: COMP96_0078: 4bitAdder.vhd : (62, 12): Unknown identifier "full_adder".
# Error: COMP96_0056: 4bitAdder.vhd : (62, 12): Cannot find referenced entity declaration "full_adder".
# Error: COMP96_0055: 4bitAdder.vhd : (62, 12): Cannot find referenced context element "full_adder".
# Error: COMP96_0078: 4bitAdder.vhd : (63, 12): Unknown identifier "full_adder".
# Error: COMP96_0056: 4bitAdder.vhd : (63, 12): Cannot find referenced entity declaration "full_adder".
# Error: COMP96_0055: 4bitAdder.vhd : (63, 12): Cannot find referenced context element "full_adder".
# Compile failure 12 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0039: bit16_adder.vhd : (50, 1): Incorrect syntax of signal assignment.
# Error: COMP96_0019: bit16_adder.vhd : (50, 15): Keyword 'end' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0039: bit16_adder.vhd : (52, 1): Incorrect syntax of signal assignment.
# Error: COMP96_0019: bit16_adder.vhd : (52, 15): Keyword 'end' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0039: bit16_adder.vhd : (52, 1): Incorrect syntax of signal assignment.
# Error: COMP96_0019: bit16_adder.vhd : (52, 15): Keyword 'end' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Error: COMP96_0078: bit16_adder.vhd : (56, 12): Unknown identifier "p_out3".
# Error: COMP96_0133: bit16_adder.vhd : (56, 12): Cannot find object declaration.
# Error: COMP96_0104: bit16_adder.vhd : (56, 3): Undefined type of expression.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+bit16_adder bit16_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7227 kB (elbread=1281 elab2=5794 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:31, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 16 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7086 kB (elbread=1280 elab2=5655 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:32, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 14 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7086 kB (elbread=1280 elab2=5655 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:34, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 14 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7086 kB (elbread=1280 elab2=5655 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:35, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
# Warning: WAVEFORM: Object matching /bit4_adder/c_out1 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_out2 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_out3 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_in0 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_in1 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_in2 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_in3 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/carry_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/a_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/b_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/g_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/p_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/sum_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/carry_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_out1 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_out2 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_out3 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_in0 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_in1 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_in2 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/c_in3 not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/carry_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/a_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/b_in not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/g_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/p_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/sum_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bit4_adder/carry_out not found in c:/My_Designs/ESE345Project/src/wave.asdb.
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7086 kB (elbread=1280 elab2=5655 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:35, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 14 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Error: COMP96_0015: 4bitAdder.vhd : (56, 44): ')' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (56, 55): Keyword 'when' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (56, 55): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (56, 55): Keyword 'end' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (56, 56): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (60, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (60, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (60, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (60, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (60, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (60, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (60, 32): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (61, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (61, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (61, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (61, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (61, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (61, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (61, 32): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (62, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (62, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (62, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (62, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (62, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (62, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (62, 32): Design unit declaration expected.
# Compile Entity "full_adder"
# Error: COMP96_0019: 4bitAdder.vhd : (63, 23): Keyword 'is' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (63, 28): '(' expected.
# Error: COMP96_0028: 4bitAdder.vhd : (63, 28): Identifier or keyword expected.
# Error: COMP96_0015: 4bitAdder.vhd : (63, 28): ';' expected.
# Error: COMP96_0019: 4bitAdder.vhd : (63, 31): Keyword 'end' expected.
# Error: COMP96_0015: 4bitAdder.vhd : (63, 31): ';' expected.
# Error: COMP96_0016: 4bitAdder.vhd : (63, 32): Design unit declaration expected.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile failure 33 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/4bitAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7086 kB (elbread=1280 elab2=5655 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:41, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 14 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run @1us
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit4_adder bit4_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7086 kB (elbread=1280 elab2=5655 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:42, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 14 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+bit16_adder bit16_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7227 kB (elbread=1281 elab2=5794 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:45, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 16 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit16_adder bit16_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7227 kB (elbread=1281 elab2=5794 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:46, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 16 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+bit16_adder bit16_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7227 kB (elbread=1281 elab2=5794 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:52, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 16 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bit16_adder bit16_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7227 kB (elbread=1281 elab2=5794 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:54, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 16 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Top-level unit(s) detected:
# Entity => inv
# Entity => testbench
# Entity => bit16_adder
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+bit16_adder bit16_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7227 kB (elbread=1281 elab2=5794 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 06:54, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 16 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit16_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit32_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# Error: COMP96_0367: bit32_adder.vhd : (31, 38): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit32_adder.vhd : (32, 9): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit32_adder.vhd : (33, 12): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit32_adder.vhd : (39, 39): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit32_adder.vhd : (40, 9): Improper array length (16). Expected length is 4.
# Error: COMP96_0367: bit32_adder.vhd : (41, 12): Improper array length (16). Expected length is 4.
# Compile failure 6 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit32_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit32_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit32_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/bit32_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+bit16_adder bit16_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7227 kB (elbread=1281 elab2=5795 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 07:52, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+bit32_adder bit32_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7244 kB (elbread=1282 elab2=5809 kernel=152 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 07:52, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 16 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
acom -O3 -e 100 -work add -2002  $dsn/src/and64.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/and64.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/and64.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/and64.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/or64.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/or64.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0020: cnth.vhd : (13, 2): Variable can be declared only in a process or subprogram.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0078: cnth.vhd : (13, 25): Unknown identifier "unsigned".
# Error: COMP96_0064: cnth.vhd : (13, 25): Unknown type.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0025: cnth.vhd : (15, 10): Identifier or string literal expected.
# Error: COMP96_0015: cnth.vhd : (19, 6): ';' expected.
# Error: COMP96_0016: cnth.vhd : (19, 13): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (17, 2): Keyword 'begin' expected.
# Error: COMP96_0015: cnth.vhd : (19, 6): ';' expected.
# Error: COMP96_0016: cnth.vhd : (19, 13): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0078: cnth.vhd : (17, 27): Unknown identifier "unsigned".
# Error: COMP96_0064: cnth.vhd : (17, 27): Unknown type.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0078: cnth.vhd : (17, 19): Unknown identifier "unsigned".
# Error: COMP96_0064: cnth.vhd : (17, 19): Unknown type.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (16, 2): Keyword 'end' expected.
# Error: COMP96_0016: cnth.vhd : (16, 11): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0020: cnth.vhd : (16, 1): Variable can be declared only in a process or subprogram.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Error: COMP96_0015: cnth.vhd : (5, 1): ';' expected.
# Error: COMP96_0016: cnth.vhd : (5, 8): Design unit declaration expected.
# Error: COMP96_0016: cnth.vhd : (5, 13): Design unit declaration expected.
# Compile Architecture "cnth" of Entity "cnth"
# Compile failure 3 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Error: COMP96_0015: cnth.vhd : (5, 1): ';' expected.
# Error: COMP96_0016: cnth.vhd : (5, 8): Design unit declaration expected.
# Error: COMP96_0016: cnth.vhd : (5, 13): Design unit declaration expected.
# Compile Architecture "cnth" of Entity "cnth"
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0329: cnth.vhd : (19, 2): Generate statement must have a label.
# Error: COMP96_0019: cnth.vhd : (19, 18): Keyword 'generate' expected.
# Error: COMP96_0015: cnth.vhd : (23, 9): ';' expected.
# Error: COMP96_0016: cnth.vhd : (23, 11): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0329: cnth.vhd : (19, 2): Generate statement must have a label.
# Error: COMP96_0019: cnth.vhd : (19, 18): Keyword 'generate' expected.
# Error: COMP96_0015: cnth.vhd : (25, 6): ';' expected.
# Error: COMP96_0016: cnth.vhd : (25, 10): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (19, 2): Keyword 'begin' expected.
# Error: COMP96_0015: cnth.vhd : (25, 6): ';' expected.
# Error: COMP96_0016: cnth.vhd : (25, 10): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (28, 6): Keyword 'process' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Warning: DAGGEN_0001: cnth.vhd : (18, 0): Process without explicit or implicit wait statement - possible infinite loop.
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0015: cnth.vhd : (25, 1): ';' expected.
# Error: COMP96_0019: cnth.vhd : (25, 13): Keyword 'end' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (29, 8): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (29, 8): ';' expected.
# Error: COMP96_0019: cnth.vhd : (29, 12): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (32, 6): Keyword 'loop' expected.
# Error: COMP96_0019: cnth.vhd : (34, 5): Keyword 'process' expected.
# Error: COMP96_0019: cnth.vhd : (34, 13): Keyword 'end' expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0123: cnth.vhd : (26, 7): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0143: cnth.vhd : (26, 7): Object "c0" cannot be written
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (47, 8): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (47, 8): ';' expected.
# Error: COMP96_0019: cnth.vhd : (47, 12): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (48, 7): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (48, 7): ';' expected.
# Error: COMP96_0019: cnth.vhd : (48, 11): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (50, 6): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (50, 6): ';' expected.
# Error: COMP96_0019: cnth.vhd : (52, 5): Keyword 'loop' expected.
# Error: COMP96_0019: cnth.vhd : (52, 13): Keyword 'end' expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (47, 8): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (47, 8): ';' expected.
# Error: COMP96_0019: cnth.vhd : (47, 12): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (48, 7): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (48, 7): ';' expected.
# Error: COMP96_0019: cnth.vhd : (48, 11): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (50, 6): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (50, 6): ';' expected.
# Error: COMP96_0019: cnth.vhd : (51, 5): Keyword 'loop' expected.
# Error: COMP96_0019: cnth.vhd : (51, 13): Keyword 'end' expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (47, 8): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (47, 8): ';' expected.
# Error: COMP96_0019: cnth.vhd : (47, 12): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (48, 7): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (48, 7): ';' expected.
# Error: COMP96_0019: cnth.vhd : (48, 11): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (50, 6): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (50, 6): ';' expected.
# Error: COMP96_0019: cnth.vhd : (51, 5): Keyword 'loop' expected.
# Error: COMP96_0019: cnth.vhd : (51, 13): Keyword 'end' expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (47, 8): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (47, 8): ';' expected.
# Error: COMP96_0019: cnth.vhd : (47, 12): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (48, 7): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (48, 7): ';' expected.
# Error: COMP96_0019: cnth.vhd : (48, 11): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (50, 6): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (50, 6): ';' expected.
# Error: COMP96_0019: cnth.vhd : (51, 5): Keyword 'loop' expected.
# Error: COMP96_0019: cnth.vhd : (51, 13): Keyword 'end' expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0019: cnth.vhd : (47, 8): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (47, 8): ';' expected.
# Error: COMP96_0019: cnth.vhd : (47, 12): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (48, 7): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (48, 7): ';' expected.
# Error: COMP96_0019: cnth.vhd : (48, 11): Keyword 'end' expected.
# Error: COMP96_0019: cnth.vhd : (50, 6): Keyword 'if' expected.
# Error: COMP96_0015: cnth.vhd : (50, 6): ';' expected.
# Error: COMP96_0019: cnth.vhd : (51, 5): Keyword 'loop' expected.
# Error: COMP96_0019: cnth.vhd : (51, 13): Keyword 'end' expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0617: cnth.vhd : (49, 8): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_LOGIC_VECTOR'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Warning: COMP96_0367: cnth.vhd : (49, 8): Improper array length (16). Expected length is 64.
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Warning: COMP96_0367: cnth.vhd : (49, 8): Improper array length (16). Expected length is 64.
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 08:47, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# RUNTIME: Fatal Error: RUNTIME_0047 cnth.vhd (41): Index 64 out of range (63 downto 0).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
run 1000 ns
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Top-level unit(s) detected:
# Entity => cnth
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 08:49, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 3 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 08:54, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0077: cnth.vhd : (23, 7): Undefined type of expression. Expected type 'UNSIGNED'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0077: cnth.vhd : (23, 7): Undefined type of expression. Expected type 'UNSIGNED'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0077: cnth.vhd : (23, 7): Undefined type of expression. Expected type 'UNSIGNED'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0077: cnth.vhd : (16, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0077: cnth.vhd : (17, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0077: cnth.vhd : (18, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0077: cnth.vhd : (19, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0077: cnth.vhd : (16, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0077: cnth.vhd : (17, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0077: cnth.vhd : (18, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0077: cnth.vhd : (19, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0077: cnth.vhd : (18, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0077: cnth.vhd : (19, 38): Undefined type of expression. Expected type 'UNSIGNED'.
# Error: COMP96_0149: cnth.vhd : (51, 37): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: cnth.vhd : (51, 20): Improper array length (1). Expected length is 4.
# Error: COMP96_0149: cnth.vhd : (52, 39): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: cnth.vhd : (52, 22): Improper array length (1). Expected length is 4.
# Compile failure 4 Errors 2 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0149: cnth.vhd : (51, 37): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: cnth.vhd : (51, 20): Improper array length (1). Expected length is 4.
# Error: COMP96_0149: cnth.vhd : (52, 39): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: cnth.vhd : (52, 22): Improper array length (1). Expected length is 4.
# Error: COMP96_0149: cnth.vhd : (53, 39): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: cnth.vhd : (53, 22): Improper array length (1). Expected length is 4.
# Error: COMP96_0149: cnth.vhd : (54, 39): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: cnth.vhd : (54, 22): Improper array length (1). Expected length is 4.
# Compile failure 4 Errors 4 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0617: cnth.vhd : (51, 19): Assignment target incompatible with right side. Cannot convert 'INTEGER' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0149: cnth.vhd : (52, 39): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: cnth.vhd : (52, 22): Improper array length (1). Expected length is 4.
# Error: COMP96_0149: cnth.vhd : (53, 39): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: cnth.vhd : (53, 22): Improper array length (1). Expected length is 4.
# Error: COMP96_0149: cnth.vhd : (54, 39): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: cnth.vhd : (54, 22): Improper array length (1). Expected length is 4.
# Compile failure 4 Errors 3 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0131: cnth.vhd : (51, 35): Illegal operand for type conversion.
# Error: COMP96_0149: cnth.vhd : (51, 40): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0367: cnth.vhd : (51, 19): Improper array length (0). Expected length is 4.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Top-level unit(s) detected:
# Entity => inv
# Entity => testbench
# Entity => or64
# Entity => bit32_adder
# Entity => cnth
# Entity => and64
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 08:59, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6206 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 09:02, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Warning: COMP96_0367: clz.vhd : (44, 19): Improper array length (4). Expected length is 5.
# Error: COMP96_0078: clz.vhd : (45, 51): Unknown identifier "c2".
# Error: COMP96_0133: clz.vhd : (45, 51): Cannot find object declaration.
# Error: COMP96_0104: clz.vhd : (45, 51): Undefined type of expression.
# Warning: COMP96_0367: clz.vhd : (45, 22): Improper array length (4). Expected length is 5.
# Compile failure 3 Errors 2 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Warning: COMP96_0367: clz.vhd : (44, 19): Improper array length (4). Expected length is 5.
# Error: COMP96_0078: clz.vhd : (45, 51): Unknown identifier "c2".
# Error: COMP96_0133: clz.vhd : (45, 51): Cannot find object declaration.
# Error: COMP96_0104: clz.vhd : (45, 51): Undefined type of expression.
# Warning: COMP96_0367: clz.vhd : (45, 22): Improper array length (4). Expected length is 5.
# Compile failure 3 Errors 2 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0078: clz.vhd : (45, 51): Unknown identifier "c2".
# Error: COMP96_0133: clz.vhd : (45, 51): Cannot find object declaration.
# Error: COMP96_0104: clz.vhd : (45, 51): Undefined type of expression.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:30, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Top-level unit(s) detected:
# Entity => cnth
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:34, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:34, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Warning: COMP96_0994: Multiple architecture "cnth" of entity "cnth" found in "c:\My_Designs\ESE345Project\src\clz.vhd", "c:\My_Designs\ESE345Project\src\cnth.vhd".
# Warning: COMP96_0993: Automatically determined compilation order may be incorrect because duplicate secondary design units were found.
# Top-level unit(s) detected:
# Entity => inv
# Entity => testbench
# Entity => or64
# Entity => cnth
# Entity => bit32_adder
# Entity => and64
# Compile success 0 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:36, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:38, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run @1us
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+cnth cnth cnth
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:38, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cnth,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Warning: COMP96_0994: Multiple architecture "cnth" of entity "cnth" found in "c:\My_Designs\ESE345Project\src\clz.vhd", "c:\My_Designs\ESE345Project\src\cnth.vhd".
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Warning: COMP96_0994: Multiple architecture "cnth" of entity "cnth" found in "c:\My_Designs\ESE345Project\src\clz.vhd", "c:\My_Designs\ESE345Project\src\cnth.vhd".
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Error: COMP96_0111: clz.vhd : (44, 5): Labels do not match.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Top-level unit(s) detected:
# Entity => inv
# Entity => testbench
# Entity => or64
# Entity => clz
# Entity => cnth
# Entity => bit32_adder
# Entity => and64
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:41, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:42, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Error: COMP96_0078: clz.vhd : (23, 13): Unknown identifier "i".
# Error: COMP96_0133: clz.vhd : (23, 13): Cannot find object declaration.
# Error: COMP96_0138: clz.vhd : (23, 13): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:44, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:44, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Error: COMP96_0078: clz.vhd : (40, 13): Unknown identifier "c".
# Error: COMP96_0133: clz.vhd : (40, 13): Cannot find object declaration.
# Error: COMP96_0077: clz.vhd : (40, 13): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:46, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Library Manager: Library "add" contents cleared.
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Top-level unit(s) detected:
# Entity => clz
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:46, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Top-level unit(s) detected:
# Entity => clz
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:47, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:49, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Top-level unit(s) detected:
# Entity => clz
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:52, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# EXECUTION:: ERROR  : fuck this shit
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Error: COMP96_0019: clz.vhd : (19, 15): Keyword 'end' expected.
# Error: COMP96_0015: clz.vhd : (23, 12): ';' expected.
# Error: COMP96_0016: clz.vhd : (23, 14): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4775 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:54, 2016年12月4日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /clz,  Process: line__14.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4775 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:55, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:57, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Top-level unit(s) detected:
# Entity => clz
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 11:59, 2016年12月4日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:00, 2016年12月5日
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work add -2002  $dsn/src/clz.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:00, 2016年12月5日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:01, 2016年12月5日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:10, 2016年12月5日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+clz clz clz
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:10, 2016年12月5日
#  Simulation has been initialized
# 2 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Warning: COMP96_0367: rot.vhd : (17, 37): Improper array length (64). Expected length is 6.
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Warning: COMP96_0367: rot.vhd : (20, 7): Improper array length (64). Expected length is 6.
# Error: DAGGEN_0005: rot.vhd : (20, 7): Incompatible size; Left: 6, Right: 64.
# Compile failure 1 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Error: COMP96_0121: rot.vhd : (22, 38): The type bounds of this range are not compatible.
# Error: COMP96_0121: rot.vhd : (22, 10): The type bounds of this range are not compatible.
# Error: COMP96_0077: rot.vhd : (22, 7): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Warning: COMP96_0367: rot.vhd : (22, 7): Improper array length (65). Expected length is 64.
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Error: COMP96_0121: rot.vhd : (22, 38): The type bounds of this range are not compatible.
# Error: COMP96_0121: rot.vhd : (22, 10): The type bounds of this range are not compatible.
# Error: COMP96_0077: rot.vhd : (22, 7): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Error: COMP96_0121: rot.vhd : (22, 38): The type bounds of this range are not compatible.
# Error: COMP96_0121: rot.vhd : (22, 10): The type bounds of this range are not compatible.
# Error: COMP96_0077: rot.vhd : (22, 7): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Error: COMP96_0090: rot.vhd : (17, 22): Expected array type.
# Error: COMP96_0064: rot.vhd : (17, 15): Unknown type.
# Error: COMP96_0094: rot.vhd : (22, 38): Locally static expression is required in the range definition.
# Error: COMP96_0094: rot.vhd : (22, 10): Locally static expression is required in the range definition.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0015: cnth.vhd : (47, 57): ')' expected.
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Error: COMP96_0015: cnth.vhd : (47, 57): ')' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/cnth.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+rot rot rot
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:21, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
acom -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/rot.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Top-level unit(s) detected:
# Entity => rot
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+rot rot rot
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:23, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Warning: KERNEL_0291 Signal '/rot/i1' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/rot/i2' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/rot/o1' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Error: COMP96_0078: shlhi.vhd : (17, 24): Unknown identifier "to_interger".
# Error: COMP96_0133: shlhi.vhd : (17, 24): Cannot find object declaration.
# Error: COMP96_0289: shlhi.vhd : (17, 24): Prefix of index must be an array.
# Error: COMP96_0077: shlhi.vhd : (17, 24): Undefined type of expression. Expected type 'INTEGER'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Error: COMP96_0078: shlhi.vhd : (17, 24): Unknown identifier "to_interger".
# Error: COMP96_0133: shlhi.vhd : (17, 24): Cannot find object declaration.
# Error: COMP96_0289: shlhi.vhd : (17, 24): Prefix of index must be an array.
# Error: COMP96_0077: shlhi.vhd : (17, 24): Undefined type of expression. Expected type 'INTEGER'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# Error: COMP96_0078: shlhi.vhd : (20, 7): Unknown identifier "to_interger".
# Error: COMP96_0133: shlhi.vhd : (20, 7): Cannot find object declaration.
# Error: COMP96_0289: shlhi.vhd : (20, 7): Prefix of index must be an array.
# Error: COMP96_0077: shlhi.vhd : (20, 7): Undefined type of expression. Expected type 'INTEGER'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
step -out
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 1 us,  Iteration: 2,  Instance: /rot,  Process: line__15.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+shlhi shlhi shlhi
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 3,  TOP instance.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6206 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:44, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# RUNTIME: Fatal Error: RUNTIME_0046 shlhi.vhd (21): Incompatible ranges; left: (63 downto 48), right: (0 to 16).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /shlhi,  Process: line__15.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+shlhi shlhi shlhi
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  TOP instance.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6207 kB (elbread=1280 elab2=4778 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:47, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Warning: KERNEL_0291 Signal '/shlhi/i1' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/shlhi/i2' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/shlhi/o1' has already been traced.
# 0 signal(s) traced.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Top-level unit(s) detected:
# Entity => inv
# Entity => testbench
# Entity => rot
# Entity => shlhi
# Entity => or64
# Entity => clz
# Entity => cnth
# Entity => bit32_adder
# Entity => and64
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+shlhi shlhi shlhi
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6207 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:51, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Error: COMP96_0122: shlhi.vhd : (18, 2): Symbol "c0" has already been declared in this scope.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
asim -O5 +access +r +m+shlhi shlhi shlhi
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  TOP instance.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6207 kB (elbread=1280 elab2=4778 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:54, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+shlhi shlhi shlhi
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work add -2002  $dsn/src/shlhi.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6207 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:55, 2016年12月5日
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+shlhi shlhi shlhi
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6207 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 12:55, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
acom -O3 -e 100 -work add -2002  $dsn/src/a.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "shlhi"
# Error: COMP96_0078: a.vhd : (1, 5): Unknown identifier "IEEE".
# Error: COMP96_0078: a.vhd : (2, 5): Unknown identifier "ieee".
# Error: COMP96_0078: a.vhd : (6, 12): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: a.vhd : (6, 12): Unknown type.
# Error: COMP96_0078: a.vhd : (7, 12): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: a.vhd : (7, 12): Unknown type.
# Error: COMP96_0078: a.vhd : (8, 12): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: a.vhd : (8, 12): Unknown type.
# Compile Architecture "shlhi" of Entity "shlhi"
# Error: COMP96_0015: a.vhd : (18, 91): ';' expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/a.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# Error: COMP96_0015: a.vhd : (19, 91): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/a.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+a a a
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4775 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 01:05, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4775 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 01:07, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/sfw.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# Error: COMP96_0015: sfw.vhd : (19, 91): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfw.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# Error: COMP96_0071: sfw.vhd : (19, 66): Operator "-" is not defined for such operands.
# Error: COMP96_0077: sfw.vhd : (19, 20): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfw.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# Error: COMP96_0015: sfw.vhd : (19, 90): ')' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfw.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfw.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+a a a
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4775 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 01:08, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sfw sfw sfw
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4775 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 01:09, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
acom -O3 -e 100 -work add -2002  $dsn/src/sfw.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sfw sfw sfw
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4775 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 01:10, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/sfw.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+sfw sfw sfw
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4775 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 01:13, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/ah.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ah ah ah
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 01:17, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 01:19, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sfh sfh sfh
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 01:46, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# Warning: COMP96_0367: ahs.vhd : (18, 9): Improper array length (16). Expected length is 17.
# Error: COMP96_0367: ahs.vhd : (21, 22): Improper array length (17). Expected length is 16.
# Compile failure 1 Errors 1 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+sfh sfh sfh
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 02:41, 2016年12月5日
#  Simulation has been initialized
step -out
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# Warning: COMP96_0367: ahs.vhd : (18, 9): Improper array length (16). Expected length is 17.
# Compile success 0 Errors 1 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# Error: COMP96_0077: ahs.vhd : (21, 12): Undefined type of expression. Expected type 'UNSIGNED'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# Error: COMP96_0077: ahs.vhd : (21, 12): Undefined type of expression. Expected type 'UNSIGNED'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# Error: COMP96_0149: ahs.vhd : (21, 22): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0367: ahs.vhd : (21, 13): Improper array length (0). Expected length is 17.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# Error: COMP96_0149: ahs.vhd : (21, 22): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0367: ahs.vhd : (21, 13): Improper array length (0). Expected length is 17.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# Error: COMP96_0149: ahs.vhd : (21, 22): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0367: ahs.vhd : (21, 13): Improper array length (0). Expected length is 17.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# Error: COMP96_0149: ahs.vhd : (21, 22): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0367: ahs.vhd : (21, 13): Improper array length (0). Expected length is 17.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# Warning: COMP96_0367: ahs.vhd : (21, 13): Improper array length (16). Expected length is 17.
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd $dsn/src/ahs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ahs ahs ahs
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6207 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 02:50, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# KERNEL: Error: KERNEL_0066 Value F does not belong to type STD_LOGIC.
# Error: Cannot force signal "/ahs/i1" with formula "FFFFFFFFFFFFFFFF".
# KERNEL: Error: KERNEL_0066 Value F does not belong to type STD_LOGIC.
# Error: Cannot force signal "/ahs/i2" with formula "FFFFFFFFFFFFFFFF".
# KERNEL: Error: KERNEL_0066 Value x does not belong to type STD_LOGIC.
# Error: Cannot force signal "/ahs/i1" with formula "0xFFFFFFFFFFFFFFFF".
# KERNEL: Error: KERNEL_0066 Value x does not belong to type STD_LOGIC.
# Error: Cannot force signal "/ahs/i2" with formula "0xFFFFFFFFFFFFFFFF".
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 3 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0015: sfhs.vhd : (40, 40): '(' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sfhs sfhs sfhs
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6207 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 02:56, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd $dsn/src/ahs.vhd $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+sfhs sfhs sfhs
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6208 kB (elbread=1280 elab2=4778 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 03:00, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6208 kB (elbread=1280 elab2=4778 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 03:00, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0015: sfhs.vhd : (23, 83): ')' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0015: sfhs.vhd : (23, 83): ')' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0015: sfhs.vhd : (23, 83): ')' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0617: sfhs.vhd : (27, 13): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'INTEGER'.
# Error: COMP96_0617: sfhs.vhd : (31, 9): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'INTEGER'.
# Error: COMP96_0617: sfhs.vhd : (34, 13): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'INTEGER'.
# Error: COMP96_0617: sfhs.vhd : (37, 9): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'INTEGER'.
# Error: COMP96_0617: sfhs.vhd : (40, 13): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'INTEGER'.
# Error: COMP96_0617: sfhs.vhd : (43, 9): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'INTEGER'.
# Error: COMP96_0617: sfhs.vhd : (46, 13): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'INTEGER'.
# Error: COMP96_0090: sfhs.vhd : (50, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (50, 39): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0090: sfhs.vhd : (51, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (51, 39): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0090: sfhs.vhd : (52, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (52, 39): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0090: sfhs.vhd : (53, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (53, 39): Explicit type conversions are allowed between closely related types only.
# Compile failure 15 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0090: sfhs.vhd : (45, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (45, 39): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0090: sfhs.vhd : (46, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (46, 39): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0090: sfhs.vhd : (47, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (47, 39): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0090: sfhs.vhd : (48, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (48, 39): Explicit type conversions are allowed between closely related types only.
# Compile failure 8 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0090: sfhs.vhd : (46, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (46, 39): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0090: sfhs.vhd : (47, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (47, 39): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0090: sfhs.vhd : (48, 39): Expected array type.
# Error: COMP96_0149: sfhs.vhd : (48, 39): Explicit type conversions are allowed between closely related types only.
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+sfhs sfhs sfhs
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6207 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 03:06, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 150 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 200 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 200 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 250 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 250 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 300 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 400 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 450 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 550 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 600 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 600 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 650 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 700 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 700 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 750 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 900 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 900 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 950 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1 us,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: stopped at time: 1 us
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+sfhs sfhs sfhs
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6206 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 03:09, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# RUNTIME: Fatal Error: RUNTIME_0043 sfhs.vhd (24): Value -18413 out of range (0 to 2147483647).
# KERNEL: Time: 2 us,  Iteration: 1,  Instance: /sfhs,  Process: line__15.
# KERNEL: Stopped at time 2 us + 1.
# VSIM: Error: Fatal error occurred during simulation.
run 1000 ns
run 1000 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+sfhs sfhs sfhs
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6206 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 03:10, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 200 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 200 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 200 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 200 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 300 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 300 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 300 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 300 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 400 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 400 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 400 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 400 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 500 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 500 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 500 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 500 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 600 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 600 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 600 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 600 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 700 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 700 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 700 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 700 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 800 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 800 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 800 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 800 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 900 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 900 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 900 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 900 ns,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 1 us,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 1 us,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 1 us,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 1 us,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: stopped at time: 1 us
run 1000 ns
# RUNTIME: Fatal Error: RUNTIME_0043 sfhs.vhd (24): Value -18413 out of range (0 to 2147483647).
# KERNEL: Time: 1 us,  Iteration: 2,  Instance: /sfhs,  Process: line__15.
# KERNEL: Stopped at time 1 us + 2.
# VSIM: Error: Fatal error occurred during simulation.
run 1000 ns
run 1000 ns
endsim
# VSIM: Simulation has finished.
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd $dsn/src/ahs.vhd $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Top-level unit(s) detected:
# Entity => inv
# Entity => sfw
# Entity => testbench
# Entity => shlhi
# Entity => sfh
# Entity => sfhs
# Entity => rot
# Entity => or64
# Entity => clz
# Entity => cnth
# Entity => bit32_adder
# Entity => a
# Entity => ahs
# Entity => and64
# Entity => ah
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sfhs sfhs sfhs
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6206 kB (elbread=1280 elab2=4777 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 03:11, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# RUNTIME: Fatal Error: RUNTIME_0043 sfhs.vhd (24): Value -18413 out of range (0 to 2147483647).
# KERNEL: Time: 1 us,  Iteration: 1,  Instance: /sfhs,  Process: line__15.
# KERNEL: Stopped at time 1 us + 1.
# VSIM: Error: Fatal error occurred during simulation.
run 1000 ns
run 1000 ns
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd $dsn/src/ahs.vhd $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+sfhs sfhs sfhs
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6208 kB (elbread=1280 elab2=4778 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 03:16, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd $dsn/src/ahs.vhd $dsn/src/sfhs.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+sfhs sfhs sfhs
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6208 kB (elbread=1280 elab2=4778 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 03:17, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sfhs,  Process: line__15.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 1000 ns
# KERNEL: stopped at time: 5 us
acom -O3 -e 100 -work add -2002  $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Warning: COMP96_0367: mpyu.vhd : (19, 9): Improper array length (34). Expected length is 32.
# Warning: COMP96_0367: mpyu.vhd : (21, 9): Improper array length (17). Expected length is 32.
# Error: COMP96_0367: mpyu.vhd : (28, 21): Improper array length (32). Expected length is 33.
# Compile failure 1 Errors 2 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Warning: COMP96_0367: mpyu.vhd : (19, 9): Improper array length (34). Expected length is 32.
# Warning: COMP96_0367: mpyu.vhd : (21, 9): Improper array length (17). Expected length is 32.
# Error: COMP96_0367: mpyu.vhd : (28, 21): Improper array length (32). Expected length is 33.
# Compile failure 1 Errors 2 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Warning: COMP96_0367: mpyu.vhd : (19, 9): Improper array length (34). Expected length is 32.
# Warning: COMP96_0367: mpyu.vhd : (21, 9): Improper array length (34). Expected length is 32.
# Error: COMP96_0367: mpyu.vhd : (28, 21): Improper array length (32). Expected length is 33.
# Compile failure 1 Errors 2 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Warning: COMP96_0367: mpyu.vhd : (19, 9): Improper array length (34). Expected length is 32.
# Warning: COMP96_0367: mpyu.vhd : (21, 9): Improper array length (34). Expected length is 32.
# Error: COMP96_0367: mpyu.vhd : (28, 21): Improper array length (32). Expected length is 33.
# Compile failure 1 Errors 2 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0367: mpyu.vhd : (28, 21): Improper array length (32). Expected length is 33.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work add -2002  $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "mpyu"
# Compile Architecture "mpyu" of Entity "mpyu"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "mpyu"
# Compile Architecture "mpyu" of Entity "mpyu"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "mpyu"
# Compile Architecture "mpyu" of Entity "mpyu"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd $dsn/src/ahs.vhd $dsn/src/sfhs.vhd $dsn/src/mpyu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "mpyu"
# Compile Architecture "mpyu" of Entity "mpyu"
# Top-level unit(s) detected:
# Entity => inv
# Entity => sfw
# Entity => testbench
# Entity => shlhi
# Entity => sfh
# Entity => sfhs
# Entity => rot
# Entity => mpyu
# Entity => or64
# Entity => clz
# Entity => cnth
# Entity => bit32_adder
# Entity => a
# Entity => ahs
# Entity => and64
# Entity => ah
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+mpyu mpyu mpyu
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6205 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 03:24, 2016年12月5日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0078: absdb.vhd : (19, 3): Unknown identifier "sum1".
# Error: COMP96_0133: absdb.vhd : (19, 3): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Error: COMP96_0269: absdb.vhd : (19, 9): For each formal parameter of a subprogram, a subprogram call must specify exactly one corresponding actual.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Warning: COMP96_0367: absdb.vhd : (19, 9): Improper array length (5). Expected length is 17.
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Warning: COMP96_0367: absdb.vhd : (19, 9): Improper array length (5). Expected length is 17.
# Compile success 0 Errors 1 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "absdb"
# Compile Architecture "absdb" of Entity "absdb"
# Error: COMP96_0019: absdb.vhd : (26, 5): Keyword 'then' expected.
# Error: COMP96_0019: absdb.vhd : (28, 4): Keyword 'end' expected.
# Error: COMP96_0047: absdb.vhd : (30, 5): Concurrent statement or ':' expected.
# Error: COMP96_0015: absdb.vhd : (32, 8): ';' expected.
# Error: COMP96_0016: absdb.vhd : (32, 10): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "absdb"
# Compile Architecture "absdb" of Entity "absdb"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "absdb"
# Compile Architecture "absdb" of Entity "absdb"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "absdb"
# Compile Architecture "absdb" of Entity "absdb"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Library Manager: Library "add" contents cleared.
acom -reorder -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd $dsn/src/ahs.vhd $dsn/src/sfhs.vhd $dsn/src/mpyu.vhd $dsn/src/absdb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "mpyu"
# Compile Architecture "mpyu" of Entity "mpyu"
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "absdb"
# Compile Architecture "absdb" of Entity "absdb"
# Top-level unit(s) detected:
# Entity => inv
# Entity => sfw
# Entity => testbench
# Entity => shlhi
# Entity => sfh
# Entity => sfhs
# Entity => rot
# Entity => mpyu
# Entity => or64
# Entity => clz
# Entity => cnth
# Entity => bit32_adder
# Entity => ah
# Entity => ahs
# Entity => and64
# Entity => a
# Entity => absdb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+absdb absdb absdb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6206 kB (elbread=1280 elab2=4776 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  上午 10:20, 2016年12月5日
#  Simulation has been initialized
# 3 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd $dsn/src/ahs.vhd $dsn/src/sfhs.vhd $dsn/src/mpyu.vhd $dsn/src/absdb.vhd $dsn/src/ALU.vhd $dsn/src/regFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "mpyu"
# Compile Architecture "mpyu" of Entity "mpyu"
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "absdb"
# Compile Architecture "absdb" of Entity "absdb"
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Warning: COMP96_0003: Source file "c:\My_Designs\ESE345Project\src\ALU.vhd" is empty.
# File: c:\My_Designs\ESE345Project\src\regFile.vhd
# Warning: COMP96_0003: Source file "c:\My_Designs\ESE345Project\src\regFile.vhd" is empty.
# Compile success 0 Errors 2 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0329: ALU.vhd : (16, 2): Generate statement must have a label.
# Error: COMP96_0019: ALU.vhd : (16, 22): Keyword 'generate' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0046: ALU.vhd : (22, 6): Sequential statement expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (17, 27): Unknown identifier "a_in".
# Error: COMP96_0078: ALU.vhd : (18, 2): Unknown identifier "b_in".
# Error: COMP96_0133: ALU.vhd : (17, 27): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (17, 27): "a_in" does not match the formal name.
# Error: COMP96_0207: ALU.vhd : (17, 0): No actual specified for local port "i1".
# Error: COMP96_0207: ALU.vhd : (17, 0): No actual specified for local port "i2".
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0046: ALU.vhd : (26, 10): Sequential statement expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7230 kB (elbread=1280 elab2=5800 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:25, 2016年12月5日
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7230 kB (elbread=1280 elab2=5800 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:25, 2016年12月5日
#  Simulation has been initialized
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0020: ALU.vhd : (13, 2): Variable can be declared only in a process or subprogram.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0019: ALU.vhd : (14, 2): Keyword 'end' expected.
# Error: COMP96_0016: ALU.vhd : (14, 11): Design unit declaration expected.
# Compile Entity "and64"
# Error: COMP96_0019: ALU.vhd : (15, 18): Keyword 'is' expected.
# Error: COMP96_0015: ALU.vhd : (15, 23): '(' expected.
# Error: COMP96_0028: ALU.vhd : (15, 23): Identifier or keyword expected.
# Error: COMP96_0015: ALU.vhd : (15, 23): ';' expected.
# Error: COMP96_0019: ALU.vhd : (15, 26): Keyword 'end' expected.
# Error: COMP96_0015: ALU.vhd : (15, 26): ';' expected.
# Error: COMP96_0016: ALU.vhd : (15, 27): Design unit declaration expected.
# Compile Entity "or64"
# Error: COMP96_0019: ALU.vhd : (19, 17): Keyword 'is' expected.
# Error: COMP96_0015: ALU.vhd : (19, 22): '(' expected.
# Error: COMP96_0028: ALU.vhd : (19, 22): Identifier or keyword expected.
# Error: COMP96_0015: ALU.vhd : (19, 22): ';' expected.
# Error: COMP96_0019: ALU.vhd : (19, 25): Keyword 'end' expected.
# Error: COMP96_0015: ALU.vhd : (19, 25): ';' expected.
# Error: COMP96_0016: ALU.vhd : (19, 26): Design unit declaration expected.
# Compile failure 16 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (16, 6): Unknown identifier "rdAnd".
# Error: COMP96_0133: ALU.vhd : (16, 6): Cannot find object declaration.
# Error: COMP96_0104: ALU.vhd : (16, 2): Undefined type of expression.
# Error: COMP96_0078: ALU.vhd : (20, 6): Unknown identifier "rdOr".
# Error: COMP96_0133: ALU.vhd : (20, 6): Cannot find object declaration.
# Error: COMP96_0104: ALU.vhd : (20, 2): Undefined type of expression.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7230 kB (elbread=1280 elab2=5800 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:29, 2016年12月5日
#  Simulation has been initialized
run 1000 ns
# KERNEL: stopped at time: 1 us
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0329: ALU.vhd : (26, 2): Generate statement must have a label.
# Error: COMP96_0019: ALU.vhd : (26, 22): Keyword 'generate' expected.
# Error: COMP96_0019: ALU.vhd : (32, 2): Keyword 'end' expected.
# Error: COMP96_0016: ALU.vhd : (32, 7): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0329: ALU.vhd : (26, 2): Generate statement must have a label.
# Error: COMP96_0019: ALU.vhd : (26, 22): Keyword 'generate' expected.
# Error: COMP96_0019: ALU.vhd : (32, 2): Keyword 'end' expected.
# Error: COMP96_0016: ALU.vhd : (32, 7): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0329: ALU.vhd : (26, 2): Generate statement must have a label.
# Error: COMP96_0019: ALU.vhd : (26, 22): Keyword 'generate' expected.
# Error: COMP96_0019: ALU.vhd : (32, 2): Keyword 'end' expected.
# Error: COMP96_0016: ALU.vhd : (32, 7): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0329: ALU.vhd : (26, 2): Generate statement must have a label.
# Error: COMP96_0019: ALU.vhd : (26, 22): Keyword 'generate' expected.
# Error: COMP96_0019: ALU.vhd : (32, 2): Keyword 'end' expected.
# Error: COMP96_0016: ALU.vhd : (32, 7): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/regFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\regFile.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7230 kB (elbread=1280 elab2=5800 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 12:52, 2016年12月5日
#  Simulation has been initialized
step -out
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7230 kB (elbread=1280 elab2=5800 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 01:39, 2016年12月5日
#  Simulation has been initialized
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
acom -O3 -e 100 -work add -2002  $dsn/src/regFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\regFile.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+register_file register_file behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6208 kB (elbread=1280 elab2=4778 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 02:18, 2016年12月5日
#  Simulation has been initialized
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
# Error: Invalid stimulator parameters
# Error: Invalid stimulator parameters
# Error: Invalid stimulator parameters
# Error: Invalid stimulator parameters
# Error: Invalid stimulator parameters
# KERNEL: Error: KERNEL_0066 Value 9 does not belong to type STD_LOGIC.
# Error: Cannot force signal "/register_file/writeRegSel" with formula "9".
# KERNEL: Error: KERNEL_0066 Value 9 does not belong to type STD_LOGIC.
# Error: Cannot force signal "/register_file/writeRegSel" with formula "9".
# Error: Invalid stimulator parameters
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work add -2002  $dsn/src/mux16to1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mux16to1.vhd
# Compile Entity "mux16to1"
# Compile Architecture "structural" of Entity "mux16to1"
# Error: COMP96_0329: mux16to1.vhd : (15, 2): Generate statement must have a label.
# Error: COMP96_0019: mux16to1.vhd : (15, 22): Keyword 'generate' expected.
# Error: COMP96_0019: mux16to1.vhd : (17, 2): Keyword 'end' expected.
# Error: COMP96_0016: mux16to1.vhd : (17, 8): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mux16to1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mux16to1.vhd
# Compile Entity "mux16to1"
# Compile Architecture "structural" of Entity "mux16to1"
# Error: COMP96_0019: mux16to1.vhd : (17, 2): Keyword 'begin' expected.
# Error: COMP96_0019: mux16to1.vhd : (19, 2): Keyword 'end' expected.
# Error: COMP96_0016: mux16to1.vhd : (19, 8): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mux16to1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mux16to1.vhd
# Compile Entity "mux16to1"
# Compile Architecture "structural" of Entity "mux16to1"
# Error: COMP96_0019: mux16to1.vhd : (17, 2): Keyword 'begin' expected.
# Error: COMP96_0019: mux16to1.vhd : (19, 2): Keyword 'end' expected.
# Error: COMP96_0016: mux16to1.vhd : (19, 8): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mux16to1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mux16to1.vhd
# Compile Entity "mux16to1"
# Compile Architecture "structural" of Entity "mux16to1"
# Error: COMP96_0015: mux16to1.vhd : (29, 2): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mux16to1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mux16to1.vhd
# Compile Entity "mux16to1"
# Compile Architecture "structural" of Entity "mux16to1"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mux16to1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mux16to1.vhd
# Compile Entity "mux16to1"
# Compile Architecture "structural" of Entity "mux16to1"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/primitive_type.vhd $dsn/src/xor_2.vhd $dsn/src/half_adder.vhd $dsn/src/full_adder.vhd $dsn/src/test_bench_full_adder.vhd $dsn/src/4bitAdder.vhd $dsn/src/bit16_adder.vhd $dsn/src/bit32_adder.vhd $dsn/src/and64.vhd $dsn/src/or64.vhd $dsn/src/cnth.vhd $dsn/src/clz.vhd $dsn/src/rot.vhd $dsn/src/shlhi.vhd $dsn/src/a.vhd $dsn/src/sfw.vhd $dsn/src/ah.vhd $dsn/src/sfh.vhd $dsn/src/ahs.vhd $dsn/src/sfhs.vhd $dsn/src/mpyu.vhd $dsn/src/absdb.vhd $dsn/src/ALU.vhd $dsn/src/regFile.vhd $dsn/src/mux16to1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\primitive_type.vhd
# Compile Entity "inv"
# Compile Architecture "dataflow" of Entity "inv"
# Compile Entity "and_2"
# Compile Architecture "dataflow" of Entity "and_2"
# Compile Entity "or_2"
# Compile Architecture "dataflow" of Entity "or_2"
# File: c:\My_Designs\ESE345Project\src\xor_2.vhd
# Compile Entity "xor_2"
# Compile Architecture "xor_2" of Entity "xor_2"
# File: c:\My_Designs\ESE345Project\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:\My_Designs\ESE345Project\src\full_adder.vhd
# Compile Entity "full_adder"
# Compile Architecture "structural" of Entity "full_adder"
# File: c:\My_Designs\ESE345Project\src\test_bench_full_adder.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# File: c:\My_Designs\ESE345Project\src\4bitAdder.vhd
# Compile Entity "bit4_adder"
# Compile Architecture "structural" of Entity "bit4_adder"
# File: c:\My_Designs\ESE345Project\src\bit16_adder.vhd
# Compile Entity "bit16_adder"
# Compile Architecture "structural" of Entity "bit16_adder"
# File: c:\My_Designs\ESE345Project\src\bit32_adder.vhd
# Compile Entity "bit32_adder"
# Compile Architecture "structural" of Entity "bit32_adder"
# File: c:\My_Designs\ESE345Project\src\and64.vhd
# Compile Entity "and64"
# Compile Architecture "and64" of Entity "and64"
# File: c:\My_Designs\ESE345Project\src\or64.vhd
# Compile Entity "or64"
# Compile Architecture "or64" of Entity "or64"
# File: c:\My_Designs\ESE345Project\src\cnth.vhd
# Compile Entity "cnth"
# Compile Architecture "cnth" of Entity "cnth"
# File: c:\My_Designs\ESE345Project\src\clz.vhd
# Compile Entity "clz"
# Compile Architecture "clz" of Entity "clz"
# File: c:\My_Designs\ESE345Project\src\rot.vhd
# Compile Entity "rot"
# Compile Architecture "rot" of Entity "rot"
# File: c:\My_Designs\ESE345Project\src\shlhi.vhd
# Compile Entity "shlhi"
# Compile Architecture "shlhi" of Entity "shlhi"
# File: c:\My_Designs\ESE345Project\src\a.vhd
# Compile Entity "a"
# Compile Architecture "a" of Entity "a"
# File: c:\My_Designs\ESE345Project\src\sfw.vhd
# Compile Entity "sfw"
# Compile Architecture "sfw" of Entity "sfw"
# File: c:\My_Designs\ESE345Project\src\ah.vhd
# Compile Entity "ah"
# Compile Architecture "ah" of Entity "ah"
# File: c:\My_Designs\ESE345Project\src\sfh.vhd
# Compile Entity "sfh"
# Compile Architecture "sfh" of Entity "sfh"
# File: c:\My_Designs\ESE345Project\src\ahs.vhd
# Compile Entity "ahs"
# Compile Architecture "ahs" of Entity "ahs"
# File: c:\My_Designs\ESE345Project\src\sfhs.vhd
# Compile Entity "sfhs"
# Compile Architecture "sfhs" of Entity "sfhs"
# File: c:\My_Designs\ESE345Project\src\mpyu.vhd
# Compile Entity "mpyu"
# Compile Architecture "mpyu" of Entity "mpyu"
# File: c:\My_Designs\ESE345Project\src\absdb.vhd
# Compile Entity "absdb"
# Compile Architecture "absdb" of Entity "absdb"
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (22, 6): Unknown identifier "rdAnd".
# Error: COMP96_0133: ALU.vhd : (22, 6): Cannot find object declaration.
# Error: COMP96_0104: ALU.vhd : (22, 2): Undefined type of expression.
# Error: COMP96_0078: ALU.vhd : (26, 6): Unknown identifier "rdOr".
# Error: COMP96_0133: ALU.vhd : (26, 6): Cannot find object declaration.
# Error: COMP96_0104: ALU.vhd : (26, 2): Undefined type of expression.
# File: c:\My_Designs\ESE345Project\src\regFile.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Designs\ESE345Project\src\mux16to1.vhd
# Compile Entity "mux16to1"
# Compile Architecture "structural" of Entity "mux16to1"
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0724: ALU.vhd : (22, 2): ',' or ')' expected.
# Error: COMP96_0724: ALU.vhd : (22, 4): ',' or ')' expected.
# Error: COMP96_0015: ALU.vhd : (22, 5): ';' expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7232 kB (elbread=1280 elab2=5802 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 04:25, 2016年12月5日
#  Simulation has been initialized
# 19 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
acom -O3 -e 100 -work add -2002  $dsn/src/mux16to1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mux16to1.vhd
# Compile Entity "mux16to1"
# Compile Architecture "structural" of Entity "mux16to1"
# Error: COMP96_0078: mux16to1.vhd : (16, 10): Unknown identifier "port1".
# Error: COMP96_0348: mux16to1.vhd : (16, 10): Name on sensitivity list must denote a signal.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/mux16to1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\mux16to1.vhd
# Compile Entity "mux16to1"
# Compile Architecture "structural" of Entity "mux16to1"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (16, 30): Unknown identifier "port1".
# Error: COMP96_0133: ALU.vhd : (16, 30): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (16, 30): "port1" does not match the formal name.
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port16".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port2".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port3".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port4".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port5".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port6".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port7".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port8".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port9".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port10".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port11".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port12".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port13".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port14".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port15".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "opcode".
# Compile failure 19 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (16, 30): Unknown identifier "port1".
# Error: COMP96_0133: ALU.vhd : (16, 30): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (16, 30): "port1" does not match the formal name.
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port16".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port2".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port3".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port4".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port5".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port6".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port7".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port8".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port9".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port10".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port11".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port12".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port13".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port14".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port15".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "opcode".
# Compile failure 19 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (16, 30): Unknown identifier "port116".
# Error: COMP96_0133: ALU.vhd : (16, 30): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (16, 30): "port116" does not match the formal name.
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port16".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port2".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port3".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port4".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port5".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port6".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port7".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port8".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port9".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port10".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port11".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port12".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port13".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port14".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port15".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "opcode".
# Compile failure 19 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (16, 30): Unknown identifier "port116".
# Error: COMP96_0133: ALU.vhd : (16, 30): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (16, 30): "port116" does not match the formal name.
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port16".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port2".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port3".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port4".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port5".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port6".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port7".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port8".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port9".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port10".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port11".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port12".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port13".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port14".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port15".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "opcode".
# Compile failure 19 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (16, 30): Unknown identifier "port116".
# Error: COMP96_0133: ALU.vhd : (16, 30): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (16, 30): "port116" does not match the formal name.
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port16".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port2".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port3".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port4".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port5".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port6".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port7".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port8".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port9".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port10".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port11".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port12".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port13".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port14".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port15".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "opcode".
# Compile failure 19 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (16, 30): Unknown identifier "port116".
# Error: COMP96_0133: ALU.vhd : (16, 30): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (16, 30): "port116" does not match the formal name.
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port16".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port2".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port3".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port4".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port5".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port6".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port7".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port8".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port9".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port10".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port11".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port12".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port13".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port14".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "port15".
# Error: COMP96_0207: ALU.vhd : (16, 0): No actual specified for local port "opcode".
# Compile failure 19 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (29, 2): Unknown identifier "i2".
# Error: COMP96_0133: ALU.vhd : (29, 2): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (29, 2): "i2" does not match the formal name.
# Error: COMP96_0078: ALU.vhd : (34, 2): Unknown identifier "i2".
# Error: COMP96_0133: ALU.vhd : (34, 2): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (34, 2): "i2" does not match the formal name.
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (29, 2): Unknown identifier "i2".
# Error: COMP96_0133: ALU.vhd : (29, 2): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (29, 2): "i2" does not match the formal name.
# Error: COMP96_0078: ALU.vhd : (34, 2): Unknown identifier "i2".
# Error: COMP96_0133: ALU.vhd : (34, 2): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (34, 2): "i2" does not match the formal name.
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (29, 2): Unknown identifier "i2".
# Error: COMP96_0133: ALU.vhd : (29, 2): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (29, 2): "i2" does not match the formal name.
# Error: COMP96_0078: ALU.vhd : (34, 2): Unknown identifier "i2".
# Error: COMP96_0133: ALU.vhd : (34, 2): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (34, 2): "i2" does not match the formal name.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (29, 2): Unknown identifier "i2".
# Error: COMP96_0133: ALU.vhd : (29, 2): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (29, 2): "i2" does not match the formal name.
# Error: COMP96_0078: ALU.vhd : (34, 2): Unknown identifier "i2".
# Error: COMP96_0133: ALU.vhd : (34, 2): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (34, 2): "i2" does not match the formal name.
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0078: ALU.vhd : (34, 2): Unknown identifier "i2".
# Error: COMP96_0133: ALU.vhd : (34, 2): Cannot find object declaration.
# Error: COMP96_0112: ALU.vhd : (34, 2): "i2" does not match the formal name.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work add -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\ESE345Project\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7249 kB (elbread=1280 elab2=5818 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ESE345Project\src\wave.asdb
#  下午 04:58, 2016年12月5日
#  Simulation has been initialized
# 20 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ESE345Project/src/wave.asdb'.
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 100 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 200 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 300 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 400 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 400 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 400 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 500 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 500 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 500 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 600 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 600 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 600 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 700 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 700 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 700 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 800 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 800 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 800 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 900 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 900 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 900 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1 us,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1 us,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1 us,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1100 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1100 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1100 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1200 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1200 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1200 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1300 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1300 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1300 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1400 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1400 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1400 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1500 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1500 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1500 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1600 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1600 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1600 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1700 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1700 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1700 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1800 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1800 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1800 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1800 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1900 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1900 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1900 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 1900 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2 us,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2 us,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2 us,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2 us,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2100 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2100 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2100 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2100 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2200 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2200 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2200 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2200 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2300 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2300 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2300 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2300 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2400 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2400 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2400 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2400 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2500 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2500 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2500 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2500 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2600 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2600 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2600 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2600 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2700 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2700 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2700 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2700 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2800 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2800 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2800 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2800 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2900 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2900 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2900 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 2900 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3 us,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3 us,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3 us,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3 us,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: stopped at time: 3 us
# Error: You do not have valid license to run Testbench generation
# Contact Aldec for ordering information - sales@aldec.com
run 1000 ns
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3100 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3100 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3100 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3100 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3200 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3200 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3200 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3200 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3300 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3300 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3300 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3300 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3400 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3400 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3400 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3400 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3500 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3500 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3500 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3500 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3600 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3600 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3600 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3600 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3700 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3700 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3700 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3700 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3800 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3800 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3800 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3800 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3900 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3900 ns,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3900 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 3900 ns,  Iteration: 0,  Instance: /ALU/u4,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 4 us,  Iteration: 0,  Instance: /ALU/u3,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_UNSIGNED: vector truncated
# KERNEL: Time: 4 us,  Iteration: 0,  Instance: