// Seed: 1070253022
macromodule module_0;
  assign id_1 = id_1;
  assign module_1.type_8 = 0;
  uwire id_2, id_3;
  uwire id_4;
  wire  id_5;
  wire id_6, id_7;
  id_8(
      .id_0(id_2 + id_4),
      .id_1(id_5),
      .id_2(id_6),
      .id_3(1),
      .id_4(id_3),
      .id_5(1),
      .id_6(),
      .id_7(id_2),
      .id_8(1),
      .id_9(id_5)
  );
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    output logic id_4
);
  always id_4 <= 1;
  wire id_6;
  assign id_6 = 1;
  wire id_7;
  module_0 modCall_1 ();
endmodule
