// Seed: 959327171
module module_0 (
    input  uwire   id_0,
    output supply0 id_1,
    input  uwire   id_2
);
endmodule
module module_1 (
    input wand id_0,
    output tri id_1
    , id_16, id_17,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri id_10,
    output tri id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri0 id_14
);
  wire id_18;
  wire id_19;
  module_0(
      id_0, id_11, id_6
  );
  assign id_11 = 1'b0;
endmodule
