// Seed: 2989606909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_0 #(
    parameter id_11 = 32'd32,
    parameter id_3  = 32'd34
) (
    id_1,
    module_1,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output tri1 id_14;
  output wire id_13;
  inout wire id_12;
  input wire _id_11;
  inout wire id_10;
  input logic [7:0] id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire _id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_4,
      id_18,
      id_4,
      id_4,
      id_20,
      id_21,
      id_4,
      id_12,
      id_20,
      id_12,
      id_12
  );
  input wire id_1;
  assign id_14 = id_9[id_11==id_3] ? {id_12, -1} : id_18;
  wire id_22;
endmodule
