[   14.639178] codec_set_device: set device: speaker...
[   25.044206] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   25.049423] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   25.049441] *** PROBE: ISP device allocated successfully: 84710000 ***
[   25.049457] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   25.049462] *** PROBE: ISP device mutex and spinlock initialized ***
[   25.049469] *** PROBE: Event callback structure initialized at 0x84637080 (offset 0xc from isp_dev) ***
[   25.049480] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   25.049487] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   25.049492] *** PROBE: Platform data: c06b73b0 ***
[   25.049498] *** PROBE: Platform data validation passed ***
[   25.049503] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   25.049509] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   25.049514] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   25.049520] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   25.049526] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   25.069426] All ISP subdev platform drivers registered successfully
[   25.075574] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   25.075588] *** Registering platform device 0 from platform data ***
[   25.078096] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   25.078111] *** tx_isp_subdev_init: pdev=c06b7090, sd=85217400, ops=c06b76b0 ***
[   25.078118] *** tx_isp_subdev_init: ourISPdev=84710000 ***
[   25.078124] *** tx_isp_subdev_init: ops=c06b76b0, ops->core=c06b76e4 ***
[   25.078131] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   25.078138] *** tx_isp_subdev_init: Set sd->dev=c06b70a0, sd->pdev=c06b7090 ***
[   25.078144] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   25.078150] tx_isp_module_init: Module initialized for isp-w00
[   25.078156] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.078162] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   25.078169] tx_isp_subdev_init: platform_get_resource returned c06b7188 for device isp-w00
[   25.078176] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   25.078185] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.078191] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   25.078199] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7090, sd=85217400, ourISPdev=84710000 ***
[   25.078206] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=84710000 ***
[   25.078212] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   25.078217] *** DEBUG: About to check device name matches ***
[   25.078223] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   25.078230] *** LINKED CSI device: 85217400, regs: b0022000 ***
[   25.078236] *** CSI PROBE: Set dev_priv to csi_dev 85217400 AFTER subdev_init ***
[   25.078242] *** CSI PROBE: Set host_priv to csi_dev 85217400 AFTER subdev_init ***
[   25.078248] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   25.078255] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.078274] *** Platform device 0 (isp-w00) registered successfully ***
[   25.078280] *** Registering platform device 1 from platform data ***
[   25.082935] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   25.082949] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   25.082956] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   25.082962] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   25.082968] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   25.082974] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   25.082980] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   25.082985] *** VIC will operate in FULL mode with complete buffer operations ***
[   25.082990] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   25.082997] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   25.083003] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   25.083009] *** VIC PROBE: Stored vic_dev pointer 85f94000 in subdev dev_priv ***
[   25.083016] *** VIC PROBE: Set host_priv to vic_dev 85f94000 for Binary Ninja compatibility ***
[   25.083022] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   25.083029] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   25.083036] *** tx_isp_subdev_init: pdev=c06b71a8, sd=85f94000, ops=c06b7630 ***
[   25.083042] *** tx_isp_subdev_init: ourISPdev=84710000 ***
[   25.083049] *** tx_isp_subdev_init: ops=c06b7630, ops->core=c06b764c ***
[   25.083055] *** tx_isp_subdev_init: ops->core->init=c0682894 ***
[   25.083062] *** tx_isp_subdev_init: Set sd->dev=c06b71b8, sd->pdev=c06b71a8 ***
[   25.083069] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   25.083075] tx_isp_module_init: Module initialized for isp-w02
[   25.083080] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.083089] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   25.083095] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   25.083105] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675750, thread=c0668584, flags=0x80, name=isp-w02, dev_id=84710000) ***
[   25.083114] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675750, thread=c0668584 ***
[   25.089280] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.089291] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   25.089298] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   25.089306] tx_isp_subdev_init: platform_get_resource returned c06b72a0 for device isp-w02
[   25.089314] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   25.089324] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.089329] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   25.089337] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b71a8, sd=85f94000, ourISPdev=84710000 ***
[   25.089344] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=84710000 ***
[   25.089350] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   25.089355] *** DEBUG: About to check device name matches ***
[   25.089360] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   25.089366] *** DEBUG: Retrieved vic_dev from subdev data: 85f94000 ***
[   25.089372] *** DEBUG: About to set ourISPdev->vic_dev = 85f94000 ***
[   25.089378] *** DEBUG: ourISPdev before linking: 84710000 ***
[   25.089384] *** DEBUG: ourISPdev->vic_dev set to: 85f94000 ***
[   25.089390] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   25.089396] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   25.089401] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   25.089408] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.089414] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   25.089420] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   25.089425] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   25.089446] *** Platform device 1 (isp-w02) registered successfully ***
[   25.089454] *** Registering platform device 2 from platform data ***
[   25.089812] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   25.089826] *** tx_isp_subdev_init: pdev=c06b6fb8, sd=81124000, ops=c06b8514 ***
[   25.089832] *** tx_isp_subdev_init: ourISPdev=84710000 ***
[   25.089840] *** tx_isp_subdev_init: ops=c06b8514, ops->core=c06b8534 ***
[   25.089845] *** tx_isp_subdev_init: ops->core->init=c068efd4 ***
[   25.089852] *** tx_isp_subdev_init: Set sd->dev=c06b6fc8, sd->pdev=c06b6fb8 ***
[   25.089858] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8514 ***
[   25.089865] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b76b0 ***
[   25.089872] tx_isp_module_init: Module initialized for isp-w01
[   25.089877] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.089885] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6fb8, sd=81124000, ourISPdev=84710000 ***
[   25.089892] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=84710000 ***
[   25.089898] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   25.089903] *** DEBUG: About to check device name matches ***
[   25.089909] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   25.089914] *** LINKED VIN device: 81124000 ***
[   25.089922] *** VIN SUBDEV OPS CONFIGURED: core=c06b8534, video=c06b8528, s_stream=c068f1cc ***
[   25.089928] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   25.089935] *** VIN PROBE: Set dev_priv to vin_dev 81124000 AFTER subdev_init ***
[   25.089941] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.089958] *** Platform device 2 (isp-w01) registered successfully ***
[   25.089965] *** Registering platform device 3 from platform data ***
[   25.091554] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   25.091570] *** tx_isp_subdev_init: pdev=c06b6e78, sd=81124400, ops=c06b7764 ***
[   25.091576] *** tx_isp_subdev_init: ourISPdev=84710000 ***
[   25.091583] *** tx_isp_subdev_init: ops=c06b7764, ops->core=c06be5ec ***
[   25.091588] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.091596] *** tx_isp_subdev_init: Set sd->dev=c06b6e88, sd->pdev=c06b6e78 ***
[   25.091602] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7764 ***
[   25.091608] *** tx_isp_subdev_init: ops->sensor=c06be5e0, csi_subdev_ops=c06b76b0 ***
[   25.091614] tx_isp_module_init: Module initialized for isp-fs
[   25.091620] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.091626] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   25.091633] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   25.091640] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   25.091646] *** FS PROBE: Set dev_priv to fs_dev 81124400 AFTER subdev_init ***
[   25.091652] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   25.091673] *** Platform device 3 (isp-fs) registered successfully ***
[   25.091680] *** Registering platform device 4 from platform data ***
[   25.099443] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   25.099456] *** tx_isp_create_core_device: Creating ISP core device ***
[   25.099466] *** tx_isp_create_core_device: Core device created successfully: 85f94400 ***
[   25.099472] *** CORE PROBE: Set dev_priv to core_dev 85f94400 ***
[   25.099478] *** CORE PROBE: Set host_priv to core_dev 85f94400 - PREVENTS BadVA CRASH ***
[   25.099485] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   25.099492] *** tx_isp_subdev_init: pdev=c06b6d40, sd=85f94400, ops=c06b7468 ***
[   25.099499] *** tx_isp_subdev_init: ourISPdev=84710000 ***
[   25.099506] *** tx_isp_subdev_init: ops=c06b7468, ops->core=c06b7494 ***
[   25.099511] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.099518] *** tx_isp_subdev_init: Set sd->dev=c06b6d50, sd->pdev=c06b6d40 ***
[   25.099524] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   25.099530] tx_isp_module_init: Module initialized for isp-m0
[   25.099536] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.099544] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   25.099551] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   25.099561] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675750, thread=c0668584, flags=0x80, name=isp-m0, dev_id=84710000) ***
[   25.099569] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675750, thread=c0668584 ***
[   25.101507] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.101518] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   25.101525] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   25.101534] tx_isp_subdev_init: platform_get_resource returned c06b6e40 for device isp-m0
[   25.101542] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   25.101551] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.101557] *** tx_isp_subdev_init: Clock count stored: 3 ***
[   25.101565] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6d40, sd=85f94400, ourISPdev=84710000 ***
[   25.101572] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=84710000 ***
[   25.101578] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   25.101583] *** DEBUG: About to check device name matches ***
[   25.101589] *** DEBUG: CORE device name matched! Setting up Core device ***
[   25.101595] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   25.101603] *** tx_isp_link_core_device: Linking core device 85f94400 to ISP device 84710000 ***
[   25.101609] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.101616] *** Core subdev already registered at slot 3: 85f94400 ***
[   25.101622] *** LINKED CORE device: 85f94400 ***
[   25.101626] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   25.101632] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   25.101638] *** tx_isp_core_device_init: Initializing core device: 85f94400 ***
[   25.101650] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   25.101656] *** tx_isp_core_device_init: Core device initialized successfully ***
[   25.101661] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   25.101668] *** tx_isp_link_core_device: Linking core device 85f94400 to ISP device 84710000 ***
[   25.101674] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.101680] *** Core subdev already registered at slot 3: 85f94400 ***
[   25.101694] *** tx_isp_core_probe: Assigned frame_channels=85f94800 to core_dev ***
[   25.101699] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   25.101705] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   25.101710] *** tx_isp_core_probe: Calling sensor_early_init ***
[   25.101716] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   25.101722] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   25.101727] *** tx_isp_core_probe: Core device setup complete ***
[   25.101733] ***   - Core device: 85f94400 ***
[   25.101738] ***   - Channel count: 6 ***
[   25.101744] ***   - Linked to ISP device: 84710000 ***
[   25.101748] *** tx_isp_core_probe: Initializing core tuning system ***
[   25.101754] isp_core_tuning_init: Initializing tuning data structure
[   25.101767] isp_core_tuning_init: Tuning data structure initialized at 84d4e000
[   25.101773] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   25.101779] *** SAFE: mode_flag properly initialized using struct member access ***
[   25.101784] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   25.101789] *** tx_isp_core_probe: Set platform driver data ***
[   25.101794] *** tx_isp_core_probe: Set global core device reference ***
[   25.101800] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   25.101805] ***   - Core device: 85f94400 ***
[   25.101811] ***   - Tuning device: 84d4e000 ***
[   25.101816] *** tx_isp_core_probe: Creating frame channel devices ***
[   25.101821] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   25.102898] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   25.109421] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   25.111772] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   25.114702] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   25.114714] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   25.114719] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   25.114724] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   25.114730] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   25.114739] tisp_code_create_tuning_node: Allocated dynamic major 251
[   25.129379] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   25.129390] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   25.129396] *** tx_isp_core_probe: Core probe completed successfully ***
[   25.129414] *** Platform device 4 (isp-m0) registered successfully ***
[   25.129421] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   25.129444] *** Created /proc/jz/isp directory ***
[   25.129452] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   25.129461] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   25.129468] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   25.129474] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684a60 ***
[   25.129482] *** PROC ENTRY FIX: Using ISP device 84710000 instead of VIC device 85f94000 for isp-w02 ***
[   25.129490] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   25.129497] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   25.129506] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   25.129515] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   25.129524] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   25.129530] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   25.129535] *** Misc device registration handled via main tx-isp device ***
[   25.129540] *** Misc device registration handled via main tx-isp device ***
[   25.129546] *** Misc device registration handled via main tx-isp device ***
[   25.129551] *** Misc device registration handled via main tx-isp device ***
[   25.129556] *** Misc device registration handled via main tx-isp device ***
[   25.129562] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   25.129570] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   25.129578] *** Frame channel 1 initialized: 640x360, state=2 ***
[   25.129583] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   25.129590] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f94000 ***
[   25.129596] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   25.129600] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   25.129608] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.129614] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.129620] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   25.129626] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   25.129631] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   25.129636] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   25.129642] *** PROBE: Binary Ninja reference implementation complete ***
[   25.132049] *** tx_isp_init: Platform device and driver registered successfully ***
[   26.566218] === gc2053 SENSOR MODULE INIT ===
[   26.568809] gc2053 I2C driver registered, waiting for device creation by ISP
[   45.774159] ISP opened successfully
[   45.774494] ISP IOCTL: cmd=0x805056c1 arg=0x77d84d60
[   45.774509] subdev_sensor_ops_ioctl: cmd=0x2000000
[   45.774514] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   45.774521] *** Creating I2C sensor device on adapter 0 ***
[   45.774529] *** Creating I2C device: gc2053 at 0x37 ***
[   45.774534] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   45.774542] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   45.774548] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   45.781934] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   45.785121] === GC2053 SENSOR PROBE START ===
[   45.785138] sensor_probe: client=854dbd00, addr=0x37, adapter=84074c10 (i2c0)
[   45.785144] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   45.785150] Requesting reset GPIO 18
[   45.785158] GPIO reset sequence: HIGH -> LOW -> HIGH
[   46.009171] GPIO reset sequence completed successfully
[   46.009184] === GPIO INITIALIZATION COMPLETE ===
[   46.009194] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   46.009209] sensor_probe: data_interface=1, sensor_max_fps=30
[   46.009215] sensor_probe: MIPI 30fps
[   46.009221] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   46.009241] *** tx_isp_subdev_init: pdev=c06e1168, sd=8057b400, ops=c06e1248 ***
[   46.009247] *** tx_isp_subdev_init: ourISPdev=84710000 ***
[   46.009254] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   46.009260] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   46.009267] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   46.009274] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   46.009279] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   46.009287] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=8057b400 ***
[   46.009293] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   46.009299] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   46.009305] tx_isp_module_init: Module initialized for (null)
[   46.009311] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   46.009319] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=8057b400, ourISPdev=84710000 ***
[   46.009326] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=84710000 ***
[   46.009332] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   46.009337] *** DEBUG: About to check device name matches ***
[   46.009344] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   46.009351] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   46.009357] *** SENSOR subdev: 8057b400, ops: c06e1248 ***
[   46.009363] *** SENSOR ops->sensor: c06e125c ***
[   46.009368] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   46.009374] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   46.009447] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   46.009455] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   46.009462] sensor_probe: I2C client association complete
[   46.009471]   sd=8057b400, client=854dbd00, addr=0x37, adapter=i2c0
[   46.009476] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   46.009484] sensor_read: reg=0xf0, client=854dbd00, adapter=i2c0, addr=0x37
[   46.009901] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   46.009911] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   46.009916] *** SUCCESS: I2C communication working after GPIO reset! ***
[   46.009925] sensor_read: reg=0xf1, client=854dbd00, adapter=i2c0, addr=0x37
[   46.010411] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   46.010419] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   46.010424] === I2C COMMUNICATION TEST COMPLETE ===
[   46.010431] Registering gc2053 with ISP framework (sd=8057b400, sensor=8057b400)
[   46.010437] gc2053 registered with ISP framework successfully
[   46.010458] *** MIPS-SAFE: I2C device created successfully at 0x854dbd00 ***
[   46.010465] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   46.010471] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   46.010478] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   46.010485] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   46.010521] ISP IOCTL: cmd=0xc050561a arg=0x7f8f2178
[   46.010528] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   46.010535] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   46.010543] ISP IOCTL: cmd=0xc050561a arg=0x7f8f2178
[   46.010549] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   46.010555] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   46.010562] ISP IOCTL: cmd=0xc0045627 arg=0x7f8f21d0
[   46.010572] ISP IOCTL: cmd=0x800856d5 arg=0x7f8f21c8
[   46.010577] TX_ISP_GET_BUF: IOCTL handler called
[   46.010584] TX_ISP_GET_BUF: core_dev=85f94400, isp_dev=84710000
[   46.010591] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   46.010597] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   46.082216] ISP IOCTL: cmd=0x800856d4 arg=0x7f8f21c8
[   46.082231] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   46.082461] ISP IOCTL: cmd=0x40045626 arg=0x7f8f21e0
[   46.082474] subdev_sensor_ops_ioctl: cmd=0x2000003
[   46.082480] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   46.082487] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   46.082492] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   46.082501] ISP IOCTL: cmd=0x80045612 arg=0x0
[   46.082508] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   46.082514] === ISP Subdevice Array Status ===
[   46.082522]   [0]: isp-w00 (sd=85217400)
[   46.082529]   [1]: isp-w02 (sd=85f94000)
[   46.082535]   [2]: isp-w01 (sd=81124000)
[   46.082541]   [3]: isp-m0 (sd=85f94400)
[   46.082548]   [4]: gc2053 (sd=8057b400)
[   46.082555]   [5]: gc2053 (sd=8057b400)
[   46.082559]   [6]: (empty)
[   46.082565]   [7]: (empty)
[   46.082569]   [8]: (empty)
[   46.082575]   [9]: (empty)
[   46.082579]   [10]: (empty)
[   46.082585]   [11]: (empty)
[   46.082590]   [12]: (empty)
[   46.082595]   [13]: (empty)
[   46.082600]   [14]: (empty)
[   46.082605]   [15]: (empty)
[   46.082609] === End Subdevice Array ===
[   46.082615] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   46.082620] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   46.082626] *** ispcore_activate_module: Fixed for our struct layouts ***
[   46.082631] *** VIC device in state 1, proceeding with activation ***
[   46.082638] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   46.082643] *** SUBDEVICE VALIDATION SECTION ***
[   46.082648] VIC device state set to 2 (activated)
[   46.082653] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   46.082658] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   46.082663] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   46.082669] *** SUBDEVICE INITIALIZATION LOOP ***
[   46.082674] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   46.082680] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   46.082687] *** SENSOR_INIT: gc2053 enable=1 ***
[   46.082696] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   46.082703] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   46.082713] sensor_write: reg=0xfe val=0x80, client=854dbd00, adapter=i2c0, addr=0x37
[   46.083037] sensor_write: reg=0xfe val=0x80 SUCCESS
[   46.083046] sensor_write_array: reg[1] 0xfe=0x80 OK
[   46.083054] sensor_write: reg=0xfe val=0x80, client=854dbd00, adapter=i2c0, addr=0x37
[   46.083373] sensor_write: reg=0xfe val=0x80 SUCCESS
[   46.083381] sensor_write_array: reg[2] 0xfe=0x80 OK
[   46.083389] sensor_write: reg=0xfe val=0x80, client=854dbd00, adapter=i2c0, addr=0x37
[   46.083703] sensor_write: reg=0xfe val=0x80 SUCCESS
[   46.083710] sensor_write_array: reg[3] 0xfe=0x80 OK
[   46.083718] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.084031] sensor_write: reg=0xfe val=0x00 SUCCESS
[   46.084039] sensor_write_array: reg[4] 0xfe=0x00 OK
[   46.084047] sensor_write: reg=0xf2 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.084360] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   46.084367] sensor_write_array: reg[5] 0xf2=0x00 OK
[   46.084375] sensor_write: reg=0xf3 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.084688] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   46.084695] sensor_write_array: reg[6] 0xf3=0x00 OK
[   46.084703] sensor_write: reg=0xf4 val=0x36, client=854dbd00, adapter=i2c0, addr=0x37
[   46.085016] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   46.085023] sensor_write_array: reg[7] 0xf4=0x36 OK
[   46.085031] sensor_write: reg=0xf5 val=0xc0, client=854dbd00, adapter=i2c0, addr=0x37
[   46.085345] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   46.085351] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   46.085360] sensor_write: reg=0xf6 val=0x44, client=854dbd00, adapter=i2c0, addr=0x37
[   46.085673] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   46.085680] sensor_write_array: reg[9] 0xf6=0x44 OK
[   46.085689] sensor_write: reg=0xf7 val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.086001] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   46.086008] sensor_write_array: reg[10] 0xf7=0x01 OK
[   46.086017] sensor_write: reg=0xf8 val=0x68, client=854dbd00, adapter=i2c0, addr=0x37
[   46.090602] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   46.090617] sensor_write: reg=0xf9 val=0x40, client=854dbd00, adapter=i2c0, addr=0x37
[   46.090936] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   46.090945] sensor_write: reg=0xfc val=0x8e, client=854dbd00, adapter=i2c0, addr=0x37
[   46.091263] sensor_write: reg=0xfc val=0x8e SUCCESS
[   46.091271] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.091583] sensor_write: reg=0xfe val=0x00 SUCCESS
[   46.091591] sensor_write: reg=0x87 val=0x18, client=854dbd00, adapter=i2c0, addr=0x37
[   46.091905] sensor_write: reg=0x87 val=0x18 SUCCESS
[   46.091913] sensor_write: reg=0xee val=0x30, client=854dbd00, adapter=i2c0, addr=0x37
[   46.092512] sensor_write: reg=0xee val=0x30 SUCCESS
[   46.092527] sensor_write: reg=0xd0 val=0xb7, client=854dbd00, adapter=i2c0, addr=0x37
[   46.092847] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   46.092856] sensor_write: reg=0x03 val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
[   46.093169] sensor_write: reg=0x03 val=0x04 SUCCESS
[   46.093178] sensor_write: reg=0x04 val=0x60, client=854dbd00, adapter=i2c0, addr=0x37
[   46.093491] sensor_write: reg=0x04 val=0x60 SUCCESS
[   46.093500] sensor_write: reg=0x05 val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
[   46.093813] sensor_write: reg=0x05 val=0x04 SUCCESS
[   46.093821] sensor_write: reg=0x06 val=0x4c, client=854dbd00, adapter=i2c0, addr=0x37
[   46.094134] sensor_write: reg=0x06 val=0x4c SUCCESS
[   46.094143] sensor_write: reg=0x07 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.094455] sensor_write: reg=0x07 val=0x00 SUCCESS
[   46.094463] sensor_write: reg=0x08 val=0x11, client=854dbd00, adapter=i2c0, addr=0x37
[   46.094777] sensor_write: reg=0x08 val=0x11 SUCCESS
[   46.094785] sensor_write: reg=0x09 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.099189] sensor_write: reg=0x09 val=0x00 SUCCESS
[   46.099205] sensor_write: reg=0x0a val=0x02, client=854dbd00, adapter=i2c0, addr=0x37
[   46.099523] sensor_write: reg=0x0a val=0x02 SUCCESS
[   46.099531] sensor_write: reg=0x0b val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.099849] sensor_write: reg=0x0b val=0x00 SUCCESS
[   46.099857] sensor_write: reg=0x0c val=0x02, client=854dbd00, adapter=i2c0, addr=0x37
[   46.100169] sensor_write: reg=0x0c val=0x02 SUCCESS
[   46.100177] sensor_write: reg=0x0d val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
[   46.100490] sensor_write: reg=0x0d val=0x04 SUCCESS
[   46.100499] sensor_write: reg=0x0e val=0x40, client=854dbd00, adapter=i2c0, addr=0x37
[   46.100800] sensor_write: reg=0x0e val=0x40 SUCCESS
[   46.100810] sensor_write: reg=0x12 val=0xe2, client=854dbd00, adapter=i2c0, addr=0x37
[   46.101124] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   46.101133] sensor_write: reg=0x13 val=0x16, client=854dbd00, adapter=i2c0, addr=0x37
[   46.101446] sensor_write: reg=0x13 val=0x16 SUCCESS
[   46.101454] sensor_write: reg=0x19 val=0x0a, client=854dbd00, adapter=i2c0, addr=0x37
[   46.101771] sensor_write: reg=0x19 val=0x0a SUCCESS
[   46.101780] sensor_write: reg=0x21 val=0x1c, client=854dbd00, adapter=i2c0, addr=0x37
[   46.102093] sensor_write: reg=0x21 val=0x1c SUCCESS
[   46.102102] sensor_write: reg=0x28 val=0x0a, client=854dbd00, adapter=i2c0, addr=0x37
[   46.102415] sensor_write: reg=0x28 val=0x0a SUCCESS
[   46.102423] sensor_write: reg=0x29 val=0x24, client=854dbd00, adapter=i2c0, addr=0x37
[   46.102737] sensor_write: reg=0x29 val=0x24 SUCCESS
[   46.102745] sensor_write: reg=0x2b val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
[   46.103058] sensor_write: reg=0x2b val=0x04 SUCCESS
[   46.103066] sensor_write: reg=0x32 val=0xf8, client=854dbd00, adapter=i2c0, addr=0x37
[   46.103379] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   46.103387] sensor_write: reg=0x37 val=0x03, client=854dbd00, adapter=i2c0, addr=0x37
[   46.108718] sensor_write: reg=0x37 val=0x03 SUCCESS
[   46.108733] sensor_write: reg=0x39 val=0x15, client=854dbd00, adapter=i2c0, addr=0x37
[   46.109051] sensor_write: reg=0x39 val=0x15 SUCCESS
[   46.109061] sensor_write: reg=0x43 val=0x07, client=854dbd00, adapter=i2c0, addr=0x37
[   46.109475] sensor_write: reg=0x43 val=0x07 SUCCESS
[   46.109490] sensor_write: reg=0x44 val=0x40, client=854dbd00, adapter=i2c0, addr=0x37
[   46.109807] sensor_write: reg=0x44 val=0x40 SUCCESS
[   46.109815] sensor_write: reg=0x46 val=0x0b, client=854dbd00, adapter=i2c0, addr=0x37
[   46.110145] sensor_write: reg=0x46 val=0x0b SUCCESS
[   46.110154] sensor_write: reg=0x4b val=0x20, client=854dbd00, adapter=i2c0, addr=0x37
[   46.110477] sensor_write: reg=0x4b val=0x20 SUCCESS
[   46.110487] sensor_write: reg=0x4e val=0x08, client=854dbd00, adapter=i2c0, addr=0x37
[   46.111306] sensor_write: reg=0x4e val=0x08 SUCCESS
[   46.111322] sensor_write: reg=0x55 val=0x20, client=854dbd00, adapter=i2c0, addr=0x37
[   46.111637] sensor_write: reg=0x55 val=0x20 SUCCESS
[   46.111645] sensor_write: reg=0x66 val=0x05, client=854dbd00, adapter=i2c0, addr=0x37
[   46.111964] sensor_write: reg=0x66 val=0x05 SUCCESS
[   46.111973] sensor_write: reg=0x67 val=0x05, client=854dbd00, adapter=i2c0, addr=0x37
[   46.112286] sensor_write: reg=0x67 val=0x05 SUCCESS
[   46.112295] sensor_write: reg=0x77 val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.112608] sensor_write: reg=0x77 val=0x01 SUCCESS
[   46.112617] sensor_write: reg=0x78 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.119179] sensor_write: reg=0x78 val=0x00 SUCCESS
[   46.119195] sensor_write: reg=0x7c val=0x93, client=854dbd00, adapter=i2c0, addr=0x37
[   46.119513] sensor_write: reg=0x7c val=0x93 SUCCESS
[   46.119521] sensor_write_array: reg[50] 0x7c=0x93 OK
[   46.119530] sensor_write: reg=0x8c val=0x12, client=854dbd00, adapter=i2c0, addr=0x37
[   46.119848] sensor_write: reg=0x8c val=0x12 SUCCESS
[   46.119857] sensor_write: reg=0x8d val=0x92, client=854dbd00, adapter=i2c0, addr=0x37
[   46.120171] sensor_write: reg=0x8d val=0x92 SUCCESS
[   46.120180] sensor_write: reg=0x90 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.120493] sensor_write: reg=0x90 val=0x00 SUCCESS
[   46.120501] sensor_write: reg=0x41 val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[   46.102423] sensor_write: reg=0x29 val=0x24, client=854dbd00, adapter=i2c0, addr=0x37
[   46.102737] sensor_write: reg=0x29 val=0x24 SUCCESS
[   46.102745] sensor_write: reg=0x2b val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
[   46.103058] sensor_write: reg=0x2b val=0x04 SUCCESS
[   46.103066] sensor_write: reg=0x32 val=0xf8, client=854dbd00, adapter=i2c0, addr=0x37
[   46.103379] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   46.103387] sensor_write: reg=0x37 val=0x03, client=854dbd00, adapter=i2c0, addr=0x37
[   46.108718] sensor_write: reg=0x37 val=0x03 SUCCESS
[   46.108733] sensor_write: reg=0x39 val=0x15, client=854dbd00, adapter=i2c0, addr=0x37
[   46.109051] sensor_write: reg=0x39 val=0x15 SUCCESS
[   46.109061] sensor_write: reg=0x43 val=0x07, client=854dbd00, adapter=i2c0, addr=0x37
[   46.109475] sensor_write: reg=0x43 val=0x07 SUCCESS
[   46.109490] sensor_write: reg=0x44 val=0x40, client=854dbd00, adapter=i2c0, addr=0x37
[   46.109807] sensor_write: reg=0x44 val=0x40 SUCCESS
[   46.109815] sensor_write: reg=0x46 val=0x0b, client=854dbd00, adapter=i2c0, addr=0x37
[   46.110145] sensor_write: reg=0x46 val=0x0b SUCCESS
[   46.110154] sensor_write: reg=0x4b val=0x20, client=854dbd00, adapter=i2c0, addr=0x37
[   46.110477] sensor_write: reg=0x4b val=0x20 SUCCESS
[   46.110487] sensor_write: reg=0x4e val=0x08, client=854dbd00, adapter=i2c0, addr=0x37
[   46.111306] sensor_write: reg=0x4e val=0x08 SUCCESS
[   46.111322] sensor_write: reg=0x55 val=0x20, client=854dbd00, adapter=i2c0, addr=0x37
[   46.111637] sensor_write: reg=0x55 val=0x20 SUCCESS
[   46.111645] sensor_write: reg=0x66 val=0x05, client=854dbd00, adapter=i2c0, addr=0x37
[   46.111964] sensor_write: reg=0x66 val=0x05 SUCCESS
[   46.111973] sensor_write: reg=0x67 val=0x05, client=854dbd00, adapter=i2c0, addr=0x37
[   46.112286] sensor_write: reg=0x67 val=0x05 SUCCESS
[   46.112295] sensor_write: reg=0x77 val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.112608] sensor_write: reg=0x77 val=0x01 SUCCESS
[   46.112617] sensor_write: reg=0x78 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.119179] sensor_write: reg=0x78 val=0x00 SUCCESS
[   46.119195] sensor_write: reg=0x7c val=0x93, client=854dbd00, adapter=i2c0, addr=0x37
[   46.119513] sensor_write: reg=0x7c val=0x93 SUCCESS
[   46.119521] sensor_write_array: reg[50] 0x7c=0x93 OK
[   46.119530] sensor_write: reg=0x8c val=0x12, client=854dbd00, adapter=i2c0, addr=0x37
[   46.119848] sensor_write: reg=0x8c val=0x12 SUCCESS
[   46.119857] sensor_write: reg=0x8d val=0x92, client=854dbd00, adapter=i2c0, addr=0x37
[   46.120171] sensor_write: reg=0x8d val=0x92 SUCCESS
[   46.120180] sensor_write: reg=0x90 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.120493] sensor_write: reg=0x90 val=0x00 SUCCESS
[   46.120501] sensor_write: reg=0x41 val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
[   46.127422] sensor_write: reg=0x41 val=0x04 SUCCESS
[   46.127438] sensor_write: reg=0x42 val=0x9d, client=854dbd00, adapter=i2c0, addr=0x37
[   46.127760] sensor_write: reg=0x42 val=0x9d SUCCESS
[   46.127769] sensor_write: reg=0x9d val=0x10, client=854dbd00, adapter=i2c0, addr=0x37
[   46.128081] sensor_write: reg=0x9d val=0x10 SUCCESS
[   46.128089] sensor_write: reg=0xce val=0x7c, client=854dbd00, adapter=i2c0, addr=0x37
[   46.128406] sensor_write: reg=0xce val=0x7c SUCCESS
[   46.128415] sensor_write: reg=0xd2 val=0x41, client=854dbd00, adapter=i2c0, addr=0x37
[   46.128728] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   46.128737] sensor_write: reg=0xd3 val=0xdc, client=854dbd00, adapter=i2c0, addr=0x37
[   46.129050] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   46.129059] sensor_write: reg=0xe6 val=0x50, client=854dbd00, adapter=i2c0, addr=0x37
[   46.129415] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   46.129429] sensor_write: reg=0xb6 val=0xc0, client=854dbd00, adapter=i2c0, addr=0x37
[   46.129743] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   46.129752] sensor_write: reg=0xb0 val=0x70, client=854dbd00, adapter=i2c0, addr=0x37
[   46.130063] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   46.130072] sensor_write: reg=0xb1 val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.130387] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   46.130396] sensor_write: reg=0xb2 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.130709] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   46.130718] sensor_write: reg=0xb3 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.131088] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   46.131098] sensor_write: reg=0xb4 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.131411] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   46.131419] sensor_write: reg=0xb8 val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.131733] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   46.131743] sensor_write: reg=0xb9 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.132056] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   46.132065] sensor_write: reg=0x26 val=0x30, client=854dbd00, adapter=i2c0, addr=0x37
[   46.139188] sensor_write: reg=0x26 val=0x30 SUCCESS
[   46.139205] sensor_write: reg=0xfe val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.139522] sensor_write: reg=0xfe val=0x01 SUCCESS
[   46.139531] sensor_write: reg=0x40 val=0x23, client=854dbd00, adapter=i2c0, addr=0x37
[   46.139847] sensor_write: reg=0x40 val=0x23 SUCCESS
[   46.139855] sensor_write: reg=0x55 val=0x07, client=854dbd00, adapter=i2c0, addr=0x37
[   46.140173] sensor_write: reg=0x55 val=0x07 SUCCESS
[   46.140182] sensor_write: reg=0x60 val=0x40, client=854dbd00, adapter=i2c0, addr=0x37
[   46.140495] sensor_write: reg=0x60 val=0x40 SUCCESS
[   46.140504] sensor_write: reg=0xfe val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
[   46.140817] sensor_write: reg=0xfe val=0x04 SUCCESS
[   46.140825] sensor_write: reg=0x14 val=0x78, client=854dbd00, adapter=i2c0, addr=0x37
[   46.141196] sensor_write: reg=0x14 val=0x78 SUCCESS
[   46.141205] sensor_write: reg=0x15 val=0x78, client=854dbd00, adapter=i2c0, addr=0x37
[   46.141517] sensor_write: reg=0x15 val=0x78 SUCCESS
[   46.141526] sensor_write: reg=0x16 val=0x78, client=854dbd00, adapter=i2c0, addr=0x37
[   46.141840] sensor_write: reg=0x16 val=0x78 SUCCESS
[   46.141849] sensor_write: reg=0x17 val=0x78, client=854dbd00, adapter=i2c0, addr=0x37
[   46.142162] sensor_write: reg=0x17 val=0x78 SUCCESS
[   46.142171] sensor_write: reg=0xfe val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.142483] sensor_write: reg=0xfe val=0x01 SUCCESS
[   46.142492] sensor_write: reg=0x92 val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.142805] sensor_write: reg=0x92 val=0x00 SUCCESS
[   46.142813] sensor_write: reg=0x94 val=0x03, client=854dbd00, adapter=i2c0, addr=0x37
[   46.143126] sensor_write: reg=0x94 val=0x03 SUCCESS
[   46.143135] sensor_write: reg=0x95 val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
[   46.143447] sensor_write: reg=0x95 val=0x04 SUCCESS
[   46.143456] sensor_write: reg=0x96 val=0x38, client=854dbd00, adapter=i2c0, addr=0x37
[   46.143769] sensor_write: reg=0x96 val=0x38 SUCCESS
[   46.143777] sensor_write: reg=0x97 val=0x07, client=854dbd00, adapter=i2c0, addr=0x37
[   46.144090] sensor_write: reg=0x97 val=0x07 SUCCESS
[   46.144099] sensor_write: reg=0x98 val=0x80, client=854dbd00, adapter=i2c0, addr=0x37
[   46.144411] sensor_write: reg=0x98 val=0x80 SUCCESS
[   46.144420] sensor_write: reg=0xfe val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.144733] sensor_write: reg=0xfe val=0x01 SUCCESS
[   46.144741] sensor_write: reg=0x01 val=0x05, client=854dbd00, adapter=i2c0, addr=0x37
[   46.145053] sensor_write: reg=0x01 val=0x05 SUCCESS
[   46.145062] sensor_write: reg=0x02 val=0x89, client=854dbd00, adapter=i2c0, addr=0x37
[   46.145375] sensor_write: reg=0x02 val=0x89 SUCCESS
[   46.145383] sensor_write: reg=0x04 val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.145696] sensor_write: reg=0x04 val=0x01 SUCCESS
[   46.145704] sensor_write: reg=0x07 val=0xa6, client=854dbd00, adapter=i2c0, addr=0x37
[   46.149178] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   46.149193] sensor_write: reg=0x08 val=0xa9, client=854dbd00, adapter=i2c0, addr=0x37
[   46.149512] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   46.149521] sensor_write: reg=0x09 val=0xa8, client=854dbd00, adapter=i2c0, addr=0x37
[   46.149839] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   46.149849] sensor_write: reg=0x0a val=0xa7, client=854dbd00, adapter=i2c0, addr=0x37
[   46.150163] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   46.150171] sensor_write: reg=0x0b val=0xff, client=854dbd00, adapter=i2c0, addr=0x37
[   46.150485] sensor_write: reg=0x0b val=0xff SUCCESS
[   46.150493] sensor_write: reg=0x0c val=0xff, client=854dbd00, adapter=i2c0, addr=0x37
[   46.150806] sensor_write: reg=0x0c val=0xff SUCCESS
[   46.150814] sensor_write: reg=0x0f val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.151127] sensor_write: reg=0x0f val=0x00 SUCCESS
[   46.151191] sensor_write: reg=0x50 val=0x1c, client=854dbd00, adapter=i2c0, addr=0x37
[   46.151505] sensor_write: reg=0x50 val=0x1c SUCCESS
[   46.151514] sensor_write: reg=0x89 val=0x03, client=854dbd00, adapter=i2c0, addr=0x37
[   46.151829] sensor_write: reg=0x89 val=0x03 SUCCESS
[   46.151837] sensor_write: reg=0xfe val=0x04, client=854dbd00, adapter=i2c0, addr=0x37
[   46.159171] sensor_write: reg=0xfe val=0x04 SUCCESS
[   46.159187] sensor_write: reg=0x28 val=0x86, client=854dbd00, adapter=i2c0, addr=0x37
[   46.159505] sensor_write: reg=0x28 val=0x86 SUCCESS
[   46.159513] sensor_write_array: reg[100] 0x28=0x86 OK
[   46.159521] sensor_write: reg=0x29 val=0x86, client=854dbd00, adapter=i2c0, addr=0x37
[   46.159839] sensor_write: reg=0x29 val=0x86 SUCCESS
[   46.159849] sensor_write: reg=0x2a val=0x86, client=854dbd00, adapter=i2c0, addr=0x37
[   46.160160] sensor_write: reg=0x2a val=0x86 SUCCESS
[   46.160169] sensor_write: reg=0x2b val=0x68, client=854dbd00, adapter=i2c0, addr=0x37
[   46.160482] sensor_write: reg=0x2b val=0x68 SUCCESS
[   46.160491] sensor_write: reg=0x2c val=0x68, client=854dbd00, adapter=i2c0, addr=0x37
[   46.160804] sensor_write: reg=0x2c val=0x68 SUCCESS
[   46.160812] sensor_write: reg=0x2d val=0x68, client=854dbd00, adapter=i2c0, addr=0x37
[   46.161125] sensor_write: reg=0x2d val=0x68 SUCCESS
[   46.161134] sensor_write: reg=0x2e val=0x68, client=854dbd00, adapter=i2c0, addr=0x37
[   46.161438] sensor_write: reg=0x2e val=0x68 SUCCESS
[   46.161449] sensor_write: reg=0x2f val=0x68, client=854dbd00, adapter=i2c0, addr=0x37
[   46.161761] sensor_write: reg=0x2f val=0x68 SUCCESS
[   46.161770] sensor_write: reg=0x30 val=0x4f, client=854dbd00, adapter=i2c0, addr=0x37
[   46.162084] sensor_write: reg=0x30 val=0x4f SUCCESS
[   46.162093] sensor_write: reg=0x31 val=0x68, client=854dbd00, adapter=i2c0, addr=0x37
[   46.162404] sensor_write: reg=0x31 val=0x68 SUCCESS
[   46.162413] sensor_write: reg=0x32 val=0x67, client=854dbd00, adapter=i2c0, addr=0x37
[   46.162726] sensor_write: reg=0x32 val=0x67 SUCCESS
[   46.162735] sensor_write: reg=0x33 val=0x66, client=854dbd00, adapter=i2c0, addr=0x37
[   46.163048] sensor_write: reg=0x33 val=0x66 SUCCESS
[   46.163057] sensor_write: reg=0x34 val=0x66, client=854dbd00, adapter=i2c0, addr=0x37
[   46.163369] sensor_write: reg=0x34 val=0x66 SUCCESS
[   46.163378] sensor_write: reg=0x35 val=0x66, client=854dbd00, adapter=i2c0, addr=0x37
[   46.163691] sensor_write: reg=0x35 val=0x66 SUCCESS
[   46.163699] sensor_write: reg=0x36 val=0x66, client=854dbd00, adapter=i2c0, addr=0x37
[   46.164012] sensor_write: reg=0x36 val=0x66 SUCCESS
[   46.164021] sensor_write: reg=0x37 val=0x66, client=854dbd00, adapter=i2c0, addr=0x37
[   46.164334] sensor_write: reg=0x37 val=0x66 SUCCESS
[   46.164343] sensor_write: reg=0x38 val=0x62, client=854dbd00, adapter=i2c0, addr=0x37
[   46.166325] sensor_write: reg=0x38 val=0x62 SUCCESS
[   46.166342] sensor_write: reg=0x39 val=0x62, client=854dbd00, adapter=i2c0, addr=0x37
[   46.171539] sensor_write: reg=0x39 val=0x62 SUCCESS
[   46.171554] sensor_write: reg=0x3a val=0x62, client=854dbd00, adapter=i2c0, addr=0x37
[   46.171873] sensor_write: reg=0x3a val=0x62 SUCCESS
[   46.171881] sensor_write: reg=0x3b val=0x62, client=854dbd00, adapter=i2c0, addr=0x37
[   46.172193] sensor_write: reg=0x3b val=0x62 SUCCESS
[   46.172201] sensor_write: reg=0x3c val=0x62, client=854dbd00, adapter=i2c0, addr=0x37
[   46.172519] sensor_write: reg=0x3c val=0x62 SUCCESS
[   46.172527] sensor_write: reg=0x3d val=0x62, client=854dbd00, adapter=i2c0, addr=0x37
[   46.172845] sensor_write: reg=0x3d val=0x62 SUCCESS
[   46.172855] sensor_write: reg=0x3e val=0x62, client=854dbd00, adapter=i2c0, addr=0x37
[   46.173168] sensor_write: reg=0x3e val=0x62 SUCCESS
[   46.173177] sensor_write: reg=0x3f val=0x62, client=854dbd00, adapter=i2c0, addr=0x37
[   46.173490] sensor_write: reg=0x3f val=0x62 SUCCESS
[   46.173498] sensor_write: reg=0xfe val=0x01, client=854dbd00, adapter=i2c0, addr=0x37
[   46.173811] sensor_write: reg=0xfe val=0x01 SUCCESS
[   46.173820] sensor_write: reg=0x9a val=0x06, client=854dbd00, adapter=i2c0, addr=0x37
[   46.174133] sensor_write: reg=0x9a val=0x06 SUCCESS
[   46.174141] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.174454] sensor_write: reg=0xfe val=0x00 SUCCESS
[   46.174463] sensor_write: reg=0x7b val=0x2a, client=854dbd00, adapter=i2c0, addr=0x37
[   46.174775] sensor_write: reg=0x7b val=0x2a SUCCESS
[   46.174784] sensor_write: reg=0x23 val=0x2d, client=854dbd00, adapter=i2c0, addr=0x37
[   46.175097] sensor_write: reg=0x23 val=0x2d SUCCESS
[   46.175105] sensor_write: reg=0xfe val=0x03, client=854dbd00, adapter=i2c0, addr=0x37
[   46.175419] sensor_write: reg=0xfe val=0x03 SUCCESS
[   46.175427] sensor_write: reg=0x01 val=0x27, client=854dbd00, adapter=i2c0, addr=0x37
[   46.175740] sensor_write: reg=0x01 val=0x27 SUCCESS
[   46.175748] sensor_write: reg=0x02 val=0x56, client=854dbd00, adapter=i2c0, addr=0x37
[   46.179170] sensor_write: reg=0x02 val=0x56 SUCCESS
[   46.179185] sensor_write: reg=0x03 val=0x8e, client=854dbd00, adapter=i2c0, addr=0x37
[   46.179503] sensor_write: reg=0x03 val=0x8e SUCCESS
[   46.179513] sensor_write: reg=0x12 val=0x80, client=854dbd00, adapter=i2c0, addr=0x37
[   46.179831] sensor_write: reg=0x12 val=0x80 SUCCESS
[   46.179840] sensor_write: reg=0x13 val=0x07, client=854dbd00, adapter=i2c0, addr=0x37
[   46.180154] sensor_write: reg=0x13 val=0x07 SUCCESS
[   46.180163] sensor_write: reg=0x15 val=0x12, client=854dbd00, adapter=i2c0, addr=0x37
[   46.180476] sensor_write: reg=0x15 val=0x12 SUCCESS
[   46.180485] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.180797] sensor_write: reg=0xfe val=0x00 SUCCESS
[   46.180806] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   46.181119] sensor_write: reg=0x3e val=0x91 SUCCESS
[   46.181126] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   46.181132] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   46.181138] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   46.181146] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   46.181153] *** SENSOR_INIT: gc2053 enable=1 ***
[   46.181159] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   46.181165] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   46.181173] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   46.181179] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   46.181185] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   46.181194] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   46.181200] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   46.181207] VIN: tx_isp_vin_init: a0 (sensor) = 8057b400
[   46.181213] VIN: tx_isp_vin_init: using VIN device from global ISP: 81124000
[   46.181219] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   46.181225] *** SENSOR_INIT: gc2053 enable=1 ***
[   46.181231] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   46.181237] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   46.181243] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   46.181249] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   46.181254] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   46.181260] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   46.181267] *** vic_core_ops_init: ENTRY - sd=85f94000, enable=1 ***
[   46.181273] *** vic_core_ops_init: vic_dev=85f94000, current state check ***
[   46.181279] *** vic_core_ops_init: current_state=2, enable=1 ***
[   46.181285] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   46.181291] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   46.181297] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   46.181303] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   46.181309] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   46.181315] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   46.181321] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   46.181327] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   46.181333] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   46.181339] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   46.181345] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   46.181351] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   46.181359] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   46.181364] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   46.181370] *** tx_vic_enable_irq: completed successfully ***
[   46.181376] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   46.181384] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=1
[   46.181389] *** VIC device final state set to 2 (fully activated) ***
[   46.181395] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   46.181401] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   46.181407] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   46.181413] *** vic_core_ops_init: ENTRY - sd=85f94000, enable=1 ***
[   46.181419] *** vic_core_ops_init: vic_dev=85f94000, current state check ***
[   46.181425] *** vic_core_ops_init: current_state=2, enable=1 ***
[   46.181431] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   46.181437] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   46.181442] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   46.181448] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   46.181454] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   46.181461] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   46.181467] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   46.181472] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   46.181478] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   46.181484] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   46.181489] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   46.181495] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   46.181502] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   46.181507] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   46.181513] *** tx_vic_enable_irq: completed successfully ***
[   46.181518] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   46.181524] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   46.181529] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   46.181537] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   46.181545] csi_core_ops_init: sd=85217400, csi_dev=85217400, enable=1
[   46.181550] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   46.181555] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   46.181561] *** vic_core_ops_init: ENTRY - sd=85f94000, enable=1 ***
[   46.181628] *** vic_core_ops_init: vic_dev=85f94000, current state check ***
[   46.181635] *** vic_core_ops_init: current_state=3, enable=1 ***
[   46.181641] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   46.181647] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   46.181654] *** SENSOR_INIT: gc2053 enable=1 ***
[   46.181660] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   46.181667] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   46.181672] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   46.181677] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   46.181684] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   46.181690] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   46.181696] csi_video_s_stream: sd=85217400, enable=1
[   46.181702] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   46.181708] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   46.181715] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   46.181721] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f94000, enable=1 ***
[   46.181728] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   46.181733] *** vic_core_s_stream: STREAM ON ***
[   46.181738] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   46.181744] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   46.181750] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   46.181758] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   46.181764] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   46.181770] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   46.181776] *** STREAMING: Configuring CPM registers for VIC access ***
[   46.209170] STREAMING: CPM clocks configured for VIC access
[   46.209185] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   46.209191] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   46.209199] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   46.209205] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   46.209210] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   46.209216] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   46.209223] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   46.209230] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   46.209236] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   46.209242] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   46.209247] *** VIC unlock: Commands written, checking VIC status register ***
[   46.209254] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   46.209259] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   46.209265] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   46.209271] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   46.209277] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   46.209282] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   46.209543] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   46.209554] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   46.209561] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   46.209569] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   46.209576] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   46.209582] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   46.209589] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   46.209595] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   46.209601] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   46.209607] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   46.209613] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   46.209619] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   46.209625] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   46.209630] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   46.209637] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   46.209643] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   46.209649] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   46.209655] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   46.209661] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   46.209667] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   46.209672] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   46.209679] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   46.209685] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   46.209693] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   46.209700] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   46.209705] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   46.209713] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   46.209719] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   46.209725] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   46.209730] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   46.209736] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   46.209743] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   46.209749] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   46.209757] ispvic_frame_channel_qbuf: arg1=85f94000, arg2=  (null)
[   46.209764] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   46.209769] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   46.209776] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   46.209783] ispvic_frame_channel_s_stream: arg1=85f94000, arg2=1
[   46.209789] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f94000
[   46.209795] ispvic_frame_channel_s_stream[2441]: streamon
[   46.209801] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   46.209807] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   46.209813] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   46.209819] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   46.209825] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   46.209832] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   46.209837] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   46.209845] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   46.209851] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   46.209856] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   46.209861] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   46.209867] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   46.209874] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   46.209881] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   46.209889] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   46.209897] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   46.209904] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   46.209911] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   46.209917] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   46.209923] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   46.209929] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   46.209936] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   46.209942] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   46.209948] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   46.209953] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   46.209960] ispvic_frame_channel_qbuf: arg1=85f94000, arg2=  (null)
[   46.209965] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   46.209976] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   46.209984] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   46.210049] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   46.210059] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   46.210065] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   46.210074] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   46.210080] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   46.210086] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   46.210092] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   46.210099] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   46.211265] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   46.211277] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   46.211283] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   46.211390] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   46.211497] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   46.211505] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   46.211510] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   46.211516] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   46.211521] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   46.211528] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   46.211535] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   46.211541] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   46.211546] *** tx_vic_enable_irq: completed successfully ***
[   46.615166] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   46.615179] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   46.615184] *** VIC STATE 4: Initializing clocks for streaming ***
[   46.615192] *** Initializing CSI clocks (2 clocks) ***
[   46.615199] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   46.615206] isp_subdev_init_clks: Using platform data clock arrays: c06b7178
[   46.615214] isp_subdev_init_clks: Using platform data clock configs
[   46.615222] Platform data clock[0]: name=cgu_isp, rate=100000000
[   46.615234] Clock cgu_isp: set rate 100000000 Hz, result=0
[   46.615241] Clock cgu_isp enabled successfully
[   46.615247] Platform data clock[1]: name=isp, rate=65535
[   46.615255] Clock isp enabled successfully
[   46.639146] CPM clock gates configured
[   46.639159] isp_subdev_init_clks: Successfully initialized 2 clocks
[   46.639166] *** Initializing VIC clocks (2 clocks) ***
[   46.639172] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   46.639180] isp_subdev_init_clks: Using platform data clock arrays: c06b7290
[   46.639188] isp_subdev_init_clks: Using platform data clock configs
[   46.639196] Platform data clock[0]: name=cgu_isp, rate=100000000
[   46.639206] Clock cgu_isp: set rate 100000000 Hz, result=0
[   46.639212] Clock cgu_isp enabled successfully
[   46.639218] Platform data clock[1]: name=isp, rate=65535
[   46.639226] Clock isp enabled successfully
[   46.669164] CPM clock gates configured
[   46.669180] isp_subdev_init_clks: Successfully initialized 2 clocks
[   46.669186] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   46.669192] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   46.669200] ispcore_slake_module: VIC device=85f94000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   46.669208] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   46.669218] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   46.669225] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   46.669230] ispcore_slake_module: Using sensor attributes from connected sensor
[   46.669237] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=84710000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   46.669246] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   46.669255] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   46.669261] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   46.669268] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   46.669275] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   46.669282] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   46.669287] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   46.669292] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   46.669298] tisp_event_init: Initializing ISP event system
[   46.669306] tisp_event_init: SAFE event system initialized with 20 nodes
[   46.669312] tisp_event_set_cb: Setting callback for event 4
[   46.669319] tisp_event_set_cb: Event 4 callback set to c0685688
[   46.669325] tisp_event_set_cb: Setting callback for event 5
[   46.669331] tisp_event_set_cb: Event 5 callback set to c0685b50
[   46.669337] tisp_event_set_cb: Setting callback for event 7
[   46.669343] tisp_event_set_cb: Event 7 callback set to c068571c
[   46.669349] tisp_event_set_cb: Setting callback for event 9
[   46.669355] tisp_event_set_cb: Event 9 callback set to c06857a4
[   46.669361] tisp_event_set_cb: Setting callback for event 8
[   46.669367] tisp_event_set_cb: Event 8 callback set to c0685868
[   46.669374] *** system_irq_func_set: Registered handler c067e62c at index 13 ***
[   46.677014] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   46.677023] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   46.677030] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   46.677037] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   46.677044] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   46.677051] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   46.677058] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   46.677066] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   46.677073] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   46.677080] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   46.677088] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   46.677094] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   46.677102] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   46.677108] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   46.677115] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   46.677122] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   46.677128] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   46.677134] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   46.677141] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   46.677148] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   46.677154] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   46.677161] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   46.677167] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   46.677172] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   46.677180] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   46.677186] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   46.677194] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   46.677200] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   46.677206] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   46.677214] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   46.677220] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   46.677228] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   46.677233] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   46.677240] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   46.677246] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   46.677254] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   46.677260] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   46.677267] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   46.677274] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   46.677280] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   46.677287] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   46.677294] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   46.677300] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   46.677306] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   46.677314] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   46.677321] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   46.677328] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   46.677334] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   46.677340] *** tisp_init: ISP control register set to enable processing pipeline ***
[   46.677346] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   46.677352] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   46.677359] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   46.677365] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   46.677372] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   46.677378] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   46.677384] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   46.677390] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   46.677396] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   46.677402] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   46.677408] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   46.677415] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   46.677422] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   46.677429] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   46.677436] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   46.677442] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   46.677448] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   46.677454] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   46.677461] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   46.677468] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   46.677474] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   46.677481] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   46.677488] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   46.677494] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   46.677503] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   46.677510] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   46.677518] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   46.677524] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   46.677531] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   46.677537] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   46.677543] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   46.677548] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   46.677554] *** This should eliminate green frames by enabling proper color processing ***
[   46.677561] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   46.677568] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   46.677574] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   46.677581] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   46.677588] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   46.677594] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   46.677600] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   46.677608] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   46.677614] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   46.677620] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   46.677625] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   46.677630] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   46.677636] *** tisp_init: Standard tuning parameters loaded successfully ***
[   46.677642] *** tisp_init: Custom tuning parameters loaded successfully ***
[   46.677648] tisp_set_csc_version: Setting CSC version 0
[   46.677654] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   46.677661] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   46.677667] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   46.677673] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   46.677680] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   46.677686] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   46.677691] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   46.677698] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   46.677704] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   46.677710] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   46.677716] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   46.677722] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   46.677728] *** tisp_init: ISP processing pipeline fully enabled ***
[   46.677734] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   46.677741] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   46.677746] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   46.677754] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   46.677760] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   46.677766] tisp_init: ISP memory buffers configured
[   46.677770] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   46.677778] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   46.677788] tiziano_ae_params_refresh: Refreshing AE parameters
[   46.677799] tiziano_ae_params_refresh: AE parameters refreshed
[   46.677805] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   46.677811] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   46.677816] tiziano_ae_para_addr: Setting up AE parameter addresses
[   46.677822] tiziano_ae_para_addr: AE parameter addresses configured
[   46.677828] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   46.677835] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   46.677842] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   46.677849] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   46.677856] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   46.677863] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   46.677870] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   46.677877] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b847814 (Binary Ninja EXACT) ***
[   46.677884] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   46.677890] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   46.677897] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   46.677904] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   46.677910] tiziano_ae_set_hardware_param: Parameters written to AE0
[   46.677916] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   46.677923] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   46.677929] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   46.677936] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   46.677942] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   46.677949] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   46.677956] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   46.677962] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   46.677969] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   46.677976] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   46.677982] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   46.677988] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   46.677994] tiziano_ae_set_hardware_param: Parameters written to AE1
[   46.678000] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   46.678007] *** system_irq_func_set: Registered handler c0686860 at index 10 ***
[   46.686439] *** system_irq_func_set: Registered handler c0686954 at index 27 ***
[   46.694978] *** system_irq_func_set: Registered handler c0686860 at index 26 ***
[   46.703541] *** system_irq_func_set: Registered handler c0686a3c at index 29 ***
[   46.711886] *** system_irq_func_set: Registered handler c06869c8 at index 28 ***
[   46.719933] *** system_irq_func_set: Registered handler c0686ab0 at index 30 ***
[   46.727645] *** system_irq_func_set: Registered handler c0686b04 at index 20 ***
[   46.735626] *** system_irq_func_set: Registered handler c0686b58 at index 18 ***
[   46.743604] *** system_irq_func_set: Registered handler c0686bac at index 31 ***
[   46.753678] *** system_irq_func_set: Registered handler c0686c00 at index 11 ***
[   46.761747] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   46.761969] tiziano_deflicker_expt: Generated 119 LUT entries
[   46.762044] tisp_event_set_cb: Setting callback for event 1
[   46.762084] tisp_event_set_cb: Event 1 callback set to c0686460
[   46.762157] tisp_event_set_cb: Setting callback for event 6
[   46.762194] tisp_event_set_cb: Event 6 callback set to c06859c0
[   46.762267] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   46.762304] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   46.762378] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   46.762417] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   46.762490] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   46.762526] tiziano_awb_init: AWB hardware blocks enabled
[   46.762599] tiziano_gamma_init: Initializing Gamma processing
[   46.762636] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   46.763536] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   46.763609] tiziano_gib_init: Initializing GIB processing
[   46.763645] tiziano_lsc_init: Initializing LSC processing
[   46.763743] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   46.763785] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   46.763823] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   46.763896] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   46.763932] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   46.764911] tiziano_ccm_init: Initializing Color Correction Matrix
[   46.764950] tiziano_ccm_init: Using linear CCM parameters
[   46.765022] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   46.765060] jz_isp_ccm: EV=64, CT=9984
[   46.765134] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   46.765171] cm_control: saturation=128
[   46.765253] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   46.765290] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   46.765362] tiziano_ccm_init: CCM initialized successfully
[   46.765398] tiziano_dmsc_init: Initializing DMSC processing
[   46.765470] tiziano_sharpen_init: Initializing Sharpening
[   46.765506] tiziano_sharpen_init: Using linear sharpening parameters
[   46.765578] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   46.765617] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   46.765692] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   46.766008] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   46.769199] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   46.769352] tiziano_sharpen_init: Sharpening initialized successfully
[   46.769360] tiziano_sdns_init: Initializing SDNS processing
[   46.769368] tiziano_sdns_init: Using linear SDNS parameters
[   46.769374] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   46.769780] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   46.769792] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   46.770452] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   46.770468] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   46.770514] tiziano_sdns_init: SDNS processing initialized successfully
[   46.770522] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   46.770528] tiziano_mdns_init: Using linear MDNS parameters
[   46.770538] tiziano_mdns_init: MDNS processing initialized successfully
[   46.770543] tiziano_clm_init: Initializing CLM processing
[   46.770548] tiziano_dpc_init: Initializing DPC processing
[   46.770554] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   46.770560] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   46.770567] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   46.770572] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   46.770587] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   46.770594] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   46.770600] tiziano_hldc_init: Initializing HLDC processing
[   46.770606] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   46.770612] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   46.770619] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   46.770626] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   46.770633] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   46.770640] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   46.770647] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   46.770654] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   46.770661] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   46.770668] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   46.770675] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   46.770682] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   46.770689] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   46.770694] tiziano_adr_params_refresh: Refreshing ADR parameters
[   46.770700] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   46.770706] tiziano_adr_params_init: Initializing ADR parameter arrays
[   46.770714] tisp_adr_set_params: Writing ADR parameters to registers
[   46.770746] tisp_adr_set_params: ADR parameters written to hardware
[   46.770752] tisp_event_set_cb: Setting callback for event 18
[   46.770760] tisp_event_set_cb: Event 18 callback set to c0686b58
[   46.770765] tisp_event_set_cb: Setting callback for event 2
[   46.770772] tisp_event_set_cb: Event 2 callback set to c068565c
[   46.770777] tiziano_adr_init: ADR processing initialized successfully
[   46.770784] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   46.770789] tiziano_bcsh_init: Initializing BCSH processing
[   46.770794] tiziano_ydns_init: Initializing YDNS processing
[   46.770800] tiziano_rdns_init: Initializing RDNS processing
[   46.770805] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   46.770819] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x588000 (Binary Ninja EXACT) ***
[   46.770826] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x589000 (Binary Ninja EXACT) ***
[   46.770833] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x58a000 (Binary Ninja EXACT) ***
[   46.770840] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x58b000 (Binary Ninja EXACT) ***
[   46.770847] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x58c000 (Binary Ninja EXACT) ***
[   46.770854] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x58c800 (Binary Ninja EXACT) ***
[   46.770861] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x58d000 (Binary Ninja EXACT) ***
[   46.770868] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x58d800 (Binary Ninja EXACT) ***
[   46.770874] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   46.770880] *** tisp_init: AE0 buffer allocated at 0x00588000 ***
[   46.770887] *** CRITICAL FIX: data_b2f3c initialized to 0x80588000 (prevents stack corruption) ***
[   46.770895] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x590000 (Binary Ninja EXACT) ***
[   46.770902] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x591000 (Binary Ninja EXACT) ***
[   46.770909] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x592000 (Binary Ninja EXACT) ***
[   46.770916] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x593000 (Binary Ninja EXACT) ***
[   46.770923] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x594000 (Binary Ninja EXACT) ***
[   46.770930] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x594800 (Binary Ninja EXACT) ***
[   46.770937] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x595000 (Binary Ninja EXACT) ***
[   46.770944] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x595800 (Binary Ninja EXACT) ***
[   46.770950] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   46.770957] *** tisp_init: AE1 buffer allocated at 0x00590000 ***
[   46.770962] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   46.770968] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   46.770974] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   46.770980] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   46.770986] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   46.770993] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   46.771002] tiziano_ae_params_refresh: Refreshing AE parameters
[   46.771014] tiziano_ae_params_refresh: AE parameters refreshed
[   46.771020] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   46.771027] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   46.771032] tiziano_ae_para_addr: Setting up AE parameter addresses
[   46.771038] tiziano_ae_para_addr: AE parameter addresses configured
[   46.771044] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   46.771052] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   46.771058] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   46.771065] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   46.771072] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   46.771079] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   46.771086] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   46.771093] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b847814 (Binary Ninja EXACT) ***
[   46.771100] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   46.771107] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   46.771114] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   46.771120] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   46.771126] tiziano_ae_set_hardware_param: Parameters written to AE0
[   46.771132] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   46.771139] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   46.771146] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   46.771152] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   46.771159] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   46.771166] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   46.771172] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   46.771178] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   46.771185] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   46.771192] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   46.771198] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   46.771205] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   46.771211] tiziano_ae_set_hardware_param: Parameters written to AE1
[   46.771216] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   46.771224] *** system_irq_func_set: Registered handler c0686860 at index 10 ***
[   46.780760] *** system_irq_func_set: Registered handler c0686954 at index 27 ***
[   46.788439] *** system_irq_func_set: Registered handler c0686860 at index 26 ***
[   46.801742] *** system_irq_func_set: Registered handler c0686a3c at index 29 ***
[   46.813640] *** system_irq_func_set: Registered handler c06869c8 at index 28 ***
[   46.825276] *** system_irq_func_set: Registered handler c0686ab0 at index 30 ***
[   46.836543] *** system_irq_func_set: Registered handler c0686b04 at index 20 ***
[   46.848350] *** system_irq_func_set: Registered handler c0686b58 at index 18 ***
root@ing-wyze-cam3-a000 ~# dmesg ---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------

[   46.677228] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   46.719933] *** system_irq_func_set: Registered handler c0686ab0 at index 30 ***
[   46.727645] *** system_irq_func_set: Registered handler c0686b04 at index 20 ***
[   46.735626] *** system_irq_func_set: Registered handler c0686b58 at index 18 ***
[   46.743604] *** system_irq_func_set: Registered handler c0686bac at index 31 ***
[   46.753678] *** system_irq_func_set: Registered handler c0686c00 at index 11 ***
[   46.761747] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   46.761969] tiziano_deflicker_expt: Generated 119 LUT entries
[   46.762044] tisp_event_set_cb: Setting callback for event 1
[   46.762084] tisp_event_set_cb: Event 1 callback set to c0686460
[   46.762157] tisp_event_set_cb: Setting callback for event 6
[   46.762194] tisp_event_set_cb: Event 6 callback set to c06859c0
[   46.762267] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   46.762304] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   46.762378] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   46.762417] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   46.762490] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   46.762526] tiziano_awb_init: AWB hardware blocks enabled
[   46.762599] tiziano_gamma_init: Initializing Gamma processing
[   46.762636] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   46.763536] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   46.763609] tiziano_gib_init: Initializing GIB processing
[   46.763645] tiziano_lsc_init: Initializing LSC processing
[   46.763743] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   46.763785] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   46.763823] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   46.763896] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   46.763932] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   46.764911] tiziano_ccm_init: Initializing Color Correction Matrix
[   46.764950] tiziano_ccm_init: Using linear CCM parameters
[   46.765022] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   46.765060] jz_isp_ccm: EV=64, CT=9984
[   46.765134] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   46.765171] cm_control: saturation=128
[   46.765253] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   46.765290] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   46.765362] tiziano_ccm_init: CCM initialized successfully
[   46.765398] tiziano_dmsc_init: Initializing DMSC processing
[   46.765470] tiziano_sharpen_init: Initializing Sharpening
[   46.765506] tiziano_sharpen_init: Using linear sharpening parameters
[   46.765578] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   46.765617] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   46.765692] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   46.766008] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   46.769199] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   46.769352] tiziano_sharpen_init: Sharpening initialized successfully
[   46.769360] tiziano_sdns_init: Initializing SDNS processing
[   46.769368] tiziano_sdns_init: Using linear SDNS parameters
[   46.769374] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   46.769780] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   46.769792] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   46.770452] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   46.770468] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   46.770514] tiziano_sdns_init: SDNS processing initialized successfully
[   46.770522] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   46.770528] tiziano_mdns_init: Using linear MDNS parameters
[   46.770538] tiziano_mdns_init: MDNS processing initialized successfully
[   46.770543] tiziano_clm_init: Initializing CLM processing
[   46.770548] tiziano_dpc_init: Initializing DPC processing
[   46.770554] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   46.770560] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   46.770567] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   46.770572] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   46.770587] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   46.770594] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   46.770600] tiziano_hldc_init: Initializing HLDC processing
[   46.770606] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   46.770612] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   46.770619] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   46.770626] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   46.770633] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   46.770640] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   46.770647] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   46.770654] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   46.770661] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   46.770668] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   46.770675] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   46.770682] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   46.770689] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   46.770694] tiziano_adr_params_refresh: Refreshing ADR parameters
[   46.770700] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   46.770706] tiziano_adr_params_init: Initializing ADR parameter arrays
[   46.770714] tisp_adr_set_params: Writing ADR parameters to registers
[   46.770746] tisp_adr_set_params: ADR parameters written to hardware
[   46.770752] tisp_event_set_cb: Setting callback for event 18
[   46.770760] tisp_event_set_cb: Event 18 callback set to c0686b58
[   46.770765] tisp_event_set_cb: Setting callback for event 2
[   46.770772] tisp_event_set_cb: Event 2 callback set to c068565c
[   46.770777] tiziano_adr_init: ADR processing initialized successfully
[   46.770784] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   46.770789] tiziano_bcsh_init: Initializing BCSH processing
[   46.770794] tiziano_ydns_init: Initializing YDNS processing
[   46.770800] tiziano_rdns_init: Initializing RDNS processing
[   46.770805] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   46.770819] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x588000 (Binary Ninja EXACT) ***
[   46.770826] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x589000 (Binary Ninja EXACT) ***
[   46.770833] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x58a000 (Binary Ninja EXACT) ***
[   46.770840] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x58b000 (Binary Ninja EXACT) ***
[   46.770847] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x58c000 (Binary Ninja EXACT) ***
[   46.770854] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x58c800 (Binary Ninja EXACT) ***
[   46.770861] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x58d000 (Binary Ninja EXACT) ***
[   46.770868] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x58d800 (Binary Ninja EXACT) ***
[   46.770874] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   46.770880] *** tisp_init: AE0 buffer allocated at 0x00588000 ***
[   46.770887] *** CRITICAL FIX: data_b2f3c initialized to 0x80588000 (prevents stack corruption) ***
[   46.770895] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x590000 (Binary Ninja EXACT) ***
[   46.770902] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x591000 (Binary Ninja EXACT) ***
[   46.770909] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x592000 (Binary Ninja EXACT) ***
[   46.770916] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x593000 (Binary Ninja EXACT) ***
[   46.770923] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x594000 (Binary Ninja EXACT) ***
[   46.770930] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x594800 (Binary Ninja EXACT) ***
[   46.770937] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x595000 (Binary Ninja EXACT) ***
[   46.770944] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x595800 (Binary Ninja EXACT) ***
[   46.770950] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   46.770957] *** tisp_init: AE1 buffer allocated at 0x00590000 ***
[   46.770962] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   46.770968] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   46.770974] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   46.770980] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   46.770986] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   46.770993] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   46.771002] tiziano_ae_params_refresh: Refreshing AE parameters
[   46.771014] tiziano_ae_params_refresh: AE parameters refreshed
[   46.771020] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   46.771027] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   46.771032] tiziano_ae_para_addr: Setting up AE parameter addresses
[   46.771038] tiziano_ae_para_addr: AE parameter addresses configured
[   46.771044] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   46.771052] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   46.771058] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   46.771065] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   46.771072] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   46.771079] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   46.771086] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   46.771093] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b847814 (Binary Ninja EXACT) ***
[   46.771100] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   46.771107] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   46.771114] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   46.771120] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   46.771126] tiziano_ae_set_hardware_param: Parameters written to AE0
[   46.771132] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   46.771139] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   46.771146] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   46.771152] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   46.771159] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   46.771166] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   46.771172] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   46.771178] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   46.771185] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   46.771192] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   46.771198] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   46.771205] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   46.771211] tiziano_ae_set_hardware_param: Parameters written to AE1
[   46.771216] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   46.771224] *** system_irq_func_set: Registered handler c0686860 at index 10 ***
[   46.780760] *** system_irq_func_set: Registered handler c0686954 at index 27 ***
[   46.788439] *** system_irq_func_set: Registered handler c0686860 at index 26 ***
[   46.801742] *** system_irq_func_set: Registered handler c0686a3c at index 29 ***
[   46.813640] *** system_irq_func_set: Registered handler c06869c8 at index 28 ***
[   46.825276] *** system_irq_func_set: Registered handler c0686ab0 at index 30 ***
[   46.836543] *** system_irq_func_set: Registered handler c0686b04 at index 20 ***
[   46.848350] *** system_irq_func_set: Registered handler c0686b58 at index 18 ***
[   46.878584] *** system_irq_func_set: Registered handler c0686bac at index 31 ***
[   46.906411] *** system_irq_func_set: Registered handler c0686c00 at index 11 ***
[   46.924258] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   46.924280] tiziano_deflicker_expt: Generated 119 LUT entries
[   46.924286] tisp_event_set_cb: Setting callback for event 1
[   46.924294] tisp_event_set_cb: Event 1 callback set to c0686460
[   46.924300] tisp_event_set_cb: Setting callback for event 6
[   46.924306] tisp_event_set_cb: Event 6 callback set to c06859c0
[   46.924312] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   46.924318] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   46.924325] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   46.924332] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   46.924339] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   46.924344] tiziano_awb_init: AWB hardware blocks enabled
[   46.924350] tiziano_gamma_init: Initializing Gamma processing
[   46.924355] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   46.924414] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   46.924420] tiziano_gib_init: Initializing GIB processing
[   46.924425] tiziano_lsc_init: Initializing LSC processing
[   46.924430] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   46.924437] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   46.924444] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   46.924450] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   46.924456] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   46.924514] tiziano_ccm_init: Initializing Color Correction Matrix
[   46.924519] tiziano_ccm_init: Using linear CCM parameters
[   46.924525] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   46.924532] jz_isp_ccm: EV=64, CT=9984
[   46.924538] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   46.924544] cm_control: saturation=128
[   46.924549] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   46.924555] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   46.924560] tiziano_ccm_init: CCM initialized successfully
[   46.924566] tiziano_dmsc_init: Initializing DMSC processing
[   46.924571] tiziano_sharpen_init: Initializing Sharpening
[   46.924576] tiziano_sharpen_init: Using linear sharpening parameters
[   46.924582] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   46.924589] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   46.924595] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   46.924621] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   46.924628] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   46.924634] tiziano_sharpen_init: Sharpening initialized successfully
[   46.924639] tiziano_sdns_init: Initializing SDNS processing
[   46.924647] tiziano_sdns_init: Using linear SDNS parameters
[   46.924652] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   46.924659] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   46.924665] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   46.924698] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   46.924704] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   46.924710] tiziano_sdns_init: SDNS processing initialized successfully
[   46.924716] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   46.924722] tiziano_mdns_init: Using linear MDNS parameters
[   46.924732] tiziano_mdns_init: MDNS processing initialized successfully
[   46.924737] tiziano_clm_init: Initializing CLM processing
[   46.924742] tiziano_dpc_init: Initializing DPC processing
[   46.924748] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   46.924754] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   46.924760] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   46.924766] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   46.924781] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   46.924788] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   46.924793] tiziano_hldc_init: Initializing HLDC processing
[   46.924800] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   46.924806] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   46.924812] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   46.924819] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   46.924826] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   46.924833] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   46.924840] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   46.924847] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   46.924854] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   46.924860] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   46.924868] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   46.924874] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   46.924881] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   46.924887] tiziano_adr_params_refresh: Refreshing ADR parameters
[   46.924893] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   46.924898] tiziano_adr_params_init: Initializing ADR parameter arrays
[   46.924905] tisp_adr_set_params: Writing ADR parameters to registers
[   46.924938] tisp_adr_set_params: ADR parameters written to hardware
[   46.924943] tisp_event_set_cb: Setting callback for event 18
[   46.924950] tisp_event_set_cb: Event 18 callback set to c0686b58
[   46.924955] tisp_event_set_cb: Setting callback for event 2
[   46.924962] tisp_event_set_cb: Event 2 callback set to c068565c
[   46.924967] tiziano_adr_init: ADR processing initialized successfully
[   46.924973] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   46.924978] tiziano_bcsh_init: Initializing BCSH processing
[   46.924984] tiziano_ydns_init: Initializing YDNS processing
[   46.924989] tiziano_rdns_init: Initializing RDNS processing
[   46.924994] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   46.924999] tisp_event_init: Initializing ISP event system
[   46.925007] tisp_event_init: SAFE event system initialized with 20 nodes
[   46.925012] tisp_event_set_cb: Setting callback for event 4
[   46.925019] tisp_event_set_cb: Event 4 callback set to c0685688
[   46.925024] tisp_event_set_cb: Setting callback for event 5
[   46.925031] tisp_event_set_cb: Event 5 callback set to c0685b50
[   46.925036] tisp_event_set_cb: Setting callback for event 7
[   46.925042] tisp_event_set_cb: Event 7 callback set to c068571c
[   46.925048] tisp_event_set_cb: Setting callback for event 9
[   46.925054] tisp_event_set_cb: Event 9 callback set to c06857a4
[   46.925060] tisp_event_set_cb: Setting callback for event 8
[   46.925066] tisp_event_set_cb: Event 8 callback set to c0685868
[   46.925072] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   46.925078] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   46.925084] tisp_param_operate_init: Initializing parameter operations
[   46.925091] tisp_netlink_init: Initializing netlink communication
[   46.925096] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   46.925128] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   46.925138] tisp_netlink_init: Netlink socket created successfully
[   46.925144] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   46.925150] tisp_code_create_tuning_node: Device already created, skipping
[   46.925156] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   46.925162] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   46.925168] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   46.925174] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   46.925183] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   46.925192] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   46.925200] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   46.925208] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   46.925215] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   46.925222] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=84710000, isp_dev->subdevs=84713274 ***
[   46.925236] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   46.925242] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   46.925249] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   46.925254] ispcore_slake_module: CSI slake success
[   46.925258] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   46.925265] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f94000 ***
[   46.925272] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f94000, current state=1 ***
[   46.925278] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   46.925283] ispcore_slake_module: VIC slake success
[   46.925288] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   46.925294] ispcore_slake_module: Managing ISP clocks
[   46.925298] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   46.925306] ispcore_slake_module: Complete, result=0<6>[   46.925312] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   46.925318] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   46.925324] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   46.925332] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   46.925338] *** vin_s_stream: SAFE implementation - sd=81124000, enable=1 ***
[   46.925346] vin_s_stream: VIN state = 3, enable = 1
[   46.925351] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   46.925360] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   46.925366] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   46.925372] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   46.925378] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   46.925384] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   46.925390] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   46.925398] gc2053: s_stream called with enable=1
[   46.925405] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   46.925411] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   46.925418] gc2053: About to write streaming registers for interface 1
[   46.925424] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   46.925433] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.925757] sensor_write: reg=0xfe val=0x00 SUCCESS
[   46.925765] sensor_write_array: reg[1] 0xfe=0x00 OK
[   46.925774] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   46.926097] sensor_write: reg=0x3e val=0x91 SUCCESS
[   46.926104] sensor_write_array: reg[2] 0x3e=0x91 OK
[   46.926111] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   46.926118] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   46.926124] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   46.926130] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   46.926136] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   46.926142] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   46.926149] gc2053: s_stream called with enable=1
[   46.926156] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   46.926162] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   46.926168] gc2053: About to write streaming registers for interface 1
[   46.926174] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   46.926182] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.926508] sensor_write: reg=0xfe val=0x00 SUCCESS
[   46.926516] sensor_write_array: reg[1] 0xfe=0x00 OK
[   46.926525] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   46.926840] sensor_write: reg=0x3e val=0x91 SUCCESS
[   46.926847] sensor_write_array: reg[2] 0x3e=0x91 OK
[   46.926854] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   46.926860] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   46.926866] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   46.926872] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   46.926878] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   46.926884] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   46.963042] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   46.963089] ISP IOCTL: cmd=0x800456d0 arg=0x7f8f21e0
[   46.963097] TX_ISP_VIDEO_LINK_SETUP: config=0
[   46.963103] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   46.963110] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   46.963116] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   46.963122] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   46.963130] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   46.963136] VIC activated: state 1 -> 2 (READY)
[   46.963142] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   46.963148] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   46.963154] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   46.963159] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   46.963166] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   46.963172] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   46.963178] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   46.963186] csi_video_s_stream: sd=85217400, enable=1
[   46.963192] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   46.963200] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f94000, enable=1 ***
[   46.963206] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   46.963211] *** vic_core_s_stream: STREAM ON ***
[   46.963216] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   46.963222] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   46.963228] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   46.963237] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   46.963244] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   46.963250] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   46.963256] *** STREAMING: Configuring CPM registers for VIC access ***
[   46.989186] STREAMING: CPM clocks configured for VIC access
[   46.989202] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   46.989208] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   46.989214] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   46.989220] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   46.989226] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   46.989232] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   46.989241] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   46.989248] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   46.989255] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   46.989260] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   46.989266] *** VIC unlock: Commands written, checking VIC status register ***
[   46.989273] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   46.989278] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   46.989284] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   46.989290] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   46.989296] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   46.989302] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   46.989378] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   46.989386] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   46.989393] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   46.989401] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   46.989406] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   46.989414] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   46.989420] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   46.989426] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   46.989432] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   46.989438] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   46.989444] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   46.989450] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   46.989456] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   46.989462] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   46.989468] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   46.989474] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   46.989480] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   46.989486] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   46.989492] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   46.989498] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   46.989505] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   46.989511] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   46.989520] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   46.989527] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   46.989532] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   46.989540] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   46.989546] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   46.989552] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   46.989558] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   46.989563] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   46.989570] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   46.989576] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   46.989584] ispvic_frame_channel_qbuf: arg1=85f94000, arg2=  (null)
[   46.989590] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   46.989596] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   46.989602] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   46.989609] ispvic_frame_channel_s_stream: arg1=85f94000, arg2=1
[   46.989614] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f94000
[   46.989622] ispvic_frame_channel_s_stream[2441]: streamon
[   46.989628] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   46.989634] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   46.989640] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   46.989645] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   46.989651] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   46.989658] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   46.989664] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   46.989671] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   46.989677] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   46.989683] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   46.989688] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   46.989694] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   46.989701] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   46.989708] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   46.989716] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   46.989724] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   46.989731] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   46.989738] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   46.989744] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   46.989750] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   46.989756] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   46.989763] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   46.989770] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   46.989775] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   46.989781] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   46.989787] ispvic_frame_channel_qbuf: arg1=85f94000, arg2=  (null)
[   46.989792] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   46.989806] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   46.989814] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   46.989878] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   46.989890] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   46.989896] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   46.989905] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   46.989911] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   46.989917] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   46.989923] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   46.989930] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   46.990938] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   46.990944] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   46.990949] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   46.991057] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   46.991165] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   46.991172] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   46.991178] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   46.991184] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   46.991189] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   46.991195] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   46.991203] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   46.991208] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   46.991214] *** tx_vic_enable_irq: completed successfully ***
[   47.435132] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   47.435146] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   47.435153] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   47.435162] *** vin_s_stream: SAFE implementation - sd=81124000, enable=1 ***
[   47.435169] vin_s_stream: VIN state = 4, enable = 1
[   47.435175] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   47.435184] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   47.435191] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   47.435197] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   47.435203] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   47.435211] gc2053: s_stream called with enable=1
[   47.435218] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   47.435224] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   47.435230] gc2053: About to write streaming registers for interface 1
[   47.435236] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   47.435246] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.435567] sensor_write: reg=0xfe val=0x00 SUCCESS
[   47.435574] sensor_write_array: reg[1] 0xfe=0x00 OK
[   47.435583] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   47.449163] sensor_write: reg=0x3e val=0x91 SUCCESS
[   47.449177] sensor_write_array: reg[2] 0x3e=0x91 OK
[   47.449183] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   47.449191] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   47.449198] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   47.449204] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   47.449211] gc2053: s_stream called with enable=1
[   47.449219] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   47.449225] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   47.449231] gc2053: About to write streaming registers for interface 1
[   47.449237] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   47.449247] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.449551] sensor_write: reg=0xfe val=0x00 SUCCESS
[   47.449559] sensor_write_array: reg[1] 0xfe=0x00 OK
[   47.449567] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   47.449879] sensor_write: reg=0x3e val=0x91 SUCCESS
[   47.449887] sensor_write_array: reg[2] 0x3e=0x91 OK
[   47.449893] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   47.449899] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   47.449905] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   47.449911] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   47.620627] ISP M0 device open called from pid 2378
[   47.620661] *** REFERENCE DRIVER IMPLEMENTATION ***
[   47.620669] ISP M0 tuning buffer allocated: 82200000 (size=0x500c, aligned)
[   47.620676] tisp_par_ioctl global variable set: 82200000
[   47.620733] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   47.620741] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   47.620747] isp_core_tuning_init: Initializing tuning data structure
[   47.620766] isp_core_tuning_init: Tuning data structure initialized at 82208000
[   47.620773] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   47.620778] *** SAFE: mode_flag properly initialized using struct member access ***
[   47.620785] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82208000
[   47.620790] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   47.620796] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   47.620803] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.620810] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   47.620816] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   47.620822] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   47.620827] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   47.620851] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   47.620858] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   47.620864] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   47.620872] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   47.620879] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   47.620885] CRITICAL: Cannot access saturation field at 82208024 - PREVENTING BadVA CRASH
[   47.621347] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621360] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   47.621367] Set control: cmd=0x980901 value=128
[   47.621501] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621509] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   47.621516] Set control: cmd=0x98091b value=128
[   47.621637] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621645] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   47.621652] Set control: cmd=0x980902 value=128
[   47.621658] tisp_bcsh_saturation: saturation=128
[   47.621664] tiziano_bcsh_update: Updating BCSH parameters
[   47.621671]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   47.621677] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   47.621800] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621809] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   47.621816] Set control: cmd=0x980900 value=128
[   47.621962] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621972] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   47.621979] Set control: cmd=0x980901 value=128
[   47.622101] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.622111] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   47.622117] Set control: cmd=0x98091b value=128
[   47.622235] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.622245] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   47.622251] Set control: cmd=0x980902 value=128
[   47.622257] tisp_bcsh_saturation: saturation=128
[   47.622263] tiziano_bcsh_update: Updating BCSH parameters
[   47.622270]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   47.622275] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   47.622399] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.622408] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   47.622415] Set control: cmd=0x980900 value=128
[   47.622543] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.622553] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   47.622559] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   47.622693] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.622702] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   47.622707] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   47.622843] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.622853] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   47.622859] Set control: cmd=0x980914 value=0
[   47.622991] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.623000] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   47.623007] Set control: cmd=0x980915 value=0
[   47.623210] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.623221] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   47.623228] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   47.623233] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   47.623239] isp_core_tunning_unlocked_ioctl: ISP tuning enabledd
[   47.623374] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.623384] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   47.623390] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   47.623602] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   47.623614] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   47.623621] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   47.623627] csi_video_s_stream: sd=85217400, enable=0
[   47.623634] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   47.623642] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f94000, enable=0 ***
[   47.623648] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   47.623653] *** vic_core_s_stream: STREAM OFF ***
[   47.623661] *** vin_s_stream: SAFE implementation - sd=81124000, enable=0 ***
[   47.623667] vin_s_stream: VIN state = 4, enable = 0
[   47.623673] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   47.623682] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   47.623689] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   47.623695] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   47.623701] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   47.623709] gc2053: s_stream called with enable=0
[   47.623716] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   47.623723] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   47.623728] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   47.623738] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.624063] sensor_write: reg=0xfe val=0x00 SUCCESS
[   47.624070] sensor_write_array: reg[1] 0xfe=0x00 OK
[   47.624079] sensor_write: reg=0x3e val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.624398] sensor_write: reg=0x3e val=0x00 SUCCESS
[   47.624405] sensor_write_array: reg[2] 0x3e=0x00 OK
[   47.624412] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   47.624418] gc2053: Sensor hardware streaming stopped
[   47.624424] gc2053: s_stream called with enable=0
[   47.624431] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   47.624437] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   47.624442] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   47.624451] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.624763] sensor_write: reg=0xfe val=0x00 SUCCESS
[   47.624769] sensor_write_array: reg[1] 0xfe=0x00 OK
[   47.624778] sensor_write: reg=0x3e val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.625091] sensor_write: reg=0x3e val=0x00 SUCCESS
[   47.625098] sensor_write_array: reg[2] 0x3e=0x00 OK
[   47.625105] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   47.625110] gc2053: Sensor hardware streaming stopped
[   47.625119] ISP IOCTL: cmd=0x800456d1 arg=0x7f8f21e0
[   47.625125] tx_isp_video_link_destroy: Destroying links for config 0
[   47.625133] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   47.625141] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.625149] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   47.625156] Set control: cmd=0x8000164 value=1
[   47.625164] ISP IOCTL: cmd=0x800456d0 arg=0x7f8f21e0
[   47.625169] TX_ISP_VIDEO_LINK_SETUP: config=0
[   47.625176] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   47.625181] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   47.625188] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   47.625194] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   47.625200] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   47.625207] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   47.625214] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   47.625220] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   47.625225] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   47.625232] csi_video_s_stream: sd=85217400, enable=1
[   47.625238] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   47.625245] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f94000, enable=1 ***
[   47.625251] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   47.625256] *** vic_core_s_stream: STREAM ON ***
[   47.625261] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   47.625267] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   47.625273] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   47.625281] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   47.625287] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   47.625293] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   47.625299] *** STREAMING: Configuring CPM registers for VIC access ***
root@ing-wyze-cam3-a000 ~# dm[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg set jpeg streamMngCtx suceess

[   46.925324] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   46.925332] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   46.925338] *** vin_s_stream: SAFE implementation - sd=81124000, enable=1 ***
[   46.925346] vin_s_stream: VIN state = 3, enable = 1
[   46.925351] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   46.925360] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   46.925366] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   46.925372] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   46.925378] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   46.925384] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   46.925390] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   46.925398] gc2053: s_stream called with enable=1
[   46.925405] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   46.925411] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   46.925418] gc2053: About to write streaming registers for interface 1
[   46.925424] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   46.925433] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.925757] sensor_write: reg=0xfe val=0x00 SUCCESS
[   46.925765] sensor_write_array: reg[1] 0xfe=0x00 OK
[   46.925774] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   46.926097] sensor_write: reg=0x3e val=0x91 SUCCESS
[   46.926104] sensor_write_array: reg[2] 0x3e=0x91 OK
[   46.926111] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   46.926118] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   46.926124] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   46.926130] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   46.926136] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   46.926142] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   46.926149] gc2053: s_stream called with enable=1
[   46.926156] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   46.926162] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   46.926168] gc2053: About to write streaming registers for interface 1
[   46.926174] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   46.926182] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   46.926508] sensor_write: reg=0xfe val=0x00 SUCCESS
[   46.926516] sensor_write_array: reg[1] 0xfe=0x00 OK
[   46.926525] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   46.926840] sensor_write: reg=0x3e val=0x91 SUCCESS
[   46.926847] sensor_write_array: reg[2] 0x3e=0x91 OK
[   46.926854] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   46.926860] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   46.926866] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   46.926872] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   46.926878] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   46.926884] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   46.963042] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   46.963089] ISP IOCTL: cmd=0x800456d0 arg=0x7f8f21e0
[   46.963097] TX_ISP_VIDEO_LINK_SETUP: config=0
[   46.963103] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   46.963110] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   46.963116] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   46.963122] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   46.963130] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   46.963136] VIC activated: state 1 -> 2 (READY)
[   46.963142] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   46.963148] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   46.963154] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   46.963159] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   46.963166] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   46.963172] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   46.963178] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   46.963186] csi_video_s_stream: sd=85217400, enable=1
[   46.963192] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   46.963200] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f94000, enable=1 ***
[   46.963206] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   46.963211] *** vic_core_s_stream: STREAM ON ***
[   46.963216] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   46.963222] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   46.963228] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   46.963237] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   46.963244] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   46.963250] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   46.963256] *** STREAMING: Configuring CPM registers for VIC access ***
[   46.989186] STREAMING: CPM clocks configured for VIC access
[   46.989202] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   46.989208] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   46.989214] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   46.989220] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   46.989226] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   46.989232] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   46.989241] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   46.989248] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   46.989255] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   46.989260] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   46.989266] *** VIC unlock: Commands written, checking VIC status register ***
[   46.989273] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   46.989278] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   46.989284] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   46.989290] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   46.989296] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   46.989302] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   46.989378] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   46.989386] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   46.989393] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   46.989401] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   46.989406] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   46.989414] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   46.989420] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   46.989426] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   46.989432] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   46.989438] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   46.989444] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   46.989450] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   46.989456] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   46.989462] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   46.989468] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   46.989474] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   46.989480] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   46.989486] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   46.989492] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   46.989498] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   46.989505] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   46.989511] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   46.989520] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   46.989527] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   46.989532] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   46.989540] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   46.989546] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   46.989552] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   46.989558] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   46.989563] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   46.989570] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   46.989576] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   46.989584] ispvic_frame_channel_qbuf: arg1=85f94000, arg2=  (null)
[   46.989590] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   46.989596] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   46.989602] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   46.989609] ispvic_frame_channel_s_stream: arg1=85f94000, arg2=1
[   46.989614] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f94000
[   46.989622] ispvic_frame_channel_s_stream[2441]: streamon
[   46.989628] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   46.989634] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   46.989640] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   46.989645] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   46.989651] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   46.989658] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   46.989664] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   46.989671] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   46.989677] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   46.989683] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   46.989688] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   46.989694] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   46.989701] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   46.989708] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   46.989716] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   46.989724] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   46.989731] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   46.989738] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   46.989744] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   46.989750] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   46.989756] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   46.989763] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   46.989770] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   46.989775] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   46.989781] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   46.989787] ispvic_frame_channel_qbuf: arg1=85f94000, arg2=  (null)
[   46.989792] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   46.989806] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   46.989814] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   46.989878] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   46.989890] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   46.989896] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   46.989905] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   46.989911] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   46.989917] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   46.989923] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   46.989930] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   46.990938] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   46.990944] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   46.990949] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   46.991057] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   46.991165] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   46.991172] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   46.991178] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   46.991184] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   46.991189] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   46.991195] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   46.991203] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   46.991208] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   46.991214] *** tx_vic_enable_irq: completed successfully ***
[   47.435132] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   47.435146] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   47.435153] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   47.435162] *** vin_s_stream: SAFE implementation - sd=81124000, enable=1 ***
[   47.435169] vin_s_stream: VIN state = 4, enable = 1
[   47.435175] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   47.435184] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   47.435191] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   47.435197] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   47.435203] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   47.435211] gc2053: s_stream called with enable=1
[   47.435218] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   47.435224] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   47.435230] gc2053: About to write streaming registers for interface 1
[   47.435236] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   47.435246] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.435567] sensor_write: reg=0xfe val=0x00 SUCCESS
[   47.435574] sensor_write_array: reg[1] 0xfe=0x00 OK
[   47.435583] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   47.449163] sensor_write: reg=0x3e val=0x91 SUCCESS
[   47.449177] sensor_write_array: reg[2] 0x3e=0x91 OK
[   47.449183] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   47.449191] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   47.449198] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   47.449204] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   47.449211] gc2053: s_stream called with enable=1
[   47.449219] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   47.449225] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   47.449231] gc2053: About to write streaming registers for interface 1
[   47.449237] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   47.449247] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.449551] sensor_write: reg=0xfe val=0x00 SUCCESS
[   47.449559] sensor_write_array: reg[1] 0xfe=0x00 OK
[   47.449567] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   47.449879] sensor_write: reg=0x3e val=0x91 SUCCESS
[   47.449887] sensor_write_array: reg[2] 0x3e=0x91 OK
[   47.449893] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   47.449899] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   47.449905] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   47.449911] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   47.620627] ISP M0 device open called from pid 2378
[   47.620661] *** REFERENCE DRIVER IMPLEMENTATION ***
[   47.620669] ISP M0 tuning buffer allocated: 82200000 (size=0x500c, aligned)
[   47.620676] tisp_par_ioctl global variable set: 82200000
[   47.620733] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   47.620741] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   47.620747] isp_core_tuning_init: Initializing tuning data structure
[   47.620766] isp_core_tuning_init: Tuning data structure initialized at 82208000
[   47.620773] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   47.620778] *** SAFE: mode_flag properly initialized using struct member access ***
[   47.620785] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82208000
[   47.620790] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   47.620796] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   47.620803] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.620810] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   47.620816] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   47.620822] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   47.620827] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   47.620851] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   47.620858] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   47.620864] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   47.620872] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   47.620879] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   47.620885] CRITICAL: Cannot access saturation field at 82208024 - PREVENTING BadVA CRASH
[   47.621347] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621360] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   47.621367] Set control: cmd=0x980901 value=128
[   47.621501] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621509] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   47.621516] Set control: cmd=0x98091b value=128
[   47.621637] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621645] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   47.621652] Set control: cmd=0x980902 value=128
[   47.621658] tisp_bcsh_saturation: saturation=128
[   47.621664] tiziano_bcsh_update: Updating BCSH parameters
[   47.621671]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   47.621677] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   47.621800] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621809] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   47.621816] Set control: cmd=0x980900 value=128
[   47.621962] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.621972] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   47.621979] Set control: cmd=0x980901 value=128
[   47.622101] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.622111] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   47.622117] Set control: cmd=0x98091b value=128
[   47.622235] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.622245] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   47.622251] Set control: cmd=0x980902 value=128
[   47.622257] tisp_bcsh_saturation: saturation=128
[   47.622263] tiziano_bcsh_update: Updating BCSH parameters
[   47.622270]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   47.622275] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   47.622399] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.622408] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
[   47.622415] Set control: cmd=0x980900 value=128
[   47.622543] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.622553] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   47.622559] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   47.622693] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.622702] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   47.622707] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   47.622843] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.622853] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   47.622859] Set control: cmd=0x980914 value=0
[   47.622991] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.623000] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   47.623007] Set control: cmd=0x980915 value=0
[   47.623210] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.623221] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   47.623228] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   47.623233] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   47.623239] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   47.623374] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   47.623384] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   47.623390] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   47.623602] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   47.623614] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   47.623621] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   47.623627] csi_video_s_stream: sd=85217400, enable=0
[   47.623634] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   47.623642] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f94000, enable=0 ***
[   47.623648] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   47.623653] *** vic_core_s_stream: STREAM OFF ***
[   47.623661] *** vin_s_stream: SAFE implementation - sd=81124000, enable=0 ***
[   47.623667] vin_s_stream: VIN state = 4, enable = 0
[   47.623673] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   47.623682] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   47.623689] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   47.623695] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   47.623701] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   47.623709] gc2053: s_stream called with enable=0
[   47.623716] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   47.623723] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   47.623728] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   47.623738] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.624063] sensor_write: reg=0xfe val=0x00 SUCCESS
[   47.624070] sensor_write_array: reg[1] 0xfe=0x00 OK
[   47.624079] sensor_write: reg=0x3e val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.624398] sensor_write: reg=0x3e val=0x00 SUCCESS
[   47.624405] sensor_write_array: reg[2] 0x3e=0x00 OK
[   47.624412] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   47.624418] gc2053: Sensor hardware streaming stopped
[   47.624424] gc2053: s_stream called with enable=0
[   47.624431] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   47.624437] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   47.624442] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   47.624451] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.624763] sensor_write: reg=0xfe val=0x00 SUCCESS
[   47.624769] sensor_write_array: reg[1] 0xfe=0x00 OK
[   47.624778] sensor_write: reg=0x3e val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   47.625091] sensor_write: reg=0x3e val=0x00 SUCCESS
[   47.625098] sensor_write_array: reg[2] 0x3e=0x00 OK
[   47.625105] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   47.625110] gc2053: Sensor hardware streaming stopped
[   47.625119] ISP IOCTL: cmd=0x800456d1 arg=0x7f8f21e0
[   47.625125] tx_isp_video_link_destroy: Destroying links for config 0
[   47.625133] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   47.625141] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   47.625149] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   47.625156] Set control: cmd=0x8000164 value=1
[   47.625164] ISP IOCTL: cmd=0x800456d0 arg=0x7f8f21e0
[   47.625169] TX_ISP_VIDEO_LINK_SETUP: config=0
[   47.625176] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   47.625181] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   47.625188] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   47.625194] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   47.625200] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   47.625207] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   47.625214] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   47.625220] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   47.625225] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   47.625232] csi_video_s_stream: sd=85217400, enable=1
[   47.625238] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   47.625245] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f94000, enable=1 ***
[   47.625251] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   47.625256] *** vic_core_s_stream: STREAM ON ***
[   47.625261] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   47.625267] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   47.625273] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   47.625281] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   47.625287] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   47.625293] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   47.625299] *** STREAMING: Configuring CPM registers for VIC access ***
[   47.650400] STREAMING: CPM clocks configured for VIC access
[   47.650413] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   47.650419] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   47.650426] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   47.650432] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   47.650438] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   47.650444] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   47.650453] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   47.650460] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   47.650467] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   47.650473] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   47.650479] *** VIC unlock: Commands written, checking VIC status register ***
[   47.650485] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   47.650491] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   47.650497] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   47.650502] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   47.650508] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   47.650513] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   47.650589] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   47.650597] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   47.650604] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   47.650612] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   47.650617] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   47.650625] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   47.650631] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   47.650637] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   47.650643] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   47.650649] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   47.650655] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   47.650661] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   47.650667] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   47.650673] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   47.650679] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   47.650685] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   47.650691] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   47.650697] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   47.650703] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   47.650709] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   47.650716] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   47.650722] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   47.650731] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   47.650738] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   47.650744] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   47.650751] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   47.650757] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   47.650763] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   47.650769] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   47.650775] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   47.650781] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   47.650787] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   47.650795] ispvic_frame_channel_qbuf: arg1=85f94000, arg2=  (null)
[   47.650801] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   47.650807] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   47.650813] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   47.650820] ispvic_frame_channel_s_stream: arg1=85f94000, arg2=1
[   47.650826] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f94000
[   47.650833] ispvic_frame_channel_s_stream[2441]: streamon
[   47.650839] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   47.650845] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   47.650851] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   47.650857] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   47.650863] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   47.650869] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   47.650875] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   47.650883] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   47.650889] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   47.650895] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   47.650900] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   47.650906] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   47.650913] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   47.650920] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   47.650927] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   47.650935] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   47.650943] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   47.650951] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   47.650957] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   47.650962] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   47.650968] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   47.650975] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   47.650981] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   47.650987] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   47.650993] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   47.650999] ispvic_frame_channel_qbuf: arg1=85f94000, arg2=  (null)
[   47.651005] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   47.651018] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   47.651026] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   47.651091] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   47.651102] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   47.651109] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   47.651118] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   47.651124] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   47.651129] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   47.651136] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   47.651143] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   47.652151] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   47.652157] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   47.652162] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   47.652270] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   47.652378] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   47.652385] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   47.652391] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   47.652397] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   47.652402] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   47.652409] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   47.652416] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   47.652421] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   47.652427] *** tx_vic_enable_irq: completed successfully ***
[   48.139060] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   48.139074] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   48.139081] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   48.139090] *** vin_s_stream: SAFE implementation - sd=81124000, enable=1 ***
[   48.139097] vin_s_stream: VIN state = 3, enable = 1
[   48.139103] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   48.139112] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   48.139146] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   48.139153] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   48.139159] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   48.139168] gc2053: s_stream called with enable=1
[   48.139175] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   48.139181] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   48.139187] gc2053: About to write streaming registers for interface 1
[   48.139194] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   48.139203] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   48.139522] sensor_write: reg=0xfe val=0x00 SUCCESS
[   48.139529] sensor_write_array: reg[1] 0xfe=0x00 OK
[   48.139538] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   48.140176] sensor_write: reg=0x3e val=0x91 SUCCESS
[   48.140186] sensor_write_array: reg[2] 0x3e=0x91 OK
[   48.140193] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   48.140200] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   48.140206] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   48.140212] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   48.140218] gc2053: s_stream called with enable=1
[   48.140225] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   48.140231] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   48.140238] gc2053: About to write streaming registers for interface 1
[   48.140244] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   48.140252] sensor_write: reg=0xfe val=0x00, client=854dbd00, adapter=i2c0, addr=0x37
[   48.140570] sensor_write: reg=0xfe val=0x00 SUCCESS
[   48.140577] sensor_write_array: reg[1] 0xfe=0x00 OK
[   48.140586] sensor_write: reg=0x3e val=0x91, client=854dbd00, adapter=i2c0, addr=0x37
[   48.145408] sensor_write: reg=0x3e val=0x91 SUCCESS
[   48.145420] sensor_write_array: reg[2] 0x3e=0x91 OK
[   48.145427] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   48.145435] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   48.145441] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   48.145447] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   48.145687] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   48.145698] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   48.145705] Set control: cmd=0x980918 value=2
[   48.145849] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.145859] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.145865] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.145996] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.146005] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.146011] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.146130] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.146139] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.146144] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.146256] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.146264] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.146270] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.146414] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.146423] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.146428] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.146550] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.146558] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.146564] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.146712] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.146722] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.146727] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.146875] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.146884] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.146890] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.147110] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.147118] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.147124] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.147257] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   48.147266] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   48.147271] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   48.451565] *** FRAME CHANNEL OPEN: minor=54 ***
[   48.451577] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   48.451584] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   48.451590] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   48.451596] *** SAFE: Frame channel device stored in file->private_data ***
[   48.451602] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   48.451610] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   48.451628] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   48.451635] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   48.451644] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   48.452244] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   48.452255] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   48.452262] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   48.452269] Channel 0: Request 4 buffers, type=1 memory=2
[   48.452274] Channel 0: USERPTR mode - client will provide buffers
[   48.452281] Channel 0: USERPTR mode - 4 user buffers expected
[   48.452291] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 822ec680 ***
[   48.452298] *** Channel 0: VIC active_buffer_count set to 4 ***
[   48.452304] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   48.452310] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   48.452333] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   48.452340] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   48.452347] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   48.452353] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   48.452360] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   48.452368] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   48.452374] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   48.452382] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   48.452388] *** Channel 0: QBUF - Queue buffer index=0 ***
[   48.452394] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   48.452402] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   48.452408] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   48.452415] *** Channel 0: QBUF EVENT - No VIC callback ***
[   48.452422] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   48.452430] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   48.452438] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   48.452445] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822ec680, vbm_buffer_count=1 ***
[   48.452452] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   48.452458] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   48.452465] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   48.452476] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   48.452483] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   48.452489] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   48.452495] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   48.452502] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   48.452510] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   48.452516] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   48.452524] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   48.452530] *** Channel 0: QBUF - Queue buffer index=1 ***
[   48.452536] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   48.452542] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   48.452548] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   48.452554] *** Channel 0: QBUF EVENT - No VIC callback ***
[   48.452561] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   48.452569] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   48.452576] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   48.452584] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822ec680, vbm_buffer_count=2 ***
[   48.452590] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   48.452597] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   48.452604] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   48.452612] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   48.452618] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   48.452624] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   48.452630] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   48.452638] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   48.452645] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   48.452652] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   48.452658] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   48.452665] *** Channel 0: QBUF - Queue buffer index=2 ***
[   48.452671] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   48.452678] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   48.452684] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   48.452690] *** Channel 0: QBUF EVENT - No VIC callback ***
[   48.452696] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   48.452704] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   48.452712] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   48.452719] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822ec680, vbm_buffer_count=3 ***
[   48.452726] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   48.452732] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   48.452739] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   48.452747] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   48.452754] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   48.452760] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   48.452766] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   48.452773] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   48.452780] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   48.452787] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   48.452794] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   48.452800] *** Channel 0: QBUF - Queue buffer index=3 ***
[   48.452806] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   48.452813] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   48.452819] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   48.452825] *** Channel 0: QBUF EVENT - No VIC callback ***
[   48.452832] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   48.452840] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   48.452847] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   48.452854] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822ec680, vbm_buffer_count=4 ***
[   48.452861] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   48.452868] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   48.452874] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   48.452965] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   48.452976] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   48.452983] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   48.452988] Channel 0: STREAMON - Enqueuing buffers in driver
[   48.452995] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   48.454776] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   48.454790] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   48.454796] *** Channel 0: Frame completion wait ***
[   48.454802] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   48.454809] *** Channel 0: Frame wait returned 10 ***
[   48.454815] *** Channel 0: Frame was ready, consuming it ***
[   48.454921] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   48.454930] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   48.454936] *** Channel 0: DQBUF - dequeue buffer request ***
[   48.454942] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   48.454952] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   48.454958] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   48.454965] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   48.455166] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   48.455178] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   48.455184] *** Channel 0: Frame completion wait ***
[   48.455190] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   48.519435] *** FRAME CHANNEL OPEN: minor=53 ***
[   48.519447] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   48.519453] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   48.519460] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   48.519465] *** SAFE: Frame channel device stored in file->private_data ***
[   48.519471] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   48.519480] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   48.519497] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   48.519505] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   48.519513] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   48.520353] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   48.520364] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   48.520371] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   48.520378] Channel 1: Request 2 buffers, type=1 memory=2
[   48.520383] Channel 1: USERPTR mode - client will provide buffers
[   48.520390] Channel 1: USERPTR mode - 2 user buffers expected
[   48.520399] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 822ec400 ***
[   48.520407] *** Channel 1: VIC active_buffer_count set to 2 ***
[   48.520412] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   48.520419] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   48.520433] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   48.520439] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   48.520446] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   48.520452] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   48.520459] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   48.520467] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   48.520473] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   48.520481] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   48.520487] *** Channel 1: QBUF - Queue buffer index=0 ***
[   48.520493] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   48.520501] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   48.520507] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   48.520516] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   48.520523] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   48.520531] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822ec400, vbm_buffer_count=1 ***
[   48.520537] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   48.520544] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   48.520551] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   48.520561] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   48.520568] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   48.520574] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   48.520579] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   48.520587] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   48.520594] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   48.520601] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   48.520608] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   48.520614] *** Channel 1: QBUF - Queue buffer index=1 ***
[   48.520620] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   48.520627] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   48.520634] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   48.520641] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   48.520649] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   48.520657] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822ec400, vbm_buffer_count=2 ***
[   48.520663] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   48.520670] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   48.520750] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   48.520847] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   48.520858] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   48.520865] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   48.520871] Channel 1: STREAMON - Enqueuing buffers in driver
[   48.520877] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   48.526248] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   48.526261] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   48.526268] *** Channel 1: Frame completion wait ***
[   48.526274] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   48.526281] *** Channel 1: Frame wait returned 10 ***
[   48.526286] *** Channel 1: Frame was ready, consuming it ***
[   48.526341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   48.526349] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   48.526356] *** Channel 1: DQBUF - dequeue buffer request ***
[   48.526361] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   48.526371] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8057b400 (name=gc2053) ***
[   48.526378] *** tx_isp_get_sensor: Found real sensor: 8057b400 ***
[   48.526385] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   48.526400] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   48.526407] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   48.526413] *** Channel 1: Frame completion wait ***
[   48.526419] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   48.549622] *** Channel 0: Frame wait returned 0 ***
[   48.549633] *** Channel 0: Frame wait timeout/error, generating frame ***
[   48.549653] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   48.549661] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   48.549667] *** Channel 0: Frame completion wait ***
[   48.549673] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   48.549679] *** Channel 0: Frame wait returned 10 ***
[   48.549684] *** Channel 0: Frame was ready, consuming it ***
[   48.549823] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   48.549831] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   48.549837] *** Channel 0: Frame completion wait ***
[   48.549843] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007001 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0x7 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x30 (delta: 340.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 360.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 20.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 360.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 360.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      23433   jz-intc  jz-timerost
 14:        436   jz-intc  ipu
 15:      75727   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          0   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       9095   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        385   jz-intc  uart1
 68:        161   jz-intc  jz-i2c.0
 70:         73   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# reboot & exit
Connection to 192.168.50.211 closed.
