# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project directed_test_corever1_MiniMotorway
# reading /home/luanle/Questasim/questasim/linux_x86_64/../modelsim.ini
# Loading project sim_ibex_demo_system
# 0 compiles, 41 failed with no errors.
# reading /home/luanle/Questasim/questasim/linux_x86_64/../modelsim.ini
# Loading project sim_ibex_demo_system
# Compile of bus.sv was successful.
# Compile of debounce.sv was successful with warnings.
# Compile of dv_fcov_macros.svh was successful.
# Compile of gpio.sv was successful.
# Compile of ibex_alu.sv was successful with warnings.
# Compile of ibex_branch_predict.sv was successful with warnings.
# Compile of ibex_compressed_decoder.sv was successful with warnings.
# Compile of ibex_controller.sv was successful with warnings.
# Compile of ibex_core.sv was successful with warnings.
# Compile of ibex_counter.sv was successful.
# Compile of ibex_cs_registers.sv was successful with warnings.
# Compile of ibex_csr.sv was successful.
# Compile of ibex_decoder.sv was successful.
# Compile of ibex_dummy_instr.sv was successful with warnings.
# Compile of ibex_ex_block.sv was successful with warnings.
# Compile of ibex_fetch_fifo.sv was successful.
# Compile of ibex_icache.sv was successful with warnings.
# Compile of ibex_id_stage.sv was successful with warnings.
# Compile of ibex_if_stage.sv was successful with warnings.
# Compile of ibex_load_store_unit.sv was successful.
# Compile of ibex_multdiv_fast.sv was successful with warnings.
# Compile of ibex_multdiv_slow.sv was successful with warnings.
# Compile of ibex_pkg.sv was successful.
# Compile of ibex_prefetch_buffer.sv was successful.
# Compile of ibex_register_file_ff.sv was successful.
# Compile of ibex_top.sv was successful with warnings.
# Compile of ibex_wb_stage.sv was successful with warnings.
# Compile of prim_assert.sv was successful.
# Compile of prim_buf.sv was successful.
# Compile of prim_clock_gating.sv was successful with warnings.
# Compile of prim_flop_macros.sv was successful.
# Compile of prim_generic_buf.sv was successful.
# Compile of prim_generic_clock_gating.sv was successful.
# Compile of prim_pkg.sv was successful.
# Compile of ram_2p.sv was successful.
# Compile of tb_ibex_demo_system.sv was successful with warnings.
# Compile of prim_ram_2p.sv was successful with warnings.
# Compile of prim_ram_2p_pkg.sv was successful.
# Compile of prim_generic_ram_2p.sv was successful with warnings.
# Compile of ibex_register_file_fpga.sv was successful.
# Compile of ibex_demo_system.sv was successful.
# 41 compiles, 0 failed with no errors.
vsim work.tb_ibex_demo_system -voptargs=+acc
# vsim work.tb_ibex_demo_system -voptargs="+acc" 
# Start time: 10:39:52 on Sep 10,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_10172/linux_x86_64_gcc-11/export_tramp.so
# ** Error: (vsim-7) Failed to open info file "/home/luanle/ibex/directed_test_ibex_DMS/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: (vopt-7) Failed to open info file "/home/luanle/ibex/directed_test_ibex_DMS/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# Optimization failed
# ** Error: (vopt-1933) Unable to create temporary directory /home/luanle/ibex/directed_test_ibex_DMS/work/_tempmsg
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 10:39:52 on Sep 10,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of bus.sv was successful.
# Compile of debounce.sv was successful.
# Compile of dv_fcov_macros.svh was successful.
# Compile of gpio.sv was successful.
# Compile of ibex_alu.sv was successful with warnings.
# Compile of ibex_branch_predict.sv was successful.
# Compile of ibex_compressed_decoder.sv was successful.
# Compile of ibex_controller.sv was successful with warnings.
# Compile of ibex_core.sv was successful with warnings.
# Compile of ibex_counter.sv was successful.
# Compile of ibex_cs_registers.sv was successful with warnings.
# Compile of ibex_csr.sv was successful.
# Compile of ibex_decoder.sv was successful.
# Compile of ibex_dummy_instr.sv was successful.
# Compile of ibex_ex_block.sv was successful with warnings.
# Compile of ibex_fetch_fifo.sv was successful.
# Compile of ibex_icache.sv was successful with warnings.
# Compile of ibex_id_stage.sv was successful with warnings.
# Compile of ibex_if_stage.sv was successful with warnings.
# Compile of ibex_load_store_unit.sv was successful.
# Compile of ibex_multdiv_fast.sv was successful with warnings.
# Compile of ibex_multdiv_slow.sv was successful with warnings.
# Compile of ibex_pkg.sv was successful.
# Compile of ibex_prefetch_buffer.sv was successful.
# Compile of ibex_register_file_ff.sv was successful.
# Compile of ibex_top.sv was successful with warnings.
# Compile of ibex_wb_stage.sv was successful.
# Compile of prim_assert.sv was successful.
# Compile of prim_buf.sv was successful.
# Compile of prim_clock_gating.sv was successful.
# Compile of prim_flop_macros.sv was successful.
# Compile of prim_generic_buf.sv was successful.
# Compile of prim_generic_clock_gating.sv was successful.
# Compile of prim_pkg.sv was successful.
# Compile of ram_2p.sv was successful.
# Compile of tb_ibex_demo_system.sv was successful.
# Compile of prim_ram_2p.sv was successful with warnings.
# Compile of prim_ram_2p_pkg.sv was successful.
# Compile of prim_generic_ram_2p.sv was successful with warnings.
# Compile of ibex_register_file_fpga.sv was successful.
# Compile of ibex_demo_system.sv was successful.
# 41 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_ibex_demo_system
# vsim -voptargs="+acc" work.tb_ibex_demo_system 
# Start time: 10:43:32 on Sep 10,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_10629/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_alu.sv(28): (vopt-13314) Defaulting port 'imd_val_q_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_cs_registers.sv(102): (vopt-13314) Defaulting port 'csr_mcause_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_id_stage.sv(67): (vopt-13314) Defaulting port 'imd_val_d_ex_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_id_stage.sv(119): (vopt-13314) Defaulting port 'irqs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_core.sv(100): (vopt-13314) Defaulting port 'ic_tag_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_core.sv(105): (vopt-13314) Defaulting port 'ic_data_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_controller.sv(76): (vopt-13314) Defaulting port 'irqs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "ibex_controller(fast)".
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55): (vopt-13314) Defaulting port 'ram_cfg_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_multdiv_fast.sv(40): (vopt-13314) Defaulting port 'imd_val_q_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 2 FSMs in module "ibex_multdiv_fast(fast)".
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_if_stage.sv(56): (vopt-13314) Defaulting port 'ic_tag_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_if_stage.sv(61): (vopt-13314) Defaulting port 'ic_data_rdata_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_if_stage.sv(96): (vopt-13314) Defaulting port 'exc_cause' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "ibex_load_store_unit(fast)".
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/prim_generic_ram_2p.sv(35): (vopt-13314) Defaulting port 'cfg_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_ex_block.sv(49): (vopt-13314) Defaulting port 'imd_val_q_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/prim_ram_2p.sv(44): (vopt-13314) Defaulting port 'cfg_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_10629/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_10629/linux_x86_64_gcc-11/vsim_auto_compile.so
add wave -position insertpoint sim:/tb_ibex_demo_system/u_ibex_demo_system_i/*
run -all
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file '/home/luanle/IBEX_synthesis/rtl/Ibex_demo_system/beq-01.mem'.
# ** Warning: (vsim-7) Failed to open readmem file "/home/luanle/IBEX_synthesis/rtl/Ibex_demo_system/beq-01.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/prim_util_memload.svh(66)
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/imem_dmem/u_ram/u_impl_generic
# ** Note: $stop    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv(56)
#    Time: 400002 ns  Iteration: 1  Instance: /tb_ibex_demo_system
# Break in Module tb_ibex_demo_system at /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv line 56
# Compile of ibex_demo_system.sv was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/prim_generic_ram_2p.sv(35): (vopt-13314) Defaulting port 'cfg_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/prim_ram_2p.sv(44): (vopt-13314) Defaulting port 'cfg_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_10629/linux_x86_64_gcc-11/vsim_auto_compile.so
run -all
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file '/home/luanle/DigitalDesign/Lab/MiniMotorway/beq-01.mem'.
# ** Note: $stop    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv(56)
#    Time: 400002 ns  Iteration: 1  Instance: /tb_ibex_demo_system
# Break in Module tb_ibex_demo_system at /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv line 56
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/tb_ibex_demo_system/u_ibex_demo_system_i/u_top/*
add wave -position insertpoint sim:/tb_ibex_demo_system/u_ibex_demo_system_i/u_top/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_10629/linux_x86_64_gcc-11/vsim_auto_compile.so
run -all
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file '/home/luanle/DigitalDesign/Lab/MiniMotorway/beq-01.mem'.
# ** Note: $stop    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv(56)
#    Time: 400002 ns  Iteration: 1  Instance: /tb_ibex_demo_system
# Break in Module tb_ibex_demo_system at /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv line 56
# Compile of bus.sv was successful.
# Compile of debounce.sv was successful.
# Compile of dv_fcov_macros.svh was successful.
# Compile of gpio.sv was successful.
# Compile of ibex_alu.sv was successful with warnings.
# Compile of ibex_branch_predict.sv was successful.
# Compile of ibex_compressed_decoder.sv was successful.
# Compile of ibex_controller.sv was successful with warnings.
# Compile of ibex_core.sv was successful with warnings.
# Compile of ibex_counter.sv was successful.
# Compile of ibex_cs_registers.sv was successful with warnings.
# Compile of ibex_csr.sv was successful.
# Compile of ibex_decoder.sv was successful.
# Compile of ibex_dummy_instr.sv was successful.
# Compile of ibex_ex_block.sv was successful with warnings.
# Compile of ibex_fetch_fifo.sv was successful.
# Compile of ibex_icache.sv was successful with warnings.
# Compile of ibex_id_stage.sv was successful with warnings.
# Compile of ibex_if_stage.sv was successful with warnings.
# Compile of ibex_load_store_unit.sv was successful.
# Compile of ibex_multdiv_fast.sv was successful with warnings.
# Compile of ibex_multdiv_slow.sv was successful with warnings.
# Compile of ibex_pkg.sv was successful.
# Compile of ibex_prefetch_buffer.sv was successful.
# Compile of ibex_register_file_ff.sv was successful.
# Compile of ibex_top.sv was successful with warnings.
# Compile of ibex_wb_stage.sv was successful.
# Compile of prim_assert.sv was successful.
# Compile of prim_buf.sv was successful.
# Compile of prim_clock_gating.sv was successful.
# Compile of prim_flop_macros.sv was successful.
# Compile of prim_generic_buf.sv was successful.
# Compile of prim_generic_clock_gating.sv was successful.
# Compile of prim_pkg.sv was successful.
# Compile of ram_2p.sv was successful.
# Compile of tb_ibex_demo_system.sv was successful.
# Compile of prim_ram_2p.sv was successful with warnings.
# Compile of prim_ram_2p_pkg.sv was successful.
# Compile of prim_generic_ram_2p.sv was successful with warnings.
# Compile of ibex_register_file_fpga.sv was successful.
# Compile of ibex_demo_system.sv was successful.
# 41 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_10629/linux_x86_64_gcc-11/vsim_auto_compile.so
run -all
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file '/home/luanle/DigitalDesign/Lab/MiniMotorway/beq-01.mem'.
# ** Note: $stop    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv(56)
#    Time: 400002 ns  Iteration: 1  Instance: /tb_ibex_demo_system
# Break in Module tb_ibex_demo_system at /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv line 56
# Compile of bus.sv was successful.
# Compile of debounce.sv was successful.
# Compile of dv_fcov_macros.svh was successful.
# Compile of gpio.sv was successful.
# Compile of ibex_alu.sv was successful with warnings.
# Compile of ibex_branch_predict.sv was successful.
# Compile of ibex_compressed_decoder.sv was successful.
# Compile of ibex_controller.sv was successful with warnings.
# Compile of ibex_core.sv was successful with warnings.
# Compile of ibex_counter.sv was successful.
# Compile of ibex_cs_registers.sv was successful with warnings.
# Compile of ibex_csr.sv was successful.
# Compile of ibex_decoder.sv was successful.
# Compile of ibex_dummy_instr.sv was successful.
# Compile of ibex_ex_block.sv was successful with warnings.
# Compile of ibex_fetch_fifo.sv was successful.
# Compile of ibex_icache.sv was successful with warnings.
# Compile of ibex_id_stage.sv was successful with warnings.
# Compile of ibex_if_stage.sv was successful with warnings.
# Compile of ibex_load_store_unit.sv was successful.
# Compile of ibex_multdiv_fast.sv was successful with warnings.
# Compile of ibex_multdiv_slow.sv was successful with warnings.
# Compile of ibex_pkg.sv was successful.
# Compile of ibex_prefetch_buffer.sv was successful.
# Compile of ibex_register_file_ff.sv was successful.
# Compile of ibex_top.sv was successful with warnings.
# Compile of ibex_wb_stage.sv was successful.
# Compile of prim_assert.sv was successful.
# Compile of prim_buf.sv was successful.
# Compile of prim_clock_gating.sv was successful.
# Compile of prim_flop_macros.sv was successful.
# Compile of prim_generic_buf.sv was successful.
# Compile of prim_generic_clock_gating.sv was successful.
# Compile of prim_pkg.sv was successful.
# Compile of ram_2p.sv was successful.
# Compile of tb_ibex_demo_system.sv was successful.
# Compile of prim_ram_2p.sv was successful with warnings.
# Compile of prim_ram_2p_pkg.sv was successful.
# Compile of prim_generic_ram_2p.sv was successful with warnings.
# Compile of ibex_register_file_fpga.sv was successful.
# Compile of ibex_demo_system.sv was successful.
# 41 compiles, 0 failed with no errors.
run -all
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/prim_generic_ram_2p.sv(35): (vopt-13314) Defaulting port 'cfg_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/prim_ram_2p.sv(44): (vopt-13314) Defaulting port 'cfg_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_10629/linux_x86_64_gcc-11/vsim_auto_compile.so
run -all
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file '/home/luanle/DigitalDesign/Lab/MiniMotorway/add-01.mem'.
# ** Note: $stop    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv(56)
#    Time: 400002 ns  Iteration: 1  Instance: /tb_ibex_demo_system
# Break in Module tb_ibex_demo_system at /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv line 56
# End time: 11:01:42 on Sep 10,2024, Elapsed time: 0:18:10
# Errors: 0, Warnings: 0
# Closing project /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/sim_ibex_demo_system.mpf
# reading /home/luanle/Questasim/questasim/linux_x86_64/../modelsim.ini
# Loading project sim_ibex_demo_system
# Compile of bus.sv was successful.
# Compile of debounce.sv was successful.
# Compile of dv_fcov_macros.svh was successful.
# Compile of gpio.sv was successful.
# Compile of ibex_alu.sv was successful with warnings.
# Compile of ibex_branch_predict.sv was successful.
# Compile of ibex_compressed_decoder.sv was successful.
# Compile of ibex_controller.sv was successful with warnings.
# Compile of ibex_core.sv was successful with warnings.
# Compile of ibex_counter.sv was successful.
# Compile of ibex_cs_registers.sv was successful with warnings.
# Compile of ibex_csr.sv was successful.
# Compile of ibex_decoder.sv was successful.
# Compile of ibex_dummy_instr.sv was successful.
# Compile of ibex_ex_block.sv was successful with warnings.
# Compile of ibex_fetch_fifo.sv was successful.
# Compile of ibex_icache.sv was successful with warnings.
# Compile of ibex_id_stage.sv was successful with warnings.
# Compile of ibex_if_stage.sv was successful with warnings.
# Compile of ibex_load_store_unit.sv was successful.
# Compile of ibex_multdiv_fast.sv was successful with warnings.
# Compile of ibex_multdiv_slow.sv was successful with warnings.
# Compile of ibex_pkg.sv was successful.
# Compile of ibex_prefetch_buffer.sv was successful.
# Compile of ibex_register_file_ff.sv was successful.
# Compile of ibex_top.sv was successful with warnings.
# Compile of ibex_wb_stage.sv was successful.
# Compile of prim_assert.sv was successful.
# Compile of prim_buf.sv was successful.
# Compile of prim_clock_gating.sv was successful.
# Compile of prim_flop_macros.sv was successful.
# Compile of prim_generic_buf.sv was successful.
# Compile of prim_generic_clock_gating.sv was successful.
# Compile of prim_pkg.sv was successful.
# Compile of ram_2p.sv was successful.
# Compile of tb_ibex_demo_system.sv was successful.
# Compile of prim_ram_2p.sv was successful with warnings.
# Compile of prim_ram_2p_pkg.sv was successful.
# Compile of prim_generic_ram_2p.sv was successful with warnings.
# Compile of ibex_register_file_fpga.sv was successful.
# Compile of ibex_demo_system.sv was successful.
# 41 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_ibex_demo_system
# vsim -voptargs="+acc" work.tb_ibex_demo_system 
# Start time: 11:02:03 on Sep 10,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_11766/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/prim_generic_ram_2p.sv(35): (vopt-13314) Defaulting port 'cfg_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/prim_ram_2p.sv(44): (vopt-13314) Defaulting port 'cfg_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_11766/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_11766/linux_x86_64_gcc-11/vsim_auto_compile.so
add wave -position insertpoint sim:/tb_ibex_demo_system/u_ibex_demo_system_i/u_top/*
run -all
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file '/home/luanle/DigitalDesign/Lab/MiniMotorway/add-01.mem'.
# ** Note: $stop    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv(56)
#    Time: 400002 ns  Iteration: 1  Instance: /tb_ibex_demo_system
# Break in Module tb_ibex_demo_system at /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv line 56
quit -sim
# End time: 11:04:27 on Sep 10,2024, Elapsed time: 0:02:24
# Errors: 0, Warnings: 4
# reading /home/luanle/Questasim/questasim/linux_x86_64/../modelsim.ini
# Loading project sim_ibex_demo_system
# Compile of bus.sv was successful.
# Compile of debounce.sv was successful.
# Compile of dv_fcov_macros.svh was successful.
# Compile of gpio.sv was successful.
# Compile of ibex_alu.sv was successful with warnings.
# Compile of ibex_branch_predict.sv was successful.
# Compile of ibex_compressed_decoder.sv was successful.
# Compile of ibex_controller.sv was successful with warnings.
# Compile of ibex_core.sv was successful with warnings.
# Compile of ibex_counter.sv was successful.
# Compile of ibex_cs_registers.sv was successful with warnings.
# Compile of ibex_csr.sv was successful.
# Compile of ibex_decoder.sv was successful.
# Compile of ibex_dummy_instr.sv was successful.
# Compile of ibex_ex_block.sv was successful with warnings.
# Compile of ibex_fetch_fifo.sv was successful.
# Compile of ibex_icache.sv was successful with warnings.
# Compile of ibex_id_stage.sv was successful with warnings.
# Compile of ibex_if_stage.sv was successful with warnings.
# Compile of ibex_load_store_unit.sv was successful.
# Compile of ibex_multdiv_fast.sv was successful with warnings.
# Compile of ibex_multdiv_slow.sv was successful with warnings.
# Compile of ibex_pkg.sv was successful.
# Compile of ibex_prefetch_buffer.sv was successful.
# Compile of ibex_register_file_ff.sv was successful.
# Compile of ibex_top.sv was successful with warnings.
# Compile of ibex_wb_stage.sv was successful.
# Compile of prim_assert.sv was successful.
# Compile of prim_buf.sv was successful.
# Compile of prim_clock_gating.sv was successful.
# Compile of prim_flop_macros.sv was successful.
# Compile of prim_generic_buf.sv was successful.
# Compile of prim_generic_clock_gating.sv was successful.
# Compile of prim_pkg.sv was successful.
# Compile of ram_2p.sv was successful.
# Compile of tb_ibex_demo_system.sv was successful.
# Compile of prim_ram_2p.sv was successful with warnings.
# Compile of prim_ram_2p_pkg.sv was successful.
# Compile of prim_generic_ram_2p.sv was successful with warnings.
# Compile of ibex_register_file_fpga.sv was successful.
# Compile of ibex_demo_system.sv was successful.
# 41 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_ibex_demo_system
# vsim -voptargs="+acc" work.tb_ibex_demo_system 
# Start time: 11:05:08 on Sep 10,2024
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_12017/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# Compiling /tmp/luanle@luanle-ThinkPad-T450s_dpi_12017/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_12017/linux_x86_64_gcc-11/vsim_auto_compile.so
run -all
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file '/home/luanle/DigitalDesign/Lab/MiniMotorway/add-01.mem'.
# ** Note: $stop    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv(56)
#    Time: 400002 ns  Iteration: 1  Instance: /tb_ibex_demo_system
# Break in Module tb_ibex_demo_system at /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv line 56
add wave -position insertpoint sim:/tb_ibex_demo_system/u_ibex_demo_system_i/u_top/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_12017/linux_x86_64_gcc-11/vsim_auto_compile.so
run -all
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file '/home/luanle/DigitalDesign/Lab/MiniMotorway/add-01.mem'.
# ** Note: $stop    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv(56)
#    Time: 400002 ns  Iteration: 1  Instance: /tb_ibex_demo_system
# Break in Module tb_ibex_demo_system at /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv line 56
# Compile of bus.sv was successful.
# Compile of debounce.sv was successful.
# Compile of dv_fcov_macros.svh was successful.
# Compile of gpio.sv was successful.
# Compile of ibex_alu.sv was successful with warnings.
# Compile of ibex_branch_predict.sv was successful.
# Compile of ibex_compressed_decoder.sv was successful.
# Compile of ibex_controller.sv was successful with warnings.
# Compile of ibex_core.sv was successful with warnings.
# Compile of ibex_counter.sv was successful.
# Compile of ibex_cs_registers.sv was successful with warnings.
# Compile of ibex_csr.sv was successful.
# Compile of ibex_decoder.sv was successful.
# Compile of ibex_dummy_instr.sv was successful.
# Compile of ibex_ex_block.sv was successful with warnings.
# Compile of ibex_fetch_fifo.sv was successful.
# Compile of ibex_icache.sv was successful with warnings.
# Compile of ibex_id_stage.sv was successful with warnings.
# Compile of ibex_if_stage.sv was successful with warnings.
# Compile of ibex_load_store_unit.sv was successful.
# Compile of ibex_multdiv_fast.sv was successful with warnings.
# Compile of ibex_multdiv_slow.sv was successful with warnings.
# Compile of ibex_pkg.sv was successful.
# Compile of ibex_prefetch_buffer.sv was successful.
# Compile of ibex_register_file_ff.sv was successful.
# Compile of ibex_top.sv was successful with warnings.
# Compile of ibex_wb_stage.sv was successful.
# Compile of prim_assert.sv was successful.
# Compile of prim_buf.sv was successful.
# Compile of prim_clock_gating.sv was successful.
# Compile of prim_flop_macros.sv was successful.
# Compile of prim_generic_buf.sv was successful.
# Compile of prim_generic_clock_gating.sv was successful.
# Compile of prim_pkg.sv was successful.
# Compile of ram_2p.sv was successful.
# Compile of tb_ibex_demo_system.sv was successful.
# Compile of prim_ram_2p.sv was successful with warnings.
# Compile of prim_ram_2p_pkg.sv was successful.
# Compile of prim_generic_ram_2p.sv was successful with warnings.
# Compile of ibex_register_file_fpga.sv was successful.
# Compile of ibex_demo_system.sv was successful.
# 41 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.ibex_pkg(fast)
# Loading work.tb_ibex_demo_system_sv_unit(fast)
# Loading work.tb_ibex_demo_system(fast)
# Loading work.ibex_demo_system(fast)
# Loading work.bus(fast)
# Loading work.prim_secded_pkg(fast)
# Loading work.prim_ram_1p_pkg(fast)
# Loading work.ibex_top_sv_unit(fast)
# Loading work.ibex_top(fast)
# Loading work.prim_pkg(fast)
# Loading work.prim_clock_gating_sv_unit(fast)
# Loading work.prim_clock_gating(fast)
# Loading work.prim_generic_clock_gating(fast)
# Loading work.prim_buf(fast)
# Loading work.prim_generic_buf(fast)
# Loading work.prim_buf(fast__1)
# Loading work.prim_generic_buf(fast__1)
# Loading work.ibex_core_sv_unit(fast)
# Loading work.ibex_core(fast)
# Loading work.ibex_if_stage_sv_unit(fast)
# Loading work.ibex_if_stage(fast)
# Loading work.ibex_prefetch_buffer(fast)
# Loading work.ibex_fetch_fifo(fast)
# Loading work.ibex_compressed_decoder_sv_unit(fast)
# Loading work.ibex_compressed_decoder(fast)
# Loading work.ibex_id_stage_sv_unit(fast)
# Loading work.ibex_id_stage(fast)
# Loading work.ibex_decoder(fast)
# Loading work.ibex_controller(fast)
# Loading work.ibex_ex_block_sv_unit(fast)
# Loading work.ibex_ex_block(fast)
# Loading work.ibex_alu_sv_unit(fast)
# Loading work.ibex_alu(fast)
# Loading work.ibex_multdiv_fast_sv_unit(fast)
# Loading work.ibex_multdiv_fast(fast)
# Loading work.ibex_load_store_unit(fast)
# Loading work.ibex_wb_stage_sv_unit(fast)
# Loading work.ibex_wb_stage(fast)
# Loading work.ibex_cs_registers(fast)
# Loading work.ibex_csr(fast)
# Loading work.ibex_csr(fast__1)
# Loading work.ibex_csr(fast__2)
# Loading work.ibex_csr(fast__3)
# Loading work.ibex_csr(fast__4)
# Loading work.ibex_csr(fast__5)
# Loading work.ibex_csr(fast__6)
# Loading work.ibex_counter(fast)
# Loading work.ibex_counter(fast__1)
# Loading work.ibex_counter(fast__2)
# Loading work.ibex_counter(fast__3)
# Loading work.ibex_csr(fast__7)
# Loading work.ibex_register_file_ff(fast)
# Loading work.ram_2p(fast)
# Loading work.prim_ram_2p_pkg(fast)
# Loading work.prim_ram_2p(fast)
# Loading work.prim_generic_ram_2p(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'test_en_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(54).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'ram_cfg_i'. The port definition is at: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_top.sv(55).
#    Time: 0 ns  Iteration: 0  Instance: /tb_ibex_demo_system/u_ibex_demo_system_i/u_top File: /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/ibex_demo_system.sv Line: 241
# Loading /tmp/luanle@luanle-ThinkPad-T450s_dpi_12017/linux_x86_64_gcc-11/vsim_auto_compile.so
run -all
# Initializing memory tb_ibex_demo_system.u_ibex_demo_system_i.imem_dmem.u_ram.u_impl_generic.#ublk#190621856#57.gen_meminit from file '/home/luanle/DigitalDesign/Lab/MiniMotorway/add-01.mem'.
# ** Note: $stop    : /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv(56)
#    Time: 400002 ns  Iteration: 1  Instance: /tb_ibex_demo_system
# Break in Module tb_ibex_demo_system at /home/luanle/DigitalDesign/Lab/MiniMotorway/directed_test_ibex_DMS/Ibex_demo_system/tb_ibex_demo_system.sv line 56
run -all
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Break key hit
# Simulation stop requested.
# End time: 11:08:41 on Sep 10,2024, Elapsed time: 0:03:33
# Errors: 0, Warnings: 0
