Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(211): object "RR_DONE" differs only in case from object "rr_done" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv Line: 211
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(243): object "OC_DELAY" differs only in case from object "oc_delay" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv Line: 243
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 49
Warning (10720): Verilog HDL or VHDL warning at gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Info (10281): Verilog HDL Declaration information at altpcierd_cdma_ast_tx_128.v(68): object "TXFIFO_ALMOST_FULL" differs only in case from object "txfifo_almost_full" in the same scope File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v Line: 68
Warning (10720): Verilog HDL or VHDL warning at gen1_x8/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at gen1_x8/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (13024): Output pins are stuck at VCC or GND
