

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Wed Sep 21 16:40:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.329 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.540 us|  0.540 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 8, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%checkId_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %checkId"   --->   Operation 29 'read' 'checkId_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %checkId_c, i16 %checkId_read"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i16 %checkId_read" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 31 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 32 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 33 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 34 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 35 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 36 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 37 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 38 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 39 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 40 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 41 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 42 [2/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 42 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 43 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 44 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 45 [1/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 45 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 46 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 48 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_1, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 49 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.44ns)   --->   "%icmp_ln77_1 = icmp_eq  i23 %trunc_ln77, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 50 'icmp' 'icmp_ln77_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%or_ln77 = or i1 %icmp_ln77_1, i1 %icmp_ln77" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 51 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 52 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 53 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%or_ln77_2 = or i1 %tmp_2, i1 %tmp_4" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 54 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%and_ln77 = and i1 %or_ln77, i1 %or_ln77_2" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 55 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_1 = or i1 %and_ln77, i1 %cmp_i_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 56 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_1, void %for.inc.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 57 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 58 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load' <Predicate = (!or_ln77_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 59 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load' <Predicate = (!or_ln77_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 60 [2/2] (5.43ns)   --->   "%cmp_i17_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 60 'fcmp' 'cmp_i17_i_i' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 61 'fcmp' 'tmp_5' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 62 'fcmp' 'tmp_7' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 63 [1/2] (5.43ns)   --->   "%cmp_i17_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 63 'fcmp' 'cmp_i17_i_i' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln77_1 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 64 'bitcast' 'bitcast_ln77_1' <Predicate = (!or_ln77_1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 65 'partselect' 'tmp' <Predicate = (!or_ln77_1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %bitcast_ln77_1" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 66 'trunc' 'trunc_ln77_1' <Predicate = (!or_ln77_1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln77_2 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 67 'icmp' 'icmp_ln77_2' <Predicate = (!or_ln77_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.44ns)   --->   "%icmp_ln77_3 = icmp_eq  i23 %trunc_ln77_1, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 68 'icmp' 'icmp_ln77_3' <Predicate = (!or_ln77_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%or_ln77_4 = or i1 %icmp_ln77_3, i1 %icmp_ln77_2" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 69 'or' 'or_ln77_4' <Predicate = (!or_ln77_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 70 'fcmp' 'tmp_5' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 71 'fcmp' 'tmp_7' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%or_ln77_6 = or i1 %tmp_5, i1 %tmp_7" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 72 'or' 'or_ln77_6' <Predicate = (!or_ln77_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%and_ln77_1 = and i1 %or_ln77_4, i1 %or_ln77_6" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 73 'and' 'and_ln77_1' <Predicate = (!or_ln77_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_3 = or i1 %and_ln77_1, i1 %cmp_i17_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 74 'or' 'or_ln77_3' <Predicate = (!or_ln77_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_3, void %for.inc.1.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 75 'br' 'br_ln77' <Predicate = (!or_ln77_1)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 76 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 77 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 77 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 78 [2/2] (5.43ns)   --->   "%cmp_i18_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 78 'fcmp' 'cmp_i18_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 79 'fcmp' 'tmp_9' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 80 'fcmp' 'tmp_s' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 81 [1/2] (5.43ns)   --->   "%cmp_i18_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 81 'fcmp' 'cmp_i18_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln77_2 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 82 'bitcast' 'bitcast_ln77_2' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 83 'partselect' 'tmp_8' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = trunc i32 %bitcast_ln77_2" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 84 'trunc' 'trunc_ln77_2' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.55ns)   --->   "%icmp_ln77_4 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 85 'icmp' 'icmp_ln77_4' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (2.44ns)   --->   "%icmp_ln77_5 = icmp_eq  i23 %trunc_ln77_2, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 86 'icmp' 'icmp_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%or_ln77_8 = or i1 %icmp_ln77_5, i1 %icmp_ln77_4" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 87 'or' 'or_ln77_8' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 88 'fcmp' 'tmp_9' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 89 'fcmp' 'tmp_s' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%or_ln77_10 = or i1 %tmp_9, i1 %tmp_s" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 90 'or' 'or_ln77_10' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%and_ln77_2 = and i1 %or_ln77_8, i1 %or_ln77_10" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 91 'and' 'and_ln77_2' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_5 = or i1 %and_ln77_2, i1 %cmp_i18_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 92 'or' 'or_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_5, void %for.inc.2.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 93 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 94 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 95 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 96 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 97 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 98 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 99 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 100 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 101 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 102 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checkId, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.63ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 104 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checkId_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln334 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_9" [detector_solid/abs_solid_detector.cpp:334->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 106 'specpipeline' 'specpipeline_ln334' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 107 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 108 [2/2] (5.43ns)   --->   "%cmp_i19_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 108 'fcmp' 'cmp_i19_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 109 'fcmp' 'tmp_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 110 'fcmp' 'tmp_10' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 111 [1/2] (5.43ns)   --->   "%cmp_i19_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 111 'fcmp' 'cmp_i19_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln77_3 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 112 'bitcast' 'bitcast_ln77_3' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 113 'partselect' 'tmp_3' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln77_3 = trunc i32 %bitcast_ln77_3" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 114 'trunc' 'trunc_ln77_3' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln77_6 = icmp_ne  i8 %tmp_3, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 115 'icmp' 'icmp_ln77_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (2.44ns)   --->   "%icmp_ln77_7 = icmp_eq  i23 %trunc_ln77_3, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 116 'icmp' 'icmp_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%or_ln77_12 = or i1 %icmp_ln77_7, i1 %icmp_ln77_6" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 117 'or' 'or_ln77_12' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 118 'fcmp' 'tmp_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 119 'fcmp' 'tmp_10' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%or_ln77_14 = or i1 %tmp_6, i1 %tmp_10" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 120 'or' 'or_ln77_14' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%and_ln77_3 = and i1 %or_ln77_12, i1 %or_ln77_14" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 121 'and' 'and_ln77_3' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_7 = or i1 %and_ln77_3, i1 %cmp_i19_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 122 'or' 'or_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_7, void %for.inc.3.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 123 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 124 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 125 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 125 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 126 [2/2] (5.43ns)   --->   "%cmp_i20_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 126 'fcmp' 'cmp_i20_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 127 'fcmp' 'tmp_12' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 128 'fcmp' 'tmp_13' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 129 [1/2] (5.43ns)   --->   "%cmp_i20_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 129 'fcmp' 'cmp_i20_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln77_4 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 130 'bitcast' 'bitcast_ln77_4' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 131 'partselect' 'tmp_11' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln77_4 = trunc i32 %bitcast_ln77_4" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 132 'trunc' 'trunc_ln77_4' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (1.55ns)   --->   "%icmp_ln77_8 = icmp_ne  i8 %tmp_11, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 133 'icmp' 'icmp_ln77_8' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (2.44ns)   --->   "%icmp_ln77_9 = icmp_eq  i23 %trunc_ln77_4, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 134 'icmp' 'icmp_ln77_9' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%or_ln77_16 = or i1 %icmp_ln77_9, i1 %icmp_ln77_8" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 135 'or' 'or_ln77_16' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 136 'fcmp' 'tmp_12' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 137 'fcmp' 'tmp_13' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%or_ln77_17 = or i1 %tmp_12, i1 %tmp_13" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 138 'or' 'or_ln77_17' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%and_ln77_4 = and i1 %or_ln77_16, i1 %or_ln77_17" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 139 'and' 'and_ln77_4' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_9 = or i1 %and_ln77_4, i1 %cmp_i20_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 140 'or' 'or_ln77_9' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_9, void %for.inc.4.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 141 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 142 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 13 <SV = 12> <Delay = 8.68>
ST_13 : Operation 143 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 143 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 144 [2/2] (5.43ns)   --->   "%cmp_i21_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 144 'fcmp' 'cmp_i21_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 145 'fcmp' 'tmp_15' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 146 'fcmp' 'tmp_16' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.40>
ST_14 : Operation 147 [1/2] (5.43ns)   --->   "%cmp_i21_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 147 'fcmp' 'cmp_i21_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln77_5 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 148 'bitcast' 'bitcast_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 149 'partselect' 'tmp_14' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln77_5 = trunc i32 %bitcast_ln77_5" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 150 'trunc' 'trunc_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (1.55ns)   --->   "%icmp_ln77_10 = icmp_ne  i8 %tmp_14, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 151 'icmp' 'icmp_ln77_10' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (2.44ns)   --->   "%icmp_ln77_11 = icmp_eq  i23 %trunc_ln77_5, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 152 'icmp' 'icmp_ln77_11' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%or_ln77_18 = or i1 %icmp_ln77_11, i1 %icmp_ln77_10" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 153 'or' 'or_ln77_18' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 154 'fcmp' 'tmp_15' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 155 'fcmp' 'tmp_16' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%or_ln77_19 = or i1 %tmp_15, i1 %tmp_16" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 156 'or' 'or_ln77_19' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%and_ln77_5 = and i1 %or_ln77_18, i1 %or_ln77_19" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 157 'and' 'and_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_11 = or i1 %and_ln77_5, i1 %cmp_i21_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 158 'or' 'or_ln77_11' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_11, void %for.inc.5.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 159 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00>
ST_14 : Operation 160 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 160 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 15 <SV = 14> <Delay = 8.68>
ST_15 : Operation 161 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 161 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 162 [2/2] (5.43ns)   --->   "%cmp_i22_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 162 'fcmp' 'cmp_i22_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 163 'fcmp' 'tmp_18' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 164 'fcmp' 'tmp_19' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 165 [1/2] (5.43ns)   --->   "%cmp_i22_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 165 'fcmp' 'cmp_i22_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln77_6 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 166 'bitcast' 'bitcast_ln77_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 167 'partselect' 'tmp_17' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln77_6 = trunc i32 %bitcast_ln77_6" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 168 'trunc' 'trunc_ln77_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (1.55ns)   --->   "%icmp_ln77_12 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 169 'icmp' 'icmp_ln77_12' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (2.44ns)   --->   "%icmp_ln77_13 = icmp_eq  i23 %trunc_ln77_6, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 170 'icmp' 'icmp_ln77_13' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%or_ln77_20 = or i1 %icmp_ln77_13, i1 %icmp_ln77_12" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 171 'or' 'or_ln77_20' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 172 'fcmp' 'tmp_18' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 173 'fcmp' 'tmp_19' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%or_ln77_21 = or i1 %tmp_18, i1 %tmp_19" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 174 'or' 'or_ln77_21' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%and_ln77_6 = and i1 %or_ln77_20, i1 %or_ln77_21" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 175 'and' 'and_ln77_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_13 = or i1 %and_ln77_6, i1 %cmp_i22_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 176 'or' 'or_ln77_13' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_13, void %for.inc.6.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 177 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00>
ST_16 : Operation 178 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 178 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 179 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 179 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 180 [2/2] (5.43ns)   --->   "%cmp_i23_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 180 'fcmp' 'cmp_i23_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 181 'fcmp' 'tmp_21' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 182 'fcmp' 'tmp_22' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.40>
ST_18 : Operation 183 [1/2] (5.43ns)   --->   "%cmp_i23_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 183 'fcmp' 'cmp_i23_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln77_7 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 184 'bitcast' 'bitcast_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 185 'partselect' 'tmp_20' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln77_7 = trunc i32 %bitcast_ln77_7" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 186 'trunc' 'trunc_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (1.55ns)   --->   "%icmp_ln77_14 = icmp_ne  i8 %tmp_20, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 187 'icmp' 'icmp_ln77_14' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (2.44ns)   --->   "%icmp_ln77_15 = icmp_eq  i23 %trunc_ln77_7, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 188 'icmp' 'icmp_ln77_15' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%or_ln77_22 = or i1 %icmp_ln77_15, i1 %icmp_ln77_14" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 189 'or' 'or_ln77_22' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 190 'fcmp' 'tmp_21' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 191 'fcmp' 'tmp_22' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%or_ln77_23 = or i1 %tmp_21, i1 %tmp_22" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 192 'or' 'or_ln77_23' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%and_ln77_7 = and i1 %or_ln77_22, i1 %or_ln77_23" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 193 'and' 'and_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_15 = or i1 %and_ln77_7, i1 %cmp_i23_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 194 'or' 'or_ln77_15' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_15, void %lor.rhs.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 195 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.43>
ST_19 : Operation 196 [10/10] (5.43ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 196 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 197 [9/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 197 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 198 [8/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 198 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 199 [7/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 199 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 200 [6/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 200 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 201 [5/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 201 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 202 [4/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 202 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 12.3>
ST_26 : Operation 203 [3/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 203 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 204 [2/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 204 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 205 'br' 'br_ln0' <Predicate = (or_ln77_15) | (or_ln77_13) | (or_ln77_11) | (or_ln77_9) | (or_ln77_7) | (or_ln77_5) | (or_ln77_3) | (or_ln77_1)> <Delay = 1.58>

State 28 <SV = 27> <Delay = 10.9>
ST_28 : Operation 206 [1/10] (9.41ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 206 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 9.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tmp_i, i32 4" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 207 'bitselect' 'tmp_23' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (1.58ns)   --->   "%br_ln335 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 208 'br' 'br_ln335' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 1.58>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%error_write_assign = phi i1 1, void %_Z8is_validPf.exit.i, i1 %tmp_23, void %lor.rhs.i" [detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348]   --->   Operation 209 'phi' 'error_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%ret_ln348 = ret i1 %error_write_assign" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 210 'ret' 'ret_ln348' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read operation ('checkId_read') on port 'checkId' [22]  (3.63 ns)
	fifo write operation ('write_ln0') on port 'checkId_c' [24]  (3.63 ns)

 <State 2>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:77) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7' [35]  (3.25 ns)
	'fcmp' operation ('cmp_i_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [36]  (5.43 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [36]  (5.43 ns)
	'or' operation ('or_ln77_1', detector_solid/abs_solid_detector.cpp:77) [47]  (0.978 ns)

 <State 4>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:77) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6' [50]  (3.25 ns)
	'fcmp' operation ('cmp_i17_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [51]  (5.43 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i17_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [51]  (5.43 ns)
	'or' operation ('or_ln77_3', detector_solid/abs_solid_detector.cpp:77) [62]  (0.978 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:77) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5' [65]  (3.25 ns)
	'fcmp' operation ('cmp_i18_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [66]  (5.43 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i18_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [66]  (5.43 ns)
	'or' operation ('or_ln77_5', detector_solid/abs_solid_detector.cpp:77) [77]  (0.978 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:77) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4' [80]  (3.25 ns)
	'fcmp' operation ('cmp_i19_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [81]  (5.43 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i19_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [81]  (5.43 ns)
	'or' operation ('or_ln77_7', detector_solid/abs_solid_detector.cpp:77) [92]  (0.978 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:77) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3' [95]  (3.25 ns)

 <State 11>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i20_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [96]  (5.43 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i20_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [96]  (5.43 ns)
	'or' operation ('or_ln77_9', detector_solid/abs_solid_detector.cpp:77) [107]  (0.978 ns)

 <State 13>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:77) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2' [110]  (3.25 ns)
	'fcmp' operation ('cmp_i21_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [111]  (5.43 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i21_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [111]  (5.43 ns)
	'or' operation ('or_ln77_11', detector_solid/abs_solid_detector.cpp:77) [122]  (0.978 ns)

 <State 15>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:77) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1' [125]  (3.25 ns)
	'fcmp' operation ('cmp_i22_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [126]  (5.43 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i22_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [126]  (5.43 ns)
	'or' operation ('or_ln77_13', detector_solid/abs_solid_detector.cpp:77) [137]  (0.978 ns)

 <State 17>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:77) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data' [140]  (3.25 ns)
	'fcmp' operation ('cmp_i23_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [141]  (5.43 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i23_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [141]  (5.43 ns)
	'or' operation ('or_ln77_15', detector_solid/abs_solid_detector.cpp:77) [152]  (0.978 ns)

 <State 19>: 5.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (5.43 ns)

 <State 20>: 12.3ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (12.3 ns)

 <State 21>: 12.3ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (12.3 ns)

 <State 22>: 12.3ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (12.3 ns)

 <State 23>: 12.3ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (12.3 ns)

 <State 24>: 12.3ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (12.3 ns)

 <State 25>: 12.3ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (12.3 ns)

 <State 26>: 12.3ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (12.3 ns)

 <State 27>: 12.3ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (12.3 ns)

 <State 28>: 11ns
The critical path consists of the following:
	'call' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) to 'find_region' [155]  (9.41 ns)
	multiplexor before 'phi' operation ('error', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) with incoming values : ('tmp_23', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) [161]  (1.59 ns)
	'phi' operation ('error', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) with incoming values : ('tmp_23', detector_solid/abs_solid_detector.cpp:335->detector_solid/abs_solid_detector.cpp:348) [161]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
