From 01dcd8c542d5af5546841e3f48cb97cf59e8a152 Mon Sep 17 00:00:00 2001
From: Quynh Nguyen <quynhnguyen.xb@renesas.com>
Date: Wed, 22 Jul 2020 09:01:11 +0700
Subject: [PATCH 111/433] ARM: dts: iwg23s-sbc: Add msiof2 support

This patch enables MSIOF2 in iwg23s dts.

Signed-off-by: khanhluu <khanh.luu.xw@rvc.renesas.com>
Signed-off-by: Quynh Nguyen <quynhnguyen.xb@renesas.com>
Signed-off-by: Loc Vu <loc.vu.zn@renesas.com>
---
 arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts | 18 ++++++++++++++++++
 1 file changed, 18 insertions(+)

diff --git a/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts b/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
index e8a917b..18183c5 100644
--- a/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
+++ b/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
@@ -144,6 +144,12 @@
 		power-source = <1800>;
 	};
 
+	msiof2_pins: spi4 {
+		groups = "msiof2_clk_a", "msiof2_sync_a",
+			 "msiof2_ss1_a", "msiof2_rx_a", "msiof2_tx_a";
+		function = "msiof2";
+	};
+
 	qspi0_pins: qspi0 {
 		groups = "qspi0_ctrl", "qspi0_data2";
 		function = "qspi0";
@@ -177,6 +183,18 @@
 	};
 };
 
+&msiof2 {
+	pinctrl-0 = <&msiof2_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+
+	spidev@0 {
+		compatible = "renesas,spidev-r8a77470";
+		reg = <0>;
+		spi-max-frequency = <1000000>;
+	};
+};
+
 &qspi0 {
 	pinctrl-0 = <&qspi0_pins>;
 	pinctrl-names = "default";
-- 
2.7.4

