ARM GAS  /tmp/cchyXnMq.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_it.c"
  18              		.section	.text.NMI_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	NMI_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	NMI_Handler:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_it.c ****   *
  16:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_it.c ****   */
  18:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_it.c **** 
  20:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_it.c **** #include "main.h"
  22:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  23:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_it.c **** 
  30:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_it.c **** 
  32:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cchyXnMq.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f1xx_it.c **** 
  35:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f1xx_it.c **** 
  37:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f1xx_it.c **** 
  40:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f1xx_it.c **** 
  42:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_it.c **** 
  50:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_it.c **** 
  52:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f1xx_it.c **** 
  55:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f1xx_it.c **** 
  57:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_i2c1_rx;
  59:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_i2c1_tx;
  60:Core/Src/stm32f1xx_it.c **** extern I2C_HandleTypeDef hi2c1;
  61:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  62:Core/Src/stm32f1xx_it.c **** 
  63:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  64:Core/Src/stm32f1xx_it.c **** 
  65:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  67:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f1xx_it.c **** /**
  69:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Core/Src/stm32f1xx_it.c ****   */
  71:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  72:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 72 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
  39              	.L2:
  73:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32f1xx_it.c **** 
  75:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
ARM GAS  /tmp/cchyXnMq.s 			page 3


  77:Core/Src/stm32f1xx_it.c ****    while (1)
  40              		.loc 1 77 10
  41 0004 00BF     		nop
  42 0006 FDE7     		b	.L2
  43              		.cfi_endproc
  44              	.LFE65:
  46              		.section	.text.HardFault_Handler,"ax",%progbits
  47              		.align	1
  48              		.global	HardFault_Handler
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  53              	HardFault_Handler:
  54              	.LFB66:
  78:Core/Src/stm32f1xx_it.c ****   {
  79:Core/Src/stm32f1xx_it.c ****   }
  80:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  81:Core/Src/stm32f1xx_it.c **** }
  82:Core/Src/stm32f1xx_it.c **** 
  83:Core/Src/stm32f1xx_it.c **** /**
  84:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  85:Core/Src/stm32f1xx_it.c ****   */
  86:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  87:Core/Src/stm32f1xx_it.c **** {
  55              		.loc 1 87 1
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 1, uses_anonymous_args = 0
  59              		@ link register save eliminated.
  60 0000 80B4     		push	{r7}
  61              	.LCFI2:
  62              		.cfi_def_cfa_offset 4
  63              		.cfi_offset 7, -4
  64 0002 00AF     		add	r7, sp, #0
  65              	.LCFI3:
  66              		.cfi_def_cfa_register 7
  67              	.L4:
  88:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  89:Core/Src/stm32f1xx_it.c **** 
  90:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  91:Core/Src/stm32f1xx_it.c ****   while (1)
  68              		.loc 1 91 9
  69 0004 00BF     		nop
  70 0006 FDE7     		b	.L4
  71              		.cfi_endproc
  72              	.LFE66:
  74              		.section	.text.MemManage_Handler,"ax",%progbits
  75              		.align	1
  76              		.global	MemManage_Handler
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	MemManage_Handler:
  82              	.LFB67:
  92:Core/Src/stm32f1xx_it.c ****   {
  93:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
ARM GAS  /tmp/cchyXnMq.s 			page 4


  95:Core/Src/stm32f1xx_it.c ****   }
  96:Core/Src/stm32f1xx_it.c **** }
  97:Core/Src/stm32f1xx_it.c **** 
  98:Core/Src/stm32f1xx_it.c **** /**
  99:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 100:Core/Src/stm32f1xx_it.c ****   */
 101:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 102:Core/Src/stm32f1xx_it.c **** {
  83              		.loc 1 102 1
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 1, uses_anonymous_args = 0
  87              		@ link register save eliminated.
  88 0000 80B4     		push	{r7}
  89              	.LCFI4:
  90              		.cfi_def_cfa_offset 4
  91              		.cfi_offset 7, -4
  92 0002 00AF     		add	r7, sp, #0
  93              	.LCFI5:
  94              		.cfi_def_cfa_register 7
  95              	.L6:
 103:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 104:Core/Src/stm32f1xx_it.c **** 
 105:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c ****   while (1)
  96              		.loc 1 106 9
  97 0004 00BF     		nop
  98 0006 FDE7     		b	.L6
  99              		.cfi_endproc
 100              	.LFE67:
 102              		.section	.text.BusFault_Handler,"ax",%progbits
 103              		.align	1
 104              		.global	BusFault_Handler
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	BusFault_Handler:
 110              	.LFB68:
 107:Core/Src/stm32f1xx_it.c ****   {
 108:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f1xx_it.c ****   }
 111:Core/Src/stm32f1xx_it.c **** }
 112:Core/Src/stm32f1xx_it.c **** 
 113:Core/Src/stm32f1xx_it.c **** /**
 114:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 115:Core/Src/stm32f1xx_it.c ****   */
 116:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 117:Core/Src/stm32f1xx_it.c **** {
 111              		.loc 1 117 1
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 1, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 116 0000 80B4     		push	{r7}
 117              	.LCFI6:
 118              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cchyXnMq.s 			page 5


 119              		.cfi_offset 7, -4
 120 0002 00AF     		add	r7, sp, #0
 121              	.LCFI7:
 122              		.cfi_def_cfa_register 7
 123              	.L8:
 118:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 119:Core/Src/stm32f1xx_it.c **** 
 120:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 121:Core/Src/stm32f1xx_it.c ****   while (1)
 124              		.loc 1 121 9
 125 0004 00BF     		nop
 126 0006 FDE7     		b	.L8
 127              		.cfi_endproc
 128              	.LFE68:
 130              		.section	.text.UsageFault_Handler,"ax",%progbits
 131              		.align	1
 132              		.global	UsageFault_Handler
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 137              	UsageFault_Handler:
 138              	.LFB69:
 122:Core/Src/stm32f1xx_it.c ****   {
 123:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 125:Core/Src/stm32f1xx_it.c ****   }
 126:Core/Src/stm32f1xx_it.c **** }
 127:Core/Src/stm32f1xx_it.c **** 
 128:Core/Src/stm32f1xx_it.c **** /**
 129:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 130:Core/Src/stm32f1xx_it.c ****   */
 131:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 132:Core/Src/stm32f1xx_it.c **** {
 139              		.loc 1 132 1
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 1, uses_anonymous_args = 0
 143              		@ link register save eliminated.
 144 0000 80B4     		push	{r7}
 145              	.LCFI8:
 146              		.cfi_def_cfa_offset 4
 147              		.cfi_offset 7, -4
 148 0002 00AF     		add	r7, sp, #0
 149              	.LCFI9:
 150              		.cfi_def_cfa_register 7
 151              	.L10:
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 134:Core/Src/stm32f1xx_it.c **** 
 135:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 136:Core/Src/stm32f1xx_it.c ****   while (1)
 152              		.loc 1 136 9
 153 0004 00BF     		nop
 154 0006 FDE7     		b	.L10
 155              		.cfi_endproc
 156              	.LFE69:
 158              		.section	.text.SVC_Handler,"ax",%progbits
 159              		.align	1
ARM GAS  /tmp/cchyXnMq.s 			page 6


 160              		.global	SVC_Handler
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 165              	SVC_Handler:
 166              	.LFB70:
 137:Core/Src/stm32f1xx_it.c ****   {
 138:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32f1xx_it.c ****   }
 141:Core/Src/stm32f1xx_it.c **** }
 142:Core/Src/stm32f1xx_it.c **** 
 143:Core/Src/stm32f1xx_it.c **** /**
 144:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 145:Core/Src/stm32f1xx_it.c ****   */
 146:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 147:Core/Src/stm32f1xx_it.c **** {
 167              		.loc 1 147 1
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 1, uses_anonymous_args = 0
 171              		@ link register save eliminated.
 172 0000 80B4     		push	{r7}
 173              	.LCFI10:
 174              		.cfi_def_cfa_offset 4
 175              		.cfi_offset 7, -4
 176 0002 00AF     		add	r7, sp, #0
 177              	.LCFI11:
 178              		.cfi_def_cfa_register 7
 148:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 149:Core/Src/stm32f1xx_it.c **** 
 150:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 152:Core/Src/stm32f1xx_it.c **** 
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 154:Core/Src/stm32f1xx_it.c **** }
 179              		.loc 1 154 1
 180 0004 00BF     		nop
 181 0006 BD46     		mov	sp, r7
 182              	.LCFI12:
 183              		.cfi_def_cfa_register 13
 184              		@ sp needed
 185 0008 80BC     		pop	{r7}
 186              	.LCFI13:
 187              		.cfi_restore 7
 188              		.cfi_def_cfa_offset 0
 189 000a 7047     		bx	lr
 190              		.cfi_endproc
 191              	.LFE70:
 193              		.section	.text.DebugMon_Handler,"ax",%progbits
 194              		.align	1
 195              		.global	DebugMon_Handler
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 200              	DebugMon_Handler:
 201              	.LFB71:
ARM GAS  /tmp/cchyXnMq.s 			page 7


 155:Core/Src/stm32f1xx_it.c **** 
 156:Core/Src/stm32f1xx_it.c **** /**
 157:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 158:Core/Src/stm32f1xx_it.c ****   */
 159:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 160:Core/Src/stm32f1xx_it.c **** {
 202              		.loc 1 160 1
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 1, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 207 0000 80B4     		push	{r7}
 208              	.LCFI14:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 7, -4
 211 0002 00AF     		add	r7, sp, #0
 212              	.LCFI15:
 213              		.cfi_def_cfa_register 7
 161:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 162:Core/Src/stm32f1xx_it.c **** 
 163:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 164:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 165:Core/Src/stm32f1xx_it.c **** 
 166:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 167:Core/Src/stm32f1xx_it.c **** }
 214              		.loc 1 167 1
 215 0004 00BF     		nop
 216 0006 BD46     		mov	sp, r7
 217              	.LCFI16:
 218              		.cfi_def_cfa_register 13
 219              		@ sp needed
 220 0008 80BC     		pop	{r7}
 221              	.LCFI17:
 222              		.cfi_restore 7
 223              		.cfi_def_cfa_offset 0
 224 000a 7047     		bx	lr
 225              		.cfi_endproc
 226              	.LFE71:
 228              		.section	.text.PendSV_Handler,"ax",%progbits
 229              		.align	1
 230              		.global	PendSV_Handler
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	PendSV_Handler:
 236              	.LFB72:
 168:Core/Src/stm32f1xx_it.c **** 
 169:Core/Src/stm32f1xx_it.c **** /**
 170:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 171:Core/Src/stm32f1xx_it.c ****   */
 172:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 173:Core/Src/stm32f1xx_it.c **** {
 237              		.loc 1 173 1
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 1, uses_anonymous_args = 0
 241              		@ link register save eliminated.
ARM GAS  /tmp/cchyXnMq.s 			page 8


 242 0000 80B4     		push	{r7}
 243              	.LCFI18:
 244              		.cfi_def_cfa_offset 4
 245              		.cfi_offset 7, -4
 246 0002 00AF     		add	r7, sp, #0
 247              	.LCFI19:
 248              		.cfi_def_cfa_register 7
 174:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 175:Core/Src/stm32f1xx_it.c **** 
 176:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 178:Core/Src/stm32f1xx_it.c **** 
 179:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 180:Core/Src/stm32f1xx_it.c **** }
 249              		.loc 1 180 1
 250 0004 00BF     		nop
 251 0006 BD46     		mov	sp, r7
 252              	.LCFI20:
 253              		.cfi_def_cfa_register 13
 254              		@ sp needed
 255 0008 80BC     		pop	{r7}
 256              	.LCFI21:
 257              		.cfi_restore 7
 258              		.cfi_def_cfa_offset 0
 259 000a 7047     		bx	lr
 260              		.cfi_endproc
 261              	.LFE72:
 263              		.section	.text.SysTick_Handler,"ax",%progbits
 264              		.align	1
 265              		.global	SysTick_Handler
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	SysTick_Handler:
 271              	.LFB73:
 181:Core/Src/stm32f1xx_it.c **** 
 182:Core/Src/stm32f1xx_it.c **** /**
 183:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 184:Core/Src/stm32f1xx_it.c ****   */
 185:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 186:Core/Src/stm32f1xx_it.c **** {
 272              		.loc 1 186 1
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 1, uses_anonymous_args = 0
 276 0000 80B5     		push	{r7, lr}
 277              	.LCFI22:
 278              		.cfi_def_cfa_offset 8
 279              		.cfi_offset 7, -8
 280              		.cfi_offset 14, -4
 281 0002 00AF     		add	r7, sp, #0
 282              	.LCFI23:
 283              		.cfi_def_cfa_register 7
 187:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 188:Core/Src/stm32f1xx_it.c **** 
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 190:Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
ARM GAS  /tmp/cchyXnMq.s 			page 9


 284              		.loc 1 190 3
 285 0004 FFF7FEFF 		bl	HAL_IncTick
 191:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 192:Core/Src/stm32f1xx_it.c **** 
 193:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 194:Core/Src/stm32f1xx_it.c **** }
 286              		.loc 1 194 1
 287 0008 00BF     		nop
 288 000a 80BD     		pop	{r7, pc}
 289              		.cfi_endproc
 290              	.LFE73:
 292              		.section	.text.DMA1_Channel6_IRQHandler,"ax",%progbits
 293              		.align	1
 294              		.global	DMA1_Channel6_IRQHandler
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 299              	DMA1_Channel6_IRQHandler:
 300              	.LFB74:
 195:Core/Src/stm32f1xx_it.c **** 
 196:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 197:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 198:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 199:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 200:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 201:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 202:Core/Src/stm32f1xx_it.c **** 
 203:Core/Src/stm32f1xx_it.c **** /**
 204:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel6 global interrupt.
 205:Core/Src/stm32f1xx_it.c ****   */
 206:Core/Src/stm32f1xx_it.c **** void DMA1_Channel6_IRQHandler(void)
 207:Core/Src/stm32f1xx_it.c **** {
 301              		.loc 1 207 1
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 1, uses_anonymous_args = 0
 305 0000 80B5     		push	{r7, lr}
 306              	.LCFI24:
 307              		.cfi_def_cfa_offset 8
 308              		.cfi_offset 7, -8
 309              		.cfi_offset 14, -4
 310 0002 00AF     		add	r7, sp, #0
 311              	.LCFI25:
 312              		.cfi_def_cfa_register 7
 208:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
 209:Core/Src/stm32f1xx_it.c **** 
 210:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel6_IRQn 0 */
 211:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 313              		.loc 1 211 3
 314 0004 0248     		ldr	r0, .L16
 315 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 212:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
 213:Core/Src/stm32f1xx_it.c **** 
 214:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel6_IRQn 1 */
 215:Core/Src/stm32f1xx_it.c **** }
 316              		.loc 1 215 1
 317 000a 00BF     		nop
ARM GAS  /tmp/cchyXnMq.s 			page 10


 318 000c 80BD     		pop	{r7, pc}
 319              	.L17:
 320 000e 00BF     		.align	2
 321              	.L16:
 322 0010 00000000 		.word	hdma_i2c1_tx
 323              		.cfi_endproc
 324              	.LFE74:
 326              		.section	.text.DMA1_Channel7_IRQHandler,"ax",%progbits
 327              		.align	1
 328              		.global	DMA1_Channel7_IRQHandler
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 333              	DMA1_Channel7_IRQHandler:
 334              	.LFB75:
 216:Core/Src/stm32f1xx_it.c **** 
 217:Core/Src/stm32f1xx_it.c **** /**
 218:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel7 global interrupt.
 219:Core/Src/stm32f1xx_it.c ****   */
 220:Core/Src/stm32f1xx_it.c **** void DMA1_Channel7_IRQHandler(void)
 221:Core/Src/stm32f1xx_it.c **** {
 335              		.loc 1 221 1
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 1, uses_anonymous_args = 0
 339 0000 80B5     		push	{r7, lr}
 340              	.LCFI26:
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 7, -8
 343              		.cfi_offset 14, -4
 344 0002 00AF     		add	r7, sp, #0
 345              	.LCFI27:
 346              		.cfi_def_cfa_register 7
 222:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
 223:Core/Src/stm32f1xx_it.c **** 
 224:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel7_IRQn 0 */
 225:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 347              		.loc 1 225 3
 348 0004 0248     		ldr	r0, .L19
 349 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 226:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
 227:Core/Src/stm32f1xx_it.c **** 
 228:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel7_IRQn 1 */
 229:Core/Src/stm32f1xx_it.c **** }
 350              		.loc 1 229 1
 351 000a 00BF     		nop
 352 000c 80BD     		pop	{r7, pc}
 353              	.L20:
 354 000e 00BF     		.align	2
 355              	.L19:
 356 0010 00000000 		.word	hdma_i2c1_rx
 357              		.cfi_endproc
 358              	.LFE75:
 360              		.section	.text.I2C1_EV_IRQHandler,"ax",%progbits
 361              		.align	1
 362              		.global	I2C1_EV_IRQHandler
 363              		.syntax unified
ARM GAS  /tmp/cchyXnMq.s 			page 11


 364              		.thumb
 365              		.thumb_func
 367              	I2C1_EV_IRQHandler:
 368              	.LFB76:
 230:Core/Src/stm32f1xx_it.c **** 
 231:Core/Src/stm32f1xx_it.c **** /**
 232:Core/Src/stm32f1xx_it.c ****   * @brief This function handles I2C1 event interrupt.
 233:Core/Src/stm32f1xx_it.c ****   */
 234:Core/Src/stm32f1xx_it.c **** void I2C1_EV_IRQHandler(void)
 235:Core/Src/stm32f1xx_it.c **** {
 369              		.loc 1 235 1
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 1, uses_anonymous_args = 0
 373 0000 80B5     		push	{r7, lr}
 374              	.LCFI28:
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 7, -8
 377              		.cfi_offset 14, -4
 378 0002 00AF     		add	r7, sp, #0
 379              	.LCFI29:
 380              		.cfi_def_cfa_register 7
 236:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN I2C1_EV_IRQn 0 */
 237:Core/Src/stm32f1xx_it.c **** 
 238:Core/Src/stm32f1xx_it.c ****   /* USER CODE END I2C1_EV_IRQn 0 */
 239:Core/Src/stm32f1xx_it.c ****   HAL_I2C_EV_IRQHandler(&hi2c1);
 381              		.loc 1 239 3
 382 0004 0248     		ldr	r0, .L22
 383 0006 FFF7FEFF 		bl	HAL_I2C_EV_IRQHandler
 240:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN I2C1_EV_IRQn 1 */
 241:Core/Src/stm32f1xx_it.c **** 
 242:Core/Src/stm32f1xx_it.c ****   /* USER CODE END I2C1_EV_IRQn 1 */
 243:Core/Src/stm32f1xx_it.c **** }
 384              		.loc 1 243 1
 385 000a 00BF     		nop
 386 000c 80BD     		pop	{r7, pc}
 387              	.L23:
 388 000e 00BF     		.align	2
 389              	.L22:
 390 0010 00000000 		.word	hi2c1
 391              		.cfi_endproc
 392              	.LFE76:
 394              		.section	.text.I2C1_ER_IRQHandler,"ax",%progbits
 395              		.align	1
 396              		.global	I2C1_ER_IRQHandler
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 401              	I2C1_ER_IRQHandler:
 402              	.LFB77:
 244:Core/Src/stm32f1xx_it.c **** 
 245:Core/Src/stm32f1xx_it.c **** /**
 246:Core/Src/stm32f1xx_it.c ****   * @brief This function handles I2C1 error interrupt.
 247:Core/Src/stm32f1xx_it.c ****   */
 248:Core/Src/stm32f1xx_it.c **** void I2C1_ER_IRQHandler(void)
 249:Core/Src/stm32f1xx_it.c **** {
 403              		.loc 1 249 1
ARM GAS  /tmp/cchyXnMq.s 			page 12


 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 0
 406              		@ frame_needed = 1, uses_anonymous_args = 0
 407 0000 80B5     		push	{r7, lr}
 408              	.LCFI30:
 409              		.cfi_def_cfa_offset 8
 410              		.cfi_offset 7, -8
 411              		.cfi_offset 14, -4
 412 0002 00AF     		add	r7, sp, #0
 413              	.LCFI31:
 414              		.cfi_def_cfa_register 7
 250:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN I2C1_ER_IRQn 0 */
 251:Core/Src/stm32f1xx_it.c **** 
 252:Core/Src/stm32f1xx_it.c ****   /* USER CODE END I2C1_ER_IRQn 0 */
 253:Core/Src/stm32f1xx_it.c ****   HAL_I2C_ER_IRQHandler(&hi2c1);
 415              		.loc 1 253 3
 416 0004 0248     		ldr	r0, .L25
 417 0006 FFF7FEFF 		bl	HAL_I2C_ER_IRQHandler
 254:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN I2C1_ER_IRQn 1 */
 255:Core/Src/stm32f1xx_it.c **** 
 256:Core/Src/stm32f1xx_it.c ****   /* USER CODE END I2C1_ER_IRQn 1 */
 257:Core/Src/stm32f1xx_it.c **** }
 418              		.loc 1 257 1
 419 000a 00BF     		nop
 420 000c 80BD     		pop	{r7, pc}
 421              	.L26:
 422 000e 00BF     		.align	2
 423              	.L25:
 424 0010 00000000 		.word	hi2c1
 425              		.cfi_endproc
 426              	.LFE77:
 428              		.text
 429              	.Letext0:
 430              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 431              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 432              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 433              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 434              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 435              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 436              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/cchyXnMq.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
     /tmp/cchyXnMq.s:19     .text.NMI_Handler:00000000 $t
     /tmp/cchyXnMq.s:25     .text.NMI_Handler:00000000 NMI_Handler
     /tmp/cchyXnMq.s:47     .text.HardFault_Handler:00000000 $t
     /tmp/cchyXnMq.s:53     .text.HardFault_Handler:00000000 HardFault_Handler
     /tmp/cchyXnMq.s:75     .text.MemManage_Handler:00000000 $t
     /tmp/cchyXnMq.s:81     .text.MemManage_Handler:00000000 MemManage_Handler
     /tmp/cchyXnMq.s:103    .text.BusFault_Handler:00000000 $t
     /tmp/cchyXnMq.s:109    .text.BusFault_Handler:00000000 BusFault_Handler
     /tmp/cchyXnMq.s:131    .text.UsageFault_Handler:00000000 $t
     /tmp/cchyXnMq.s:137    .text.UsageFault_Handler:00000000 UsageFault_Handler
     /tmp/cchyXnMq.s:159    .text.SVC_Handler:00000000 $t
     /tmp/cchyXnMq.s:165    .text.SVC_Handler:00000000 SVC_Handler
     /tmp/cchyXnMq.s:194    .text.DebugMon_Handler:00000000 $t
     /tmp/cchyXnMq.s:200    .text.DebugMon_Handler:00000000 DebugMon_Handler
     /tmp/cchyXnMq.s:229    .text.PendSV_Handler:00000000 $t
     /tmp/cchyXnMq.s:235    .text.PendSV_Handler:00000000 PendSV_Handler
     /tmp/cchyXnMq.s:264    .text.SysTick_Handler:00000000 $t
     /tmp/cchyXnMq.s:270    .text.SysTick_Handler:00000000 SysTick_Handler
     /tmp/cchyXnMq.s:293    .text.DMA1_Channel6_IRQHandler:00000000 $t
     /tmp/cchyXnMq.s:299    .text.DMA1_Channel6_IRQHandler:00000000 DMA1_Channel6_IRQHandler
     /tmp/cchyXnMq.s:322    .text.DMA1_Channel6_IRQHandler:00000010 $d
     /tmp/cchyXnMq.s:327    .text.DMA1_Channel7_IRQHandler:00000000 $t
     /tmp/cchyXnMq.s:333    .text.DMA1_Channel7_IRQHandler:00000000 DMA1_Channel7_IRQHandler
     /tmp/cchyXnMq.s:356    .text.DMA1_Channel7_IRQHandler:00000010 $d
     /tmp/cchyXnMq.s:361    .text.I2C1_EV_IRQHandler:00000000 $t
     /tmp/cchyXnMq.s:367    .text.I2C1_EV_IRQHandler:00000000 I2C1_EV_IRQHandler
     /tmp/cchyXnMq.s:390    .text.I2C1_EV_IRQHandler:00000010 $d
     /tmp/cchyXnMq.s:395    .text.I2C1_ER_IRQHandler:00000000 $t
     /tmp/cchyXnMq.s:401    .text.I2C1_ER_IRQHandler:00000000 I2C1_ER_IRQHandler
     /tmp/cchyXnMq.s:424    .text.I2C1_ER_IRQHandler:00000010 $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
hdma_i2c1_tx
hdma_i2c1_rx
HAL_I2C_EV_IRQHandler
hi2c1
HAL_I2C_ER_IRQHandler
