<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>8.768</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>8.768</CP_FINAL>
  <CP_ROUTE>8.768</CP_ROUTE>
  <CP_SYNTH>6.127</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>1.232</SLACK_FINAL>
  <SLACK_ROUTE>1.232</SLACK_ROUTE>
  <SLACK_SYNTH>3.873</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>1.232</WNS_FINAL>
  <WNS_ROUTE>1.232</WNS_ROUTE>
  <WNS_SYNTH>3.873</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>128</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>2729</FF>
    <LATCH>0</LATCH>
    <LUT>3103</LUT>
    <SLICE>1164</SLICE>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fde_ip" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="4">control_s_axi_U grp_decode_fu_217 grp_execute_fu_223 grp_fetch_fu_210</SubModules>
    <Resources BRAM="128" FF="2729" LUT="3103" LogicLUT="3103" RAMB36="64"/>
    <LocalResources FF="1098"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="fde_ip_control_s_axi" DEPTH="1" FILE_NAME="fde_ip.v" ORIG_REF_NAME="fde_ip_control_s_axi">
    <Resources BRAM="128" FF="168" LUT="865" LogicLUT="865" RAMB36="64"/>
    <LocalResources FF="104" LUT="109" LogicLUT="109"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_decode_fu_217" DEPTH="1" FILE_NAME="fde_ip.v" ORIG_REF_NAME="fde_ip_decode">
    <Resources FF="40" LUT="603" LogicLUT="603"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_execute_fu_223" DEPTH="1" FILE_NAME="fde_ip.v" ORIG_REF_NAME="fde_ip_execute">
    <Resources FF="1421" LUT="1587" LogicLUT="1587"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fetch_fu_210" DEPTH="1" FILE_NAME="fde_ip.v" ORIG_REF_NAME="fde_ip_fetch">
    <Resources FF="2" LUT="56" LogicLUT="56"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="8.118" DATAPATH_LOGIC_DELAY="0.518" DATAPATH_NET_DELAY="7.600" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_3/ADDRBWRADDR[7]" LOGIC_LEVELS="0" MAX_FANOUT="22" SLACK="1.232" STARTPOINT_PIN="bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="248"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_3" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.039" DATAPATH_LOGIC_DELAY="0.580" DATAPATH_NET_DELAY="7.459" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7/WEA[0]" LOGIC_LEVELS="1" MAX_FANOUT="66" SLACK="1.345" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="169"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7_i_19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.780" DATAPATH_LOGIC_DELAY="0.518" DATAPATH_NET_DELAY="7.262" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3/ADDRBWRADDR[7]" LOGIC_LEVELS="0" MAX_FANOUT="22" SLACK="1.570" STARTPOINT_PIN="bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/pc_0_fu_64_reg[7]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="248"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.737" DATAPATH_LOGIC_DELAY="0.580" DATAPATH_NET_DELAY="7.157" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6/ADDRARDADDR[15]" LOGIC_LEVELS="1" MAX_FANOUT="1185" SLACK="1.664" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="217"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="170"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.699" DATAPATH_LOGIC_DELAY="0.642" DATAPATH_NET_DELAY="7.057" ENDPOINT_PIN="bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[0]/R" LOGIC_LEVELS="1" MAX_FANOUT="992" SLACK="1.693" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="293"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/reg_file_1_0_fu_72[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="170"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/reg_file_17_0_fu_136_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="298"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fde_ip_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fde_ip_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/fde_ip_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fde_ip_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fde_ip_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fde_ip_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fde_ip_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
