Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.11-s014_1, built Mon Oct 09 2017
Options: -files ../tcl/syn2.tcl 
Date:    Tue Dec 20 11:56:04 2022
Host:    ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*8cpus*15physical cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB) (16247564KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis (3 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (9 seconds elapsed).

#@ Processing -files option
@genus 1> source ../tcl/syn2.tcl
#@ Begin verbose source tcl/syn2.tcl
@file(syn2.tcl) 6: set_db lib_search_path /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
  Setting attribute of root '/': 'lib_search_path' = /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
@file(syn2.tcl) 7: set_db init_hdl_search_path ../../../VHDL/
  Setting attribute of root '/': 'init_hdl_search_path' = ../../../VHDL/
@file(syn2.tcl) 8: set_db library {tcb018gbwp7twc.lib}

  Message Summary for Library tcb018gbwp7twc.lib:
  ***********************************************
  Could not find an attribute in the library. [LBR-436]: 633
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tcb018gbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = tcb018gbwp7twc.lib
@file(syn2.tcl) 9: set_db use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(syn2.tcl) 12: read_hdl -vhdl {counter25mhz.vhd}
@file(syn2.tcl) 13: read_hdl -vhdl {edge_detector.vhd}
@file(syn2.tcl) 14: read_hdl -vhdl {flipflop.vhd}
@file(syn2.tcl) 15: read_hdl -vhdl {main_fsm.vhd}
@file(syn2.tcl) 16: read_hdl -vhdl {mouse.vhd}
@file(syn2.tcl) 17: read_hdl -vhdl {mux.vhd}
@file(syn2.tcl) 18: read_hdl -vhdl {sendFSM.vhd}
@file(syn2.tcl) 19: read_hdl -vhdl {shfitregister_11bit.vhd}
@file(syn2.tcl) 20: read_hdl -vhdl {shiftregister_9bit.vhd}
@file(syn2.tcl) 21: read_hdl -vhdl {timebase.vhd}
@file(syn2.tcl) 22: read_hdl -vhdl {counter25mhz-behav.vhd}
@file(syn2.tcl) 23: read_hdl -vhdl {edge_detector-behav.vhd}
@file(syn2.tcl) 24: read_hdl -vhdl {flipflop-behav.vhd}
@file(syn2.tcl) 25: read_hdl -vhdl {main_fsm-behav.vhd}
@file(syn2.tcl) 26: read_hdl -vhdl {mouse-behav.vhd}
@file(syn2.tcl) 27: read_hdl -vhdl {mux-behav.vhd}
@file(syn2.tcl) 28: read_hdl -vhdl {sendFSM-behav.vhd}
@file(syn2.tcl) 29: read_hdl -vhdl {shiftregister_11bit-behav.vhd}
@file(syn2.tcl) 30: read_hdl -vhdl {shiftregister_9bit-behav.vhd}
@file(syn2.tcl) 31: read_hdl -vhdl {timebase-behav.vhd}
@file(syn2.tcl) 32: read_hdl -vhdl {shiftregister_11bit_behav_cfg.vhd}
@file(syn2.tcl) 33: read_hdl -vhdl {flipflop_behav_cfg.vhd}
@file(syn2.tcl) 34: read_hdl -vhdl {main_fsm_behav_cfg.vhd}
@file(syn2.tcl) 35: read_hdl -vhdl {timebase_behav_cfg.vhd}
@file(syn2.tcl) 36: read_hdl -vhdl {mux_behav_cfg.vhd}
@file(syn2.tcl) 37: read_hdl -vhdl {sendfsm_behav_cfg.vhd}
@file(syn2.tcl) 38: read_hdl -vhdl {shiftregister_9bit_behav_cfg.vhd}
@file(syn2.tcl) 39: read_hdl -vhdl {edge_detector_behav_cfg.vhd}
@file(syn2.tcl) 40: read_hdl -vhdl {counter25mhz_behav_cfg.vhd}
@file(syn2.tcl) 41: read_hdl -vhdl {mouse_behav_cfg.vhd}
@file(syn2.tcl) 44: elaborate mouse_behav_cfg
  Library has 344 usable logic and 147 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mouse' from file '../../../VHDL/mouse.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'mouse'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'counter25mhz'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'edge_detector'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'shiftregister_9bit'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'new_new_data' in module 'shiftregister_9bit' in file '../../../VHDL/shiftregister_9bit-behav.vhd' on line 8.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'sendFSM'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'actBit' in module 'sendFSM' in file '../../../VHDL/sendFSM-behav.vhd' on line 28.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'mux'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'timebase'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'main_fsm'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'count15k_in' in module 'main_fsm' in file '../../../VHDL/main_fsm-behav.vhd' on line 24.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'data_in' in module 'main_fsm' in file '../../../VHDL/main_fsm-behav.vhd' on line 24.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'handshake_in' in module 'main_fsm' in file '../../../VHDL/main_fsm-behav.vhd' on line 24.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'flipflop'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behav' for entity 'shiftregister_11bit'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mouse'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            11             16                                      elaborate
@file(syn2.tcl) 49: dc::create_clock -name clk -period 30 -waveform {0 15} [dc::get_ports clk]
@file(syn2.tcl) 50: dc::set_driving_cell -cell INVD0BWP7T [dc::all_inputs]
@file(syn2.tcl) 51: dc::set_input_delay  .2 -clock clk [dc::all_inputs]
@file(syn2.tcl) 52: dc::set_output_delay .5 -clock clk [dc::all_outputs]
@file(syn2.tcl) 53: dc::set_load 1 [dc::all_outputs]
@file(syn2.tcl) 56: synthesize -to_mapped
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mouse' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mouse'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mouse'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_101'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_101'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_102'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_102'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_103'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_103'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mouse'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'sfsm/dataToReg_reg[3]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mouse' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'mouse' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   869 ps
Target path end-point (Port: mouse/DataSwitch)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 4478        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               869    27003             30000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   547 ps
Target path end-point (Port: mouse/mouseY[0])

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                4623        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               547    27161             30000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mouse'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mouse' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  4623        0         0         0        0
 const_prop                 4623        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4623        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   4623        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   4623        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  4623        0         0         0        0
 rem_inv                    4617        0         0         0        0
 merge_bi                   4597        0         0         0        0
 rem_inv_qb                 4570        0         0         0        0
 area_down                  4474        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        11  (        0 /        0 )  0.01
         rem_inv         1  (        1 /        1 )  0.00
        merge_bi         3  (        3 /        3 )  0.01
      rem_inv_qb         7  (        3 /        3 )  0.01
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         4  (        0 /        0 )  0.01
       gcomp_mog         2  (        0 /        0 )  0.01
       glob_area        12  (        0 /       12 )  0.00
       area_down        14  (        3 /        3 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        11  (        0 /        0 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4474        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   4474        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  4474        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        11  (        0 /        0 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         4  (        0 /        0 )  0.01
       gcomp_mog         2  (        0 /        0 )  0.01
       glob_area        12  (        0 /       12 )  0.00
       area_down        14  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mouse'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3              2            0.0 ps        27161.1 ps  synthesize
@file(syn2.tcl) 61: ungroup -all -flat
@file(syn2.tcl) 62: insert_tiehilo_cells
  Setting attribute of design 'mouse': 'pias_in_map' = false
@file(syn2.tcl) 63: write_hdl -mapped > ../out/mouse.v
@file(syn2.tcl) 64: write_sdf > ../out/mouse.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(syn2.tcl) 65: write_sdc > ../out/mouse.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn2.tcl) 67: report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'mouse'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Dec 20 2022  11:56:22 am
  Module:                 mouse
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (27161 ps) Setup Check with Pin cnt_count_reg[11]/CP->D
          Group: clk
     Startpoint: (R) cnt_count_reg[0]/CP
          Clock: (R) clk
       Endpoint: (F) cnt_count_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   30000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000            0     
                                              
             Setup:-     224                  
     Required Time:=   29776                  
      Launch Clock:-       0                  
         Data Path:-    2615                  
             Slack:=   27161                  

#----------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge     Cell       Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  cnt_count_reg[0]/CP -       -      R     (arrival)         53    -     0     -       0 
  cnt_count_reg[0]/QN -       CP->QN F     DFKCND1BWP7T       4 11.1    91   447     447 
  cnt_g240/ZN         -       A1->ZN F     IND2D1BWP7T        3  8.0   101   195     642 
  cnt_g237/ZN         -       A1->ZN F     IND2D1BWP7T        3  8.0   101   197     839 
  cnt_g234/ZN         -       A1->ZN F     IND2D1BWP7T        3  8.0   101   197    1037 
  cnt_g231/ZN         -       A1->ZN F     IND2D1BWP7T        3  8.0   101   197    1234 
  cnt_g228/ZN         -       A1->ZN F     IND2D1BWP7T        3  8.0   101   197    1432 
  cnt_g225/ZN         -       A1->ZN F     IND2D1BWP7T        3  8.0   101   197    1629 
  cnt_g222/ZN         -       A1->ZN F     IND2D1BWP7T        3  8.0   101   197    1826 
  cnt_g219/ZN         -       A1->ZN F     IND2D1BWP7T        3  8.0   101   197    2024 
  cnt_g216/ZN         -       A1->ZN F     IND2D1BWP7T        3  8.0   101   197    2221 
  cnt_g213/ZN         -       A1->ZN F     IND2D1BWP7T        2  5.1    83   184    2405 
  cnt_g210/ZN         -       B1->ZN F     MOAI22D0BWP7T      1  4.1   122   210    2615 
  cnt_count_reg[11]/D <<<     -      F     DFKCNQD1BWP7T      1    -     -     0    2615 
#----------------------------------------------------------------------------------------

@file(syn2.tcl) 68: report gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Dec 20 2022  11:56:22 am
  Module:                 mouse
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                                    
     Gate       Instances    Area        Library      
------------------------------------------------------
AN2D0BWP7T              6    65.856    tcb018gbwp7twc 
AN2D1BWP7T              2    21.952    tcb018gbwp7twc 
AN2D4BWP7T              2    52.685    tcb018gbwp7twc 
AN4D1BWP7T              1    15.366    tcb018gbwp7twc 
AO21D0BWP7T             1    13.171    tcb018gbwp7twc 
AO221D0BWP7T            5    98.784    tcb018gbwp7twc 
AO22D0BWP7T            13   228.301    tcb018gbwp7twc 
AOI21D0BWP7T            5    54.880    tcb018gbwp7twc 
AOI221D0BWP7T           1    17.562    tcb018gbwp7twc 
AOI22D0BWP7T            1    13.171    tcb018gbwp7twc 
BUFFD4BWP7T            11   217.325    tcb018gbwp7twc 
CKND2D0BWP7T            1     8.781    tcb018gbwp7twc 
CKXOR2D0BWP7T           1    19.757    tcb018gbwp7twc 
CKXOR2D1BWP7T           1    19.757    tcb018gbwp7twc 
DFD1BWP7T               5   219.520    tcb018gbwp7twc 
DFKCND1BWP7T            3   144.883    tcb018gbwp7twc 
DFKCNQD1BWP7T          12   526.848    tcb018gbwp7twc 
DFQD1BWP7T             19   792.467    tcb018gbwp7twc 
EDFKCNQD1BWP7T          3   177.811    tcb018gbwp7twc 
EDFQD0BWP7T            11   603.680    tcb018gbwp7twc 
IND2D1BWP7T            14   153.664    tcb018gbwp7twc 
IND3D1BWP7T             1    13.171    tcb018gbwp7twc 
INR2D0BWP7T             5    54.880    tcb018gbwp7twc 
INR2D1BWP7T             3    32.928    tcb018gbwp7twc 
INR2XD0BWP7T            1    10.976    tcb018gbwp7twc 
INR3D0BWP7T             1    15.366    tcb018gbwp7twc 
INVD0BWP7T              2    13.171    tcb018gbwp7twc 
INVD1BWP7T              7    46.099    tcb018gbwp7twc 
IOA21D1BWP7T            2    26.342    tcb018gbwp7twc 
LHQD1BWP7T              3    92.198    tcb018gbwp7twc 
MOAI22D0BWP7T          14   215.130    tcb018gbwp7twc 
ND2D1BWP7T              6    52.685    tcb018gbwp7twc 
ND2D4BWP7T              1    26.342    tcb018gbwp7twc 
ND3D0BWP7T              1    10.976    tcb018gbwp7twc 
NR2D1BWP7T              2    17.562    tcb018gbwp7twc 
NR2XD0BWP7T            10    87.808    tcb018gbwp7twc 
OA21D0BWP7T             3    39.514    tcb018gbwp7twc 
OA22D0BWP7T             1    17.562    tcb018gbwp7twc 
OA31D0BWP7T             1    17.562    tcb018gbwp7twc 
OAI211D1BWP7T           1    13.171    tcb018gbwp7twc 
OAI21D0BWP7T            5    54.880    tcb018gbwp7twc 
OAI221D0BWP7T           3    52.685    tcb018gbwp7twc 
OAI31D0BWP7T            3    39.514    tcb018gbwp7twc 
OAI32D1BWP7T            2    35.123    tcb018gbwp7twc 
OR2D0BWP7T              1    10.976    tcb018gbwp7twc 
OR2D1BWP7T              1    10.976    tcb018gbwp7twc 
------------------------------------------------------
total                 198  4473.818                   


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            56 2557.408   57.2 
inverter               9   59.270    1.3 
buffer                11  217.325    4.9 
logic                122 1639.814   36.7 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                198 4473.818  100.0 

@file(syn2.tcl) 70: gui_show
#@ End verbose source tcl/syn2.tcl
WARNING: This version of the tool is 1898 days old.
Normal exit.
