

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 16 02:26:17 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.062 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      142|      142|  1.420 us|  1.420 us|  143|  143|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 143
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_17_addr_1 = getelementptr i16 %p_17, i64 0, i64 1" [dfg_199.c:19]   --->   Operation 144 'getelementptr' 'p_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (2.32ns)   --->   "%p_17_load = load i3 %p_17_addr_1" [dfg_199.c:19]   --->   Operation 145 'load' 'p_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 5.44>
ST_2 : Operation 146 [1/2] (2.32ns)   --->   "%p_17_load = load i3 %p_17_addr_1" [dfg_199.c:19]   --->   Operation 146 'load' 'p_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i16 %p_17_load" [dfg_199.c:19]   --->   Operation 147 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (2.07ns)   --->   "%sub_ln19 = sub i17 0, i17 %sext_ln19" [dfg_199.c:19]   --->   Operation 148 'sub' 'sub_ln19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i17 %sub_ln19" [dfg_199.c:19]   --->   Operation 149 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [3/3] (1.05ns) (grouped into DSP with root node add_ln19)   --->   "%mul_ln19 = mul i32 %sext_ln19_1, i32 38076" [dfg_199.c:19]   --->   Operation 150 'mul' 'mul_ln19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 151 [2/3] (1.05ns) (grouped into DSP with root node add_ln19)   --->   "%mul_ln19 = mul i32 %sext_ln19_1, i32 38076" [dfg_199.c:19]   --->   Operation 151 'mul' 'mul_ln19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node add_ln19)   --->   "%mul_ln19 = mul i32 %sext_ln19_1, i32 38076" [dfg_199.c:19]   --->   Operation 152 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19 = add i32 %mul_ln19, i32 133" [dfg_199.c:19]   --->   Operation 153 'add' 'add_ln19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.30>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%p_15_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_15" [dfg_199.c:16]   --->   Operation 154 'read' 'p_15_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%p_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_13" [dfg_199.c:16]   --->   Operation 155 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln18 = sub i64 18446744073709508977, i64 %p_13_read" [dfg_199.c:18]   --->   Operation 156 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 157 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln18_1 = sub i64 %sub_ln18, i64 %p_15_read" [dfg_199.c:18]   --->   Operation 157 'sub' 'sub_ln18_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 158 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19 = add i32 %mul_ln19, i32 133" [dfg_199.c:19]   --->   Operation 158 'add' 'add_ln19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i32 %add_ln19" [dfg_199.c:18]   --->   Operation 159 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [68/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 160 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 161 [67/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 161 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 162 [66/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 162 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 163 [65/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 163 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 164 [64/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 164 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 165 [63/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 165 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 166 [62/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 166 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 167 [61/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 167 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 168 [60/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 168 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 169 [59/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 169 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 170 [58/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 170 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 171 [57/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 171 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 172 [56/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 172 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 173 [55/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 173 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 174 [54/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 174 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 175 [53/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 175 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 176 [52/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 176 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 177 [51/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 177 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 178 [50/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 178 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 179 [49/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 179 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 180 [48/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 180 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 181 [47/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 181 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 182 [46/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 182 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 183 [45/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 183 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 184 [44/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 184 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 185 [43/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 185 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 186 [42/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 186 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 187 [41/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 187 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 188 [40/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 188 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 189 [39/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 189 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 190 [38/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 190 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 191 [37/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 191 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 192 [36/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 192 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 193 [35/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 193 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 194 [34/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 194 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 195 [33/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 195 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 196 [32/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 196 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 197 [31/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 197 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 198 [30/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 198 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 199 [29/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 199 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 200 [28/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 200 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 201 [27/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 201 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 202 [26/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 202 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 203 [25/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 203 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 204 [24/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 204 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 205 [23/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 205 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 206 [22/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 206 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 207 [21/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 207 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 208 [20/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 208 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.44>
ST_55 : Operation 209 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:16]   --->   Operation 209 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 210 [19/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 210 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i8 %p_read" [dfg_199.c:20]   --->   Operation 211 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 212 [1/1] (1.82ns)   --->   "%add_ln20 = add i10 %sext_ln20_1, i10 871" [dfg_199.c:20]   --->   Operation 212 'add' 'add_ln20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i10 %add_ln20" [dfg_199.c:20]   --->   Operation 213 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 214 [19/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 214 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 215 [18/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 215 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 216 [18/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 216 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 217 [17/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 217 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 218 [17/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 218 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 219 [16/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 219 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 220 [16/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 220 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 221 [15/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 221 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 222 [15/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 222 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 223 [14/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 223 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 224 [14/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 224 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 225 [13/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 225 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 226 [13/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 226 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 227 [12/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 227 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 228 [12/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 228 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 229 [11/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 229 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 230 [11/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 230 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 231 [10/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 231 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 232 [10/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 232 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 233 [9/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 233 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 234 [9/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 234 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 235 [8/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 235 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 236 [8/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 236 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 237 [7/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 237 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 238 [7/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 238 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 239 [6/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 239 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 240 [6/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 240 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 241 [5/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 241 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 242 [5/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 242 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 243 [4/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 243 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 244 [4/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 244 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 245 [3/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 245 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 246 [3/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 246 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 247 [2/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 247 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 248 [2/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 248 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 249 [1/1] (0.00ns)   --->   "%p_17_addr = getelementptr i16 %p_17, i64 0, i64 3" [dfg_199.c:16]   --->   Operation 249 'getelementptr' 'p_17_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 250 [2/2] (2.32ns)   --->   "%v_11 = load i3 %p_17_addr" [dfg_199.c:16]   --->   Operation 250 'load' 'v_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_73 : Operation 251 [1/68] (5.07ns)   --->   "%sdiv_ln18 = sdiv i64 %sub_ln18_1, i64 %sext_ln18" [dfg_199.c:18]   --->   Operation 251 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 252 [1/19] (3.61ns)   --->   "%udiv_ln20 = udiv i15 29836, i15 %zext_ln20" [dfg_199.c:20]   --->   Operation 252 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 3.61> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 6> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.80>
ST_74 : Operation 253 [1/2] (2.32ns)   --->   "%v_11 = load i3 %p_17_addr" [dfg_199.c:16]   --->   Operation 253 'load' 'v_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_74 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i16 %sdiv_ln18" [dfg_199.c:18]   --->   Operation 254 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 255 [1/1] (0.99ns)   --->   "%v_4 = xor i16 %trunc_ln18, i16 65535" [dfg_199.c:18]   --->   Operation 255 'xor' 'v_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 256 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp_eq  i8 %p_read, i8 0" [dfg_199.c:20]   --->   Operation 256 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i8 %p_read" [dfg_199.c:20]   --->   Operation 257 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%trunc_ln20 = trunc i6 %udiv_ln20" [dfg_199.c:20]   --->   Operation 258 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%select_ln20 = select i1 %icmp_ln20, i6 63, i6 0" [dfg_199.c:20]   --->   Operation 259 'select' 'select_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%and_ln20 = and i6 %trunc_ln20, i6 %select_ln20" [dfg_199.c:20]   --->   Operation 260 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%zext_ln20_1 = zext i6 %and_ln20" [dfg_199.c:20]   --->   Operation 261 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 262 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln20 = sub i7 0, i7 %zext_ln20_1" [dfg_199.c:20]   --->   Operation 262 'sub' 'sub_ln20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln20_2 = sext i7 %sub_ln20" [dfg_199.c:20]   --->   Operation 263 'sext' 'sext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i16 %v_4" [dfg_199.c:21]   --->   Operation 264 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 265 [1/1] (2.07ns)   --->   "%add_ln21 = add i16 %sext_ln20, i16 46138" [dfg_199.c:21]   --->   Operation 265 'add' 'add_ln21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 266 [1/1] (2.42ns)   --->   "%icmp_ln21 = icmp_eq  i17 %zext_ln21_1, i17 %sext_ln20_2" [dfg_199.c:21]   --->   Operation 266 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 267 [1/1] (2.42ns)   --->   "%icmp_ln23 = icmp_eq  i16 %v_11, i16 0" [dfg_199.c:23]   --->   Operation 267 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.06>
ST_75 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %add_ln21" [dfg_199.c:21]   --->   Operation 268 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 152639804, i1 %icmp_ln21" [dfg_199.c:21]   --->   Operation 269 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i29 %or_ln" [dfg_199.c:21]   --->   Operation 270 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i30 %sext_ln21_1" [dfg_199.c:21]   --->   Operation 271 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 272 [1/1] (0.99ns)   --->   "%xor_ln21 = xor i31 %zext_ln21_2, i31 %sext_ln21" [dfg_199.c:21]   --->   Operation 272 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i31 %xor_ln21" [dfg_199.c:23]   --->   Operation 273 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 275, i1 %icmp_ln23" [dfg_199.c:23]   --->   Operation 274 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i10 %or_ln1" [dfg_199.c:22]   --->   Operation 275 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 276 [68/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 276 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 277 [67/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 277 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 278 [66/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 278 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 279 [65/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 279 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 280 [64/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 280 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 281 [63/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 281 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 282 [62/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 282 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 283 [61/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 283 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 284 [60/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 284 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 285 [59/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 285 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 286 [58/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 286 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 287 [57/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 287 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 288 [56/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 288 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 289 [55/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 289 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 290 [54/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 290 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 291 [53/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 291 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 292 [52/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 292 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 293 [51/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 293 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 294 [50/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 294 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 295 [49/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 295 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 296 [48/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 296 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 297 [47/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 297 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 298 [46/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 298 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 299 [45/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 299 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 300 [44/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 300 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 301 [43/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 301 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 302 [42/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 302 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 303 [41/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 303 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 304 [40/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 304 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 305 [39/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 305 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 306 [38/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 306 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 307 [37/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 307 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 308 [36/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 308 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 309 [35/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 309 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 310 [34/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 310 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 311 [33/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 311 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 312 [32/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 312 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 313 [31/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 313 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 314 [30/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 314 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 315 [29/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 315 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 316 [28/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 316 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 317 [27/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 317 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 318 [26/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 318 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 319 [25/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 319 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 320 [24/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 320 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 321 [23/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 321 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 322 [22/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 322 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 323 [21/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 323 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 324 [20/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 324 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 325 [19/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 325 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 326 [18/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 326 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 327 [17/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 327 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 328 [16/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 328 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 329 [15/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 329 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 330 [14/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 330 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 331 [13/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 331 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 332 [12/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 332 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 333 [11/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 333 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 334 [10/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 334 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.07>
ST_134 : Operation 335 [9/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 335 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.07>
ST_135 : Operation 336 [8/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 336 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.07>
ST_136 : Operation 337 [7/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 337 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.07>
ST_137 : Operation 338 [6/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 338 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.07>
ST_138 : Operation 339 [5/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 339 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.07>
ST_139 : Operation 340 [4/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 340 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.07>
ST_140 : Operation 341 [3/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 341 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.07>
ST_141 : Operation 342 [2/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 342 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.07>
ST_142 : Operation 343 [1/68] (5.07ns)   --->   "%urem_ln22 = urem i64 %sext_ln23, i64 %zext_ln22" [dfg_199.c:22]   --->   Operation 343 'urem' 'urem_ln22' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.49>
ST_143 : Operation 344 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 344 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 345 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 345 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 346 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 346 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 347 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 348 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_13"   --->   Operation 348 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 349 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 349 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 350 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_15"   --->   Operation 350 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 351 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 352 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 352 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 353 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_17"   --->   Operation 353 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%zext_ln21 = zext i16 %v_4" [dfg_199.c:21]   --->   Operation 354 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%v = trunc i8 %urem_ln22" [dfg_199.c:21]   --->   Operation 355 'trunc' 'v' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%or_ln24 = or i8 %v, i8 223" [dfg_199.c:24]   --->   Operation 356 'or' 'or_ln24' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%or_ln2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i22.i8, i22 2292445, i8 %or_ln24" [dfg_199.c:24]   --->   Operation 357 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%sext_ln24 = sext i30 %or_ln2" [dfg_199.c:24]   --->   Operation 358 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 359 [1/1] (2.49ns) (out node of the LUT)   --->   "%result = sub i31 %sext_ln24, i31 %zext_ln21" [dfg_199.c:24]   --->   Operation 359 'sub' 'result' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i31 %result" [dfg_199.c:24]   --->   Operation 360 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 361 [1/1] (0.00ns)   --->   "%ret_ln25 = ret i64 %sext_ln24_1" [dfg_199.c:25]   --->   Operation 361 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_17_addr_1       (getelementptr ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_17_load         (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19         (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln19          (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19_1       (sext          ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln19          (mul           ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_15_read         (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_13_read         (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln18          (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln18_1        (sub           ) [ 000000111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
add_ln19          (add           ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18         (sext          ) [ 000000011111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
p_read            (read          ) [ 000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln20_1       (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln20          (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20         (zext          ) [ 000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
p_17_addr         (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln18         (sdiv          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln20         (udiv          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
v_11              (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln18        (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_4               (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln20         (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln20         (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln20        (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln20       (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln20          (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20_1       (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln20          (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln20_2       (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21_1       (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21          (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln21         (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln23         (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
sext_ln21         (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln             (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln21_1       (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21_2       (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21          (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23         (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111110]
or_ln1            (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln22         (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111110]
urem_ln22         (urem          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21         (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v                 (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln24           (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln2            (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24         (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result            (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24_1       (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln25          (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i28.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i22.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_15_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_15_read/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_13_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_13_read/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/55 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_17_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_17_addr_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_17_load/1 v_11/73 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_17_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_17_addr/73 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sext_ln19_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sub_ln19_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sext_ln19_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="17" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sub_ln18_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="17" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sub_ln18_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_1/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sext_ln18_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln18/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln20_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_1/55 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln20_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="9" slack="0"/>
<pin id="158" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/55 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln20_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/55 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="0"/>
<pin id="167" dir="0" index="1" bw="10" slack="0"/>
<pin id="168" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln20/55 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln18_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="1"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/74 "/>
</bind>
</comp>

<comp id="174" class="1004" name="v_4_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="v_4/74 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln20_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="19"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/74 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln20_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="19"/>
<pin id="187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/74 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln20_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="1"/>
<pin id="190" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/74 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln20_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/74 "/>
</bind>
</comp>

<comp id="199" class="1004" name="and_ln20_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/74 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln20_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/74 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sub_ln20_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/74 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln20_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_2/74 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln21_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/74 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln21_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/74 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln21_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/74 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln23_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/74 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln21_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="1"/>
<pin id="243" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/75 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="29" slack="0"/>
<pin id="246" dir="0" index="1" bw="28" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/75 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln21_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="29" slack="0"/>
<pin id="253" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/75 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln21_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="29" slack="0"/>
<pin id="257" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/75 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln21_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="30" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/75 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln23_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/75 "/>
</bind>
</comp>

<comp id="269" class="1004" name="or_ln1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/75 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln22_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/75 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln22/75 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln21_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="69"/>
<pin id="288" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/143 "/>
</bind>
</comp>

<comp id="289" class="1004" name="v_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v/143 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln24_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/143 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="30" slack="0"/>
<pin id="300" dir="0" index="1" bw="22" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/143 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln24_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="30" slack="0"/>
<pin id="308" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/143 "/>
</bind>
</comp>

<comp id="310" class="1004" name="result_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="30" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result/143 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln24_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/143 "/>
</bind>
</comp>

<comp id="320" class="1007" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="17" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19/2 add_ln19/4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_17_addr_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_17_addr_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="sext_ln19_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="sub_ln18_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln18_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="add_ln19_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="348" class="1005" name="sext_ln18_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="19"/>
<pin id="355" dir="1" index="1" bw="8" slack="19"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="zext_ln20_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="15" slack="1"/>
<pin id="361" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="364" class="1005" name="p_17_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="1"/>
<pin id="366" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_17_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="sdiv_ln18_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="1"/>
<pin id="371" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln18 "/>
</bind>
</comp>

<comp id="374" class="1005" name="udiv_ln20_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="1"/>
<pin id="376" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln20 "/>
</bind>
</comp>

<comp id="379" class="1005" name="v_4_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="69"/>
<pin id="381" dir="1" index="1" bw="16" slack="69"/>
</pin_list>
<bind>
<opset="v_4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="add_ln21_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="389" class="1005" name="icmp_ln21_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln23_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="399" class="1005" name="sext_ln23_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23 "/>
</bind>
</comp>

<comp id="404" class="1005" name="zext_ln22_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="409" class="1005" name="urem_ln22_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="116"><net_src comp="108" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="120"><net_src comp="102" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="117" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="82" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="76" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="88" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="180" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="188" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="191" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="174" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="185" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="219" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="215" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="102" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="241" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="265" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="74" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="292" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="286" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="127" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="94" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="336"><net_src comp="127" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="341"><net_src comp="137" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="346"><net_src comp="320" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="351"><net_src comp="143" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="356"><net_src comp="88" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="362"><net_src comp="161" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="367"><net_src comp="108" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="372"><net_src comp="146" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="377"><net_src comp="165" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="382"><net_src comp="174" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="387"><net_src comp="223" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="392"><net_src comp="229" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="397"><net_src comp="235" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="402"><net_src comp="265" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="407"><net_src comp="276" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="412"><net_src comp="280" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="289" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {55 }
	Port: fn1 : p_13 | {5 }
	Port: fn1 : p_15 | {5 }
	Port: fn1 : p_17 | {1 2 73 74 }
  - Chain level:
	State 1
		p_17_load : 1
	State 2
		sext_ln19 : 1
		sub_ln19 : 2
		sext_ln19_1 : 3
		mul_ln19 : 4
	State 3
	State 4
		add_ln19 : 1
	State 5
		sub_ln18_1 : 1
	State 6
		sdiv_ln18 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		add_ln20 : 1
		zext_ln20 : 2
		udiv_ln20 : 3
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		v_11 : 1
	State 74
		v_4 : 1
		select_ln20 : 1
		and_ln20 : 2
		zext_ln20_1 : 2
		sub_ln20 : 3
		sext_ln20_2 : 4
		zext_ln21_1 : 1
		add_ln21 : 1
		icmp_ln21 : 5
		icmp_ln23 : 1
	State 75
		sext_ln21_1 : 1
		zext_ln21_2 : 2
		xor_ln21 : 3
		sext_ln23 : 3
		zext_ln22 : 1
		urem_ln22 : 4
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
		or_ln24 : 1
		or_ln2 : 1
		sext_ln24 : 2
		result : 3
		sext_ln24_1 : 4
		ret_ln25 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   sdiv   |      grp_fu_146      |    0    |   779   |   469   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_280      |    0    |   779   |   469   |
|----------|----------------------|---------|---------|---------|
|   udiv   |      grp_fu_165      |    0    |   190   |   113   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln19_fu_121   |    0    |    0    |    23   |
|          |    sub_ln18_fu_131   |    0    |    0    |    64   |
|    sub   |   sub_ln18_1_fu_137  |    0    |    0    |    64   |
|          |    sub_ln20_fu_209   |    0    |    0    |    14   |
|          |     result_fu_310    |    0    |    0    |    37   |
|----------|----------------------|---------|---------|---------|
|    xor   |      v_4_fu_174      |    0    |    0    |    16   |
|          |    xor_ln21_fu_259   |    0    |    0    |    30   |
|----------|----------------------|---------|---------|---------|
|    add   |    add_ln20_fu_155   |    0    |    0    |    14   |
|          |    add_ln21_fu_223   |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln20_fu_180   |    0    |    0    |    11   |
|   icmp   |   icmp_ln21_fu_229   |    0    |    0    |    13   |
|          |   icmp_ln23_fu_235   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln20_fu_199   |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln20_fu_191  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_320      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | p_15_read_read_fu_76 |    0    |    0    |    0    |
|   read   | p_13_read_read_fu_82 |    0    |    0    |    0    |
|          |   p_read_read_fu_88  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln19_fu_117   |    0    |    0    |    0    |
|          |  sext_ln19_1_fu_127  |    0    |    0    |    0    |
|          |   sext_ln18_fu_143   |    0    |    0    |    0    |
|          |  sext_ln20_1_fu_151  |    0    |    0    |    0    |
|          |   sext_ln20_fu_185   |    0    |    0    |    0    |
|   sext   |  sext_ln20_2_fu_215  |    0    |    0    |    0    |
|          |   sext_ln21_fu_241   |    0    |    0    |    0    |
|          |  sext_ln21_1_fu_251  |    0    |    0    |    0    |
|          |   sext_ln23_fu_265   |    0    |    0    |    0    |
|          |   sext_ln24_fu_306   |    0    |    0    |    0    |
|          |  sext_ln24_1_fu_316  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln20_fu_161   |    0    |    0    |    0    |
|          |  zext_ln20_1_fu_205  |    0    |    0    |    0    |
|   zext   |  zext_ln21_1_fu_219  |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_255  |    0    |    0    |    0    |
|          |   zext_ln22_fu_276   |    0    |    0    |    0    |
|          |   zext_ln21_fu_286   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln18_fu_171  |    0    |    0    |    0    |
|   trunc  |   trunc_ln20_fu_188  |    0    |    0    |    0    |
|          |       v_fu_289       |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     or_ln_fu_244     |    0    |    0    |    0    |
|bitconcatenate|     or_ln1_fu_269    |    0    |    0    |    0    |
|          |     or_ln2_fu_298    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln24_fu_292    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   1748  |   1381  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln19_reg_343 |   32   |
|  add_ln21_reg_384 |   16   |
| icmp_ln21_reg_389 |    1   |
| icmp_ln23_reg_394 |    1   |
|p_17_addr_1_reg_328|    3   |
| p_17_addr_reg_364 |    3   |
|   p_read_reg_353  |    8   |
| sdiv_ln18_reg_369 |   16   |
| sext_ln18_reg_348 |   64   |
|sext_ln19_1_reg_333|   32   |
| sext_ln23_reg_399 |   64   |
| sub_ln18_1_reg_338|   64   |
| udiv_ln20_reg_374 |    6   |
| urem_ln22_reg_409 |    8   |
|    v_4_reg_379    |   16   |
| zext_ln20_reg_359 |   15   |
| zext_ln22_reg_404 |   64   |
+-------------------+--------+
|       Total       |   413  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   4  |   3  |   12   ||    20   |
|     grp_fu_146    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_165    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_280    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_280    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_320    |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  9.7666 ||    65   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |  1748  |  1381  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   65   |
|  Register |    -   |    -   |   413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |  2161  |  1446  |
+-----------+--------+--------+--------+--------+
