__size_of_EUSART1_SetErrorHandler 0 0 ABS 0
_PR2 28D 0 ABS 0
__S0 2E2 0 ABS 0
__S1 7E 0 ABS 0
__S2 0 0 ABS 0
__Hintentry 31 0 CODE 0
__Lintentry 4 0 CODE 0
__pintentry 4 0 CODE 0
__size_of_PIN_MANAGER_IOC 0 0 ABS 0
__size_of_IOCCF2_SetInterruptHandler 0 0 ABS 0
_TMR0_DefaultInterruptHandler 2DF 0 CODE 0
_TMR2 28C 0 ABS 0
__size_of_PWM3_Initialize 0 0 ABS 0
_LATA 18 0 ABS 0
_LATB 19 0 ABS 0
_LATC 1A 0 ABS 0
_WPUA 1F39 0 ABS 0
_WPUB 1F44 0 ABS 0
_WPUC 1F4F 0 ABS 0
_T2PR 28D 0 ABS 0
__end_of_PIN_MANAGER_Initialize FD 0 CODE 0
__end_of_ADC_DefaultInterruptHandler 2E2 0 CODE 0
__end_of_TMR1_Initialize 1F7 0 CODE 0
_prec 44 0 BANK0 1
_main 164 0 CODE 0
___sp 0 0 STACK 2
btemp 7E 0 ABS 0
start 31 0 CODE 0
_nout 40 0 BANK0 1
__size_of_ADC_SetInterruptHandler 0 0 ABS 0
_TMR0H 59D 0 ABS 0
_TMR1H 20D 0 ABS 0
printf@ap 5A 0 BANK0 1
_TMR0L 59C 0 ABS 0
_TMR1L 20C 0 ABS 0
_TRISA 12 0 ABS 0
_T1CLK 211 0 ABS 0
_TRISB 13 0 ABS 0
_TRISC 14 0 ABS 0
reset_vec 0 0 CODE 0
_OSCEN 891 0 ABS 0
_T1CON 20E 0 ABS 0
_T2CON 28E 0 ABS 0
_T2HLT 28F 0 ABS 0
__size_of_vfprintf 0 0 ABS 0
wtemp0 7E 0 ABS 0
_T2TMR 28C 0 ABS 0
_EUSART1_Write 27B 0 CODE 0
_T2RST 291 0 ABS 0
__end_of_EUSART1_Initialize 1AB 0 CODE 0
__Hconfig 800C 0 CONFIG 4
__Lconfig 0 0 CONFIG 4
__Hstringtext1 0 0 ABS 0
__Lstringtext1 0 0 ABS 0
_IOCCF2_InterruptHandler 69 0 BANK0 1
__size_of_SPI1_Initialize 0 0 ABS 0
__pstringtext1 2D4 0 STRCODE 0
__Hbigram 0 0 ABS 0
__Lbigram 0 0 ABS 0
__end_of_TMR0_SetInterruptHandler 2B1 0 CODE 0
EUSART1_SetOverrunErrorHandler@interruptHandler 70 0 COMMON 1
__Hram 0 0 ABS 0
__Lram 0 0 ABS 0
_putch 2A5 0 CODE 0
_fputc FD 0 CODE 0
_width 42 0 BANK0 1
_flags 46 0 BANK0 1
_vfprintf 13C 0 CODE 0
__end_of_TMR2_Initialize 26E 0 CODE 0
int$flags 7E 0 ABS 0
__Hfunctab 0 0 ENTRY 0
__Lfunctab 0 0 ENTRY 0
__end_of_WDT_Initialize 2DF 0 CODE 0
_T0CON0 59E 0 ABS 0
_ADCON0 9D 0 ABS 0
_T0CON1 59F 0 ABS 0
_ADCON1 9E 0 ABS 0
_INTERRUPT_InterruptManager 4 0 CODE 0
__end_of_IOCCF2_SetInterruptHandler 2B7 0 CODE 0
__end_of_vfpfcnvrt B9 0 CODE 0
__size_of_IOCCF2_DefaultInterruptHandler 0 0 ABS 0
__end_of_putch 2AB 0 CODE 0
__Hcommon 0 0 ABS 0
__Lcommon 0 0 ABS 0
_PIE0bits 716 0 ABS 0
_PIE1bits 717 0 ABS 0
__Heeprom_data 0 0 EEDATA 3
__Leeprom_data 0 0 EEDATA 3
_PIR0bits 70C 0 ABS 0
_PIR1bits 70D 0 ABS 0
___int_sp 0 0 STACK 2
_ANSELA 1F38 0 ABS 0
_ANSELB 1F43 0 ABS 0
_ODCONA 1F3A 0 ABS 0
_RC1REG 119 0 ABS 0
_ANSELC 1F4E 0 ABS 0
_ODCONB 1F45 0 ABS 0
_TX1REG 11A 0 ABS 0
_RC1STA 11D 0 ABS 0
_ODCONC 1F50 0 ABS 0
_INLVLA 1F3C 0 ABS 0
_T1GATE 210 0 ABS 0
_TX1STA 11E 0 ABS 0
_INLVLB 1F47 0 ABS 0
_INLVLC 1F52 0 ABS 0
__end_of_ADC_Initialize 242 0 CODE 0
__end_of_PWM3_Initialize 29F 0 CODE 0
_ADRESH 9C 0 ABS 0
_T1GCON 20F 0 ABS 0
__Habs1 0 0 ABS 0
__Labs1 0 0 ABS 0
_ADRESL 9B 0 ABS 0
_WDTCON 80C 0 ABS 0
__Hsfr0 0 0 ABS 0
__Lsfr0 0 0 ABS 0
__Hsfr1 0 0 ABS 0
__Lsfr1 0 0 ABS 0
__Hsfr2 0 0 ABS 0
__Lsfr2 0 0 ABS 0
__Hsfr3 0 0 ABS 0
_OSCFRQ 893 0 ABS 0
__Lsfr3 0 0 ABS 0
_RC4PPS 1F24 0 ABS 0
__Hsfr4 0 0 ABS 0
_RC6PPS 1F26 0 ABS 0
_RB7PPS 1F1F 0 ABS 0
__Lsfr4 0 0 ABS 0
_RX1PPS 1ECB 0 ABS 0
__Hsfr5 0 0 ABS 0
__Lsfr5 0 0 ABS 0
__Hsfr6 0 0 ABS 0
__size_of_fputc 0 0 ABS 0
__Lsfr6 0 0 ABS 0
__Hsfr7 0 0 ABS 0
__Lsfr7 0 0 ABS 0
__Hsfr8 0 0 ABS 0
__Lsfr8 0 0 ABS 0
__Hsfr9 0 0 ABS 0
__Lsfr9 0 0 ABS 0
TMR0_ISR@CountCallBack 48 0 BANK0 1
_EUSART1_OverrunErrorHandler 65 0 BANK0 1
_EUSART1_Initialize 189 0 CODE 0
fputc@c 72 0 COMMON 1
___stackhi 21EF 0 ABS 0
_ADC_SetInterruptHandler 2C9 0 CODE 0
__end_of_ADC_SetInterruptHandler 2CF 0 CODE 0
__Hcode 0 0 ABS 0
__Lcode 0 0 ABS 0
__HcstackBANK0 0 0 ABS 0
__LcstackBANK0 0 0 ABS 0
_printf 220 0 CODE 0
__pcstackBANK0 4B 0 BANK0 1
__Hstringtext2 0 0 ABS 0
__Lstringtext2 0 0 ABS 0
__Hinit 31 0 CODE 0
__Linit 31 0 CODE 0
__pstringtext2 285 0 STRCODE 0
__end_of_main 189 0 CODE 0
__end_of_EUSART1_SetFramingErrorHandler 2C3 0 CODE 0
__Htext 0 0 ABS 0
__Ltext 0 0 ABS 0
?_vfprintf 50 0 BANK0 1
end_of_initialization 3B 0 CODE 0
__HnvBANK0 0 0 ABS 0
__LnvBANK0 0 0 ABS 0
___stacklo 204B 0 ABS 0
__size_of_EUSART1_SetFramingErrorHandler 0 0 ABS 0
__pnvBANK0 5D 0 BANK0 1
__size_of_TMR0_SetInterruptHandler 0 0 ABS 0
printf@fmt 58 0 BANK0 1
__Hsfr10 0 0 ABS 0
__Lsfr10 0 0 ABS 0
__Hsfr20 0 0 ABS 0
__Lsfr20 0 0 ABS 0
__Hsfr30 0 0 ABS 0
__Hsfr11 0 0 ABS 0
__Lsfr30 0 0 ABS 0
__Lsfr11 0 0 ABS 0
__Hsfr40 0 0 ABS 0
__Hsfr21 0 0 ABS 0
__Lsfr40 0 0 ABS 0
__Lsfr21 0 0 ABS 0
__Hsfr50 0 0 ABS 0
__Hsfr31 0 0 ABS 0
__Hsfr12 0 0 ABS 0
__Lsfr50 0 0 ABS 0
__Lsfr31 0 0 ABS 0
__Lsfr12 0 0 ABS 0
__Hsfr60 0 0 ABS 0
__Hsfr41 0 0 ABS 0
__Hsfr22 0 0 ABS 0
__Lsfr60 0 0 ABS 0
__Lsfr41 0 0 ABS 0
__Lsfr22 0 0 ABS 0
__Hsfr51 0 0 ABS 0
__Hsfr32 0 0 ABS 0
__Hsfr13 0 0 ABS 0
__Lsfr51 0 0 ABS 0
__Lsfr32 0 0 ABS 0
__Lsfr13 0 0 ABS 0
vfprintf@fmt 50 0 BANK0 1
__Hsfr61 0 0 ABS 0
__Hsfr42 0 0 ABS 0
__Hsfr23 0 0 ABS 0
__Lsfr61 0 0 ABS 0
__Lsfr42 0 0 ABS 0
__Lsfr23 0 0 ABS 0
__Hsfr52 0 0 ABS 0
__Hsfr33 0 0 ABS 0
__Hsfr14 0 0 ABS 0
__Lsfr52 0 0 ABS 0
__Lsfr33 0 0 ABS 0
__Lsfr14 0 0 ABS 0
__Hsfr62 0 0 ABS 0
__Hsfr43 0 0 ABS 0
__Hsfr24 0 0 ABS 0
__Lsfr62 0 0 ABS 0
__Lsfr43 0 0 ABS 0
__Lsfr24 0 0 ABS 0
__Hsfr53 0 0 ABS 0
__Hsfr34 0 0 ABS 0
__Hsfr15 0 0 ABS 0
__Lsfr53 0 0 ABS 0
__Lsfr34 0 0 ABS 0
__Lsfr15 0 0 ABS 0
__Hsfr63 0 0 ABS 0
__Hsfr44 0 0 ABS 0
__Hsfr25 0 0 ABS 0
__Lsfr63 0 0 ABS 0
__Lsfr44 0 0 ABS 0
__Lsfr25 0 0 ABS 0
__Hsfr54 0 0 ABS 0
__Hsfr35 0 0 ABS 0
__Hsfr16 0 0 ABS 0
__Lsfr54 0 0 ABS 0
__Lsfr35 0 0 ABS 0
__Lsfr16 0 0 ABS 0
__Hsfr45 0 0 ABS 0
__Hsfr26 0 0 ABS 0
__Lsfr45 0 0 ABS 0
__Lsfr26 0 0 ABS 0
__size_of_putch 0 0 ABS 0
__Hsfr55 0 0 ABS 0
__Hsfr36 0 0 ABS 0
__Hsfr17 0 0 ABS 0
__Lsfr55 0 0 ABS 0
__Lsfr36 0 0 ABS 0
__Lsfr17 0 0 ABS 0
__Hsfr46 0 0 ABS 0
__Hsfr27 0 0 ABS 0
__Lsfr46 0 0 ABS 0
__Lsfr27 0 0 ABS 0
__Hsfr56 0 0 ABS 0
__Hsfr37 0 0 ABS 0
__Hsfr18 0 0 ABS 0
__Lsfr56 0 0 ABS 0
__Lsfr37 0 0 ABS 0
__Lsfr18 0 0 ABS 0
__Hsfr47 0 0 ABS 0
__Hsfr28 0 0 ABS 0
_SSP1ADD 18D 0 ABS 0
__Lsfr47 0 0 ABS 0
__Lsfr28 0 0 ABS 0
__Hsfr57 0 0 ABS 0
__Hsfr38 0 0 ABS 0
__Hsfr19 0 0 ABS 0
__Lsfr57 0 0 ABS 0
__Lsfr38 0 0 ABS 0
__Lsfr19 0 0 ABS 0
__Hsfr48 0 0 ABS 0
__Hsfr29 0 0 ABS 0
__Lsfr48 0 0 ABS 0
__Lsfr29 0 0 ABS 0
__Hsfr58 0 0 ABS 0
__Hsfr39 0 0 ABS 0
__Lsfr58 0 0 ABS 0
__Lsfr39 0 0 ABS 0
__Hsfr49 0 0 ABS 0
__Lsfr49 0 0 ABS 0
_IOCCFbits 1F55 0 ABS 0
__Hsfr59 0 0 ABS 0
__Lsfr59 0 0 ABS 0
vfprintf@ap 52 0 BANK0 1
_TRISCbits 14 0 ABS 0
_IOCCNbits 1F54 0 ABS 0
_PWM3DCH 315 0 ABS 0
_IOCCPbits 1F53 0 ABS 0
_T1CONbits 20E 0 ABS 0
__Hstrings 0 0 ABS 0
_T2CONbits 28E 0 ABS 0
__Lstrings 0 0 ABS 0
_T2HLTbits 28F 0 ABS 0
_SLRCONA 1F3B 0 ABS 0
_T2RSTbits 291 0 ABS 0
_PWM3DCL 314 0 ABS 0
_SLRCONB 1F46 0 ABS 0
_SLRCONC 1F51 0 ABS 0
_SP1BRGH 11C 0 ABS 0
_SSP1BUF 18C 0 ABS 0
_SYSTEM_Initialize 1AB 0 CODE 0
_SP1BRGL 11B 0 ABS 0
_OSCTUNE 892 0 ABS 0
_PWM3CON 316 0 ABS 0
__Hbank0 0 0 ABS 0
__Lbank0 0 0 ABS 0
__Hbank1 0 0 ABS 0
__Lbank1 0 0 ABS 0
__Hbank2 0 0 ABS 0
__Lbank2 0 0 ABS 0
_TMR0_SetInterruptHandler 2AB 0 CODE 0
__Hbank3 0 0 ABS 0
__Lbank3 0 0 ABS 0
___latbits 1 0 ABS 0
__Hbank4 0 0 ABS 0
__Lbank4 0 0 ABS 0
__Hbank5 0 0 ABS 0
__Lbank5 0 0 ABS 0
vfprintf@fp 55 0 BANK0 1
__Hpowerup 0 0 CODE 0
__Lpowerup 0 0 CODE 0
__Hbank6 0 0 ABS 0
__Lbank6 0 0 ABS 0
__size_of_ADC_DefaultInterruptHandler 0 0 ABS 0
__Hbank7 0 0 BANK7 1
__Lbank7 0 0 BANK7 1
__Hbank8 0 0 BANK8 1
__Lbank8 0 0 BANK8 1
__Hbank9 0 0 BANK9 1
__Lbank9 0 0 BANK9 1
_ADC_ISR 251 0 CODE 0
__ptext1 220 0 CODE 0
__ptext2 13C 0 CODE 0
__ptext3 3F 0 CODE 0
__ptext4 FD 0 CODE 0
__ptext5 2A5 0 CODE 0
__ptext6 27B 0 CODE 0
__ptext7 1AB 0 CODE 0
__ptext8 2DC 0 CODE 0
__ptext9 260 0 CODE 0
_vfpfcnvrt 3F 0 CODE 0
__Hclrtext 0 0 ABS 0
_EUSART1_SetFramingErrorHandler 2BD 0 CODE 0
__Lclrtext 0 0 ABS 0
_IOCCF2_ISR 242 0 CODE 0
__Hstringtext3 0 0 ABS 0
__Lstringtext3 0 0 ABS 0
_SSP1CLKPPS 1EC5 0 ABS 0
__pstringtext3 2D8 0 STRCODE 0
_TMR0_InterruptHandler 5D 0 BANK0 1
__size_of_TMR0_ISR 0 0 ABS 0
__size_of_printf 0 0 ABS 0
_SSP1DATPPS 1EC6 0 ABS 0
__end_of_TMR0_DefaultInterruptHandler 2E0 0 CODE 0
__end_of__initialization 3B 0 CODE 0
_ADC_DefaultInterruptHandler 2E1 0 CODE 0
_PIN_MANAGER_IOC 28E 0 CODE 0
__end_of_TMR0_CallBack 27B 0 CODE 0
__size_of_TMR0_DefaultInterruptHandler 0 0 ABS 0
_SPI1_Initialize 1F7 0 CODE 0
_TMR0_Initialize 20C 0 CODE 0
_TMR1_Initialize 1E1 0 CODE 0
_TMR2_Initialize 260 0 CODE 0
_PWM3_Initialize 297 0 CODE 0
fputc@fp 74 0 COMMON 1
EUSART1_Write@txData 70 0 COMMON 1
__Hstack 0 0 STACK 2
__Lstack 0 0 STACK 2
__Hspace_0 2E2 0 ABS 0
__Lspace_0 0 0 ABS 0
?_printf 58 0 BANK0 1
__Hspace_1 7E 0 ABS 0
__Lspace_1 0 0 ABS 0
_IOCCF2_DefaultInterruptHandler 2E0 0 CODE 0
__Hspace_2 0 0 ABS 0
__Lspace_2 0 0 ABS 0
__Hcinit 3F 0 CODE 0
__Lcinit 33 0 CODE 0
__Hspace_3 0 0 ABS 0
__Lspace_3 0 0 ABS 0
IOCCF2_SetInterruptHandler@InterruptHandler 70 0 COMMON 1
__end_of_EUSART1_SetOverrunErrorHandler 2BD 0 CODE 0
__size_of_main 0 0 ABS 0
__end_of_fputc 13C 0 CODE 0
__end_of_INTERRUPT_InterruptManager 31 0 CODE 0
__size_of_TMR0_CallBack 0 0 ABS 0
__Hspace_4 10013 0 ABS 0
__Lspace_4 0 0 ABS 0
_EUSART1_SetErrorHandler 2C3 0 CODE 0
__size_of_TMR0_Initialize 0 0 ABS 0
_PIN_MANAGER_Initialize B9 0 CODE 0
__Hstringtext4 0 0 ABS 0
__Lstringtext4 0 0 ABS 0
__end_of_EUSART1_SetErrorHandler 2C9 0 CODE 0
__pstringtext4 0 0 STRCODE 0
__end_of_EUSART1_Write 285 0 CODE 0
clear_ram0 29F 0 CODE 0
__size_of_SYSTEM_Initialize 0 0 ABS 0
putch@txData 71 0 COMMON 1
__HbssBANK0 0 0 ABS 0
__LbssBANK0 0 0 ABS 0
_SSP1CON1 190 0 ABS 0
__Hbank10 0 0 BANK10 1
__pbssBANK0 20 0 BANK0 1
__Lbank10 0 0 BANK10 1
__Hbank20 0 0 BANK20 1
__Lbank20 0 0 BANK20 1
_SSP1CON2 191 0 ABS 0
__Hbank30 0 0 BANK30 1
__Hbank11 0 0 BANK11 1
__Lbank30 0 0 BANK30 1
__Lbank11 0 0 BANK11 1
__end_of_PIN_MANAGER_IOC 297 0 CODE 0
__Hbank40 0 0 BANK40 1
__Hbank21 0 0 BANK21 1
__Lbank40 0 0 BANK40 1
__Lbank21 0 0 BANK21 1
__end_of_OSCILLATOR_Initialize 2D4 0 CODE 0
_EUSART1_ErrorHandler 63 0 BANK0 1
__Hbank50 0 0 BANK50 1
__Hbank31 0 0 BANK31 1
__Hbank12 0 0 BANK12 1
__Lbank50 0 0 BANK50 1
__Lbank31 0 0 BANK31 1
__Lbank12 0 0 BANK12 1
__end_of_SYSTEM_Initialize 1CA 0 CODE 0
__Hbank60 0 0 BANK60 1
__Hbank41 0 0 BANK41 1
__Hbank22 0 0 BANK22 1
__Lbank60 0 0 BANK60 1
__Lbank41 0 0 BANK41 1
__Lbank22 0 0 BANK22 1
__Hbank51 0 0 BANK51 1
__Hbank32 0 0 BANK32 1
__Hbank13 0 0 BANK13 1
__Lbank51 0 0 BANK51 1
__Lbank32 0 0 BANK32 1
__Lbank13 0 0 BANK13 1
_EUSART1_FramingErrorHandler 67 0 BANK0 1
__Hbank61 0 0 BANK61 1
__Hbank42 0 0 BANK42 1
__Hbank23 0 0 BANK23 1
__Lbank61 0 0 BANK61 1
__Lbank42 0 0 BANK42 1
__Lbank23 0 0 BANK23 1
__Hbank52 0 0 BANK52 1
__Hbank33 0 0 BANK33 1
__Hbank14 0 0 BANK14 1
__Lbank52 0 0 BANK52 1
__Lbank33 0 0 BANK33 1
__Lbank14 0 0 BANK14 1
_EUSART1_DefaultFramingErrorHandler 0 0 ABS 0
__Hbank62 0 0 BANK62 1
__Hbank43 0 0 BANK43 1
__Hbank24 0 0 BANK24 1
__Lbank62 0 0 BANK62 1
__Lbank43 0 0 BANK43 1
__Lbank24 0 0 BANK24 1
__ptext10 1E1 0 CODE 0
__Hbank53 0 0 BANK53 1
__Hbank34 0 0 BANK34 1
__Hbank15 0 0 BANK15 1
__Lbank53 0 0 BANK53 1
__Lbank34 0 0 BANK34 1
__Lbank15 0 0 BANK15 1
__ptext20 2BD 0 CODE 0
__Hbank63 0 0 BANK63 1
__Hbank44 0 0 BANK44 1
__Hbank25 0 0 BANK25 1
__Lbank63 0 0 BANK63 1
__Lbank44 0 0 BANK44 1
__Lbank25 0 0 BANK25 1
__ptext11 20C 0 CODE 0
__ptext30 2E0 0 CODE 0
__Hbank54 0 0 BANK54 1
__Hbank35 0 0 BANK35 1
__Hbank16 0 0 BANK16 1
__Lbank54 0 0 BANK54 1
__Lbank35 0 0 BANK35 1
__Lbank16 0 0 BANK16 1
__ptext21 2C3 0 CODE 0
__Hbank45 0 0 BANK45 1
__Hbank26 0 0 BANK26 1
__Lbank45 0 0 BANK45 1
__Lbank26 0 0 BANK26 1
_TMR0_CallBack 26E 0 CODE 0
__ptext12 2AB 0 CODE 0
__ptext31 251 0 CODE 0
__Hbank55 0 0 BANK55 1
__Hbank36 0 0 BANK36 1
__Hbank17 0 0 BANK17 1
__Lbank55 0 0 BANK55 1
__Lbank36 0 0 BANK36 1
__Lbank17 0 0 BANK17 1
__ptext22 232 0 CODE 0
__Hbank46 0 0 BANK46 1
__Hbank27 0 0 BANK27 1
__Lbank46 0 0 BANK46 1
_EUSART1_DefaultOverrunErrorHandler 0 0 ABS 0
__Lbank27 0 0 BANK27 1
__ptext13 1F7 0 CODE 0
__ptext32 2E1 0 CODE 0
_T0CON0bits 59E 0 ABS 0
__Hbank56 0 0 BANK56 1
__Hbank37 0 0 BANK37 1
__Hbank18 0 0 BANK18 1
__Lbank56 0 0 BANK56 1
__Lbank37 0 0 BANK37 1
__Lbank18 0 0 BANK18 1
_ADCON0bits 9D 0 ABS 0
__ptext23 2C9 0 CODE 0
__Hbank47 0 0 BANK47 1
__Hbank28 0 0 BANK28 1
__Lbank47 0 0 BANK47 1
__Lbank28 0 0 BANK28 1
__ptext14 297 0 CODE 0
__Hbank57 0 0 BANK57 1
__Hbank38 0 0 BANK38 1
__Hbank19 0 0 BANK19 1
__Lbank57 0 0 BANK57 1
__Lbank38 0 0 BANK38 1
__Lbank19 0 0 BANK19 1
__Hbank48 0 0 BANK48 1
__Hbank29 0 0 BANK29 1
__Lbank48 0 0 BANK48 1
__Lbank29 0 0 BANK29 1
__ptext15 B9 0 CODE 0
__Hbank58 0 0 BANK58 1
__Hbank39 0 0 BANK39 1
__Lbank58 0 0 BANK58 1
__Lbank39 0 0 BANK39 1
__ptext25 1CA 0 CODE 0
__Hbank49 0 0 BANK49 1
__Lbank49 0 0 BANK49 1
__ptext16 2B1 0 CODE 0
__Hbank59 0 0 BANK59 1
__Lbank59 0 0 BANK59 1
__ptext26 26E 0 CODE 0
__end_of_printf 232 0 CODE 0
__ptext17 2CF 0 CODE 0
__end_of_SPI1_Initialize 20C 0 CODE 0
__ptext27 2DF 0 CODE 0
__ptext18 189 0 CODE 0
_RC1STAbits 11D 0 ABS 0
_TX1STAbits 11E 0 ABS 0
_EUSART1_SetOverrunErrorHandler 2B7 0 CODE 0
__ptext28 28E 0 CODE 0
__ptext19 2B7 0 CODE 0
__end_of_IOCCF2_DefaultInterruptHandler 2E1 0 CODE 0
__ptext29 242 0 CODE 0
_T1GCONbits 20F 0 ABS 0
_timer1ReloadVal 5F 0 BANK0 1
_INTCONbits B 0 ABS 0
__Hend_init 33 0 CODE 0
__Lend_init 31 0 CODE 0
_ADC_Initialize 232 0 CODE 0
vfpfcnvrt@fmt 7A 0 COMMON 1
_WDT_Initialize 2DC 0 CODE 0
__size_of_ADC_ISR 0 0 ABS 0
_spi1_configuration 2D4 0 STRCODE 0
EUSART1_SetErrorHandler@interruptHandler 70 0 COMMON 1
__size_of_TMR1_Initialize 0 0 ABS 0
_OSCILLATOR_Initialize 2CF 0 CODE 0
__size_of_INTERRUPT_InterruptManager 0 0 ABS 0
__Hreset_vec 2 0 CODE 0
__end_of_ADC_ISR 260 0 CODE 0
__Lreset_vec 0 0 CODE 0
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0
__end_of_IOCCF2_ISR 251 0 CODE 0
_BAUD1CON 11F 0 ABS 0
EUSART1_SetFramingErrorHandler@interruptHandler 70 0 COMMON 1
__size_of_EUSART1_Initialize 0 0 ABS 0
ADC_SetInterruptHandler@InterruptHandler 70 0 COMMON 1
vfpfcnvrt@ap 7B 0 COMMON 1
_T2CLKCON 290 0 ABS 0
_IOCCF2_SetInterruptHandler 2B1 0 CODE 0
intlevel0 0 0 ENTRY 0
__end_of_TMR0_ISR 1E1 0 CODE 0
_SSP1STAT 18F 0 ABS 0
intlevel1 0 0 ENTRY 0
vfprintf@cfmt 56 0 BANK0 1
intlevel2 0 0 ENTRY 0
intlevel3 0 0 ENTRY 0
__end_of_vfprintf 164 0 CODE 0
intlevel4 0 0 ENTRY 0
_SSP1CON1bits 190 0 ABS 0
intlevel5 0 0 ENTRY 0
__size_of_WDT_Initialize 0 0 ABS 0
_T1CKIPPS 1E92 0 ABS 0
_TMR0_ISR 1CA 0 CODE 0
_ADACTPPS 1EC3 0 ABS 0
__size_of_EUSART1_Write 0 0 ABS 0
__HcstackCOMMON 0 0 ABS 0
__LcstackCOMMON 0 0 ABS 0
_EUSART1_DefaultErrorHandler 0 0 ABS 0
__pcstackCOMMON 70 0 COMMON 1
__size_of_IOCCF2_ISR 0 0 ABS 0
start_initialization 33 0 CODE 0
TMR0_SetInterruptHandler@InterruptHandler 70 0 COMMON 1
__end_of_spi1_configuration 2D8 0 STRCODE 0
__Hmaintext 0 0 ABS 0
__Lmaintext 0 0 ABS 0
?_vfpfcnvrt 7A 0 COMMON 1
__pmaintext 164 0 CODE 0
__size_of_ADC_Initialize 0 0 ABS 0
vfpfcnvrt@fp 7C 0 COMMON 1
__size_of_OSCILLATOR_Initialize 0 0 ABS 0
__size_of_EUSART1_SetOverrunErrorHandler 0 0 ABS 0
__initialization 33 0 CODE 0
__size_of_TMR2_Initialize 0 0 ABS 0
_ADC_InterruptHandler 61 0 BANK0 1
__end_of_TMR0_Initialize 220 0 CODE 0
__size_of_vfpfcnvrt 0 0 ABS 0
_eusart1RxLastError 4A 0 BANK0 1
%segments
reset_vec 0 3 CODE 0 0
intentry 8 509 CODE 8 0
cstackCOMMON 70 7D COMMON 70 1
bssBANK0 20 6A BANK0 20 1
stringtext2 50A 51B STRCODE 50A 0
text28 51C 5A7 CODE 51C 0
stringtext1 5A8 5B7 STRCODE 5A8 0
text8 5B8 5C3 CODE 5B8 0
%locals
dist/default/debug/test_nano.debug.o
/tmp/xcI1D4Kic.s
4428 33 0 CODE 0
4431 33 0 CODE 0
4473 33 0 CODE 0
4474 34 0 CODE 0
4475 35 0 CODE 0
4476 36 0 CODE 0
4477 37 0 CODE 0
4478 38 0 CODE 0
4484 3B 0 CODE 0
4486 3B 0 CODE 0
4487 3C 0 CODE 0
4488 3D 0 CODE 0
4462 29F 0 CODE 0
4463 29F 0 CODE 0
4464 2A0 0 CODE 0
4465 2A0 0 CODE 0
4466 2A1 0 CODE 0
4467 2A2 0 CODE 0
4468 2A3 0 CODE 0
4469 2A4 0 CODE 0
main.c
49 164 0 CODE 0
52 164 0 CODE 0
58 167 0 CODE 0
61 168 0 CODE 0
68 169 0 CODE 0
76 171 0 CODE 0
77 179 0 CODE 0
/Applications/microchip/xc8/v2.32/pic/sources/c99/common/printf.c
5 220 0 CODE 0
9 220 0 CODE 0
10 225 0 CODE 0
13 231 0 CODE 0
/Applications/microchip/xc8/v2.32/pic/sources/c99/common/doprnt.c
1390 13C 0 CODE 0
1395 13E 0 CODE 0
1396 142 0 CODE 0
1397 144 0 CODE 0
1398 145 0 CODE 0
1397 156 0 CODE 0
1400 15F 0 CODE 0
1404 163 0 CODE 0
692 3F 0 CODE 0
702 40 0 CODE 0
703 52 0 CODE 0
703 58 0 CODE 0
705 5A 0 CODE 0
706 5E 0 CODE 0
1372 62 0 CODE 0
1373 73 0 CODE 0
1373 79 0 CODE 0
1374 7B 0 CODE 0
1375 86 0 CODE 0
1379 8B 0 CODE 0
1379 91 0 CODE 0
1380 93 0 CODE 0
1384 96 0 CODE 0
1385 AF 0 CODE 0
1385 B5 0 CODE 0
1387 B8 0 CODE 0
/Applications/microchip/xc8/v2.32/pic/sources/c99/common/nf_fputc.c
8 FD 0 CODE 0
12 FD 0 CODE 0
13 107 0 CODE 0
14 10B 0 CODE 0
15 10C 0 CODE 0
15 12B 0 CODE 0
15 12F 0 CODE 0
20 133 0 CODE 0
20 139 0 CODE 0
24 13B 0 CODE 0
mcc_generated_files/eusart1.c
146 2A5 0 CODE 0
148 2A6 0 CODE 0
149 2AA 0 CODE 0
132 27B 0 CODE 0
134 27C 0 CODE 0
136 27C 0 CODE 0
134 27C 0 CODE 0
138 281 0 CODE 0
139 284 0 CODE 0
mcc_generated_files/mcc.c
50 1AB 0 CODE 0
53 1AB 0 CODE 0
54 1AE 0 CODE 0
55 1B1 0 CODE 0
56 1B4 0 CODE 0
57 1B7 0 CODE 0
58 1BA 0 CODE 0
59 1BD 0 CODE 0
60 1C0 0 CODE 0
61 1C3 0 CODE 0
62 1C6 0 CODE 0
63 1C9 0 CODE 0
75 2DC 0 CODE 0
78 2DC 0 CODE 0
79 2DE 0 CODE 0
mcc_generated_files/tmr2.c
62 260 0 CODE 0
67 260 0 CODE 0
70 263 0 CODE 0
73 264 0 CODE 0
76 265 0 CODE 0
79 267 0 CODE 0
82 268 0 CODE 0
85 26A 0 CODE 0
86 26D 0 CODE 0
mcc_generated_files/tmr1.c
63 1E1 0 CODE 0
68 1E1 0 CODE 0
71 1E3 0 CODE 0
74 1E4 0 CODE 0
77 1E5 0 CODE 0
80 1E7 0 CODE 0
83 1E9 0 CODE 0
86 1EB 0 CODE 0
89 1F3 0 CODE 0
90 1F6 0 CODE 0
mcc_generated_files/tmr0.c
61 20C 0 CODE 0
66 20C 0 CODE 0
69 20F 0 CODE 0
72 211 0 CODE 0
75 212 0 CODE 0
78 214 0 CODE 0
81 215 0 CODE 0
84 21C 0 CODE 0
85 21F 0 CODE 0
150 2AB 0 CODE 0
151 2AB 0 CODE 0
152 2B0 0 CODE 0
mcc_generated_files/spi1.c
62 1F7 0 CODE 0
65 1F7 0 CODE 0
66 1FA 0 CODE 0
67 1FC 0 CODE 0
68 1FF 0 CODE 0
70 201 0 CODE 0
71 204 0 CODE 0
72 205 0 CODE 0
73 207 0 CODE 0
74 209 0 CODE 0
75 20B 0 CODE 0
mcc_generated_files/pwm3.c
58 297 0 CODE 0
62 297 0 CODE 0
65 29A 0 CODE 0
68 29C 0 CODE 0
70 29E 0 CODE 0
mcc_generated_files/pin_manager.c
57 B9 0 CODE 0
62 B9 0 CODE 0
63 BB 0 CODE 0
64 BC 0 CODE 0
69 BD 0 CODE 0
70 BF 0 CODE 0
71 C1 0 CODE 0
76 C3 0 CODE 0
77 C6 0 CODE 0
78 C8 0 CODE 0
83 CA 0 CODE 0
84 CB 0 CODE 0
85 CC 0 CODE 0
90 CE 0 CODE 0
91 CF 0 CODE 0
92 D0 0 CODE 0
97 D1 0 CODE 0
98 D3 0 CODE 0
99 D5 0 CODE 0
104 D7 0 CODE 0
105 D9 0 CODE 0
106 DB 0 CODE 0
113 DD 0 CODE 0
115 DE 0 CODE 0
117 DF 0 CODE 0
122 E0 0 CODE 0
125 E7 0 CODE 0
128 E9 0 CODE 0
129 EC 0 CODE 0
130 EE 0 CODE 0
131 F0 0 CODE 0
132 F2 0 CODE 0
133 F5 0 CODE 0
134 F7 0 CODE 0
135 F9 0 CODE 0
136 FC 0 CODE 0
165 2B1 0 CODE 0
166 2B1 0 CODE 0
167 2B6 0 CODE 0
mcc_generated_files/mcc.c
65 2CF 0 CODE 0
68 2CF 0 CODE 0
70 2D1 0 CODE 0
72 2D2 0 CODE 0
73 2D3 0 CODE 0
mcc_generated_files/eusart1.c
66 189 0 CODE 0
71 189 0 CODE 0
74 18C 0 CODE 0
77 18E 0 CODE 0
80 190 0 CODE 0
83 192 0 CODE 0
86 193 0 CODE 0
87 19A 0 CODE 0
88 1A1 0 CODE 0
90 1A8 0 CODE 0
92 1AA 0 CODE 0
170 2B7 0 CODE 0
171 2B7 0 CODE 0
172 2BC 0 CODE 0
166 2BD 0 CODE 0
167 2BD 0 CODE 0
168 2C2 0 CODE 0
174 2C3 0 CODE 0
175 2C3 0 CODE 0
176 2C8 0 CODE 0
mcc_generated_files/adc.c
67 232 0 CODE 0
72 232 0 CODE 0
75 234 0 CODE 0
78 235 0 CODE 0
81 236 0 CODE 0
84 238 0 CODE 0
87 23A 0 CODE 0
88 241 0 CODE 0
156 2C9 0 CODE 0
157 2C9 0 CODE 0
158 2CE 0 CODE 0
mcc_generated_files/interrupt_manager.c
52 4 0 CODE 0
55 6 0 CODE 0
57 F 0 CODE 0
58 12 0 CODE 0
59 13 0 CODE 0
61 1B 0 CODE 0
62 1E 0 CODE 0
63 1F 0 CODE 0
65 23 0 CODE 0
67 2B 0 CODE 0
68 2E 0 CODE 0
77 2F 0 CODE 0
78 2F 0 CODE 0
mcc_generated_files/tmr0.c
121 1CA 0 CODE 0
126 1CA 0 CODE 0
128 1CC 0 CODE 0
128 1D4 0 CODE 0
128 1D6 0 CODE 0
131 1DA 0 CODE 0
134 1DD 0 CODE 0
138 1E0 0 CODE 0
140 26E 0 CODE 0
144 26E 0 CODE 0
146 275 0 CODE 0
148 27A 0 CODE 0
154 2DF 0 CODE 0
157 2DF 0 CODE 0
mcc_generated_files/pin_manager.c
138 28E 0 CODE 0
141 28E 0 CODE 0
143 293 0 CODE 0
145 296 0 CODE 0
150 242 0 CODE 0
155 242 0 CODE 0
157 249 0 CODE 0
159 24E 0 CODE 0
160 250 0 CODE 0
172 2E0 0 CODE 0
175 2E0 0 CODE 0
mcc_generated_files/adc.c
145 251 0 CODE 0
148 251 0 CODE 0
150 253 0 CODE 0
152 25A 0 CODE 0
154 25F 0 CODE 0
160 2E1 0 CODE 0
163 2E1 0 CODE 0
