Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 29 19:41:32 2020
| Host         : DESKTOP-E4CP06Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.419        0.000                      0                13731        0.037        0.000                      0                13731        3.000        0.000                       0                  5013  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                     ------------       ----------      --------------
sys_clock                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_test_clk_wiz_1_0                                               {0.000 5.000}      10.000          100.000         
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q    {0.000 20.000}     40.000          25.000          
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {0.000 40.000}     80.000          12.500          
  clkfbout_test_clk_wiz_1_0                                               {0.000 5.000}      10.000          100.000         
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                      {0.000 16.666}     33.333          30.000          
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                    {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_test_clk_wiz_1_0                                                     0.419        0.000                      0                13303        0.037        0.000                      0                13303        3.750        0.000                       0                  4617  
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q         15.204        0.000                      0                  369        0.122        0.000                      0                  369       19.020        0.000                       0                   336  
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q       32.514        0.000                      0                   57        0.219        0.000                      0                   57       39.500        0.000                       0                    51  
  clkfbout_test_clk_wiz_1_0                                                                                                                                                                                                 7.845        0.000                       0                     3  
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                           11.909        0.000                      0                  370        0.122        0.000                      0                  370       15.686        0.000                       0                   338  
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                          9.219        0.000                      0                   57        0.219        0.000                      0                   57       16.166        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                            From Clock                                                            To Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                            ----------                                                            --------                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                     test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q       36.344        0.000                      0                    1       40.869        0.000                      0                    1  
**async_default**                                                     test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                     13.049        0.000                      0                    1       17.575        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_clk_wiz_1_0
  To Clock:  clk_out1_test_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 4.570ns (48.183%)  route 4.915ns (51.817%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     3.019 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.019    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__3/O[1]
                         net (fo=3, routed)           0.475     3.828    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__4[1]
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.303     4.131 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3_i_2/O
                         net (fo=1, routed)           0.582     4.713    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[19]_i_9_0[2]
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.117 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.117    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.432 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[3]
                         net (fo=5, routed)           0.498     5.930    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[23]
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.307     6.237 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_i_4/O
                         net (fo=1, routed)           0.479     6.716    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_i_4_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.266 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.266    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[1]
                         net (fo=1, routed)           0.672     8.261    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[29]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.335     8.596 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[29]_i_1/O
                         net (fo=1, routed)           0.000     8.596    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[29]
    SLICE_X11Y35         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.446     8.451    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X11Y35         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]/C
                         clock pessimism              0.564     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)        0.075     9.015    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 4.324ns (45.967%)  route 5.083ns (54.033%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     3.019 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.019    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__3/O[1]
                         net (fo=3, routed)           0.475     3.828    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__4[1]
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.303     4.131 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3_i_2/O
                         net (fo=1, routed)           0.582     4.713    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[19]_i_9_0[2]
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.117 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.117    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.356 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[2]
                         net (fo=5, routed)           0.492     5.848    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[22]
    SLICE_X11Y33         LUT5 (Prop_lut5_I0_O)        0.301     6.149 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_1/O
                         net (fo=1, routed)           0.511     6.660    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.056 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.371 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[3]
                         net (fo=1, routed)           0.814     8.185    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[27]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.333     8.518 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[27]_i_1/O
                         net (fo=1, routed)           0.000     8.518    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[27]
    SLICE_X12Y36         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.445     8.450    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X12Y36         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)        0.118     9.057    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 4.560ns (48.508%)  route 4.840ns (51.492%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     3.019 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.019    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__3/O[1]
                         net (fo=3, routed)           0.475     3.828    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__4[1]
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.303     4.131 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3_i_2/O
                         net (fo=1, routed)           0.582     4.713    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[19]_i_9_0[2]
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.117 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.117    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.432 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[3]
                         net (fo=5, routed)           0.498     5.930    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[23]
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.307     6.237 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_i_4/O
                         net (fo=1, routed)           0.479     6.716    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_i_4_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.266 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.266    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.581 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[3]
                         net (fo=1, routed)           0.598     8.179    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[31]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.333     8.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[31]_i_1/O
                         net (fo=1, routed)           0.000     8.512    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[31]
    SLICE_X12Y36         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.445     8.450    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X12Y36         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)        0.118     9.057    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 4.331ns (46.333%)  route 5.017ns (53.667%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     3.019 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.019    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__3/O[1]
                         net (fo=3, routed)           0.475     3.828    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__4[1]
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.303     4.131 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3_i_2/O
                         net (fo=1, routed)           0.582     4.713    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[19]_i_9_0[2]
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.117 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.117    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.356 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[2]
                         net (fo=5, routed)           0.492     5.848    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[22]
    SLICE_X11Y33         LUT5 (Prop_lut5_I0_O)        0.301     6.149 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_1/O
                         net (fo=1, routed)           0.511     6.660    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.056 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.379 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[1]
                         net (fo=1, routed)           0.748     8.127    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[25]
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.332     8.459 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[25]_i_1/O
                         net (fo=1, routed)           0.000     8.459    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[25]
    SLICE_X11Y34         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.445     8.450    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X11Y34         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)        0.075     9.014    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 4.426ns (48.620%)  route 4.677ns (51.380%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     3.019 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.019    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__3/O[1]
                         net (fo=3, routed)           0.475     3.828    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__4[1]
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.303     4.131 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3_i_2/O
                         net (fo=1, routed)           0.582     4.713    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[19]_i_9_0[2]
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.117 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.117    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.432 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[3]
                         net (fo=5, routed)           0.498     5.930    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[23]
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.307     6.237 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_i_4/O
                         net (fo=1, routed)           0.479     6.716    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_i_4_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.266 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.266    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.485 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[0]
                         net (fo=1, routed)           0.435     7.920    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[28]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.295     8.215 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[28]_i_1/O
                         net (fo=1, routed)           0.000     8.215    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[28]
    SLICE_X11Y35         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.446     8.451    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X11Y35         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]/C
                         clock pessimism              0.564     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)        0.031     8.971    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 4.452ns (48.842%)  route 4.663ns (51.158%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     3.019 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.019    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__3/O[1]
                         net (fo=3, routed)           0.475     3.828    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__4[1]
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.303     4.131 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3_i_2/O
                         net (fo=1, routed)           0.582     4.713    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[19]_i_9_0[2]
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.117 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.117    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.432 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[3]
                         net (fo=5, routed)           0.498     5.930    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[23]
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.307     6.237 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_i_4/O
                         net (fo=1, routed)           0.479     6.716    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_i_4_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.266 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.266    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.505 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[2]
                         net (fo=1, routed)           0.421     7.926    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[30]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.301     8.227 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[30]_i_1/O
                         net (fo=1, routed)           0.000     8.227    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[30]
    SLICE_X12Y36         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.445     8.450    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X12Y36         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)        0.077     9.016    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 4.115ns (45.201%)  route 4.989ns (54.799%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.763     3.049 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/O[2]
                         net (fo=3, routed)           0.324     3.373    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3[2]
    SLICE_X6Y29          LUT3 (Prop_lut3_I2_O)        0.302     3.675 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_1/O
                         net (fo=1, routed)           0.722     4.397    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[3]
    SLICE_X8Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.793 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.793    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.116 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/O[1]
                         net (fo=5, routed)           0.492     5.608    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[17]
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.306     5.914 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_2/O
                         net (fo=1, routed)           0.495     6.409    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.813 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.813    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.136 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/O[1]
                         net (fo=1, routed)           0.747     7.883    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[21]
    SLICE_X11Y33         LUT3 (Prop_lut3_I2_O)        0.332     8.215 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[21]_i_1/O
                         net (fo=1, routed)           0.000     8.215    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[21]
    SLICE_X11Y33         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.444     8.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X11Y33         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[21]/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)        0.075     9.013    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[21]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 4.111ns (45.220%)  route 4.980ns (54.780%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.763     3.049 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/O[2]
                         net (fo=3, routed)           0.324     3.373    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3[2]
    SLICE_X6Y29          LUT3 (Prop_lut3_I2_O)        0.302     3.675 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_1/O
                         net (fo=1, routed)           0.722     4.397    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[3]
    SLICE_X8Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.793 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.793    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.116 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/O[1]
                         net (fo=5, routed)           0.492     5.608    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[17]
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.306     5.914 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_2/O
                         net (fo=1, routed)           0.495     6.409    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.813 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.813    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.128 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/O[3]
                         net (fo=1, routed)           0.738     7.867    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[23]
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.336     8.203 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[23]_i_1/O
                         net (fo=1, routed)           0.000     8.203    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[23]
    SLICE_X11Y34         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.445     8.450    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X11Y34         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[23]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)        0.075     9.014    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[23]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 4.190ns (46.484%)  route 4.824ns (53.516%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733     3.019 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.019    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__3/O[1]
                         net (fo=3, routed)           0.475     3.828    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__4[1]
    SLICE_X6Y31          LUT3 (Prop_lut3_I2_O)        0.303     4.131 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3_i_2/O
                         net (fo=1, routed)           0.582     4.713    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[19]_i_9_0[2]
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.117 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.117    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.356 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__4/O[2]
                         net (fo=5, routed)           0.492     5.848    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[22]
    SLICE_X11Y33         LUT5 (Prop_lut5_I0_O)        0.301     6.149 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_1/O
                         net (fo=1, routed)           0.511     6.660    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_i_1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.056 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.056    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.275 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[0]
                         net (fo=1, routed)           0.555     7.830    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[24]
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.125 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[24]_i_1/O
                         net (fo=1, routed)           0.000     8.125    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[24]
    SLICE_X11Y34         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.445     8.450    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X11Y34         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[24]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)        0.029     8.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[24]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 4.000ns (44.726%)  route 4.943ns (55.274%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.623    -0.889    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[17]/Q
                         net (fo=8, routed)           1.049     0.617    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[17]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.149     0.766 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1_i_14/O
                         net (fo=3, routed)           0.684     1.449    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[11]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.361     1.810 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4/O
                         net (fo=1, routed)           0.475     2.286    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2_i_4_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.763     3.049 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__2/O[2]
                         net (fo=3, routed)           0.324     3.373    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__3[2]
    SLICE_X6Y29          LUT3 (Prop_lut3_I2_O)        0.302     3.675 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2_i_1/O
                         net (fo=1, routed)           0.722     4.397    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[15]_i_9_0[3]
    SLICE_X8Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.793 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.793    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.116 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__3/O[1]
                         net (fo=5, routed)           0.492     5.608    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[17]
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.306     5.914 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_2/O
                         net (fo=1, routed)           0.495     6.409    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_2_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.813 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.813    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.052 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/O[2]
                         net (fo=1, routed)           0.702     7.754    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[22]
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.301     8.055 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[22]_i_1/O
                         net (fo=1, routed)           0.000     8.055    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[22]
    SLICE_X11Y34         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.445     8.450    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X11Y34         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[22]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)        0.031     8.970    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[22]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  0.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.891%)  route 0.238ns (56.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.565    -0.616    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X47Y49         FDRE                                         r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=1, routed)           0.238    -0.238    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.045    -0.193 r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.193    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.858    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X46Y53         FDRE                                         r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism              0.508    -0.349    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120    -0.229    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.075%)  route 0.218ns (53.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.567    -0.614    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X48Y49         FDSE                                         r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.473 r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.218    -0.256    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg[1]
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.045    -0.211 r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_10
    SLICE_X48Y50         FDRE                                         r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.834    -0.855    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X48Y50         FDRE                                         r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.091    -0.255    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.963%)  route 0.219ns (54.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.565    -0.616    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X47Y49         FDRE                                         r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=8, routed)           0.219    -0.257    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4][0]
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.045    -0.212 r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000    -0.212    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X47Y50         FDRE                                         r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.833    -0.857    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X47Y50         FDRE                                         r  test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.091    -0.257    test_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg9_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.283ns (62.696%)  route 0.168ns (37.304%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.562    -0.619    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y52         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg9_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg9_reg[25]/Q
                         net (fo=2, routed)           0.168    -0.310    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[31]_i_4_7[25]
    SLICE_X34Y52         LUT6 (Prop_lut6_I5_O)        0.045    -0.265 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg[25]_i_5/O
                         net (fo=1, routed)           0.000    -0.265    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg[25]_i_5_n_0
    SLICE_X34Y52         MUXF7 (Prop_muxf7_I1_O)      0.075    -0.190 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[25]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[25]_i_2_n_0
    SLICE_X34Y52         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.168 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/sha256_w[25]
    SLICE_X34Y52         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    -0.860    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/s00_axi_aclk
    SLICE_X34Y52         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[25]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.134    -0.222    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/cur_block_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.076%)  route 0.250ns (63.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.556    -0.625    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/s00_axi_aclk
    SLICE_X28Y31         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/cur_block_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/cur_block_reg[9]/Q
                         net (fo=7, routed)           0.250    -0.235    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/sha256_cur_block[9]
    SLICE_X37Y32         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.824    -0.866    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y32         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.070    -0.292    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.560    -0.621    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y35         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.424    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/M_AXI_RDATA[0]
    SLICE_X46Y35         SRLC32E                                      r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    -0.861    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/M_AXI_ACLK
    SLICE_X46Y35         SRLC32E                                      r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native/CLK
                         clock pessimism              0.252    -0.608    
    SLICE_X46Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.491    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.545%)  route 0.127ns (47.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.581    -0.600    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X58Y25         FDSE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/Q
                         net (fo=4, routed)           0.127    -0.332    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S37_in
    SLICE_X60Y26         SRL16E                                       r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.849    -0.841    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X60Y26         SRL16E                                       r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.254    -0.586    
    SLICE_X60Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.403    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.227ns (51.425%)  route 0.214ns (48.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.567    -0.614    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X57Y52         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=6, routed)           0.214    -0.272    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X57Y49         LUT6 (Prop_lut6_I1_O)        0.099    -0.173 r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.173    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0
    SLICE_X57Y49         FDSE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.838    -0.852    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X57Y49         FDSE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
                         clock pessimism              0.508    -0.343    
    SLICE_X57Y49         FDSE (Hold_fdse_C_D)         0.092    -0.251    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg11_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.283ns (62.797%)  route 0.168ns (37.203%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y52         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg11_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg11_reg[30]/Q
                         net (fo=2, routed)           0.168    -0.312    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[31]_i_4_5[30]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.267 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg[30]_i_5/O
                         net (fo=1, routed)           0.000    -0.267    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg[30]_i_5_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.193 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[30]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[30]_i_2_n_0
    SLICE_X36Y53         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.170 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/sha256_w[30]
    SLICE_X36Y53         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    -0.860    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/s00_axi_aclk
    SLICE_X36Y53         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[30]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.105    -0.251    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/pad_inst/w_in_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.206ns (44.533%)  route 0.257ns (55.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.567    -0.614    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_ACLK
    SLICE_X52Y49         FDRE                                         r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR_reg[3]/Q
                         net (fo=2, routed)           0.257    -0.194    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[3]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.042    -0.152 r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[3]
    SLICE_X53Y50         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.835    -0.854    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X53Y50         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.107    -0.238    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_test_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y31     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y31     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y31     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y31     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y31     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y31     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y31     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y31     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y21     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y21     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y21     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y21     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  To Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       15.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.204ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.380ns  (logic 0.772ns (17.625%)  route 3.608ns (82.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 41.253 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.629    26.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.453    41.253    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/C
                         clock pessimism              0.826    42.079    
                         clock uncertainty           -0.074    42.005    
    SLICE_X50Y49         FDCE (Setup_fdce_C_CE)      -0.169    41.836    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]
  -------------------------------------------------------------------
                         required time                         41.836    
                         arrival time                         -26.632    
  -------------------------------------------------------------------
                         slack                                 15.204    

Slack (MET) :             15.204ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.380ns  (logic 0.772ns (17.625%)  route 3.608ns (82.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 41.253 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.629    26.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.453    41.253    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/C
                         clock pessimism              0.826    42.079    
                         clock uncertainty           -0.074    42.005    
    SLICE_X50Y49         FDCE (Setup_fdce_C_CE)      -0.169    41.836    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]
  -------------------------------------------------------------------
                         required time                         41.836    
                         arrival time                         -26.632    
  -------------------------------------------------------------------
                         slack                                 15.204    

Slack (MET) :             15.204ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.380ns  (logic 0.772ns (17.625%)  route 3.608ns (82.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 41.253 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.629    26.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.453    41.253    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/C
                         clock pessimism              0.826    42.079    
                         clock uncertainty           -0.074    42.005    
    SLICE_X50Y49         FDCE (Setup_fdce_C_CE)      -0.169    41.836    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]
  -------------------------------------------------------------------
                         required time                         41.836    
                         arrival time                         -26.632    
  -------------------------------------------------------------------
                         slack                                 15.204    

Slack (MET) :             15.450ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 41.252 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    26.349    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    41.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[21]/C
                         clock pessimism              0.826    42.078    
                         clock uncertainty           -0.074    42.004    
    SLICE_X51Y46         FDCE (Setup_fdce_C_CE)      -0.205    41.799    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[21]
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                 15.450    

Slack (MET) :             15.450ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 41.252 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    26.349    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    41.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/C
                         clock pessimism              0.826    42.078    
                         clock uncertainty           -0.074    42.004    
    SLICE_X51Y46         FDCE (Setup_fdce_C_CE)      -0.205    41.799    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                 15.450    

Slack (MET) :             15.450ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 41.252 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    26.349    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    41.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/C
                         clock pessimism              0.826    42.078    
                         clock uncertainty           -0.074    42.004    
    SLICE_X51Y46         FDCE (Setup_fdce_C_CE)      -0.205    41.799    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                 15.450    

Slack (MET) :             15.450ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 41.252 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    26.349    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    41.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/C
                         clock pessimism              0.826    42.078    
                         clock uncertainty           -0.074    42.004    
    SLICE_X51Y46         FDCE (Setup_fdce_C_CE)      -0.205    41.799    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]
  -------------------------------------------------------------------
                         required time                         41.799    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                 15.450    

Slack (MET) :             15.486ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 41.252 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    26.349    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    41.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/C
                         clock pessimism              0.826    42.078    
                         clock uncertainty           -0.074    42.004    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    41.835    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]
  -------------------------------------------------------------------
                         required time                         41.835    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                 15.486    

Slack (MET) :             15.486ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 41.252 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    26.349    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    41.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/C
                         clock pessimism              0.826    42.078    
                         clock uncertainty           -0.074    42.004    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    41.835    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]
  -------------------------------------------------------------------
                         required time                         41.835    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                 15.486    

Slack (MET) :             15.486ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 41.252 - 40.000 ) 
    Source Clock Delay      (SCD):    2.252ns = ( 22.252 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.554    19.042    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    19.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.970    20.530    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    20.626 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    22.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    22.776 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    23.747    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    23.871 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    24.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.003 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    26.349    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.437    38.441    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.418    38.859 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.850    39.709    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    39.800 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    41.252    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]/C
                         clock pessimism              0.826    42.078    
                         clock uncertainty           -0.074    42.004    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    41.835    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]
  -------------------------------------------------------------------
                         required time                         41.835    
                         arrival time                         -26.349    
  -------------------------------------------------------------------
                         slack                                 15.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     0.557    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y45         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     0.754    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[26]
    SLICE_X65Y45         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     0.686    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y45         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.129     0.557    
    SLICE_X65Y45         FDPE (Hold_fdpe_C_D)         0.075     0.632    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     0.557    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y45         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.698 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     0.814    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[30]
    SLICE_X64Y45         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     0.686    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y45         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.116     0.570    
    SLICE_X64Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.685    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.593     0.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/Q
                         net (fo=2, routed)           0.070     0.766    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.811 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1/O
                         net (fo=1, routed)           0.000     0.811    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1_n_0
    SLICE_X62Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.863     0.684    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
                         clock pessimism             -0.116     0.568    
    SLICE_X62Y55         FDCE (Hold_fdce_C_D)         0.092     0.660    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     0.557    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     0.777    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[10]
    SLICE_X64Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     0.686    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.129     0.557    
    SLICE_X64Y46         FDPE (Hold_fdpe_C_D)         0.060     0.617    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.591     0.553    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Dbg_Clk
    SLICE_X62Y35         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.103     0.797    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit_n_2
    SLICE_X64Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.861     0.681    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/C
                         clock pessimism             -0.113     0.568    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.063     0.631    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     0.557    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y45         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDPE (Prop_fdpe_C_Q)         0.128     0.685 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     0.802    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[25]
    SLICE_X64Y45         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     0.686    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y45         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.116     0.570    
    SLICE_X64Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.633    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.234%)  route 0.129ns (47.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.556     0.518    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     0.659 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.129     0.788    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X45Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.825     0.645    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.092     0.553    
    SLICE_X45Y18         FDCE (Hold_fdce_C_D)         0.066     0.619    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.590     0.552    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X61Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     0.805    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X60Y37         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.860     0.680    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y37         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.112     0.568    
    SLICE_X60Y37         FDCE (Hold_fdce_C_D)         0.059     0.627    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.593     0.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/Q
                         net (fo=3, routed)           0.130     0.826    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.863     0.684    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
                         clock pessimism             -0.113     0.571    
    SLICE_X63Y55         FDCE (Hold_fdce_C_D)         0.075     0.646    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.728%)  route 0.125ns (43.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.393    -0.064    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.038 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.556     0.518    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.164     0.682 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.125     0.807    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X45Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.831    -0.859    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.204    -0.655 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.447    -0.208    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.179 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.825     0.645    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.092     0.553    
    SLICE_X45Y18         FDCE (Hold_fdce_C_D)         0.070     0.623    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/I1
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X64Y53   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X62Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X62Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X57Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X57Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X57Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X57Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X60Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X60Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X60Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X56Y23   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X52Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X52Y27   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  To Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       32.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        7.018ns  (logic 1.126ns (16.044%)  route 5.892ns (83.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 81.139 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    46.950    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.074 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.080    49.154    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X55Y23         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.437    81.139    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y23         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.808    81.947    
                         clock uncertainty           -0.074    81.873    
    SLICE_X55Y23         FDCE (Setup_fdce_C_CE)      -0.205    81.668    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.668    
                         arrival time                         -49.154    
  -------------------------------------------------------------------
                         slack                                 32.514    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        7.010ns  (logic 1.126ns (16.063%)  route 5.884ns (83.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 81.210 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    46.950    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.074 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.072    49.146    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    81.210    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.808    82.018    
                         clock uncertainty           -0.074    81.944    
    SLICE_X59Y18         FDCE (Setup_fdce_C_CE)      -0.205    81.739    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         81.739    
                         arrival time                         -49.146    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        7.010ns  (logic 1.126ns (16.063%)  route 5.884ns (83.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 81.210 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    46.950    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.074 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.072    49.146    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    81.210    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.808    82.018    
                         clock uncertainty           -0.074    81.944    
    SLICE_X59Y18         FDCE (Setup_fdce_C_CE)      -0.205    81.739    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.739    
                         arrival time                         -49.146    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        7.010ns  (logic 1.126ns (16.063%)  route 5.884ns (83.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 81.210 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    46.950    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.074 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.072    49.146    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    81.210    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.808    82.018    
                         clock uncertainty           -0.074    81.944    
    SLICE_X59Y18         FDCE (Setup_fdce_C_CE)      -0.205    81.739    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.739    
                         arrival time                         -49.146    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.780ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.861ns  (logic 1.126ns (16.412%)  route 5.735ns (83.588%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 81.212 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    46.950    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.074 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.922    48.997    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y17         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    81.212    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y17         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.808    82.020    
                         clock uncertainty           -0.074    81.946    
    SLICE_X60Y17         FDCE (Setup_fdce_C_CE)      -0.169    81.777    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         81.777    
                         arrival time                         -48.997    
  -------------------------------------------------------------------
                         slack                                 32.780    

Slack (MET) :             32.913ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.693ns  (logic 1.126ns (16.823%)  route 5.567ns (83.177%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 81.213 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    46.950    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.074 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.755    48.829    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y16         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.511    81.213    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y16         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.808    82.021    
                         clock uncertainty           -0.074    81.947    
    SLICE_X59Y16         FDCE (Setup_fdce_C_CE)      -0.205    81.742    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         81.742    
                         arrival time                         -48.829    
  -------------------------------------------------------------------
                         slack                                 32.913    

Slack (MET) :             33.051ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.553ns  (logic 1.126ns (17.182%)  route 5.427ns (82.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 81.212 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    46.950    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.074 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.615    48.689    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y17         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    81.212    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y17         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.808    82.020    
                         clock uncertainty           -0.074    81.946    
    SLICE_X58Y17         FDCE (Setup_fdce_C_CE)      -0.205    81.741    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         81.741    
                         arrival time                         -48.689    
  -------------------------------------------------------------------
                         slack                                 33.051    

Slack (MET) :             33.103ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.501ns  (logic 1.126ns (17.322%)  route 5.375ns (82.678%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 81.211 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.204    47.163    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.287 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.349    48.636    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X62Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.509    81.211    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.808    82.019    
                         clock uncertainty           -0.074    81.945    
    SLICE_X62Y18         FDCE (Setup_fdce_C_CE)      -0.205    81.740    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.740    
                         arrival time                         -48.636    
  -------------------------------------------------------------------
                         slack                                 33.103    

Slack (MET) :             33.103ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.501ns  (logic 1.126ns (17.322%)  route 5.375ns (82.678%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 81.211 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.204    47.163    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.287 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.349    48.636    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X62Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.509    81.211    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.808    82.019    
                         clock uncertainty           -0.074    81.945    
    SLICE_X62Y18         FDCE (Setup_fdce_C_CE)      -0.205    81.740    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         81.740    
                         arrival time                         -48.636    
  -------------------------------------------------------------------
                         slack                                 33.103    

Slack (MET) :             33.116ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.526ns  (logic 1.126ns (17.254%)  route 5.400ns (82.746%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 81.213 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    44.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    44.623 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    45.634    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    45.960 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    46.950    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    47.074 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.588    48.662    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y16         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.511    81.213    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y16         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.808    82.021    
                         clock uncertainty           -0.074    81.947    
    SLICE_X60Y16         FDCE (Setup_fdce_C_CE)      -0.169    81.778    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         81.778    
                         arrival time                         -48.662    
  -------------------------------------------------------------------
                         slack                                 33.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.856%)  route 0.125ns (40.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    -0.110    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.084 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.596     0.511    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     0.652 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.125     0.777    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X63Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.822 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.822    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_24
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    -0.860    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    -0.685 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    -0.266    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.237 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.867     0.630    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.118     0.511    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.092     0.603    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns = ( 40.626 - 40.000 ) 
    Source Clock Delay      (SCD):    0.508ns = ( 40.508 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    39.380    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    39.521 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    39.890    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    39.916 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.593    40.508    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.167    40.675 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.175    40.851    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X64Y54         LUT1 (Prop_lut1_I0_O)        0.045    40.896 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    40.896    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    39.140    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    39.315 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    39.734    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    39.763 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.863    40.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.118    40.508    
    SLICE_X64Y54         FDCE (Hold_fdce_C_D)         0.124    40.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -40.632    
                         arrival time                          40.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    -0.110    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.084 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.596     0.511    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     0.652 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.170     0.823    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X63Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.868 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.868    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_23
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    -0.860    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    -0.685 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    -0.266    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.237 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.867     0.630    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.118     0.511    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.091     0.602    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    -0.620    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    -0.110    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.084 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.593     0.508    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141     0.649 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.185     0.834    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.879 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     0.879    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_26
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    -0.860    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    -0.685 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    -0.266    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.237 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.863     0.626    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.118     0.508    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.091     0.599    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.189ns  (logic 0.235ns (19.771%)  route 0.954ns (80.229%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 40.627 - 40.000 ) 
    Source Clock Delay      (SCD):    0.507ns = ( 40.507 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    39.380    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    39.521 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    39.890    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    39.916 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.507    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    40.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    40.826    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    40.871 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    41.488    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    41.532 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.164    41.696    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    39.140    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    39.315 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    39.734    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    39.763 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    40.627    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.102    40.525    
    SLICE_X62Y50         FDCE (Hold_fdce_C_CE)       -0.094    40.431    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.431    
                         arrival time                          41.696    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.189ns  (logic 0.235ns (19.771%)  route 0.954ns (80.229%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 40.627 - 40.000 ) 
    Source Clock Delay      (SCD):    0.507ns = ( 40.507 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    39.380    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    39.521 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    39.890    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    39.916 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.507    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    40.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    40.826    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    40.871 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    41.488    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    41.532 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.164    41.696    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    39.140    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    39.315 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    39.734    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    39.763 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    40.627    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.102    40.525    
    SLICE_X62Y50         FDCE (Hold_fdce_C_CE)       -0.094    40.431    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -40.431    
                         arrival time                          41.696    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.189ns  (logic 0.235ns (19.771%)  route 0.954ns (80.229%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 40.627 - 40.000 ) 
    Source Clock Delay      (SCD):    0.507ns = ( 40.507 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    39.380    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    39.521 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    39.890    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    39.916 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.507    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    40.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    40.826    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    40.871 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    41.488    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    41.532 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.164    41.696    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    39.140    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    39.315 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    39.734    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    39.763 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    40.627    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.102    40.525    
    SLICE_X62Y50         FDCE (Hold_fdce_C_CE)       -0.094    40.431    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -40.431    
                         arrival time                          41.696    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.189ns  (logic 0.235ns (19.771%)  route 0.954ns (80.229%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 40.627 - 40.000 ) 
    Source Clock Delay      (SCD):    0.507ns = ( 40.507 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    39.380    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    39.521 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    39.890    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    39.916 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.507    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    40.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    40.826    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    40.871 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    41.488    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    41.532 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.164    41.696    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    39.140    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    39.315 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    39.734    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    39.763 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    40.627    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.102    40.525    
    SLICE_X62Y50         FDCE (Hold_fdce_C_CE)       -0.094    40.431    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -40.431    
                         arrival time                          41.696    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.270ns  (logic 0.235ns (18.500%)  route 1.035ns (81.500%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 40.627 - 40.000 ) 
    Source Clock Delay      (SCD):    0.507ns = ( 40.507 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    39.380    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    39.521 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    39.890    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    39.916 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.507    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    40.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    40.826    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    40.871 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    41.488    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    41.532 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.245    41.778    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    39.140    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    39.315 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    39.734    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    39.763 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    40.627    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.102    40.525    
    SLICE_X63Y51         FDCE (Hold_fdce_C_CE)       -0.094    40.431    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.431    
                         arrival time                          41.778    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.270ns  (logic 0.235ns (18.500%)  route 1.035ns (81.500%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 40.627 - 40.000 ) 
    Source Clock Delay      (SCD):    0.507ns = ( 40.507 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    39.380    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    39.521 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    39.890    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    39.916 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    40.507    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    40.653 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    40.826    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    40.871 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    41.488    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    41.532 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.245    41.778    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    39.140    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    39.315 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    39.734    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    39.763 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    40.627    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.102    40.525    
    SLICE_X63Y51         FDCE (Hold_fdce_C_CE)       -0.094    40.431    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.431    
                         arrival time                          41.778    
  -------------------------------------------------------------------
                         slack                                  1.346    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/I1
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X63Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X63Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X64Y54   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y52   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_len_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y52   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_len_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y52   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_len_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y52   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_len_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y52   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_len_reg[4]/C
Low Pulse Width   Slow    FDPE/C       n/a            0.500         40.000      39.500     SLICE_X61Y52   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_size_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X61Y52   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.rd_wr_size_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X59Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.access_lock_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X60Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X62Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X64Y54   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X64Y54   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_test_clk_wiz_1_0
  To Clock:  clkfbout_test_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_test_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    test_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       11.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.909ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.380ns  (logic 0.772ns (17.625%)  route 3.608ns (82.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 36.490 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.629    24.643    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.453    36.490    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]/C
                         clock pessimism              0.267    36.757    
                         clock uncertainty           -0.035    36.721    
    SLICE_X50Y49         FDCE (Setup_fdce_C_CE)      -0.169    36.552    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[26]
  -------------------------------------------------------------------
                         required time                         36.552    
                         arrival time                         -24.643    
  -------------------------------------------------------------------
                         slack                                 11.909    

Slack (MET) :             11.909ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.380ns  (logic 0.772ns (17.625%)  route 3.608ns (82.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 36.490 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.629    24.643    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.453    36.490    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]/C
                         clock pessimism              0.267    36.757    
                         clock uncertainty           -0.035    36.721    
    SLICE_X50Y49         FDCE (Setup_fdce_C_CE)      -0.169    36.552    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[27]
  -------------------------------------------------------------------
                         required time                         36.552    
                         arrival time                         -24.643    
  -------------------------------------------------------------------
                         slack                                 11.909    

Slack (MET) :             11.909ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.380ns  (logic 0.772ns (17.625%)  route 3.608ns (82.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 36.490 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.629    24.643    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.453    36.490    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]/C
                         clock pessimism              0.267    36.757    
                         clock uncertainty           -0.035    36.721    
    SLICE_X50Y49         FDCE (Setup_fdce_C_CE)      -0.169    36.552    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[28]
  -------------------------------------------------------------------
                         required time                         36.552    
                         arrival time                         -24.643    
  -------------------------------------------------------------------
                         slack                                 11.909    

Slack (MET) :             12.155ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    24.360    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    36.489    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[21]/C
                         clock pessimism              0.267    36.756    
                         clock uncertainty           -0.035    36.720    
    SLICE_X51Y46         FDCE (Setup_fdce_C_CE)      -0.205    36.515    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[21]
  -------------------------------------------------------------------
                         required time                         36.515    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                 12.155    

Slack (MET) :             12.155ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    24.360    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    36.489    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]/C
                         clock pessimism              0.267    36.756    
                         clock uncertainty           -0.035    36.720    
    SLICE_X51Y46         FDCE (Setup_fdce_C_CE)      -0.205    36.515    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[22]
  -------------------------------------------------------------------
                         required time                         36.515    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                 12.155    

Slack (MET) :             12.155ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    24.360    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    36.489    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]/C
                         clock pessimism              0.267    36.756    
                         clock uncertainty           -0.035    36.720    
    SLICE_X51Y46         FDCE (Setup_fdce_C_CE)      -0.205    36.515    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[23]
  -------------------------------------------------------------------
                         required time                         36.515    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                 12.155    

Slack (MET) :             12.155ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    24.360    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    36.489    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]/C
                         clock pessimism              0.267    36.756    
                         clock uncertainty           -0.035    36.720    
    SLICE_X51Y46         FDCE (Setup_fdce_C_CE)      -0.205    36.515    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[31]
  -------------------------------------------------------------------
                         required time                         36.515    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                 12.155    

Slack (MET) :             12.191ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    24.360    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    36.489    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]/C
                         clock pessimism              0.267    36.756    
                         clock uncertainty           -0.035    36.720    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    36.551    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[24]
  -------------------------------------------------------------------
                         required time                         36.551    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                 12.191    

Slack (MET) :             12.191ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    24.360    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    36.489    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]/C
                         clock pessimism              0.267    36.756    
                         clock uncertainty           -0.035    36.720    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    36.551    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[25]
  -------------------------------------------------------------------
                         required time                         36.551    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                 12.191    

Slack (MET) :             12.191ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.097ns  (logic 0.772ns (18.842%)  route 3.325ns (81.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.596ns = ( 20.263 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.874    18.541    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.637 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.626    20.263    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X64Y53         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.524    20.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.971    21.758    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.124    21.882 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.008    22.890    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.014 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.346    24.360    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.612    34.945    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.036 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         1.452    36.489    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]/C
                         clock pessimism              0.267    36.756    
                         clock uncertainty           -0.035    36.720    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    36.551    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[29]
  -------------------------------------------------------------------
                         required time                         36.551    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                 12.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     1.382    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y45         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.523 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.579    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[26]
    SLICE_X65Y45         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     1.773    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y45         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.391     1.382    
    SLICE_X65Y45         FDPE (Hold_fdpe_C_D)         0.075     1.457    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     1.382    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y45         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.523 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.639    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[30]
    SLICE_X64Y45         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     1.773    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y45         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.378     1.395    
    SLICE_X64Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.510    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.593     1.380    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/Q
                         net (fo=2, routed)           0.070     1.591    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.045     1.636 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1/O
                         net (fo=1, routed)           0.000     1.636    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1_n_0
    SLICE_X62Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.863     1.771    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
                         clock pessimism             -0.378     1.393    
    SLICE_X62Y55         FDCE (Hold_fdce_C_D)         0.092     1.485    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     1.382    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y46         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164     1.546 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.602    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[10]
    SLICE_X64Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     1.773    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y46         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.391     1.382    
    SLICE_X64Y46         FDPE (Hold_fdpe_C_D)         0.060     1.442    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.591     1.378    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Dbg_Clk
    SLICE_X62Y35         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.141     1.519 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.103     1.622    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit_n_2
    SLICE_X64Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.861     1.768    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/C
                         clock pessimism             -0.375     1.393    
    SLICE_X64Y36         FDCE (Hold_fdce_C_D)         0.063     1.456    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.595     1.382    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X65Y45         FDPE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.510 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.627    test_i/mdm_1/U0/MDM_Core_I1/Config_Reg__0[25]
    SLICE_X64Y45         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.866     1.773    test_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y45         SRL16E                                       r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.378     1.395    
    SLICE_X64Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.458    test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.234%)  route 0.129ns (47.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.556     1.343    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.129     1.613    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X45Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.825     1.732    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.354     1.378    
    SLICE_X45Y18         FDCE (Hold_fdce_C_D)         0.066     1.444    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.590     1.377    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X61Y36         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.141     1.518 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.630    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X60Y37         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.860     1.767    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y37         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.374     1.393    
    SLICE_X60Y37         FDCE (Hold_fdce_C_D)         0.059     1.452    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.593     1.380    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/Q
                         net (fo=3, routed)           0.130     1.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.863     1.771    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
                         clock pessimism             -0.375     1.396    
    SLICE_X63Y55         FDCE (Hold_fdce_C_D)         0.075     1.471    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.728%)  route 0.125ns (43.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.761     0.761    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.787 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.556     1.343    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.164     1.507 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.125     1.632    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X45Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.878     0.878    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.907 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=335, routed)         0.825     1.732    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.354     1.378    
    SLICE_X45Y18         FDCE (Hold_fdce_C_D)         0.070     1.448    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X64Y53   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y48   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y41   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y45   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y45   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y45   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y45   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y45   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y45   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y35   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.219ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.018ns  (logic 1.126ns (16.044%)  route 5.892ns (83.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 36.518 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    25.131    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.255 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.080    27.335    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X55Y23         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.437    36.518    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y23         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.276    36.794    
                         clock uncertainty           -0.035    36.759    
    SLICE_X55Y23         FDCE (Setup_fdce_C_CE)      -0.205    36.554    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.554    
                         arrival time                         -27.335    
  -------------------------------------------------------------------
                         slack                                  9.219    

Slack (MET) :             9.299ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.010ns  (logic 1.126ns (16.063%)  route 5.884ns (83.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    25.131    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.255 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.072    27.326    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    36.589    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.276    36.865    
                         clock uncertainty           -0.035    36.830    
    SLICE_X59Y18         FDCE (Setup_fdce_C_CE)      -0.205    36.625    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -27.326    
  -------------------------------------------------------------------
                         slack                                  9.299    

Slack (MET) :             9.299ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.010ns  (logic 1.126ns (16.063%)  route 5.884ns (83.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    25.131    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.255 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.072    27.326    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    36.589    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.276    36.865    
                         clock uncertainty           -0.035    36.830    
    SLICE_X59Y18         FDCE (Setup_fdce_C_CE)      -0.205    36.625    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -27.326    
  -------------------------------------------------------------------
                         slack                                  9.299    

Slack (MET) :             9.299ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.010ns  (logic 1.126ns (16.063%)  route 5.884ns (83.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    25.131    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.255 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.072    27.326    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.508    36.589    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.276    36.865    
                         clock uncertainty           -0.035    36.830    
    SLICE_X59Y18         FDCE (Setup_fdce_C_CE)      -0.205    36.625    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -27.326    
  -------------------------------------------------------------------
                         slack                                  9.299    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.861ns  (logic 1.126ns (16.412%)  route 5.735ns (83.588%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.591 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    25.131    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.255 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.922    27.177    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y17         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    36.591    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y17         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.276    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X60Y17         FDCE (Setup_fdce_C_CE)      -0.169    36.663    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.663    
                         arrival time                         -27.177    
  -------------------------------------------------------------------
                         slack                                  9.486    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.693ns  (logic 1.126ns (16.823%)  route 5.567ns (83.177%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.592 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    25.131    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.255 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.755    27.010    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y16         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.511    36.592    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y16         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.276    36.868    
                         clock uncertainty           -0.035    36.833    
    SLICE_X59Y16         FDCE (Setup_fdce_C_CE)      -0.205    36.628    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.628    
                         arrival time                         -27.010    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.757ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.553ns  (logic 1.126ns (17.182%)  route 5.427ns (82.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.591 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    25.131    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.255 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.615    26.870    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y17         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.510    36.591    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y17         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.276    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X58Y17         FDCE (Setup_fdce_C_CE)      -0.205    36.627    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.627    
                         arrival time                         -26.870    
  -------------------------------------------------------------------
                         slack                                  9.757    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.501ns  (logic 1.126ns (17.322%)  route 5.375ns (82.678%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.590 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.204    25.344    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.468 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.349    26.817    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X62Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.509    36.590    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.276    36.866    
                         clock uncertainty           -0.035    36.831    
    SLICE_X62Y18         FDCE (Setup_fdce_C_CE)      -0.205    36.626    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.626    
                         arrival time                         -26.817    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.501ns  (logic 1.126ns (17.322%)  route 5.375ns (82.678%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.590 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.204    25.344    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.468 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.349    26.817    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X62Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.509    36.590    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y18         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.276    36.866    
                         clock uncertainty           -0.035    36.831    
    SLICE_X62Y18         FDCE (Setup_fdce_C_CE)      -0.205    36.626    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.626    
                         arrival time                         -26.817    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.821ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.526ns  (logic 1.126ns (17.254%)  route 5.400ns (82.746%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.592 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.811    22.651    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152    22.803 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.011    23.814    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.326    24.140 f  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.991    25.131    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_3_sn_1
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.124    25.255 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.588    26.843    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y16         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.511    36.592    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y16         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.276    36.868    
                         clock uncertainty           -0.035    36.833    
    SLICE_X60Y16         FDCE (Setup_fdce_C_CE)      -0.169    36.664    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.664    
                         arrival time                         -26.843    
  -------------------------------------------------------------------
                         slack                                  9.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.856%)  route 0.125ns (40.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771     0.771    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.797 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.596     1.392    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.533 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.125     1.658    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X63Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.703 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.703    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_24
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891     0.891    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.920 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.867     1.786    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.394     1.392    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.092     1.484    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.746%)  route 0.175ns (45.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 18.450 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 18.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.437    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.463 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.593    18.056    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.167    18.223 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.175    18.398    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X64Y54         LUT1 (Prop_lut1_I0_O)        0.045    18.443 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.443    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.557    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.586 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.863    18.450    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.394    18.056    
    SLICE_X64Y54         FDCE (Hold_fdce_C_D)         0.124    18.180    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.180    
                         arrival time                          18.443    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771     0.771    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.797 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.596     1.392    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.533 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.170     1.704    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X63Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.749 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.749    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_23
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891     0.891    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.920 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.867     1.786    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.394     1.392    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.091     1.483    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771     0.771    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.797 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.593     1.390    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141     1.531 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.185     1.715    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.760 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_26
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891     0.891    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.920 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.863     1.783    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.394     1.390    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.091     1.481    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.189ns  (logic 0.235ns (19.771%)  route 0.954ns (80.229%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns = ( 18.055 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.437    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.463 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    18.055    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    18.201 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    18.373    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    18.418 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    19.036    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    19.080 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.164    19.244    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.557    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.586 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    18.451    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.073    
    SLICE_X62Y50         FDCE (Hold_fdce_C_CE)       -0.094    17.979    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.979    
                         arrival time                          19.244    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.189ns  (logic 0.235ns (19.771%)  route 0.954ns (80.229%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns = ( 18.055 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.437    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.463 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    18.055    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    18.201 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    18.373    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    18.418 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    19.036    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    19.080 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.164    19.244    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.557    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.586 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    18.451    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.073    
    SLICE_X62Y50         FDCE (Hold_fdce_C_CE)       -0.094    17.979    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.979    
                         arrival time                          19.244    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.189ns  (logic 0.235ns (19.771%)  route 0.954ns (80.229%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns = ( 18.055 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.437    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.463 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    18.055    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    18.201 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    18.373    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    18.418 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    19.036    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    19.080 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.164    19.244    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.557    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.586 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    18.451    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.073    
    SLICE_X62Y50         FDCE (Hold_fdce_C_CE)       -0.094    17.979    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.979    
                         arrival time                          19.244    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.189ns  (logic 0.235ns (19.771%)  route 0.954ns (80.229%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns = ( 18.055 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.437    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.463 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    18.055    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    18.201 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    18.373    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    18.418 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    19.036    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    19.080 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.164    19.244    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.557    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.586 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    18.451    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y50         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.073    
    SLICE_X62Y50         FDCE (Hold_fdce_C_CE)       -0.094    17.979    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.979    
                         arrival time                          19.244    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.270ns  (logic 0.235ns (18.500%)  route 1.035ns (81.500%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns = ( 18.055 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.437    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.463 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    18.055    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    18.201 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    18.373    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    18.418 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    19.036    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    19.080 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.245    19.325    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.557    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.586 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    18.451    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.073    
    SLICE_X63Y51         FDCE (Hold_fdce_C_CE)       -0.094    17.979    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.979    
                         arrival time                          19.325    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.270ns  (logic 0.235ns (18.500%)  route 1.035ns (81.500%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns = ( 18.055 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.437    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.463 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.592    18.055    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.146    18.201 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.172    18.373    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.045    18.418 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.618    19.036    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[1]
    SLICE_X63Y51         LUT1 (Prop_lut1_I0_O)        0.044    19.080 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.245    19.325    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.557    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.586 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.864    18.451    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.073    
    SLICE_X63Y51         FDCE (Hold_fdce_C_CE)       -0.094    17.979    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.979    
                         arrival time                          19.325    
  -------------------------------------------------------------------
                         slack                                  1.346    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X64Y54   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X55Y23   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X63Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X63Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y49   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X62Y50   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X63Y51   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  To Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       36.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       40.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.344ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (recovery check against rising-edge clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.863ns  (logic 0.676ns (23.608%)  route 2.187ns (76.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 81.222 - 80.000 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 42.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.553    39.041    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    39.497 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.917    40.414    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    40.510 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    42.136    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    42.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.645    44.305    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y49         LUT2 (Prop_lut2_I1_O)        0.152    44.457 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.542    44.999    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X62Y49         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        1.435    78.439    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    78.806 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.805    79.611    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    79.702 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.520    81.222    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              0.808    82.030    
                         clock uncertainty           -0.074    81.956    
    SLICE_X62Y49         FDCE (Recov_fdce_C_CLR)     -0.613    81.343    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         81.343    
                         arrival time                         -44.999    
  -------------------------------------------------------------------
                         slack                                 36.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.869ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (removal check against rising-edge clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.058ns  (logic 0.212ns (20.029%)  route 0.846ns (79.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    0.508ns = ( 40.508 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.561    39.380    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    39.521 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    39.890    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    39.916 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.593    40.508    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.167    40.675 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.658    41.334    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y49         LUT2 (Prop_lut2_I1_O)        0.045    41.379 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.188    41.567    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X62Y49         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4615, routed)        0.829    -0.860    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.175    -0.685 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.419    -0.266    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -0.237 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.867     0.630    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              0.153     0.782    
                         clock uncertainty            0.074     0.857    
    SLICE_X62Y49         FDCE (Remov_fdce_C_CLR)     -0.159     0.698    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                          41.567    
  -------------------------------------------------------------------
                         slack                                 40.869    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.049ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (recovery check against rising-edge clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.863ns  (logic 0.676ns (23.608%)  route 2.187ns (76.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.601 - 33.333 ) 
    Source Clock Delay      (SCD):    3.650ns = ( 20.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.626    20.316    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.524    20.840 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          1.645    22.486    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y49         LUT2 (Prop_lut2_I1_O)        0.152    22.638 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.542    23.180    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X62Y49         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          1.520    36.601    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              0.276    36.877    
                         clock uncertainty           -0.035    36.842    
    SLICE_X62Y49         FDCE (Recov_fdce_C_CLR)     -0.613    36.229    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         36.229    
                         arrival time                         -23.180    
  -------------------------------------------------------------------
                         slack                                 13.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.575ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (removal check against rising-edge clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.058ns  (logic 0.212ns (20.029%)  route 0.846ns (79.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.390ns = ( 18.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.437    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.463 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.593    18.056    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y54         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.167    18.223 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=20, routed)          0.658    18.881    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y49         LUT2 (Prop_lut2_I1_O)        0.045    18.926 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=1, routed)           0.188    19.115    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X62Y49         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891     0.891    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.920 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=50, routed)          0.867     1.786    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y49         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism             -0.123     1.663    
                         clock uncertainty            0.035     1.699    
    SLICE_X62Y49         FDCE (Remov_fdce_C_CLR)     -0.159     1.540    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                          19.115    
  -------------------------------------------------------------------
                         slack                                 17.575    





