-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_backProp_64_8_4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    agg_result_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    agg_result_0_ce0 : OUT STD_LOGIC;
    agg_result_0_we0 : OUT STD_LOGIC;
    agg_result_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    agg_result_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    agg_result_0_ce1 : OUT STD_LOGIC;
    agg_result_0_we1 : OUT STD_LOGIC;
    agg_result_0_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
    agg_result_0_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w_l_plus1_0_ce0 : OUT STD_LOGIC;
    w_l_plus1_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w_l_plus1_1_ce0 : OUT STD_LOGIC;
    w_l_plus1_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w_l_plus1_2_ce0 : OUT STD_LOGIC;
    w_l_plus1_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w_l_plus1_3_ce0 : OUT STD_LOGIC;
    w_l_plus1_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w_l_plus1_4_ce0 : OUT STD_LOGIC;
    w_l_plus1_4_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w_l_plus1_5_ce0 : OUT STD_LOGIC;
    w_l_plus1_5_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w_l_plus1_6_ce0 : OUT STD_LOGIC;
    w_l_plus1_6_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    w_l_plus1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w_l_plus1_7_ce0 : OUT STD_LOGIC;
    w_l_plus1_7_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (24 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (24 downto 0);
    input_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
    weights_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_0_ce0 : OUT STD_LOGIC;
    weights_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_1_ce0 : OUT STD_LOGIC;
    weights_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_2_ce0 : OUT STD_LOGIC;
    weights_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_3_ce0 : OUT STD_LOGIC;
    weights_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_4_ce0 : OUT STD_LOGIC;
    weights_4_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_5_ce0 : OUT STD_LOGIC;
    weights_5_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_6_ce0 : OUT STD_LOGIC;
    weights_6_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_7_ce0 : OUT STD_LOGIC;
    weights_7_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_8_ce0 : OUT STD_LOGIC;
    weights_8_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_9_ce0 : OUT STD_LOGIC;
    weights_9_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_10_ce0 : OUT STD_LOGIC;
    weights_10_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_11_ce0 : OUT STD_LOGIC;
    weights_11_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_12_ce0 : OUT STD_LOGIC;
    weights_12_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_13_ce0 : OUT STD_LOGIC;
    weights_13_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_14_ce0 : OUT STD_LOGIC;
    weights_14_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_15_ce0 : OUT STD_LOGIC;
    weights_15_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_16_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_16_ce0 : OUT STD_LOGIC;
    weights_16_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_17_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_17_ce0 : OUT STD_LOGIC;
    weights_17_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_18_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_18_ce0 : OUT STD_LOGIC;
    weights_18_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_19_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_19_ce0 : OUT STD_LOGIC;
    weights_19_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_20_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_20_ce0 : OUT STD_LOGIC;
    weights_20_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_21_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_21_ce0 : OUT STD_LOGIC;
    weights_21_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_22_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_22_ce0 : OUT STD_LOGIC;
    weights_22_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_23_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_23_ce0 : OUT STD_LOGIC;
    weights_23_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_24_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_24_ce0 : OUT STD_LOGIC;
    weights_24_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_25_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_25_ce0 : OUT STD_LOGIC;
    weights_25_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_26_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_26_ce0 : OUT STD_LOGIC;
    weights_26_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_27_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_27_ce0 : OUT STD_LOGIC;
    weights_27_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_28_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_28_ce0 : OUT STD_LOGIC;
    weights_28_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_29_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_29_ce0 : OUT STD_LOGIC;
    weights_29_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_30_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_30_ce0 : OUT STD_LOGIC;
    weights_30_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_31_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_31_ce0 : OUT STD_LOGIC;
    weights_31_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_32_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_32_ce0 : OUT STD_LOGIC;
    weights_32_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_33_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_33_ce0 : OUT STD_LOGIC;
    weights_33_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_34_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_34_ce0 : OUT STD_LOGIC;
    weights_34_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_35_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_35_ce0 : OUT STD_LOGIC;
    weights_35_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_36_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_36_ce0 : OUT STD_LOGIC;
    weights_36_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_37_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_37_ce0 : OUT STD_LOGIC;
    weights_37_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_38_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_38_ce0 : OUT STD_LOGIC;
    weights_38_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_39_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_39_ce0 : OUT STD_LOGIC;
    weights_39_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_40_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_40_ce0 : OUT STD_LOGIC;
    weights_40_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_41_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_41_ce0 : OUT STD_LOGIC;
    weights_41_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_42_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_42_ce0 : OUT STD_LOGIC;
    weights_42_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_43_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_43_ce0 : OUT STD_LOGIC;
    weights_43_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_44_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_44_ce0 : OUT STD_LOGIC;
    weights_44_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_45_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_45_ce0 : OUT STD_LOGIC;
    weights_45_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_46_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_46_ce0 : OUT STD_LOGIC;
    weights_46_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_47_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_47_ce0 : OUT STD_LOGIC;
    weights_47_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_48_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_48_ce0 : OUT STD_LOGIC;
    weights_48_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_49_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_49_ce0 : OUT STD_LOGIC;
    weights_49_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_50_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_50_ce0 : OUT STD_LOGIC;
    weights_50_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_51_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_51_ce0 : OUT STD_LOGIC;
    weights_51_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_52_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_52_ce0 : OUT STD_LOGIC;
    weights_52_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_53_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_53_ce0 : OUT STD_LOGIC;
    weights_53_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_54_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_54_ce0 : OUT STD_LOGIC;
    weights_54_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_55_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_55_ce0 : OUT STD_LOGIC;
    weights_55_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_56_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_56_ce0 : OUT STD_LOGIC;
    weights_56_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_57_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_57_ce0 : OUT STD_LOGIC;
    weights_57_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_58_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_58_ce0 : OUT STD_LOGIC;
    weights_58_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_59_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_59_ce0 : OUT STD_LOGIC;
    weights_59_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_60_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_60_ce0 : OUT STD_LOGIC;
    weights_60_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_61_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_61_ce0 : OUT STD_LOGIC;
    weights_61_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_62_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_62_ce0 : OUT STD_LOGIC;
    weights_62_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    weights_63_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weights_63_ce0 : OUT STD_LOGIC;
    weights_63_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
    biases_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    biases_ce0 : OUT STD_LOGIC;
    biases_q0 : IN STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of top_backProp_64_8_4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal w_l_plus1_T_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_l_plus1_T_ce0 : STD_LOGIC;
    signal w_l_plus1_T_we0 : STD_LOGIC;
    signal w_l_plus1_T_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal C_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal C_0_ce0 : STD_LOGIC;
    signal C_0_we0 : STD_LOGIC;
    signal C_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal C_0_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal net_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal net_0_ce0 : STD_LOGIC;
    signal net_0_we0 : STD_LOGIC;
    signal net_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal net_0_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal d_activation_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal d_activation_0_ce0 : STD_LOGIC;
    signal d_activation_0_we0 : STD_LOGIC;
    signal d_activation_0_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_done : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_idle : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_ready : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_1_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_2_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_3_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_4_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_5_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_6_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_7_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_we0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_done : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_idle : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_ready : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_1_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_2_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_3_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_4_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_5_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_6_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_7_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_8_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_9_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_10_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_11_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_12_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_13_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_14_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_15_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_16_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_16_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_17_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_17_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_18_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_18_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_19_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_19_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_20_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_20_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_21_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_21_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_22_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_22_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_23_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_23_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_24_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_25_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_25_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_26_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_26_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_27_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_27_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_28_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_28_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_29_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_29_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_30_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_30_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_31_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_31_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_32_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_32_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_33_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_33_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_34_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_34_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_35_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_35_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_36_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_36_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_37_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_37_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_38_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_38_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_39_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_39_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_40_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_40_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_41_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_41_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_42_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_42_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_43_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_43_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_44_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_44_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_45_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_45_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_46_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_46_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_47_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_47_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_48_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_48_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_49_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_49_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_50_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_50_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_51_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_51_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_52_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_52_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_53_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_53_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_54_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_54_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_55_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_55_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_56_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_56_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_57_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_57_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_58_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_58_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_59_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_59_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_60_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_60_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_61_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_61_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_62_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_62_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_63_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_63_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_input_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_input_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_we0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_done : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_idle : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_ready : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_w_l_plus1_T_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_w_l_plus1_T_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_we0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_done : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_idle : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_ready : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_biases_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_biases_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_C_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_C_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_we0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_done : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_idle : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_ready : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_net_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_net_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_we0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_idle : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_ready : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_d_activation_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_d_activation_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_ce0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_we0 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_ce1 : STD_LOGIC;
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start_reg : STD_LOGIC := '0';
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start_reg : STD_LOGIC := '0';
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal agg_result_0_we1_local : STD_LOGIC;
    signal agg_result_0_ce1_local : STD_LOGIC;
    signal agg_result_0_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_0_we0_local : STD_LOGIC;
    signal agg_result_0_ce0_local : STD_LOGIC;
    signal agg_result_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal C_0_we1_local : STD_LOGIC;
    signal C_0_ce1_local : STD_LOGIC;
    signal C_0_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal C_0_we0_local : STD_LOGIC;
    signal C_0_ce0_local : STD_LOGIC;
    signal C_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal net_0_we1_local : STD_LOGIC;
    signal net_0_ce1_local : STD_LOGIC;
    signal net_0_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal net_0_we0_local : STD_LOGIC;
    signal net_0_ce0_local : STD_LOGIC;
    signal net_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w_l_plus1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w_l_plus1_0_ce0 : OUT STD_LOGIC;
        w_l_plus1_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w_l_plus1_1_ce0 : OUT STD_LOGIC;
        w_l_plus1_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w_l_plus1_2_ce0 : OUT STD_LOGIC;
        w_l_plus1_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w_l_plus1_3_ce0 : OUT STD_LOGIC;
        w_l_plus1_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w_l_plus1_4_ce0 : OUT STD_LOGIC;
        w_l_plus1_4_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w_l_plus1_5_ce0 : OUT STD_LOGIC;
        w_l_plus1_5_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w_l_plus1_6_ce0 : OUT STD_LOGIC;
        w_l_plus1_6_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w_l_plus1_7_ce0 : OUT STD_LOGIC;
        w_l_plus1_7_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        w_l_plus1_T_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        w_l_plus1_T_ce0 : OUT STD_LOGIC;
        w_l_plus1_T_we0 : OUT STD_LOGIC;
        w_l_plus1_T_d0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_0_ce0 : OUT STD_LOGIC;
        weights_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_1_ce0 : OUT STD_LOGIC;
        weights_1_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_2_ce0 : OUT STD_LOGIC;
        weights_2_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_3_ce0 : OUT STD_LOGIC;
        weights_3_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_4_ce0 : OUT STD_LOGIC;
        weights_4_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_5_ce0 : OUT STD_LOGIC;
        weights_5_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_6_ce0 : OUT STD_LOGIC;
        weights_6_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_7_ce0 : OUT STD_LOGIC;
        weights_7_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_8_ce0 : OUT STD_LOGIC;
        weights_8_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_9_ce0 : OUT STD_LOGIC;
        weights_9_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_10_ce0 : OUT STD_LOGIC;
        weights_10_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_11_ce0 : OUT STD_LOGIC;
        weights_11_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_12_ce0 : OUT STD_LOGIC;
        weights_12_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_13_ce0 : OUT STD_LOGIC;
        weights_13_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_14_ce0 : OUT STD_LOGIC;
        weights_14_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_15_ce0 : OUT STD_LOGIC;
        weights_15_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_16_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_16_ce0 : OUT STD_LOGIC;
        weights_16_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_17_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_17_ce0 : OUT STD_LOGIC;
        weights_17_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_18_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_18_ce0 : OUT STD_LOGIC;
        weights_18_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_19_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_19_ce0 : OUT STD_LOGIC;
        weights_19_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_20_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_20_ce0 : OUT STD_LOGIC;
        weights_20_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_21_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_21_ce0 : OUT STD_LOGIC;
        weights_21_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_22_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_22_ce0 : OUT STD_LOGIC;
        weights_22_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_23_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_23_ce0 : OUT STD_LOGIC;
        weights_23_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_24_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_24_ce0 : OUT STD_LOGIC;
        weights_24_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_25_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_25_ce0 : OUT STD_LOGIC;
        weights_25_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_26_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_26_ce0 : OUT STD_LOGIC;
        weights_26_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_27_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_27_ce0 : OUT STD_LOGIC;
        weights_27_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_28_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_28_ce0 : OUT STD_LOGIC;
        weights_28_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_29_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_29_ce0 : OUT STD_LOGIC;
        weights_29_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_30_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_30_ce0 : OUT STD_LOGIC;
        weights_30_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_31_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_31_ce0 : OUT STD_LOGIC;
        weights_31_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_32_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_32_ce0 : OUT STD_LOGIC;
        weights_32_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_33_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_33_ce0 : OUT STD_LOGIC;
        weights_33_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_34_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_34_ce0 : OUT STD_LOGIC;
        weights_34_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_35_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_35_ce0 : OUT STD_LOGIC;
        weights_35_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_36_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_36_ce0 : OUT STD_LOGIC;
        weights_36_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_37_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_37_ce0 : OUT STD_LOGIC;
        weights_37_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_38_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_38_ce0 : OUT STD_LOGIC;
        weights_38_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_39_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_39_ce0 : OUT STD_LOGIC;
        weights_39_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_40_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_40_ce0 : OUT STD_LOGIC;
        weights_40_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_41_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_41_ce0 : OUT STD_LOGIC;
        weights_41_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_42_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_42_ce0 : OUT STD_LOGIC;
        weights_42_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_43_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_43_ce0 : OUT STD_LOGIC;
        weights_43_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_44_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_44_ce0 : OUT STD_LOGIC;
        weights_44_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_45_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_45_ce0 : OUT STD_LOGIC;
        weights_45_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_46_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_46_ce0 : OUT STD_LOGIC;
        weights_46_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_47_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_47_ce0 : OUT STD_LOGIC;
        weights_47_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_48_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_48_ce0 : OUT STD_LOGIC;
        weights_48_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_49_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_49_ce0 : OUT STD_LOGIC;
        weights_49_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_50_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_50_ce0 : OUT STD_LOGIC;
        weights_50_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_51_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_51_ce0 : OUT STD_LOGIC;
        weights_51_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_52_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_52_ce0 : OUT STD_LOGIC;
        weights_52_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_53_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_53_ce0 : OUT STD_LOGIC;
        weights_53_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_54_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_54_ce0 : OUT STD_LOGIC;
        weights_54_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_55_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_55_ce0 : OUT STD_LOGIC;
        weights_55_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_56_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_56_ce0 : OUT STD_LOGIC;
        weights_56_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_57_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_57_ce0 : OUT STD_LOGIC;
        weights_57_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_58_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_58_ce0 : OUT STD_LOGIC;
        weights_58_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_59_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_59_ce0 : OUT STD_LOGIC;
        weights_59_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_60_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_60_ce0 : OUT STD_LOGIC;
        weights_60_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_61_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_61_ce0 : OUT STD_LOGIC;
        weights_61_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_62_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_62_ce0 : OUT STD_LOGIC;
        weights_62_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        weights_63_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weights_63_ce0 : OUT STD_LOGIC;
        weights_63_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        input_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        C_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_we0 : OUT STD_LOGIC;
        C_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w_l_plus1_T_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        w_l_plus1_T_ce0 : OUT STD_LOGIC;
        w_l_plus1_T_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (24 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (24 downto 0);
        agg_result_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        agg_result_0_ce0 : OUT STD_LOGIC;
        agg_result_0_we0 : OUT STD_LOGIC;
        agg_result_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        biases_ce0 : OUT STD_LOGIC;
        biases_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        C_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        net_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_we0 : OUT STD_LOGIC;
        net_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        net_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        d_activation_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        d_activation_0_ce0 : OUT STD_LOGIC;
        d_activation_0_we0 : OUT STD_LOGIC;
        d_activation_0_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component top_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_activation_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        d_activation_0_ce0 : OUT STD_LOGIC;
        d_activation_0_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        agg_result_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        agg_result_0_ce0 : OUT STD_LOGIC;
        agg_result_0_we0 : OUT STD_LOGIC;
        agg_result_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        agg_result_0_ce1 : OUT STD_LOGIC;
        agg_result_0_q1 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    w_l_plus1_T_U : component top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_l_plus1_T_address0,
        ce0 => w_l_plus1_T_ce0,
        we0 => w_l_plus1_T_we0,
        d0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_d0,
        q0 => w_l_plus1_T_q0);

    C_0_U : component top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C_0_address0,
        ce0 => C_0_ce0,
        we0 => C_0_we0,
        d0 => C_0_d0,
        q0 => C_0_q0,
        address1 => C_0_address1_local,
        ce1 => C_0_ce1_local,
        we1 => C_0_we1_local,
        d1 => ap_const_lv25_0);

    net_0_U : component top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 25,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => net_0_address0,
        ce0 => net_0_ce0,
        we0 => net_0_we0,
        d0 => net_0_d0,
        q0 => net_0_q0,
        address1 => net_0_address1_local,
        ce1 => net_0_ce1_local,
        we1 => net_0_we1_local,
        d1 => ap_const_lv25_0);

    d_activation_0_U : component top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => d_activation_0_address0,
        ce0 => d_activation_0_ce0,
        we0 => d_activation_0_we0,
        d0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_d0,
        q0 => d_activation_0_q0);

    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467 : component top_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start,
        ap_done => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_done,
        ap_idle => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_idle,
        ap_ready => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_ready,
        w_l_plus1_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_0_address0,
        w_l_plus1_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_0_ce0,
        w_l_plus1_0_q0 => w_l_plus1_0_q0,
        w_l_plus1_1_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_1_address0,
        w_l_plus1_1_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_1_ce0,
        w_l_plus1_1_q0 => w_l_plus1_1_q0,
        w_l_plus1_2_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_2_address0,
        w_l_plus1_2_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_2_ce0,
        w_l_plus1_2_q0 => w_l_plus1_2_q0,
        w_l_plus1_3_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_3_address0,
        w_l_plus1_3_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_3_ce0,
        w_l_plus1_3_q0 => w_l_plus1_3_q0,
        w_l_plus1_4_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_4_address0,
        w_l_plus1_4_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_4_ce0,
        w_l_plus1_4_q0 => w_l_plus1_4_q0,
        w_l_plus1_5_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_5_address0,
        w_l_plus1_5_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_5_ce0,
        w_l_plus1_5_q0 => w_l_plus1_5_q0,
        w_l_plus1_6_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_6_address0,
        w_l_plus1_6_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_6_ce0,
        w_l_plus1_6_q0 => w_l_plus1_6_q0,
        w_l_plus1_7_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_7_address0,
        w_l_plus1_7_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_7_ce0,
        w_l_plus1_7_q0 => w_l_plus1_7_q0,
        w_l_plus1_T_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_address0,
        w_l_plus1_T_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_ce0,
        w_l_plus1_T_we0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_we0,
        w_l_plus1_T_d0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_d0);

    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488 : component top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start,
        ap_done => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_done,
        ap_idle => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_idle,
        ap_ready => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_ready,
        weights_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_0_address0,
        weights_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_0_ce0,
        weights_0_q0 => weights_0_q0,
        weights_1_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_1_address0,
        weights_1_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_1_ce0,
        weights_1_q0 => weights_1_q0,
        weights_2_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_2_address0,
        weights_2_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_2_ce0,
        weights_2_q0 => weights_2_q0,
        weights_3_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_3_address0,
        weights_3_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_3_ce0,
        weights_3_q0 => weights_3_q0,
        weights_4_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_4_address0,
        weights_4_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_4_ce0,
        weights_4_q0 => weights_4_q0,
        weights_5_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_5_address0,
        weights_5_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_5_ce0,
        weights_5_q0 => weights_5_q0,
        weights_6_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_6_address0,
        weights_6_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_6_ce0,
        weights_6_q0 => weights_6_q0,
        weights_7_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_7_address0,
        weights_7_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_7_ce0,
        weights_7_q0 => weights_7_q0,
        weights_8_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_8_address0,
        weights_8_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_8_ce0,
        weights_8_q0 => weights_8_q0,
        weights_9_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_9_address0,
        weights_9_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_9_ce0,
        weights_9_q0 => weights_9_q0,
        weights_10_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_10_address0,
        weights_10_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_10_ce0,
        weights_10_q0 => weights_10_q0,
        weights_11_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_11_address0,
        weights_11_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_11_ce0,
        weights_11_q0 => weights_11_q0,
        weights_12_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_12_address0,
        weights_12_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_12_ce0,
        weights_12_q0 => weights_12_q0,
        weights_13_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_13_address0,
        weights_13_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_13_ce0,
        weights_13_q0 => weights_13_q0,
        weights_14_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_14_address0,
        weights_14_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_14_ce0,
        weights_14_q0 => weights_14_q0,
        weights_15_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_15_address0,
        weights_15_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_15_ce0,
        weights_15_q0 => weights_15_q0,
        weights_16_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_16_address0,
        weights_16_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_16_ce0,
        weights_16_q0 => weights_16_q0,
        weights_17_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_17_address0,
        weights_17_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_17_ce0,
        weights_17_q0 => weights_17_q0,
        weights_18_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_18_address0,
        weights_18_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_18_ce0,
        weights_18_q0 => weights_18_q0,
        weights_19_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_19_address0,
        weights_19_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_19_ce0,
        weights_19_q0 => weights_19_q0,
        weights_20_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_20_address0,
        weights_20_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_20_ce0,
        weights_20_q0 => weights_20_q0,
        weights_21_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_21_address0,
        weights_21_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_21_ce0,
        weights_21_q0 => weights_21_q0,
        weights_22_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_22_address0,
        weights_22_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_22_ce0,
        weights_22_q0 => weights_22_q0,
        weights_23_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_23_address0,
        weights_23_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_23_ce0,
        weights_23_q0 => weights_23_q0,
        weights_24_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_24_address0,
        weights_24_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_24_ce0,
        weights_24_q0 => weights_24_q0,
        weights_25_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_25_address0,
        weights_25_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_25_ce0,
        weights_25_q0 => weights_25_q0,
        weights_26_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_26_address0,
        weights_26_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_26_ce0,
        weights_26_q0 => weights_26_q0,
        weights_27_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_27_address0,
        weights_27_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_27_ce0,
        weights_27_q0 => weights_27_q0,
        weights_28_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_28_address0,
        weights_28_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_28_ce0,
        weights_28_q0 => weights_28_q0,
        weights_29_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_29_address0,
        weights_29_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_29_ce0,
        weights_29_q0 => weights_29_q0,
        weights_30_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_30_address0,
        weights_30_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_30_ce0,
        weights_30_q0 => weights_30_q0,
        weights_31_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_31_address0,
        weights_31_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_31_ce0,
        weights_31_q0 => weights_31_q0,
        weights_32_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_32_address0,
        weights_32_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_32_ce0,
        weights_32_q0 => weights_32_q0,
        weights_33_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_33_address0,
        weights_33_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_33_ce0,
        weights_33_q0 => weights_33_q0,
        weights_34_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_34_address0,
        weights_34_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_34_ce0,
        weights_34_q0 => weights_34_q0,
        weights_35_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_35_address0,
        weights_35_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_35_ce0,
        weights_35_q0 => weights_35_q0,
        weights_36_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_36_address0,
        weights_36_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_36_ce0,
        weights_36_q0 => weights_36_q0,
        weights_37_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_37_address0,
        weights_37_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_37_ce0,
        weights_37_q0 => weights_37_q0,
        weights_38_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_38_address0,
        weights_38_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_38_ce0,
        weights_38_q0 => weights_38_q0,
        weights_39_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_39_address0,
        weights_39_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_39_ce0,
        weights_39_q0 => weights_39_q0,
        weights_40_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_40_address0,
        weights_40_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_40_ce0,
        weights_40_q0 => weights_40_q0,
        weights_41_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_41_address0,
        weights_41_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_41_ce0,
        weights_41_q0 => weights_41_q0,
        weights_42_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_42_address0,
        weights_42_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_42_ce0,
        weights_42_q0 => weights_42_q0,
        weights_43_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_43_address0,
        weights_43_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_43_ce0,
        weights_43_q0 => weights_43_q0,
        weights_44_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_44_address0,
        weights_44_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_44_ce0,
        weights_44_q0 => weights_44_q0,
        weights_45_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_45_address0,
        weights_45_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_45_ce0,
        weights_45_q0 => weights_45_q0,
        weights_46_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_46_address0,
        weights_46_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_46_ce0,
        weights_46_q0 => weights_46_q0,
        weights_47_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_47_address0,
        weights_47_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_47_ce0,
        weights_47_q0 => weights_47_q0,
        weights_48_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_48_address0,
        weights_48_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_48_ce0,
        weights_48_q0 => weights_48_q0,
        weights_49_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_49_address0,
        weights_49_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_49_ce0,
        weights_49_q0 => weights_49_q0,
        weights_50_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_50_address0,
        weights_50_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_50_ce0,
        weights_50_q0 => weights_50_q0,
        weights_51_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_51_address0,
        weights_51_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_51_ce0,
        weights_51_q0 => weights_51_q0,
        weights_52_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_52_address0,
        weights_52_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_52_ce0,
        weights_52_q0 => weights_52_q0,
        weights_53_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_53_address0,
        weights_53_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_53_ce0,
        weights_53_q0 => weights_53_q0,
        weights_54_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_54_address0,
        weights_54_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_54_ce0,
        weights_54_q0 => weights_54_q0,
        weights_55_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_55_address0,
        weights_55_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_55_ce0,
        weights_55_q0 => weights_55_q0,
        weights_56_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_56_address0,
        weights_56_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_56_ce0,
        weights_56_q0 => weights_56_q0,
        weights_57_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_57_address0,
        weights_57_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_57_ce0,
        weights_57_q0 => weights_57_q0,
        weights_58_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_58_address0,
        weights_58_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_58_ce0,
        weights_58_q0 => weights_58_q0,
        weights_59_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_59_address0,
        weights_59_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_59_ce0,
        weights_59_q0 => weights_59_q0,
        weights_60_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_60_address0,
        weights_60_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_60_ce0,
        weights_60_q0 => weights_60_q0,
        weights_61_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_61_address0,
        weights_61_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_61_ce0,
        weights_61_q0 => weights_61_q0,
        weights_62_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_62_address0,
        weights_62_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_62_ce0,
        weights_62_q0 => weights_62_q0,
        weights_63_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_63_address0,
        weights_63_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_63_ce0,
        weights_63_q0 => weights_63_q0,
        input_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_input_0_address0,
        input_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_input_0_ce0,
        input_0_q0 => input_0_q0,
        C_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_address0,
        C_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_ce0,
        C_0_we0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_we0,
        C_0_d0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_d0);

    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 : component top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start,
        ap_done => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_done,
        ap_idle => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_idle,
        ap_ready => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_ready,
        w_l_plus1_T_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_w_l_plus1_T_address0,
        w_l_plus1_T_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_w_l_plus1_T_ce0,
        w_l_plus1_T_q0 => w_l_plus1_T_q0,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        agg_result_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_address0,
        agg_result_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_ce0,
        agg_result_0_we0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_we0,
        agg_result_0_d0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_d0);

    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638 : component top_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start,
        ap_done => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_done,
        ap_idle => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_idle,
        ap_ready => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_ready,
        biases_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_biases_address0,
        biases_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_biases_ce0,
        biases_q0 => biases_q0,
        C_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_C_0_address0,
        C_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_C_0_ce0,
        C_0_q0 => C_0_q0,
        net_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_address0,
        net_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_ce0,
        net_0_we0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_we0,
        net_0_d0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_d0);

    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646 : component top_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start,
        ap_done => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_done,
        ap_idle => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_idle,
        ap_ready => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_ready,
        net_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_net_0_address0,
        net_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_net_0_ce0,
        net_0_q0 => net_0_q0,
        d_activation_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_address0,
        d_activation_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_ce0,
        d_activation_0_we0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_we0,
        d_activation_0_d0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_d0);

    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652 : component top_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start,
        ap_done => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done,
        ap_idle => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_idle,
        ap_ready => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_ready,
        d_activation_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_d_activation_0_address0,
        d_activation_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_d_activation_0_ce0,
        d_activation_0_q0 => d_activation_0_q0,
        agg_result_0_address0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_address0,
        agg_result_0_ce0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_ce0,
        agg_result_0_we0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_we0,
        agg_result_0_d0 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_d0,
        agg_result_0_address1 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_address1,
        agg_result_0_ce1 => grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_ce1,
        agg_result_0_q1 => agg_result_0_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_done, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_block_state6_on_subcall_done, ap_block_state8_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;

    C_0_address0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_address0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_C_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, C_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_C_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_address0;
        else 
            C_0_address0 <= C_0_address0_local;
        end if; 
    end process;


    C_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            C_0_address0_local <= "XXX";
        end if; 
    end process;


    C_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            C_0_address1_local <= "XXX";
        end if; 
    end process;


    C_0_ce0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_ce0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_C_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, C_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_C_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_ce0;
        else 
            C_0_ce0 <= C_0_ce0_local;
        end if; 
    end process;


    C_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            C_0_ce0_local <= ap_const_logic_1;
        else 
            C_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            C_0_ce1_local <= ap_const_logic_1;
        else 
            C_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_d0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_d0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_d0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_d0;
        else 
            C_0_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    C_0_we0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_we0, ap_CS_fsm_state6, C_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_we0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_C_0_we0;
        else 
            C_0_we0 <= C_0_we0_local;
        end if; 
    end process;


    C_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            C_0_we0_local <= ap_const_logic_1;
        else 
            C_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            C_0_we1_local <= ap_const_logic_1;
        else 
            C_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_0_address0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_address0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_address0, ap_CS_fsm_state8, ap_CS_fsm_state12, agg_result_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            agg_result_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            agg_result_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_address0;
        else 
            agg_result_0_address0 <= agg_result_0_address0_local;
        end if; 
    end process;


    agg_result_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            agg_result_0_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_0_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_0_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_0_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            agg_result_0_address0_local <= "XXX";
        end if; 
    end process;


    agg_result_0_address1_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_address1, ap_CS_fsm_state12, agg_result_0_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            agg_result_0_address1 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_address1;
        else 
            agg_result_0_address1 <= agg_result_0_address1_local;
        end if; 
    end process;


    agg_result_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            agg_result_0_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_0_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_0_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_0_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            agg_result_0_address1_local <= "XXX";
        end if; 
    end process;


    agg_result_0_ce0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_ce0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state12, agg_result_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            agg_result_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            agg_result_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_ce0;
        else 
            agg_result_0_ce0 <= agg_result_0_ce0_local;
        end if; 
    end process;


    agg_result_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_0_ce0_local <= ap_const_logic_1;
        else 
            agg_result_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_0_ce1_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_ce1, ap_CS_fsm_state12, agg_result_0_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            agg_result_0_ce1 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_ce1;
        else 
            agg_result_0_ce1 <= agg_result_0_ce1_local;
        end if; 
    end process;


    agg_result_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_0_ce1_local <= ap_const_logic_1;
        else 
            agg_result_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_0_d0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_d0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_d0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            agg_result_0_d0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            agg_result_0_d0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_d0;
        else 
            agg_result_0_d0 <= ap_const_lv25_0;
        end if; 
    end process;

    agg_result_0_d1 <= ap_const_lv25_0;

    agg_result_0_we0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_we0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_we0, ap_CS_fsm_state8, ap_CS_fsm_state12, agg_result_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            agg_result_0_we0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_agg_result_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            agg_result_0_we0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_agg_result_0_we0;
        else 
            agg_result_0_we0 <= agg_result_0_we0_local;
        end if; 
    end process;


    agg_result_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_0_we0_local <= ap_const_logic_1;
        else 
            agg_result_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_0_we1 <= agg_result_0_we1_local;

    agg_result_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_0_we1_local <= ap_const_logic_1;
        else 
            agg_result_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_done)
    begin
        if ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done)
    begin
        if ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state6_on_subcall_done_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_done, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_done = ap_const_logic_0) or (grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_done, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_done = ap_const_logic_0) or (grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done, ap_CS_fsm_state12)
    begin
        if ((((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    biases_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_biases_address0;
    biases_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_biases_ce0;

    d_activation_0_address0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_address0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_d_activation_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            d_activation_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_d_activation_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            d_activation_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_address0;
        else 
            d_activation_0_address0 <= "XXX";
        end if; 
    end process;


    d_activation_0_ce0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_ce0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_d_activation_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            d_activation_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_d_activation_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            d_activation_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_ce0;
        else 
            d_activation_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    d_activation_0_we0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            d_activation_0_we0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_d_activation_0_we0;
        else 
            d_activation_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start_reg;
    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start_reg;
    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start_reg;
    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start_reg;
    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start_reg;
    grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start_reg;
    input_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_input_0_address0;
    input_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_input_0_ce0;

    net_0_address0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_address0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_net_0_address0, ap_CS_fsm_state8, ap_CS_fsm_state10, net_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            net_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_net_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_address0;
        else 
            net_0_address0 <= net_0_address0_local;
        end if; 
    end process;


    net_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            net_0_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            net_0_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            net_0_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            net_0_address0_local <= "XXX";
        end if; 
    end process;


    net_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            net_0_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            net_0_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            net_0_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            net_0_address1_local <= "XXX";
        end if; 
    end process;


    net_0_ce0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_ce0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_net_0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10, net_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            net_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_net_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_ce0;
        else 
            net_0_ce0 <= net_0_ce0_local;
        end if; 
    end process;


    net_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            net_0_ce0_local <= ap_const_logic_1;
        else 
            net_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            net_0_ce1_local <= ap_const_logic_1;
        else 
            net_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_d0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_d0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_d0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_d0;
        else 
            net_0_d0 <= ap_const_lv25_0;
        end if; 
    end process;


    net_0_we0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_we0, ap_CS_fsm_state8, net_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_we0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_net_0_we0;
        else 
            net_0_we0 <= net_0_we0_local;
        end if; 
    end process;


    net_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            net_0_we0_local <= ap_const_logic_1;
        else 
            net_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            net_0_we1_local <= ap_const_logic_1;
        else 
            net_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    w_l_plus1_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_0_address0;
    w_l_plus1_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_0_ce0;
    w_l_plus1_1_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_1_address0;
    w_l_plus1_1_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_1_ce0;
    w_l_plus1_2_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_2_address0;
    w_l_plus1_2_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_2_ce0;
    w_l_plus1_3_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_3_address0;
    w_l_plus1_3_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_3_ce0;
    w_l_plus1_4_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_4_address0;
    w_l_plus1_4_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_4_ce0;
    w_l_plus1_5_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_5_address0;
    w_l_plus1_5_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_5_ce0;
    w_l_plus1_6_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_6_address0;
    w_l_plus1_6_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_6_ce0;
    w_l_plus1_7_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_7_address0;
    w_l_plus1_7_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_7_ce0;

    w_l_plus1_T_address0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_address0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_w_l_plus1_T_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            w_l_plus1_T_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_w_l_plus1_T_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            w_l_plus1_T_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_address0;
        else 
            w_l_plus1_T_address0 <= "XXXXX";
        end if; 
    end process;


    w_l_plus1_T_ce0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_ce0, grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_w_l_plus1_T_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            w_l_plus1_T_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_w_l_plus1_T_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            w_l_plus1_T_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_ce0;
        else 
            w_l_plus1_T_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_l_plus1_T_we0_assign_proc : process(grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            w_l_plus1_T_we0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_w_l_plus1_T_we0;
        else 
            w_l_plus1_T_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weights_0_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_0_address0;
    weights_0_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_0_ce0;
    weights_10_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_10_address0;
    weights_10_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_10_ce0;
    weights_11_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_11_address0;
    weights_11_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_11_ce0;
    weights_12_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_12_address0;
    weights_12_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_12_ce0;
    weights_13_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_13_address0;
    weights_13_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_13_ce0;
    weights_14_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_14_address0;
    weights_14_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_14_ce0;
    weights_15_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_15_address0;
    weights_15_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_15_ce0;
    weights_16_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_16_address0;
    weights_16_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_16_ce0;
    weights_17_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_17_address0;
    weights_17_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_17_ce0;
    weights_18_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_18_address0;
    weights_18_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_18_ce0;
    weights_19_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_19_address0;
    weights_19_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_19_ce0;
    weights_1_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_1_address0;
    weights_1_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_1_ce0;
    weights_20_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_20_address0;
    weights_20_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_20_ce0;
    weights_21_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_21_address0;
    weights_21_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_21_ce0;
    weights_22_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_22_address0;
    weights_22_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_22_ce0;
    weights_23_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_23_address0;
    weights_23_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_23_ce0;
    weights_24_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_24_address0;
    weights_24_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_24_ce0;
    weights_25_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_25_address0;
    weights_25_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_25_ce0;
    weights_26_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_26_address0;
    weights_26_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_26_ce0;
    weights_27_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_27_address0;
    weights_27_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_27_ce0;
    weights_28_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_28_address0;
    weights_28_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_28_ce0;
    weights_29_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_29_address0;
    weights_29_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_29_ce0;
    weights_2_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_2_address0;
    weights_2_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_2_ce0;
    weights_30_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_30_address0;
    weights_30_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_30_ce0;
    weights_31_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_31_address0;
    weights_31_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_31_ce0;
    weights_32_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_32_address0;
    weights_32_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_32_ce0;
    weights_33_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_33_address0;
    weights_33_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_33_ce0;
    weights_34_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_34_address0;
    weights_34_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_34_ce0;
    weights_35_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_35_address0;
    weights_35_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_35_ce0;
    weights_36_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_36_address0;
    weights_36_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_36_ce0;
    weights_37_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_37_address0;
    weights_37_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_37_ce0;
    weights_38_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_38_address0;
    weights_38_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_38_ce0;
    weights_39_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_39_address0;
    weights_39_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_39_ce0;
    weights_3_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_3_address0;
    weights_3_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_3_ce0;
    weights_40_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_40_address0;
    weights_40_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_40_ce0;
    weights_41_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_41_address0;
    weights_41_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_41_ce0;
    weights_42_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_42_address0;
    weights_42_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_42_ce0;
    weights_43_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_43_address0;
    weights_43_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_43_ce0;
    weights_44_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_44_address0;
    weights_44_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_44_ce0;
    weights_45_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_45_address0;
    weights_45_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_45_ce0;
    weights_46_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_46_address0;
    weights_46_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_46_ce0;
    weights_47_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_47_address0;
    weights_47_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_47_ce0;
    weights_48_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_48_address0;
    weights_48_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_48_ce0;
    weights_49_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_49_address0;
    weights_49_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_49_ce0;
    weights_4_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_4_address0;
    weights_4_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_4_ce0;
    weights_50_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_50_address0;
    weights_50_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_50_ce0;
    weights_51_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_51_address0;
    weights_51_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_51_ce0;
    weights_52_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_52_address0;
    weights_52_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_52_ce0;
    weights_53_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_53_address0;
    weights_53_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_53_ce0;
    weights_54_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_54_address0;
    weights_54_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_54_ce0;
    weights_55_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_55_address0;
    weights_55_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_55_ce0;
    weights_56_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_56_address0;
    weights_56_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_56_ce0;
    weights_57_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_57_address0;
    weights_57_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_57_ce0;
    weights_58_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_58_address0;
    weights_58_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_58_ce0;
    weights_59_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_59_address0;
    weights_59_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_59_ce0;
    weights_5_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_5_address0;
    weights_5_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_5_ce0;
    weights_60_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_60_address0;
    weights_60_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_60_ce0;
    weights_61_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_61_address0;
    weights_61_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_61_ce0;
    weights_62_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_62_address0;
    weights_62_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_62_ce0;
    weights_63_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_63_address0;
    weights_63_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_63_ce0;
    weights_6_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_6_address0;
    weights_6_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_6_ce0;
    weights_7_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_7_address0;
    weights_7_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_7_ce0;
    weights_8_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_8_address0;
    weights_8_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_8_ce0;
    weights_9_address0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_9_address0;
    weights_9_ce0 <= grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_weights_9_ce0;
end behav;
