/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 368 160)
	(text "reg_file" (rect 5 0 34 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rd_addr1[4..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "rd_addr1[4..0]" (rect 21 43 77 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "rd_addr2[4..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "rd_addr2[4..0]" (rect 21 59 78 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "wr_addr[4..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "wr_addr[4..0]" (rect 21 75 75 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "wr_data[DATA_WIDTH-1..0]" (rect 0 0 121 12)(font "Arial" ))
		(text "wr_data[DATA_WIDTH-1..0]" (rect 21 91 142 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "wr_en" (rect 0 0 24 12)(font "Arial" ))
		(text "wr_en" (rect 21 107 45 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 352 32)
		(output)
		(text "rd_data1[DATA_WIDTH-1..0]" (rect 0 0 123 12)(font "Arial" ))
		(text "rd_data1[DATA_WIDTH-1..0]" (rect 208 27 331 39)(font "Arial" ))
		(line (pt 352 32)(pt 336 32)(line_width 3))
	)
	(port
		(pt 352 48)
		(output)
		(text "rd_data2[DATA_WIDTH-1..0]" (rect 0 0 125 12)(font "Arial" ))
		(text "rd_data2[DATA_WIDTH-1..0]" (rect 206 43 331 55)(font "Arial" ))
		(line (pt 352 48)(pt 336 48)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 336 128)(line_width 1))
	)
	(annotation_block (parameter)(rect 368 -64 468 16))
)
