
IDC-G4-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055a0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  08005660  08005660  00015660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005958  08005958  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08005958  08005958  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005958  08005958  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005958  08005958  00015958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800595c  0800595c  0001595c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08005960  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009a0  2000007c  080059dc  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a1c  080059dc  00020a1c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f865  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000228a  00000000  00000000  0002f909  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  00031b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d38  00000000  00000000  000329b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011217  00000000  00000000  000336f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010582  00000000  00000000  00044907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00066fbb  00000000  00000000  00054e89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bbe44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039e8  00000000  00000000  000bbe94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005648 	.word	0x08005648

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	08005648 	.word	0x08005648

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000418:	b590      	push	{r4, r7, lr}
 800041a:	b087      	sub	sp, #28
 800041c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800041e:	f000 fd73 	bl	8000f08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000422:	f000 f935 	bl	8000690 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000426:	f000 fa6b 	bl	8000900 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800042a:	f000 f9f3 	bl	8000814 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800042e:	f000 fa37 	bl	80008a0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000432:	f000 f98f 	bl	8000754 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  TM1638_Platform_Init(&Handler);
 8000436:	4b85      	ldr	r3, [pc, #532]	; (800064c <main+0x234>)
 8000438:	0018      	movs	r0, r3
 800043a:	f004 fa33 	bl	80048a4 <TM1638_Platform_Init>
  TM1638_Init(&Handler, TM1638DisplayTypeComAnode);
 800043e:	4b83      	ldr	r3, [pc, #524]	; (800064c <main+0x234>)
 8000440:	2101      	movs	r1, #1
 8000442:	0018      	movs	r0, r3
 8000444:	f003 fee3 	bl	800420e <TM1638_Init>
  TM1638_ConfigDisplay(&Handler, 4, TM1638DisplayStateON);
 8000448:	4b80      	ldr	r3, [pc, #512]	; (800064c <main+0x234>)
 800044a:	2201      	movs	r2, #1
 800044c:	2104      	movs	r1, #4
 800044e:	0018      	movs	r0, r3
 8000450:	f003 ff15 	bl	800427e <TM1638_ConfigDisplay>

  // ‰ΩøËÉΩÂÆöÊó∂Âô®TIM3ÁöÑÊõ¥Êñ∞‰∏≠
  __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_UPDATE);
 8000454:	4b7e      	ldr	r3, [pc, #504]	; (8000650 <main+0x238>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	68da      	ldr	r2, [r3, #12]
 800045a:	4b7d      	ldr	r3, [pc, #500]	; (8000650 <main+0x238>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	2101      	movs	r1, #1
 8000460:	430a      	orrs	r2, r1
 8000462:	60da      	str	r2, [r3, #12]
  // ÂêØÂä®ÂÆöÊó∂Âô®TIM3ÔºåÂºÄÂßãËÆ°
  HAL_TIM_Base_Start_IT(&htim3);
 8000464:	4b7a      	ldr	r3, [pc, #488]	; (8000650 <main+0x238>)
 8000466:	0018      	movs	r0, r3
 8000468:	f001 fe9c 	bl	80021a4 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      // Â§ÑÁêÜÂáÜÂ§áÂ•ΩÁöÑUARTÊï∞ÊçÆ
       if (buf_ready) {
 800046c:	4b79      	ldr	r3, [pc, #484]	; (8000654 <main+0x23c>)
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	b2db      	uxtb	r3, r3
 8000472:	2b00      	cmp	r3, #0
 8000474:	d045      	beq.n	8000502 <main+0xea>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000476:	f3ef 8310 	mrs	r3, PRIMASK
 800047a:	607b      	str	r3, [r7, #4]
  return(result);
 800047c:	687b      	ldr	r3, [r7, #4]
    	   uint32_t primask = __get_PRIMASK();  // ‰øùÂ≠òÂΩìÂâç‰∏≠Êñ≠Áä∂Ê??//‰∏?‰∏™Êó∂ÈíüÂë®Êú?
 800047e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000480:	b672      	cpsid	i
}
 8000482:	46c0      	nop			; (mov r8, r8)
           __disable_irq();  // Áü≠ÊöÇÁ¶ÅÁî®‰∏≠Êñ≠‰øùÊä§ÁºìÂÜ≤Âå∫ÂàáÊç?//‰∏?‰∏™Êó∂ÈíüÂë®Êú?
           memcpy(processing_buf,
                 (active_buf == rx_buf1) ? rx_buf2 : rx_buf1, //Ëøô‰∏™ÂàöÂ•ΩÂíåUART‰∏≠Êñ≠ÈáåÈù¢‰∏?Ââç‰∏ÄÂêéÔºåprocessing_buf‰ºöÂèñÂà∞Âíå‰∏≠Êñ≠Èáåactive_bufÁõ∏ÂèçÁöÑÁºìÂÜ≤Âå∫Ôºå‰∏çËÆ∞ÂæóÁöÑÊó∂ÂÄôÊé®Êºî‰∏Ä‰∏ãÂ∞±Ê∏ÖÊô∞‰∫?
 8000484:	4b74      	ldr	r3, [pc, #464]	; (8000658 <main+0x240>)
 8000486:	681a      	ldr	r2, [r3, #0]
           memcpy(processing_buf,
 8000488:	4b74      	ldr	r3, [pc, #464]	; (800065c <main+0x244>)
 800048a:	429a      	cmp	r2, r3
 800048c:	d101      	bne.n	8000492 <main+0x7a>
 800048e:	4b74      	ldr	r3, [pc, #464]	; (8000660 <main+0x248>)
 8000490:	e000      	b.n	8000494 <main+0x7c>
 8000492:	4b72      	ldr	r3, [pc, #456]	; (800065c <main+0x244>)
 8000494:	4a73      	ldr	r2, [pc, #460]	; (8000664 <main+0x24c>)
 8000496:	0010      	movs	r0, r2
 8000498:	0019      	movs	r1, r3
 800049a:	2380      	movs	r3, #128	; 0x80
 800049c:	005b      	lsls	r3, r3, #1
 800049e:	001a      	movs	r2, r3
 80004a0:	f004 fa60 	bl	8004964 <memcpy>
                 RX_BUF_SIZE);//memcpy(256Â≠óËäÇ)	~800Êó∂ÈíüÂë®Êúü
           buf_ready = false;
 80004a4:	4b6b      	ldr	r3, [pc, #428]	; (8000654 <main+0x23c>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	701a      	strb	r2, [r3, #0]
 80004aa:	68fb      	ldr	r3, [r7, #12]
 80004ac:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004ae:	683b      	ldr	r3, [r7, #0]
 80004b0:	f383 8810 	msr	PRIMASK, r3
}
 80004b4:	46c0      	nop			; (mov r8, r8)
           // ÊâìÂç∞ÂéüÂßãÊï∞ÊçÆÔºàË∞ÉËØïÁî®Ôº?
          // SEGGER_RTT_WriteString(0, "UART Data: ");
          // SEGGER_RTT_WriteString(0, (char*)processing_buf);

           // Ëß£ÊûêGNRMCÊï∞ÊçÆ
           char* gnrmc_ptr = strstr((char*)processing_buf, "$GNRMC");
 80004b6:	4a6c      	ldr	r2, [pc, #432]	; (8000668 <main+0x250>)
 80004b8:	4b6a      	ldr	r3, [pc, #424]	; (8000664 <main+0x24c>)
 80004ba:	0011      	movs	r1, r2
 80004bc:	0018      	movs	r0, r3
 80004be:	f004 fa8d 	bl	80049dc <strstr>
 80004c2:	0003      	movs	r3, r0
 80004c4:	60bb      	str	r3, [r7, #8]
           if (gnrmc_ptr != NULL) {
 80004c6:	68bb      	ldr	r3, [r7, #8]
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d01a      	beq.n	8000502 <main+0xea>
               if (sscanf(gnrmc_ptr + 7, "%2d%2d%2d", &hours, &minutes, &seconds) == 3) {
 80004cc:	68bb      	ldr	r3, [r7, #8]
 80004ce:	1dd8      	adds	r0, r3, #7
 80004d0:	4c66      	ldr	r4, [pc, #408]	; (800066c <main+0x254>)
 80004d2:	4a67      	ldr	r2, [pc, #412]	; (8000670 <main+0x258>)
 80004d4:	4967      	ldr	r1, [pc, #412]	; (8000674 <main+0x25c>)
 80004d6:	4b68      	ldr	r3, [pc, #416]	; (8000678 <main+0x260>)
 80004d8:	9300      	str	r3, [sp, #0]
 80004da:	0023      	movs	r3, r4
 80004dc:	f004 fa54 	bl	8004988 <siscanf>
 80004e0:	0003      	movs	r3, r0
 80004e2:	2b03      	cmp	r3, #3
 80004e4:	d10d      	bne.n	8000502 <main+0xea>
             hours = (hours + 8) % 24; //ÂàáÊç¢‰∏?‰∏ã‰∏úÂÖ´Âå∫
 80004e6:	4b62      	ldr	r3, [pc, #392]	; (8000670 <main+0x258>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	3308      	adds	r3, #8
 80004ec:	2118      	movs	r1, #24
 80004ee:	0018      	movs	r0, r3
 80004f0:	f7ff ff8c 	bl	800040c <__aeabi_idivmod>
 80004f4:	000b      	movs	r3, r1
 80004f6:	001a      	movs	r2, r3
 80004f8:	4b5d      	ldr	r3, [pc, #372]	; (8000670 <main+0x258>)
 80004fa:	601a      	str	r2, [r3, #0]
             gnrmcReceived = true;
 80004fc:	4b5f      	ldr	r3, [pc, #380]	; (800067c <main+0x264>)
 80004fe:	2201      	movs	r2, #1
 8000500:	701a      	strb	r2, [r3, #0]
               }
           }
       }

       if (gnrmcReceived) {
 8000502:	4b5e      	ldr	r3, [pc, #376]	; (800067c <main+0x264>)
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d002      	beq.n	8000510 <main+0xf8>

     //Êé•Êî∂Âà∞Êñ∞ÁöÑÊ∂àÊÅØË¶ÅÂπ≤ÁöÑ‰∫?
           gnrmcReceived = false;
 800050a:	4b5c      	ldr	r3, [pc, #368]	; (800067c <main+0x264>)
 800050c:	2200      	movs	r2, #0
 800050e:	701a      	strb	r2, [r3, #0]
     }


if(tm1638_operate)
 8000510:	4b5b      	ldr	r3, [pc, #364]	; (8000680 <main+0x268>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d0a9      	beq.n	800046c <main+0x54>
      {

     	    // Â§ÑÁêÜ3DÂÆö‰ΩçÁä∂Ê?ÅÊòæÁ§?
     	    TM1638_SetSingleDigit_HEX(&Handler, position_3d ? 3 : 0, 2);
 8000518:	4b5a      	ldr	r3, [pc, #360]	; (8000684 <main+0x26c>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <main+0x10c>
 8000520:	2303      	movs	r3, #3
 8000522:	e000      	b.n	8000526 <main+0x10e>
 8000524:	2300      	movs	r3, #0
 8000526:	4849      	ldr	r0, [pc, #292]	; (800064c <main+0x234>)
 8000528:	2202      	movs	r2, #2
 800052a:	0019      	movs	r1, r3
 800052c:	f003 ffea 	bl	8004504 <TM1638_SetSingleDigit_HEX>
     	    TM1638_SetSingleDigit_HEX(&Handler, position_3d ? 0x0D : 0, 1);
 8000530:	4b54      	ldr	r3, [pc, #336]	; (8000684 <main+0x26c>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d001      	beq.n	800053c <main+0x124>
 8000538:	230d      	movs	r3, #13
 800053a:	e000      	b.n	800053e <main+0x126>
 800053c:	2300      	movs	r3, #0
 800053e:	4843      	ldr	r0, [pc, #268]	; (800064c <main+0x234>)
 8000540:	2201      	movs	r2, #1
 8000542:	0019      	movs	r1, r3
 8000544:	f003 ffde 	bl	8004504 <TM1638_SetSingleDigit_HEX>

     	    // Â§ÑÁêÜÊåâÈîÆ
     	    TM1638_ScanKeys(&Handler, Keys);
 8000548:	4b4f      	ldr	r3, [pc, #316]	; (8000688 <main+0x270>)
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	4b3f      	ldr	r3, [pc, #252]	; (800064c <main+0x234>)
 800054e:	0011      	movs	r1, r2
 8000550:	0018      	movs	r0, r3
 8000552:	f004 f859 	bl	8004608 <TM1638_ScanKeys>
     	    if (*Keys & 0x0001) {
 8000556:	4b4c      	ldr	r3, [pc, #304]	; (8000688 <main+0x270>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	2201      	movs	r2, #1
 800055e:	4013      	ands	r3, r2
 8000560:	d008      	beq.n	8000574 <main+0x15c>
     	        TM1638_SetSingleDigit_HEX(&Handler, 7, 0);
 8000562:	4b3a      	ldr	r3, [pc, #232]	; (800064c <main+0x234>)
 8000564:	2200      	movs	r2, #0
 8000566:	2107      	movs	r1, #7
 8000568:	0018      	movs	r0, r3
 800056a:	f003 ffcb 	bl	8004504 <TM1638_SetSingleDigit_HEX>
     	        HAL_Delay(200);
 800056e:	20c8      	movs	r0, #200	; 0xc8
 8000570:	f000 fd2e 	bl	8000fd0 <HAL_Delay>
     	    }
     	    if (*Keys & 0x0002) {
 8000574:	4b44      	ldr	r3, [pc, #272]	; (8000688 <main+0x270>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2202      	movs	r2, #2
 800057c:	4013      	ands	r3, r2
 800057e:	d008      	beq.n	8000592 <main+0x17a>
     	        TM1638_SetSingleDigit(&Handler, 0, 0);
 8000580:	4b32      	ldr	r3, [pc, #200]	; (800064c <main+0x234>)
 8000582:	2200      	movs	r2, #0
 8000584:	2100      	movs	r1, #0
 8000586:	0018      	movs	r0, r3
 8000588:	f003 febb 	bl	8004302 <TM1638_SetSingleDigit>
     	        HAL_Delay(200);
 800058c:	20c8      	movs	r0, #200	; 0xc8
 800058e:	f000 fd1f 	bl	8000fd0 <HAL_Delay>
     	    }

     	    // ÊòæÁ§∫Êó∂Èó¥Êï∞ÊçÆ

     	    // Â∞ÜÊó∂Èó¥ÊòæÁ§∫Âú®Êï∞Á†ÅÁÆ°ÂêéÂõõ‰ΩçÔºå‰øÆÊ≠£ÊòæÁ§∫È°∫Ôø???
     	    TM1638_SetSingleDigit_HEX(&Handler, minutes % 10, 4);  // ÂàÜÈíü‰∏™‰Ωç
 8000592:	4b36      	ldr	r3, [pc, #216]	; (800066c <main+0x254>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	210a      	movs	r1, #10
 8000598:	0018      	movs	r0, r3
 800059a:	f7ff ff37 	bl	800040c <__aeabi_idivmod>
 800059e:	000b      	movs	r3, r1
 80005a0:	b2d9      	uxtb	r1, r3
 80005a2:	4b2a      	ldr	r3, [pc, #168]	; (800064c <main+0x234>)
 80005a4:	2204      	movs	r2, #4
 80005a6:	0018      	movs	r0, r3
 80005a8:	f003 ffac 	bl	8004504 <TM1638_SetSingleDigit_HEX>
     	    TM1638_SetSingleDigit_HEX(&Handler, minutes / 10, 5);  // ÂàÜÈíüÂçÅ‰Ωç
 80005ac:	4b2f      	ldr	r3, [pc, #188]	; (800066c <main+0x254>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	210a      	movs	r1, #10
 80005b2:	0018      	movs	r0, r3
 80005b4:	f7ff fe44 	bl	8000240 <__divsi3>
 80005b8:	0003      	movs	r3, r0
 80005ba:	b2d9      	uxtb	r1, r3
 80005bc:	4b23      	ldr	r3, [pc, #140]	; (800064c <main+0x234>)
 80005be:	2205      	movs	r2, #5
 80005c0:	0018      	movs	r0, r3
 80005c2:	f003 ff9f 	bl	8004504 <TM1638_SetSingleDigit_HEX>
     	    //TM1638_SetSingleDigit_HEX(&Handler, hours % 10, 6);  // Â∞èÊó∂‰∏™‰Ωç
     	    // Ê†πÊçÆÂ∞èÊï∞ÁÇπÁä∂ÊÄÅËÆæÁΩÆÁ¨¨ 6 ‰ΩçÂ∞èÊï∞ÁÇπ
     	    if (decimalPointState) {
 80005c6:	4b31      	ldr	r3, [pc, #196]	; (800068c <main+0x274>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d012      	beq.n	80005f4 <main+0x1dc>
     	        TM1638_SetSingleDigit_HEX(&Handler, hours %10 | TM1638DecimalPoint, 6);
 80005ce:	4b28      	ldr	r3, [pc, #160]	; (8000670 <main+0x258>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	210a      	movs	r1, #10
 80005d4:	0018      	movs	r0, r3
 80005d6:	f7ff ff19 	bl	800040c <__aeabi_idivmod>
 80005da:	000b      	movs	r3, r1
 80005dc:	b25b      	sxtb	r3, r3
 80005de:	2280      	movs	r2, #128	; 0x80
 80005e0:	4252      	negs	r2, r2
 80005e2:	4313      	orrs	r3, r2
 80005e4:	b25b      	sxtb	r3, r3
 80005e6:	b2d9      	uxtb	r1, r3
 80005e8:	4b18      	ldr	r3, [pc, #96]	; (800064c <main+0x234>)
 80005ea:	2206      	movs	r2, #6
 80005ec:	0018      	movs	r0, r3
 80005ee:	f003 ff89 	bl	8004504 <TM1638_SetSingleDigit_HEX>
 80005f2:	e00c      	b.n	800060e <main+0x1f6>
     	    } else {
     	        TM1638_SetSingleDigit_HEX(&Handler, hours % 10, 6);
 80005f4:	4b1e      	ldr	r3, [pc, #120]	; (8000670 <main+0x258>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	210a      	movs	r1, #10
 80005fa:	0018      	movs	r0, r3
 80005fc:	f7ff ff06 	bl	800040c <__aeabi_idivmod>
 8000600:	000b      	movs	r3, r1
 8000602:	b2d9      	uxtb	r1, r3
 8000604:	4b11      	ldr	r3, [pc, #68]	; (800064c <main+0x234>)
 8000606:	2206      	movs	r2, #6
 8000608:	0018      	movs	r0, r3
 800060a:	f003 ff7b 	bl	8004504 <TM1638_SetSingleDigit_HEX>
     	    }
     	    TM1638_SetSingleDigit_HEX(&Handler, hours / 10, 7);  // Â∞èÊó∂ÂçÅ‰Ωç
 800060e:	4b18      	ldr	r3, [pc, #96]	; (8000670 <main+0x258>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	210a      	movs	r1, #10
 8000614:	0018      	movs	r0, r3
 8000616:	f7ff fe13 	bl	8000240 <__divsi3>
 800061a:	0003      	movs	r3, r0
 800061c:	b2d9      	uxtb	r1, r3
 800061e:	4b0b      	ldr	r3, [pc, #44]	; (800064c <main+0x234>)
 8000620:	2207      	movs	r2, #7
 8000622:	0018      	movs	r0, r3
 8000624:	f003 ff6e 	bl	8004504 <TM1638_SetSingleDigit_HEX>


     	    decimalPointState = !decimalPointState;  // ÂàáÊç¢Â∞èÊï∞ÁÇπÁä∂,‰∏ãÊ¨°Â∞±‰ºöÁîüÊïà
 8000628:	4b18      	ldr	r3, [pc, #96]	; (800068c <main+0x274>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	1e5a      	subs	r2, r3, #1
 800062e:	4193      	sbcs	r3, r2
 8000630:	b2db      	uxtb	r3, r3
 8000632:	2201      	movs	r2, #1
 8000634:	4053      	eors	r3, r2
 8000636:	b2db      	uxtb	r3, r3
 8000638:	1c1a      	adds	r2, r3, #0
 800063a:	2301      	movs	r3, #1
 800063c:	4013      	ands	r3, r2
 800063e:	b2da      	uxtb	r2, r3
 8000640:	4b12      	ldr	r3, [pc, #72]	; (800068c <main+0x274>)
 8000642:	701a      	strb	r2, [r3, #0]
     	    tm1638_operate = false;                  // ÈÄ?Âá∫Âæ™ÁéØÔºåÁ≠âÂæÖTIM3Âº?ÂêØ‰∏∫True
 8000644:	4b0e      	ldr	r3, [pc, #56]	; (8000680 <main+0x268>)
 8000646:	2200      	movs	r2, #0
 8000648:	701a      	strb	r2, [r3, #0]
       if (buf_ready) {
 800064a:	e70f      	b.n	800046c <main+0x54>
 800064c:	20000514 	.word	0x20000514
 8000650:	2000009c 	.word	0x2000009c
 8000654:	200003fa 	.word	0x200003fa
 8000658:	20000004 	.word	0x20000004
 800065c:	200001f8 	.word	0x200001f8
 8000660:	200002f8 	.word	0x200002f8
 8000664:	200003fc 	.word	0x200003fc
 8000668:	08005660 	.word	0x08005660
 800066c:	20000504 	.word	0x20000504
 8000670:	20000500 	.word	0x20000500
 8000674:	08005668 	.word	0x08005668
 8000678:	20000508 	.word	0x20000508
 800067c:	200004fc 	.word	0x200004fc
 8000680:	200004fd 	.word	0x200004fd
 8000684:	2000050c 	.word	0x2000050c
 8000688:	20000000 	.word	0x20000000
 800068c:	20000008 	.word	0x20000008

08000690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	b095      	sub	sp, #84	; 0x54
 8000694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	2420      	movs	r4, #32
 8000698:	193b      	adds	r3, r7, r4
 800069a:	0018      	movs	r0, r3
 800069c:	2330      	movs	r3, #48	; 0x30
 800069e:	001a      	movs	r2, r3
 80006a0:	2100      	movs	r1, #0
 80006a2:	f004 f968 	bl	8004976 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a6:	2310      	movs	r3, #16
 80006a8:	18fb      	adds	r3, r7, r3
 80006aa:	0018      	movs	r0, r3
 80006ac:	2310      	movs	r3, #16
 80006ae:	001a      	movs	r2, r3
 80006b0:	2100      	movs	r1, #0
 80006b2:	f004 f960 	bl	8004976 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006b6:	003b      	movs	r3, r7
 80006b8:	0018      	movs	r0, r3
 80006ba:	2310      	movs	r3, #16
 80006bc:	001a      	movs	r2, r3
 80006be:	2100      	movs	r1, #0
 80006c0:	f004 f959 	bl	8004976 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006c4:	0021      	movs	r1, r4
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2201      	movs	r2, #1
 80006ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2201      	movs	r2, #1
 80006d0:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2202      	movs	r2, #2
 80006d6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2280      	movs	r2, #128	; 0x80
 80006dc:	0252      	lsls	r2, r2, #9
 80006de:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2280      	movs	r2, #128	; 0x80
 80006e4:	0352      	lsls	r2, r2, #13
 80006e6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2200      	movs	r2, #0
 80006ec:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	0018      	movs	r0, r3
 80006f2:	f000 ffb3 	bl	800165c <HAL_RCC_OscConfig>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80006fa:	f000 fa8d 	bl	8000c18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fe:	2110      	movs	r1, #16
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2207      	movs	r2, #7
 8000704:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2202      	movs	r2, #2
 800070a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2200      	movs	r2, #0
 8000716:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2101      	movs	r1, #1
 800071c:	0018      	movs	r0, r3
 800071e:	f001 fab7 	bl	8001c90 <HAL_RCC_ClockConfig>
 8000722:	1e03      	subs	r3, r0, #0
 8000724:	d001      	beq.n	800072a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000726:	f000 fa77 	bl	8000c18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800072a:	003b      	movs	r3, r7
 800072c:	2201      	movs	r2, #1
 800072e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8000730:	003b      	movs	r3, r7
 8000732:	2201      	movs	r2, #1
 8000734:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000736:	003b      	movs	r3, r7
 8000738:	0018      	movs	r0, r3
 800073a:	f001 fc15 	bl	8001f68 <HAL_RCCEx_PeriphCLKConfig>
 800073e:	1e03      	subs	r3, r0, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000742:	f000 fa69 	bl	8000c18 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000746:	f001 fb71 	bl	8001e2c <HAL_RCC_EnableCSS>
}
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	46bd      	mov	sp, r7
 800074e:	b015      	add	sp, #84	; 0x54
 8000750:	bd90      	pop	{r4, r7, pc}
	...

08000754 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800075a:	2308      	movs	r3, #8
 800075c:	18fb      	adds	r3, r7, r3
 800075e:	0018      	movs	r0, r3
 8000760:	2310      	movs	r3, #16
 8000762:	001a      	movs	r2, r3
 8000764:	2100      	movs	r1, #0
 8000766:	f004 f906 	bl	8004976 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800076a:	003b      	movs	r3, r7
 800076c:	0018      	movs	r0, r3
 800076e:	2308      	movs	r3, #8
 8000770:	001a      	movs	r2, r3
 8000772:	2100      	movs	r1, #0
 8000774:	f004 f8ff 	bl	8004976 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000778:	4b22      	ldr	r3, [pc, #136]	; (8000804 <MX_TIM3_Init+0xb0>)
 800077a:	4a23      	ldr	r2, [pc, #140]	; (8000808 <MX_TIM3_Init+0xb4>)
 800077c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4799;
 800077e:	4b21      	ldr	r3, [pc, #132]	; (8000804 <MX_TIM3_Init+0xb0>)
 8000780:	4a22      	ldr	r2, [pc, #136]	; (800080c <MX_TIM3_Init+0xb8>)
 8000782:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000784:	4b1f      	ldr	r3, [pc, #124]	; (8000804 <MX_TIM3_Init+0xb0>)
 8000786:	2200      	movs	r2, #0
 8000788:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800078a:	4b1e      	ldr	r3, [pc, #120]	; (8000804 <MX_TIM3_Init+0xb0>)
 800078c:	4a20      	ldr	r2, [pc, #128]	; (8000810 <MX_TIM3_Init+0xbc>)
 800078e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000790:	4b1c      	ldr	r3, [pc, #112]	; (8000804 <MX_TIM3_Init+0xb0>)
 8000792:	2200      	movs	r2, #0
 8000794:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000796:	4b1b      	ldr	r3, [pc, #108]	; (8000804 <MX_TIM3_Init+0xb0>)
 8000798:	2280      	movs	r2, #128	; 0x80
 800079a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800079c:	4b19      	ldr	r3, [pc, #100]	; (8000804 <MX_TIM3_Init+0xb0>)
 800079e:	0018      	movs	r0, r3
 80007a0:	f001 fcb0 	bl	8002104 <HAL_TIM_Base_Init>
 80007a4:	1e03      	subs	r3, r0, #0
 80007a6:	d001      	beq.n	80007ac <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80007a8:	f000 fa36 	bl	8000c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ac:	2108      	movs	r1, #8
 80007ae:	187b      	adds	r3, r7, r1
 80007b0:	2280      	movs	r2, #128	; 0x80
 80007b2:	0152      	lsls	r2, r2, #5
 80007b4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007b6:	187a      	adds	r2, r7, r1
 80007b8:	4b12      	ldr	r3, [pc, #72]	; (8000804 <MX_TIM3_Init+0xb0>)
 80007ba:	0011      	movs	r1, r2
 80007bc:	0018      	movs	r0, r3
 80007be:	f001 fe2b 	bl	8002418 <HAL_TIM_ConfigClockSource>
 80007c2:	1e03      	subs	r3, r0, #0
 80007c4:	d001      	beq.n	80007ca <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80007c6:	f000 fa27 	bl	8000c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ca:	003b      	movs	r3, r7
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007d0:	003b      	movs	r3, r7
 80007d2:	2200      	movs	r2, #0
 80007d4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007d6:	003a      	movs	r2, r7
 80007d8:	4b0a      	ldr	r3, [pc, #40]	; (8000804 <MX_TIM3_Init+0xb0>)
 80007da:	0011      	movs	r1, r2
 80007dc:	0018      	movs	r0, r3
 80007de:	f002 f82d 	bl	800283c <HAL_TIMEx_MasterConfigSynchronization>
 80007e2:	1e03      	subs	r3, r0, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80007e6:	f000 fa17 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2101      	movs	r1, #1
 80007ee:	2010      	movs	r0, #16
 80007f0:	f000 fcbe 	bl	8001170 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80007f4:	2010      	movs	r0, #16
 80007f6:	f000 fcd0 	bl	800119a <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM3_Init 2 */

}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b006      	add	sp, #24
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	2000009c 	.word	0x2000009c
 8000808:	40000400 	.word	0x40000400
 800080c:	000012bf 	.word	0x000012bf
 8000810:	000003e7 	.word	0x000003e7

08000814 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000818:	4b1d      	ldr	r3, [pc, #116]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 800081a:	4a1e      	ldr	r2, [pc, #120]	; (8000894 <MX_USART1_UART_Init+0x80>)
 800081c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800081e:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 8000820:	22e1      	movs	r2, #225	; 0xe1
 8000822:	0252      	lsls	r2, r2, #9
 8000824:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b1a      	ldr	r3, [pc, #104]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b18      	ldr	r3, [pc, #96]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000832:	4b17      	ldr	r3, [pc, #92]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b14      	ldr	r3, [pc, #80]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b12      	ldr	r3, [pc, #72]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000850:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 8000858:	0018      	movs	r0, r3
 800085a:	f002 f857 	bl	800290c <HAL_UART_Init>
 800085e:	1e03      	subs	r3, r0, #0
 8000860:	d001      	beq.n	8000866 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000862:	f000 f9d9 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  // Ôø???ÂêØÊé•Êî∂‰∏≠Ôø???
  // Á°Æ‰øùUART‰∏≠Êñ≠‰ºòÂÖàÁ∫ßÈ´ò‰∫éÂÆöÊó∂Âô®‰∏≠Êñ≠
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000866:	2200      	movs	r2, #0
 8000868:	2100      	movs	r1, #0
 800086a:	201b      	movs	r0, #27
 800086c:	f000 fc80 	bl	8001170 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000870:	201b      	movs	r0, #27
 8000872:	f000 fc92 	bl	800119a <HAL_NVIC_EnableIRQ>
  HAL_UART_Receive_IT(&huart1, &active_buf[rx_index], 1);
 8000876:	4b08      	ldr	r3, [pc, #32]	; (8000898 <MX_USART1_UART_Init+0x84>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a08      	ldr	r2, [pc, #32]	; (800089c <MX_USART1_UART_Init+0x88>)
 800087c:	8812      	ldrh	r2, [r2, #0]
 800087e:	1899      	adds	r1, r3, r2
 8000880:	4b03      	ldr	r3, [pc, #12]	; (8000890 <MX_USART1_UART_Init+0x7c>)
 8000882:	2201      	movs	r2, #1
 8000884:	0018      	movs	r0, r3
 8000886:	f002 f895 	bl	80029b4 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	200000e4 	.word	0x200000e4
 8000894:	40013800 	.word	0x40013800
 8000898:	20000004 	.word	0x20000004
 800089c:	200003f8 	.word	0x200003f8

080008a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008a4:	4b14      	ldr	r3, [pc, #80]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008a6:	4a15      	ldr	r2, [pc, #84]	; (80008fc <MX_USART2_UART_Init+0x5c>)
 80008a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80008aa:	4b13      	ldr	r3, [pc, #76]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008ac:	2296      	movs	r2, #150	; 0x96
 80008ae:	0212      	lsls	r2, r2, #8
 80008b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008b2:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008be:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	4b0b      	ldr	r3, [pc, #44]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d0:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008d6:	4b08      	ldr	r3, [pc, #32]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008dc:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008e2:	4b05      	ldr	r3, [pc, #20]	; (80008f8 <MX_USART2_UART_Init+0x58>)
 80008e4:	0018      	movs	r0, r3
 80008e6:	f002 f811 	bl	800290c <HAL_UART_Init>
 80008ea:	1e03      	subs	r3, r0, #0
 80008ec:	d001      	beq.n	80008f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008ee:	f000 f993 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	2000016c 	.word	0x2000016c
 80008fc:	40004400 	.word	0x40004400

08000900 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b08b      	sub	sp, #44	; 0x2c
 8000904:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000906:	2414      	movs	r4, #20
 8000908:	193b      	adds	r3, r7, r4
 800090a:	0018      	movs	r0, r3
 800090c:	2314      	movs	r3, #20
 800090e:	001a      	movs	r2, r3
 8000910:	2100      	movs	r1, #0
 8000912:	f004 f830 	bl	8004976 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000916:	4b3f      	ldr	r3, [pc, #252]	; (8000a14 <MX_GPIO_Init+0x114>)
 8000918:	695a      	ldr	r2, [r3, #20]
 800091a:	4b3e      	ldr	r3, [pc, #248]	; (8000a14 <MX_GPIO_Init+0x114>)
 800091c:	2180      	movs	r1, #128	; 0x80
 800091e:	0309      	lsls	r1, r1, #12
 8000920:	430a      	orrs	r2, r1
 8000922:	615a      	str	r2, [r3, #20]
 8000924:	4b3b      	ldr	r3, [pc, #236]	; (8000a14 <MX_GPIO_Init+0x114>)
 8000926:	695a      	ldr	r2, [r3, #20]
 8000928:	2380      	movs	r3, #128	; 0x80
 800092a:	031b      	lsls	r3, r3, #12
 800092c:	4013      	ands	r3, r2
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000932:	4b38      	ldr	r3, [pc, #224]	; (8000a14 <MX_GPIO_Init+0x114>)
 8000934:	695a      	ldr	r2, [r3, #20]
 8000936:	4b37      	ldr	r3, [pc, #220]	; (8000a14 <MX_GPIO_Init+0x114>)
 8000938:	2180      	movs	r1, #128	; 0x80
 800093a:	03c9      	lsls	r1, r1, #15
 800093c:	430a      	orrs	r2, r1
 800093e:	615a      	str	r2, [r3, #20]
 8000940:	4b34      	ldr	r3, [pc, #208]	; (8000a14 <MX_GPIO_Init+0x114>)
 8000942:	695a      	ldr	r2, [r3, #20]
 8000944:	2380      	movs	r3, #128	; 0x80
 8000946:	03db      	lsls	r3, r3, #15
 8000948:	4013      	ands	r3, r2
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	4b31      	ldr	r3, [pc, #196]	; (8000a14 <MX_GPIO_Init+0x114>)
 8000950:	695a      	ldr	r2, [r3, #20]
 8000952:	4b30      	ldr	r3, [pc, #192]	; (8000a14 <MX_GPIO_Init+0x114>)
 8000954:	2180      	movs	r1, #128	; 0x80
 8000956:	0289      	lsls	r1, r1, #10
 8000958:	430a      	orrs	r2, r1
 800095a:	615a      	str	r2, [r3, #20]
 800095c:	4b2d      	ldr	r3, [pc, #180]	; (8000a14 <MX_GPIO_Init+0x114>)
 800095e:	695a      	ldr	r2, [r3, #20]
 8000960:	2380      	movs	r3, #128	; 0x80
 8000962:	029b      	lsls	r3, r3, #10
 8000964:	4013      	ands	r3, r2
 8000966:	60bb      	str	r3, [r7, #8]
 8000968:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800096a:	4b2a      	ldr	r3, [pc, #168]	; (8000a14 <MX_GPIO_Init+0x114>)
 800096c:	695a      	ldr	r2, [r3, #20]
 800096e:	4b29      	ldr	r3, [pc, #164]	; (8000a14 <MX_GPIO_Init+0x114>)
 8000970:	2180      	movs	r1, #128	; 0x80
 8000972:	02c9      	lsls	r1, r1, #11
 8000974:	430a      	orrs	r2, r1
 8000976:	615a      	str	r2, [r3, #20]
 8000978:	4b26      	ldr	r3, [pc, #152]	; (8000a14 <MX_GPIO_Init+0x114>)
 800097a:	695a      	ldr	r2, [r3, #20]
 800097c:	2380      	movs	r3, #128	; 0x80
 800097e:	02db      	lsls	r3, r3, #11
 8000980:	4013      	ands	r3, r2
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000986:	2380      	movs	r3, #128	; 0x80
 8000988:	019b      	lsls	r3, r3, #6
 800098a:	4823      	ldr	r0, [pc, #140]	; (8000a18 <MX_GPIO_Init+0x118>)
 800098c:	2200      	movs	r2, #0
 800098e:	0019      	movs	r1, r3
 8000990:	f000 fe2b 	bl	80015ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8000994:	4b21      	ldr	r3, [pc, #132]	; (8000a1c <MX_GPIO_Init+0x11c>)
 8000996:	2200      	movs	r2, #0
 8000998:	2174      	movs	r1, #116	; 0x74
 800099a:	0018      	movs	r0, r3
 800099c:	f000 fe25 	bl	80015ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80009a0:	193b      	adds	r3, r7, r4
 80009a2:	2280      	movs	r2, #128	; 0x80
 80009a4:	0192      	lsls	r2, r2, #6
 80009a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a8:	193b      	adds	r3, r7, r4
 80009aa:	2201      	movs	r2, #1
 80009ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	193b      	adds	r3, r7, r4
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b4:	193b      	adds	r3, r7, r4
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ba:	193b      	adds	r3, r7, r4
 80009bc:	4a16      	ldr	r2, [pc, #88]	; (8000a18 <MX_GPIO_Init+0x118>)
 80009be:	0019      	movs	r1, r3
 80009c0:	0010      	movs	r0, r2
 80009c2:	f000 fc85 	bl	80012d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80009c6:	193b      	adds	r3, r7, r4
 80009c8:	2274      	movs	r2, #116	; 0x74
 80009ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009cc:	193b      	adds	r3, r7, r4
 80009ce:	2201      	movs	r2, #1
 80009d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	193b      	adds	r3, r7, r4
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d8:	193b      	adds	r3, r7, r4
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009de:	193b      	adds	r3, r7, r4
 80009e0:	4a0e      	ldr	r2, [pc, #56]	; (8000a1c <MX_GPIO_Init+0x11c>)
 80009e2:	0019      	movs	r1, r3
 80009e4:	0010      	movs	r0, r2
 80009e6:	f000 fc73 	bl	80012d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80009ea:	0021      	movs	r1, r4
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	2280      	movs	r2, #128	; 0x80
 80009f0:	0112      	lsls	r2, r2, #4
 80009f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2200      	movs	r2, #0
 80009f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	4a06      	ldr	r2, [pc, #24]	; (8000a1c <MX_GPIO_Init+0x11c>)
 8000a04:	0019      	movs	r1, r3
 8000a06:	0010      	movs	r0, r2
 8000a08:	f000 fc62 	bl	80012d0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a0c:	46c0      	nop			; (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	b00b      	add	sp, #44	; 0x2c
 8000a12:	bd90      	pop	{r4, r7, pc}
 8000a14:	40021000 	.word	0x40021000
 8000a18:	48000800 	.word	0x48000800
 8000a1c:	48000400 	.word	0x48000400

08000a20 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// ÂÆöÊó∂Âô®‰∏≠Êñ≠Â§ÑÁêÜÂáΩÔø????????
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
    if (htim == &htim3) {
 8000a28:	687a      	ldr	r2, [r7, #4]
 8000a2a:	4b1b      	ldr	r3, [pc, #108]	; (8000a98 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d12e      	bne.n	8000a8e <HAL_TIM_PeriodElapsedCallback+0x6e>

        timer_counter++;
 8000a30:	4b1a      	ldr	r3, [pc, #104]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	1c5a      	adds	r2, r3, #1
 8000a36:	4b19      	ldr	r3, [pc, #100]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000a38:	601a      	str	r2, [r3, #0]
        blinkCounter++;
 8000a3a:	4b19      	ldr	r3, [pc, #100]	; (8000aa0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	1c5a      	adds	r2, r3, #1
 8000a40:	4b17      	ldr	r3, [pc, #92]	; (8000aa0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000a42:	601a      	str	r2, [r3, #0]


        if (timer_counter >= 5) {
 8000a44:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2b04      	cmp	r3, #4
 8000a4a:	d916      	bls.n	8000a7a <HAL_TIM_PeriodElapsedCallback+0x5a>
          //  SEGGER_RTT_WriteString(0, "Timer interrupt occurred!\n");
            timer_counter = 0;
 8000a4c:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000a52:	2380      	movs	r3, #128	; 0x80
 8000a54:	019b      	lsls	r3, r3, #6
 8000a56:	4a13      	ldr	r2, [pc, #76]	; (8000aa4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000a58:	0019      	movs	r1, r3
 8000a5a:	0010      	movs	r0, r2
 8000a5c:	f000 fde2 	bl	8001624 <HAL_GPIO_TogglePin>

    	    position_3d = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11);
 8000a60:	2380      	movs	r3, #128	; 0x80
 8000a62:	011b      	lsls	r3, r3, #4
 8000a64:	4a10      	ldr	r2, [pc, #64]	; (8000aa8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000a66:	0019      	movs	r1, r3
 8000a68:	0010      	movs	r0, r2
 8000a6a:	f000 fda1 	bl	80015b0 <HAL_GPIO_ReadPin>
 8000a6e:	0003      	movs	r3, r0
 8000a70:	1e5a      	subs	r2, r3, #1
 8000a72:	4193      	sbcs	r3, r2
 8000a74:	b2da      	uxtb	r2, r3
 8000a76:	4b0d      	ldr	r3, [pc, #52]	; (8000aac <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000a78:	701a      	strb	r2, [r3, #0]
    	    //SEGGER_RTT_printf(0, "position_3d Voltage: %d\r\n", (int)position_3d);
        }

        if (blinkCounter >= 10) {  // 50 ÊòØ‰∏ªÂæ™ÁéØ‰∏≠ÁöÑÂª∂Êó∂Êó∂Èó¥
 8000a7a:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2b09      	cmp	r3, #9
 8000a80:	d905      	bls.n	8000a8e <HAL_TIM_PeriodElapsedCallback+0x6e>
            blinkCounter = 0;
 8000a82:	4b07      	ldr	r3, [pc, #28]	; (8000aa0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
            tm1638_operate = true;
 8000a88:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	701a      	strb	r2, [r3, #0]

        }

    }
}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b002      	add	sp, #8
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	2000009c 	.word	0x2000009c
 8000a9c:	200001f4 	.word	0x200001f4
 8000aa0:	20000510 	.word	0x20000510
 8000aa4:	48000800 	.word	0x48000800
 8000aa8:	48000400 	.word	0x48000400
 8000aac:	2000050c 	.word	0x2000050c
 8000ab0:	200004fd 	.word	0x200004fd

08000ab4 <HAL_UART_ErrorCallback>:


/* UARTÈîôËØØÂ§ÑÁêÜ */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4b20      	ldr	r3, [pc, #128]	; (8000b40 <HAL_UART_ErrorCallback+0x8c>)
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d138      	bne.n	8000b36 <HAL_UART_ErrorCallback+0x82>
        uint32_t errors = huart->Instance->ISR;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	69db      	ldr	r3, [r3, #28]
 8000aca:	60fb      	str	r3, [r7, #12]

        if (errors & USART_ISR_ORE) SEGGER_RTT_WriteString(0, "UART Overrun\n");
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	2208      	movs	r2, #8
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	d004      	beq.n	8000ade <HAL_UART_ErrorCallback+0x2a>
 8000ad4:	4b1b      	ldr	r3, [pc, #108]	; (8000b44 <HAL_UART_ErrorCallback+0x90>)
 8000ad6:	0019      	movs	r1, r3
 8000ad8:	2000      	movs	r0, #0
 8000ada:	f003 fa4b 	bl	8003f74 <SEGGER_RTT_WriteString>
        if (errors & USART_ISR_NE) SEGGER_RTT_WriteString(0, "UART Noise\n");
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	2204      	movs	r2, #4
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	d004      	beq.n	8000af0 <HAL_UART_ErrorCallback+0x3c>
 8000ae6:	4b18      	ldr	r3, [pc, #96]	; (8000b48 <HAL_UART_ErrorCallback+0x94>)
 8000ae8:	0019      	movs	r1, r3
 8000aea:	2000      	movs	r0, #0
 8000aec:	f003 fa42 	bl	8003f74 <SEGGER_RTT_WriteString>
        if (errors & USART_ISR_FE) SEGGER_RTT_WriteString(0, "UART Framing\n");
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	2202      	movs	r2, #2
 8000af4:	4013      	ands	r3, r2
 8000af6:	d004      	beq.n	8000b02 <HAL_UART_ErrorCallback+0x4e>
 8000af8:	4b14      	ldr	r3, [pc, #80]	; (8000b4c <HAL_UART_ErrorCallback+0x98>)
 8000afa:	0019      	movs	r1, r3
 8000afc:	2000      	movs	r0, #0
 8000afe:	f003 fa39 	bl	8003f74 <SEGGER_RTT_WriteString>
        if (errors & USART_ISR_PE) SEGGER_RTT_WriteString(0, "UART Parity\n");
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	2201      	movs	r2, #1
 8000b06:	4013      	ands	r3, r2
 8000b08:	d004      	beq.n	8000b14 <HAL_UART_ErrorCallback+0x60>
 8000b0a:	4b11      	ldr	r3, [pc, #68]	; (8000b50 <HAL_UART_ErrorCallback+0x9c>)
 8000b0c:	0019      	movs	r1, r3
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f003 fa30 	bl	8003f74 <SEGGER_RTT_WriteString>

        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_FEF | UART_CLEAR_PEF);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	220f      	movs	r2, #15
 8000b1a:	621a      	str	r2, [r3, #32]

        rx_index = 0;
 8000b1c:	4b0d      	ldr	r3, [pc, #52]	; (8000b54 <HAL_UART_ErrorCallback+0xa0>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	801a      	strh	r2, [r3, #0]
        HAL_UART_Receive_IT(&huart1, &active_buf[rx_index], 1);
 8000b22:	4b0d      	ldr	r3, [pc, #52]	; (8000b58 <HAL_UART_ErrorCallback+0xa4>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a0b      	ldr	r2, [pc, #44]	; (8000b54 <HAL_UART_ErrorCallback+0xa0>)
 8000b28:	8812      	ldrh	r2, [r2, #0]
 8000b2a:	1899      	adds	r1, r3, r2
 8000b2c:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <HAL_UART_ErrorCallback+0x8c>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	0018      	movs	r0, r3
 8000b32:	f001 ff3f 	bl	80029b4 <HAL_UART_Receive_IT>
    }
}
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	b004      	add	sp, #16
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	200000e4 	.word	0x200000e4
 8000b44:	08005674 	.word	0x08005674
 8000b48:	08005684 	.word	0x08005684
 8000b4c:	08005690 	.word	0x08005690
 8000b50:	080056a0 	.word	0x080056a0
 8000b54:	200003f8 	.word	0x200003f8
 8000b58:	20000004 	.word	0x20000004

08000b5c <HAL_UART_RxCpltCallback>:
// UARTÊé•Êî∂‰∏≠Êñ≠ÂõûË∞ÉÂáΩÊï∞
/* UART‰∏≠Êñ≠ÂõûË∞É */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 8000b64:	687a      	ldr	r2, [r7, #4]
 8000b66:	4b25      	ldr	r3, [pc, #148]	; (8000bfc <HAL_UART_RxCpltCallback+0xa0>)
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d142      	bne.n	8000bf2 <HAL_UART_RxCpltCallback+0x96>
        uint8_t byte = active_buf[rx_index];
 8000b6c:	4b24      	ldr	r3, [pc, #144]	; (8000c00 <HAL_UART_RxCpltCallback+0xa4>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a24      	ldr	r2, [pc, #144]	; (8000c04 <HAL_UART_RxCpltCallback+0xa8>)
 8000b72:	8812      	ldrh	r2, [r2, #0]
 8000b74:	189a      	adds	r2, r3, r2
 8000b76:	210f      	movs	r1, #15
 8000b78:	187b      	adds	r3, r7, r1
 8000b7a:	7812      	ldrb	r2, [r2, #0]
 8000b7c:	701a      	strb	r2, [r3, #0]
        rx_index++;
 8000b7e:	4b21      	ldr	r3, [pc, #132]	; (8000c04 <HAL_UART_RxCpltCallback+0xa8>)
 8000b80:	881b      	ldrh	r3, [r3, #0]
 8000b82:	3301      	adds	r3, #1
 8000b84:	b29a      	uxth	r2, r3
 8000b86:	4b1f      	ldr	r3, [pc, #124]	; (8000c04 <HAL_UART_RxCpltCallback+0xa8>)
 8000b88:	801a      	strh	r2, [r3, #0]

        if (byte == '\n' || rx_index >= RX_BUF_SIZE - 1) {
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	2b0a      	cmp	r3, #10
 8000b90:	d003      	beq.n	8000b9a <HAL_UART_RxCpltCallback+0x3e>
 8000b92:	4b1c      	ldr	r3, [pc, #112]	; (8000c04 <HAL_UART_RxCpltCallback+0xa8>)
 8000b94:	881b      	ldrh	r3, [r3, #0]
 8000b96:	2bfe      	cmp	r3, #254	; 0xfe
 8000b98:	d921      	bls.n	8000bde <HAL_UART_RxCpltCallback+0x82>
            active_buf[rx_index] = '\0';
 8000b9a:	4b19      	ldr	r3, [pc, #100]	; (8000c00 <HAL_UART_RxCpltCallback+0xa4>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a19      	ldr	r2, [pc, #100]	; (8000c04 <HAL_UART_RxCpltCallback+0xa8>)
 8000ba0:	8812      	ldrh	r2, [r2, #0]
 8000ba2:	189b      	adds	r3, r3, r2
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
            buf_ready = true;
 8000ba8:	4b17      	ldr	r3, [pc, #92]	; (8000c08 <HAL_UART_RxCpltCallback+0xac>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	701a      	strb	r2, [r3, #0]
            rx_index = 0;
 8000bae:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <HAL_UART_RxCpltCallback+0xa8>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	801a      	strh	r2, [r3, #0]
            active_buf = (active_buf == rx_buf1) ? rx_buf2 : rx_buf1;//ÂàáÊç¢ÁºìÂÜ≤Âå?
 8000bb4:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <HAL_UART_RxCpltCallback+0xa4>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	4b14      	ldr	r3, [pc, #80]	; (8000c0c <HAL_UART_RxCpltCallback+0xb0>)
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d101      	bne.n	8000bc2 <HAL_UART_RxCpltCallback+0x66>
 8000bbe:	4a14      	ldr	r2, [pc, #80]	; (8000c10 <HAL_UART_RxCpltCallback+0xb4>)
 8000bc0:	e000      	b.n	8000bc4 <HAL_UART_RxCpltCallback+0x68>
 8000bc2:	4a12      	ldr	r2, [pc, #72]	; (8000c0c <HAL_UART_RxCpltCallback+0xb0>)
 8000bc4:	4b0e      	ldr	r3, [pc, #56]	; (8000c00 <HAL_UART_RxCpltCallback+0xa4>)
 8000bc6:	601a      	str	r2, [r3, #0]
            SEGGER_RTT_WriteString(0, "UART Data: ");
 8000bc8:	4b12      	ldr	r3, [pc, #72]	; (8000c14 <HAL_UART_RxCpltCallback+0xb8>)
 8000bca:	0019      	movs	r1, r3
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f003 f9d1 	bl	8003f74 <SEGGER_RTT_WriteString>
            SEGGER_RTT_WriteString(0, (char*)active_buf);
 8000bd2:	4b0b      	ldr	r3, [pc, #44]	; (8000c00 <HAL_UART_RxCpltCallback+0xa4>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	0019      	movs	r1, r3
 8000bd8:	2000      	movs	r0, #0
 8000bda:	f003 f9cb 	bl	8003f74 <SEGGER_RTT_WriteString>
        }

        HAL_UART_Receive_IT(&huart1, &active_buf[rx_index], 1);//ÁªßÁª≠‰∏ã‰∏Ä‰∏™Â≠óËäÇÁöÑÊé•Êî∂
 8000bde:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <HAL_UART_RxCpltCallback+0xa4>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a08      	ldr	r2, [pc, #32]	; (8000c04 <HAL_UART_RxCpltCallback+0xa8>)
 8000be4:	8812      	ldrh	r2, [r2, #0]
 8000be6:	1899      	adds	r1, r3, r2
 8000be8:	4b04      	ldr	r3, [pc, #16]	; (8000bfc <HAL_UART_RxCpltCallback+0xa0>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	0018      	movs	r0, r3
 8000bee:	f001 fee1 	bl	80029b4 <HAL_UART_Receive_IT>
    }
}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b004      	add	sp, #16
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	200000e4 	.word	0x200000e4
 8000c00:	20000004 	.word	0x20000004
 8000c04:	200003f8 	.word	0x200003f8
 8000c08:	200003fa 	.word	0x200003fa
 8000c0c:	200001f8 	.word	0x200001f8
 8000c10:	200002f8 	.word	0x200002f8
 8000c14:	080056b0 	.word	0x080056b0

08000c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c1c:	b672      	cpsid	i
}
 8000c1e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c20:	e7fe      	b.n	8000c20 <Error_Handler+0x8>
	...

08000c24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c2a:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <HAL_MspInit+0x44>)
 8000c2c:	699a      	ldr	r2, [r3, #24]
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <HAL_MspInit+0x44>)
 8000c30:	2101      	movs	r1, #1
 8000c32:	430a      	orrs	r2, r1
 8000c34:	619a      	str	r2, [r3, #24]
 8000c36:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <HAL_MspInit+0x44>)
 8000c38:	699b      	ldr	r3, [r3, #24]
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <HAL_MspInit+0x44>)
 8000c44:	69da      	ldr	r2, [r3, #28]
 8000c46:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <HAL_MspInit+0x44>)
 8000c48:	2180      	movs	r1, #128	; 0x80
 8000c4a:	0549      	lsls	r1, r1, #21
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	61da      	str	r2, [r3, #28]
 8000c50:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <HAL_MspInit+0x44>)
 8000c52:	69da      	ldr	r2, [r3, #28]
 8000c54:	2380      	movs	r3, #128	; 0x80
 8000c56:	055b      	lsls	r3, r3, #21
 8000c58:	4013      	ands	r3, r2
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	46bd      	mov	sp, r7
 8000c62:	b002      	add	sp, #8
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	40021000 	.word	0x40021000

08000c6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a0d      	ldr	r2, [pc, #52]	; (8000cb0 <HAL_TIM_Base_MspInit+0x44>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d113      	bne.n	8000ca6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c7e:	4b0d      	ldr	r3, [pc, #52]	; (8000cb4 <HAL_TIM_Base_MspInit+0x48>)
 8000c80:	69da      	ldr	r2, [r3, #28]
 8000c82:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <HAL_TIM_Base_MspInit+0x48>)
 8000c84:	2102      	movs	r1, #2
 8000c86:	430a      	orrs	r2, r1
 8000c88:	61da      	str	r2, [r3, #28]
 8000c8a:	4b0a      	ldr	r3, [pc, #40]	; (8000cb4 <HAL_TIM_Base_MspInit+0x48>)
 8000c8c:	69db      	ldr	r3, [r3, #28]
 8000c8e:	2202      	movs	r2, #2
 8000c90:	4013      	ands	r3, r2
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000c96:	2200      	movs	r2, #0
 8000c98:	2100      	movs	r1, #0
 8000c9a:	2010      	movs	r0, #16
 8000c9c:	f000 fa68 	bl	8001170 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000ca0:	2010      	movs	r0, #16
 8000ca2:	f000 fa7a 	bl	800119a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b004      	add	sp, #16
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	40000400 	.word	0x40000400
 8000cb4:	40021000 	.word	0x40021000

08000cb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b08d      	sub	sp, #52	; 0x34
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc0:	241c      	movs	r4, #28
 8000cc2:	193b      	adds	r3, r7, r4
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	2314      	movs	r3, #20
 8000cc8:	001a      	movs	r2, r3
 8000cca:	2100      	movs	r1, #0
 8000ccc:	f003 fe53 	bl	8004976 <memset>
  if(huart->Instance==USART1)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a3d      	ldr	r2, [pc, #244]	; (8000dcc <HAL_UART_MspInit+0x114>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d13c      	bne.n	8000d54 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cda:	4b3d      	ldr	r3, [pc, #244]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000cdc:	699a      	ldr	r2, [r3, #24]
 8000cde:	4b3c      	ldr	r3, [pc, #240]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000ce0:	2180      	movs	r1, #128	; 0x80
 8000ce2:	01c9      	lsls	r1, r1, #7
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	619a      	str	r2, [r3, #24]
 8000ce8:	4b39      	ldr	r3, [pc, #228]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000cea:	699a      	ldr	r2, [r3, #24]
 8000cec:	2380      	movs	r3, #128	; 0x80
 8000cee:	01db      	lsls	r3, r3, #7
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	61bb      	str	r3, [r7, #24]
 8000cf4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	4b36      	ldr	r3, [pc, #216]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000cf8:	695a      	ldr	r2, [r3, #20]
 8000cfa:	4b35      	ldr	r3, [pc, #212]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000cfc:	2180      	movs	r1, #128	; 0x80
 8000cfe:	0289      	lsls	r1, r1, #10
 8000d00:	430a      	orrs	r2, r1
 8000d02:	615a      	str	r2, [r3, #20]
 8000d04:	4b32      	ldr	r3, [pc, #200]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000d06:	695a      	ldr	r2, [r3, #20]
 8000d08:	2380      	movs	r3, #128	; 0x80
 8000d0a:	029b      	lsls	r3, r3, #10
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	617b      	str	r3, [r7, #20]
 8000d10:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d12:	193b      	adds	r3, r7, r4
 8000d14:	22c0      	movs	r2, #192	; 0xc0
 8000d16:	00d2      	lsls	r2, r2, #3
 8000d18:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1a:	0021      	movs	r1, r4
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2202      	movs	r2, #2
 8000d20:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2200      	movs	r2, #0
 8000d26:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	2203      	movs	r2, #3
 8000d2c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	2201      	movs	r2, #1
 8000d32:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d34:	187a      	adds	r2, r7, r1
 8000d36:	2390      	movs	r3, #144	; 0x90
 8000d38:	05db      	lsls	r3, r3, #23
 8000d3a:	0011      	movs	r1, r2
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f000 fac7 	bl	80012d0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2100      	movs	r1, #0
 8000d46:	201b      	movs	r0, #27
 8000d48:	f000 fa12 	bl	8001170 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d4c:	201b      	movs	r0, #27
 8000d4e:	f000 fa24 	bl	800119a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d52:	e037      	b.n	8000dc4 <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART2)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a1e      	ldr	r2, [pc, #120]	; (8000dd4 <HAL_UART_MspInit+0x11c>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d132      	bne.n	8000dc4 <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d5e:	4b1c      	ldr	r3, [pc, #112]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000d60:	69da      	ldr	r2, [r3, #28]
 8000d62:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000d64:	2180      	movs	r1, #128	; 0x80
 8000d66:	0289      	lsls	r1, r1, #10
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	61da      	str	r2, [r3, #28]
 8000d6c:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000d6e:	69da      	ldr	r2, [r3, #28]
 8000d70:	2380      	movs	r3, #128	; 0x80
 8000d72:	029b      	lsls	r3, r3, #10
 8000d74:	4013      	ands	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
 8000d78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7a:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000d7c:	695a      	ldr	r2, [r3, #20]
 8000d7e:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000d80:	2180      	movs	r1, #128	; 0x80
 8000d82:	0289      	lsls	r1, r1, #10
 8000d84:	430a      	orrs	r2, r1
 8000d86:	615a      	str	r2, [r3, #20]
 8000d88:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <HAL_UART_MspInit+0x118>)
 8000d8a:	695a      	ldr	r2, [r3, #20]
 8000d8c:	2380      	movs	r3, #128	; 0x80
 8000d8e:	029b      	lsls	r3, r3, #10
 8000d90:	4013      	ands	r3, r2
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d96:	211c      	movs	r1, #28
 8000d98:	187b      	adds	r3, r7, r1
 8000d9a:	220c      	movs	r2, #12
 8000d9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	187b      	adds	r3, r7, r1
 8000da0:	2202      	movs	r2, #2
 8000da2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000daa:	187b      	adds	r3, r7, r1
 8000dac:	2203      	movs	r2, #3
 8000dae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	2201      	movs	r2, #1
 8000db4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db6:	187a      	adds	r2, r7, r1
 8000db8:	2390      	movs	r3, #144	; 0x90
 8000dba:	05db      	lsls	r3, r3, #23
 8000dbc:	0011      	movs	r1, r2
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f000 fa86 	bl	80012d0 <HAL_GPIO_Init>
}
 8000dc4:	46c0      	nop			; (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b00d      	add	sp, #52	; 0x34
 8000dca:	bd90      	pop	{r4, r7, pc}
 8000dcc:	40013800 	.word	0x40013800
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	40004400 	.word	0x40004400

08000dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8000ddc:	f001 f8aa 	bl	8001f34 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000de0:	e7fe      	b.n	8000de0 <NMI_Handler+0x8>

08000de2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de6:	e7fe      	b.n	8000de6 <HardFault_Handler+0x4>

08000de8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000dec:	46c0      	nop			; (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e00:	f000 f8ca 	bl	8000f98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000e10:	4b03      	ldr	r3, [pc, #12]	; (8000e20 <TIM3_IRQHandler+0x14>)
 8000e12:	0018      	movs	r0, r3
 8000e14:	f001 fa12 	bl	800223c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000e18:	46c0      	nop			; (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	2000009c 	.word	0x2000009c

08000e24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e28:	4b03      	ldr	r3, [pc, #12]	; (8000e38 <USART1_IRQHandler+0x14>)
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f001 fe1a 	bl	8002a64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e30:	46c0      	nop			; (mov r8, r8)
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	200000e4 	.word	0x200000e4

08000e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e44:	4a14      	ldr	r2, [pc, #80]	; (8000e98 <_sbrk+0x5c>)
 8000e46:	4b15      	ldr	r3, [pc, #84]	; (8000e9c <_sbrk+0x60>)
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e50:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d102      	bne.n	8000e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e58:	4b11      	ldr	r3, [pc, #68]	; (8000ea0 <_sbrk+0x64>)
 8000e5a:	4a12      	ldr	r2, [pc, #72]	; (8000ea4 <_sbrk+0x68>)
 8000e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e5e:	4b10      	ldr	r3, [pc, #64]	; (8000ea0 <_sbrk+0x64>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	18d3      	adds	r3, r2, r3
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d207      	bcs.n	8000e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e6c:	f003 fd50 	bl	8004910 <__errno>
 8000e70:	0003      	movs	r3, r0
 8000e72:	220c      	movs	r2, #12
 8000e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e76:	2301      	movs	r3, #1
 8000e78:	425b      	negs	r3, r3
 8000e7a:	e009      	b.n	8000e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <_sbrk+0x64>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e82:	4b07      	ldr	r3, [pc, #28]	; (8000ea0 <_sbrk+0x64>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	18d2      	adds	r2, r2, r3
 8000e8a:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <_sbrk+0x64>)
 8000e8c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
}
 8000e90:	0018      	movs	r0, r3
 8000e92:	46bd      	mov	sp, r7
 8000e94:	b006      	add	sp, #24
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20002000 	.word	0x20002000
 8000e9c:	00000400 	.word	0x00000400
 8000ea0:	2000054c 	.word	0x2000054c
 8000ea4:	20000a20 	.word	0x20000a20

08000ea8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000eac:	46c0      	nop			; (mov r8, r8)
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000eb4:	480d      	ldr	r0, [pc, #52]	; (8000eec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000eb6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000eb8:	f7ff fff6 	bl	8000ea8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ebc:	480c      	ldr	r0, [pc, #48]	; (8000ef0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ebe:	490d      	ldr	r1, [pc, #52]	; (8000ef4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ec0:	4a0d      	ldr	r2, [pc, #52]	; (8000ef8 <LoopForever+0xe>)
  movs r3, #0
 8000ec2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ec4:	e002      	b.n	8000ecc <LoopCopyDataInit>

08000ec6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ec6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eca:	3304      	adds	r3, #4

08000ecc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ecc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ece:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed0:	d3f9      	bcc.n	8000ec6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ed2:	4a0a      	ldr	r2, [pc, #40]	; (8000efc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ed4:	4c0a      	ldr	r4, [pc, #40]	; (8000f00 <LoopForever+0x16>)
  movs r3, #0
 8000ed6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed8:	e001      	b.n	8000ede <LoopFillZerobss>

08000eda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000edc:	3204      	adds	r2, #4

08000ede <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ede:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee0:	d3fb      	bcc.n	8000eda <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ee2:	f003 fd1b 	bl	800491c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ee6:	f7ff fa97 	bl	8000418 <main>

08000eea <LoopForever>:

LoopForever:
    b LoopForever
 8000eea:	e7fe      	b.n	8000eea <LoopForever>
  ldr   r0, =_estack
 8000eec:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ef0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000ef8:	08005960 	.word	0x08005960
  ldr r2, =_sbss
 8000efc:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000f00:	20000a1c 	.word	0x20000a1c

08000f04 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f04:	e7fe      	b.n	8000f04 <ADC1_IRQHandler>
	...

08000f08 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f0c:	4b07      	ldr	r3, [pc, #28]	; (8000f2c <HAL_Init+0x24>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <HAL_Init+0x24>)
 8000f12:	2110      	movs	r1, #16
 8000f14:	430a      	orrs	r2, r1
 8000f16:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000f18:	2003      	movs	r0, #3
 8000f1a:	f000 f809 	bl	8000f30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f1e:	f7ff fe81 	bl	8000c24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	0018      	movs	r0, r3
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	40022000 	.word	0x40022000

08000f30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f30:	b590      	push	{r4, r7, lr}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f38:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <HAL_InitTick+0x5c>)
 8000f3a:	681c      	ldr	r4, [r3, #0]
 8000f3c:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <HAL_InitTick+0x60>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	0019      	movs	r1, r3
 8000f42:	23fa      	movs	r3, #250	; 0xfa
 8000f44:	0098      	lsls	r0, r3, #2
 8000f46:	f7ff f8f1 	bl	800012c <__udivsi3>
 8000f4a:	0003      	movs	r3, r0
 8000f4c:	0019      	movs	r1, r3
 8000f4e:	0020      	movs	r0, r4
 8000f50:	f7ff f8ec 	bl	800012c <__udivsi3>
 8000f54:	0003      	movs	r3, r0
 8000f56:	0018      	movs	r0, r3
 8000f58:	f000 f92f 	bl	80011ba <HAL_SYSTICK_Config>
 8000f5c:	1e03      	subs	r3, r0, #0
 8000f5e:	d001      	beq.n	8000f64 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	e00f      	b.n	8000f84 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2b03      	cmp	r3, #3
 8000f68:	d80b      	bhi.n	8000f82 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f6a:	6879      	ldr	r1, [r7, #4]
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	425b      	negs	r3, r3
 8000f70:	2200      	movs	r2, #0
 8000f72:	0018      	movs	r0, r3
 8000f74:	f000 f8fc 	bl	8001170 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <HAL_InitTick+0x64>)
 8000f7a:	687a      	ldr	r2, [r7, #4]
 8000f7c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e000      	b.n	8000f84 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
}
 8000f84:	0018      	movs	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	b003      	add	sp, #12
 8000f8a:	bd90      	pop	{r4, r7, pc}
 8000f8c:	2000000c 	.word	0x2000000c
 8000f90:	20000014 	.word	0x20000014
 8000f94:	20000010 	.word	0x20000010

08000f98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f9c:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <HAL_IncTick+0x1c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	001a      	movs	r2, r3
 8000fa2:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <HAL_IncTick+0x20>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	18d2      	adds	r2, r2, r3
 8000fa8:	4b03      	ldr	r3, [pc, #12]	; (8000fb8 <HAL_IncTick+0x20>)
 8000faa:	601a      	str	r2, [r3, #0]
}
 8000fac:	46c0      	nop			; (mov r8, r8)
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	20000014 	.word	0x20000014
 8000fb8:	20000550 	.word	0x20000550

08000fbc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc0:	4b02      	ldr	r3, [pc, #8]	; (8000fcc <HAL_GetTick+0x10>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
}
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	46c0      	nop			; (mov r8, r8)
 8000fcc:	20000550 	.word	0x20000550

08000fd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fd8:	f7ff fff0 	bl	8000fbc <HAL_GetTick>
 8000fdc:	0003      	movs	r3, r0
 8000fde:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	d005      	beq.n	8000ff6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fea:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <HAL_Delay+0x44>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	001a      	movs	r2, r3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	189b      	adds	r3, r3, r2
 8000ff4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	f7ff ffe0 	bl	8000fbc <HAL_GetTick>
 8000ffc:	0002      	movs	r2, r0
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	429a      	cmp	r2, r3
 8001006:	d8f7      	bhi.n	8000ff8 <HAL_Delay+0x28>
  {
  }
}
 8001008:	46c0      	nop			; (mov r8, r8)
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	b004      	add	sp, #16
 8001010:	bd80      	pop	{r7, pc}
 8001012:	46c0      	nop			; (mov r8, r8)
 8001014:	20000014 	.word	0x20000014

08001018 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	0002      	movs	r2, r0
 8001020:	1dfb      	adds	r3, r7, #7
 8001022:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001024:	1dfb      	adds	r3, r7, #7
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b7f      	cmp	r3, #127	; 0x7f
 800102a:	d809      	bhi.n	8001040 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800102c:	1dfb      	adds	r3, r7, #7
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	001a      	movs	r2, r3
 8001032:	231f      	movs	r3, #31
 8001034:	401a      	ands	r2, r3
 8001036:	4b04      	ldr	r3, [pc, #16]	; (8001048 <__NVIC_EnableIRQ+0x30>)
 8001038:	2101      	movs	r1, #1
 800103a:	4091      	lsls	r1, r2
 800103c:	000a      	movs	r2, r1
 800103e:	601a      	str	r2, [r3, #0]
  }
}
 8001040:	46c0      	nop			; (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	b002      	add	sp, #8
 8001046:	bd80      	pop	{r7, pc}
 8001048:	e000e100 	.word	0xe000e100

0800104c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800104c:	b590      	push	{r4, r7, lr}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	0002      	movs	r2, r0
 8001054:	6039      	str	r1, [r7, #0]
 8001056:	1dfb      	adds	r3, r7, #7
 8001058:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800105a:	1dfb      	adds	r3, r7, #7
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b7f      	cmp	r3, #127	; 0x7f
 8001060:	d828      	bhi.n	80010b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001062:	4a2f      	ldr	r2, [pc, #188]	; (8001120 <__NVIC_SetPriority+0xd4>)
 8001064:	1dfb      	adds	r3, r7, #7
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	b25b      	sxtb	r3, r3
 800106a:	089b      	lsrs	r3, r3, #2
 800106c:	33c0      	adds	r3, #192	; 0xc0
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	589b      	ldr	r3, [r3, r2]
 8001072:	1dfa      	adds	r2, r7, #7
 8001074:	7812      	ldrb	r2, [r2, #0]
 8001076:	0011      	movs	r1, r2
 8001078:	2203      	movs	r2, #3
 800107a:	400a      	ands	r2, r1
 800107c:	00d2      	lsls	r2, r2, #3
 800107e:	21ff      	movs	r1, #255	; 0xff
 8001080:	4091      	lsls	r1, r2
 8001082:	000a      	movs	r2, r1
 8001084:	43d2      	mvns	r2, r2
 8001086:	401a      	ands	r2, r3
 8001088:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	019b      	lsls	r3, r3, #6
 800108e:	22ff      	movs	r2, #255	; 0xff
 8001090:	401a      	ands	r2, r3
 8001092:	1dfb      	adds	r3, r7, #7
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	0018      	movs	r0, r3
 8001098:	2303      	movs	r3, #3
 800109a:	4003      	ands	r3, r0
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010a0:	481f      	ldr	r0, [pc, #124]	; (8001120 <__NVIC_SetPriority+0xd4>)
 80010a2:	1dfb      	adds	r3, r7, #7
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	b25b      	sxtb	r3, r3
 80010a8:	089b      	lsrs	r3, r3, #2
 80010aa:	430a      	orrs	r2, r1
 80010ac:	33c0      	adds	r3, #192	; 0xc0
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80010b2:	e031      	b.n	8001118 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010b4:	4a1b      	ldr	r2, [pc, #108]	; (8001124 <__NVIC_SetPriority+0xd8>)
 80010b6:	1dfb      	adds	r3, r7, #7
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	0019      	movs	r1, r3
 80010bc:	230f      	movs	r3, #15
 80010be:	400b      	ands	r3, r1
 80010c0:	3b08      	subs	r3, #8
 80010c2:	089b      	lsrs	r3, r3, #2
 80010c4:	3306      	adds	r3, #6
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	18d3      	adds	r3, r2, r3
 80010ca:	3304      	adds	r3, #4
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	1dfa      	adds	r2, r7, #7
 80010d0:	7812      	ldrb	r2, [r2, #0]
 80010d2:	0011      	movs	r1, r2
 80010d4:	2203      	movs	r2, #3
 80010d6:	400a      	ands	r2, r1
 80010d8:	00d2      	lsls	r2, r2, #3
 80010da:	21ff      	movs	r1, #255	; 0xff
 80010dc:	4091      	lsls	r1, r2
 80010de:	000a      	movs	r2, r1
 80010e0:	43d2      	mvns	r2, r2
 80010e2:	401a      	ands	r2, r3
 80010e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	019b      	lsls	r3, r3, #6
 80010ea:	22ff      	movs	r2, #255	; 0xff
 80010ec:	401a      	ands	r2, r3
 80010ee:	1dfb      	adds	r3, r7, #7
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	0018      	movs	r0, r3
 80010f4:	2303      	movs	r3, #3
 80010f6:	4003      	ands	r3, r0
 80010f8:	00db      	lsls	r3, r3, #3
 80010fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010fc:	4809      	ldr	r0, [pc, #36]	; (8001124 <__NVIC_SetPriority+0xd8>)
 80010fe:	1dfb      	adds	r3, r7, #7
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	001c      	movs	r4, r3
 8001104:	230f      	movs	r3, #15
 8001106:	4023      	ands	r3, r4
 8001108:	3b08      	subs	r3, #8
 800110a:	089b      	lsrs	r3, r3, #2
 800110c:	430a      	orrs	r2, r1
 800110e:	3306      	adds	r3, #6
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	18c3      	adds	r3, r0, r3
 8001114:	3304      	adds	r3, #4
 8001116:	601a      	str	r2, [r3, #0]
}
 8001118:	46c0      	nop			; (mov r8, r8)
 800111a:	46bd      	mov	sp, r7
 800111c:	b003      	add	sp, #12
 800111e:	bd90      	pop	{r4, r7, pc}
 8001120:	e000e100 	.word	0xe000e100
 8001124:	e000ed00 	.word	0xe000ed00

08001128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	1e5a      	subs	r2, r3, #1
 8001134:	2380      	movs	r3, #128	; 0x80
 8001136:	045b      	lsls	r3, r3, #17
 8001138:	429a      	cmp	r2, r3
 800113a:	d301      	bcc.n	8001140 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800113c:	2301      	movs	r3, #1
 800113e:	e010      	b.n	8001162 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001140:	4b0a      	ldr	r3, [pc, #40]	; (800116c <SysTick_Config+0x44>)
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	3a01      	subs	r2, #1
 8001146:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001148:	2301      	movs	r3, #1
 800114a:	425b      	negs	r3, r3
 800114c:	2103      	movs	r1, #3
 800114e:	0018      	movs	r0, r3
 8001150:	f7ff ff7c 	bl	800104c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001154:	4b05      	ldr	r3, [pc, #20]	; (800116c <SysTick_Config+0x44>)
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800115a:	4b04      	ldr	r3, [pc, #16]	; (800116c <SysTick_Config+0x44>)
 800115c:	2207      	movs	r2, #7
 800115e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001160:	2300      	movs	r3, #0
}
 8001162:	0018      	movs	r0, r3
 8001164:	46bd      	mov	sp, r7
 8001166:	b002      	add	sp, #8
 8001168:	bd80      	pop	{r7, pc}
 800116a:	46c0      	nop			; (mov r8, r8)
 800116c:	e000e010 	.word	0xe000e010

08001170 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	60b9      	str	r1, [r7, #8]
 8001178:	607a      	str	r2, [r7, #4]
 800117a:	210f      	movs	r1, #15
 800117c:	187b      	adds	r3, r7, r1
 800117e:	1c02      	adds	r2, r0, #0
 8001180:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	187b      	adds	r3, r7, r1
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	b25b      	sxtb	r3, r3
 800118a:	0011      	movs	r1, r2
 800118c:	0018      	movs	r0, r3
 800118e:	f7ff ff5d 	bl	800104c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	46bd      	mov	sp, r7
 8001196:	b004      	add	sp, #16
 8001198:	bd80      	pop	{r7, pc}

0800119a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b082      	sub	sp, #8
 800119e:	af00      	add	r7, sp, #0
 80011a0:	0002      	movs	r2, r0
 80011a2:	1dfb      	adds	r3, r7, #7
 80011a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011a6:	1dfb      	adds	r3, r7, #7
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	b25b      	sxtb	r3, r3
 80011ac:	0018      	movs	r0, r3
 80011ae:	f7ff ff33 	bl	8001018 <__NVIC_EnableIRQ>
}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	46bd      	mov	sp, r7
 80011b6:	b002      	add	sp, #8
 80011b8:	bd80      	pop	{r7, pc}

080011ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b082      	sub	sp, #8
 80011be:	af00      	add	r7, sp, #0
 80011c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	0018      	movs	r0, r3
 80011c6:	f7ff ffaf 	bl	8001128 <SysTick_Config>
 80011ca:	0003      	movs	r3, r0
}
 80011cc:	0018      	movs	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	b002      	add	sp, #8
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2221      	movs	r2, #33	; 0x21
 80011e0:	5c9b      	ldrb	r3, [r3, r2]
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d008      	beq.n	80011fa <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2204      	movs	r2, #4
 80011ec:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2220      	movs	r2, #32
 80011f2:	2100      	movs	r1, #0
 80011f4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e020      	b.n	800123c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	210e      	movs	r1, #14
 8001206:	438a      	bics	r2, r1
 8001208:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2101      	movs	r1, #1
 8001216:	438a      	bics	r2, r1
 8001218:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001222:	2101      	movs	r1, #1
 8001224:	4091      	lsls	r1, r2
 8001226:	000a      	movs	r2, r1
 8001228:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2221      	movs	r2, #33	; 0x21
 800122e:	2101      	movs	r1, #1
 8001230:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2220      	movs	r2, #32
 8001236:	2100      	movs	r1, #0
 8001238:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800123a:	2300      	movs	r3, #0
}
 800123c:	0018      	movs	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	b002      	add	sp, #8
 8001242:	bd80      	pop	{r7, pc}

08001244 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800124c:	210f      	movs	r1, #15
 800124e:	187b      	adds	r3, r7, r1
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2221      	movs	r2, #33	; 0x21
 8001258:	5c9b      	ldrb	r3, [r3, r2]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d006      	beq.n	800126e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2204      	movs	r2, #4
 8001264:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001266:	187b      	adds	r3, r7, r1
 8001268:	2201      	movs	r2, #1
 800126a:	701a      	strb	r2, [r3, #0]
 800126c:	e028      	b.n	80012c0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	210e      	movs	r1, #14
 800127a:	438a      	bics	r2, r1
 800127c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2101      	movs	r1, #1
 800128a:	438a      	bics	r2, r1
 800128c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001296:	2101      	movs	r1, #1
 8001298:	4091      	lsls	r1, r2
 800129a:	000a      	movs	r2, r1
 800129c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2221      	movs	r2, #33	; 0x21
 80012a2:	2101      	movs	r1, #1
 80012a4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2220      	movs	r2, #32
 80012aa:	2100      	movs	r1, #0
 80012ac:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d004      	beq.n	80012c0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	0010      	movs	r0, r2
 80012be:	4798      	blx	r3
    }
  }
  return status;
 80012c0:	230f      	movs	r3, #15
 80012c2:	18fb      	adds	r3, r7, r3
 80012c4:	781b      	ldrb	r3, [r3, #0]
}
 80012c6:	0018      	movs	r0, r3
 80012c8:	46bd      	mov	sp, r7
 80012ca:	b004      	add	sp, #16
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012de:	e14f      	b.n	8001580 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2101      	movs	r1, #1
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	4091      	lsls	r1, r2
 80012ea:	000a      	movs	r2, r1
 80012ec:	4013      	ands	r3, r2
 80012ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d100      	bne.n	80012f8 <HAL_GPIO_Init+0x28>
 80012f6:	e140      	b.n	800157a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	2203      	movs	r2, #3
 80012fe:	4013      	ands	r3, r2
 8001300:	2b01      	cmp	r3, #1
 8001302:	d005      	beq.n	8001310 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2203      	movs	r2, #3
 800130a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800130c:	2b02      	cmp	r3, #2
 800130e:	d130      	bne.n	8001372 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	2203      	movs	r2, #3
 800131c:	409a      	lsls	r2, r3
 800131e:	0013      	movs	r3, r2
 8001320:	43da      	mvns	r2, r3
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	409a      	lsls	r2, r3
 8001332:	0013      	movs	r3, r2
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4313      	orrs	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001346:	2201      	movs	r2, #1
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	409a      	lsls	r2, r3
 800134c:	0013      	movs	r3, r2
 800134e:	43da      	mvns	r2, r3
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	091b      	lsrs	r3, r3, #4
 800135c:	2201      	movs	r2, #1
 800135e:	401a      	ands	r2, r3
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	409a      	lsls	r2, r3
 8001364:	0013      	movs	r3, r2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	2203      	movs	r2, #3
 8001378:	4013      	ands	r3, r2
 800137a:	2b03      	cmp	r3, #3
 800137c:	d017      	beq.n	80013ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	2203      	movs	r2, #3
 800138a:	409a      	lsls	r2, r3
 800138c:	0013      	movs	r3, r2
 800138e:	43da      	mvns	r2, r3
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	689a      	ldr	r2, [r3, #8]
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	409a      	lsls	r2, r3
 80013a0:	0013      	movs	r3, r2
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2203      	movs	r2, #3
 80013b4:	4013      	ands	r3, r2
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d123      	bne.n	8001402 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	08da      	lsrs	r2, r3, #3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3208      	adds	r2, #8
 80013c2:	0092      	lsls	r2, r2, #2
 80013c4:	58d3      	ldr	r3, [r2, r3]
 80013c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	2207      	movs	r2, #7
 80013cc:	4013      	ands	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	220f      	movs	r2, #15
 80013d2:	409a      	lsls	r2, r3
 80013d4:	0013      	movs	r3, r2
 80013d6:	43da      	mvns	r2, r3
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4013      	ands	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	691a      	ldr	r2, [r3, #16]
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	2107      	movs	r1, #7
 80013e6:	400b      	ands	r3, r1
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	409a      	lsls	r2, r3
 80013ec:	0013      	movs	r3, r2
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	08da      	lsrs	r2, r3, #3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3208      	adds	r2, #8
 80013fc:	0092      	lsls	r2, r2, #2
 80013fe:	6939      	ldr	r1, [r7, #16]
 8001400:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	2203      	movs	r2, #3
 800140e:	409a      	lsls	r2, r3
 8001410:	0013      	movs	r3, r2
 8001412:	43da      	mvns	r2, r3
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	4013      	ands	r3, r2
 8001418:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	2203      	movs	r2, #3
 8001420:	401a      	ands	r2, r3
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	409a      	lsls	r2, r3
 8001428:	0013      	movs	r3, r2
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685a      	ldr	r2, [r3, #4]
 800143a:	23c0      	movs	r3, #192	; 0xc0
 800143c:	029b      	lsls	r3, r3, #10
 800143e:	4013      	ands	r3, r2
 8001440:	d100      	bne.n	8001444 <HAL_GPIO_Init+0x174>
 8001442:	e09a      	b.n	800157a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001444:	4b54      	ldr	r3, [pc, #336]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001446:	699a      	ldr	r2, [r3, #24]
 8001448:	4b53      	ldr	r3, [pc, #332]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 800144a:	2101      	movs	r1, #1
 800144c:	430a      	orrs	r2, r1
 800144e:	619a      	str	r2, [r3, #24]
 8001450:	4b51      	ldr	r3, [pc, #324]	; (8001598 <HAL_GPIO_Init+0x2c8>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	2201      	movs	r2, #1
 8001456:	4013      	ands	r3, r2
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800145c:	4a4f      	ldr	r2, [pc, #316]	; (800159c <HAL_GPIO_Init+0x2cc>)
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	089b      	lsrs	r3, r3, #2
 8001462:	3302      	adds	r3, #2
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	589b      	ldr	r3, [r3, r2]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	2203      	movs	r2, #3
 800146e:	4013      	ands	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	220f      	movs	r2, #15
 8001474:	409a      	lsls	r2, r3
 8001476:	0013      	movs	r3, r2
 8001478:	43da      	mvns	r2, r3
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	4013      	ands	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	2390      	movs	r3, #144	; 0x90
 8001484:	05db      	lsls	r3, r3, #23
 8001486:	429a      	cmp	r2, r3
 8001488:	d013      	beq.n	80014b2 <HAL_GPIO_Init+0x1e2>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a44      	ldr	r2, [pc, #272]	; (80015a0 <HAL_GPIO_Init+0x2d0>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d00d      	beq.n	80014ae <HAL_GPIO_Init+0x1de>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a43      	ldr	r2, [pc, #268]	; (80015a4 <HAL_GPIO_Init+0x2d4>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d007      	beq.n	80014aa <HAL_GPIO_Init+0x1da>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a42      	ldr	r2, [pc, #264]	; (80015a8 <HAL_GPIO_Init+0x2d8>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d101      	bne.n	80014a6 <HAL_GPIO_Init+0x1d6>
 80014a2:	2303      	movs	r3, #3
 80014a4:	e006      	b.n	80014b4 <HAL_GPIO_Init+0x1e4>
 80014a6:	2305      	movs	r3, #5
 80014a8:	e004      	b.n	80014b4 <HAL_GPIO_Init+0x1e4>
 80014aa:	2302      	movs	r3, #2
 80014ac:	e002      	b.n	80014b4 <HAL_GPIO_Init+0x1e4>
 80014ae:	2301      	movs	r3, #1
 80014b0:	e000      	b.n	80014b4 <HAL_GPIO_Init+0x1e4>
 80014b2:	2300      	movs	r3, #0
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	2103      	movs	r1, #3
 80014b8:	400a      	ands	r2, r1
 80014ba:	0092      	lsls	r2, r2, #2
 80014bc:	4093      	lsls	r3, r2
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014c4:	4935      	ldr	r1, [pc, #212]	; (800159c <HAL_GPIO_Init+0x2cc>)
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	089b      	lsrs	r3, r3, #2
 80014ca:	3302      	adds	r3, #2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014d2:	4b36      	ldr	r3, [pc, #216]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	43da      	mvns	r2, r3
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	4013      	ands	r3, r2
 80014e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685a      	ldr	r2, [r3, #4]
 80014e6:	2380      	movs	r3, #128	; 0x80
 80014e8:	035b      	lsls	r3, r3, #13
 80014ea:	4013      	ands	r3, r2
 80014ec:	d003      	beq.n	80014f6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014f6:	4b2d      	ldr	r3, [pc, #180]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014fc:	4b2b      	ldr	r3, [pc, #172]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	43da      	mvns	r2, r3
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	4013      	ands	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685a      	ldr	r2, [r3, #4]
 8001510:	2380      	movs	r3, #128	; 0x80
 8001512:	039b      	lsls	r3, r3, #14
 8001514:	4013      	ands	r3, r2
 8001516:	d003      	beq.n	8001520 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001518:	693a      	ldr	r2, [r7, #16]
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	4313      	orrs	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001520:	4b22      	ldr	r3, [pc, #136]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001526:	4b21      	ldr	r3, [pc, #132]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	43da      	mvns	r2, r3
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	4013      	ands	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	2380      	movs	r3, #128	; 0x80
 800153c:	029b      	lsls	r3, r3, #10
 800153e:	4013      	ands	r3, r2
 8001540:	d003      	beq.n	800154a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4313      	orrs	r3, r2
 8001548:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800154a:	4b18      	ldr	r3, [pc, #96]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 800154c:	693a      	ldr	r2, [r7, #16]
 800154e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001550:	4b16      	ldr	r3, [pc, #88]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	43da      	mvns	r2, r3
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	4013      	ands	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	2380      	movs	r3, #128	; 0x80
 8001566:	025b      	lsls	r3, r3, #9
 8001568:	4013      	ands	r3, r2
 800156a:	d003      	beq.n	8001574 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	4313      	orrs	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001574:	4b0d      	ldr	r3, [pc, #52]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	3301      	adds	r3, #1
 800157e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	40da      	lsrs	r2, r3
 8001588:	1e13      	subs	r3, r2, #0
 800158a:	d000      	beq.n	800158e <HAL_GPIO_Init+0x2be>
 800158c:	e6a8      	b.n	80012e0 <HAL_GPIO_Init+0x10>
  } 
}
 800158e:	46c0      	nop			; (mov r8, r8)
 8001590:	46c0      	nop			; (mov r8, r8)
 8001592:	46bd      	mov	sp, r7
 8001594:	b006      	add	sp, #24
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40021000 	.word	0x40021000
 800159c:	40010000 	.word	0x40010000
 80015a0:	48000400 	.word	0x48000400
 80015a4:	48000800 	.word	0x48000800
 80015a8:	48000c00 	.word	0x48000c00
 80015ac:	40010400 	.word	0x40010400

080015b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	000a      	movs	r2, r1
 80015ba:	1cbb      	adds	r3, r7, #2
 80015bc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	1cba      	adds	r2, r7, #2
 80015c4:	8812      	ldrh	r2, [r2, #0]
 80015c6:	4013      	ands	r3, r2
 80015c8:	d004      	beq.n	80015d4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80015ca:	230f      	movs	r3, #15
 80015cc:	18fb      	adds	r3, r7, r3
 80015ce:	2201      	movs	r2, #1
 80015d0:	701a      	strb	r2, [r3, #0]
 80015d2:	e003      	b.n	80015dc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015d4:	230f      	movs	r3, #15
 80015d6:	18fb      	adds	r3, r7, r3
 80015d8:	2200      	movs	r2, #0
 80015da:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80015dc:	230f      	movs	r3, #15
 80015de:	18fb      	adds	r3, r7, r3
 80015e0:	781b      	ldrb	r3, [r3, #0]
  }
 80015e2:	0018      	movs	r0, r3
 80015e4:	46bd      	mov	sp, r7
 80015e6:	b004      	add	sp, #16
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	0008      	movs	r0, r1
 80015f4:	0011      	movs	r1, r2
 80015f6:	1cbb      	adds	r3, r7, #2
 80015f8:	1c02      	adds	r2, r0, #0
 80015fa:	801a      	strh	r2, [r3, #0]
 80015fc:	1c7b      	adds	r3, r7, #1
 80015fe:	1c0a      	adds	r2, r1, #0
 8001600:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001602:	1c7b      	adds	r3, r7, #1
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d004      	beq.n	8001614 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800160a:	1cbb      	adds	r3, r7, #2
 800160c:	881a      	ldrh	r2, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001612:	e003      	b.n	800161c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001614:	1cbb      	adds	r3, r7, #2
 8001616:	881a      	ldrh	r2, [r3, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800161c:	46c0      	nop			; (mov r8, r8)
 800161e:	46bd      	mov	sp, r7
 8001620:	b002      	add	sp, #8
 8001622:	bd80      	pop	{r7, pc}

08001624 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	000a      	movs	r2, r1
 800162e:	1cbb      	adds	r3, r7, #2
 8001630:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001638:	1cbb      	adds	r3, r7, #2
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	68fa      	ldr	r2, [r7, #12]
 800163e:	4013      	ands	r3, r2
 8001640:	041a      	lsls	r2, r3, #16
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	43db      	mvns	r3, r3
 8001646:	1cb9      	adds	r1, r7, #2
 8001648:	8809      	ldrh	r1, [r1, #0]
 800164a:	400b      	ands	r3, r1
 800164c:	431a      	orrs	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	619a      	str	r2, [r3, #24]
}
 8001652:	46c0      	nop			; (mov r8, r8)
 8001654:	46bd      	mov	sp, r7
 8001656:	b004      	add	sp, #16
 8001658:	bd80      	pop	{r7, pc}
	...

0800165c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b088      	sub	sp, #32
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e301      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2201      	movs	r2, #1
 8001674:	4013      	ands	r3, r2
 8001676:	d100      	bne.n	800167a <HAL_RCC_OscConfig+0x1e>
 8001678:	e08d      	b.n	8001796 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800167a:	4bc3      	ldr	r3, [pc, #780]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	220c      	movs	r2, #12
 8001680:	4013      	ands	r3, r2
 8001682:	2b04      	cmp	r3, #4
 8001684:	d00e      	beq.n	80016a4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001686:	4bc0      	ldr	r3, [pc, #768]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	220c      	movs	r2, #12
 800168c:	4013      	ands	r3, r2
 800168e:	2b08      	cmp	r3, #8
 8001690:	d116      	bne.n	80016c0 <HAL_RCC_OscConfig+0x64>
 8001692:	4bbd      	ldr	r3, [pc, #756]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001694:	685a      	ldr	r2, [r3, #4]
 8001696:	2380      	movs	r3, #128	; 0x80
 8001698:	025b      	lsls	r3, r3, #9
 800169a:	401a      	ands	r2, r3
 800169c:	2380      	movs	r3, #128	; 0x80
 800169e:	025b      	lsls	r3, r3, #9
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d10d      	bne.n	80016c0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016a4:	4bb8      	ldr	r3, [pc, #736]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	2380      	movs	r3, #128	; 0x80
 80016aa:	029b      	lsls	r3, r3, #10
 80016ac:	4013      	ands	r3, r2
 80016ae:	d100      	bne.n	80016b2 <HAL_RCC_OscConfig+0x56>
 80016b0:	e070      	b.n	8001794 <HAL_RCC_OscConfig+0x138>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d000      	beq.n	80016bc <HAL_RCC_OscConfig+0x60>
 80016ba:	e06b      	b.n	8001794 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e2d8      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d107      	bne.n	80016d8 <HAL_RCC_OscConfig+0x7c>
 80016c8:	4baf      	ldr	r3, [pc, #700]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	4bae      	ldr	r3, [pc, #696]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80016ce:	2180      	movs	r1, #128	; 0x80
 80016d0:	0249      	lsls	r1, r1, #9
 80016d2:	430a      	orrs	r2, r1
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	e02f      	b.n	8001738 <HAL_RCC_OscConfig+0xdc>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d10c      	bne.n	80016fa <HAL_RCC_OscConfig+0x9e>
 80016e0:	4ba9      	ldr	r3, [pc, #676]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4ba8      	ldr	r3, [pc, #672]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80016e6:	49a9      	ldr	r1, [pc, #676]	; (800198c <HAL_RCC_OscConfig+0x330>)
 80016e8:	400a      	ands	r2, r1
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	4ba6      	ldr	r3, [pc, #664]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4ba5      	ldr	r3, [pc, #660]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80016f2:	49a7      	ldr	r1, [pc, #668]	; (8001990 <HAL_RCC_OscConfig+0x334>)
 80016f4:	400a      	ands	r2, r1
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	e01e      	b.n	8001738 <HAL_RCC_OscConfig+0xdc>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	2b05      	cmp	r3, #5
 8001700:	d10e      	bne.n	8001720 <HAL_RCC_OscConfig+0xc4>
 8001702:	4ba1      	ldr	r3, [pc, #644]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	4ba0      	ldr	r3, [pc, #640]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001708:	2180      	movs	r1, #128	; 0x80
 800170a:	02c9      	lsls	r1, r1, #11
 800170c:	430a      	orrs	r2, r1
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	4b9d      	ldr	r3, [pc, #628]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	4b9c      	ldr	r3, [pc, #624]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001716:	2180      	movs	r1, #128	; 0x80
 8001718:	0249      	lsls	r1, r1, #9
 800171a:	430a      	orrs	r2, r1
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	e00b      	b.n	8001738 <HAL_RCC_OscConfig+0xdc>
 8001720:	4b99      	ldr	r3, [pc, #612]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b98      	ldr	r3, [pc, #608]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001726:	4999      	ldr	r1, [pc, #612]	; (800198c <HAL_RCC_OscConfig+0x330>)
 8001728:	400a      	ands	r2, r1
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	4b96      	ldr	r3, [pc, #600]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4b95      	ldr	r3, [pc, #596]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001732:	4997      	ldr	r1, [pc, #604]	; (8001990 <HAL_RCC_OscConfig+0x334>)
 8001734:	400a      	ands	r2, r1
 8001736:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d014      	beq.n	800176a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001740:	f7ff fc3c 	bl	8000fbc <HAL_GetTick>
 8001744:	0003      	movs	r3, r0
 8001746:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001748:	e008      	b.n	800175c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800174a:	f7ff fc37 	bl	8000fbc <HAL_GetTick>
 800174e:	0002      	movs	r2, r0
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b64      	cmp	r3, #100	; 0x64
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e28a      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800175c:	4b8a      	ldr	r3, [pc, #552]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	2380      	movs	r3, #128	; 0x80
 8001762:	029b      	lsls	r3, r3, #10
 8001764:	4013      	ands	r3, r2
 8001766:	d0f0      	beq.n	800174a <HAL_RCC_OscConfig+0xee>
 8001768:	e015      	b.n	8001796 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176a:	f7ff fc27 	bl	8000fbc <HAL_GetTick>
 800176e:	0003      	movs	r3, r0
 8001770:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001774:	f7ff fc22 	bl	8000fbc <HAL_GetTick>
 8001778:	0002      	movs	r2, r0
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b64      	cmp	r3, #100	; 0x64
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e275      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001786:	4b80      	ldr	r3, [pc, #512]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	2380      	movs	r3, #128	; 0x80
 800178c:	029b      	lsls	r3, r3, #10
 800178e:	4013      	ands	r3, r2
 8001790:	d1f0      	bne.n	8001774 <HAL_RCC_OscConfig+0x118>
 8001792:	e000      	b.n	8001796 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001794:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2202      	movs	r2, #2
 800179c:	4013      	ands	r3, r2
 800179e:	d100      	bne.n	80017a2 <HAL_RCC_OscConfig+0x146>
 80017a0:	e069      	b.n	8001876 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80017a2:	4b79      	ldr	r3, [pc, #484]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	220c      	movs	r2, #12
 80017a8:	4013      	ands	r3, r2
 80017aa:	d00b      	beq.n	80017c4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80017ac:	4b76      	ldr	r3, [pc, #472]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	220c      	movs	r2, #12
 80017b2:	4013      	ands	r3, r2
 80017b4:	2b08      	cmp	r3, #8
 80017b6:	d11c      	bne.n	80017f2 <HAL_RCC_OscConfig+0x196>
 80017b8:	4b73      	ldr	r3, [pc, #460]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80017ba:	685a      	ldr	r2, [r3, #4]
 80017bc:	2380      	movs	r3, #128	; 0x80
 80017be:	025b      	lsls	r3, r3, #9
 80017c0:	4013      	ands	r3, r2
 80017c2:	d116      	bne.n	80017f2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017c4:	4b70      	ldr	r3, [pc, #448]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2202      	movs	r2, #2
 80017ca:	4013      	ands	r3, r2
 80017cc:	d005      	beq.n	80017da <HAL_RCC_OscConfig+0x17e>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	68db      	ldr	r3, [r3, #12]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d001      	beq.n	80017da <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e24b      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017da:	4b6b      	ldr	r3, [pc, #428]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	22f8      	movs	r2, #248	; 0xf8
 80017e0:	4393      	bics	r3, r2
 80017e2:	0019      	movs	r1, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	00da      	lsls	r2, r3, #3
 80017ea:	4b67      	ldr	r3, [pc, #412]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80017ec:	430a      	orrs	r2, r1
 80017ee:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017f0:	e041      	b.n	8001876 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68db      	ldr	r3, [r3, #12]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d024      	beq.n	8001844 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017fa:	4b63      	ldr	r3, [pc, #396]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	4b62      	ldr	r3, [pc, #392]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001800:	2101      	movs	r1, #1
 8001802:	430a      	orrs	r2, r1
 8001804:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001806:	f7ff fbd9 	bl	8000fbc <HAL_GetTick>
 800180a:	0003      	movs	r3, r0
 800180c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001810:	f7ff fbd4 	bl	8000fbc <HAL_GetTick>
 8001814:	0002      	movs	r2, r0
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e227      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001822:	4b59      	ldr	r3, [pc, #356]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2202      	movs	r2, #2
 8001828:	4013      	ands	r3, r2
 800182a:	d0f1      	beq.n	8001810 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800182c:	4b56      	ldr	r3, [pc, #344]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	22f8      	movs	r2, #248	; 0xf8
 8001832:	4393      	bics	r3, r2
 8001834:	0019      	movs	r1, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	691b      	ldr	r3, [r3, #16]
 800183a:	00da      	lsls	r2, r3, #3
 800183c:	4b52      	ldr	r3, [pc, #328]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800183e:	430a      	orrs	r2, r1
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	e018      	b.n	8001876 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001844:	4b50      	ldr	r3, [pc, #320]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b4f      	ldr	r3, [pc, #316]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800184a:	2101      	movs	r1, #1
 800184c:	438a      	bics	r2, r1
 800184e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001850:	f7ff fbb4 	bl	8000fbc <HAL_GetTick>
 8001854:	0003      	movs	r3, r0
 8001856:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800185a:	f7ff fbaf 	bl	8000fbc <HAL_GetTick>
 800185e:	0002      	movs	r2, r0
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e202      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800186c:	4b46      	ldr	r3, [pc, #280]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2202      	movs	r2, #2
 8001872:	4013      	ands	r3, r2
 8001874:	d1f1      	bne.n	800185a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2208      	movs	r2, #8
 800187c:	4013      	ands	r3, r2
 800187e:	d036      	beq.n	80018ee <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	69db      	ldr	r3, [r3, #28]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d019      	beq.n	80018bc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001888:	4b3f      	ldr	r3, [pc, #252]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800188a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800188c:	4b3e      	ldr	r3, [pc, #248]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800188e:	2101      	movs	r1, #1
 8001890:	430a      	orrs	r2, r1
 8001892:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001894:	f7ff fb92 	bl	8000fbc <HAL_GetTick>
 8001898:	0003      	movs	r3, r0
 800189a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800189c:	e008      	b.n	80018b0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800189e:	f7ff fb8d 	bl	8000fbc <HAL_GetTick>
 80018a2:	0002      	movs	r2, r0
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e1e0      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b0:	4b35      	ldr	r3, [pc, #212]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80018b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b4:	2202      	movs	r2, #2
 80018b6:	4013      	ands	r3, r2
 80018b8:	d0f1      	beq.n	800189e <HAL_RCC_OscConfig+0x242>
 80018ba:	e018      	b.n	80018ee <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018bc:	4b32      	ldr	r3, [pc, #200]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80018be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018c0:	4b31      	ldr	r3, [pc, #196]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80018c2:	2101      	movs	r1, #1
 80018c4:	438a      	bics	r2, r1
 80018c6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c8:	f7ff fb78 	bl	8000fbc <HAL_GetTick>
 80018cc:	0003      	movs	r3, r0
 80018ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d0:	e008      	b.n	80018e4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018d2:	f7ff fb73 	bl	8000fbc <HAL_GetTick>
 80018d6:	0002      	movs	r2, r0
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e1c6      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018e4:	4b28      	ldr	r3, [pc, #160]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 80018e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e8:	2202      	movs	r2, #2
 80018ea:	4013      	ands	r3, r2
 80018ec:	d1f1      	bne.n	80018d2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2204      	movs	r2, #4
 80018f4:	4013      	ands	r3, r2
 80018f6:	d100      	bne.n	80018fa <HAL_RCC_OscConfig+0x29e>
 80018f8:	e0b4      	b.n	8001a64 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018fa:	201f      	movs	r0, #31
 80018fc:	183b      	adds	r3, r7, r0
 80018fe:	2200      	movs	r2, #0
 8001900:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001902:	4b21      	ldr	r3, [pc, #132]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001904:	69da      	ldr	r2, [r3, #28]
 8001906:	2380      	movs	r3, #128	; 0x80
 8001908:	055b      	lsls	r3, r3, #21
 800190a:	4013      	ands	r3, r2
 800190c:	d110      	bne.n	8001930 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800190e:	4b1e      	ldr	r3, [pc, #120]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001910:	69da      	ldr	r2, [r3, #28]
 8001912:	4b1d      	ldr	r3, [pc, #116]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001914:	2180      	movs	r1, #128	; 0x80
 8001916:	0549      	lsls	r1, r1, #21
 8001918:	430a      	orrs	r2, r1
 800191a:	61da      	str	r2, [r3, #28]
 800191c:	4b1a      	ldr	r3, [pc, #104]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800191e:	69da      	ldr	r2, [r3, #28]
 8001920:	2380      	movs	r3, #128	; 0x80
 8001922:	055b      	lsls	r3, r3, #21
 8001924:	4013      	ands	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800192a:	183b      	adds	r3, r7, r0
 800192c:	2201      	movs	r2, #1
 800192e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001930:	4b18      	ldr	r3, [pc, #96]	; (8001994 <HAL_RCC_OscConfig+0x338>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4013      	ands	r3, r2
 800193a:	d11a      	bne.n	8001972 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800193c:	4b15      	ldr	r3, [pc, #84]	; (8001994 <HAL_RCC_OscConfig+0x338>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b14      	ldr	r3, [pc, #80]	; (8001994 <HAL_RCC_OscConfig+0x338>)
 8001942:	2180      	movs	r1, #128	; 0x80
 8001944:	0049      	lsls	r1, r1, #1
 8001946:	430a      	orrs	r2, r1
 8001948:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800194a:	f7ff fb37 	bl	8000fbc <HAL_GetTick>
 800194e:	0003      	movs	r3, r0
 8001950:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001954:	f7ff fb32 	bl	8000fbc <HAL_GetTick>
 8001958:	0002      	movs	r2, r0
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b64      	cmp	r3, #100	; 0x64
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e185      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001966:	4b0b      	ldr	r3, [pc, #44]	; (8001994 <HAL_RCC_OscConfig+0x338>)
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	2380      	movs	r3, #128	; 0x80
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	4013      	ands	r3, r2
 8001970:	d0f0      	beq.n	8001954 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	2b01      	cmp	r3, #1
 8001978:	d10e      	bne.n	8001998 <HAL_RCC_OscConfig+0x33c>
 800197a:	4b03      	ldr	r3, [pc, #12]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 800197c:	6a1a      	ldr	r2, [r3, #32]
 800197e:	4b02      	ldr	r3, [pc, #8]	; (8001988 <HAL_RCC_OscConfig+0x32c>)
 8001980:	2101      	movs	r1, #1
 8001982:	430a      	orrs	r2, r1
 8001984:	621a      	str	r2, [r3, #32]
 8001986:	e035      	b.n	80019f4 <HAL_RCC_OscConfig+0x398>
 8001988:	40021000 	.word	0x40021000
 800198c:	fffeffff 	.word	0xfffeffff
 8001990:	fffbffff 	.word	0xfffbffff
 8001994:	40007000 	.word	0x40007000
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10c      	bne.n	80019ba <HAL_RCC_OscConfig+0x35e>
 80019a0:	4bb6      	ldr	r3, [pc, #728]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019a2:	6a1a      	ldr	r2, [r3, #32]
 80019a4:	4bb5      	ldr	r3, [pc, #724]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019a6:	2101      	movs	r1, #1
 80019a8:	438a      	bics	r2, r1
 80019aa:	621a      	str	r2, [r3, #32]
 80019ac:	4bb3      	ldr	r3, [pc, #716]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019ae:	6a1a      	ldr	r2, [r3, #32]
 80019b0:	4bb2      	ldr	r3, [pc, #712]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019b2:	2104      	movs	r1, #4
 80019b4:	438a      	bics	r2, r1
 80019b6:	621a      	str	r2, [r3, #32]
 80019b8:	e01c      	b.n	80019f4 <HAL_RCC_OscConfig+0x398>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	2b05      	cmp	r3, #5
 80019c0:	d10c      	bne.n	80019dc <HAL_RCC_OscConfig+0x380>
 80019c2:	4bae      	ldr	r3, [pc, #696]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019c4:	6a1a      	ldr	r2, [r3, #32]
 80019c6:	4bad      	ldr	r3, [pc, #692]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019c8:	2104      	movs	r1, #4
 80019ca:	430a      	orrs	r2, r1
 80019cc:	621a      	str	r2, [r3, #32]
 80019ce:	4bab      	ldr	r3, [pc, #684]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019d0:	6a1a      	ldr	r2, [r3, #32]
 80019d2:	4baa      	ldr	r3, [pc, #680]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019d4:	2101      	movs	r1, #1
 80019d6:	430a      	orrs	r2, r1
 80019d8:	621a      	str	r2, [r3, #32]
 80019da:	e00b      	b.n	80019f4 <HAL_RCC_OscConfig+0x398>
 80019dc:	4ba7      	ldr	r3, [pc, #668]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019de:	6a1a      	ldr	r2, [r3, #32]
 80019e0:	4ba6      	ldr	r3, [pc, #664]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019e2:	2101      	movs	r1, #1
 80019e4:	438a      	bics	r2, r1
 80019e6:	621a      	str	r2, [r3, #32]
 80019e8:	4ba4      	ldr	r3, [pc, #656]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019ea:	6a1a      	ldr	r2, [r3, #32]
 80019ec:	4ba3      	ldr	r3, [pc, #652]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 80019ee:	2104      	movs	r1, #4
 80019f0:	438a      	bics	r2, r1
 80019f2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d014      	beq.n	8001a26 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019fc:	f7ff fade 	bl	8000fbc <HAL_GetTick>
 8001a00:	0003      	movs	r3, r0
 8001a02:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a04:	e009      	b.n	8001a1a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a06:	f7ff fad9 	bl	8000fbc <HAL_GetTick>
 8001a0a:	0002      	movs	r2, r0
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	4a9b      	ldr	r2, [pc, #620]	; (8001c80 <HAL_RCC_OscConfig+0x624>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e12b      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a1a:	4b98      	ldr	r3, [pc, #608]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	2202      	movs	r2, #2
 8001a20:	4013      	ands	r3, r2
 8001a22:	d0f0      	beq.n	8001a06 <HAL_RCC_OscConfig+0x3aa>
 8001a24:	e013      	b.n	8001a4e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a26:	f7ff fac9 	bl	8000fbc <HAL_GetTick>
 8001a2a:	0003      	movs	r3, r0
 8001a2c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a2e:	e009      	b.n	8001a44 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a30:	f7ff fac4 	bl	8000fbc <HAL_GetTick>
 8001a34:	0002      	movs	r2, r0
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	4a91      	ldr	r2, [pc, #580]	; (8001c80 <HAL_RCC_OscConfig+0x624>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e116      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a44:	4b8d      	ldr	r3, [pc, #564]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001a46:	6a1b      	ldr	r3, [r3, #32]
 8001a48:	2202      	movs	r2, #2
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d1f0      	bne.n	8001a30 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a4e:	231f      	movs	r3, #31
 8001a50:	18fb      	adds	r3, r7, r3
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d105      	bne.n	8001a64 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a58:	4b88      	ldr	r3, [pc, #544]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001a5a:	69da      	ldr	r2, [r3, #28]
 8001a5c:	4b87      	ldr	r3, [pc, #540]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001a5e:	4989      	ldr	r1, [pc, #548]	; (8001c84 <HAL_RCC_OscConfig+0x628>)
 8001a60:	400a      	ands	r2, r1
 8001a62:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2210      	movs	r2, #16
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d063      	beq.n	8001b36 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d12a      	bne.n	8001acc <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a76:	4b81      	ldr	r3, [pc, #516]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001a78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a7a:	4b80      	ldr	r3, [pc, #512]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001a7c:	2104      	movs	r1, #4
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001a82:	4b7e      	ldr	r3, [pc, #504]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001a84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a86:	4b7d      	ldr	r3, [pc, #500]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001a88:	2101      	movs	r1, #1
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8e:	f7ff fa95 	bl	8000fbc <HAL_GetTick>
 8001a92:	0003      	movs	r3, r0
 8001a94:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001a98:	f7ff fa90 	bl	8000fbc <HAL_GetTick>
 8001a9c:	0002      	movs	r2, r0
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e0e3      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001aaa:	4b74      	ldr	r3, [pc, #464]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aae:	2202      	movs	r2, #2
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d0f1      	beq.n	8001a98 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ab4:	4b71      	ldr	r3, [pc, #452]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab8:	22f8      	movs	r2, #248	; 0xf8
 8001aba:	4393      	bics	r3, r2
 8001abc:	0019      	movs	r1, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	699b      	ldr	r3, [r3, #24]
 8001ac2:	00da      	lsls	r2, r3, #3
 8001ac4:	4b6d      	ldr	r3, [pc, #436]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	635a      	str	r2, [r3, #52]	; 0x34
 8001aca:	e034      	b.n	8001b36 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	695b      	ldr	r3, [r3, #20]
 8001ad0:	3305      	adds	r3, #5
 8001ad2:	d111      	bne.n	8001af8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ad4:	4b69      	ldr	r3, [pc, #420]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001ad6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ad8:	4b68      	ldr	r3, [pc, #416]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001ada:	2104      	movs	r1, #4
 8001adc:	438a      	bics	r2, r1
 8001ade:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ae0:	4b66      	ldr	r3, [pc, #408]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ae4:	22f8      	movs	r2, #248	; 0xf8
 8001ae6:	4393      	bics	r3, r2
 8001ae8:	0019      	movs	r1, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	699b      	ldr	r3, [r3, #24]
 8001aee:	00da      	lsls	r2, r3, #3
 8001af0:	4b62      	ldr	r3, [pc, #392]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001af2:	430a      	orrs	r2, r1
 8001af4:	635a      	str	r2, [r3, #52]	; 0x34
 8001af6:	e01e      	b.n	8001b36 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001af8:	4b60      	ldr	r3, [pc, #384]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001afa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001afc:	4b5f      	ldr	r3, [pc, #380]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001afe:	2104      	movs	r1, #4
 8001b00:	430a      	orrs	r2, r1
 8001b02:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001b04:	4b5d      	ldr	r3, [pc, #372]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001b06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b08:	4b5c      	ldr	r3, [pc, #368]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	438a      	bics	r2, r1
 8001b0e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b10:	f7ff fa54 	bl	8000fbc <HAL_GetTick>
 8001b14:	0003      	movs	r3, r0
 8001b16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b18:	e008      	b.n	8001b2c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b1a:	f7ff fa4f 	bl	8000fbc <HAL_GetTick>
 8001b1e:	0002      	movs	r2, r0
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e0a2      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b2c:	4b53      	ldr	r3, [pc, #332]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b30:	2202      	movs	r2, #2
 8001b32:	4013      	ands	r3, r2
 8001b34:	d1f1      	bne.n	8001b1a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d100      	bne.n	8001b40 <HAL_RCC_OscConfig+0x4e4>
 8001b3e:	e097      	b.n	8001c70 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b40:	4b4e      	ldr	r3, [pc, #312]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	220c      	movs	r2, #12
 8001b46:	4013      	ands	r3, r2
 8001b48:	2b08      	cmp	r3, #8
 8001b4a:	d100      	bne.n	8001b4e <HAL_RCC_OscConfig+0x4f2>
 8001b4c:	e06b      	b.n	8001c26 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d14c      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b56:	4b49      	ldr	r3, [pc, #292]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	4b48      	ldr	r3, [pc, #288]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001b5c:	494a      	ldr	r1, [pc, #296]	; (8001c88 <HAL_RCC_OscConfig+0x62c>)
 8001b5e:	400a      	ands	r2, r1
 8001b60:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b62:	f7ff fa2b 	bl	8000fbc <HAL_GetTick>
 8001b66:	0003      	movs	r3, r0
 8001b68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b6a:	e008      	b.n	8001b7e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b6c:	f7ff fa26 	bl	8000fbc <HAL_GetTick>
 8001b70:	0002      	movs	r2, r0
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e079      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b7e:	4b3f      	ldr	r3, [pc, #252]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	2380      	movs	r3, #128	; 0x80
 8001b84:	049b      	lsls	r3, r3, #18
 8001b86:	4013      	ands	r3, r2
 8001b88:	d1f0      	bne.n	8001b6c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b8a:	4b3c      	ldr	r3, [pc, #240]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8e:	220f      	movs	r2, #15
 8001b90:	4393      	bics	r3, r2
 8001b92:	0019      	movs	r1, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b98:	4b38      	ldr	r3, [pc, #224]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b9e:	4b37      	ldr	r3, [pc, #220]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	4a3a      	ldr	r2, [pc, #232]	; (8001c8c <HAL_RCC_OscConfig+0x630>)
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	0019      	movs	r1, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	4b32      	ldr	r3, [pc, #200]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bb8:	4b30      	ldr	r3, [pc, #192]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b2f      	ldr	r3, [pc, #188]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001bbe:	2180      	movs	r1, #128	; 0x80
 8001bc0:	0449      	lsls	r1, r1, #17
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc6:	f7ff f9f9 	bl	8000fbc <HAL_GetTick>
 8001bca:	0003      	movs	r3, r0
 8001bcc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bd0:	f7ff f9f4 	bl	8000fbc <HAL_GetTick>
 8001bd4:	0002      	movs	r2, r0
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e047      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001be2:	4b26      	ldr	r3, [pc, #152]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	2380      	movs	r3, #128	; 0x80
 8001be8:	049b      	lsls	r3, r3, #18
 8001bea:	4013      	ands	r3, r2
 8001bec:	d0f0      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x574>
 8001bee:	e03f      	b.n	8001c70 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf0:	4b22      	ldr	r3, [pc, #136]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4b21      	ldr	r3, [pc, #132]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001bf6:	4924      	ldr	r1, [pc, #144]	; (8001c88 <HAL_RCC_OscConfig+0x62c>)
 8001bf8:	400a      	ands	r2, r1
 8001bfa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfc:	f7ff f9de 	bl	8000fbc <HAL_GetTick>
 8001c00:	0003      	movs	r3, r0
 8001c02:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c06:	f7ff f9d9 	bl	8000fbc <HAL_GetTick>
 8001c0a:	0002      	movs	r2, r0
 8001c0c:	69bb      	ldr	r3, [r7, #24]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e02c      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c18:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	049b      	lsls	r3, r3, #18
 8001c20:	4013      	ands	r3, r2
 8001c22:	d1f0      	bne.n	8001c06 <HAL_RCC_OscConfig+0x5aa>
 8001c24:	e024      	b.n	8001c70 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a1b      	ldr	r3, [r3, #32]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d101      	bne.n	8001c32 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e01f      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001c32:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001c38:	4b10      	ldr	r3, [pc, #64]	; (8001c7c <HAL_RCC_OscConfig+0x620>)
 8001c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c3c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	2380      	movs	r3, #128	; 0x80
 8001c42:	025b      	lsls	r3, r3, #9
 8001c44:	401a      	ands	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d10e      	bne.n	8001c6c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	220f      	movs	r2, #15
 8001c52:	401a      	ands	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d107      	bne.n	8001c6c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	23f0      	movs	r3, #240	; 0xf0
 8001c60:	039b      	lsls	r3, r3, #14
 8001c62:	401a      	ands	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d001      	beq.n	8001c70 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e000      	b.n	8001c72 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	0018      	movs	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	b008      	add	sp, #32
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	46c0      	nop			; (mov r8, r8)
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	00001388 	.word	0x00001388
 8001c84:	efffffff 	.word	0xefffffff
 8001c88:	feffffff 	.word	0xfeffffff
 8001c8c:	ffc2ffff 	.word	0xffc2ffff

08001c90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d101      	bne.n	8001ca4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e0b3      	b.n	8001e0c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ca4:	4b5b      	ldr	r3, [pc, #364]	; (8001e14 <HAL_RCC_ClockConfig+0x184>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	4013      	ands	r3, r2
 8001cac:	683a      	ldr	r2, [r7, #0]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d911      	bls.n	8001cd6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cb2:	4b58      	ldr	r3, [pc, #352]	; (8001e14 <HAL_RCC_ClockConfig+0x184>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	4393      	bics	r3, r2
 8001cba:	0019      	movs	r1, r3
 8001cbc:	4b55      	ldr	r3, [pc, #340]	; (8001e14 <HAL_RCC_ClockConfig+0x184>)
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cc4:	4b53      	ldr	r3, [pc, #332]	; (8001e14 <HAL_RCC_ClockConfig+0x184>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	4013      	ands	r3, r2
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d001      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e09a      	b.n	8001e0c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2202      	movs	r2, #2
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d015      	beq.n	8001d0c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2204      	movs	r2, #4
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	d006      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001cea:	4b4b      	ldr	r3, [pc, #300]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001cec:	685a      	ldr	r2, [r3, #4]
 8001cee:	4b4a      	ldr	r3, [pc, #296]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001cf0:	21e0      	movs	r1, #224	; 0xe0
 8001cf2:	00c9      	lsls	r1, r1, #3
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cf8:	4b47      	ldr	r3, [pc, #284]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	22f0      	movs	r2, #240	; 0xf0
 8001cfe:	4393      	bics	r3, r2
 8001d00:	0019      	movs	r1, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	4b44      	ldr	r3, [pc, #272]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2201      	movs	r2, #1
 8001d12:	4013      	ands	r3, r2
 8001d14:	d040      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d107      	bne.n	8001d2e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d1e:	4b3e      	ldr	r3, [pc, #248]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	2380      	movs	r3, #128	; 0x80
 8001d24:	029b      	lsls	r3, r3, #10
 8001d26:	4013      	ands	r3, r2
 8001d28:	d114      	bne.n	8001d54 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e06e      	b.n	8001e0c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d107      	bne.n	8001d46 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d36:	4b38      	ldr	r3, [pc, #224]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	2380      	movs	r3, #128	; 0x80
 8001d3c:	049b      	lsls	r3, r3, #18
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d108      	bne.n	8001d54 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e062      	b.n	8001e0c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d46:	4b34      	ldr	r3, [pc, #208]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d101      	bne.n	8001d54 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e05b      	b.n	8001e0c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d54:	4b30      	ldr	r3, [pc, #192]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2203      	movs	r2, #3
 8001d5a:	4393      	bics	r3, r2
 8001d5c:	0019      	movs	r1, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685a      	ldr	r2, [r3, #4]
 8001d62:	4b2d      	ldr	r3, [pc, #180]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001d64:	430a      	orrs	r2, r1
 8001d66:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d68:	f7ff f928 	bl	8000fbc <HAL_GetTick>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d70:	e009      	b.n	8001d86 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d72:	f7ff f923 	bl	8000fbc <HAL_GetTick>
 8001d76:	0002      	movs	r2, r0
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	4a27      	ldr	r2, [pc, #156]	; (8001e1c <HAL_RCC_ClockConfig+0x18c>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e042      	b.n	8001e0c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d86:	4b24      	ldr	r3, [pc, #144]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	220c      	movs	r2, #12
 8001d8c:	401a      	ands	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d1ec      	bne.n	8001d72 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d98:	4b1e      	ldr	r3, [pc, #120]	; (8001e14 <HAL_RCC_ClockConfig+0x184>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	4013      	ands	r3, r2
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d211      	bcs.n	8001dca <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da6:	4b1b      	ldr	r3, [pc, #108]	; (8001e14 <HAL_RCC_ClockConfig+0x184>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2201      	movs	r2, #1
 8001dac:	4393      	bics	r3, r2
 8001dae:	0019      	movs	r1, r3
 8001db0:	4b18      	ldr	r3, [pc, #96]	; (8001e14 <HAL_RCC_ClockConfig+0x184>)
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	430a      	orrs	r2, r1
 8001db6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db8:	4b16      	ldr	r3, [pc, #88]	; (8001e14 <HAL_RCC_ClockConfig+0x184>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d001      	beq.n	8001dca <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e020      	b.n	8001e0c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2204      	movs	r2, #4
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d009      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001dd4:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	4a11      	ldr	r2, [pc, #68]	; (8001e20 <HAL_RCC_ClockConfig+0x190>)
 8001dda:	4013      	ands	r3, r2
 8001ddc:	0019      	movs	r1, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	68da      	ldr	r2, [r3, #12]
 8001de2:	4b0d      	ldr	r3, [pc, #52]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001de4:	430a      	orrs	r2, r1
 8001de6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001de8:	f000 f82e 	bl	8001e48 <HAL_RCC_GetSysClockFreq>
 8001dec:	0001      	movs	r1, r0
 8001dee:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <HAL_RCC_ClockConfig+0x188>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	091b      	lsrs	r3, r3, #4
 8001df4:	220f      	movs	r2, #15
 8001df6:	4013      	ands	r3, r2
 8001df8:	4a0a      	ldr	r2, [pc, #40]	; (8001e24 <HAL_RCC_ClockConfig+0x194>)
 8001dfa:	5cd3      	ldrb	r3, [r2, r3]
 8001dfc:	000a      	movs	r2, r1
 8001dfe:	40da      	lsrs	r2, r3
 8001e00:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <HAL_RCC_ClockConfig+0x198>)
 8001e02:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e04:	2003      	movs	r0, #3
 8001e06:	f7ff f893 	bl	8000f30 <HAL_InitTick>
  
  return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b004      	add	sp, #16
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40022000 	.word	0x40022000
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	00001388 	.word	0x00001388
 8001e20:	fffff8ff 	.word	0xfffff8ff
 8001e24:	080056e0 	.word	0x080056e0
 8001e28:	2000000c 	.word	0x2000000c

08001e2c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to 
  *         the Cortex-M0 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8001e30:	4b04      	ldr	r3, [pc, #16]	; (8001e44 <HAL_RCC_EnableCSS+0x18>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4b03      	ldr	r3, [pc, #12]	; (8001e44 <HAL_RCC_EnableCSS+0x18>)
 8001e36:	2180      	movs	r1, #128	; 0x80
 8001e38:	0309      	lsls	r1, r1, #12
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	601a      	str	r2, [r3, #0]
}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40021000 	.word	0x40021000

08001e48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	2300      	movs	r3, #0
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	2300      	movs	r3, #0
 8001e58:	617b      	str	r3, [r7, #20]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001e62:	4b20      	ldr	r3, [pc, #128]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	220c      	movs	r2, #12
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	d002      	beq.n	8001e78 <HAL_RCC_GetSysClockFreq+0x30>
 8001e72:	2b08      	cmp	r3, #8
 8001e74:	d003      	beq.n	8001e7e <HAL_RCC_GetSysClockFreq+0x36>
 8001e76:	e02c      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e78:	4b1b      	ldr	r3, [pc, #108]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e7a:	613b      	str	r3, [r7, #16]
      break;
 8001e7c:	e02c      	b.n	8001ed8 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	0c9b      	lsrs	r3, r3, #18
 8001e82:	220f      	movs	r2, #15
 8001e84:	4013      	ands	r3, r2
 8001e86:	4a19      	ldr	r2, [pc, #100]	; (8001eec <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e88:	5cd3      	ldrb	r3, [r2, r3]
 8001e8a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001e8c:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e90:	220f      	movs	r2, #15
 8001e92:	4013      	ands	r3, r2
 8001e94:	4a16      	ldr	r2, [pc, #88]	; (8001ef0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001e96:	5cd3      	ldrb	r3, [r2, r3]
 8001e98:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	2380      	movs	r3, #128	; 0x80
 8001e9e:	025b      	lsls	r3, r3, #9
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ea4:	68b9      	ldr	r1, [r7, #8]
 8001ea6:	4810      	ldr	r0, [pc, #64]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ea8:	f7fe f940 	bl	800012c <__udivsi3>
 8001eac:	0003      	movs	r3, r0
 8001eae:	001a      	movs	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4353      	muls	r3, r2
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	e009      	b.n	8001ecc <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001eb8:	6879      	ldr	r1, [r7, #4]
 8001eba:	000a      	movs	r2, r1
 8001ebc:	0152      	lsls	r2, r2, #5
 8001ebe:	1a52      	subs	r2, r2, r1
 8001ec0:	0193      	lsls	r3, r2, #6
 8001ec2:	1a9b      	subs	r3, r3, r2
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	185b      	adds	r3, r3, r1
 8001ec8:	021b      	lsls	r3, r3, #8
 8001eca:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	613b      	str	r3, [r7, #16]
      break;
 8001ed0:	e002      	b.n	8001ed8 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ed2:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ed4:	613b      	str	r3, [r7, #16]
      break;
 8001ed6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ed8:	693b      	ldr	r3, [r7, #16]
}
 8001eda:	0018      	movs	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	b006      	add	sp, #24
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	007a1200 	.word	0x007a1200
 8001eec:	080056f8 	.word	0x080056f8
 8001ef0:	08005708 	.word	0x08005708

08001ef4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef8:	4b02      	ldr	r3, [pc, #8]	; (8001f04 <HAL_RCC_GetHCLKFreq+0x10>)
 8001efa:	681b      	ldr	r3, [r3, #0]
}
 8001efc:	0018      	movs	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	46c0      	nop			; (mov r8, r8)
 8001f04:	2000000c 	.word	0x2000000c

08001f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001f0c:	f7ff fff2 	bl	8001ef4 <HAL_RCC_GetHCLKFreq>
 8001f10:	0001      	movs	r1, r0
 8001f12:	4b06      	ldr	r3, [pc, #24]	; (8001f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	0a1b      	lsrs	r3, r3, #8
 8001f18:	2207      	movs	r2, #7
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	4a04      	ldr	r2, [pc, #16]	; (8001f30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f1e:	5cd3      	ldrb	r3, [r2, r3]
 8001f20:	40d9      	lsrs	r1, r3
 8001f22:	000b      	movs	r3, r1
}    
 8001f24:	0018      	movs	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	46c0      	nop			; (mov r8, r8)
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	080056f0 	.word	0x080056f0

08001f34 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <HAL_RCC_NMI_IRQHandler+0x20>)
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	2280      	movs	r2, #128	; 0x80
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b80      	cmp	r3, #128	; 0x80
 8001f42:	d104      	bne.n	8001f4e <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8001f44:	f000 f80a 	bl	8001f5c <HAL_RCC_CSSCallback>
    
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8001f48:	4b03      	ldr	r3, [pc, #12]	; (8001f58 <HAL_RCC_NMI_IRQHandler+0x24>)
 8001f4a:	2280      	movs	r2, #128	; 0x80
 8001f4c:	701a      	strb	r2, [r3, #0]
  }
}
 8001f4e:	46c0      	nop			; (mov r8, r8)
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40021000 	.word	0x40021000
 8001f58:	4002100a 	.word	0x4002100a

08001f5c <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */ 
}
 8001f60:	46c0      	nop			; (mov r8, r8)
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f70:	2300      	movs	r3, #0
 8001f72:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	2380      	movs	r3, #128	; 0x80
 8001f7e:	025b      	lsls	r3, r3, #9
 8001f80:	4013      	ands	r3, r2
 8001f82:	d100      	bne.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001f84:	e08e      	b.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001f86:	2017      	movs	r0, #23
 8001f88:	183b      	adds	r3, r7, r0
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f8e:	4b57      	ldr	r3, [pc, #348]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f90:	69da      	ldr	r2, [r3, #28]
 8001f92:	2380      	movs	r3, #128	; 0x80
 8001f94:	055b      	lsls	r3, r3, #21
 8001f96:	4013      	ands	r3, r2
 8001f98:	d110      	bne.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f9a:	4b54      	ldr	r3, [pc, #336]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f9c:	69da      	ldr	r2, [r3, #28]
 8001f9e:	4b53      	ldr	r3, [pc, #332]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fa0:	2180      	movs	r1, #128	; 0x80
 8001fa2:	0549      	lsls	r1, r1, #21
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	61da      	str	r2, [r3, #28]
 8001fa8:	4b50      	ldr	r3, [pc, #320]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001faa:	69da      	ldr	r2, [r3, #28]
 8001fac:	2380      	movs	r3, #128	; 0x80
 8001fae:	055b      	lsls	r3, r3, #21
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fb6:	183b      	adds	r3, r7, r0
 8001fb8:	2201      	movs	r2, #1
 8001fba:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fbc:	4b4c      	ldr	r3, [pc, #304]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	2380      	movs	r3, #128	; 0x80
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d11a      	bne.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fc8:	4b49      	ldr	r3, [pc, #292]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	4b48      	ldr	r3, [pc, #288]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001fce:	2180      	movs	r1, #128	; 0x80
 8001fd0:	0049      	lsls	r1, r1, #1
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fd6:	f7fe fff1 	bl	8000fbc <HAL_GetTick>
 8001fda:	0003      	movs	r3, r0
 8001fdc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fde:	e008      	b.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fe0:	f7fe ffec 	bl	8000fbc <HAL_GetTick>
 8001fe4:	0002      	movs	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b64      	cmp	r3, #100	; 0x64
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e077      	b.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff2:	4b3f      	ldr	r3, [pc, #252]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	2380      	movs	r3, #128	; 0x80
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d0f0      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ffe:	4b3b      	ldr	r3, [pc, #236]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002000:	6a1a      	ldr	r2, [r3, #32]
 8002002:	23c0      	movs	r3, #192	; 0xc0
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	4013      	ands	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d034      	beq.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	23c0      	movs	r3, #192	; 0xc0
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4013      	ands	r3, r2
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	429a      	cmp	r2, r3
 800201e:	d02c      	beq.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002020:	4b32      	ldr	r3, [pc, #200]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	4a33      	ldr	r2, [pc, #204]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002026:	4013      	ands	r3, r2
 8002028:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800202a:	4b30      	ldr	r3, [pc, #192]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800202c:	6a1a      	ldr	r2, [r3, #32]
 800202e:	4b2f      	ldr	r3, [pc, #188]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002030:	2180      	movs	r1, #128	; 0x80
 8002032:	0249      	lsls	r1, r1, #9
 8002034:	430a      	orrs	r2, r1
 8002036:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002038:	4b2c      	ldr	r3, [pc, #176]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800203a:	6a1a      	ldr	r2, [r3, #32]
 800203c:	4b2b      	ldr	r3, [pc, #172]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800203e:	492e      	ldr	r1, [pc, #184]	; (80020f8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002040:	400a      	ands	r2, r1
 8002042:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002044:	4b29      	ldr	r3, [pc, #164]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2201      	movs	r2, #1
 800204e:	4013      	ands	r3, r2
 8002050:	d013      	beq.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002052:	f7fe ffb3 	bl	8000fbc <HAL_GetTick>
 8002056:	0003      	movs	r3, r0
 8002058:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800205a:	e009      	b.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205c:	f7fe ffae 	bl	8000fbc <HAL_GetTick>
 8002060:	0002      	movs	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	4a25      	ldr	r2, [pc, #148]	; (80020fc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d901      	bls.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e038      	b.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002070:	4b1e      	ldr	r3, [pc, #120]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	2202      	movs	r2, #2
 8002076:	4013      	ands	r3, r2
 8002078:	d0f0      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800207a:	4b1c      	ldr	r3, [pc, #112]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	4a1d      	ldr	r2, [pc, #116]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002080:	4013      	ands	r3, r2
 8002082:	0019      	movs	r1, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	4b18      	ldr	r3, [pc, #96]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800208a:	430a      	orrs	r2, r1
 800208c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800208e:	2317      	movs	r3, #23
 8002090:	18fb      	adds	r3, r7, r3
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d105      	bne.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002098:	4b14      	ldr	r3, [pc, #80]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800209a:	69da      	ldr	r2, [r3, #28]
 800209c:	4b13      	ldr	r3, [pc, #76]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800209e:	4918      	ldr	r1, [pc, #96]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80020a0:	400a      	ands	r2, r1
 80020a2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2201      	movs	r2, #1
 80020aa:	4013      	ands	r3, r2
 80020ac:	d009      	beq.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020ae:	4b0f      	ldr	r3, [pc, #60]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	2203      	movs	r2, #3
 80020b4:	4393      	bics	r3, r2
 80020b6:	0019      	movs	r1, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	4b0b      	ldr	r3, [pc, #44]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020be:	430a      	orrs	r2, r1
 80020c0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2220      	movs	r2, #32
 80020c8:	4013      	ands	r3, r2
 80020ca:	d009      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020cc:	4b07      	ldr	r3, [pc, #28]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d0:	2210      	movs	r2, #16
 80020d2:	4393      	bics	r3, r2
 80020d4:	0019      	movs	r1, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	4b04      	ldr	r3, [pc, #16]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020dc:	430a      	orrs	r2, r1
 80020de:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	0018      	movs	r0, r3
 80020e4:	46bd      	mov	sp, r7
 80020e6:	b006      	add	sp, #24
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	46c0      	nop			; (mov r8, r8)
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40007000 	.word	0x40007000
 80020f4:	fffffcff 	.word	0xfffffcff
 80020f8:	fffeffff 	.word	0xfffeffff
 80020fc:	00001388 	.word	0x00001388
 8002100:	efffffff 	.word	0xefffffff

08002104 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e042      	b.n	800219c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	223d      	movs	r2, #61	; 0x3d
 800211a:	5c9b      	ldrb	r3, [r3, r2]
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b00      	cmp	r3, #0
 8002120:	d107      	bne.n	8002132 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	223c      	movs	r2, #60	; 0x3c
 8002126:	2100      	movs	r1, #0
 8002128:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	0018      	movs	r0, r3
 800212e:	f7fe fd9d 	bl	8000c6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	223d      	movs	r2, #61	; 0x3d
 8002136:	2102      	movs	r1, #2
 8002138:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3304      	adds	r3, #4
 8002142:	0019      	movs	r1, r3
 8002144:	0010      	movs	r0, r2
 8002146:	f000 fa5b 	bl	8002600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2246      	movs	r2, #70	; 0x46
 800214e:	2101      	movs	r1, #1
 8002150:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	223e      	movs	r2, #62	; 0x3e
 8002156:	2101      	movs	r1, #1
 8002158:	5499      	strb	r1, [r3, r2]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	223f      	movs	r2, #63	; 0x3f
 800215e:	2101      	movs	r1, #1
 8002160:	5499      	strb	r1, [r3, r2]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2240      	movs	r2, #64	; 0x40
 8002166:	2101      	movs	r1, #1
 8002168:	5499      	strb	r1, [r3, r2]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2241      	movs	r2, #65	; 0x41
 800216e:	2101      	movs	r1, #1
 8002170:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2242      	movs	r2, #66	; 0x42
 8002176:	2101      	movs	r1, #1
 8002178:	5499      	strb	r1, [r3, r2]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2243      	movs	r2, #67	; 0x43
 800217e:	2101      	movs	r1, #1
 8002180:	5499      	strb	r1, [r3, r2]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2244      	movs	r2, #68	; 0x44
 8002186:	2101      	movs	r1, #1
 8002188:	5499      	strb	r1, [r3, r2]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2245      	movs	r2, #69	; 0x45
 800218e:	2101      	movs	r1, #1
 8002190:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	223d      	movs	r2, #61	; 0x3d
 8002196:	2101      	movs	r1, #1
 8002198:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800219a:	2300      	movs	r3, #0
}
 800219c:	0018      	movs	r0, r3
 800219e:	46bd      	mov	sp, r7
 80021a0:	b002      	add	sp, #8
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	223d      	movs	r2, #61	; 0x3d
 80021b0:	5c9b      	ldrb	r3, [r3, r2]
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d001      	beq.n	80021bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e035      	b.n	8002228 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	223d      	movs	r2, #61	; 0x3d
 80021c0:	2102      	movs	r1, #2
 80021c2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2101      	movs	r1, #1
 80021d0:	430a      	orrs	r2, r1
 80021d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a15      	ldr	r2, [pc, #84]	; (8002230 <HAL_TIM_Base_Start_IT+0x8c>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d009      	beq.n	80021f2 <HAL_TIM_Base_Start_IT+0x4e>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a14      	ldr	r2, [pc, #80]	; (8002234 <HAL_TIM_Base_Start_IT+0x90>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d004      	beq.n	80021f2 <HAL_TIM_Base_Start_IT+0x4e>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a12      	ldr	r2, [pc, #72]	; (8002238 <HAL_TIM_Base_Start_IT+0x94>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d111      	bne.n	8002216 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	2207      	movs	r2, #7
 80021fa:	4013      	ands	r3, r2
 80021fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2b06      	cmp	r3, #6
 8002202:	d010      	beq.n	8002226 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2101      	movs	r1, #1
 8002210:	430a      	orrs	r2, r1
 8002212:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002214:	e007      	b.n	8002226 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2101      	movs	r1, #1
 8002222:	430a      	orrs	r2, r1
 8002224:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002226:	2300      	movs	r3, #0
}
 8002228:	0018      	movs	r0, r3
 800222a:	46bd      	mov	sp, r7
 800222c:	b004      	add	sp, #16
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40012c00 	.word	0x40012c00
 8002234:	40000400 	.word	0x40000400
 8002238:	40014000 	.word	0x40014000

0800223c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2202      	movs	r2, #2
 8002258:	4013      	ands	r3, r2
 800225a:	d021      	beq.n	80022a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2202      	movs	r2, #2
 8002260:	4013      	ands	r3, r2
 8002262:	d01d      	beq.n	80022a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2203      	movs	r2, #3
 800226a:	4252      	negs	r2, r2
 800226c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2201      	movs	r2, #1
 8002272:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	2203      	movs	r2, #3
 800227c:	4013      	ands	r3, r2
 800227e:	d004      	beq.n	800228a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	0018      	movs	r0, r3
 8002284:	f000 f9a4 	bl	80025d0 <HAL_TIM_IC_CaptureCallback>
 8002288:	e007      	b.n	800229a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	0018      	movs	r0, r3
 800228e:	f000 f997 	bl	80025c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	0018      	movs	r0, r3
 8002296:	f000 f9a3 	bl	80025e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	2204      	movs	r2, #4
 80022a4:	4013      	ands	r3, r2
 80022a6:	d022      	beq.n	80022ee <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2204      	movs	r2, #4
 80022ac:	4013      	ands	r3, r2
 80022ae:	d01e      	beq.n	80022ee <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2205      	movs	r2, #5
 80022b6:	4252      	negs	r2, r2
 80022b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2202      	movs	r2, #2
 80022be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	699a      	ldr	r2, [r3, #24]
 80022c6:	23c0      	movs	r3, #192	; 0xc0
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4013      	ands	r3, r2
 80022cc:	d004      	beq.n	80022d8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	0018      	movs	r0, r3
 80022d2:	f000 f97d 	bl	80025d0 <HAL_TIM_IC_CaptureCallback>
 80022d6:	e007      	b.n	80022e8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	0018      	movs	r0, r3
 80022dc:	f000 f970 	bl	80025c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	0018      	movs	r0, r3
 80022e4:	f000 f97c 	bl	80025e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	2208      	movs	r2, #8
 80022f2:	4013      	ands	r3, r2
 80022f4:	d021      	beq.n	800233a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2208      	movs	r2, #8
 80022fa:	4013      	ands	r3, r2
 80022fc:	d01d      	beq.n	800233a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2209      	movs	r2, #9
 8002304:	4252      	negs	r2, r2
 8002306:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2204      	movs	r2, #4
 800230c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	2203      	movs	r2, #3
 8002316:	4013      	ands	r3, r2
 8002318:	d004      	beq.n	8002324 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	0018      	movs	r0, r3
 800231e:	f000 f957 	bl	80025d0 <HAL_TIM_IC_CaptureCallback>
 8002322:	e007      	b.n	8002334 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	0018      	movs	r0, r3
 8002328:	f000 f94a 	bl	80025c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	0018      	movs	r0, r3
 8002330:	f000 f956 	bl	80025e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	2210      	movs	r2, #16
 800233e:	4013      	ands	r3, r2
 8002340:	d022      	beq.n	8002388 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2210      	movs	r2, #16
 8002346:	4013      	ands	r3, r2
 8002348:	d01e      	beq.n	8002388 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2211      	movs	r2, #17
 8002350:	4252      	negs	r2, r2
 8002352:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2208      	movs	r2, #8
 8002358:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	69da      	ldr	r2, [r3, #28]
 8002360:	23c0      	movs	r3, #192	; 0xc0
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4013      	ands	r3, r2
 8002366:	d004      	beq.n	8002372 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	0018      	movs	r0, r3
 800236c:	f000 f930 	bl	80025d0 <HAL_TIM_IC_CaptureCallback>
 8002370:	e007      	b.n	8002382 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	0018      	movs	r0, r3
 8002376:	f000 f923 	bl	80025c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	0018      	movs	r0, r3
 800237e:	f000 f92f 	bl	80025e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	2201      	movs	r2, #1
 800238c:	4013      	ands	r3, r2
 800238e:	d00c      	beq.n	80023aa <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2201      	movs	r2, #1
 8002394:	4013      	ands	r3, r2
 8002396:	d008      	beq.n	80023aa <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2202      	movs	r2, #2
 800239e:	4252      	negs	r2, r2
 80023a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	0018      	movs	r0, r3
 80023a6:	f7fe fb3b 	bl	8000a20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	2280      	movs	r2, #128	; 0x80
 80023ae:	4013      	ands	r3, r2
 80023b0:	d00c      	beq.n	80023cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2280      	movs	r2, #128	; 0x80
 80023b6:	4013      	ands	r3, r2
 80023b8:	d008      	beq.n	80023cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2281      	movs	r2, #129	; 0x81
 80023c0:	4252      	negs	r2, r2
 80023c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	0018      	movs	r0, r3
 80023c8:	f000 fa98 	bl	80028fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	2240      	movs	r2, #64	; 0x40
 80023d0:	4013      	ands	r3, r2
 80023d2:	d00c      	beq.n	80023ee <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2240      	movs	r2, #64	; 0x40
 80023d8:	4013      	ands	r3, r2
 80023da:	d008      	beq.n	80023ee <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2241      	movs	r2, #65	; 0x41
 80023e2:	4252      	negs	r2, r2
 80023e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	0018      	movs	r0, r3
 80023ea:	f000 f901 	bl	80025f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	2220      	movs	r2, #32
 80023f2:	4013      	ands	r3, r2
 80023f4:	d00c      	beq.n	8002410 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2220      	movs	r2, #32
 80023fa:	4013      	ands	r3, r2
 80023fc:	d008      	beq.n	8002410 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2221      	movs	r2, #33	; 0x21
 8002404:	4252      	negs	r2, r2
 8002406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	0018      	movs	r0, r3
 800240c:	f000 fa6e 	bl	80028ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002410:	46c0      	nop			; (mov r8, r8)
 8002412:	46bd      	mov	sp, r7
 8002414:	b004      	add	sp, #16
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002422:	230f      	movs	r3, #15
 8002424:	18fb      	adds	r3, r7, r3
 8002426:	2200      	movs	r2, #0
 8002428:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	223c      	movs	r2, #60	; 0x3c
 800242e:	5c9b      	ldrb	r3, [r3, r2]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d101      	bne.n	8002438 <HAL_TIM_ConfigClockSource+0x20>
 8002434:	2302      	movs	r3, #2
 8002436:	e0bc      	b.n	80025b2 <HAL_TIM_ConfigClockSource+0x19a>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	223c      	movs	r2, #60	; 0x3c
 800243c:	2101      	movs	r1, #1
 800243e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	223d      	movs	r2, #61	; 0x3d
 8002444:	2102      	movs	r1, #2
 8002446:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2277      	movs	r2, #119	; 0x77
 8002454:	4393      	bics	r3, r2
 8002456:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	4a58      	ldr	r2, [pc, #352]	; (80025bc <HAL_TIM_ConfigClockSource+0x1a4>)
 800245c:	4013      	ands	r3, r2
 800245e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68ba      	ldr	r2, [r7, #8]
 8002466:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2280      	movs	r2, #128	; 0x80
 800246e:	0192      	lsls	r2, r2, #6
 8002470:	4293      	cmp	r3, r2
 8002472:	d040      	beq.n	80024f6 <HAL_TIM_ConfigClockSource+0xde>
 8002474:	2280      	movs	r2, #128	; 0x80
 8002476:	0192      	lsls	r2, r2, #6
 8002478:	4293      	cmp	r3, r2
 800247a:	d900      	bls.n	800247e <HAL_TIM_ConfigClockSource+0x66>
 800247c:	e088      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 800247e:	2280      	movs	r2, #128	; 0x80
 8002480:	0152      	lsls	r2, r2, #5
 8002482:	4293      	cmp	r3, r2
 8002484:	d100      	bne.n	8002488 <HAL_TIM_ConfigClockSource+0x70>
 8002486:	e088      	b.n	800259a <HAL_TIM_ConfigClockSource+0x182>
 8002488:	2280      	movs	r2, #128	; 0x80
 800248a:	0152      	lsls	r2, r2, #5
 800248c:	4293      	cmp	r3, r2
 800248e:	d900      	bls.n	8002492 <HAL_TIM_ConfigClockSource+0x7a>
 8002490:	e07e      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 8002492:	2b70      	cmp	r3, #112	; 0x70
 8002494:	d018      	beq.n	80024c8 <HAL_TIM_ConfigClockSource+0xb0>
 8002496:	d900      	bls.n	800249a <HAL_TIM_ConfigClockSource+0x82>
 8002498:	e07a      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 800249a:	2b60      	cmp	r3, #96	; 0x60
 800249c:	d04f      	beq.n	800253e <HAL_TIM_ConfigClockSource+0x126>
 800249e:	d900      	bls.n	80024a2 <HAL_TIM_ConfigClockSource+0x8a>
 80024a0:	e076      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024a2:	2b50      	cmp	r3, #80	; 0x50
 80024a4:	d03b      	beq.n	800251e <HAL_TIM_ConfigClockSource+0x106>
 80024a6:	d900      	bls.n	80024aa <HAL_TIM_ConfigClockSource+0x92>
 80024a8:	e072      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024aa:	2b40      	cmp	r3, #64	; 0x40
 80024ac:	d057      	beq.n	800255e <HAL_TIM_ConfigClockSource+0x146>
 80024ae:	d900      	bls.n	80024b2 <HAL_TIM_ConfigClockSource+0x9a>
 80024b0:	e06e      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024b2:	2b30      	cmp	r3, #48	; 0x30
 80024b4:	d063      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x166>
 80024b6:	d86b      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024b8:	2b20      	cmp	r3, #32
 80024ba:	d060      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x166>
 80024bc:	d868      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d05d      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x166>
 80024c2:	2b10      	cmp	r3, #16
 80024c4:	d05b      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x166>
 80024c6:	e063      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6818      	ldr	r0, [r3, #0]
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	6899      	ldr	r1, [r3, #8]
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f000 f990 	bl	80027fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	2277      	movs	r2, #119	; 0x77
 80024e8:	4313      	orrs	r3, r2
 80024ea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68ba      	ldr	r2, [r7, #8]
 80024f2:	609a      	str	r2, [r3, #8]
      break;
 80024f4:	e052      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6818      	ldr	r0, [r3, #0]
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	6899      	ldr	r1, [r3, #8]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	f000 f979 	bl	80027fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2180      	movs	r1, #128	; 0x80
 8002516:	01c9      	lsls	r1, r1, #7
 8002518:	430a      	orrs	r2, r1
 800251a:	609a      	str	r2, [r3, #8]
      break;
 800251c:	e03e      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	6859      	ldr	r1, [r3, #4]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	001a      	movs	r2, r3
 800252c:	f000 f8ec 	bl	8002708 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2150      	movs	r1, #80	; 0x50
 8002536:	0018      	movs	r0, r3
 8002538:	f000 f946 	bl	80027c8 <TIM_ITRx_SetConfig>
      break;
 800253c:	e02e      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6818      	ldr	r0, [r3, #0]
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	6859      	ldr	r1, [r3, #4]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	001a      	movs	r2, r3
 800254c:	f000 f90a 	bl	8002764 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2160      	movs	r1, #96	; 0x60
 8002556:	0018      	movs	r0, r3
 8002558:	f000 f936 	bl	80027c8 <TIM_ITRx_SetConfig>
      break;
 800255c:	e01e      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6818      	ldr	r0, [r3, #0]
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	6859      	ldr	r1, [r3, #4]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	001a      	movs	r2, r3
 800256c:	f000 f8cc 	bl	8002708 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2140      	movs	r1, #64	; 0x40
 8002576:	0018      	movs	r0, r3
 8002578:	f000 f926 	bl	80027c8 <TIM_ITRx_SetConfig>
      break;
 800257c:	e00e      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	0019      	movs	r1, r3
 8002588:	0010      	movs	r0, r2
 800258a:	f000 f91d 	bl	80027c8 <TIM_ITRx_SetConfig>
      break;
 800258e:	e005      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002590:	230f      	movs	r3, #15
 8002592:	18fb      	adds	r3, r7, r3
 8002594:	2201      	movs	r2, #1
 8002596:	701a      	strb	r2, [r3, #0]
      break;
 8002598:	e000      	b.n	800259c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800259a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	223d      	movs	r2, #61	; 0x3d
 80025a0:	2101      	movs	r1, #1
 80025a2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	223c      	movs	r2, #60	; 0x3c
 80025a8:	2100      	movs	r1, #0
 80025aa:	5499      	strb	r1, [r3, r2]

  return status;
 80025ac:	230f      	movs	r3, #15
 80025ae:	18fb      	adds	r3, r7, r3
 80025b0:	781b      	ldrb	r3, [r3, #0]
}
 80025b2:	0018      	movs	r0, r3
 80025b4:	46bd      	mov	sp, r7
 80025b6:	b004      	add	sp, #16
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	ffff00ff 	.word	0xffff00ff

080025c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025c8:	46c0      	nop			; (mov r8, r8)
 80025ca:	46bd      	mov	sp, r7
 80025cc:	b002      	add	sp, #8
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025d8:	46c0      	nop			; (mov r8, r8)
 80025da:	46bd      	mov	sp, r7
 80025dc:	b002      	add	sp, #8
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025e8:	46c0      	nop			; (mov r8, r8)
 80025ea:	46bd      	mov	sp, r7
 80025ec:	b002      	add	sp, #8
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025f8:	46c0      	nop			; (mov r8, r8)
 80025fa:	46bd      	mov	sp, r7
 80025fc:	b002      	add	sp, #8
 80025fe:	bd80      	pop	{r7, pc}

08002600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a36      	ldr	r2, [pc, #216]	; (80026ec <TIM_Base_SetConfig+0xec>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d003      	beq.n	8002620 <TIM_Base_SetConfig+0x20>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	4a35      	ldr	r2, [pc, #212]	; (80026f0 <TIM_Base_SetConfig+0xf0>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d108      	bne.n	8002632 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2270      	movs	r2, #112	; 0x70
 8002624:	4393      	bics	r3, r2
 8002626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	68fa      	ldr	r2, [r7, #12]
 800262e:	4313      	orrs	r3, r2
 8002630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a2d      	ldr	r2, [pc, #180]	; (80026ec <TIM_Base_SetConfig+0xec>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d013      	beq.n	8002662 <TIM_Base_SetConfig+0x62>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a2c      	ldr	r2, [pc, #176]	; (80026f0 <TIM_Base_SetConfig+0xf0>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d00f      	beq.n	8002662 <TIM_Base_SetConfig+0x62>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a2b      	ldr	r2, [pc, #172]	; (80026f4 <TIM_Base_SetConfig+0xf4>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d00b      	beq.n	8002662 <TIM_Base_SetConfig+0x62>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a2a      	ldr	r2, [pc, #168]	; (80026f8 <TIM_Base_SetConfig+0xf8>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d007      	beq.n	8002662 <TIM_Base_SetConfig+0x62>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a29      	ldr	r2, [pc, #164]	; (80026fc <TIM_Base_SetConfig+0xfc>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d003      	beq.n	8002662 <TIM_Base_SetConfig+0x62>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a28      	ldr	r2, [pc, #160]	; (8002700 <TIM_Base_SetConfig+0x100>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d108      	bne.n	8002674 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	4a27      	ldr	r2, [pc, #156]	; (8002704 <TIM_Base_SetConfig+0x104>)
 8002666:	4013      	ands	r3, r2
 8002668:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	4313      	orrs	r3, r2
 8002672:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2280      	movs	r2, #128	; 0x80
 8002678:	4393      	bics	r3, r2
 800267a:	001a      	movs	r2, r3
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	695b      	ldr	r3, [r3, #20]
 8002680:	4313      	orrs	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	689a      	ldr	r2, [r3, #8]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a13      	ldr	r2, [pc, #76]	; (80026ec <TIM_Base_SetConfig+0xec>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d00b      	beq.n	80026ba <TIM_Base_SetConfig+0xba>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a14      	ldr	r2, [pc, #80]	; (80026f8 <TIM_Base_SetConfig+0xf8>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d007      	beq.n	80026ba <TIM_Base_SetConfig+0xba>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a13      	ldr	r2, [pc, #76]	; (80026fc <TIM_Base_SetConfig+0xfc>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d003      	beq.n	80026ba <TIM_Base_SetConfig+0xba>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a12      	ldr	r2, [pc, #72]	; (8002700 <TIM_Base_SetConfig+0x100>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d103      	bne.n	80026c2 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	691a      	ldr	r2, [r3, #16]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	691b      	ldr	r3, [r3, #16]
 80026cc:	2201      	movs	r2, #1
 80026ce:	4013      	ands	r3, r2
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d106      	bne.n	80026e2 <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	2201      	movs	r2, #1
 80026da:	4393      	bics	r3, r2
 80026dc:	001a      	movs	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	611a      	str	r2, [r3, #16]
  }
}
 80026e2:	46c0      	nop			; (mov r8, r8)
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b004      	add	sp, #16
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	46c0      	nop			; (mov r8, r8)
 80026ec:	40012c00 	.word	0x40012c00
 80026f0:	40000400 	.word	0x40000400
 80026f4:	40002000 	.word	0x40002000
 80026f8:	40014000 	.word	0x40014000
 80026fc:	40014400 	.word	0x40014400
 8002700:	40014800 	.word	0x40014800
 8002704:	fffffcff 	.word	0xfffffcff

08002708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	2201      	movs	r2, #1
 8002720:	4393      	bics	r3, r2
 8002722:	001a      	movs	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	699b      	ldr	r3, [r3, #24]
 800272c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	22f0      	movs	r2, #240	; 0xf0
 8002732:	4393      	bics	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	011b      	lsls	r3, r3, #4
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	4313      	orrs	r3, r2
 800273e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	220a      	movs	r2, #10
 8002744:	4393      	bics	r3, r2
 8002746:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002748:	697a      	ldr	r2, [r7, #20]
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	4313      	orrs	r3, r2
 800274e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	697a      	ldr	r2, [r7, #20]
 800275a:	621a      	str	r2, [r3, #32]
}
 800275c:	46c0      	nop			; (mov r8, r8)
 800275e:	46bd      	mov	sp, r7
 8002760:	b006      	add	sp, #24
 8002762:	bd80      	pop	{r7, pc}

08002764 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	2210      	movs	r2, #16
 800277c:	4393      	bics	r3, r2
 800277e:	001a      	movs	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	4a0d      	ldr	r2, [pc, #52]	; (80027c4 <TIM_TI2_ConfigInputStage+0x60>)
 800278e:	4013      	ands	r3, r2
 8002790:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	031b      	lsls	r3, r3, #12
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	4313      	orrs	r3, r2
 800279a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	22a0      	movs	r2, #160	; 0xa0
 80027a0:	4393      	bics	r3, r2
 80027a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	621a      	str	r2, [r3, #32]
}
 80027ba:	46c0      	nop			; (mov r8, r8)
 80027bc:	46bd      	mov	sp, r7
 80027be:	b006      	add	sp, #24
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	ffff0fff 	.word	0xffff0fff

080027c8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2270      	movs	r2, #112	; 0x70
 80027dc:	4393      	bics	r3, r2
 80027de:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	2207      	movs	r2, #7
 80027e8:	4313      	orrs	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	609a      	str	r2, [r3, #8]
}
 80027f2:	46c0      	nop			; (mov r8, r8)
 80027f4:	46bd      	mov	sp, r7
 80027f6:	b004      	add	sp, #16
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
 8002808:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	4a09      	ldr	r2, [pc, #36]	; (8002838 <TIM_ETR_SetConfig+0x3c>)
 8002814:	4013      	ands	r3, r2
 8002816:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	021a      	lsls	r2, r3, #8
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	431a      	orrs	r2, r3
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	4313      	orrs	r3, r2
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	4313      	orrs	r3, r2
 8002828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	609a      	str	r2, [r3, #8]
}
 8002830:	46c0      	nop			; (mov r8, r8)
 8002832:	46bd      	mov	sp, r7
 8002834:	b006      	add	sp, #24
 8002836:	bd80      	pop	{r7, pc}
 8002838:	ffff00ff 	.word	0xffff00ff

0800283c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	223c      	movs	r2, #60	; 0x3c
 800284a:	5c9b      	ldrb	r3, [r3, r2]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d101      	bne.n	8002854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002850:	2302      	movs	r3, #2
 8002852:	e041      	b.n	80028d8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	223c      	movs	r2, #60	; 0x3c
 8002858:	2101      	movs	r1, #1
 800285a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	223d      	movs	r2, #61	; 0x3d
 8002860:	2102      	movs	r1, #2
 8002862:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2270      	movs	r2, #112	; 0x70
 8002878:	4393      	bics	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	4313      	orrs	r3, r2
 8002884:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a13      	ldr	r2, [pc, #76]	; (80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d009      	beq.n	80028ac <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a11      	ldr	r2, [pc, #68]	; (80028e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d004      	beq.n	80028ac <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a10      	ldr	r2, [pc, #64]	; (80028e8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d10c      	bne.n	80028c6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2280      	movs	r2, #128	; 0x80
 80028b0:	4393      	bics	r3, r2
 80028b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	223d      	movs	r2, #61	; 0x3d
 80028ca:	2101      	movs	r1, #1
 80028cc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	223c      	movs	r2, #60	; 0x3c
 80028d2:	2100      	movs	r1, #0
 80028d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	0018      	movs	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	b004      	add	sp, #16
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40012c00 	.word	0x40012c00
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40014000 	.word	0x40014000

080028ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028f4:	46c0      	nop			; (mov r8, r8)
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b002      	add	sp, #8
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002904:	46c0      	nop			; (mov r8, r8)
 8002906:	46bd      	mov	sp, r7
 8002908:	b002      	add	sp, #8
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e044      	b.n	80029a8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002922:	2b00      	cmp	r3, #0
 8002924:	d107      	bne.n	8002936 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2278      	movs	r2, #120	; 0x78
 800292a:	2100      	movs	r1, #0
 800292c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	0018      	movs	r0, r3
 8002932:	f7fe f9c1 	bl	8000cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2224      	movs	r2, #36	; 0x24
 800293a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2101      	movs	r1, #1
 8002948:	438a      	bics	r2, r1
 800294a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	2b00      	cmp	r3, #0
 8002952:	d003      	beq.n	800295c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	0018      	movs	r0, r3
 8002958:	f000 fca0 	bl	800329c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	0018      	movs	r0, r3
 8002960:	f000 fb5c 	bl	800301c <UART_SetConfig>
 8002964:	0003      	movs	r3, r0
 8002966:	2b01      	cmp	r3, #1
 8002968:	d101      	bne.n	800296e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e01c      	b.n	80029a8 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	490d      	ldr	r1, [pc, #52]	; (80029b0 <HAL_UART_Init+0xa4>)
 800297a:	400a      	ands	r2, r1
 800297c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2108      	movs	r1, #8
 800298a:	438a      	bics	r2, r1
 800298c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2101      	movs	r1, #1
 800299a:	430a      	orrs	r2, r1
 800299c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f000 fd2f 	bl	8003404 <UART_CheckIdleState>
 80029a6:	0003      	movs	r3, r0
}
 80029a8:	0018      	movs	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	b002      	add	sp, #8
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	fffff7ff 	.word	0xfffff7ff

080029b4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b088      	sub	sp, #32
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	1dbb      	adds	r3, r7, #6
 80029c0:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2280      	movs	r2, #128	; 0x80
 80029c6:	589b      	ldr	r3, [r3, r2]
 80029c8:	2b20      	cmp	r3, #32
 80029ca:	d145      	bne.n	8002a58 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_UART_Receive_IT+0x26>
 80029d2:	1dbb      	adds	r3, r7, #6
 80029d4:	881b      	ldrh	r3, [r3, #0]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e03d      	b.n	8002a5a <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	2380      	movs	r3, #128	; 0x80
 80029e4:	015b      	lsls	r3, r3, #5
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d109      	bne.n	80029fe <HAL_UART_Receive_IT+0x4a>
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d105      	bne.n	80029fe <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2201      	movs	r2, #1
 80029f6:	4013      	ands	r3, r2
 80029f8:	d001      	beq.n	80029fe <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e02d      	b.n	8002a5a <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2200      	movs	r2, #0
 8002a02:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	2380      	movs	r3, #128	; 0x80
 8002a0c:	041b      	lsls	r3, r3, #16
 8002a0e:	4013      	ands	r3, r2
 8002a10:	d019      	beq.n	8002a46 <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a12:	f3ef 8310 	mrs	r3, PRIMASK
 8002a16:	613b      	str	r3, [r7, #16]
  return(result);
 8002a18:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002a1a:	61fb      	str	r3, [r7, #28]
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	f383 8810 	msr	PRIMASK, r3
}
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2180      	movs	r1, #128	; 0x80
 8002a34:	04c9      	lsls	r1, r1, #19
 8002a36:	430a      	orrs	r2, r1
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	f383 8810 	msr	PRIMASK, r3
}
 8002a44:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a46:	1dbb      	adds	r3, r7, #6
 8002a48:	881a      	ldrh	r2, [r3, #0]
 8002a4a:	68b9      	ldr	r1, [r7, #8]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	0018      	movs	r0, r3
 8002a50:	f000 fdf0 	bl	8003634 <UART_Start_Receive_IT>
 8002a54:	0003      	movs	r3, r0
 8002a56:	e000      	b.n	8002a5a <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8002a58:	2302      	movs	r3, #2
  }
}
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b008      	add	sp, #32
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a64:	b590      	push	{r4, r7, lr}
 8002a66:	b0ab      	sub	sp, #172	; 0xac
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	22a4      	movs	r2, #164	; 0xa4
 8002a74:	18b9      	adds	r1, r7, r2
 8002a76:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	20a0      	movs	r0, #160	; 0xa0
 8002a80:	1839      	adds	r1, r7, r0
 8002a82:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	219c      	movs	r1, #156	; 0x9c
 8002a8c:	1879      	adds	r1, r7, r1
 8002a8e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002a90:	0011      	movs	r1, r2
 8002a92:	18bb      	adds	r3, r7, r2
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a99      	ldr	r2, [pc, #612]	; (8002cfc <HAL_UART_IRQHandler+0x298>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	2298      	movs	r2, #152	; 0x98
 8002a9c:	18bc      	adds	r4, r7, r2
 8002a9e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002aa0:	18bb      	adds	r3, r7, r2
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d114      	bne.n	8002ad2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002aa8:	187b      	adds	r3, r7, r1
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2220      	movs	r2, #32
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d00f      	beq.n	8002ad2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002ab2:	183b      	adds	r3, r7, r0
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d00a      	beq.n	8002ad2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d100      	bne.n	8002ac6 <HAL_UART_IRQHandler+0x62>
 8002ac4:	e286      	b.n	8002fd4 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	0010      	movs	r0, r2
 8002ace:	4798      	blx	r3
      }
      return;
 8002ad0:	e280      	b.n	8002fd4 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002ad2:	2398      	movs	r3, #152	; 0x98
 8002ad4:	18fb      	adds	r3, r7, r3
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d100      	bne.n	8002ade <HAL_UART_IRQHandler+0x7a>
 8002adc:	e114      	b.n	8002d08 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002ade:	239c      	movs	r3, #156	; 0x9c
 8002ae0:	18fb      	adds	r3, r7, r3
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	d106      	bne.n	8002af8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002aea:	23a0      	movs	r3, #160	; 0xa0
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a83      	ldr	r2, [pc, #524]	; (8002d00 <HAL_UART_IRQHandler+0x29c>)
 8002af2:	4013      	ands	r3, r2
 8002af4:	d100      	bne.n	8002af8 <HAL_UART_IRQHandler+0x94>
 8002af6:	e107      	b.n	8002d08 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002af8:	23a4      	movs	r3, #164	; 0xa4
 8002afa:	18fb      	adds	r3, r7, r3
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2201      	movs	r2, #1
 8002b00:	4013      	ands	r3, r2
 8002b02:	d012      	beq.n	8002b2a <HAL_UART_IRQHandler+0xc6>
 8002b04:	23a0      	movs	r3, #160	; 0xa0
 8002b06:	18fb      	adds	r3, r7, r3
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	2380      	movs	r3, #128	; 0x80
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	4013      	ands	r3, r2
 8002b10:	d00b      	beq.n	8002b2a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2201      	movs	r2, #1
 8002b18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2284      	movs	r2, #132	; 0x84
 8002b1e:	589b      	ldr	r3, [r3, r2]
 8002b20:	2201      	movs	r2, #1
 8002b22:	431a      	orrs	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2184      	movs	r1, #132	; 0x84
 8002b28:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b2a:	23a4      	movs	r3, #164	; 0xa4
 8002b2c:	18fb      	adds	r3, r7, r3
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2202      	movs	r2, #2
 8002b32:	4013      	ands	r3, r2
 8002b34:	d011      	beq.n	8002b5a <HAL_UART_IRQHandler+0xf6>
 8002b36:	239c      	movs	r3, #156	; 0x9c
 8002b38:	18fb      	adds	r3, r7, r3
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	4013      	ands	r3, r2
 8002b40:	d00b      	beq.n	8002b5a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2202      	movs	r2, #2
 8002b48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2284      	movs	r2, #132	; 0x84
 8002b4e:	589b      	ldr	r3, [r3, r2]
 8002b50:	2204      	movs	r2, #4
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2184      	movs	r1, #132	; 0x84
 8002b58:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b5a:	23a4      	movs	r3, #164	; 0xa4
 8002b5c:	18fb      	adds	r3, r7, r3
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2204      	movs	r2, #4
 8002b62:	4013      	ands	r3, r2
 8002b64:	d011      	beq.n	8002b8a <HAL_UART_IRQHandler+0x126>
 8002b66:	239c      	movs	r3, #156	; 0x9c
 8002b68:	18fb      	adds	r3, r7, r3
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d00b      	beq.n	8002b8a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2204      	movs	r2, #4
 8002b78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2284      	movs	r2, #132	; 0x84
 8002b7e:	589b      	ldr	r3, [r3, r2]
 8002b80:	2202      	movs	r2, #2
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2184      	movs	r1, #132	; 0x84
 8002b88:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002b8a:	23a4      	movs	r3, #164	; 0xa4
 8002b8c:	18fb      	adds	r3, r7, r3
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2208      	movs	r2, #8
 8002b92:	4013      	ands	r3, r2
 8002b94:	d017      	beq.n	8002bc6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b96:	23a0      	movs	r3, #160	; 0xa0
 8002b98:	18fb      	adds	r3, r7, r3
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	d105      	bne.n	8002bae <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002ba2:	239c      	movs	r3, #156	; 0x9c
 8002ba4:	18fb      	adds	r3, r7, r3
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002bac:	d00b      	beq.n	8002bc6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2208      	movs	r2, #8
 8002bb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2284      	movs	r2, #132	; 0x84
 8002bba:	589b      	ldr	r3, [r3, r2]
 8002bbc:	2208      	movs	r2, #8
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2184      	movs	r1, #132	; 0x84
 8002bc4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002bc6:	23a4      	movs	r3, #164	; 0xa4
 8002bc8:	18fb      	adds	r3, r7, r3
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	2380      	movs	r3, #128	; 0x80
 8002bce:	011b      	lsls	r3, r3, #4
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	d013      	beq.n	8002bfc <HAL_UART_IRQHandler+0x198>
 8002bd4:	23a0      	movs	r3, #160	; 0xa0
 8002bd6:	18fb      	adds	r3, r7, r3
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	2380      	movs	r3, #128	; 0x80
 8002bdc:	04db      	lsls	r3, r3, #19
 8002bde:	4013      	ands	r3, r2
 8002be0:	d00c      	beq.n	8002bfc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2280      	movs	r2, #128	; 0x80
 8002be8:	0112      	lsls	r2, r2, #4
 8002bea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2284      	movs	r2, #132	; 0x84
 8002bf0:	589b      	ldr	r3, [r3, r2]
 8002bf2:	2220      	movs	r2, #32
 8002bf4:	431a      	orrs	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2184      	movs	r1, #132	; 0x84
 8002bfa:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2284      	movs	r2, #132	; 0x84
 8002c00:	589b      	ldr	r3, [r3, r2]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d100      	bne.n	8002c08 <HAL_UART_IRQHandler+0x1a4>
 8002c06:	e1e7      	b.n	8002fd8 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c08:	23a4      	movs	r3, #164	; 0xa4
 8002c0a:	18fb      	adds	r3, r7, r3
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	4013      	ands	r3, r2
 8002c12:	d00e      	beq.n	8002c32 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c14:	23a0      	movs	r3, #160	; 0xa0
 8002c16:	18fb      	adds	r3, r7, r3
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	d008      	beq.n	8002c32 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d004      	beq.n	8002c32 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	0010      	movs	r0, r2
 8002c30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2284      	movs	r2, #132	; 0x84
 8002c36:	589b      	ldr	r3, [r3, r2]
 8002c38:	2194      	movs	r1, #148	; 0x94
 8002c3a:	187a      	adds	r2, r7, r1
 8002c3c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	2240      	movs	r2, #64	; 0x40
 8002c46:	4013      	ands	r3, r2
 8002c48:	2b40      	cmp	r3, #64	; 0x40
 8002c4a:	d004      	beq.n	8002c56 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002c4c:	187b      	adds	r3, r7, r1
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2228      	movs	r2, #40	; 0x28
 8002c52:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002c54:	d047      	beq.n	8002ce6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	0018      	movs	r0, r3
 8002c5a:	f000 fda1 	bl	80037a0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	2240      	movs	r2, #64	; 0x40
 8002c66:	4013      	ands	r3, r2
 8002c68:	2b40      	cmp	r3, #64	; 0x40
 8002c6a:	d137      	bne.n	8002cdc <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c6c:	f3ef 8310 	mrs	r3, PRIMASK
 8002c70:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002c72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c74:	2090      	movs	r0, #144	; 0x90
 8002c76:	183a      	adds	r2, r7, r0
 8002c78:	6013      	str	r3, [r2, #0]
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c80:	f383 8810 	msr	PRIMASK, r3
}
 8002c84:	46c0      	nop			; (mov r8, r8)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2140      	movs	r1, #64	; 0x40
 8002c92:	438a      	bics	r2, r1
 8002c94:	609a      	str	r2, [r3, #8]
 8002c96:	183b      	adds	r3, r7, r0
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c9e:	f383 8810 	msr	PRIMASK, r3
}
 8002ca2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d012      	beq.n	8002cd2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cb0:	4a14      	ldr	r2, [pc, #80]	; (8002d04 <HAL_UART_IRQHandler+0x2a0>)
 8002cb2:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f7fe fac3 	bl	8001244 <HAL_DMA_Abort_IT>
 8002cbe:	1e03      	subs	r3, r0, #0
 8002cc0:	d01a      	beq.n	8002cf8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ccc:	0018      	movs	r0, r3
 8002cce:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cd0:	e012      	b.n	8002cf8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	f7fd feed 	bl	8000ab4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cda:	e00d      	b.n	8002cf8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	0018      	movs	r0, r3
 8002ce0:	f7fd fee8 	bl	8000ab4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ce4:	e008      	b.n	8002cf8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f7fd fee3 	bl	8000ab4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2284      	movs	r2, #132	; 0x84
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002cf6:	e16f      	b.n	8002fd8 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cf8:	46c0      	nop			; (mov r8, r8)
    return;
 8002cfa:	e16d      	b.n	8002fd8 <HAL_UART_IRQHandler+0x574>
 8002cfc:	0000080f 	.word	0x0000080f
 8002d00:	04000120 	.word	0x04000120
 8002d04:	08003869 	.word	0x08003869

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d000      	beq.n	8002d12 <HAL_UART_IRQHandler+0x2ae>
 8002d10:	e139      	b.n	8002f86 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002d12:	23a4      	movs	r3, #164	; 0xa4
 8002d14:	18fb      	adds	r3, r7, r3
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2210      	movs	r2, #16
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	d100      	bne.n	8002d20 <HAL_UART_IRQHandler+0x2bc>
 8002d1e:	e132      	b.n	8002f86 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002d20:	23a0      	movs	r3, #160	; 0xa0
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2210      	movs	r2, #16
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d100      	bne.n	8002d2e <HAL_UART_IRQHandler+0x2ca>
 8002d2c:	e12b      	b.n	8002f86 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2210      	movs	r2, #16
 8002d34:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	2240      	movs	r2, #64	; 0x40
 8002d3e:	4013      	ands	r3, r2
 8002d40:	2b40      	cmp	r3, #64	; 0x40
 8002d42:	d000      	beq.n	8002d46 <HAL_UART_IRQHandler+0x2e2>
 8002d44:	e09f      	b.n	8002e86 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	685a      	ldr	r2, [r3, #4]
 8002d4e:	217e      	movs	r1, #126	; 0x7e
 8002d50:	187b      	adds	r3, r7, r1
 8002d52:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002d54:	187b      	adds	r3, r7, r1
 8002d56:	881b      	ldrh	r3, [r3, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d100      	bne.n	8002d5e <HAL_UART_IRQHandler+0x2fa>
 8002d5c:	e13e      	b.n	8002fdc <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2258      	movs	r2, #88	; 0x58
 8002d62:	5a9b      	ldrh	r3, [r3, r2]
 8002d64:	187a      	adds	r2, r7, r1
 8002d66:	8812      	ldrh	r2, [r2, #0]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d300      	bcc.n	8002d6e <HAL_UART_IRQHandler+0x30a>
 8002d6c:	e136      	b.n	8002fdc <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	187a      	adds	r2, r7, r1
 8002d72:	215a      	movs	r1, #90	; 0x5a
 8002d74:	8812      	ldrh	r2, [r2, #0]
 8002d76:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	2b20      	cmp	r3, #32
 8002d80:	d06f      	beq.n	8002e62 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d82:	f3ef 8310 	mrs	r3, PRIMASK
 8002d86:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d8a:	67bb      	str	r3, [r7, #120]	; 0x78
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d92:	f383 8810 	msr	PRIMASK, r3
}
 8002d96:	46c0      	nop			; (mov r8, r8)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4992      	ldr	r1, [pc, #584]	; (8002fec <HAL_UART_IRQHandler+0x588>)
 8002da4:	400a      	ands	r2, r1
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002daa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dae:	f383 8810 	msr	PRIMASK, r3
}
 8002db2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002db4:	f3ef 8310 	mrs	r3, PRIMASK
 8002db8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002dba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dbc:	677b      	str	r3, [r7, #116]	; 0x74
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dc4:	f383 8810 	msr	PRIMASK, r3
}
 8002dc8:	46c0      	nop			; (mov r8, r8)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	438a      	bics	r2, r1
 8002dd8:	609a      	str	r2, [r3, #8]
 8002dda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ddc:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002de0:	f383 8810 	msr	PRIMASK, r3
}
 8002de4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002de6:	f3ef 8310 	mrs	r3, PRIMASK
 8002dea:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002dec:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dee:	673b      	str	r3, [r7, #112]	; 0x70
 8002df0:	2301      	movs	r3, #1
 8002df2:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002df6:	f383 8810 	msr	PRIMASK, r3
}
 8002dfa:	46c0      	nop			; (mov r8, r8)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2140      	movs	r1, #64	; 0x40
 8002e08:	438a      	bics	r2, r1
 8002e0a:	609a      	str	r2, [r3, #8]
 8002e0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e0e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e12:	f383 8810 	msr	PRIMASK, r3
}
 8002e16:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2280      	movs	r2, #128	; 0x80
 8002e1c:	2120      	movs	r1, #32
 8002e1e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e26:	f3ef 8310 	mrs	r3, PRIMASK
 8002e2a:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002e2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e2e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e30:	2301      	movs	r3, #1
 8002e32:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e36:	f383 8810 	msr	PRIMASK, r3
}
 8002e3a:	46c0      	nop			; (mov r8, r8)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2110      	movs	r1, #16
 8002e48:	438a      	bics	r2, r1
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e4e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e52:	f383 8810 	msr	PRIMASK, r3
}
 8002e56:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	f7fe f9b9 	bl	80011d4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2202      	movs	r2, #2
 8002e66:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2258      	movs	r2, #88	; 0x58
 8002e6c:	5a9a      	ldrh	r2, [r3, r2]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	215a      	movs	r1, #90	; 0x5a
 8002e72:	5a5b      	ldrh	r3, [r3, r1]
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	0011      	movs	r1, r2
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f000 f8c0 	bl	8003004 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002e84:	e0aa      	b.n	8002fdc <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2258      	movs	r2, #88	; 0x58
 8002e8a:	5a99      	ldrh	r1, [r3, r2]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	225a      	movs	r2, #90	; 0x5a
 8002e90:	5a9b      	ldrh	r3, [r3, r2]
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	208e      	movs	r0, #142	; 0x8e
 8002e96:	183b      	adds	r3, r7, r0
 8002e98:	1a8a      	subs	r2, r1, r2
 8002e9a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	225a      	movs	r2, #90	; 0x5a
 8002ea0:	5a9b      	ldrh	r3, [r3, r2]
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d100      	bne.n	8002eaa <HAL_UART_IRQHandler+0x446>
 8002ea8:	e09a      	b.n	8002fe0 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8002eaa:	183b      	adds	r3, r7, r0
 8002eac:	881b      	ldrh	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d100      	bne.n	8002eb4 <HAL_UART_IRQHandler+0x450>
 8002eb2:	e095      	b.n	8002fe0 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eb4:	f3ef 8310 	mrs	r3, PRIMASK
 8002eb8:	60fb      	str	r3, [r7, #12]
  return(result);
 8002eba:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ebc:	2488      	movs	r4, #136	; 0x88
 8002ebe:	193a      	adds	r2, r7, r4
 8002ec0:	6013      	str	r3, [r2, #0]
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	f383 8810 	msr	PRIMASK, r3
}
 8002ecc:	46c0      	nop			; (mov r8, r8)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4945      	ldr	r1, [pc, #276]	; (8002ff0 <HAL_UART_IRQHandler+0x58c>)
 8002eda:	400a      	ands	r2, r1
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	193b      	adds	r3, r7, r4
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	f383 8810 	msr	PRIMASK, r3
}
 8002eea:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eec:	f3ef 8310 	mrs	r3, PRIMASK
 8002ef0:	61bb      	str	r3, [r7, #24]
  return(result);
 8002ef2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ef4:	2484      	movs	r4, #132	; 0x84
 8002ef6:	193a      	adds	r2, r7, r4
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	2301      	movs	r3, #1
 8002efc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	f383 8810 	msr	PRIMASK, r3
}
 8002f04:	46c0      	nop			; (mov r8, r8)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689a      	ldr	r2, [r3, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2101      	movs	r1, #1
 8002f12:	438a      	bics	r2, r1
 8002f14:	609a      	str	r2, [r3, #8]
 8002f16:	193b      	adds	r3, r7, r4
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1c:	6a3b      	ldr	r3, [r7, #32]
 8002f1e:	f383 8810 	msr	PRIMASK, r3
}
 8002f22:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2280      	movs	r2, #128	; 0x80
 8002f28:	2120      	movs	r1, #32
 8002f2a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f38:	f3ef 8310 	mrs	r3, PRIMASK
 8002f3c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f40:	2480      	movs	r4, #128	; 0x80
 8002f42:	193a      	adds	r2, r7, r4
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	2301      	movs	r3, #1
 8002f48:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f4c:	f383 8810 	msr	PRIMASK, r3
}
 8002f50:	46c0      	nop			; (mov r8, r8)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2110      	movs	r1, #16
 8002f5e:	438a      	bics	r2, r1
 8002f60:	601a      	str	r2, [r3, #0]
 8002f62:	193b      	adds	r3, r7, r4
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f6a:	f383 8810 	msr	PRIMASK, r3
}
 8002f6e:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2202      	movs	r2, #2
 8002f74:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f76:	183b      	adds	r3, r7, r0
 8002f78:	881a      	ldrh	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	0011      	movs	r1, r2
 8002f7e:	0018      	movs	r0, r3
 8002f80:	f000 f840 	bl	8003004 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002f84:	e02c      	b.n	8002fe0 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002f86:	23a4      	movs	r3, #164	; 0xa4
 8002f88:	18fb      	adds	r3, r7, r3
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2280      	movs	r2, #128	; 0x80
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d00f      	beq.n	8002fb2 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002f92:	23a0      	movs	r3, #160	; 0xa0
 8002f94:	18fb      	adds	r3, r7, r3
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2280      	movs	r2, #128	; 0x80
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	d009      	beq.n	8002fb2 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d01e      	beq.n	8002fe4 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	0010      	movs	r0, r2
 8002fae:	4798      	blx	r3
    }
    return;
 8002fb0:	e018      	b.n	8002fe4 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002fb2:	23a4      	movs	r3, #164	; 0xa4
 8002fb4:	18fb      	adds	r3, r7, r3
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2240      	movs	r2, #64	; 0x40
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d013      	beq.n	8002fe6 <HAL_UART_IRQHandler+0x582>
 8002fbe:	23a0      	movs	r3, #160	; 0xa0
 8002fc0:	18fb      	adds	r3, r7, r3
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2240      	movs	r2, #64	; 0x40
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	d00d      	beq.n	8002fe6 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	0018      	movs	r0, r3
 8002fce:	f000 fc62 	bl	8003896 <UART_EndTransmit_IT>
    return;
 8002fd2:	e008      	b.n	8002fe6 <HAL_UART_IRQHandler+0x582>
      return;
 8002fd4:	46c0      	nop			; (mov r8, r8)
 8002fd6:	e006      	b.n	8002fe6 <HAL_UART_IRQHandler+0x582>
    return;
 8002fd8:	46c0      	nop			; (mov r8, r8)
 8002fda:	e004      	b.n	8002fe6 <HAL_UART_IRQHandler+0x582>
      return;
 8002fdc:	46c0      	nop			; (mov r8, r8)
 8002fde:	e002      	b.n	8002fe6 <HAL_UART_IRQHandler+0x582>
      return;
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	e000      	b.n	8002fe6 <HAL_UART_IRQHandler+0x582>
    return;
 8002fe4:	46c0      	nop			; (mov r8, r8)
  }

}
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b02b      	add	sp, #172	; 0xac
 8002fea:	bd90      	pop	{r4, r7, pc}
 8002fec:	fffffeff 	.word	0xfffffeff
 8002ff0:	fffffedf 	.word	0xfffffedf

08002ff4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002ffc:	46c0      	nop			; (mov r8, r8)
 8002ffe:	46bd      	mov	sp, r7
 8003000:	b002      	add	sp, #8
 8003002:	bd80      	pop	{r7, pc}

08003004 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	000a      	movs	r2, r1
 800300e:	1cbb      	adds	r3, r7, #2
 8003010:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003012:	46c0      	nop			; (mov r8, r8)
 8003014:	46bd      	mov	sp, r7
 8003016:	b002      	add	sp, #8
 8003018:	bd80      	pop	{r7, pc}
	...

0800301c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b088      	sub	sp, #32
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003024:	231e      	movs	r3, #30
 8003026:	18fb      	adds	r3, r7, r3
 8003028:	2200      	movs	r2, #0
 800302a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	431a      	orrs	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69db      	ldr	r3, [r3, #28]
 8003040:	4313      	orrs	r3, r2
 8003042:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a8d      	ldr	r2, [pc, #564]	; (8003280 <UART_SetConfig+0x264>)
 800304c:	4013      	ands	r3, r2
 800304e:	0019      	movs	r1, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	430a      	orrs	r2, r1
 8003058:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	4a88      	ldr	r2, [pc, #544]	; (8003284 <UART_SetConfig+0x268>)
 8003062:	4013      	ands	r3, r2
 8003064:	0019      	movs	r1, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	68da      	ldr	r2, [r3, #12]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	430a      	orrs	r2, r1
 8003070:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	4313      	orrs	r3, r2
 8003080:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	4a7f      	ldr	r2, [pc, #508]	; (8003288 <UART_SetConfig+0x26c>)
 800308a:	4013      	ands	r3, r2
 800308c:	0019      	movs	r1, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	697a      	ldr	r2, [r7, #20]
 8003094:	430a      	orrs	r2, r1
 8003096:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a7b      	ldr	r2, [pc, #492]	; (800328c <UART_SetConfig+0x270>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d127      	bne.n	80030f2 <UART_SetConfig+0xd6>
 80030a2:	4b7b      	ldr	r3, [pc, #492]	; (8003290 <UART_SetConfig+0x274>)
 80030a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a6:	2203      	movs	r2, #3
 80030a8:	4013      	ands	r3, r2
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	d00d      	beq.n	80030ca <UART_SetConfig+0xae>
 80030ae:	d81b      	bhi.n	80030e8 <UART_SetConfig+0xcc>
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d014      	beq.n	80030de <UART_SetConfig+0xc2>
 80030b4:	d818      	bhi.n	80030e8 <UART_SetConfig+0xcc>
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d002      	beq.n	80030c0 <UART_SetConfig+0xa4>
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d00a      	beq.n	80030d4 <UART_SetConfig+0xb8>
 80030be:	e013      	b.n	80030e8 <UART_SetConfig+0xcc>
 80030c0:	231f      	movs	r3, #31
 80030c2:	18fb      	adds	r3, r7, r3
 80030c4:	2200      	movs	r2, #0
 80030c6:	701a      	strb	r2, [r3, #0]
 80030c8:	e021      	b.n	800310e <UART_SetConfig+0xf2>
 80030ca:	231f      	movs	r3, #31
 80030cc:	18fb      	adds	r3, r7, r3
 80030ce:	2202      	movs	r2, #2
 80030d0:	701a      	strb	r2, [r3, #0]
 80030d2:	e01c      	b.n	800310e <UART_SetConfig+0xf2>
 80030d4:	231f      	movs	r3, #31
 80030d6:	18fb      	adds	r3, r7, r3
 80030d8:	2204      	movs	r2, #4
 80030da:	701a      	strb	r2, [r3, #0]
 80030dc:	e017      	b.n	800310e <UART_SetConfig+0xf2>
 80030de:	231f      	movs	r3, #31
 80030e0:	18fb      	adds	r3, r7, r3
 80030e2:	2208      	movs	r2, #8
 80030e4:	701a      	strb	r2, [r3, #0]
 80030e6:	e012      	b.n	800310e <UART_SetConfig+0xf2>
 80030e8:	231f      	movs	r3, #31
 80030ea:	18fb      	adds	r3, r7, r3
 80030ec:	2210      	movs	r2, #16
 80030ee:	701a      	strb	r2, [r3, #0]
 80030f0:	e00d      	b.n	800310e <UART_SetConfig+0xf2>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a67      	ldr	r2, [pc, #412]	; (8003294 <UART_SetConfig+0x278>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d104      	bne.n	8003106 <UART_SetConfig+0xea>
 80030fc:	231f      	movs	r3, #31
 80030fe:	18fb      	adds	r3, r7, r3
 8003100:	2200      	movs	r2, #0
 8003102:	701a      	strb	r2, [r3, #0]
 8003104:	e003      	b.n	800310e <UART_SetConfig+0xf2>
 8003106:	231f      	movs	r3, #31
 8003108:	18fb      	adds	r3, r7, r3
 800310a:	2210      	movs	r2, #16
 800310c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	69da      	ldr	r2, [r3, #28]
 8003112:	2380      	movs	r3, #128	; 0x80
 8003114:	021b      	lsls	r3, r3, #8
 8003116:	429a      	cmp	r2, r3
 8003118:	d15c      	bne.n	80031d4 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800311a:	231f      	movs	r3, #31
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	2b08      	cmp	r3, #8
 8003122:	d015      	beq.n	8003150 <UART_SetConfig+0x134>
 8003124:	dc18      	bgt.n	8003158 <UART_SetConfig+0x13c>
 8003126:	2b04      	cmp	r3, #4
 8003128:	d00d      	beq.n	8003146 <UART_SetConfig+0x12a>
 800312a:	dc15      	bgt.n	8003158 <UART_SetConfig+0x13c>
 800312c:	2b00      	cmp	r3, #0
 800312e:	d002      	beq.n	8003136 <UART_SetConfig+0x11a>
 8003130:	2b02      	cmp	r3, #2
 8003132:	d005      	beq.n	8003140 <UART_SetConfig+0x124>
 8003134:	e010      	b.n	8003158 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003136:	f7fe fee7 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 800313a:	0003      	movs	r3, r0
 800313c:	61bb      	str	r3, [r7, #24]
        break;
 800313e:	e012      	b.n	8003166 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003140:	4b55      	ldr	r3, [pc, #340]	; (8003298 <UART_SetConfig+0x27c>)
 8003142:	61bb      	str	r3, [r7, #24]
        break;
 8003144:	e00f      	b.n	8003166 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003146:	f7fe fe7f 	bl	8001e48 <HAL_RCC_GetSysClockFreq>
 800314a:	0003      	movs	r3, r0
 800314c:	61bb      	str	r3, [r7, #24]
        break;
 800314e:	e00a      	b.n	8003166 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003150:	2380      	movs	r3, #128	; 0x80
 8003152:	021b      	lsls	r3, r3, #8
 8003154:	61bb      	str	r3, [r7, #24]
        break;
 8003156:	e006      	b.n	8003166 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003158:	2300      	movs	r3, #0
 800315a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800315c:	231e      	movs	r3, #30
 800315e:	18fb      	adds	r3, r7, r3
 8003160:	2201      	movs	r2, #1
 8003162:	701a      	strb	r2, [r3, #0]
        break;
 8003164:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d100      	bne.n	800316e <UART_SetConfig+0x152>
 800316c:	e07a      	b.n	8003264 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	005a      	lsls	r2, r3, #1
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	085b      	lsrs	r3, r3, #1
 8003178:	18d2      	adds	r2, r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	0019      	movs	r1, r3
 8003180:	0010      	movs	r0, r2
 8003182:	f7fc ffd3 	bl	800012c <__udivsi3>
 8003186:	0003      	movs	r3, r0
 8003188:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	2b0f      	cmp	r3, #15
 800318e:	d91c      	bls.n	80031ca <UART_SetConfig+0x1ae>
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	2380      	movs	r3, #128	; 0x80
 8003194:	025b      	lsls	r3, r3, #9
 8003196:	429a      	cmp	r2, r3
 8003198:	d217      	bcs.n	80031ca <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	b29a      	uxth	r2, r3
 800319e:	200e      	movs	r0, #14
 80031a0:	183b      	adds	r3, r7, r0
 80031a2:	210f      	movs	r1, #15
 80031a4:	438a      	bics	r2, r1
 80031a6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	085b      	lsrs	r3, r3, #1
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	2207      	movs	r2, #7
 80031b0:	4013      	ands	r3, r2
 80031b2:	b299      	uxth	r1, r3
 80031b4:	183b      	adds	r3, r7, r0
 80031b6:	183a      	adds	r2, r7, r0
 80031b8:	8812      	ldrh	r2, [r2, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	183a      	adds	r2, r7, r0
 80031c4:	8812      	ldrh	r2, [r2, #0]
 80031c6:	60da      	str	r2, [r3, #12]
 80031c8:	e04c      	b.n	8003264 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80031ca:	231e      	movs	r3, #30
 80031cc:	18fb      	adds	r3, r7, r3
 80031ce:	2201      	movs	r2, #1
 80031d0:	701a      	strb	r2, [r3, #0]
 80031d2:	e047      	b.n	8003264 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031d4:	231f      	movs	r3, #31
 80031d6:	18fb      	adds	r3, r7, r3
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d015      	beq.n	800320a <UART_SetConfig+0x1ee>
 80031de:	dc18      	bgt.n	8003212 <UART_SetConfig+0x1f6>
 80031e0:	2b04      	cmp	r3, #4
 80031e2:	d00d      	beq.n	8003200 <UART_SetConfig+0x1e4>
 80031e4:	dc15      	bgt.n	8003212 <UART_SetConfig+0x1f6>
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d002      	beq.n	80031f0 <UART_SetConfig+0x1d4>
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d005      	beq.n	80031fa <UART_SetConfig+0x1de>
 80031ee:	e010      	b.n	8003212 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031f0:	f7fe fe8a 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 80031f4:	0003      	movs	r3, r0
 80031f6:	61bb      	str	r3, [r7, #24]
        break;
 80031f8:	e012      	b.n	8003220 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031fa:	4b27      	ldr	r3, [pc, #156]	; (8003298 <UART_SetConfig+0x27c>)
 80031fc:	61bb      	str	r3, [r7, #24]
        break;
 80031fe:	e00f      	b.n	8003220 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003200:	f7fe fe22 	bl	8001e48 <HAL_RCC_GetSysClockFreq>
 8003204:	0003      	movs	r3, r0
 8003206:	61bb      	str	r3, [r7, #24]
        break;
 8003208:	e00a      	b.n	8003220 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800320a:	2380      	movs	r3, #128	; 0x80
 800320c:	021b      	lsls	r3, r3, #8
 800320e:	61bb      	str	r3, [r7, #24]
        break;
 8003210:	e006      	b.n	8003220 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003212:	2300      	movs	r3, #0
 8003214:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003216:	231e      	movs	r3, #30
 8003218:	18fb      	adds	r3, r7, r3
 800321a:	2201      	movs	r2, #1
 800321c:	701a      	strb	r2, [r3, #0]
        break;
 800321e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d01e      	beq.n	8003264 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	085a      	lsrs	r2, r3, #1
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	18d2      	adds	r2, r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	0019      	movs	r1, r3
 8003236:	0010      	movs	r0, r2
 8003238:	f7fc ff78 	bl	800012c <__udivsi3>
 800323c:	0003      	movs	r3, r0
 800323e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	2b0f      	cmp	r3, #15
 8003244:	d90a      	bls.n	800325c <UART_SetConfig+0x240>
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	2380      	movs	r3, #128	; 0x80
 800324a:	025b      	lsls	r3, r3, #9
 800324c:	429a      	cmp	r2, r3
 800324e:	d205      	bcs.n	800325c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	b29a      	uxth	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	e003      	b.n	8003264 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800325c:	231e      	movs	r3, #30
 800325e:	18fb      	adds	r3, r7, r3
 8003260:	2201      	movs	r2, #1
 8003262:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003270:	231e      	movs	r3, #30
 8003272:	18fb      	adds	r3, r7, r3
 8003274:	781b      	ldrb	r3, [r3, #0]
}
 8003276:	0018      	movs	r0, r3
 8003278:	46bd      	mov	sp, r7
 800327a:	b008      	add	sp, #32
 800327c:	bd80      	pop	{r7, pc}
 800327e:	46c0      	nop			; (mov r8, r8)
 8003280:	ffff69f3 	.word	0xffff69f3
 8003284:	ffffcfff 	.word	0xffffcfff
 8003288:	fffff4ff 	.word	0xfffff4ff
 800328c:	40013800 	.word	0x40013800
 8003290:	40021000 	.word	0x40021000
 8003294:	40004400 	.word	0x40004400
 8003298:	007a1200 	.word	0x007a1200

0800329c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a8:	2208      	movs	r2, #8
 80032aa:	4013      	ands	r3, r2
 80032ac:	d00b      	beq.n	80032c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	4a4a      	ldr	r2, [pc, #296]	; (80033e0 <UART_AdvFeatureConfig+0x144>)
 80032b6:	4013      	ands	r3, r2
 80032b8:	0019      	movs	r1, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ca:	2201      	movs	r2, #1
 80032cc:	4013      	ands	r3, r2
 80032ce:	d00b      	beq.n	80032e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	4a43      	ldr	r2, [pc, #268]	; (80033e4 <UART_AdvFeatureConfig+0x148>)
 80032d8:	4013      	ands	r3, r2
 80032da:	0019      	movs	r1, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ec:	2202      	movs	r2, #2
 80032ee:	4013      	ands	r3, r2
 80032f0:	d00b      	beq.n	800330a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	4a3b      	ldr	r2, [pc, #236]	; (80033e8 <UART_AdvFeatureConfig+0x14c>)
 80032fa:	4013      	ands	r3, r2
 80032fc:	0019      	movs	r1, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	2204      	movs	r2, #4
 8003310:	4013      	ands	r3, r2
 8003312:	d00b      	beq.n	800332c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	4a34      	ldr	r2, [pc, #208]	; (80033ec <UART_AdvFeatureConfig+0x150>)
 800331c:	4013      	ands	r3, r2
 800331e:	0019      	movs	r1, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003330:	2210      	movs	r2, #16
 8003332:	4013      	ands	r3, r2
 8003334:	d00b      	beq.n	800334e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	4a2c      	ldr	r2, [pc, #176]	; (80033f0 <UART_AdvFeatureConfig+0x154>)
 800333e:	4013      	ands	r3, r2
 8003340:	0019      	movs	r1, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003352:	2220      	movs	r2, #32
 8003354:	4013      	ands	r3, r2
 8003356:	d00b      	beq.n	8003370 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	4a25      	ldr	r2, [pc, #148]	; (80033f4 <UART_AdvFeatureConfig+0x158>)
 8003360:	4013      	ands	r3, r2
 8003362:	0019      	movs	r1, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003374:	2240      	movs	r2, #64	; 0x40
 8003376:	4013      	ands	r3, r2
 8003378:	d01d      	beq.n	80033b6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	4a1d      	ldr	r2, [pc, #116]	; (80033f8 <UART_AdvFeatureConfig+0x15c>)
 8003382:	4013      	ands	r3, r2
 8003384:	0019      	movs	r1, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003396:	2380      	movs	r3, #128	; 0x80
 8003398:	035b      	lsls	r3, r3, #13
 800339a:	429a      	cmp	r2, r3
 800339c:	d10b      	bne.n	80033b6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	4a15      	ldr	r2, [pc, #84]	; (80033fc <UART_AdvFeatureConfig+0x160>)
 80033a6:	4013      	ands	r3, r2
 80033a8:	0019      	movs	r1, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ba:	2280      	movs	r2, #128	; 0x80
 80033bc:	4013      	ands	r3, r2
 80033be:	d00b      	beq.n	80033d8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	4a0e      	ldr	r2, [pc, #56]	; (8003400 <UART_AdvFeatureConfig+0x164>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	0019      	movs	r1, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	430a      	orrs	r2, r1
 80033d6:	605a      	str	r2, [r3, #4]
  }
}
 80033d8:	46c0      	nop			; (mov r8, r8)
 80033da:	46bd      	mov	sp, r7
 80033dc:	b002      	add	sp, #8
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	ffff7fff 	.word	0xffff7fff
 80033e4:	fffdffff 	.word	0xfffdffff
 80033e8:	fffeffff 	.word	0xfffeffff
 80033ec:	fffbffff 	.word	0xfffbffff
 80033f0:	ffffefff 	.word	0xffffefff
 80033f4:	ffffdfff 	.word	0xffffdfff
 80033f8:	ffefffff 	.word	0xffefffff
 80033fc:	ff9fffff 	.word	0xff9fffff
 8003400:	fff7ffff 	.word	0xfff7ffff

08003404 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b092      	sub	sp, #72	; 0x48
 8003408:	af02      	add	r7, sp, #8
 800340a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2284      	movs	r2, #132	; 0x84
 8003410:	2100      	movs	r1, #0
 8003412:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003414:	f7fd fdd2 	bl	8000fbc <HAL_GetTick>
 8003418:	0003      	movs	r3, r0
 800341a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2208      	movs	r2, #8
 8003424:	4013      	ands	r3, r2
 8003426:	2b08      	cmp	r3, #8
 8003428:	d12c      	bne.n	8003484 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800342a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800342c:	2280      	movs	r2, #128	; 0x80
 800342e:	0391      	lsls	r1, r2, #14
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	4a46      	ldr	r2, [pc, #280]	; (800354c <UART_CheckIdleState+0x148>)
 8003434:	9200      	str	r2, [sp, #0]
 8003436:	2200      	movs	r2, #0
 8003438:	f000 f88c 	bl	8003554 <UART_WaitOnFlagUntilTimeout>
 800343c:	1e03      	subs	r3, r0, #0
 800343e:	d021      	beq.n	8003484 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003440:	f3ef 8310 	mrs	r3, PRIMASK
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003448:	63bb      	str	r3, [r7, #56]	; 0x38
 800344a:	2301      	movs	r3, #1
 800344c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800344e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003450:	f383 8810 	msr	PRIMASK, r3
}
 8003454:	46c0      	nop			; (mov r8, r8)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2180      	movs	r1, #128	; 0x80
 8003462:	438a      	bics	r2, r1
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003468:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800346c:	f383 8810 	msr	PRIMASK, r3
}
 8003470:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2220      	movs	r2, #32
 8003476:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2278      	movs	r2, #120	; 0x78
 800347c:	2100      	movs	r1, #0
 800347e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e05f      	b.n	8003544 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2204      	movs	r2, #4
 800348c:	4013      	ands	r3, r2
 800348e:	2b04      	cmp	r3, #4
 8003490:	d146      	bne.n	8003520 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003494:	2280      	movs	r2, #128	; 0x80
 8003496:	03d1      	lsls	r1, r2, #15
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	4a2c      	ldr	r2, [pc, #176]	; (800354c <UART_CheckIdleState+0x148>)
 800349c:	9200      	str	r2, [sp, #0]
 800349e:	2200      	movs	r2, #0
 80034a0:	f000 f858 	bl	8003554 <UART_WaitOnFlagUntilTimeout>
 80034a4:	1e03      	subs	r3, r0, #0
 80034a6:	d03b      	beq.n	8003520 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034a8:	f3ef 8310 	mrs	r3, PRIMASK
 80034ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80034ae:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034b0:	637b      	str	r3, [r7, #52]	; 0x34
 80034b2:	2301      	movs	r3, #1
 80034b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	f383 8810 	msr	PRIMASK, r3
}
 80034bc:	46c0      	nop			; (mov r8, r8)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4921      	ldr	r1, [pc, #132]	; (8003550 <UART_CheckIdleState+0x14c>)
 80034ca:	400a      	ands	r2, r1
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f383 8810 	msr	PRIMASK, r3
}
 80034d8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034da:	f3ef 8310 	mrs	r3, PRIMASK
 80034de:	61bb      	str	r3, [r7, #24]
  return(result);
 80034e0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034e2:	633b      	str	r3, [r7, #48]	; 0x30
 80034e4:	2301      	movs	r3, #1
 80034e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	f383 8810 	msr	PRIMASK, r3
}
 80034ee:	46c0      	nop			; (mov r8, r8)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2101      	movs	r1, #1
 80034fc:	438a      	bics	r2, r1
 80034fe:	609a      	str	r2, [r3, #8]
 8003500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003502:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003504:	6a3b      	ldr	r3, [r7, #32]
 8003506:	f383 8810 	msr	PRIMASK, r3
}
 800350a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2280      	movs	r2, #128	; 0x80
 8003510:	2120      	movs	r1, #32
 8003512:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2278      	movs	r2, #120	; 0x78
 8003518:	2100      	movs	r1, #0
 800351a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e011      	b.n	8003544 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2220      	movs	r2, #32
 8003524:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2280      	movs	r2, #128	; 0x80
 800352a:	2120      	movs	r1, #32
 800352c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2278      	movs	r2, #120	; 0x78
 800353e:	2100      	movs	r1, #0
 8003540:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	0018      	movs	r0, r3
 8003546:	46bd      	mov	sp, r7
 8003548:	b010      	add	sp, #64	; 0x40
 800354a:	bd80      	pop	{r7, pc}
 800354c:	01ffffff 	.word	0x01ffffff
 8003550:	fffffedf 	.word	0xfffffedf

08003554 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	603b      	str	r3, [r7, #0]
 8003560:	1dfb      	adds	r3, r7, #7
 8003562:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003564:	e051      	b.n	800360a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	3301      	adds	r3, #1
 800356a:	d04e      	beq.n	800360a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800356c:	f7fd fd26 	bl	8000fbc <HAL_GetTick>
 8003570:	0002      	movs	r2, r0
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	429a      	cmp	r2, r3
 800357a:	d302      	bcc.n	8003582 <UART_WaitOnFlagUntilTimeout+0x2e>
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e051      	b.n	800362a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2204      	movs	r2, #4
 800358e:	4013      	ands	r3, r2
 8003590:	d03b      	beq.n	800360a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	2b80      	cmp	r3, #128	; 0x80
 8003596:	d038      	beq.n	800360a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2b40      	cmp	r3, #64	; 0x40
 800359c:	d035      	beq.n	800360a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	69db      	ldr	r3, [r3, #28]
 80035a4:	2208      	movs	r2, #8
 80035a6:	4013      	ands	r3, r2
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d111      	bne.n	80035d0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2208      	movs	r2, #8
 80035b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	0018      	movs	r0, r3
 80035b8:	f000 f8f2 	bl	80037a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2284      	movs	r2, #132	; 0x84
 80035c0:	2108      	movs	r1, #8
 80035c2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2278      	movs	r2, #120	; 0x78
 80035c8:	2100      	movs	r1, #0
 80035ca:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e02c      	b.n	800362a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	69da      	ldr	r2, [r3, #28]
 80035d6:	2380      	movs	r3, #128	; 0x80
 80035d8:	011b      	lsls	r3, r3, #4
 80035da:	401a      	ands	r2, r3
 80035dc:	2380      	movs	r3, #128	; 0x80
 80035de:	011b      	lsls	r3, r3, #4
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d112      	bne.n	800360a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2280      	movs	r2, #128	; 0x80
 80035ea:	0112      	lsls	r2, r2, #4
 80035ec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	0018      	movs	r0, r3
 80035f2:	f000 f8d5 	bl	80037a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2284      	movs	r2, #132	; 0x84
 80035fa:	2120      	movs	r1, #32
 80035fc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2278      	movs	r2, #120	; 0x78
 8003602:	2100      	movs	r1, #0
 8003604:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e00f      	b.n	800362a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	69db      	ldr	r3, [r3, #28]
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	4013      	ands	r3, r2
 8003614:	68ba      	ldr	r2, [r7, #8]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	425a      	negs	r2, r3
 800361a:	4153      	adcs	r3, r2
 800361c:	b2db      	uxtb	r3, r3
 800361e:	001a      	movs	r2, r3
 8003620:	1dfb      	adds	r3, r7, #7
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	429a      	cmp	r2, r3
 8003626:	d09e      	beq.n	8003566 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	0018      	movs	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	b004      	add	sp, #16
 8003630:	bd80      	pop	{r7, pc}
	...

08003634 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b090      	sub	sp, #64	; 0x40
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	1dbb      	adds	r3, r7, #6
 8003640:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	1dba      	adds	r2, r7, #6
 800364c:	2158      	movs	r1, #88	; 0x58
 800364e:	8812      	ldrh	r2, [r2, #0]
 8003650:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	1dba      	adds	r2, r7, #6
 8003656:	215a      	movs	r1, #90	; 0x5a
 8003658:	8812      	ldrh	r2, [r2, #0]
 800365a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	2380      	movs	r3, #128	; 0x80
 8003668:	015b      	lsls	r3, r3, #5
 800366a:	429a      	cmp	r2, r3
 800366c:	d10d      	bne.n	800368a <UART_Start_Receive_IT+0x56>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d104      	bne.n	8003680 <UART_Start_Receive_IT+0x4c>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	225c      	movs	r2, #92	; 0x5c
 800367a:	4946      	ldr	r1, [pc, #280]	; (8003794 <UART_Start_Receive_IT+0x160>)
 800367c:	5299      	strh	r1, [r3, r2]
 800367e:	e01a      	b.n	80036b6 <UART_Start_Receive_IT+0x82>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	225c      	movs	r2, #92	; 0x5c
 8003684:	21ff      	movs	r1, #255	; 0xff
 8003686:	5299      	strh	r1, [r3, r2]
 8003688:	e015      	b.n	80036b6 <UART_Start_Receive_IT+0x82>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10d      	bne.n	80036ae <UART_Start_Receive_IT+0x7a>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d104      	bne.n	80036a4 <UART_Start_Receive_IT+0x70>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	225c      	movs	r2, #92	; 0x5c
 800369e:	21ff      	movs	r1, #255	; 0xff
 80036a0:	5299      	strh	r1, [r3, r2]
 80036a2:	e008      	b.n	80036b6 <UART_Start_Receive_IT+0x82>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	225c      	movs	r2, #92	; 0x5c
 80036a8:	217f      	movs	r1, #127	; 0x7f
 80036aa:	5299      	strh	r1, [r3, r2]
 80036ac:	e003      	b.n	80036b6 <UART_Start_Receive_IT+0x82>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	225c      	movs	r2, #92	; 0x5c
 80036b2:	2100      	movs	r1, #0
 80036b4:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2284      	movs	r2, #132	; 0x84
 80036ba:	2100      	movs	r1, #0
 80036bc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2280      	movs	r2, #128	; 0x80
 80036c2:	2122      	movs	r1, #34	; 0x22
 80036c4:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036c6:	f3ef 8310 	mrs	r3, PRIMASK
 80036ca:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80036cc:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036d0:	2301      	movs	r3, #1
 80036d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d6:	f383 8810 	msr	PRIMASK, r3
}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689a      	ldr	r2, [r3, #8]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2101      	movs	r1, #1
 80036e8:	430a      	orrs	r2, r1
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036ee:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f2:	f383 8810 	msr	PRIMASK, r3
}
 80036f6:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	2380      	movs	r3, #128	; 0x80
 80036fe:	015b      	lsls	r3, r3, #5
 8003700:	429a      	cmp	r2, r3
 8003702:	d107      	bne.n	8003714 <UART_Start_Receive_IT+0xe0>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d103      	bne.n	8003714 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	4a22      	ldr	r2, [pc, #136]	; (8003798 <UART_Start_Receive_IT+0x164>)
 8003710:	669a      	str	r2, [r3, #104]	; 0x68
 8003712:	e002      	b.n	800371a <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4a21      	ldr	r2, [pc, #132]	; (800379c <UART_Start_Receive_IT+0x168>)
 8003718:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d019      	beq.n	8003756 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003722:	f3ef 8310 	mrs	r3, PRIMASK
 8003726:	61fb      	str	r3, [r7, #28]
  return(result);
 8003728:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800372a:	637b      	str	r3, [r7, #52]	; 0x34
 800372c:	2301      	movs	r3, #1
 800372e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003730:	6a3b      	ldr	r3, [r7, #32]
 8003732:	f383 8810 	msr	PRIMASK, r3
}
 8003736:	46c0      	nop			; (mov r8, r8)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2190      	movs	r1, #144	; 0x90
 8003744:	0049      	lsls	r1, r1, #1
 8003746:	430a      	orrs	r2, r1
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800374c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800374e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003750:	f383 8810 	msr	PRIMASK, r3
}
 8003754:	e018      	b.n	8003788 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003756:	f3ef 8310 	mrs	r3, PRIMASK
 800375a:	613b      	str	r3, [r7, #16]
  return(result);
 800375c:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800375e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003760:	2301      	movs	r3, #1
 8003762:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	f383 8810 	msr	PRIMASK, r3
}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2120      	movs	r1, #32
 8003778:	430a      	orrs	r2, r1
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800377e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	f383 8810 	msr	PRIMASK, r3
}
 8003786:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	0018      	movs	r0, r3
 800378c:	46bd      	mov	sp, r7
 800378e:	b010      	add	sp, #64	; 0x40
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	000001ff 	.word	0x000001ff
 8003798:	08003aa5 	.word	0x08003aa5
 800379c:	080038ed 	.word	0x080038ed

080037a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08e      	sub	sp, #56	; 0x38
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037a8:	f3ef 8310 	mrs	r3, PRIMASK
 80037ac:	617b      	str	r3, [r7, #20]
  return(result);
 80037ae:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037b0:	637b      	str	r3, [r7, #52]	; 0x34
 80037b2:	2301      	movs	r3, #1
 80037b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	f383 8810 	msr	PRIMASK, r3
}
 80037bc:	46c0      	nop			; (mov r8, r8)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4926      	ldr	r1, [pc, #152]	; (8003864 <UART_EndRxTransfer+0xc4>)
 80037ca:	400a      	ands	r2, r1
 80037cc:	601a      	str	r2, [r3, #0]
 80037ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	f383 8810 	msr	PRIMASK, r3
}
 80037d8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037da:	f3ef 8310 	mrs	r3, PRIMASK
 80037de:	623b      	str	r3, [r7, #32]
  return(result);
 80037e0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037e2:	633b      	str	r3, [r7, #48]	; 0x30
 80037e4:	2301      	movs	r3, #1
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ea:	f383 8810 	msr	PRIMASK, r3
}
 80037ee:	46c0      	nop			; (mov r8, r8)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2101      	movs	r1, #1
 80037fc:	438a      	bics	r2, r1
 80037fe:	609a      	str	r2, [r3, #8]
 8003800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003802:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003806:	f383 8810 	msr	PRIMASK, r3
}
 800380a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003810:	2b01      	cmp	r3, #1
 8003812:	d118      	bne.n	8003846 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003814:	f3ef 8310 	mrs	r3, PRIMASK
 8003818:	60bb      	str	r3, [r7, #8]
  return(result);
 800381a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800381c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800381e:	2301      	movs	r3, #1
 8003820:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f383 8810 	msr	PRIMASK, r3
}
 8003828:	46c0      	nop			; (mov r8, r8)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2110      	movs	r1, #16
 8003836:	438a      	bics	r2, r1
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800383c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	f383 8810 	msr	PRIMASK, r3
}
 8003844:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2280      	movs	r2, #128	; 0x80
 800384a:	2120      	movs	r1, #32
 800384c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	669a      	str	r2, [r3, #104]	; 0x68
}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	46bd      	mov	sp, r7
 800385e:	b00e      	add	sp, #56	; 0x38
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	fffffedf 	.word	0xfffffedf

08003868 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	225a      	movs	r2, #90	; 0x5a
 800387a:	2100      	movs	r1, #0
 800387c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2252      	movs	r2, #82	; 0x52
 8003882:	2100      	movs	r1, #0
 8003884:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	0018      	movs	r0, r3
 800388a:	f7fd f913 	bl	8000ab4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800388e:	46c0      	nop			; (mov r8, r8)
 8003890:	46bd      	mov	sp, r7
 8003892:	b004      	add	sp, #16
 8003894:	bd80      	pop	{r7, pc}

08003896 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003896:	b580      	push	{r7, lr}
 8003898:	b086      	sub	sp, #24
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800389e:	f3ef 8310 	mrs	r3, PRIMASK
 80038a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80038a4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80038a6:	617b      	str	r3, [r7, #20]
 80038a8:	2301      	movs	r3, #1
 80038aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f383 8810 	msr	PRIMASK, r3
}
 80038b2:	46c0      	nop			; (mov r8, r8)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2140      	movs	r1, #64	; 0x40
 80038c0:	438a      	bics	r2, r1
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	f383 8810 	msr	PRIMASK, r3
}
 80038ce:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2220      	movs	r2, #32
 80038d4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	0018      	movs	r0, r3
 80038e0:	f7ff fb88 	bl	8002ff4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038e4:	46c0      	nop			; (mov r8, r8)
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b006      	add	sp, #24
 80038ea:	bd80      	pop	{r7, pc}

080038ec <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b094      	sub	sp, #80	; 0x50
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80038f4:	204e      	movs	r0, #78	; 0x4e
 80038f6:	183b      	adds	r3, r7, r0
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	215c      	movs	r1, #92	; 0x5c
 80038fc:	5a52      	ldrh	r2, [r2, r1]
 80038fe:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2280      	movs	r2, #128	; 0x80
 8003904:	589b      	ldr	r3, [r3, r2]
 8003906:	2b22      	cmp	r3, #34	; 0x22
 8003908:	d000      	beq.n	800390c <UART_RxISR_8BIT+0x20>
 800390a:	e0ba      	b.n	8003a82 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	214c      	movs	r1, #76	; 0x4c
 8003912:	187b      	adds	r3, r7, r1
 8003914:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8003916:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003918:	187b      	adds	r3, r7, r1
 800391a:	881b      	ldrh	r3, [r3, #0]
 800391c:	b2da      	uxtb	r2, r3
 800391e:	183b      	adds	r3, r7, r0
 8003920:	881b      	ldrh	r3, [r3, #0]
 8003922:	b2d9      	uxtb	r1, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003928:	400a      	ands	r2, r1
 800392a:	b2d2      	uxtb	r2, r2
 800392c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003932:	1c5a      	adds	r2, r3, #1
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	225a      	movs	r2, #90	; 0x5a
 800393c:	5a9b      	ldrh	r3, [r3, r2]
 800393e:	b29b      	uxth	r3, r3
 8003940:	3b01      	subs	r3, #1
 8003942:	b299      	uxth	r1, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	225a      	movs	r2, #90	; 0x5a
 8003948:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	225a      	movs	r2, #90	; 0x5a
 800394e:	5a9b      	ldrh	r3, [r3, r2]
 8003950:	b29b      	uxth	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d000      	beq.n	8003958 <UART_RxISR_8BIT+0x6c>
 8003956:	e09c      	b.n	8003a92 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003958:	f3ef 8310 	mrs	r3, PRIMASK
 800395c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800395e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003960:	64bb      	str	r3, [r7, #72]	; 0x48
 8003962:	2301      	movs	r3, #1
 8003964:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003968:	f383 8810 	msr	PRIMASK, r3
}
 800396c:	46c0      	nop			; (mov r8, r8)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4948      	ldr	r1, [pc, #288]	; (8003a9c <UART_RxISR_8BIT+0x1b0>)
 800397a:	400a      	ands	r2, r1
 800397c:	601a      	str	r2, [r3, #0]
 800397e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003980:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003984:	f383 8810 	msr	PRIMASK, r3
}
 8003988:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800398a:	f3ef 8310 	mrs	r3, PRIMASK
 800398e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003990:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003992:	647b      	str	r3, [r7, #68]	; 0x44
 8003994:	2301      	movs	r3, #1
 8003996:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800399a:	f383 8810 	msr	PRIMASK, r3
}
 800399e:	46c0      	nop			; (mov r8, r8)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2101      	movs	r1, #1
 80039ac:	438a      	bics	r2, r1
 80039ae:	609a      	str	r2, [r3, #8]
 80039b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039b2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039b6:	f383 8810 	msr	PRIMASK, r3
}
 80039ba:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2280      	movs	r2, #128	; 0x80
 80039c0:	2120      	movs	r1, #32
 80039c2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	2380      	movs	r3, #128	; 0x80
 80039d8:	041b      	lsls	r3, r3, #16
 80039da:	4013      	ands	r3, r2
 80039dc:	d018      	beq.n	8003a10 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039de:	f3ef 8310 	mrs	r3, PRIMASK
 80039e2:	61bb      	str	r3, [r7, #24]
  return(result);
 80039e4:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80039e6:	643b      	str	r3, [r7, #64]	; 0x40
 80039e8:	2301      	movs	r3, #1
 80039ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	f383 8810 	msr	PRIMASK, r3
}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4928      	ldr	r1, [pc, #160]	; (8003aa0 <UART_RxISR_8BIT+0x1b4>)
 8003a00:	400a      	ands	r2, r1
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a06:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a08:	6a3b      	ldr	r3, [r7, #32]
 8003a0a:	f383 8810 	msr	PRIMASK, r3
}
 8003a0e:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d12f      	bne.n	8003a78 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a1e:	f3ef 8310 	mrs	r3, PRIMASK
 8003a22:	60fb      	str	r3, [r7, #12]
  return(result);
 8003a24:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a28:	2301      	movs	r3, #1
 8003a2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	f383 8810 	msr	PRIMASK, r3
}
 8003a32:	46c0      	nop			; (mov r8, r8)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2110      	movs	r1, #16
 8003a40:	438a      	bics	r2, r1
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a46:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	f383 8810 	msr	PRIMASK, r3
}
 8003a4e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	2210      	movs	r2, #16
 8003a58:	4013      	ands	r3, r2
 8003a5a:	2b10      	cmp	r3, #16
 8003a5c:	d103      	bne.n	8003a66 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2210      	movs	r2, #16
 8003a64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2258      	movs	r2, #88	; 0x58
 8003a6a:	5a9a      	ldrh	r2, [r3, r2]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	0011      	movs	r1, r2
 8003a70:	0018      	movs	r0, r3
 8003a72:	f7ff fac7 	bl	8003004 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003a76:	e00c      	b.n	8003a92 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	f7fd f86e 	bl	8000b5c <HAL_UART_RxCpltCallback>
}
 8003a80:	e007      	b.n	8003a92 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	699a      	ldr	r2, [r3, #24]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2108      	movs	r1, #8
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	619a      	str	r2, [r3, #24]
}
 8003a92:	46c0      	nop			; (mov r8, r8)
 8003a94:	46bd      	mov	sp, r7
 8003a96:	b014      	add	sp, #80	; 0x50
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	46c0      	nop			; (mov r8, r8)
 8003a9c:	fffffedf 	.word	0xfffffedf
 8003aa0:	fbffffff 	.word	0xfbffffff

08003aa4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b094      	sub	sp, #80	; 0x50
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003aac:	204e      	movs	r0, #78	; 0x4e
 8003aae:	183b      	adds	r3, r7, r0
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	215c      	movs	r1, #92	; 0x5c
 8003ab4:	5a52      	ldrh	r2, [r2, r1]
 8003ab6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2280      	movs	r2, #128	; 0x80
 8003abc:	589b      	ldr	r3, [r3, r2]
 8003abe:	2b22      	cmp	r3, #34	; 0x22
 8003ac0:	d000      	beq.n	8003ac4 <UART_RxISR_16BIT+0x20>
 8003ac2:	e0ba      	b.n	8003c3a <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	214c      	movs	r1, #76	; 0x4c
 8003aca:	187b      	adds	r3, r7, r1
 8003acc:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8003ace:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad4:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8003ad6:	187b      	adds	r3, r7, r1
 8003ad8:	183a      	adds	r2, r7, r0
 8003ada:	881b      	ldrh	r3, [r3, #0]
 8003adc:	8812      	ldrh	r2, [r2, #0]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ae4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aea:	1c9a      	adds	r2, r3, #2
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	225a      	movs	r2, #90	; 0x5a
 8003af4:	5a9b      	ldrh	r3, [r3, r2]
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	3b01      	subs	r3, #1
 8003afa:	b299      	uxth	r1, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	225a      	movs	r2, #90	; 0x5a
 8003b00:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	225a      	movs	r2, #90	; 0x5a
 8003b06:	5a9b      	ldrh	r3, [r3, r2]
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d000      	beq.n	8003b10 <UART_RxISR_16BIT+0x6c>
 8003b0e:	e09c      	b.n	8003c4a <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b10:	f3ef 8310 	mrs	r3, PRIMASK
 8003b14:	623b      	str	r3, [r7, #32]
  return(result);
 8003b16:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b18:	647b      	str	r3, [r7, #68]	; 0x44
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b20:	f383 8810 	msr	PRIMASK, r3
}
 8003b24:	46c0      	nop			; (mov r8, r8)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4948      	ldr	r1, [pc, #288]	; (8003c54 <UART_RxISR_16BIT+0x1b0>)
 8003b32:	400a      	ands	r2, r1
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b38:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b3c:	f383 8810 	msr	PRIMASK, r3
}
 8003b40:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b42:	f3ef 8310 	mrs	r3, PRIMASK
 8003b46:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b4a:	643b      	str	r3, [r7, #64]	; 0x40
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b52:	f383 8810 	msr	PRIMASK, r3
}
 8003b56:	46c0      	nop			; (mov r8, r8)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2101      	movs	r1, #1
 8003b64:	438a      	bics	r2, r1
 8003b66:	609a      	str	r2, [r3, #8]
 8003b68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b6a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b6e:	f383 8810 	msr	PRIMASK, r3
}
 8003b72:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2280      	movs	r2, #128	; 0x80
 8003b78:	2120      	movs	r1, #32
 8003b7a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	2380      	movs	r3, #128	; 0x80
 8003b90:	041b      	lsls	r3, r3, #16
 8003b92:	4013      	ands	r3, r2
 8003b94:	d018      	beq.n	8003bc8 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b96:	f3ef 8310 	mrs	r3, PRIMASK
 8003b9a:	617b      	str	r3, [r7, #20]
  return(result);
 8003b9c:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	f383 8810 	msr	PRIMASK, r3
}
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4928      	ldr	r1, [pc, #160]	; (8003c58 <UART_RxISR_16BIT+0x1b4>)
 8003bb8:	400a      	ands	r2, r1
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bbe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	f383 8810 	msr	PRIMASK, r3
}
 8003bc6:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d12f      	bne.n	8003c30 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bd6:	f3ef 8310 	mrs	r3, PRIMASK
 8003bda:	60bb      	str	r3, [r7, #8]
  return(result);
 8003bdc:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bde:	63bb      	str	r3, [r7, #56]	; 0x38
 8003be0:	2301      	movs	r3, #1
 8003be2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f383 8810 	msr	PRIMASK, r3
}
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2110      	movs	r1, #16
 8003bf8:	438a      	bics	r2, r1
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f383 8810 	msr	PRIMASK, r3
}
 8003c06:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	69db      	ldr	r3, [r3, #28]
 8003c0e:	2210      	movs	r2, #16
 8003c10:	4013      	ands	r3, r2
 8003c12:	2b10      	cmp	r3, #16
 8003c14:	d103      	bne.n	8003c1e <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2210      	movs	r2, #16
 8003c1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2258      	movs	r2, #88	; 0x58
 8003c22:	5a9a      	ldrh	r2, [r3, r2]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	0011      	movs	r1, r2
 8003c28:	0018      	movs	r0, r3
 8003c2a:	f7ff f9eb 	bl	8003004 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003c2e:	e00c      	b.n	8003c4a <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	0018      	movs	r0, r3
 8003c34:	f7fc ff92 	bl	8000b5c <HAL_UART_RxCpltCallback>
}
 8003c38:	e007      	b.n	8003c4a <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	699a      	ldr	r2, [r3, #24]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2108      	movs	r1, #8
 8003c46:	430a      	orrs	r2, r1
 8003c48:	619a      	str	r2, [r3, #24]
}
 8003c4a:	46c0      	nop			; (mov r8, r8)
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	b014      	add	sp, #80	; 0x50
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	46c0      	nop			; (mov r8, r8)
 8003c54:	fffffedf 	.word	0xfffffedf
 8003c58:	fbffffff 	.word	0xfbffffff

08003c5c <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 8003c62:	4b22      	ldr	r3, [pc, #136]	; (8003cec <_DoInit+0x90>)
 8003c64:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2203      	movs	r2, #3
 8003c6a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2203      	movs	r2, #3
 8003c70:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a1e      	ldr	r2, [pc, #120]	; (8003cf0 <_DoInit+0x94>)
 8003c76:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a1e      	ldr	r2, [pc, #120]	; (8003cf4 <_DoInit+0x98>)
 8003c7c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2280      	movs	r2, #128	; 0x80
 8003c82:	00d2      	lsls	r2, r2, #3
 8003c84:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a15      	ldr	r2, [pc, #84]	; (8003cf0 <_DoInit+0x94>)
 8003c9c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a15      	ldr	r2, [pc, #84]	; (8003cf8 <_DoInit+0x9c>)
 8003ca2:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2210      	movs	r2, #16
 8003ca8:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY(&p->acID[7], "RTT", 9);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	1dda      	adds	r2, r3, #7
 8003cc0:	4b0e      	ldr	r3, [pc, #56]	; (8003cfc <_DoInit+0xa0>)
 8003cc2:	0010      	movs	r0, r2
 8003cc4:	0019      	movs	r1, r3
 8003cc6:	2304      	movs	r3, #4
 8003cc8:	001a      	movs	r2, r3
 8003cca:	f000 fe4b 	bl	8004964 <memcpy>
  STRCPY(&p->acID[0], "SEGGER", 7);
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	4b0b      	ldr	r3, [pc, #44]	; (8003d00 <_DoInit+0xa4>)
 8003cd2:	0010      	movs	r0, r2
 8003cd4:	0019      	movs	r1, r3
 8003cd6:	2307      	movs	r3, #7
 8003cd8:	001a      	movs	r2, r3
 8003cda:	f000 fe43 	bl	8004964 <memcpy>
  p->acID[6] = ' ';
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2220      	movs	r2, #32
 8003ce2:	719a      	strb	r2, [r3, #6]
}
 8003ce4:	46c0      	nop			; (mov r8, r8)
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	b002      	add	sp, #8
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	20000554 	.word	0x20000554
 8003cf0:	080056bc 	.word	0x080056bc
 8003cf4:	200005fc 	.word	0x200005fc
 8003cf8:	200009fc 	.word	0x200009fc
 8003cfc:	080056c8 	.word	0x080056c8
 8003d00:	080056cc 	.word	0x080056cc

08003d04 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b088      	sub	sp, #32
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
  char*    pDst;
#endif
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003d10:	2300      	movs	r3, #0
 8003d12:	61bb      	str	r3, [r7, #24]
  WrOff = pRing->WrOff;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	617b      	str	r3, [r7, #20]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	613b      	str	r3, [r7, #16]
    if (RdOff > WrOff) {
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d905      	bls.n	8003d34 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	61fb      	str	r3, [r7, #28]
 8003d32:	e007      	b.n	8003d44 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	689a      	ldr	r2, [r3, #8]
 8003d38:	6939      	ldr	r1, [r7, #16]
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	1acb      	subs	r3, r1, r3
 8003d3e:	18d3      	adds	r3, r2, r3
 8003d40:	3b01      	subs	r3, #1
 8003d42:	61fb      	str	r3, [r7, #28]
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	689a      	ldr	r2, [r3, #8]
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	1ad2      	subs	r2, r2, r3
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d900      	bls.n	8003d54 <_WriteBlocking+0x50>
 8003d52:	0013      	movs	r3, r2
 8003d54:	61fb      	str	r3, [r7, #28]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003d56:	69fa      	ldr	r2, [r7, #28]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d900      	bls.n	8003d60 <_WriteBlocking+0x5c>
 8003d5e:	0013      	movs	r3, r2
 8003d60:	61fb      	str	r3, [r7, #28]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	18d3      	adds	r3, r2, r3
 8003d6a:	69fa      	ldr	r2, [r7, #28]
 8003d6c:	68b9      	ldr	r1, [r7, #8]
 8003d6e:	0018      	movs	r0, r3
 8003d70:	f000 fdf8 	bl	8004964 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	18d3      	adds	r3, r2, r3
 8003d7a:	61bb      	str	r3, [r7, #24]
    pBuffer         += NumBytesToWrite;
 8003d7c:	68ba      	ldr	r2, [r7, #8]
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	18d3      	adds	r3, r2, r3
 8003d82:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003d8c:	697a      	ldr	r2, [r7, #20]
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	18d3      	adds	r3, r2, r3
 8003d92:	617b      	str	r3, [r7, #20]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	697a      	ldr	r2, [r7, #20]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d101      	bne.n	8003da2 <_WriteBlocking+0x9e>
      WrOff = 0u;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]
    }
    pRing->WrOff = WrOff;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	697a      	ldr	r2, [r7, #20]
 8003da6:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1b5      	bne.n	8003d1a <_WriteBlocking+0x16>
  //
  return NumBytesWritten;
 8003dae:	69bb      	ldr	r3, [r7, #24]
}
 8003db0:	0018      	movs	r0, r3
 8003db2:	46bd      	mov	sp, r7
 8003db4:	b008      	add	sp, #32
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b088      	sub	sp, #32
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
  unsigned Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*    pDst;
#endif

  WrOff = pRing->WrOff;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	689a      	ldr	r2, [r3, #8]
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d90e      	bls.n	8003dfa <_WriteNoCheck+0x42>
    while (NumBytes--) {
      *pDst++ = *pData++;
    };
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	18d3      	adds	r3, r2, r3
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	68b9      	ldr	r1, [r7, #8]
 8003de8:	0018      	movs	r0, r3
 8003dea:	f000 fdbb 	bl	8004964 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 8003dee:	69fa      	ldr	r2, [r7, #28]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	18d2      	adds	r2, r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	60da      	str	r2, [r3, #12]
    NumBytesAtOnce = NumBytes - Rem;
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003df8:	e01a      	b.n	8003e30 <_WriteNoCheck+0x78>
    NumBytesAtOnce = Rem;
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	685a      	ldr	r2, [r3, #4]
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	18d3      	adds	r3, r2, r3
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	68b9      	ldr	r1, [r7, #8]
 8003e0a:	0018      	movs	r0, r3
 8003e0c:	f000 fdaa 	bl	8004964 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6858      	ldr	r0, [r3, #4]
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	18d3      	adds	r3, r2, r3
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	0019      	movs	r1, r3
 8003e26:	f000 fd9d 	bl	8004964 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	697a      	ldr	r2, [r7, #20]
 8003e2e:	60da      	str	r2, [r3, #12]
}
 8003e30:	46c0      	nop			; (mov r8, r8)
 8003e32:	46bd      	mov	sp, r7
 8003e34:	b008      	add	sp, #32
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b086      	sub	sp, #24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d808      	bhi.n	8003e66 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	1ad2      	subs	r2, r2, r3
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	18d3      	adds	r3, r2, r3
 8003e60:	3b01      	subs	r3, #1
 8003e62:	617b      	str	r3, [r7, #20]
 8003e64:	e004      	b.n	8003e70 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003e70:	697b      	ldr	r3, [r7, #20]
}
 8003e72:	0018      	movs	r0, r3
 8003e74:	46bd      	mov	sp, r7
 8003e76:	b006      	add	sp, #24
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b088      	sub	sp, #32
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
  unsigned              Status;
  unsigned              Avail;
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;

  pData = (const char *)pBuffer;
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	61bb      	str	r3, [r7, #24]
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	1c5a      	adds	r2, r3, #1
 8003e90:	0013      	movs	r3, r2
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	189b      	adds	r3, r3, r2
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	4a23      	ldr	r2, [pc, #140]	; (8003f28 <SEGGER_RTT_WriteNoLock+0xac>)
 8003e9a:	189b      	adds	r3, r3, r2
 8003e9c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d02e      	beq.n	8003f04 <SEGGER_RTT_WriteNoLock+0x88>
 8003ea6:	d836      	bhi.n	8003f16 <SEGGER_RTT_WriteNoLock+0x9a>
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <SEGGER_RTT_WriteNoLock+0x36>
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d016      	beq.n	8003ede <SEGGER_RTT_WriteNoLock+0x62>
 8003eb0:	e031      	b.n	8003f16 <SEGGER_RTT_WriteNoLock+0x9a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f7ff ffbf 	bl	8003e38 <_GetAvailWriteSpace>
 8003eba:	0003      	movs	r3, r0
 8003ebc:	613b      	str	r3, [r7, #16]
    if (Avail < NumBytes) {
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d202      	bcs.n	8003ecc <SEGGER_RTT_WriteNoLock+0x50>
      Status = 0u;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003eca:	e027      	b.n	8003f1c <SEGGER_RTT_WriteNoLock+0xa0>
      Status = NumBytes;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	69b9      	ldr	r1, [r7, #24]
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f7ff ff6e 	bl	8003db8 <_WriteNoCheck>
    break;
 8003edc:	e01e      	b.n	8003f1c <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	0018      	movs	r0, r3
 8003ee2:	f7ff ffa9 	bl	8003e38 <_GetAvailWriteSpace>
 8003ee6:	0003      	movs	r3, r0
 8003ee8:	613b      	str	r3, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003eea:	693a      	ldr	r2, [r7, #16]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d900      	bls.n	8003ef4 <SEGGER_RTT_WriteNoLock+0x78>
 8003ef2:	0013      	movs	r3, r2
 8003ef4:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003ef6:	69fa      	ldr	r2, [r7, #28]
 8003ef8:	69b9      	ldr	r1, [r7, #24]
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	0018      	movs	r0, r3
 8003efe:	f7ff ff5b 	bl	8003db8 <_WriteNoCheck>
    break;
 8003f02:	e00b      	b.n	8003f1c <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	69b9      	ldr	r1, [r7, #24]
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	0018      	movs	r0, r3
 8003f0c:	f7ff fefa 	bl	8003d04 <_WriteBlocking>
 8003f10:	0003      	movs	r3, r0
 8003f12:	61fb      	str	r3, [r7, #28]
    break;
 8003f14:	e002      	b.n	8003f1c <SEGGER_RTT_WriteNoLock+0xa0>
  default:
    Status = 0u;
 8003f16:	2300      	movs	r3, #0
 8003f18:	61fb      	str	r3, [r7, #28]
    break;
 8003f1a:	46c0      	nop			; (mov r8, r8)
  }
  //
  // Finish up.
  //
  return Status;
 8003f1c:	69fb      	ldr	r3, [r7, #28]
}
 8003f1e:	0018      	movs	r0, r3
 8003f20:	46bd      	mov	sp, r7
 8003f22:	b008      	add	sp, #32
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	46c0      	nop			; (mov r8, r8)
 8003f28:	20000554 	.word	0x20000554

08003f2c <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
  unsigned Status;
  //
  INIT();
 8003f38:	4b0d      	ldr	r3, [pc, #52]	; (8003f70 <SEGGER_RTT_Write+0x44>)
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d101      	bne.n	8003f44 <SEGGER_RTT_Write+0x18>
 8003f40:	f7ff fe8c 	bl	8003c5c <_DoInit>
  SEGGER_RTT_LOCK();
 8003f44:	f3ef 8310 	mrs	r3, PRIMASK
 8003f48:	2101      	movs	r1, #1
 8003f4a:	f381 8810 	msr	PRIMASK, r1
 8003f4e:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	68b9      	ldr	r1, [r7, #8]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	0018      	movs	r0, r3
 8003f58:	f7ff ff90 	bl	8003e7c <SEGGER_RTT_WriteNoLock>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	613b      	str	r3, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f383 8810 	msr	PRIMASK, r3
  //
  return Status;
 8003f66:	693b      	ldr	r3, [r7, #16]
}
 8003f68:	0018      	movs	r0, r3
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	b006      	add	sp, #24
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	20000554 	.word	0x20000554

08003f74 <SEGGER_RTT_WriteString>:
*  Notes
*    (1) Data is stored according to buffer flags.
*    (2) String passed to this function has to be \0 terminated
*    (3) \0 termination character is *not* stored in RTT buffer
*/
unsigned SEGGER_RTT_WriteString(unsigned BufferIndex, const char* s) {
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
  unsigned Len;

  Len = STRLEN(s);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	0018      	movs	r0, r3
 8003f82:	f7fc f8c1 	bl	8000108 <strlen>
 8003f86:	0003      	movs	r3, r0
 8003f88:	60fb      	str	r3, [r7, #12]
  return SEGGER_RTT_Write(BufferIndex, s, Len);
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	6839      	ldr	r1, [r7, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	0018      	movs	r0, r3
 8003f92:	f7ff ffcb 	bl	8003f2c <SEGGER_RTT_Write>
 8003f96:	0003      	movs	r3, r0
}
 8003f98:	0018      	movs	r0, r3
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	b004      	add	sp, #16
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <TM1638_StartComunication>:
 ==================================================================================
 */

static inline void
TM1638_StartComunication(TM1638_Handler_t *Handler)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  Handler->StbWrite(0);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	2000      	movs	r0, #0
 8003fae:	4798      	blx	r3
}
 8003fb0:	46c0      	nop			; (mov r8, r8)
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	b002      	add	sp, #8
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <TM1638_StopComunication>:

static inline void
TM1638_StopComunication(TM1638_Handler_t *Handler)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  Handler->StbWrite(1);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	2001      	movs	r0, #1
 8003fc6:	4798      	blx	r3
}
 8003fc8:	46c0      	nop			; (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b002      	add	sp, #8
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <TM1638_WriteBytes>:

static void
TM1638_WriteBytes(TM1638_Handler_t *Handler,
                  const uint8_t *Data, uint8_t NumOfBytes)
{
 8003fd0:	b590      	push	{r4, r7, lr}
 8003fd2:	b087      	sub	sp, #28
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	1dfb      	adds	r3, r7, #7
 8003fdc:	701a      	strb	r2, [r3, #0]
  uint8_t i, j, Buff;

  Handler->DioConfigOut();
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	4798      	blx	r3

  for (j = 0; j < NumOfBytes; j++)
 8003fe4:	2316      	movs	r3, #22
 8003fe6:	18fb      	adds	r3, r7, r3
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
 8003fec:	e03d      	b.n	800406a <TM1638_WriteBytes+0x9a>
  {
    for (i = 0, Buff = Data[j]; i < 8; ++i, Buff >>= 1)
 8003fee:	2317      	movs	r3, #23
 8003ff0:	18fb      	adds	r3, r7, r3
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	701a      	strb	r2, [r3, #0]
 8003ff6:	2316      	movs	r3, #22
 8003ff8:	18fb      	adds	r3, r7, r3
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	68ba      	ldr	r2, [r7, #8]
 8003ffe:	18d2      	adds	r2, r2, r3
 8004000:	2315      	movs	r3, #21
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	7812      	ldrb	r2, [r2, #0]
 8004006:	701a      	strb	r2, [r3, #0]
 8004008:	e024      	b.n	8004054 <TM1638_WriteBytes+0x84>
    {
      Handler->ClkWrite(0);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	2000      	movs	r0, #0
 8004010:	4798      	blx	r3
      Handler->DelayUs(1);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	2001      	movs	r0, #1
 8004018:	4798      	blx	r3
      Handler->DioWrite(Buff & 0x01);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	2415      	movs	r4, #21
 8004020:	193a      	adds	r2, r7, r4
 8004022:	7812      	ldrb	r2, [r2, #0]
 8004024:	2101      	movs	r1, #1
 8004026:	400a      	ands	r2, r1
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	0010      	movs	r0, r2
 800402c:	4798      	blx	r3
      Handler->ClkWrite(1);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	2001      	movs	r0, #1
 8004034:	4798      	blx	r3
      Handler->DelayUs(1);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	2001      	movs	r0, #1
 800403c:	4798      	blx	r3
    for (i = 0, Buff = Data[j]; i < 8; ++i, Buff >>= 1)
 800403e:	2217      	movs	r2, #23
 8004040:	18bb      	adds	r3, r7, r2
 8004042:	18ba      	adds	r2, r7, r2
 8004044:	7812      	ldrb	r2, [r2, #0]
 8004046:	3201      	adds	r2, #1
 8004048:	701a      	strb	r2, [r3, #0]
 800404a:	193b      	adds	r3, r7, r4
 800404c:	193a      	adds	r2, r7, r4
 800404e:	7812      	ldrb	r2, [r2, #0]
 8004050:	0852      	lsrs	r2, r2, #1
 8004052:	701a      	strb	r2, [r3, #0]
 8004054:	2317      	movs	r3, #23
 8004056:	18fb      	adds	r3, r7, r3
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	2b07      	cmp	r3, #7
 800405c:	d9d5      	bls.n	800400a <TM1638_WriteBytes+0x3a>
  for (j = 0; j < NumOfBytes; j++)
 800405e:	2116      	movs	r1, #22
 8004060:	187b      	adds	r3, r7, r1
 8004062:	781a      	ldrb	r2, [r3, #0]
 8004064:	187b      	adds	r3, r7, r1
 8004066:	3201      	adds	r2, #1
 8004068:	701a      	strb	r2, [r3, #0]
 800406a:	2316      	movs	r3, #22
 800406c:	18fa      	adds	r2, r7, r3
 800406e:	1dfb      	adds	r3, r7, #7
 8004070:	7812      	ldrb	r2, [r2, #0]
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d3ba      	bcc.n	8003fee <TM1638_WriteBytes+0x1e>
    }
  }
}
 8004078:	46c0      	nop			; (mov r8, r8)
 800407a:	46c0      	nop			; (mov r8, r8)
 800407c:	46bd      	mov	sp, r7
 800407e:	b007      	add	sp, #28
 8004080:	bd90      	pop	{r4, r7, pc}

08004082 <TM1638_ReadBytes>:

static void
TM1638_ReadBytes(TM1638_Handler_t *Handler,
                 uint8_t *Data, uint8_t NumOfBytes)
{
 8004082:	b590      	push	{r4, r7, lr}
 8004084:	b087      	sub	sp, #28
 8004086:	af00      	add	r7, sp, #0
 8004088:	60f8      	str	r0, [r7, #12]
 800408a:	60b9      	str	r1, [r7, #8]
 800408c:	1dfb      	adds	r3, r7, #7
 800408e:	701a      	strb	r2, [r3, #0]
  uint8_t i, j, Buff;

  Handler->DioConfigIn();
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	4798      	blx	r3

  Handler->DelayUs(5);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	2005      	movs	r0, #5
 800409c:	4798      	blx	r3

  for (j = 0; j < NumOfBytes; j++)
 800409e:	2316      	movs	r3, #22
 80040a0:	18fb      	adds	r3, r7, r3
 80040a2:	2200      	movs	r2, #0
 80040a4:	701a      	strb	r2, [r3, #0]
 80040a6:	e047      	b.n	8004138 <TM1638_ReadBytes+0xb6>
  {
    for (i = 0, Buff = 0; i < 8; i++)
 80040a8:	2317      	movs	r3, #23
 80040aa:	18fb      	adds	r3, r7, r3
 80040ac:	2200      	movs	r2, #0
 80040ae:	701a      	strb	r2, [r3, #0]
 80040b0:	2315      	movs	r3, #21
 80040b2:	18fb      	adds	r3, r7, r3
 80040b4:	2200      	movs	r2, #0
 80040b6:	701a      	strb	r2, [r3, #0]
 80040b8:	e027      	b.n	800410a <TM1638_ReadBytes+0x88>
    {
      Handler->ClkWrite(0);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	2000      	movs	r0, #0
 80040c0:	4798      	blx	r3
      Handler->DelayUs(1);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6a1b      	ldr	r3, [r3, #32]
 80040c6:	2001      	movs	r0, #1
 80040c8:	4798      	blx	r3
      Handler->ClkWrite(1);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	2001      	movs	r0, #1
 80040d0:	4798      	blx	r3
      Buff |= (Handler->DioRead() << i);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	4798      	blx	r3
 80040d8:	0003      	movs	r3, r0
 80040da:	001a      	movs	r2, r3
 80040dc:	2417      	movs	r4, #23
 80040de:	193b      	adds	r3, r7, r4
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	409a      	lsls	r2, r3
 80040e4:	0013      	movs	r3, r2
 80040e6:	b25a      	sxtb	r2, r3
 80040e8:	2115      	movs	r1, #21
 80040ea:	187b      	adds	r3, r7, r1
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	b25b      	sxtb	r3, r3
 80040f0:	4313      	orrs	r3, r2
 80040f2:	b25a      	sxtb	r2, r3
 80040f4:	187b      	adds	r3, r7, r1
 80040f6:	701a      	strb	r2, [r3, #0]
      Handler->DelayUs(1);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	2001      	movs	r0, #1
 80040fe:	4798      	blx	r3
    for (i = 0, Buff = 0; i < 8; i++)
 8004100:	193b      	adds	r3, r7, r4
 8004102:	781a      	ldrb	r2, [r3, #0]
 8004104:	193b      	adds	r3, r7, r4
 8004106:	3201      	adds	r2, #1
 8004108:	701a      	strb	r2, [r3, #0]
 800410a:	2317      	movs	r3, #23
 800410c:	18fb      	adds	r3, r7, r3
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	2b07      	cmp	r3, #7
 8004112:	d9d2      	bls.n	80040ba <TM1638_ReadBytes+0x38>
    }

    Data[j] = Buff;
 8004114:	2416      	movs	r4, #22
 8004116:	193b      	adds	r3, r7, r4
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	18d3      	adds	r3, r2, r3
 800411e:	2215      	movs	r2, #21
 8004120:	18ba      	adds	r2, r7, r2
 8004122:	7812      	ldrb	r2, [r2, #0]
 8004124:	701a      	strb	r2, [r3, #0]
    Handler->DelayUs(2);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	2002      	movs	r0, #2
 800412c:	4798      	blx	r3
  for (j = 0; j < NumOfBytes; j++)
 800412e:	193b      	adds	r3, r7, r4
 8004130:	781a      	ldrb	r2, [r3, #0]
 8004132:	193b      	adds	r3, r7, r4
 8004134:	3201      	adds	r2, #1
 8004136:	701a      	strb	r2, [r3, #0]
 8004138:	2316      	movs	r3, #22
 800413a:	18fa      	adds	r2, r7, r3
 800413c:	1dfb      	adds	r3, r7, #7
 800413e:	7812      	ldrb	r2, [r2, #0]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	429a      	cmp	r2, r3
 8004144:	d3b0      	bcc.n	80040a8 <TM1638_ReadBytes+0x26>
  }
}
 8004146:	46c0      	nop			; (mov r8, r8)
 8004148:	46c0      	nop			; (mov r8, r8)
 800414a:	46bd      	mov	sp, r7
 800414c:	b007      	add	sp, #28
 800414e:	bd90      	pop	{r4, r7, pc}

08004150 <TM1638_SetMultipleDisplayRegister>:

static void
TM1638_SetMultipleDisplayRegister(TM1638_Handler_t *Handler,
                                  const uint8_t *DigitData,
                                  uint8_t StartAddr, uint8_t Count)
{
 8004150:	b590      	push	{r4, r7, lr}
 8004152:	b087      	sub	sp, #28
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	0019      	movs	r1, r3
 800415c:	1dfb      	adds	r3, r7, #7
 800415e:	701a      	strb	r2, [r3, #0]
 8004160:	1dbb      	adds	r3, r7, #6
 8004162:	1c0a      	adds	r2, r1, #0
 8004164:	701a      	strb	r2, [r3, #0]
  uint8_t Data = DataInstructionSet | WriteDataToRegister |
 8004166:	2417      	movs	r4, #23
 8004168:	193b      	adds	r3, r7, r4
 800416a:	2240      	movs	r2, #64	; 0x40
 800416c:	701a      	strb	r2, [r3, #0]
                 AutoAddressAdd | NormalMode;

  TM1638_StartComunication(Handler);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	0018      	movs	r0, r3
 8004172:	f7ff ff15 	bl	8003fa0 <TM1638_StartComunication>
  TM1638_WriteBytes(Handler, &Data, 1);
 8004176:	1939      	adds	r1, r7, r4
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	0018      	movs	r0, r3
 800417e:	f7ff ff27 	bl	8003fd0 <TM1638_WriteBytes>
  TM1638_StopComunication(Handler);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	0018      	movs	r0, r3
 8004186:	f7ff ff17 	bl	8003fb8 <TM1638_StopComunication>

  Data = AddressInstructionSet | StartAddr;
 800418a:	1dfb      	adds	r3, r7, #7
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2240      	movs	r2, #64	; 0x40
 8004190:	4252      	negs	r2, r2
 8004192:	4313      	orrs	r3, r2
 8004194:	b2da      	uxtb	r2, r3
 8004196:	193b      	adds	r3, r7, r4
 8004198:	701a      	strb	r2, [r3, #0]

  TM1638_StartComunication(Handler);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	0018      	movs	r0, r3
 800419e:	f7ff feff 	bl	8003fa0 <TM1638_StartComunication>
  TM1638_WriteBytes(Handler, &Data, 1);
 80041a2:	1939      	adds	r1, r7, r4
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2201      	movs	r2, #1
 80041a8:	0018      	movs	r0, r3
 80041aa:	f7ff ff11 	bl	8003fd0 <TM1638_WriteBytes>
  TM1638_WriteBytes(Handler, DigitData, Count);
 80041ae:	1dbb      	adds	r3, r7, #6
 80041b0:	781a      	ldrb	r2, [r3, #0]
 80041b2:	68b9      	ldr	r1, [r7, #8]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	0018      	movs	r0, r3
 80041b8:	f7ff ff0a 	bl	8003fd0 <TM1638_WriteBytes>
  TM1638_StopComunication(Handler);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	0018      	movs	r0, r3
 80041c0:	f7ff fefa 	bl	8003fb8 <TM1638_StopComunication>
}
 80041c4:	46c0      	nop			; (mov r8, r8)
 80041c6:	46bd      	mov	sp, r7
 80041c8:	b007      	add	sp, #28
 80041ca:	bd90      	pop	{r4, r7, pc}

080041cc <TM1638_ScanKeyRegs>:

static void
TM1638_ScanKeyRegs(TM1638_Handler_t *Handler, uint8_t *KeyRegs)
{
 80041cc:	b590      	push	{r4, r7, lr}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  uint8_t Data = DataInstructionSet | ReadKeyScanData |
 80041d6:	240f      	movs	r4, #15
 80041d8:	193b      	adds	r3, r7, r4
 80041da:	2242      	movs	r2, #66	; 0x42
 80041dc:	701a      	strb	r2, [r3, #0]
                 AutoAddressAdd | NormalMode;

  TM1638_StartComunication(Handler);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	0018      	movs	r0, r3
 80041e2:	f7ff fedd 	bl	8003fa0 <TM1638_StartComunication>
  TM1638_WriteBytes(Handler, &Data, 1);
 80041e6:	1939      	adds	r1, r7, r4
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	0018      	movs	r0, r3
 80041ee:	f7ff feef 	bl	8003fd0 <TM1638_WriteBytes>
  TM1638_ReadBytes(Handler, KeyRegs, 4);
 80041f2:	6839      	ldr	r1, [r7, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2204      	movs	r2, #4
 80041f8:	0018      	movs	r0, r3
 80041fa:	f7ff ff42 	bl	8004082 <TM1638_ReadBytes>
  TM1638_StopComunication(Handler);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	0018      	movs	r0, r3
 8004202:	f7ff fed9 	bl	8003fb8 <TM1638_StopComunication>
}
 8004206:	46c0      	nop			; (mov r8, r8)
 8004208:	46bd      	mov	sp, r7
 800420a:	b005      	add	sp, #20
 800420c:	bd90      	pop	{r4, r7, pc}

0800420e <TM1638_Init>:
 * @retval TM1638_Result_t
 *         - TM1638_OK: Operation was successful.
 */
TM1638_Result_t
TM1638_Init(TM1638_Handler_t *Handler, uint8_t Type)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b084      	sub	sp, #16
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
 8004216:	000a      	movs	r2, r1
 8004218:	1cfb      	adds	r3, r7, #3
 800421a:	701a      	strb	r2, [r3, #0]
  Handler->DisplayType = TM1638DisplayTypeComCathode;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2224      	movs	r2, #36	; 0x24
 8004220:	2100      	movs	r1, #0
 8004222:	5499      	strb	r1, [r3, r2]

#if TM1638_CONFIG_SUPPORT_COM_ANODE
  for (uint8_t i = 0; i < 16; i++)
 8004224:	230f      	movs	r3, #15
 8004226:	18fb      	adds	r3, r7, r3
 8004228:	2200      	movs	r2, #0
 800422a:	701a      	strb	r2, [r3, #0]
 800422c:	e00d      	b.n	800424a <TM1638_Init+0x3c>
  {
    Handler->DisplayRegister[i] = 0;
 800422e:	200f      	movs	r0, #15
 8004230:	183b      	adds	r3, r7, r0
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	2125      	movs	r1, #37	; 0x25
 8004238:	18d3      	adds	r3, r2, r3
 800423a:	185b      	adds	r3, r3, r1
 800423c:	2200      	movs	r2, #0
 800423e:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 16; i++)
 8004240:	183b      	adds	r3, r7, r0
 8004242:	781a      	ldrb	r2, [r3, #0]
 8004244:	183b      	adds	r3, r7, r0
 8004246:	3201      	adds	r2, #1
 8004248:	701a      	strb	r2, [r3, #0]
 800424a:	230f      	movs	r3, #15
 800424c:	18fb      	adds	r3, r7, r3
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	2b0f      	cmp	r3, #15
 8004252:	d9ec      	bls.n	800422e <TM1638_Init+0x20>
  }
  if (Type == TM1638DisplayTypeComCathode)
 8004254:	1cfb      	adds	r3, r7, #3
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d104      	bne.n	8004266 <TM1638_Init+0x58>
    Handler->DisplayType = TM1638DisplayTypeComCathode;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2224      	movs	r2, #36	; 0x24
 8004260:	2100      	movs	r1, #0
 8004262:	5499      	strb	r1, [r3, r2]
 8004264:	e003      	b.n	800426e <TM1638_Init+0x60>
  else
    Handler->DisplayType = TM1638DisplayTypeComAnode;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2224      	movs	r2, #36	; 0x24
 800426a:	2101      	movs	r1, #1
 800426c:	5499      	strb	r1, [r3, r2]
#endif

  Handler->PlatformInit();
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4798      	blx	r3
  return TM1638_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	0018      	movs	r0, r3
 8004278:	46bd      	mov	sp, r7
 800427a:	b004      	add	sp, #16
 800427c:	bd80      	pop	{r7, pc}

0800427e <TM1638_ConfigDisplay>:
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_ConfigDisplay(TM1638_Handler_t *Handler,
                     uint8_t Brightness, uint8_t DisplayState)
{
 800427e:	b590      	push	{r4, r7, lr}
 8004280:	b085      	sub	sp, #20
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
 8004286:	0008      	movs	r0, r1
 8004288:	0011      	movs	r1, r2
 800428a:	1cfb      	adds	r3, r7, #3
 800428c:	1c02      	adds	r2, r0, #0
 800428e:	701a      	strb	r2, [r3, #0]
 8004290:	1cbb      	adds	r3, r7, #2
 8004292:	1c0a      	adds	r2, r1, #0
 8004294:	701a      	strb	r2, [r3, #0]
  uint8_t Data = DisplayControlInstructionSet;
 8004296:	210f      	movs	r1, #15
 8004298:	187b      	adds	r3, r7, r1
 800429a:	2280      	movs	r2, #128	; 0x80
 800429c:	701a      	strb	r2, [r3, #0]
  Data |= Brightness & 0x07;
 800429e:	1cfb      	adds	r3, r7, #3
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	b25b      	sxtb	r3, r3
 80042a4:	2207      	movs	r2, #7
 80042a6:	4013      	ands	r3, r2
 80042a8:	b25a      	sxtb	r2, r3
 80042aa:	187b      	adds	r3, r7, r1
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	b25b      	sxtb	r3, r3
 80042b0:	4313      	orrs	r3, r2
 80042b2:	b25b      	sxtb	r3, r3
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	187b      	adds	r3, r7, r1
 80042b8:	701a      	strb	r2, [r3, #0]
  Data |= (DisplayState) ? (ShowTurnOn) : (ShowTurnOff);
 80042ba:	1cbb      	adds	r3, r7, #2
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <TM1638_ConfigDisplay+0x48>
 80042c2:	2308      	movs	r3, #8
 80042c4:	e000      	b.n	80042c8 <TM1638_ConfigDisplay+0x4a>
 80042c6:	2300      	movs	r3, #0
 80042c8:	210f      	movs	r1, #15
 80042ca:	187a      	adds	r2, r7, r1
 80042cc:	7812      	ldrb	r2, [r2, #0]
 80042ce:	b252      	sxtb	r2, r2
 80042d0:	4313      	orrs	r3, r2
 80042d2:	b25b      	sxtb	r3, r3
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	000c      	movs	r4, r1
 80042d8:	187b      	adds	r3, r7, r1
 80042da:	701a      	strb	r2, [r3, #0]

  TM1638_StartComunication(Handler);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	0018      	movs	r0, r3
 80042e0:	f7ff fe5e 	bl	8003fa0 <TM1638_StartComunication>
  TM1638_WriteBytes(Handler, &Data, 1);
 80042e4:	1939      	adds	r1, r7, r4
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	0018      	movs	r0, r3
 80042ec:	f7ff fe70 	bl	8003fd0 <TM1638_WriteBytes>
  TM1638_StopComunication(Handler);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	0018      	movs	r0, r3
 80042f4:	f7ff fe60 	bl	8003fb8 <TM1638_StopComunication>

  return TM1638_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	0018      	movs	r0, r3
 80042fc:	46bd      	mov	sp, r7
 80042fe:	b005      	add	sp, #20
 8004300:	bd90      	pop	{r4, r7, pc}

08004302 <TM1638_SetSingleDigit>:
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_SetSingleDigit(TM1638_Handler_t *Handler,
                      uint8_t DigitData, uint8_t DigitPos)
{ 
 8004302:	b580      	push	{r7, lr}
 8004304:	b082      	sub	sp, #8
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
 800430a:	0008      	movs	r0, r1
 800430c:	0011      	movs	r1, r2
 800430e:	1cfb      	adds	r3, r7, #3
 8004310:	1c02      	adds	r2, r0, #0
 8004312:	701a      	strb	r2, [r3, #0]
 8004314:	1cbb      	adds	r3, r7, #2
 8004316:	1c0a      	adds	r2, r1, #0
 8004318:	701a      	strb	r2, [r3, #0]
  if (Handler->DisplayType == TM1638DisplayTypeComCathode)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2224      	movs	r2, #36	; 0x24
 800431e:	5c9b      	ldrb	r3, [r3, r2]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d107      	bne.n	8004334 <TM1638_SetSingleDigit+0x32>
    TM1638_SetMultipleDisplayRegister(Handler, &DigitData, DigitPos, 1);
 8004324:	1cbb      	adds	r3, r7, #2
 8004326:	781a      	ldrb	r2, [r3, #0]
 8004328:	1cf9      	adds	r1, r7, #3
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	2301      	movs	r3, #1
 800432e:	f7ff ff0f 	bl	8004150 <TM1638_SetMultipleDisplayRegister>
 8004332:	e006      	b.n	8004342 <TM1638_SetSingleDigit+0x40>
#if (TM1638_CONFIG_SUPPORT_COM_ANODE)
  else
    TM1638_SetMultipleDigit(Handler, &DigitData, DigitPos, 1);
 8004334:	1cbb      	adds	r3, r7, #2
 8004336:	781a      	ldrb	r2, [r3, #0]
 8004338:	1cf9      	adds	r1, r7, #3
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	2301      	movs	r3, #1
 800433e:	f000 f805 	bl	800434c <TM1638_SetMultipleDigit>
#endif
  return TM1638_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	0018      	movs	r0, r3
 8004346:	46bd      	mov	sp, r7
 8004348:	b002      	add	sp, #8
 800434a:	bd80      	pop	{r7, pc}

0800434c <TM1638_SetMultipleDigit>:
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_SetMultipleDigit(TM1638_Handler_t *Handler, const uint8_t *DigitData,
                        uint8_t StartAddr, uint8_t Count)
{
 800434c:	b590      	push	{r4, r7, lr}
 800434e:	b087      	sub	sp, #28
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	0019      	movs	r1, r3
 8004358:	1dfb      	adds	r3, r7, #7
 800435a:	701a      	strb	r2, [r3, #0]
 800435c:	1dbb      	adds	r3, r7, #6
 800435e:	1c0a      	adds	r2, r1, #0
 8004360:	701a      	strb	r2, [r3, #0]
  uint8_t Shift = 0;
 8004362:	2317      	movs	r3, #23
 8004364:	18fb      	adds	r3, r7, r3
 8004366:	2200      	movs	r2, #0
 8004368:	701a      	strb	r2, [r3, #0]
  uint8_t DigitDataBuff = 0;
 800436a:	2316      	movs	r3, #22
 800436c:	18fb      	adds	r3, r7, r3
 800436e:	2200      	movs	r2, #0
 8004370:	701a      	strb	r2, [r3, #0]
  uint8_t i = 0, j = 0;
 8004372:	2315      	movs	r3, #21
 8004374:	18fb      	adds	r3, r7, r3
 8004376:	2200      	movs	r2, #0
 8004378:	701a      	strb	r2, [r3, #0]
 800437a:	2314      	movs	r3, #20
 800437c:	18fb      	adds	r3, r7, r3
 800437e:	2200      	movs	r2, #0
 8004380:	701a      	strb	r2, [r3, #0]

  if (Handler->DisplayType == TM1638DisplayTypeComCathode)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2224      	movs	r2, #36	; 0x24
 8004386:	5c9b      	ldrb	r3, [r3, r2]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d109      	bne.n	80043a0 <TM1638_SetMultipleDigit+0x54>
    TM1638_SetMultipleDisplayRegister(Handler, DigitData, StartAddr, Count);
 800438c:	1dbb      	adds	r3, r7, #6
 800438e:	781c      	ldrb	r4, [r3, #0]
 8004390:	1dfb      	adds	r3, r7, #7
 8004392:	781a      	ldrb	r2, [r3, #0]
 8004394:	68b9      	ldr	r1, [r7, #8]
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	0023      	movs	r3, r4
 800439a:	f7ff fed9 	bl	8004150 <TM1638_SetMultipleDisplayRegister>
 800439e:	e0ab      	b.n	80044f8 <TM1638_SetMultipleDigit+0x1ac>
#if (TM1638_CONFIG_SUPPORT_COM_ANODE)
  else
  {
    for (j = 0; j < Count; j++)
 80043a0:	2314      	movs	r3, #20
 80043a2:	18fb      	adds	r3, r7, r3
 80043a4:	2200      	movs	r2, #0
 80043a6:	701a      	strb	r2, [r3, #0]
 80043a8:	e096      	b.n	80044d8 <TM1638_SetMultipleDigit+0x18c>
    {
      DigitDataBuff = DigitData[j];
 80043aa:	2114      	movs	r1, #20
 80043ac:	187b      	adds	r3, r7, r1
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	68ba      	ldr	r2, [r7, #8]
 80043b2:	18d2      	adds	r2, r2, r3
 80043b4:	2316      	movs	r3, #22
 80043b6:	18fb      	adds	r3, r7, r3
 80043b8:	7812      	ldrb	r2, [r2, #0]
 80043ba:	701a      	strb	r2, [r3, #0]

      if ((j + StartAddr) >= 0 && (j + StartAddr) <= 7)
 80043bc:	187b      	adds	r3, r7, r1
 80043be:	781a      	ldrb	r2, [r3, #0]
 80043c0:	1dfb      	adds	r3, r7, #7
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	18d3      	adds	r3, r2, r3
 80043c6:	2b07      	cmp	r3, #7
 80043c8:	dc0c      	bgt.n	80043e4 <TM1638_SetMultipleDigit+0x98>
      {
        Shift = j + StartAddr;
 80043ca:	2317      	movs	r3, #23
 80043cc:	18fb      	adds	r3, r7, r3
 80043ce:	1879      	adds	r1, r7, r1
 80043d0:	1dfa      	adds	r2, r7, #7
 80043d2:	7809      	ldrb	r1, [r1, #0]
 80043d4:	7812      	ldrb	r2, [r2, #0]
 80043d6:	188a      	adds	r2, r1, r2
 80043d8:	701a      	strb	r2, [r3, #0]
        i = 0;
 80043da:	2315      	movs	r3, #21
 80043dc:	18fb      	adds	r3, r7, r3
 80043de:	2200      	movs	r2, #0
 80043e0:	701a      	strb	r2, [r3, #0]
 80043e2:	e06e      	b.n	80044c2 <TM1638_SetMultipleDigit+0x176>
      }
      else if ((j + StartAddr) == 8 || (j + StartAddr) == 9)
 80043e4:	2114      	movs	r1, #20
 80043e6:	187b      	adds	r3, r7, r1
 80043e8:	781a      	ldrb	r2, [r3, #0]
 80043ea:	1dfb      	adds	r3, r7, #7
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	18d3      	adds	r3, r2, r3
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d006      	beq.n	8004402 <TM1638_SetMultipleDigit+0xb6>
 80043f4:	187b      	adds	r3, r7, r1
 80043f6:	781a      	ldrb	r2, [r3, #0]
 80043f8:	1dfb      	adds	r3, r7, #7
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	18d3      	adds	r3, r2, r3
 80043fe:	2b09      	cmp	r3, #9
 8004400:	d10f      	bne.n	8004422 <TM1638_SetMultipleDigit+0xd6>
      {
        Shift = (j + StartAddr) - 8;
 8004402:	2314      	movs	r3, #20
 8004404:	18fa      	adds	r2, r7, r3
 8004406:	1dfb      	adds	r3, r7, #7
 8004408:	7812      	ldrb	r2, [r2, #0]
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	18d3      	adds	r3, r2, r3
 800440e:	b2da      	uxtb	r2, r3
 8004410:	2317      	movs	r3, #23
 8004412:	18fb      	adds	r3, r7, r3
 8004414:	3a08      	subs	r2, #8
 8004416:	701a      	strb	r2, [r3, #0]
        i = 1;
 8004418:	2315      	movs	r3, #21
 800441a:	18fb      	adds	r3, r7, r3
 800441c:	2201      	movs	r2, #1
 800441e:	701a      	strb	r2, [r3, #0]
 8004420:	e003      	b.n	800442a <TM1638_SetMultipleDigit+0xde>
      }
      else
      {
        i = 16;
 8004422:	2315      	movs	r3, #21
 8004424:	18fb      	adds	r3, r7, r3
 8004426:	2210      	movs	r2, #16
 8004428:	701a      	strb	r2, [r3, #0]
      }

      for (; i < 16; i += 2, DigitDataBuff >>= 1)
 800442a:	e04a      	b.n	80044c2 <TM1638_SetMultipleDigit+0x176>
      {
        if (DigitDataBuff & 0x01)
 800442c:	2316      	movs	r3, #22
 800442e:	18fb      	adds	r3, r7, r3
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	2201      	movs	r2, #1
 8004434:	4013      	ands	r3, r2
 8004436:	d01b      	beq.n	8004470 <TM1638_SetMultipleDigit+0x124>
          Handler->DisplayRegister[i] |= (1 << Shift);
 8004438:	2015      	movs	r0, #21
 800443a:	183b      	adds	r3, r7, r0
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	2125      	movs	r1, #37	; 0x25
 8004442:	18d3      	adds	r3, r2, r3
 8004444:	185b      	adds	r3, r3, r1
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	b25a      	sxtb	r2, r3
 800444a:	2317      	movs	r3, #23
 800444c:	18fb      	adds	r3, r7, r3
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	2101      	movs	r1, #1
 8004452:	4099      	lsls	r1, r3
 8004454:	000b      	movs	r3, r1
 8004456:	b25b      	sxtb	r3, r3
 8004458:	4313      	orrs	r3, r2
 800445a:	b25a      	sxtb	r2, r3
 800445c:	183b      	adds	r3, r7, r0
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	b2d0      	uxtb	r0, r2
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	2125      	movs	r1, #37	; 0x25
 8004466:	18d3      	adds	r3, r2, r3
 8004468:	185b      	adds	r3, r3, r1
 800446a:	1c02      	adds	r2, r0, #0
 800446c:	701a      	strb	r2, [r3, #0]
 800446e:	e01c      	b.n	80044aa <TM1638_SetMultipleDigit+0x15e>
        else
          Handler->DisplayRegister[i] &= ~(1 << Shift);
 8004470:	2015      	movs	r0, #21
 8004472:	183b      	adds	r3, r7, r0
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	2125      	movs	r1, #37	; 0x25
 800447a:	18d3      	adds	r3, r2, r3
 800447c:	185b      	adds	r3, r3, r1
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	b25b      	sxtb	r3, r3
 8004482:	2217      	movs	r2, #23
 8004484:	18ba      	adds	r2, r7, r2
 8004486:	7812      	ldrb	r2, [r2, #0]
 8004488:	2101      	movs	r1, #1
 800448a:	4091      	lsls	r1, r2
 800448c:	000a      	movs	r2, r1
 800448e:	b252      	sxtb	r2, r2
 8004490:	43d2      	mvns	r2, r2
 8004492:	b252      	sxtb	r2, r2
 8004494:	4013      	ands	r3, r2
 8004496:	b25a      	sxtb	r2, r3
 8004498:	183b      	adds	r3, r7, r0
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	b2d0      	uxtb	r0, r2
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	2125      	movs	r1, #37	; 0x25
 80044a2:	18d3      	adds	r3, r2, r3
 80044a4:	185b      	adds	r3, r3, r1
 80044a6:	1c02      	adds	r2, r0, #0
 80044a8:	701a      	strb	r2, [r3, #0]
      for (; i < 16; i += 2, DigitDataBuff >>= 1)
 80044aa:	2215      	movs	r2, #21
 80044ac:	18bb      	adds	r3, r7, r2
 80044ae:	18ba      	adds	r2, r7, r2
 80044b0:	7812      	ldrb	r2, [r2, #0]
 80044b2:	3202      	adds	r2, #2
 80044b4:	701a      	strb	r2, [r3, #0]
 80044b6:	2216      	movs	r2, #22
 80044b8:	18bb      	adds	r3, r7, r2
 80044ba:	18ba      	adds	r2, r7, r2
 80044bc:	7812      	ldrb	r2, [r2, #0]
 80044be:	0852      	lsrs	r2, r2, #1
 80044c0:	701a      	strb	r2, [r3, #0]
 80044c2:	2315      	movs	r3, #21
 80044c4:	18fb      	adds	r3, r7, r3
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	2b0f      	cmp	r3, #15
 80044ca:	d9af      	bls.n	800442c <TM1638_SetMultipleDigit+0xe0>
    for (j = 0; j < Count; j++)
 80044cc:	2114      	movs	r1, #20
 80044ce:	187b      	adds	r3, r7, r1
 80044d0:	781a      	ldrb	r2, [r3, #0]
 80044d2:	187b      	adds	r3, r7, r1
 80044d4:	3201      	adds	r2, #1
 80044d6:	701a      	strb	r2, [r3, #0]
 80044d8:	2314      	movs	r3, #20
 80044da:	18fa      	adds	r2, r7, r3
 80044dc:	1dbb      	adds	r3, r7, #6
 80044de:	7812      	ldrb	r2, [r2, #0]
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d200      	bcs.n	80044e8 <TM1638_SetMultipleDigit+0x19c>
 80044e6:	e760      	b.n	80043aa <TM1638_SetMultipleDigit+0x5e>
      }
    }
    TM1638_SetMultipleDisplayRegister(Handler, Handler->DisplayRegister, 0, 16);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	3325      	adds	r3, #37	; 0x25
 80044ec:	0019      	movs	r1, r3
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	2310      	movs	r3, #16
 80044f2:	2200      	movs	r2, #0
 80044f4:	f7ff fe2c 	bl	8004150 <TM1638_SetMultipleDisplayRegister>
  }
#endif

  return TM1638_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	0018      	movs	r0, r3
 80044fc:	46bd      	mov	sp, r7
 80044fe:	b007      	add	sp, #28
 8004500:	bd90      	pop	{r4, r7, pc}
	...

08004504 <TM1638_SetSingleDigit_HEX>:
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_SetSingleDigit_HEX(TM1638_Handler_t *Handler,
                          uint8_t DigitData, uint8_t DigitPos)
{
 8004504:	b590      	push	{r4, r7, lr}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	0008      	movs	r0, r1
 800450e:	0011      	movs	r1, r2
 8004510:	1cfb      	adds	r3, r7, #3
 8004512:	1c02      	adds	r2, r0, #0
 8004514:	701a      	strb	r2, [r3, #0]
 8004516:	1cbb      	adds	r3, r7, #2
 8004518:	1c0a      	adds	r2, r1, #0
 800451a:	701a      	strb	r2, [r3, #0]
  uint8_t DigitDataHEX = 0;
 800451c:	200f      	movs	r0, #15
 800451e:	183b      	adds	r3, r7, r0
 8004520:	2200      	movs	r2, #0
 8004522:	701a      	strb	r2, [r3, #0]
  uint8_t DecimalPoint = DigitData & 0x80;
 8004524:	240e      	movs	r4, #14
 8004526:	193b      	adds	r3, r7, r4
 8004528:	1cfa      	adds	r2, r7, #3
 800452a:	7812      	ldrb	r2, [r2, #0]
 800452c:	217f      	movs	r1, #127	; 0x7f
 800452e:	438a      	bics	r2, r1
 8004530:	701a      	strb	r2, [r3, #0]

  DigitData &= 0x7F;
 8004532:	1cfb      	adds	r3, r7, #3
 8004534:	1cfa      	adds	r2, r7, #3
 8004536:	7812      	ldrb	r2, [r2, #0]
 8004538:	217f      	movs	r1, #127	; 0x7f
 800453a:	400a      	ands	r2, r1
 800453c:	701a      	strb	r2, [r3, #0]

  if (DigitData <= 15)
 800453e:	1cfb      	adds	r3, r7, #3
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	2b0f      	cmp	r3, #15
 8004544:	d809      	bhi.n	800455a <TM1638_SetSingleDigit_HEX+0x56>
  {
    DigitDataHEX = HexTo7Seg[DigitData] | DecimalPoint;
 8004546:	1cfb      	adds	r3, r7, #3
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	4a2d      	ldr	r2, [pc, #180]	; (8004600 <TM1638_SetSingleDigit_HEX+0xfc>)
 800454c:	5cd1      	ldrb	r1, [r2, r3]
 800454e:	183b      	adds	r3, r7, r0
 8004550:	193a      	adds	r2, r7, r4
 8004552:	7812      	ldrb	r2, [r2, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	701a      	strb	r2, [r3, #0]
 8004558:	e044      	b.n	80045e4 <TM1638_SetSingleDigit_HEX+0xe0>
  }
  else
  {
    switch (DigitData)
 800455a:	1cfb      	adds	r3, r7, #3
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	3b41      	subs	r3, #65	; 0x41
 8004560:	2b25      	cmp	r3, #37	; 0x25
 8004562:	d83a      	bhi.n	80045da <TM1638_SetSingleDigit_HEX+0xd6>
 8004564:	009a      	lsls	r2, r3, #2
 8004566:	4b27      	ldr	r3, [pc, #156]	; (8004604 <TM1638_SetSingleDigit_HEX+0x100>)
 8004568:	18d3      	adds	r3, r2, r3
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	469f      	mov	pc, r3
    {
    case 'A':
    case 'a':
      DigitDataHEX = HexTo7Seg[0x0A] | DecimalPoint;
 800456e:	2177      	movs	r1, #119	; 0x77
 8004570:	230f      	movs	r3, #15
 8004572:	18fb      	adds	r3, r7, r3
 8004574:	220e      	movs	r2, #14
 8004576:	18ba      	adds	r2, r7, r2
 8004578:	7812      	ldrb	r2, [r2, #0]
 800457a:	430a      	orrs	r2, r1
 800457c:	701a      	strb	r2, [r3, #0]
      break;
 800457e:	e031      	b.n	80045e4 <TM1638_SetSingleDigit_HEX+0xe0>

    case 'B':
    case 'b':
      DigitDataHEX = HexTo7Seg[0x0B] | DecimalPoint;
 8004580:	217c      	movs	r1, #124	; 0x7c
 8004582:	230f      	movs	r3, #15
 8004584:	18fb      	adds	r3, r7, r3
 8004586:	220e      	movs	r2, #14
 8004588:	18ba      	adds	r2, r7, r2
 800458a:	7812      	ldrb	r2, [r2, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	701a      	strb	r2, [r3, #0]
      break;
 8004590:	e028      	b.n	80045e4 <TM1638_SetSingleDigit_HEX+0xe0>

    case 'C':
    case 'c':
      DigitDataHEX = HexTo7Seg[0x0C] | DecimalPoint;
 8004592:	2139      	movs	r1, #57	; 0x39
 8004594:	230f      	movs	r3, #15
 8004596:	18fb      	adds	r3, r7, r3
 8004598:	220e      	movs	r2, #14
 800459a:	18ba      	adds	r2, r7, r2
 800459c:	7812      	ldrb	r2, [r2, #0]
 800459e:	430a      	orrs	r2, r1
 80045a0:	701a      	strb	r2, [r3, #0]
      break;
 80045a2:	e01f      	b.n	80045e4 <TM1638_SetSingleDigit_HEX+0xe0>

    case 'D':
    case 'd':
      DigitDataHEX = HexTo7Seg[0x0D] | DecimalPoint;
 80045a4:	215e      	movs	r1, #94	; 0x5e
 80045a6:	230f      	movs	r3, #15
 80045a8:	18fb      	adds	r3, r7, r3
 80045aa:	220e      	movs	r2, #14
 80045ac:	18ba      	adds	r2, r7, r2
 80045ae:	7812      	ldrb	r2, [r2, #0]
 80045b0:	430a      	orrs	r2, r1
 80045b2:	701a      	strb	r2, [r3, #0]
      break;
 80045b4:	e016      	b.n	80045e4 <TM1638_SetSingleDigit_HEX+0xe0>

    case 'E':
    case 'e':
      DigitDataHEX = HexTo7Seg[0x0E] | DecimalPoint;
 80045b6:	2179      	movs	r1, #121	; 0x79
 80045b8:	230f      	movs	r3, #15
 80045ba:	18fb      	adds	r3, r7, r3
 80045bc:	220e      	movs	r2, #14
 80045be:	18ba      	adds	r2, r7, r2
 80045c0:	7812      	ldrb	r2, [r2, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	701a      	strb	r2, [r3, #0]
      break;
 80045c6:	e00d      	b.n	80045e4 <TM1638_SetSingleDigit_HEX+0xe0>

    case 'F':
    case 'f':
      DigitDataHEX = HexTo7Seg[0x0F] | DecimalPoint;
 80045c8:	2171      	movs	r1, #113	; 0x71
 80045ca:	230f      	movs	r3, #15
 80045cc:	18fb      	adds	r3, r7, r3
 80045ce:	220e      	movs	r2, #14
 80045d0:	18ba      	adds	r2, r7, r2
 80045d2:	7812      	ldrb	r2, [r2, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	701a      	strb	r2, [r3, #0]
      break;
 80045d8:	e004      	b.n	80045e4 <TM1638_SetSingleDigit_HEX+0xe0>

    default:
      DigitDataHEX = 0;
 80045da:	230f      	movs	r3, #15
 80045dc:	18fb      	adds	r3, r7, r3
 80045de:	2200      	movs	r2, #0
 80045e0:	701a      	strb	r2, [r3, #0]
      break;
 80045e2:	46c0      	nop			; (mov r8, r8)
    }
  }

  return TM1638_SetSingleDigit(Handler, DigitDataHEX, DigitPos);
 80045e4:	1cbb      	adds	r3, r7, #2
 80045e6:	781a      	ldrb	r2, [r3, #0]
 80045e8:	230f      	movs	r3, #15
 80045ea:	18fb      	adds	r3, r7, r3
 80045ec:	7819      	ldrb	r1, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	0018      	movs	r0, r3
 80045f2:	f7ff fe86 	bl	8004302 <TM1638_SetSingleDigit>
 80045f6:	0003      	movs	r3, r0
}
 80045f8:	0018      	movs	r0, r3
 80045fa:	46bd      	mov	sp, r7
 80045fc:	b005      	add	sp, #20
 80045fe:	bd90      	pop	{r4, r7, pc}
 8004600:	08005718 	.word	0x08005718
 8004604:	08005740 	.word	0x08005740

08004608 <TM1638_ScanKeys>:
 * @retval TM1638_Result_t
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_ScanKeys(TM1638_Handler_t *Handler, uint32_t *Keys)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  uint8_t KeyRegs[4];
  uint32_t KeysBuff = 0;
 8004612:	2300      	movs	r3, #0
 8004614:	617b      	str	r3, [r7, #20]
  uint8_t Kn = 0x01;
 8004616:	2313      	movs	r3, #19
 8004618:	18fb      	adds	r3, r7, r3
 800461a:	2201      	movs	r2, #1
 800461c:	701a      	strb	r2, [r3, #0]

  TM1638_ScanKeyRegs(Handler, KeyRegs);
 800461e:	230c      	movs	r3, #12
 8004620:	18fa      	adds	r2, r7, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	0011      	movs	r1, r2
 8004626:	0018      	movs	r0, r3
 8004628:	f7ff fdd0 	bl	80041cc <TM1638_ScanKeyRegs>

  for (uint8_t i = 0; i < 3; i++)
 800462c:	2312      	movs	r3, #18
 800462e:	18fb      	adds	r3, r7, r3
 8004630:	2200      	movs	r2, #0
 8004632:	701a      	strb	r2, [r3, #0]
 8004634:	e048      	b.n	80046c8 <TM1638_ScanKeys+0xc0>
  {
    for (int8_t i = 3; i >= 0; i--)
 8004636:	2311      	movs	r3, #17
 8004638:	18fb      	adds	r3, r7, r3
 800463a:	2203      	movs	r2, #3
 800463c:	701a      	strb	r2, [r3, #0]
 800463e:	e032      	b.n	80046a6 <TM1638_ScanKeys+0x9e>
    {
      KeysBuff <<= 1;
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	005b      	lsls	r3, r3, #1
 8004644:	617b      	str	r3, [r7, #20]

      if (KeyRegs[i] & (Kn << 4))
 8004646:	2311      	movs	r3, #17
 8004648:	18fb      	adds	r3, r7, r3
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	b25b      	sxtb	r3, r3
 800464e:	220c      	movs	r2, #12
 8004650:	18ba      	adds	r2, r7, r2
 8004652:	5cd3      	ldrb	r3, [r2, r3]
 8004654:	001a      	movs	r2, r3
 8004656:	2313      	movs	r3, #19
 8004658:	18fb      	adds	r3, r7, r3
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	011b      	lsls	r3, r3, #4
 800465e:	4013      	ands	r3, r2
 8004660:	d003      	beq.n	800466a <TM1638_ScanKeys+0x62>
        KeysBuff |= 1;
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	2201      	movs	r2, #1
 8004666:	4313      	orrs	r3, r2
 8004668:	617b      	str	r3, [r7, #20]

      KeysBuff <<= 1;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	617b      	str	r3, [r7, #20]

      if (KeyRegs[i] & Kn)
 8004670:	2311      	movs	r3, #17
 8004672:	18fb      	adds	r3, r7, r3
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	b25b      	sxtb	r3, r3
 8004678:	220c      	movs	r2, #12
 800467a:	18ba      	adds	r2, r7, r2
 800467c:	5cd3      	ldrb	r3, [r2, r3]
 800467e:	2213      	movs	r2, #19
 8004680:	18ba      	adds	r2, r7, r2
 8004682:	7812      	ldrb	r2, [r2, #0]
 8004684:	4013      	ands	r3, r2
 8004686:	b2db      	uxtb	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <TM1638_ScanKeys+0x8c>
        KeysBuff |= 1;
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	2201      	movs	r2, #1
 8004690:	4313      	orrs	r3, r2
 8004692:	617b      	str	r3, [r7, #20]
    for (int8_t i = 3; i >= 0; i--)
 8004694:	2111      	movs	r1, #17
 8004696:	187b      	adds	r3, r7, r1
 8004698:	781b      	ldrb	r3, [r3, #0]
 800469a:	b25b      	sxtb	r3, r3
 800469c:	b2db      	uxtb	r3, r3
 800469e:	3b01      	subs	r3, #1
 80046a0:	b2da      	uxtb	r2, r3
 80046a2:	187b      	adds	r3, r7, r1
 80046a4:	701a      	strb	r2, [r3, #0]
 80046a6:	2311      	movs	r3, #17
 80046a8:	18fb      	adds	r3, r7, r3
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	2b7f      	cmp	r3, #127	; 0x7f
 80046ae:	d9c7      	bls.n	8004640 <TM1638_ScanKeys+0x38>
    }

    Kn <<= 1;
 80046b0:	2313      	movs	r3, #19
 80046b2:	18fa      	adds	r2, r7, r3
 80046b4:	18fb      	adds	r3, r7, r3
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	18db      	adds	r3, r3, r3
 80046ba:	7013      	strb	r3, [r2, #0]
  for (uint8_t i = 0; i < 3; i++)
 80046bc:	2112      	movs	r1, #18
 80046be:	187b      	adds	r3, r7, r1
 80046c0:	781a      	ldrb	r2, [r3, #0]
 80046c2:	187b      	adds	r3, r7, r1
 80046c4:	3201      	adds	r2, #1
 80046c6:	701a      	strb	r2, [r3, #0]
 80046c8:	2312      	movs	r3, #18
 80046ca:	18fb      	adds	r3, r7, r3
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d9b1      	bls.n	8004636 <TM1638_ScanKeys+0x2e>
  }

  *Keys = KeysBuff;
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	697a      	ldr	r2, [r7, #20]
 80046d6:	601a      	str	r2, [r3, #0]

  return TM1638_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	0018      	movs	r0, r3
 80046dc:	46bd      	mov	sp, r7
 80046de:	b006      	add	sp, #24
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <TM1638_SetGPIO_OUT>:
 ==================================================================================
 */

static void
TM1638_SetGPIO_OUT(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin)
{
 80046e2:	b590      	push	{r4, r7, lr}
 80046e4:	b089      	sub	sp, #36	; 0x24
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
 80046ea:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046ec:	240c      	movs	r4, #12
 80046ee:	193b      	adds	r3, r7, r4
 80046f0:	0018      	movs	r0, r3
 80046f2:	2314      	movs	r3, #20
 80046f4:	001a      	movs	r2, r3
 80046f6:	2100      	movs	r1, #0
 80046f8:	f000 f93d 	bl	8004976 <memset>
  GPIO_InitStruct.Pin = GPIO_Pin;
 80046fc:	0021      	movs	r1, r4
 80046fe:	187b      	adds	r3, r7, r1
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004704:	187b      	adds	r3, r7, r1
 8004706:	2201      	movs	r2, #1
 8004708:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470a:	187b      	adds	r3, r7, r1
 800470c:	2200      	movs	r2, #0
 800470e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004710:	187b      	adds	r3, r7, r1
 8004712:	2200      	movs	r2, #0
 8004714:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8004716:	187a      	adds	r2, r7, r1
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	0011      	movs	r1, r2
 800471c:	0018      	movs	r0, r3
 800471e:	f7fc fdd7 	bl	80012d0 <HAL_GPIO_Init>
}
 8004722:	46c0      	nop			; (mov r8, r8)
 8004724:	46bd      	mov	sp, r7
 8004726:	b009      	add	sp, #36	; 0x24
 8004728:	bd90      	pop	{r4, r7, pc}

0800472a <TM1638_SetGPIO_IN_PU>:
									
static void
TM1638_SetGPIO_IN_PU(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin)
{
 800472a:	b590      	push	{r4, r7, lr}
 800472c:	b089      	sub	sp, #36	; 0x24
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
 8004732:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004734:	240c      	movs	r4, #12
 8004736:	193b      	adds	r3, r7, r4
 8004738:	0018      	movs	r0, r3
 800473a:	2314      	movs	r3, #20
 800473c:	001a      	movs	r2, r3
 800473e:	2100      	movs	r1, #0
 8004740:	f000 f919 	bl	8004976 <memset>
  GPIO_InitStruct.Pin = GPIO_Pin;
 8004744:	0021      	movs	r1, r4
 8004746:	187b      	adds	r3, r7, r1
 8004748:	683a      	ldr	r2, [r7, #0]
 800474a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800474c:	187b      	adds	r3, r7, r1
 800474e:	2200      	movs	r2, #0
 8004750:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004752:	187b      	adds	r3, r7, r1
 8004754:	2201      	movs	r2, #1
 8004756:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004758:	187b      	adds	r3, r7, r1
 800475a:	2200      	movs	r2, #0
 800475c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800475e:	187a      	adds	r2, r7, r1
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	0011      	movs	r1, r2
 8004764:	0018      	movs	r0, r3
 8004766:	f7fc fdb3 	bl	80012d0 <HAL_GPIO_Init>
}
 800476a:	46c0      	nop			; (mov r8, r8)
 800476c:	46bd      	mov	sp, r7
 800476e:	b009      	add	sp, #36	; 0x24
 8004770:	bd90      	pop	{r4, r7, pc}
	...

08004774 <TM1638_PlatformInit>:


static void
TM1638_PlatformInit(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
  TM1638_SetGPIO_OUT(TM1638_CLK_GPIO, TM1638_CLK_PIN);
 8004778:	4b08      	ldr	r3, [pc, #32]	; (800479c <TM1638_PlatformInit+0x28>)
 800477a:	2120      	movs	r1, #32
 800477c:	0018      	movs	r0, r3
 800477e:	f7ff ffb0 	bl	80046e2 <TM1638_SetGPIO_OUT>
  TM1638_SetGPIO_OUT(TM1638_STB_GPIO, TM1638_STB_PIN);
 8004782:	4b06      	ldr	r3, [pc, #24]	; (800479c <TM1638_PlatformInit+0x28>)
 8004784:	2140      	movs	r1, #64	; 0x40
 8004786:	0018      	movs	r0, r3
 8004788:	f7ff ffab 	bl	80046e2 <TM1638_SetGPIO_OUT>
  TM1638_SetGPIO_OUT(TM1638_DIO_GPIO, TM1638_DIO_PIN);
 800478c:	4b03      	ldr	r3, [pc, #12]	; (800479c <TM1638_PlatformInit+0x28>)
 800478e:	2110      	movs	r1, #16
 8004790:	0018      	movs	r0, r3
 8004792:	f7ff ffa6 	bl	80046e2 <TM1638_SetGPIO_OUT>
}
 8004796:	46c0      	nop			; (mov r8, r8)
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	48000400 	.word	0x48000400

080047a0 <TM1638_PlatformDeInit>:

static void
TM1638_PlatformDeInit(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
}
 80047a4:	46c0      	nop			; (mov r8, r8)
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
	...

080047ac <TM1638_DioConfigOut>:

static void
TM1638_DioConfigOut(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
  TM1638_SetGPIO_OUT(TM1638_DIO_GPIO, TM1638_DIO_PIN);
 80047b0:	4b03      	ldr	r3, [pc, #12]	; (80047c0 <TM1638_DioConfigOut+0x14>)
 80047b2:	2110      	movs	r1, #16
 80047b4:	0018      	movs	r0, r3
 80047b6:	f7ff ff94 	bl	80046e2 <TM1638_SetGPIO_OUT>
}
 80047ba:	46c0      	nop			; (mov r8, r8)
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	48000400 	.word	0x48000400

080047c4 <TM1638_DioConfigIn>:

static void
TM1638_DioConfigIn(void)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	af00      	add	r7, sp, #0
  TM1638_SetGPIO_IN_PU(TM1638_DIO_GPIO, TM1638_DIO_PIN);
 80047c8:	4b03      	ldr	r3, [pc, #12]	; (80047d8 <TM1638_DioConfigIn+0x14>)
 80047ca:	2110      	movs	r1, #16
 80047cc:	0018      	movs	r0, r3
 80047ce:	f7ff ffac 	bl	800472a <TM1638_SetGPIO_IN_PU>
}
 80047d2:	46c0      	nop			; (mov r8, r8)
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	48000400 	.word	0x48000400

080047dc <TM1638_DioWrite>:

static void
TM1638_DioWrite(uint8_t Level)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	0002      	movs	r2, r0
 80047e4:	1dfb      	adds	r3, r7, #7
 80047e6:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(TM1638_DIO_GPIO, TM1638_DIO_PIN, Level);
 80047e8:	1dfb      	adds	r3, r7, #7
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	4804      	ldr	r0, [pc, #16]	; (8004800 <TM1638_DioWrite+0x24>)
 80047ee:	001a      	movs	r2, r3
 80047f0:	2110      	movs	r1, #16
 80047f2:	f7fc fefa 	bl	80015ea <HAL_GPIO_WritePin>
}
 80047f6:	46c0      	nop			; (mov r8, r8)
 80047f8:	46bd      	mov	sp, r7
 80047fa:	b002      	add	sp, #8
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	46c0      	nop			; (mov r8, r8)
 8004800:	48000400 	.word	0x48000400

08004804 <TM1638_DioRead>:

static uint8_t
TM1638_DioRead(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(TM1638_DIO_GPIO, TM1638_DIO_PIN);
 8004808:	4b04      	ldr	r3, [pc, #16]	; (800481c <TM1638_DioRead+0x18>)
 800480a:	2110      	movs	r1, #16
 800480c:	0018      	movs	r0, r3
 800480e:	f7fc fecf 	bl	80015b0 <HAL_GPIO_ReadPin>
 8004812:	0003      	movs	r3, r0
}
 8004814:	0018      	movs	r0, r3
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	46c0      	nop			; (mov r8, r8)
 800481c:	48000400 	.word	0x48000400

08004820 <TM1638_ClkWrite>:

static void
TM1638_ClkWrite(uint8_t Level)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	0002      	movs	r2, r0
 8004828:	1dfb      	adds	r3, r7, #7
 800482a:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(TM1638_CLK_GPIO, TM1638_CLK_PIN, Level);
 800482c:	1dfb      	adds	r3, r7, #7
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	4804      	ldr	r0, [pc, #16]	; (8004844 <TM1638_ClkWrite+0x24>)
 8004832:	001a      	movs	r2, r3
 8004834:	2120      	movs	r1, #32
 8004836:	f7fc fed8 	bl	80015ea <HAL_GPIO_WritePin>
}
 800483a:	46c0      	nop			; (mov r8, r8)
 800483c:	46bd      	mov	sp, r7
 800483e:	b002      	add	sp, #8
 8004840:	bd80      	pop	{r7, pc}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	48000400 	.word	0x48000400

08004848 <TM1638_StbWrite>:

static void
TM1638_StbWrite(uint8_t Level)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	0002      	movs	r2, r0
 8004850:	1dfb      	adds	r3, r7, #7
 8004852:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(TM1638_STB_GPIO, TM1638_STB_PIN, Level);
 8004854:	1dfb      	adds	r3, r7, #7
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	4804      	ldr	r0, [pc, #16]	; (800486c <TM1638_StbWrite+0x24>)
 800485a:	001a      	movs	r2, r3
 800485c:	2140      	movs	r1, #64	; 0x40
 800485e:	f7fc fec4 	bl	80015ea <HAL_GPIO_WritePin>
}
 8004862:	46c0      	nop			; (mov r8, r8)
 8004864:	46bd      	mov	sp, r7
 8004866:	b002      	add	sp, #8
 8004868:	bd80      	pop	{r7, pc}
 800486a:	46c0      	nop			; (mov r8, r8)
 800486c:	48000400 	.word	0x48000400

08004870 <TM1638_DelayUs>:

static void
TM1638_DelayUs(uint8_t Delay)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	0002      	movs	r2, r0
 8004878:	1dfb      	adds	r3, r7, #7
 800487a:	701a      	strb	r2, [r3, #0]
  // TODO: Implement a proper delay function. This one is not accurate.
  for (uint32_t DelayCounter = 0; DelayCounter < 100 * Delay; DelayCounter++)
 800487c:	2300      	movs	r3, #0
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	e002      	b.n	8004888 <TM1638_DelayUs+0x18>
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	3301      	adds	r3, #1
 8004886:	60fb      	str	r3, [r7, #12]
 8004888:	1dfb      	adds	r3, r7, #7
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	2264      	movs	r2, #100	; 0x64
 800488e:	4353      	muls	r3, r2
 8004890:	001a      	movs	r2, r3
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	4293      	cmp	r3, r2
 8004896:	d3f4      	bcc.n	8004882 <TM1638_DelayUs+0x12>
    DelayCounter = DelayCounter;
}
 8004898:	46c0      	nop			; (mov r8, r8)
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	46bd      	mov	sp, r7
 800489e:	b004      	add	sp, #16
 80048a0:	bd80      	pop	{r7, pc}
	...

080048a4 <TM1638_Platform_Init>:
 * @param  Handler: Pointer to handler
 * @retval None
 */
void
TM1638_Platform_Init(TM1638_Handler_t *Handler)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  Handler->PlatformInit = TM1638_PlatformInit;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a0f      	ldr	r2, [pc, #60]	; (80048ec <TM1638_Platform_Init+0x48>)
 80048b0:	601a      	str	r2, [r3, #0]
  Handler->PlatformDeInit = TM1638_PlatformDeInit;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a0e      	ldr	r2, [pc, #56]	; (80048f0 <TM1638_Platform_Init+0x4c>)
 80048b6:	605a      	str	r2, [r3, #4]
  Handler->DioConfigOut = TM1638_DioConfigOut;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a0e      	ldr	r2, [pc, #56]	; (80048f4 <TM1638_Platform_Init+0x50>)
 80048bc:	609a      	str	r2, [r3, #8]
  Handler->DioConfigIn = TM1638_DioConfigIn;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a0d      	ldr	r2, [pc, #52]	; (80048f8 <TM1638_Platform_Init+0x54>)
 80048c2:	60da      	str	r2, [r3, #12]
  Handler->DioWrite = TM1638_DioWrite;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a0d      	ldr	r2, [pc, #52]	; (80048fc <TM1638_Platform_Init+0x58>)
 80048c8:	611a      	str	r2, [r3, #16]
  Handler->DioRead = TM1638_DioRead;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a0c      	ldr	r2, [pc, #48]	; (8004900 <TM1638_Platform_Init+0x5c>)
 80048ce:	615a      	str	r2, [r3, #20]
  Handler->ClkWrite = TM1638_ClkWrite;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a0c      	ldr	r2, [pc, #48]	; (8004904 <TM1638_Platform_Init+0x60>)
 80048d4:	619a      	str	r2, [r3, #24]
  Handler->StbWrite = TM1638_StbWrite;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a0b      	ldr	r2, [pc, #44]	; (8004908 <TM1638_Platform_Init+0x64>)
 80048da:	61da      	str	r2, [r3, #28]
  Handler->DelayUs = TM1638_DelayUs;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a0b      	ldr	r2, [pc, #44]	; (800490c <TM1638_Platform_Init+0x68>)
 80048e0:	621a      	str	r2, [r3, #32]
}
 80048e2:	46c0      	nop			; (mov r8, r8)
 80048e4:	46bd      	mov	sp, r7
 80048e6:	b002      	add	sp, #8
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	08004775 	.word	0x08004775
 80048f0:	080047a1 	.word	0x080047a1
 80048f4:	080047ad 	.word	0x080047ad
 80048f8:	080047c5 	.word	0x080047c5
 80048fc:	080047dd 	.word	0x080047dd
 8004900:	08004805 	.word	0x08004805
 8004904:	08004821 	.word	0x08004821
 8004908:	08004849 	.word	0x08004849
 800490c:	08004871 	.word	0x08004871

08004910 <__errno>:
 8004910:	4b01      	ldr	r3, [pc, #4]	; (8004918 <__errno+0x8>)
 8004912:	6818      	ldr	r0, [r3, #0]
 8004914:	4770      	bx	lr
 8004916:	46c0      	nop			; (mov r8, r8)
 8004918:	20000018 	.word	0x20000018

0800491c <__libc_init_array>:
 800491c:	b570      	push	{r4, r5, r6, lr}
 800491e:	2600      	movs	r6, #0
 8004920:	4d0c      	ldr	r5, [pc, #48]	; (8004954 <__libc_init_array+0x38>)
 8004922:	4c0d      	ldr	r4, [pc, #52]	; (8004958 <__libc_init_array+0x3c>)
 8004924:	1b64      	subs	r4, r4, r5
 8004926:	10a4      	asrs	r4, r4, #2
 8004928:	42a6      	cmp	r6, r4
 800492a:	d109      	bne.n	8004940 <__libc_init_array+0x24>
 800492c:	2600      	movs	r6, #0
 800492e:	f000 fe8b 	bl	8005648 <_init>
 8004932:	4d0a      	ldr	r5, [pc, #40]	; (800495c <__libc_init_array+0x40>)
 8004934:	4c0a      	ldr	r4, [pc, #40]	; (8004960 <__libc_init_array+0x44>)
 8004936:	1b64      	subs	r4, r4, r5
 8004938:	10a4      	asrs	r4, r4, #2
 800493a:	42a6      	cmp	r6, r4
 800493c:	d105      	bne.n	800494a <__libc_init_array+0x2e>
 800493e:	bd70      	pop	{r4, r5, r6, pc}
 8004940:	00b3      	lsls	r3, r6, #2
 8004942:	58eb      	ldr	r3, [r5, r3]
 8004944:	4798      	blx	r3
 8004946:	3601      	adds	r6, #1
 8004948:	e7ee      	b.n	8004928 <__libc_init_array+0xc>
 800494a:	00b3      	lsls	r3, r6, #2
 800494c:	58eb      	ldr	r3, [r5, r3]
 800494e:	4798      	blx	r3
 8004950:	3601      	adds	r6, #1
 8004952:	e7f2      	b.n	800493a <__libc_init_array+0x1e>
 8004954:	08005958 	.word	0x08005958
 8004958:	08005958 	.word	0x08005958
 800495c:	08005958 	.word	0x08005958
 8004960:	0800595c 	.word	0x0800595c

08004964 <memcpy>:
 8004964:	2300      	movs	r3, #0
 8004966:	b510      	push	{r4, lr}
 8004968:	429a      	cmp	r2, r3
 800496a:	d100      	bne.n	800496e <memcpy+0xa>
 800496c:	bd10      	pop	{r4, pc}
 800496e:	5ccc      	ldrb	r4, [r1, r3]
 8004970:	54c4      	strb	r4, [r0, r3]
 8004972:	3301      	adds	r3, #1
 8004974:	e7f8      	b.n	8004968 <memcpy+0x4>

08004976 <memset>:
 8004976:	0003      	movs	r3, r0
 8004978:	1882      	adds	r2, r0, r2
 800497a:	4293      	cmp	r3, r2
 800497c:	d100      	bne.n	8004980 <memset+0xa>
 800497e:	4770      	bx	lr
 8004980:	7019      	strb	r1, [r3, #0]
 8004982:	3301      	adds	r3, #1
 8004984:	e7f9      	b.n	800497a <memset+0x4>
	...

08004988 <siscanf>:
 8004988:	b40e      	push	{r1, r2, r3}
 800498a:	b530      	push	{r4, r5, lr}
 800498c:	2381      	movs	r3, #129	; 0x81
 800498e:	b09c      	sub	sp, #112	; 0x70
 8004990:	466a      	mov	r2, sp
 8004992:	ac1f      	add	r4, sp, #124	; 0x7c
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	cc20      	ldmia	r4!, {r5}
 8004998:	8293      	strh	r3, [r2, #20]
 800499a:	9002      	str	r0, [sp, #8]
 800499c:	9006      	str	r0, [sp, #24]
 800499e:	f7fb fbb3 	bl	8000108 <strlen>
 80049a2:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <siscanf+0x48>)
 80049a4:	466a      	mov	r2, sp
 80049a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80049a8:	2300      	movs	r3, #0
 80049aa:	9003      	str	r0, [sp, #12]
 80049ac:	9007      	str	r0, [sp, #28]
 80049ae:	4809      	ldr	r0, [pc, #36]	; (80049d4 <siscanf+0x4c>)
 80049b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80049b2:	9314      	str	r3, [sp, #80]	; 0x50
 80049b4:	3b01      	subs	r3, #1
 80049b6:	82d3      	strh	r3, [r2, #22]
 80049b8:	a902      	add	r1, sp, #8
 80049ba:	0023      	movs	r3, r4
 80049bc:	002a      	movs	r2, r5
 80049be:	6800      	ldr	r0, [r0, #0]
 80049c0:	9401      	str	r4, [sp, #4]
 80049c2:	f000 f87d 	bl	8004ac0 <__ssvfiscanf_r>
 80049c6:	b01c      	add	sp, #112	; 0x70
 80049c8:	bc30      	pop	{r4, r5}
 80049ca:	bc08      	pop	{r3}
 80049cc:	b003      	add	sp, #12
 80049ce:	4718      	bx	r3
 80049d0:	080049d9 	.word	0x080049d9
 80049d4:	20000018 	.word	0x20000018

080049d8 <__seofread>:
 80049d8:	2000      	movs	r0, #0
 80049da:	4770      	bx	lr

080049dc <strstr>:
 80049dc:	780a      	ldrb	r2, [r1, #0]
 80049de:	b530      	push	{r4, r5, lr}
 80049e0:	2a00      	cmp	r2, #0
 80049e2:	d10c      	bne.n	80049fe <strstr+0x22>
 80049e4:	bd30      	pop	{r4, r5, pc}
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d108      	bne.n	80049fc <strstr+0x20>
 80049ea:	2301      	movs	r3, #1
 80049ec:	5ccc      	ldrb	r4, [r1, r3]
 80049ee:	2c00      	cmp	r4, #0
 80049f0:	d0f8      	beq.n	80049e4 <strstr+0x8>
 80049f2:	5cc5      	ldrb	r5, [r0, r3]
 80049f4:	42a5      	cmp	r5, r4
 80049f6:	d101      	bne.n	80049fc <strstr+0x20>
 80049f8:	3301      	adds	r3, #1
 80049fa:	e7f7      	b.n	80049ec <strstr+0x10>
 80049fc:	3001      	adds	r0, #1
 80049fe:	7803      	ldrb	r3, [r0, #0]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1f0      	bne.n	80049e6 <strstr+0xa>
 8004a04:	0018      	movs	r0, r3
 8004a06:	e7ed      	b.n	80049e4 <strstr+0x8>

08004a08 <_sungetc_r>:
 8004a08:	b570      	push	{r4, r5, r6, lr}
 8004a0a:	0014      	movs	r4, r2
 8004a0c:	1c4b      	adds	r3, r1, #1
 8004a0e:	d103      	bne.n	8004a18 <_sungetc_r+0x10>
 8004a10:	2501      	movs	r5, #1
 8004a12:	426d      	negs	r5, r5
 8004a14:	0028      	movs	r0, r5
 8004a16:	bd70      	pop	{r4, r5, r6, pc}
 8004a18:	8993      	ldrh	r3, [r2, #12]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	4393      	bics	r3, r2
 8004a1e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004a20:	81a3      	strh	r3, [r4, #12]
 8004a22:	b2ce      	uxtb	r6, r1
 8004a24:	6863      	ldr	r3, [r4, #4]
 8004a26:	b2cd      	uxtb	r5, r1
 8004a28:	2a00      	cmp	r2, #0
 8004a2a:	d010      	beq.n	8004a4e <_sungetc_r+0x46>
 8004a2c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	dd07      	ble.n	8004a42 <_sungetc_r+0x3a>
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	3b01      	subs	r3, #1
 8004a36:	6023      	str	r3, [r4, #0]
 8004a38:	701e      	strb	r6, [r3, #0]
 8004a3a:	6863      	ldr	r3, [r4, #4]
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	6063      	str	r3, [r4, #4]
 8004a40:	e7e8      	b.n	8004a14 <_sungetc_r+0xc>
 8004a42:	0021      	movs	r1, r4
 8004a44:	f000 fc78 	bl	8005338 <__submore>
 8004a48:	2800      	cmp	r0, #0
 8004a4a:	d0f2      	beq.n	8004a32 <_sungetc_r+0x2a>
 8004a4c:	e7e0      	b.n	8004a10 <_sungetc_r+0x8>
 8004a4e:	6921      	ldr	r1, [r4, #16]
 8004a50:	6822      	ldr	r2, [r4, #0]
 8004a52:	2900      	cmp	r1, #0
 8004a54:	d007      	beq.n	8004a66 <_sungetc_r+0x5e>
 8004a56:	4291      	cmp	r1, r2
 8004a58:	d205      	bcs.n	8004a66 <_sungetc_r+0x5e>
 8004a5a:	1e51      	subs	r1, r2, #1
 8004a5c:	7808      	ldrb	r0, [r1, #0]
 8004a5e:	42a8      	cmp	r0, r5
 8004a60:	d101      	bne.n	8004a66 <_sungetc_r+0x5e>
 8004a62:	6021      	str	r1, [r4, #0]
 8004a64:	e7ea      	b.n	8004a3c <_sungetc_r+0x34>
 8004a66:	6423      	str	r3, [r4, #64]	; 0x40
 8004a68:	0023      	movs	r3, r4
 8004a6a:	3344      	adds	r3, #68	; 0x44
 8004a6c:	6363      	str	r3, [r4, #52]	; 0x34
 8004a6e:	2303      	movs	r3, #3
 8004a70:	63a3      	str	r3, [r4, #56]	; 0x38
 8004a72:	0023      	movs	r3, r4
 8004a74:	3346      	adds	r3, #70	; 0x46
 8004a76:	63e2      	str	r2, [r4, #60]	; 0x3c
 8004a78:	701e      	strb	r6, [r3, #0]
 8004a7a:	6023      	str	r3, [r4, #0]
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e7de      	b.n	8004a3e <_sungetc_r+0x36>

08004a80 <__ssrefill_r>:
 8004a80:	b510      	push	{r4, lr}
 8004a82:	000c      	movs	r4, r1
 8004a84:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004a86:	2900      	cmp	r1, #0
 8004a88:	d00e      	beq.n	8004aa8 <__ssrefill_r+0x28>
 8004a8a:	0023      	movs	r3, r4
 8004a8c:	3344      	adds	r3, #68	; 0x44
 8004a8e:	4299      	cmp	r1, r3
 8004a90:	d001      	beq.n	8004a96 <__ssrefill_r+0x16>
 8004a92:	f000 fc9d 	bl	80053d0 <_free_r>
 8004a96:	2000      	movs	r0, #0
 8004a98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a9a:	6360      	str	r0, [r4, #52]	; 0x34
 8004a9c:	6063      	str	r3, [r4, #4]
 8004a9e:	4283      	cmp	r3, r0
 8004aa0:	d002      	beq.n	8004aa8 <__ssrefill_r+0x28>
 8004aa2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004aa4:	6023      	str	r3, [r4, #0]
 8004aa6:	bd10      	pop	{r4, pc}
 8004aa8:	6923      	ldr	r3, [r4, #16]
 8004aaa:	2001      	movs	r0, #1
 8004aac:	6023      	str	r3, [r4, #0]
 8004aae:	2300      	movs	r3, #0
 8004ab0:	89a2      	ldrh	r2, [r4, #12]
 8004ab2:	6063      	str	r3, [r4, #4]
 8004ab4:	3320      	adds	r3, #32
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	81a3      	strh	r3, [r4, #12]
 8004aba:	4240      	negs	r0, r0
 8004abc:	e7f3      	b.n	8004aa6 <__ssrefill_r+0x26>
	...

08004ac0 <__ssvfiscanf_r>:
 8004ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ac2:	4cb8      	ldr	r4, [pc, #736]	; (8004da4 <__ssvfiscanf_r+0x2e4>)
 8004ac4:	0006      	movs	r6, r0
 8004ac6:	44a5      	add	sp, r4
 8004ac8:	000c      	movs	r4, r1
 8004aca:	2100      	movs	r1, #0
 8004acc:	9146      	str	r1, [sp, #280]	; 0x118
 8004ace:	9147      	str	r1, [sp, #284]	; 0x11c
 8004ad0:	a903      	add	r1, sp, #12
 8004ad2:	9148      	str	r1, [sp, #288]	; 0x120
 8004ad4:	21be      	movs	r1, #190	; 0xbe
 8004ad6:	48b4      	ldr	r0, [pc, #720]	; (8004da8 <__ssvfiscanf_r+0x2e8>)
 8004ad8:	0049      	lsls	r1, r1, #1
 8004ada:	ad43      	add	r5, sp, #268	; 0x10c
 8004adc:	5068      	str	r0, [r5, r1]
 8004ade:	25c0      	movs	r5, #192	; 0xc0
 8004ae0:	49b2      	ldr	r1, [pc, #712]	; (8004dac <__ssvfiscanf_r+0x2ec>)
 8004ae2:	006d      	lsls	r5, r5, #1
 8004ae4:	a843      	add	r0, sp, #268	; 0x10c
 8004ae6:	5141      	str	r1, [r0, r5]
 8004ae8:	9302      	str	r3, [sp, #8]
 8004aea:	7813      	ldrb	r3, [r2, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d100      	bne.n	8004af2 <__ssvfiscanf_r+0x32>
 8004af0:	e155      	b.n	8004d9e <__ssvfiscanf_r+0x2de>
 8004af2:	49af      	ldr	r1, [pc, #700]	; (8004db0 <__ssvfiscanf_r+0x2f0>)
 8004af4:	2508      	movs	r5, #8
 8004af6:	5cc8      	ldrb	r0, [r1, r3]
 8004af8:	2108      	movs	r1, #8
 8004afa:	1c57      	adds	r7, r2, #1
 8004afc:	4001      	ands	r1, r0
 8004afe:	4228      	tst	r0, r5
 8004b00:	d020      	beq.n	8004b44 <__ssvfiscanf_r+0x84>
 8004b02:	6863      	ldr	r3, [r4, #4]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	dd12      	ble.n	8004b2e <__ssvfiscanf_r+0x6e>
 8004b08:	6823      	ldr	r3, [r4, #0]
 8004b0a:	49a9      	ldr	r1, [pc, #676]	; (8004db0 <__ssvfiscanf_r+0x2f0>)
 8004b0c:	781a      	ldrb	r2, [r3, #0]
 8004b0e:	5c8a      	ldrb	r2, [r1, r2]
 8004b10:	2108      	movs	r1, #8
 8004b12:	420a      	tst	r2, r1
 8004b14:	d101      	bne.n	8004b1a <__ssvfiscanf_r+0x5a>
 8004b16:	003a      	movs	r2, r7
 8004b18:	e7e7      	b.n	8004aea <__ssvfiscanf_r+0x2a>
 8004b1a:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	9200      	str	r2, [sp, #0]
 8004b20:	3201      	adds	r2, #1
 8004b22:	9247      	str	r2, [sp, #284]	; 0x11c
 8004b24:	6862      	ldr	r2, [r4, #4]
 8004b26:	6023      	str	r3, [r4, #0]
 8004b28:	3a01      	subs	r2, #1
 8004b2a:	6062      	str	r2, [r4, #4]
 8004b2c:	e7e9      	b.n	8004b02 <__ssvfiscanf_r+0x42>
 8004b2e:	22c0      	movs	r2, #192	; 0xc0
 8004b30:	ab43      	add	r3, sp, #268	; 0x10c
 8004b32:	0052      	lsls	r2, r2, #1
 8004b34:	589b      	ldr	r3, [r3, r2]
 8004b36:	0021      	movs	r1, r4
 8004b38:	0030      	movs	r0, r6
 8004b3a:	9300      	str	r3, [sp, #0]
 8004b3c:	4798      	blx	r3
 8004b3e:	2800      	cmp	r0, #0
 8004b40:	d0e2      	beq.n	8004b08 <__ssvfiscanf_r+0x48>
 8004b42:	e7e8      	b.n	8004b16 <__ssvfiscanf_r+0x56>
 8004b44:	001d      	movs	r5, r3
 8004b46:	2b25      	cmp	r3, #37	; 0x25
 8004b48:	d164      	bne.n	8004c14 <__ssvfiscanf_r+0x154>
 8004b4a:	9145      	str	r1, [sp, #276]	; 0x114
 8004b4c:	9143      	str	r1, [sp, #268]	; 0x10c
 8004b4e:	7853      	ldrb	r3, [r2, #1]
 8004b50:	2b2a      	cmp	r3, #42	; 0x2a
 8004b52:	d102      	bne.n	8004b5a <__ssvfiscanf_r+0x9a>
 8004b54:	3b1a      	subs	r3, #26
 8004b56:	9343      	str	r3, [sp, #268]	; 0x10c
 8004b58:	1c97      	adds	r7, r2, #2
 8004b5a:	003d      	movs	r5, r7
 8004b5c:	220a      	movs	r2, #10
 8004b5e:	7829      	ldrb	r1, [r5, #0]
 8004b60:	1c6b      	adds	r3, r5, #1
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	000b      	movs	r3, r1
 8004b66:	3b30      	subs	r3, #48	; 0x30
 8004b68:	2b09      	cmp	r3, #9
 8004b6a:	d91f      	bls.n	8004bac <__ssvfiscanf_r+0xec>
 8004b6c:	4f91      	ldr	r7, [pc, #580]	; (8004db4 <__ssvfiscanf_r+0x2f4>)
 8004b6e:	2203      	movs	r2, #3
 8004b70:	0038      	movs	r0, r7
 8004b72:	f000 fc21 	bl	80053b8 <memchr>
 8004b76:	2800      	cmp	r0, #0
 8004b78:	d007      	beq.n	8004b8a <__ssvfiscanf_r+0xca>
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	1bc0      	subs	r0, r0, r7
 8004b7e:	4083      	lsls	r3, r0
 8004b80:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8004b82:	9d00      	ldr	r5, [sp, #0]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	9201      	str	r2, [sp, #4]
 8004b88:	9343      	str	r3, [sp, #268]	; 0x10c
 8004b8a:	1c6f      	adds	r7, r5, #1
 8004b8c:	782d      	ldrb	r5, [r5, #0]
 8004b8e:	2d78      	cmp	r5, #120	; 0x78
 8004b90:	d807      	bhi.n	8004ba2 <__ssvfiscanf_r+0xe2>
 8004b92:	2d57      	cmp	r5, #87	; 0x57
 8004b94:	d812      	bhi.n	8004bbc <__ssvfiscanf_r+0xfc>
 8004b96:	2d25      	cmp	r5, #37	; 0x25
 8004b98:	d03c      	beq.n	8004c14 <__ssvfiscanf_r+0x154>
 8004b9a:	d836      	bhi.n	8004c0a <__ssvfiscanf_r+0x14a>
 8004b9c:	2d00      	cmp	r5, #0
 8004b9e:	d100      	bne.n	8004ba2 <__ssvfiscanf_r+0xe2>
 8004ba0:	e0fa      	b.n	8004d98 <__ssvfiscanf_r+0x2d8>
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	9349      	str	r3, [sp, #292]	; 0x124
 8004ba6:	3307      	adds	r3, #7
 8004ba8:	9344      	str	r3, [sp, #272]	; 0x110
 8004baa:	e06d      	b.n	8004c88 <__ssvfiscanf_r+0x1c8>
 8004bac:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8004bae:	9d00      	ldr	r5, [sp, #0]
 8004bb0:	9301      	str	r3, [sp, #4]
 8004bb2:	4353      	muls	r3, r2
 8004bb4:	3b30      	subs	r3, #48	; 0x30
 8004bb6:	185b      	adds	r3, r3, r1
 8004bb8:	9345      	str	r3, [sp, #276]	; 0x114
 8004bba:	e7d0      	b.n	8004b5e <__ssvfiscanf_r+0x9e>
 8004bbc:	0028      	movs	r0, r5
 8004bbe:	3858      	subs	r0, #88	; 0x58
 8004bc0:	2820      	cmp	r0, #32
 8004bc2:	d8ee      	bhi.n	8004ba2 <__ssvfiscanf_r+0xe2>
 8004bc4:	f7fb faa8 	bl	8000118 <__gnu_thumb1_case_shi>
 8004bc8:	ffed0051 	.word	0xffed0051
 8004bcc:	0087ffed 	.word	0x0087ffed
 8004bd0:	ffedffed 	.word	0xffedffed
 8004bd4:	ffedffed 	.word	0xffedffed
 8004bd8:	ffedffed 	.word	0xffedffed
 8004bdc:	0095ffed 	.word	0x0095ffed
 8004be0:	0024007d 	.word	0x0024007d
 8004be4:	00240024 	.word	0x00240024
 8004be8:	007fffed 	.word	0x007fffed
 8004bec:	ffedffed 	.word	0xffedffed
 8004bf0:	ffedffed 	.word	0xffedffed
 8004bf4:	0083009f 	.word	0x0083009f
 8004bf8:	ffed004b 	.word	0xffed004b
 8004bfc:	009dffed 	.word	0x009dffed
 8004c00:	007dffed 	.word	0x007dffed
 8004c04:	ffedffed 	.word	0xffedffed
 8004c08:	0051      	.short	0x0051
 8004c0a:	3d45      	subs	r5, #69	; 0x45
 8004c0c:	2d02      	cmp	r5, #2
 8004c0e:	d8c8      	bhi.n	8004ba2 <__ssvfiscanf_r+0xe2>
 8004c10:	2305      	movs	r3, #5
 8004c12:	e06c      	b.n	8004cee <__ssvfiscanf_r+0x22e>
 8004c14:	6863      	ldr	r3, [r4, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	dd0e      	ble.n	8004c38 <__ssvfiscanf_r+0x178>
 8004c1a:	6823      	ldr	r3, [r4, #0]
 8004c1c:	781a      	ldrb	r2, [r3, #0]
 8004c1e:	42aa      	cmp	r2, r5
 8004c20:	d000      	beq.n	8004c24 <__ssvfiscanf_r+0x164>
 8004c22:	e0bc      	b.n	8004d9e <__ssvfiscanf_r+0x2de>
 8004c24:	3301      	adds	r3, #1
 8004c26:	6862      	ldr	r2, [r4, #4]
 8004c28:	6023      	str	r3, [r4, #0]
 8004c2a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004c2c:	3a01      	subs	r2, #1
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	3301      	adds	r3, #1
 8004c32:	6062      	str	r2, [r4, #4]
 8004c34:	9347      	str	r3, [sp, #284]	; 0x11c
 8004c36:	e76e      	b.n	8004b16 <__ssvfiscanf_r+0x56>
 8004c38:	22c0      	movs	r2, #192	; 0xc0
 8004c3a:	ab43      	add	r3, sp, #268	; 0x10c
 8004c3c:	0052      	lsls	r2, r2, #1
 8004c3e:	589b      	ldr	r3, [r3, r2]
 8004c40:	0021      	movs	r1, r4
 8004c42:	0030      	movs	r0, r6
 8004c44:	9300      	str	r3, [sp, #0]
 8004c46:	4798      	blx	r3
 8004c48:	2800      	cmp	r0, #0
 8004c4a:	d0e6      	beq.n	8004c1a <__ssvfiscanf_r+0x15a>
 8004c4c:	9846      	ldr	r0, [sp, #280]	; 0x118
 8004c4e:	2800      	cmp	r0, #0
 8004c50:	d000      	beq.n	8004c54 <__ssvfiscanf_r+0x194>
 8004c52:	e09d      	b.n	8004d90 <__ssvfiscanf_r+0x2d0>
 8004c54:	3801      	subs	r0, #1
 8004c56:	23a5      	movs	r3, #165	; 0xa5
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	449d      	add	sp, r3
 8004c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c5e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004c60:	9300      	str	r3, [sp, #0]
 8004c62:	2320      	movs	r3, #32
 8004c64:	9a00      	ldr	r2, [sp, #0]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	9343      	str	r3, [sp, #268]	; 0x10c
 8004c6a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	2380      	movs	r3, #128	; 0x80
 8004c70:	9a00      	ldr	r2, [sp, #0]
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	4313      	orrs	r3, r2
 8004c76:	9343      	str	r3, [sp, #268]	; 0x10c
 8004c78:	2310      	movs	r3, #16
 8004c7a:	9344      	str	r3, [sp, #272]	; 0x110
 8004c7c:	236e      	movs	r3, #110	; 0x6e
 8004c7e:	42ab      	cmp	r3, r5
 8004c80:	41ad      	sbcs	r5, r5
 8004c82:	426d      	negs	r5, r5
 8004c84:	3503      	adds	r5, #3
 8004c86:	9549      	str	r5, [sp, #292]	; 0x124
 8004c88:	6863      	ldr	r3, [r4, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	dd4a      	ble.n	8004d24 <__ssvfiscanf_r+0x264>
 8004c8e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	065b      	lsls	r3, r3, #25
 8004c94:	d406      	bmi.n	8004ca4 <__ssvfiscanf_r+0x1e4>
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	4945      	ldr	r1, [pc, #276]	; (8004db0 <__ssvfiscanf_r+0x2f0>)
 8004c9a:	781a      	ldrb	r2, [r3, #0]
 8004c9c:	5c8a      	ldrb	r2, [r1, r2]
 8004c9e:	2108      	movs	r1, #8
 8004ca0:	420a      	tst	r2, r1
 8004ca2:	d14a      	bne.n	8004d3a <__ssvfiscanf_r+0x27a>
 8004ca4:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	dc5e      	bgt.n	8004d68 <__ssvfiscanf_r+0x2a8>
 8004caa:	0022      	movs	r2, r4
 8004cac:	0030      	movs	r0, r6
 8004cae:	ab02      	add	r3, sp, #8
 8004cb0:	a943      	add	r1, sp, #268	; 0x10c
 8004cb2:	f000 f883 	bl	8004dbc <_scanf_chars>
 8004cb6:	2801      	cmp	r0, #1
 8004cb8:	d071      	beq.n	8004d9e <__ssvfiscanf_r+0x2de>
 8004cba:	2802      	cmp	r0, #2
 8004cbc:	d000      	beq.n	8004cc0 <__ssvfiscanf_r+0x200>
 8004cbe:	e72a      	b.n	8004b16 <__ssvfiscanf_r+0x56>
 8004cc0:	e7c4      	b.n	8004c4c <__ssvfiscanf_r+0x18c>
 8004cc2:	230a      	movs	r3, #10
 8004cc4:	e7d9      	b.n	8004c7a <__ssvfiscanf_r+0x1ba>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	2503      	movs	r5, #3
 8004cca:	9344      	str	r3, [sp, #272]	; 0x110
 8004ccc:	e7db      	b.n	8004c86 <__ssvfiscanf_r+0x1c6>
 8004cce:	2308      	movs	r3, #8
 8004cd0:	2504      	movs	r5, #4
 8004cd2:	9344      	str	r3, [sp, #272]	; 0x110
 8004cd4:	e7d7      	b.n	8004c86 <__ssvfiscanf_r+0x1c6>
 8004cd6:	0039      	movs	r1, r7
 8004cd8:	a803      	add	r0, sp, #12
 8004cda:	f000 f9d1 	bl	8005080 <__sccl>
 8004cde:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004ce0:	0007      	movs	r7, r0
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	2340      	movs	r3, #64	; 0x40
 8004ce6:	9a00      	ldr	r2, [sp, #0]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	9343      	str	r3, [sp, #268]	; 0x10c
 8004cec:	2301      	movs	r3, #1
 8004cee:	9349      	str	r3, [sp, #292]	; 0x124
 8004cf0:	e7ca      	b.n	8004c88 <__ssvfiscanf_r+0x1c8>
 8004cf2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004cf4:	9300      	str	r3, [sp, #0]
 8004cf6:	2340      	movs	r3, #64	; 0x40
 8004cf8:	9a00      	ldr	r2, [sp, #0]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	9343      	str	r3, [sp, #268]	; 0x10c
 8004cfe:	2300      	movs	r3, #0
 8004d00:	e7f5      	b.n	8004cee <__ssvfiscanf_r+0x22e>
 8004d02:	2302      	movs	r3, #2
 8004d04:	e7f3      	b.n	8004cee <__ssvfiscanf_r+0x22e>
 8004d06:	9843      	ldr	r0, [sp, #268]	; 0x10c
 8004d08:	06c3      	lsls	r3, r0, #27
 8004d0a:	d500      	bpl.n	8004d0e <__ssvfiscanf_r+0x24e>
 8004d0c:	e703      	b.n	8004b16 <__ssvfiscanf_r+0x56>
 8004d0e:	9b02      	ldr	r3, [sp, #8]
 8004d10:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8004d12:	1d19      	adds	r1, r3, #4
 8004d14:	9102      	str	r1, [sp, #8]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	07c5      	lsls	r5, r0, #31
 8004d1a:	d501      	bpl.n	8004d20 <__ssvfiscanf_r+0x260>
 8004d1c:	801a      	strh	r2, [r3, #0]
 8004d1e:	e6fa      	b.n	8004b16 <__ssvfiscanf_r+0x56>
 8004d20:	601a      	str	r2, [r3, #0]
 8004d22:	e6f8      	b.n	8004b16 <__ssvfiscanf_r+0x56>
 8004d24:	22c0      	movs	r2, #192	; 0xc0
 8004d26:	ab43      	add	r3, sp, #268	; 0x10c
 8004d28:	0052      	lsls	r2, r2, #1
 8004d2a:	589b      	ldr	r3, [r3, r2]
 8004d2c:	0021      	movs	r1, r4
 8004d2e:	0030      	movs	r0, r6
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	4798      	blx	r3
 8004d34:	2800      	cmp	r0, #0
 8004d36:	d0aa      	beq.n	8004c8e <__ssvfiscanf_r+0x1ce>
 8004d38:	e788      	b.n	8004c4c <__ssvfiscanf_r+0x18c>
 8004d3a:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8004d3c:	9200      	str	r2, [sp, #0]
 8004d3e:	3201      	adds	r2, #1
 8004d40:	9247      	str	r2, [sp, #284]	; 0x11c
 8004d42:	6862      	ldr	r2, [r4, #4]
 8004d44:	3a01      	subs	r2, #1
 8004d46:	6062      	str	r2, [r4, #4]
 8004d48:	2a00      	cmp	r2, #0
 8004d4a:	dd02      	ble.n	8004d52 <__ssvfiscanf_r+0x292>
 8004d4c:	3301      	adds	r3, #1
 8004d4e:	6023      	str	r3, [r4, #0]
 8004d50:	e7a1      	b.n	8004c96 <__ssvfiscanf_r+0x1d6>
 8004d52:	22c0      	movs	r2, #192	; 0xc0
 8004d54:	ab43      	add	r3, sp, #268	; 0x10c
 8004d56:	0052      	lsls	r2, r2, #1
 8004d58:	589b      	ldr	r3, [r3, r2]
 8004d5a:	0021      	movs	r1, r4
 8004d5c:	0030      	movs	r0, r6
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	4798      	blx	r3
 8004d62:	2800      	cmp	r0, #0
 8004d64:	d097      	beq.n	8004c96 <__ssvfiscanf_r+0x1d6>
 8004d66:	e771      	b.n	8004c4c <__ssvfiscanf_r+0x18c>
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	dc06      	bgt.n	8004d7a <__ssvfiscanf_r+0x2ba>
 8004d6c:	0022      	movs	r2, r4
 8004d6e:	0030      	movs	r0, r6
 8004d70:	ab02      	add	r3, sp, #8
 8004d72:	a943      	add	r1, sp, #268	; 0x10c
 8004d74:	f000 f880 	bl	8004e78 <_scanf_i>
 8004d78:	e79d      	b.n	8004cb6 <__ssvfiscanf_r+0x1f6>
 8004d7a:	4b0f      	ldr	r3, [pc, #60]	; (8004db8 <__ssvfiscanf_r+0x2f8>)
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d100      	bne.n	8004d82 <__ssvfiscanf_r+0x2c2>
 8004d80:	e6c9      	b.n	8004b16 <__ssvfiscanf_r+0x56>
 8004d82:	0022      	movs	r2, r4
 8004d84:	0030      	movs	r0, r6
 8004d86:	ab02      	add	r3, sp, #8
 8004d88:	a943      	add	r1, sp, #268	; 0x10c
 8004d8a:	e000      	b.n	8004d8e <__ssvfiscanf_r+0x2ce>
 8004d8c:	bf00      	nop
 8004d8e:	e792      	b.n	8004cb6 <__ssvfiscanf_r+0x1f6>
 8004d90:	89a3      	ldrh	r3, [r4, #12]
 8004d92:	065b      	lsls	r3, r3, #25
 8004d94:	d400      	bmi.n	8004d98 <__ssvfiscanf_r+0x2d8>
 8004d96:	e75e      	b.n	8004c56 <__ssvfiscanf_r+0x196>
 8004d98:	2001      	movs	r0, #1
 8004d9a:	4240      	negs	r0, r0
 8004d9c:	e75b      	b.n	8004c56 <__ssvfiscanf_r+0x196>
 8004d9e:	9846      	ldr	r0, [sp, #280]	; 0x118
 8004da0:	e759      	b.n	8004c56 <__ssvfiscanf_r+0x196>
 8004da2:	46c0      	nop			; (mov r8, r8)
 8004da4:	fffffd6c 	.word	0xfffffd6c
 8004da8:	08004a09 	.word	0x08004a09
 8004dac:	08004a81 	.word	0x08004a81
 8004db0:	080057f8 	.word	0x080057f8
 8004db4:	080057d8 	.word	0x080057d8
 8004db8:	00000000 	.word	0x00000000

08004dbc <_scanf_chars>:
 8004dbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dbe:	0015      	movs	r5, r2
 8004dc0:	688a      	ldr	r2, [r1, #8]
 8004dc2:	000c      	movs	r4, r1
 8004dc4:	9001      	str	r0, [sp, #4]
 8004dc6:	2a00      	cmp	r2, #0
 8004dc8:	d105      	bne.n	8004dd6 <_scanf_chars+0x1a>
 8004dca:	6989      	ldr	r1, [r1, #24]
 8004dcc:	3201      	adds	r2, #1
 8004dce:	2900      	cmp	r1, #0
 8004dd0:	d000      	beq.n	8004dd4 <_scanf_chars+0x18>
 8004dd2:	3a02      	subs	r2, #2
 8004dd4:	60a2      	str	r2, [r4, #8]
 8004dd6:	6822      	ldr	r2, [r4, #0]
 8004dd8:	06d2      	lsls	r2, r2, #27
 8004dda:	d403      	bmi.n	8004de4 <_scanf_chars+0x28>
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	1d11      	adds	r1, r2, #4
 8004de0:	6019      	str	r1, [r3, #0]
 8004de2:	6817      	ldr	r7, [r2, #0]
 8004de4:	2600      	movs	r6, #0
 8004de6:	69a0      	ldr	r0, [r4, #24]
 8004de8:	2800      	cmp	r0, #0
 8004dea:	d013      	beq.n	8004e14 <_scanf_chars+0x58>
 8004dec:	2801      	cmp	r0, #1
 8004dee:	d108      	bne.n	8004e02 <_scanf_chars+0x46>
 8004df0:	682b      	ldr	r3, [r5, #0]
 8004df2:	6962      	ldr	r2, [r4, #20]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	5cd3      	ldrb	r3, [r2, r3]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10b      	bne.n	8004e14 <_scanf_chars+0x58>
 8004dfc:	2e00      	cmp	r6, #0
 8004dfe:	d038      	beq.n	8004e72 <_scanf_chars+0xb6>
 8004e00:	e026      	b.n	8004e50 <_scanf_chars+0x94>
 8004e02:	2802      	cmp	r0, #2
 8004e04:	d124      	bne.n	8004e50 <_scanf_chars+0x94>
 8004e06:	682b      	ldr	r3, [r5, #0]
 8004e08:	4a1a      	ldr	r2, [pc, #104]	; (8004e74 <_scanf_chars+0xb8>)
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	5cd3      	ldrb	r3, [r2, r3]
 8004e0e:	2208      	movs	r2, #8
 8004e10:	4213      	tst	r3, r2
 8004e12:	d11d      	bne.n	8004e50 <_scanf_chars+0x94>
 8004e14:	2210      	movs	r2, #16
 8004e16:	6823      	ldr	r3, [r4, #0]
 8004e18:	3601      	adds	r6, #1
 8004e1a:	4213      	tst	r3, r2
 8004e1c:	d103      	bne.n	8004e26 <_scanf_chars+0x6a>
 8004e1e:	682b      	ldr	r3, [r5, #0]
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	703b      	strb	r3, [r7, #0]
 8004e24:	3701      	adds	r7, #1
 8004e26:	682a      	ldr	r2, [r5, #0]
 8004e28:	686b      	ldr	r3, [r5, #4]
 8004e2a:	3201      	adds	r2, #1
 8004e2c:	602a      	str	r2, [r5, #0]
 8004e2e:	68a2      	ldr	r2, [r4, #8]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	3a01      	subs	r2, #1
 8004e34:	606b      	str	r3, [r5, #4]
 8004e36:	60a2      	str	r2, [r4, #8]
 8004e38:	2a00      	cmp	r2, #0
 8004e3a:	d009      	beq.n	8004e50 <_scanf_chars+0x94>
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	dcd2      	bgt.n	8004de6 <_scanf_chars+0x2a>
 8004e40:	23c0      	movs	r3, #192	; 0xc0
 8004e42:	005b      	lsls	r3, r3, #1
 8004e44:	0029      	movs	r1, r5
 8004e46:	58e3      	ldr	r3, [r4, r3]
 8004e48:	9801      	ldr	r0, [sp, #4]
 8004e4a:	4798      	blx	r3
 8004e4c:	2800      	cmp	r0, #0
 8004e4e:	d0ca      	beq.n	8004de6 <_scanf_chars+0x2a>
 8004e50:	6822      	ldr	r2, [r4, #0]
 8004e52:	2310      	movs	r3, #16
 8004e54:	0011      	movs	r1, r2
 8004e56:	4019      	ands	r1, r3
 8004e58:	421a      	tst	r2, r3
 8004e5a:	d106      	bne.n	8004e6a <_scanf_chars+0xae>
 8004e5c:	68e3      	ldr	r3, [r4, #12]
 8004e5e:	3301      	adds	r3, #1
 8004e60:	60e3      	str	r3, [r4, #12]
 8004e62:	69a3      	ldr	r3, [r4, #24]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d000      	beq.n	8004e6a <_scanf_chars+0xae>
 8004e68:	7039      	strb	r1, [r7, #0]
 8004e6a:	2000      	movs	r0, #0
 8004e6c:	6923      	ldr	r3, [r4, #16]
 8004e6e:	199e      	adds	r6, r3, r6
 8004e70:	6126      	str	r6, [r4, #16]
 8004e72:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e74:	080057f8 	.word	0x080057f8

08004e78 <_scanf_i>:
 8004e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e7a:	000c      	movs	r4, r1
 8004e7c:	b08d      	sub	sp, #52	; 0x34
 8004e7e:	9302      	str	r3, [sp, #8]
 8004e80:	4b79      	ldr	r3, [pc, #484]	; (8005068 <_scanf_i+0x1f0>)
 8004e82:	0016      	movs	r6, r2
 8004e84:	9005      	str	r0, [sp, #20]
 8004e86:	aa09      	add	r2, sp, #36	; 0x24
 8004e88:	cb23      	ldmia	r3!, {r0, r1, r5}
 8004e8a:	c223      	stmia	r2!, {r0, r1, r5}
 8004e8c:	4b77      	ldr	r3, [pc, #476]	; (800506c <_scanf_i+0x1f4>)
 8004e8e:	9306      	str	r3, [sp, #24]
 8004e90:	69a3      	ldr	r3, [r4, #24]
 8004e92:	2b03      	cmp	r3, #3
 8004e94:	d001      	beq.n	8004e9a <_scanf_i+0x22>
 8004e96:	4b76      	ldr	r3, [pc, #472]	; (8005070 <_scanf_i+0x1f8>)
 8004e98:	9306      	str	r3, [sp, #24]
 8004e9a:	22ae      	movs	r2, #174	; 0xae
 8004e9c:	2000      	movs	r0, #0
 8004e9e:	68a3      	ldr	r3, [r4, #8]
 8004ea0:	0052      	lsls	r2, r2, #1
 8004ea2:	1e59      	subs	r1, r3, #1
 8004ea4:	9004      	str	r0, [sp, #16]
 8004ea6:	4291      	cmp	r1, r2
 8004ea8:	d905      	bls.n	8004eb6 <_scanf_i+0x3e>
 8004eaa:	3b5e      	subs	r3, #94	; 0x5e
 8004eac:	3bff      	subs	r3, #255	; 0xff
 8004eae:	9304      	str	r3, [sp, #16]
 8004eb0:	235e      	movs	r3, #94	; 0x5e
 8004eb2:	33ff      	adds	r3, #255	; 0xff
 8004eb4:	60a3      	str	r3, [r4, #8]
 8004eb6:	0023      	movs	r3, r4
 8004eb8:	331c      	adds	r3, #28
 8004eba:	9301      	str	r3, [sp, #4]
 8004ebc:	23d0      	movs	r3, #208	; 0xd0
 8004ebe:	2700      	movs	r7, #0
 8004ec0:	6822      	ldr	r2, [r4, #0]
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	6023      	str	r3, [r4, #0]
 8004ec8:	9b01      	ldr	r3, [sp, #4]
 8004eca:	9303      	str	r3, [sp, #12]
 8004ecc:	6833      	ldr	r3, [r6, #0]
 8004ece:	a809      	add	r0, sp, #36	; 0x24
 8004ed0:	7819      	ldrb	r1, [r3, #0]
 8004ed2:	00bb      	lsls	r3, r7, #2
 8004ed4:	2202      	movs	r2, #2
 8004ed6:	5818      	ldr	r0, [r3, r0]
 8004ed8:	f000 fa6e 	bl	80053b8 <memchr>
 8004edc:	2800      	cmp	r0, #0
 8004ede:	d02b      	beq.n	8004f38 <_scanf_i+0xc0>
 8004ee0:	2f01      	cmp	r7, #1
 8004ee2:	d162      	bne.n	8004faa <_scanf_i+0x132>
 8004ee4:	6863      	ldr	r3, [r4, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d106      	bne.n	8004ef8 <_scanf_i+0x80>
 8004eea:	3308      	adds	r3, #8
 8004eec:	6822      	ldr	r2, [r4, #0]
 8004eee:	6063      	str	r3, [r4, #4]
 8004ef0:	33f9      	adds	r3, #249	; 0xf9
 8004ef2:	33ff      	adds	r3, #255	; 0xff
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	6023      	str	r3, [r4, #0]
 8004ef8:	4b5e      	ldr	r3, [pc, #376]	; (8005074 <_scanf_i+0x1fc>)
 8004efa:	6822      	ldr	r2, [r4, #0]
 8004efc:	4013      	ands	r3, r2
 8004efe:	6023      	str	r3, [r4, #0]
 8004f00:	68a3      	ldr	r3, [r4, #8]
 8004f02:	1e5a      	subs	r2, r3, #1
 8004f04:	60a2      	str	r2, [r4, #8]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d016      	beq.n	8004f38 <_scanf_i+0xc0>
 8004f0a:	6833      	ldr	r3, [r6, #0]
 8004f0c:	1c5a      	adds	r2, r3, #1
 8004f0e:	6032      	str	r2, [r6, #0]
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	9a03      	ldr	r2, [sp, #12]
 8004f14:	7013      	strb	r3, [r2, #0]
 8004f16:	6873      	ldr	r3, [r6, #4]
 8004f18:	1c55      	adds	r5, r2, #1
 8004f1a:	3b01      	subs	r3, #1
 8004f1c:	6073      	str	r3, [r6, #4]
 8004f1e:	9503      	str	r5, [sp, #12]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	dc09      	bgt.n	8004f38 <_scanf_i+0xc0>
 8004f24:	23c0      	movs	r3, #192	; 0xc0
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	58e3      	ldr	r3, [r4, r3]
 8004f2a:	0031      	movs	r1, r6
 8004f2c:	9805      	ldr	r0, [sp, #20]
 8004f2e:	9307      	str	r3, [sp, #28]
 8004f30:	4798      	blx	r3
 8004f32:	2800      	cmp	r0, #0
 8004f34:	d000      	beq.n	8004f38 <_scanf_i+0xc0>
 8004f36:	e081      	b.n	800503c <_scanf_i+0x1c4>
 8004f38:	3701      	adds	r7, #1
 8004f3a:	2f03      	cmp	r7, #3
 8004f3c:	d1c6      	bne.n	8004ecc <_scanf_i+0x54>
 8004f3e:	6863      	ldr	r3, [r4, #4]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <_scanf_i+0xd0>
 8004f44:	330a      	adds	r3, #10
 8004f46:	6063      	str	r3, [r4, #4]
 8004f48:	2110      	movs	r1, #16
 8004f4a:	2700      	movs	r7, #0
 8004f4c:	6863      	ldr	r3, [r4, #4]
 8004f4e:	6960      	ldr	r0, [r4, #20]
 8004f50:	1ac9      	subs	r1, r1, r3
 8004f52:	4b49      	ldr	r3, [pc, #292]	; (8005078 <_scanf_i+0x200>)
 8004f54:	18c9      	adds	r1, r1, r3
 8004f56:	f000 f893 	bl	8005080 <__sccl>
 8004f5a:	9d03      	ldr	r5, [sp, #12]
 8004f5c:	68a3      	ldr	r3, [r4, #8]
 8004f5e:	6822      	ldr	r2, [r4, #0]
 8004f60:	9303      	str	r3, [sp, #12]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d041      	beq.n	8004fea <_scanf_i+0x172>
 8004f66:	6831      	ldr	r1, [r6, #0]
 8004f68:	6963      	ldr	r3, [r4, #20]
 8004f6a:	7808      	ldrb	r0, [r1, #0]
 8004f6c:	5c1b      	ldrb	r3, [r3, r0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d03b      	beq.n	8004fea <_scanf_i+0x172>
 8004f72:	2830      	cmp	r0, #48	; 0x30
 8004f74:	d129      	bne.n	8004fca <_scanf_i+0x152>
 8004f76:	2380      	movs	r3, #128	; 0x80
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	421a      	tst	r2, r3
 8004f7c:	d025      	beq.n	8004fca <_scanf_i+0x152>
 8004f7e:	9b04      	ldr	r3, [sp, #16]
 8004f80:	3701      	adds	r7, #1
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d005      	beq.n	8004f92 <_scanf_i+0x11a>
 8004f86:	001a      	movs	r2, r3
 8004f88:	9b03      	ldr	r3, [sp, #12]
 8004f8a:	3a01      	subs	r2, #1
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	9204      	str	r2, [sp, #16]
 8004f90:	60a3      	str	r3, [r4, #8]
 8004f92:	6873      	ldr	r3, [r6, #4]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	6073      	str	r3, [r6, #4]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	dd1d      	ble.n	8004fd8 <_scanf_i+0x160>
 8004f9c:	6833      	ldr	r3, [r6, #0]
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	6033      	str	r3, [r6, #0]
 8004fa2:	68a3      	ldr	r3, [r4, #8]
 8004fa4:	3b01      	subs	r3, #1
 8004fa6:	60a3      	str	r3, [r4, #8]
 8004fa8:	e7d8      	b.n	8004f5c <_scanf_i+0xe4>
 8004faa:	2f02      	cmp	r7, #2
 8004fac:	d1a8      	bne.n	8004f00 <_scanf_i+0x88>
 8004fae:	21c0      	movs	r1, #192	; 0xc0
 8004fb0:	2380      	movs	r3, #128	; 0x80
 8004fb2:	6822      	ldr	r2, [r4, #0]
 8004fb4:	00c9      	lsls	r1, r1, #3
 8004fb6:	4011      	ands	r1, r2
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	4299      	cmp	r1, r3
 8004fbc:	d1bf      	bne.n	8004f3e <_scanf_i+0xc6>
 8004fbe:	3bf1      	subs	r3, #241	; 0xf1
 8004fc0:	3bff      	subs	r3, #255	; 0xff
 8004fc2:	6063      	str	r3, [r4, #4]
 8004fc4:	33f0      	adds	r3, #240	; 0xf0
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	e799      	b.n	8004efe <_scanf_i+0x86>
 8004fca:	4b2c      	ldr	r3, [pc, #176]	; (800507c <_scanf_i+0x204>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	6023      	str	r3, [r4, #0]
 8004fd0:	780b      	ldrb	r3, [r1, #0]
 8004fd2:	702b      	strb	r3, [r5, #0]
 8004fd4:	3501      	adds	r5, #1
 8004fd6:	e7dc      	b.n	8004f92 <_scanf_i+0x11a>
 8004fd8:	23c0      	movs	r3, #192	; 0xc0
 8004fda:	005b      	lsls	r3, r3, #1
 8004fdc:	58e3      	ldr	r3, [r4, r3]
 8004fde:	0031      	movs	r1, r6
 8004fe0:	9805      	ldr	r0, [sp, #20]
 8004fe2:	9303      	str	r3, [sp, #12]
 8004fe4:	4798      	blx	r3
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	d0db      	beq.n	8004fa2 <_scanf_i+0x12a>
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	05db      	lsls	r3, r3, #23
 8004fee:	d50e      	bpl.n	800500e <_scanf_i+0x196>
 8004ff0:	9b01      	ldr	r3, [sp, #4]
 8004ff2:	429d      	cmp	r5, r3
 8004ff4:	d907      	bls.n	8005006 <_scanf_i+0x18e>
 8004ff6:	23be      	movs	r3, #190	; 0xbe
 8004ff8:	3d01      	subs	r5, #1
 8004ffa:	005b      	lsls	r3, r3, #1
 8004ffc:	0032      	movs	r2, r6
 8004ffe:	7829      	ldrb	r1, [r5, #0]
 8005000:	58e3      	ldr	r3, [r4, r3]
 8005002:	9805      	ldr	r0, [sp, #20]
 8005004:	4798      	blx	r3
 8005006:	9b01      	ldr	r3, [sp, #4]
 8005008:	2001      	movs	r0, #1
 800500a:	429d      	cmp	r5, r3
 800500c:	d029      	beq.n	8005062 <_scanf_i+0x1ea>
 800500e:	6821      	ldr	r1, [r4, #0]
 8005010:	2310      	movs	r3, #16
 8005012:	000a      	movs	r2, r1
 8005014:	401a      	ands	r2, r3
 8005016:	4219      	tst	r1, r3
 8005018:	d11c      	bne.n	8005054 <_scanf_i+0x1dc>
 800501a:	702a      	strb	r2, [r5, #0]
 800501c:	6863      	ldr	r3, [r4, #4]
 800501e:	9901      	ldr	r1, [sp, #4]
 8005020:	9805      	ldr	r0, [sp, #20]
 8005022:	9e06      	ldr	r6, [sp, #24]
 8005024:	47b0      	blx	r6
 8005026:	9b02      	ldr	r3, [sp, #8]
 8005028:	6821      	ldr	r1, [r4, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	068a      	lsls	r2, r1, #26
 800502e:	d507      	bpl.n	8005040 <_scanf_i+0x1c8>
 8005030:	1d1a      	adds	r2, r3, #4
 8005032:	9902      	ldr	r1, [sp, #8]
 8005034:	600a      	str	r2, [r1, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6018      	str	r0, [r3, #0]
 800503a:	e008      	b.n	800504e <_scanf_i+0x1d6>
 800503c:	2700      	movs	r7, #0
 800503e:	e7d4      	b.n	8004fea <_scanf_i+0x172>
 8005040:	1d1a      	adds	r2, r3, #4
 8005042:	07ce      	lsls	r6, r1, #31
 8005044:	d5f5      	bpl.n	8005032 <_scanf_i+0x1ba>
 8005046:	9902      	ldr	r1, [sp, #8]
 8005048:	600a      	str	r2, [r1, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	8018      	strh	r0, [r3, #0]
 800504e:	68e3      	ldr	r3, [r4, #12]
 8005050:	3301      	adds	r3, #1
 8005052:	60e3      	str	r3, [r4, #12]
 8005054:	2000      	movs	r0, #0
 8005056:	9b01      	ldr	r3, [sp, #4]
 8005058:	1aed      	subs	r5, r5, r3
 800505a:	6923      	ldr	r3, [r4, #16]
 800505c:	19ef      	adds	r7, r5, r7
 800505e:	19df      	adds	r7, r3, r7
 8005060:	6127      	str	r7, [r4, #16]
 8005062:	b00d      	add	sp, #52	; 0x34
 8005064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005066:	46c0      	nop			; (mov r8, r8)
 8005068:	080056d4 	.word	0x080056d4
 800506c:	08005215 	.word	0x08005215
 8005070:	08005331 	.word	0x08005331
 8005074:	fffffaff 	.word	0xfffffaff
 8005078:	080057e5 	.word	0x080057e5
 800507c:	fffff6ff 	.word	0xfffff6ff

08005080 <__sccl>:
 8005080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005082:	780b      	ldrb	r3, [r1, #0]
 8005084:	0004      	movs	r4, r0
 8005086:	2b5e      	cmp	r3, #94	; 0x5e
 8005088:	d00c      	beq.n	80050a4 <__sccl+0x24>
 800508a:	1c48      	adds	r0, r1, #1
 800508c:	2100      	movs	r1, #0
 800508e:	0022      	movs	r2, r4
 8005090:	1c65      	adds	r5, r4, #1
 8005092:	35ff      	adds	r5, #255	; 0xff
 8005094:	7011      	strb	r1, [r2, #0]
 8005096:	3201      	adds	r2, #1
 8005098:	42aa      	cmp	r2, r5
 800509a:	d1fb      	bne.n	8005094 <__sccl+0x14>
 800509c:	2b00      	cmp	r3, #0
 800509e:	d105      	bne.n	80050ac <__sccl+0x2c>
 80050a0:	3801      	subs	r0, #1
 80050a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050a4:	784b      	ldrb	r3, [r1, #1]
 80050a6:	1c88      	adds	r0, r1, #2
 80050a8:	2101      	movs	r1, #1
 80050aa:	e7f0      	b.n	800508e <__sccl+0xe>
 80050ac:	2201      	movs	r2, #1
 80050ae:	262d      	movs	r6, #45	; 0x2d
 80050b0:	4051      	eors	r1, r2
 80050b2:	0002      	movs	r2, r0
 80050b4:	54e1      	strb	r1, [r4, r3]
 80050b6:	7815      	ldrb	r5, [r2, #0]
 80050b8:	1c50      	adds	r0, r2, #1
 80050ba:	2d2d      	cmp	r5, #45	; 0x2d
 80050bc:	d009      	beq.n	80050d2 <__sccl+0x52>
 80050be:	2d5d      	cmp	r5, #93	; 0x5d
 80050c0:	d0ef      	beq.n	80050a2 <__sccl+0x22>
 80050c2:	2d00      	cmp	r5, #0
 80050c4:	d101      	bne.n	80050ca <__sccl+0x4a>
 80050c6:	0010      	movs	r0, r2
 80050c8:	e7eb      	b.n	80050a2 <__sccl+0x22>
 80050ca:	002b      	movs	r3, r5
 80050cc:	e7f1      	b.n	80050b2 <__sccl+0x32>
 80050ce:	0033      	movs	r3, r6
 80050d0:	e7ef      	b.n	80050b2 <__sccl+0x32>
 80050d2:	7855      	ldrb	r5, [r2, #1]
 80050d4:	2d5d      	cmp	r5, #93	; 0x5d
 80050d6:	d0fa      	beq.n	80050ce <__sccl+0x4e>
 80050d8:	42ab      	cmp	r3, r5
 80050da:	dcf8      	bgt.n	80050ce <__sccl+0x4e>
 80050dc:	0018      	movs	r0, r3
 80050de:	3202      	adds	r2, #2
 80050e0:	3001      	adds	r0, #1
 80050e2:	5421      	strb	r1, [r4, r0]
 80050e4:	4285      	cmp	r5, r0
 80050e6:	dcfb      	bgt.n	80050e0 <__sccl+0x60>
 80050e8:	2000      	movs	r0, #0
 80050ea:	1c5f      	adds	r7, r3, #1
 80050ec:	42ab      	cmp	r3, r5
 80050ee:	da01      	bge.n	80050f4 <__sccl+0x74>
 80050f0:	1ae8      	subs	r0, r5, r3
 80050f2:	3801      	subs	r0, #1
 80050f4:	183b      	adds	r3, r7, r0
 80050f6:	e7de      	b.n	80050b6 <__sccl+0x36>

080050f8 <_strtol_l.constprop.0>:
 80050f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050fa:	b087      	sub	sp, #28
 80050fc:	001e      	movs	r6, r3
 80050fe:	9005      	str	r0, [sp, #20]
 8005100:	9101      	str	r1, [sp, #4]
 8005102:	9202      	str	r2, [sp, #8]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d045      	beq.n	8005194 <_strtol_l.constprop.0+0x9c>
 8005108:	000b      	movs	r3, r1
 800510a:	2e24      	cmp	r6, #36	; 0x24
 800510c:	d842      	bhi.n	8005194 <_strtol_l.constprop.0+0x9c>
 800510e:	4a3f      	ldr	r2, [pc, #252]	; (800520c <_strtol_l.constprop.0+0x114>)
 8005110:	2108      	movs	r1, #8
 8005112:	4694      	mov	ip, r2
 8005114:	001a      	movs	r2, r3
 8005116:	4660      	mov	r0, ip
 8005118:	7814      	ldrb	r4, [r2, #0]
 800511a:	3301      	adds	r3, #1
 800511c:	5d00      	ldrb	r0, [r0, r4]
 800511e:	001d      	movs	r5, r3
 8005120:	0007      	movs	r7, r0
 8005122:	400f      	ands	r7, r1
 8005124:	4208      	tst	r0, r1
 8005126:	d1f5      	bne.n	8005114 <_strtol_l.constprop.0+0x1c>
 8005128:	2c2d      	cmp	r4, #45	; 0x2d
 800512a:	d13a      	bne.n	80051a2 <_strtol_l.constprop.0+0xaa>
 800512c:	2701      	movs	r7, #1
 800512e:	781c      	ldrb	r4, [r3, #0]
 8005130:	1c95      	adds	r5, r2, #2
 8005132:	2e00      	cmp	r6, #0
 8005134:	d065      	beq.n	8005202 <_strtol_l.constprop.0+0x10a>
 8005136:	2e10      	cmp	r6, #16
 8005138:	d109      	bne.n	800514e <_strtol_l.constprop.0+0x56>
 800513a:	2c30      	cmp	r4, #48	; 0x30
 800513c:	d107      	bne.n	800514e <_strtol_l.constprop.0+0x56>
 800513e:	2220      	movs	r2, #32
 8005140:	782b      	ldrb	r3, [r5, #0]
 8005142:	4393      	bics	r3, r2
 8005144:	2b58      	cmp	r3, #88	; 0x58
 8005146:	d157      	bne.n	80051f8 <_strtol_l.constprop.0+0x100>
 8005148:	2610      	movs	r6, #16
 800514a:	786c      	ldrb	r4, [r5, #1]
 800514c:	3502      	adds	r5, #2
 800514e:	4b30      	ldr	r3, [pc, #192]	; (8005210 <_strtol_l.constprop.0+0x118>)
 8005150:	0031      	movs	r1, r6
 8005152:	18fb      	adds	r3, r7, r3
 8005154:	0018      	movs	r0, r3
 8005156:	9303      	str	r3, [sp, #12]
 8005158:	f7fb f86e 	bl	8000238 <__aeabi_uidivmod>
 800515c:	2300      	movs	r3, #0
 800515e:	2201      	movs	r2, #1
 8005160:	4684      	mov	ip, r0
 8005162:	0018      	movs	r0, r3
 8005164:	9104      	str	r1, [sp, #16]
 8005166:	4252      	negs	r2, r2
 8005168:	0021      	movs	r1, r4
 800516a:	3930      	subs	r1, #48	; 0x30
 800516c:	2909      	cmp	r1, #9
 800516e:	d81d      	bhi.n	80051ac <_strtol_l.constprop.0+0xb4>
 8005170:	000c      	movs	r4, r1
 8005172:	42a6      	cmp	r6, r4
 8005174:	dd28      	ble.n	80051c8 <_strtol_l.constprop.0+0xd0>
 8005176:	2b00      	cmp	r3, #0
 8005178:	db24      	blt.n	80051c4 <_strtol_l.constprop.0+0xcc>
 800517a:	0013      	movs	r3, r2
 800517c:	4584      	cmp	ip, r0
 800517e:	d306      	bcc.n	800518e <_strtol_l.constprop.0+0x96>
 8005180:	d102      	bne.n	8005188 <_strtol_l.constprop.0+0x90>
 8005182:	9904      	ldr	r1, [sp, #16]
 8005184:	42a1      	cmp	r1, r4
 8005186:	db02      	blt.n	800518e <_strtol_l.constprop.0+0x96>
 8005188:	2301      	movs	r3, #1
 800518a:	4370      	muls	r0, r6
 800518c:	1820      	adds	r0, r4, r0
 800518e:	782c      	ldrb	r4, [r5, #0]
 8005190:	3501      	adds	r5, #1
 8005192:	e7e9      	b.n	8005168 <_strtol_l.constprop.0+0x70>
 8005194:	f7ff fbbc 	bl	8004910 <__errno>
 8005198:	2316      	movs	r3, #22
 800519a:	6003      	str	r3, [r0, #0]
 800519c:	2000      	movs	r0, #0
 800519e:	b007      	add	sp, #28
 80051a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051a2:	2c2b      	cmp	r4, #43	; 0x2b
 80051a4:	d1c5      	bne.n	8005132 <_strtol_l.constprop.0+0x3a>
 80051a6:	781c      	ldrb	r4, [r3, #0]
 80051a8:	1c95      	adds	r5, r2, #2
 80051aa:	e7c2      	b.n	8005132 <_strtol_l.constprop.0+0x3a>
 80051ac:	0021      	movs	r1, r4
 80051ae:	3941      	subs	r1, #65	; 0x41
 80051b0:	2919      	cmp	r1, #25
 80051b2:	d801      	bhi.n	80051b8 <_strtol_l.constprop.0+0xc0>
 80051b4:	3c37      	subs	r4, #55	; 0x37
 80051b6:	e7dc      	b.n	8005172 <_strtol_l.constprop.0+0x7a>
 80051b8:	0021      	movs	r1, r4
 80051ba:	3961      	subs	r1, #97	; 0x61
 80051bc:	2919      	cmp	r1, #25
 80051be:	d803      	bhi.n	80051c8 <_strtol_l.constprop.0+0xd0>
 80051c0:	3c57      	subs	r4, #87	; 0x57
 80051c2:	e7d6      	b.n	8005172 <_strtol_l.constprop.0+0x7a>
 80051c4:	0013      	movs	r3, r2
 80051c6:	e7e2      	b.n	800518e <_strtol_l.constprop.0+0x96>
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	da09      	bge.n	80051e0 <_strtol_l.constprop.0+0xe8>
 80051cc:	2322      	movs	r3, #34	; 0x22
 80051ce:	9a05      	ldr	r2, [sp, #20]
 80051d0:	9803      	ldr	r0, [sp, #12]
 80051d2:	6013      	str	r3, [r2, #0]
 80051d4:	9b02      	ldr	r3, [sp, #8]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d0e1      	beq.n	800519e <_strtol_l.constprop.0+0xa6>
 80051da:	1e6b      	subs	r3, r5, #1
 80051dc:	9301      	str	r3, [sp, #4]
 80051de:	e007      	b.n	80051f0 <_strtol_l.constprop.0+0xf8>
 80051e0:	2f00      	cmp	r7, #0
 80051e2:	d000      	beq.n	80051e6 <_strtol_l.constprop.0+0xee>
 80051e4:	4240      	negs	r0, r0
 80051e6:	9a02      	ldr	r2, [sp, #8]
 80051e8:	2a00      	cmp	r2, #0
 80051ea:	d0d8      	beq.n	800519e <_strtol_l.constprop.0+0xa6>
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d1f4      	bne.n	80051da <_strtol_l.constprop.0+0xe2>
 80051f0:	9b02      	ldr	r3, [sp, #8]
 80051f2:	9a01      	ldr	r2, [sp, #4]
 80051f4:	601a      	str	r2, [r3, #0]
 80051f6:	e7d2      	b.n	800519e <_strtol_l.constprop.0+0xa6>
 80051f8:	2430      	movs	r4, #48	; 0x30
 80051fa:	2e00      	cmp	r6, #0
 80051fc:	d1a7      	bne.n	800514e <_strtol_l.constprop.0+0x56>
 80051fe:	3608      	adds	r6, #8
 8005200:	e7a5      	b.n	800514e <_strtol_l.constprop.0+0x56>
 8005202:	2c30      	cmp	r4, #48	; 0x30
 8005204:	d09b      	beq.n	800513e <_strtol_l.constprop.0+0x46>
 8005206:	260a      	movs	r6, #10
 8005208:	e7a1      	b.n	800514e <_strtol_l.constprop.0+0x56>
 800520a:	46c0      	nop			; (mov r8, r8)
 800520c:	080057f8 	.word	0x080057f8
 8005210:	7fffffff 	.word	0x7fffffff

08005214 <_strtol_r>:
 8005214:	b510      	push	{r4, lr}
 8005216:	f7ff ff6f 	bl	80050f8 <_strtol_l.constprop.0>
 800521a:	bd10      	pop	{r4, pc}

0800521c <_strtoul_l.constprop.0>:
 800521c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800521e:	b087      	sub	sp, #28
 8005220:	9202      	str	r2, [sp, #8]
 8005222:	4a42      	ldr	r2, [pc, #264]	; (800532c <_strtoul_l.constprop.0+0x110>)
 8005224:	001e      	movs	r6, r3
 8005226:	9101      	str	r1, [sp, #4]
 8005228:	000b      	movs	r3, r1
 800522a:	4694      	mov	ip, r2
 800522c:	2108      	movs	r1, #8
 800522e:	9005      	str	r0, [sp, #20]
 8005230:	001a      	movs	r2, r3
 8005232:	4660      	mov	r0, ip
 8005234:	7814      	ldrb	r4, [r2, #0]
 8005236:	3301      	adds	r3, #1
 8005238:	5d00      	ldrb	r0, [r0, r4]
 800523a:	001d      	movs	r5, r3
 800523c:	0007      	movs	r7, r0
 800523e:	400f      	ands	r7, r1
 8005240:	4208      	tst	r0, r1
 8005242:	d1f5      	bne.n	8005230 <_strtoul_l.constprop.0+0x14>
 8005244:	2c2d      	cmp	r4, #45	; 0x2d
 8005246:	d13a      	bne.n	80052be <_strtoul_l.constprop.0+0xa2>
 8005248:	2701      	movs	r7, #1
 800524a:	781c      	ldrb	r4, [r3, #0]
 800524c:	1c95      	adds	r5, r2, #2
 800524e:	2e00      	cmp	r6, #0
 8005250:	d067      	beq.n	8005322 <_strtoul_l.constprop.0+0x106>
 8005252:	2e10      	cmp	r6, #16
 8005254:	d109      	bne.n	800526a <_strtoul_l.constprop.0+0x4e>
 8005256:	2c30      	cmp	r4, #48	; 0x30
 8005258:	d107      	bne.n	800526a <_strtoul_l.constprop.0+0x4e>
 800525a:	2220      	movs	r2, #32
 800525c:	782b      	ldrb	r3, [r5, #0]
 800525e:	4393      	bics	r3, r2
 8005260:	2b58      	cmp	r3, #88	; 0x58
 8005262:	d159      	bne.n	8005318 <_strtoul_l.constprop.0+0xfc>
 8005264:	2610      	movs	r6, #16
 8005266:	786c      	ldrb	r4, [r5, #1]
 8005268:	3502      	adds	r5, #2
 800526a:	2001      	movs	r0, #1
 800526c:	0031      	movs	r1, r6
 800526e:	4240      	negs	r0, r0
 8005270:	f7fa ff5c 	bl	800012c <__udivsi3>
 8005274:	9003      	str	r0, [sp, #12]
 8005276:	2001      	movs	r0, #1
 8005278:	0031      	movs	r1, r6
 800527a:	4240      	negs	r0, r0
 800527c:	f7fa ffdc 	bl	8000238 <__aeabi_uidivmod>
 8005280:	2300      	movs	r3, #0
 8005282:	9104      	str	r1, [sp, #16]
 8005284:	2101      	movs	r1, #1
 8005286:	2201      	movs	r2, #1
 8005288:	0018      	movs	r0, r3
 800528a:	468c      	mov	ip, r1
 800528c:	4252      	negs	r2, r2
 800528e:	0021      	movs	r1, r4
 8005290:	3930      	subs	r1, #48	; 0x30
 8005292:	2909      	cmp	r1, #9
 8005294:	d818      	bhi.n	80052c8 <_strtoul_l.constprop.0+0xac>
 8005296:	000c      	movs	r4, r1
 8005298:	42a6      	cmp	r6, r4
 800529a:	dd23      	ble.n	80052e4 <_strtoul_l.constprop.0+0xc8>
 800529c:	2b00      	cmp	r3, #0
 800529e:	db1f      	blt.n	80052e0 <_strtoul_l.constprop.0+0xc4>
 80052a0:	9903      	ldr	r1, [sp, #12]
 80052a2:	0013      	movs	r3, r2
 80052a4:	4281      	cmp	r1, r0
 80052a6:	d307      	bcc.n	80052b8 <_strtoul_l.constprop.0+0x9c>
 80052a8:	d103      	bne.n	80052b2 <_strtoul_l.constprop.0+0x96>
 80052aa:	9904      	ldr	r1, [sp, #16]
 80052ac:	0013      	movs	r3, r2
 80052ae:	42a1      	cmp	r1, r4
 80052b0:	db02      	blt.n	80052b8 <_strtoul_l.constprop.0+0x9c>
 80052b2:	4663      	mov	r3, ip
 80052b4:	4370      	muls	r0, r6
 80052b6:	1820      	adds	r0, r4, r0
 80052b8:	782c      	ldrb	r4, [r5, #0]
 80052ba:	3501      	adds	r5, #1
 80052bc:	e7e7      	b.n	800528e <_strtoul_l.constprop.0+0x72>
 80052be:	2c2b      	cmp	r4, #43	; 0x2b
 80052c0:	d1c5      	bne.n	800524e <_strtoul_l.constprop.0+0x32>
 80052c2:	781c      	ldrb	r4, [r3, #0]
 80052c4:	1c95      	adds	r5, r2, #2
 80052c6:	e7c2      	b.n	800524e <_strtoul_l.constprop.0+0x32>
 80052c8:	0021      	movs	r1, r4
 80052ca:	3941      	subs	r1, #65	; 0x41
 80052cc:	2919      	cmp	r1, #25
 80052ce:	d801      	bhi.n	80052d4 <_strtoul_l.constprop.0+0xb8>
 80052d0:	3c37      	subs	r4, #55	; 0x37
 80052d2:	e7e1      	b.n	8005298 <_strtoul_l.constprop.0+0x7c>
 80052d4:	0021      	movs	r1, r4
 80052d6:	3961      	subs	r1, #97	; 0x61
 80052d8:	2919      	cmp	r1, #25
 80052da:	d803      	bhi.n	80052e4 <_strtoul_l.constprop.0+0xc8>
 80052dc:	3c57      	subs	r4, #87	; 0x57
 80052de:	e7db      	b.n	8005298 <_strtoul_l.constprop.0+0x7c>
 80052e0:	0013      	movs	r3, r2
 80052e2:	e7e9      	b.n	80052b8 <_strtoul_l.constprop.0+0x9c>
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	da09      	bge.n	80052fc <_strtoul_l.constprop.0+0xe0>
 80052e8:	2322      	movs	r3, #34	; 0x22
 80052ea:	2001      	movs	r0, #1
 80052ec:	9a05      	ldr	r2, [sp, #20]
 80052ee:	4240      	negs	r0, r0
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	9b02      	ldr	r3, [sp, #8]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d109      	bne.n	800530c <_strtoul_l.constprop.0+0xf0>
 80052f8:	b007      	add	sp, #28
 80052fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052fc:	2f00      	cmp	r7, #0
 80052fe:	d000      	beq.n	8005302 <_strtoul_l.constprop.0+0xe6>
 8005300:	4240      	negs	r0, r0
 8005302:	9a02      	ldr	r2, [sp, #8]
 8005304:	2a00      	cmp	r2, #0
 8005306:	d0f7      	beq.n	80052f8 <_strtoul_l.constprop.0+0xdc>
 8005308:	2b00      	cmp	r3, #0
 800530a:	d001      	beq.n	8005310 <_strtoul_l.constprop.0+0xf4>
 800530c:	1e6b      	subs	r3, r5, #1
 800530e:	9301      	str	r3, [sp, #4]
 8005310:	9b02      	ldr	r3, [sp, #8]
 8005312:	9a01      	ldr	r2, [sp, #4]
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	e7ef      	b.n	80052f8 <_strtoul_l.constprop.0+0xdc>
 8005318:	2430      	movs	r4, #48	; 0x30
 800531a:	2e00      	cmp	r6, #0
 800531c:	d1a5      	bne.n	800526a <_strtoul_l.constprop.0+0x4e>
 800531e:	3608      	adds	r6, #8
 8005320:	e7a3      	b.n	800526a <_strtoul_l.constprop.0+0x4e>
 8005322:	2c30      	cmp	r4, #48	; 0x30
 8005324:	d099      	beq.n	800525a <_strtoul_l.constprop.0+0x3e>
 8005326:	260a      	movs	r6, #10
 8005328:	e79f      	b.n	800526a <_strtoul_l.constprop.0+0x4e>
 800532a:	46c0      	nop			; (mov r8, r8)
 800532c:	080057f8 	.word	0x080057f8

08005330 <_strtoul_r>:
 8005330:	b510      	push	{r4, lr}
 8005332:	f7ff ff73 	bl	800521c <_strtoul_l.constprop.0>
 8005336:	bd10      	pop	{r4, pc}

08005338 <__submore>:
 8005338:	000b      	movs	r3, r1
 800533a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800533c:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 800533e:	3344      	adds	r3, #68	; 0x44
 8005340:	000c      	movs	r4, r1
 8005342:	429d      	cmp	r5, r3
 8005344:	d11c      	bne.n	8005380 <__submore+0x48>
 8005346:	2680      	movs	r6, #128	; 0x80
 8005348:	00f6      	lsls	r6, r6, #3
 800534a:	0031      	movs	r1, r6
 800534c:	f000 f8ac 	bl	80054a8 <_malloc_r>
 8005350:	2800      	cmp	r0, #0
 8005352:	d102      	bne.n	800535a <__submore+0x22>
 8005354:	2001      	movs	r0, #1
 8005356:	4240      	negs	r0, r0
 8005358:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800535a:	0023      	movs	r3, r4
 800535c:	6360      	str	r0, [r4, #52]	; 0x34
 800535e:	63a6      	str	r6, [r4, #56]	; 0x38
 8005360:	3346      	adds	r3, #70	; 0x46
 8005362:	781a      	ldrb	r2, [r3, #0]
 8005364:	4b10      	ldr	r3, [pc, #64]	; (80053a8 <__submore+0x70>)
 8005366:	54c2      	strb	r2, [r0, r3]
 8005368:	0023      	movs	r3, r4
 800536a:	3345      	adds	r3, #69	; 0x45
 800536c:	781a      	ldrb	r2, [r3, #0]
 800536e:	4b0f      	ldr	r3, [pc, #60]	; (80053ac <__submore+0x74>)
 8005370:	54c2      	strb	r2, [r0, r3]
 8005372:	782a      	ldrb	r2, [r5, #0]
 8005374:	4b0e      	ldr	r3, [pc, #56]	; (80053b0 <__submore+0x78>)
 8005376:	54c2      	strb	r2, [r0, r3]
 8005378:	18c0      	adds	r0, r0, r3
 800537a:	6020      	str	r0, [r4, #0]
 800537c:	2000      	movs	r0, #0
 800537e:	e7eb      	b.n	8005358 <__submore+0x20>
 8005380:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 8005382:	0029      	movs	r1, r5
 8005384:	0073      	lsls	r3, r6, #1
 8005386:	001a      	movs	r2, r3
 8005388:	9301      	str	r3, [sp, #4]
 800538a:	f000 f903 	bl	8005594 <_realloc_r>
 800538e:	1e05      	subs	r5, r0, #0
 8005390:	d0e0      	beq.n	8005354 <__submore+0x1c>
 8005392:	1987      	adds	r7, r0, r6
 8005394:	0001      	movs	r1, r0
 8005396:	0032      	movs	r2, r6
 8005398:	0038      	movs	r0, r7
 800539a:	f7ff fae3 	bl	8004964 <memcpy>
 800539e:	9b01      	ldr	r3, [sp, #4]
 80053a0:	6027      	str	r7, [r4, #0]
 80053a2:	6365      	str	r5, [r4, #52]	; 0x34
 80053a4:	63a3      	str	r3, [r4, #56]	; 0x38
 80053a6:	e7e9      	b.n	800537c <__submore+0x44>
 80053a8:	000003ff 	.word	0x000003ff
 80053ac:	000003fe 	.word	0x000003fe
 80053b0:	000003fd 	.word	0x000003fd

080053b4 <__retarget_lock_acquire_recursive>:
 80053b4:	4770      	bx	lr

080053b6 <__retarget_lock_release_recursive>:
 80053b6:	4770      	bx	lr

080053b8 <memchr>:
 80053b8:	b2c9      	uxtb	r1, r1
 80053ba:	1882      	adds	r2, r0, r2
 80053bc:	4290      	cmp	r0, r2
 80053be:	d101      	bne.n	80053c4 <memchr+0xc>
 80053c0:	2000      	movs	r0, #0
 80053c2:	4770      	bx	lr
 80053c4:	7803      	ldrb	r3, [r0, #0]
 80053c6:	428b      	cmp	r3, r1
 80053c8:	d0fb      	beq.n	80053c2 <memchr+0xa>
 80053ca:	3001      	adds	r0, #1
 80053cc:	e7f6      	b.n	80053bc <memchr+0x4>
	...

080053d0 <_free_r>:
 80053d0:	b570      	push	{r4, r5, r6, lr}
 80053d2:	0005      	movs	r5, r0
 80053d4:	2900      	cmp	r1, #0
 80053d6:	d010      	beq.n	80053fa <_free_r+0x2a>
 80053d8:	1f0c      	subs	r4, r1, #4
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	da00      	bge.n	80053e2 <_free_r+0x12>
 80053e0:	18e4      	adds	r4, r4, r3
 80053e2:	0028      	movs	r0, r5
 80053e4:	f000 f918 	bl	8005618 <__malloc_lock>
 80053e8:	4a1d      	ldr	r2, [pc, #116]	; (8005460 <_free_r+0x90>)
 80053ea:	6813      	ldr	r3, [r2, #0]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d105      	bne.n	80053fc <_free_r+0x2c>
 80053f0:	6063      	str	r3, [r4, #4]
 80053f2:	6014      	str	r4, [r2, #0]
 80053f4:	0028      	movs	r0, r5
 80053f6:	f000 f917 	bl	8005628 <__malloc_unlock>
 80053fa:	bd70      	pop	{r4, r5, r6, pc}
 80053fc:	42a3      	cmp	r3, r4
 80053fe:	d908      	bls.n	8005412 <_free_r+0x42>
 8005400:	6821      	ldr	r1, [r4, #0]
 8005402:	1860      	adds	r0, r4, r1
 8005404:	4283      	cmp	r3, r0
 8005406:	d1f3      	bne.n	80053f0 <_free_r+0x20>
 8005408:	6818      	ldr	r0, [r3, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	1841      	adds	r1, r0, r1
 800540e:	6021      	str	r1, [r4, #0]
 8005410:	e7ee      	b.n	80053f0 <_free_r+0x20>
 8005412:	001a      	movs	r2, r3
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d001      	beq.n	800541e <_free_r+0x4e>
 800541a:	42a3      	cmp	r3, r4
 800541c:	d9f9      	bls.n	8005412 <_free_r+0x42>
 800541e:	6811      	ldr	r1, [r2, #0]
 8005420:	1850      	adds	r0, r2, r1
 8005422:	42a0      	cmp	r0, r4
 8005424:	d10b      	bne.n	800543e <_free_r+0x6e>
 8005426:	6820      	ldr	r0, [r4, #0]
 8005428:	1809      	adds	r1, r1, r0
 800542a:	1850      	adds	r0, r2, r1
 800542c:	6011      	str	r1, [r2, #0]
 800542e:	4283      	cmp	r3, r0
 8005430:	d1e0      	bne.n	80053f4 <_free_r+0x24>
 8005432:	6818      	ldr	r0, [r3, #0]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	1841      	adds	r1, r0, r1
 8005438:	6011      	str	r1, [r2, #0]
 800543a:	6053      	str	r3, [r2, #4]
 800543c:	e7da      	b.n	80053f4 <_free_r+0x24>
 800543e:	42a0      	cmp	r0, r4
 8005440:	d902      	bls.n	8005448 <_free_r+0x78>
 8005442:	230c      	movs	r3, #12
 8005444:	602b      	str	r3, [r5, #0]
 8005446:	e7d5      	b.n	80053f4 <_free_r+0x24>
 8005448:	6821      	ldr	r1, [r4, #0]
 800544a:	1860      	adds	r0, r4, r1
 800544c:	4283      	cmp	r3, r0
 800544e:	d103      	bne.n	8005458 <_free_r+0x88>
 8005450:	6818      	ldr	r0, [r3, #0]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	1841      	adds	r1, r0, r1
 8005456:	6021      	str	r1, [r4, #0]
 8005458:	6063      	str	r3, [r4, #4]
 800545a:	6054      	str	r4, [r2, #4]
 800545c:	e7ca      	b.n	80053f4 <_free_r+0x24>
 800545e:	46c0      	nop			; (mov r8, r8)
 8005460:	20000a14 	.word	0x20000a14

08005464 <sbrk_aligned>:
 8005464:	b570      	push	{r4, r5, r6, lr}
 8005466:	4e0f      	ldr	r6, [pc, #60]	; (80054a4 <sbrk_aligned+0x40>)
 8005468:	000d      	movs	r5, r1
 800546a:	6831      	ldr	r1, [r6, #0]
 800546c:	0004      	movs	r4, r0
 800546e:	2900      	cmp	r1, #0
 8005470:	d102      	bne.n	8005478 <sbrk_aligned+0x14>
 8005472:	f000 f8bf 	bl	80055f4 <_sbrk_r>
 8005476:	6030      	str	r0, [r6, #0]
 8005478:	0029      	movs	r1, r5
 800547a:	0020      	movs	r0, r4
 800547c:	f000 f8ba 	bl	80055f4 <_sbrk_r>
 8005480:	1c43      	adds	r3, r0, #1
 8005482:	d00a      	beq.n	800549a <sbrk_aligned+0x36>
 8005484:	2303      	movs	r3, #3
 8005486:	1cc5      	adds	r5, r0, #3
 8005488:	439d      	bics	r5, r3
 800548a:	42a8      	cmp	r0, r5
 800548c:	d007      	beq.n	800549e <sbrk_aligned+0x3a>
 800548e:	1a29      	subs	r1, r5, r0
 8005490:	0020      	movs	r0, r4
 8005492:	f000 f8af 	bl	80055f4 <_sbrk_r>
 8005496:	1c43      	adds	r3, r0, #1
 8005498:	d101      	bne.n	800549e <sbrk_aligned+0x3a>
 800549a:	2501      	movs	r5, #1
 800549c:	426d      	negs	r5, r5
 800549e:	0028      	movs	r0, r5
 80054a0:	bd70      	pop	{r4, r5, r6, pc}
 80054a2:	46c0      	nop			; (mov r8, r8)
 80054a4:	20000a18 	.word	0x20000a18

080054a8 <_malloc_r>:
 80054a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054aa:	2203      	movs	r2, #3
 80054ac:	1ccb      	adds	r3, r1, #3
 80054ae:	4393      	bics	r3, r2
 80054b0:	3308      	adds	r3, #8
 80054b2:	0006      	movs	r6, r0
 80054b4:	001f      	movs	r7, r3
 80054b6:	2b0c      	cmp	r3, #12
 80054b8:	d232      	bcs.n	8005520 <_malloc_r+0x78>
 80054ba:	270c      	movs	r7, #12
 80054bc:	42b9      	cmp	r1, r7
 80054be:	d831      	bhi.n	8005524 <_malloc_r+0x7c>
 80054c0:	0030      	movs	r0, r6
 80054c2:	f000 f8a9 	bl	8005618 <__malloc_lock>
 80054c6:	4d32      	ldr	r5, [pc, #200]	; (8005590 <_malloc_r+0xe8>)
 80054c8:	682b      	ldr	r3, [r5, #0]
 80054ca:	001c      	movs	r4, r3
 80054cc:	2c00      	cmp	r4, #0
 80054ce:	d12e      	bne.n	800552e <_malloc_r+0x86>
 80054d0:	0039      	movs	r1, r7
 80054d2:	0030      	movs	r0, r6
 80054d4:	f7ff ffc6 	bl	8005464 <sbrk_aligned>
 80054d8:	0004      	movs	r4, r0
 80054da:	1c43      	adds	r3, r0, #1
 80054dc:	d11e      	bne.n	800551c <_malloc_r+0x74>
 80054de:	682c      	ldr	r4, [r5, #0]
 80054e0:	0025      	movs	r5, r4
 80054e2:	2d00      	cmp	r5, #0
 80054e4:	d14a      	bne.n	800557c <_malloc_r+0xd4>
 80054e6:	6823      	ldr	r3, [r4, #0]
 80054e8:	0029      	movs	r1, r5
 80054ea:	18e3      	adds	r3, r4, r3
 80054ec:	0030      	movs	r0, r6
 80054ee:	9301      	str	r3, [sp, #4]
 80054f0:	f000 f880 	bl	80055f4 <_sbrk_r>
 80054f4:	9b01      	ldr	r3, [sp, #4]
 80054f6:	4283      	cmp	r3, r0
 80054f8:	d143      	bne.n	8005582 <_malloc_r+0xda>
 80054fa:	6823      	ldr	r3, [r4, #0]
 80054fc:	3703      	adds	r7, #3
 80054fe:	1aff      	subs	r7, r7, r3
 8005500:	2303      	movs	r3, #3
 8005502:	439f      	bics	r7, r3
 8005504:	3708      	adds	r7, #8
 8005506:	2f0c      	cmp	r7, #12
 8005508:	d200      	bcs.n	800550c <_malloc_r+0x64>
 800550a:	270c      	movs	r7, #12
 800550c:	0039      	movs	r1, r7
 800550e:	0030      	movs	r0, r6
 8005510:	f7ff ffa8 	bl	8005464 <sbrk_aligned>
 8005514:	1c43      	adds	r3, r0, #1
 8005516:	d034      	beq.n	8005582 <_malloc_r+0xda>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	19df      	adds	r7, r3, r7
 800551c:	6027      	str	r7, [r4, #0]
 800551e:	e013      	b.n	8005548 <_malloc_r+0xa0>
 8005520:	2b00      	cmp	r3, #0
 8005522:	dacb      	bge.n	80054bc <_malloc_r+0x14>
 8005524:	230c      	movs	r3, #12
 8005526:	2500      	movs	r5, #0
 8005528:	6033      	str	r3, [r6, #0]
 800552a:	0028      	movs	r0, r5
 800552c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800552e:	6822      	ldr	r2, [r4, #0]
 8005530:	1bd1      	subs	r1, r2, r7
 8005532:	d420      	bmi.n	8005576 <_malloc_r+0xce>
 8005534:	290b      	cmp	r1, #11
 8005536:	d917      	bls.n	8005568 <_malloc_r+0xc0>
 8005538:	19e2      	adds	r2, r4, r7
 800553a:	6027      	str	r7, [r4, #0]
 800553c:	42a3      	cmp	r3, r4
 800553e:	d111      	bne.n	8005564 <_malloc_r+0xbc>
 8005540:	602a      	str	r2, [r5, #0]
 8005542:	6863      	ldr	r3, [r4, #4]
 8005544:	6011      	str	r1, [r2, #0]
 8005546:	6053      	str	r3, [r2, #4]
 8005548:	0030      	movs	r0, r6
 800554a:	0025      	movs	r5, r4
 800554c:	f000 f86c 	bl	8005628 <__malloc_unlock>
 8005550:	2207      	movs	r2, #7
 8005552:	350b      	adds	r5, #11
 8005554:	1d23      	adds	r3, r4, #4
 8005556:	4395      	bics	r5, r2
 8005558:	1aea      	subs	r2, r5, r3
 800555a:	429d      	cmp	r5, r3
 800555c:	d0e5      	beq.n	800552a <_malloc_r+0x82>
 800555e:	1b5b      	subs	r3, r3, r5
 8005560:	50a3      	str	r3, [r4, r2]
 8005562:	e7e2      	b.n	800552a <_malloc_r+0x82>
 8005564:	605a      	str	r2, [r3, #4]
 8005566:	e7ec      	b.n	8005542 <_malloc_r+0x9a>
 8005568:	6862      	ldr	r2, [r4, #4]
 800556a:	42a3      	cmp	r3, r4
 800556c:	d101      	bne.n	8005572 <_malloc_r+0xca>
 800556e:	602a      	str	r2, [r5, #0]
 8005570:	e7ea      	b.n	8005548 <_malloc_r+0xa0>
 8005572:	605a      	str	r2, [r3, #4]
 8005574:	e7e8      	b.n	8005548 <_malloc_r+0xa0>
 8005576:	0023      	movs	r3, r4
 8005578:	6864      	ldr	r4, [r4, #4]
 800557a:	e7a7      	b.n	80054cc <_malloc_r+0x24>
 800557c:	002c      	movs	r4, r5
 800557e:	686d      	ldr	r5, [r5, #4]
 8005580:	e7af      	b.n	80054e2 <_malloc_r+0x3a>
 8005582:	230c      	movs	r3, #12
 8005584:	0030      	movs	r0, r6
 8005586:	6033      	str	r3, [r6, #0]
 8005588:	f000 f84e 	bl	8005628 <__malloc_unlock>
 800558c:	e7cd      	b.n	800552a <_malloc_r+0x82>
 800558e:	46c0      	nop			; (mov r8, r8)
 8005590:	20000a14 	.word	0x20000a14

08005594 <_realloc_r>:
 8005594:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005596:	0007      	movs	r7, r0
 8005598:	000e      	movs	r6, r1
 800559a:	0014      	movs	r4, r2
 800559c:	2900      	cmp	r1, #0
 800559e:	d105      	bne.n	80055ac <_realloc_r+0x18>
 80055a0:	0011      	movs	r1, r2
 80055a2:	f7ff ff81 	bl	80054a8 <_malloc_r>
 80055a6:	0005      	movs	r5, r0
 80055a8:	0028      	movs	r0, r5
 80055aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80055ac:	2a00      	cmp	r2, #0
 80055ae:	d103      	bne.n	80055b8 <_realloc_r+0x24>
 80055b0:	f7ff ff0e 	bl	80053d0 <_free_r>
 80055b4:	0025      	movs	r5, r4
 80055b6:	e7f7      	b.n	80055a8 <_realloc_r+0x14>
 80055b8:	f000 f83e 	bl	8005638 <_malloc_usable_size_r>
 80055bc:	9001      	str	r0, [sp, #4]
 80055be:	4284      	cmp	r4, r0
 80055c0:	d803      	bhi.n	80055ca <_realloc_r+0x36>
 80055c2:	0035      	movs	r5, r6
 80055c4:	0843      	lsrs	r3, r0, #1
 80055c6:	42a3      	cmp	r3, r4
 80055c8:	d3ee      	bcc.n	80055a8 <_realloc_r+0x14>
 80055ca:	0021      	movs	r1, r4
 80055cc:	0038      	movs	r0, r7
 80055ce:	f7ff ff6b 	bl	80054a8 <_malloc_r>
 80055d2:	1e05      	subs	r5, r0, #0
 80055d4:	d0e8      	beq.n	80055a8 <_realloc_r+0x14>
 80055d6:	9b01      	ldr	r3, [sp, #4]
 80055d8:	0022      	movs	r2, r4
 80055da:	429c      	cmp	r4, r3
 80055dc:	d900      	bls.n	80055e0 <_realloc_r+0x4c>
 80055de:	001a      	movs	r2, r3
 80055e0:	0031      	movs	r1, r6
 80055e2:	0028      	movs	r0, r5
 80055e4:	f7ff f9be 	bl	8004964 <memcpy>
 80055e8:	0031      	movs	r1, r6
 80055ea:	0038      	movs	r0, r7
 80055ec:	f7ff fef0 	bl	80053d0 <_free_r>
 80055f0:	e7da      	b.n	80055a8 <_realloc_r+0x14>
	...

080055f4 <_sbrk_r>:
 80055f4:	2300      	movs	r3, #0
 80055f6:	b570      	push	{r4, r5, r6, lr}
 80055f8:	4d06      	ldr	r5, [pc, #24]	; (8005614 <_sbrk_r+0x20>)
 80055fa:	0004      	movs	r4, r0
 80055fc:	0008      	movs	r0, r1
 80055fe:	602b      	str	r3, [r5, #0]
 8005600:	f7fb fc1c 	bl	8000e3c <_sbrk>
 8005604:	1c43      	adds	r3, r0, #1
 8005606:	d103      	bne.n	8005610 <_sbrk_r+0x1c>
 8005608:	682b      	ldr	r3, [r5, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d000      	beq.n	8005610 <_sbrk_r+0x1c>
 800560e:	6023      	str	r3, [r4, #0]
 8005610:	bd70      	pop	{r4, r5, r6, pc}
 8005612:	46c0      	nop			; (mov r8, r8)
 8005614:	20000a0c 	.word	0x20000a0c

08005618 <__malloc_lock>:
 8005618:	b510      	push	{r4, lr}
 800561a:	4802      	ldr	r0, [pc, #8]	; (8005624 <__malloc_lock+0xc>)
 800561c:	f7ff feca 	bl	80053b4 <__retarget_lock_acquire_recursive>
 8005620:	bd10      	pop	{r4, pc}
 8005622:	46c0      	nop			; (mov r8, r8)
 8005624:	20000a10 	.word	0x20000a10

08005628 <__malloc_unlock>:
 8005628:	b510      	push	{r4, lr}
 800562a:	4802      	ldr	r0, [pc, #8]	; (8005634 <__malloc_unlock+0xc>)
 800562c:	f7ff fec3 	bl	80053b6 <__retarget_lock_release_recursive>
 8005630:	bd10      	pop	{r4, pc}
 8005632:	46c0      	nop			; (mov r8, r8)
 8005634:	20000a10 	.word	0x20000a10

08005638 <_malloc_usable_size_r>:
 8005638:	1f0b      	subs	r3, r1, #4
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	1f18      	subs	r0, r3, #4
 800563e:	2b00      	cmp	r3, #0
 8005640:	da01      	bge.n	8005646 <_malloc_usable_size_r+0xe>
 8005642:	580b      	ldr	r3, [r1, r0]
 8005644:	18c0      	adds	r0, r0, r3
 8005646:	4770      	bx	lr

08005648 <_init>:
 8005648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564a:	46c0      	nop			; (mov r8, r8)
 800564c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800564e:	bc08      	pop	{r3}
 8005650:	469e      	mov	lr, r3
 8005652:	4770      	bx	lr

08005654 <_fini>:
 8005654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005656:	46c0      	nop			; (mov r8, r8)
 8005658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800565a:	bc08      	pop	{r3}
 800565c:	469e      	mov	lr, r3
 800565e:	4770      	bx	lr
