Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 28 18:36:51 2023
| Host         : LAPTOP-PT3593SA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                28          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1380        
TIMING-18  Warning           Missing input or output delay                              21          
TIMING-20  Warning           Non-clocked latch                                          3           
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.794        0.000                      0                56020        0.048        0.000                      0                56020        3.750        0.000                       0                  7319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.794        0.000                      0                56020        0.048        0.000                      0                56020        3.750        0.000                       0                  7319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 4.041ns (44.635%)  route 5.012ns (55.365%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_10_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.731    10.247    ram0/RAM_reg_1_10_n_35
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  ram0/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.449    10.820    ram0/data_o[10]
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.944 f  ram0/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.636    11.579    ram0/rgb_reg[11]_i_86_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.703 r  ram0/rgb_reg[11]_i_46/O
                         net (fo=13, routed)          0.622    12.326    ram23/rgb_reg[11]_i_8
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.124    12.450 r  ram23/rgb_reg[11]_i_22/O
                         net (fo=13, routed)          0.845    13.294    ram23/rgb_reg[11]_i_47
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  ram23/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.665    14.084    ram26/rgb_reg_reg[0]_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.208 r  ram26/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.208    ram26_n_11
    SLICE_X37Y41         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.031    15.001    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 4.041ns (44.904%)  route 4.958ns (55.096%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_10_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.731    10.247    ram0/RAM_reg_1_10_n_35
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  ram0/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.449    10.820    ram0/data_o[10]
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.944 f  ram0/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.636    11.579    ram0/rgb_reg[11]_i_86_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.703 r  ram0/rgb_reg[11]_i_46/O
                         net (fo=13, routed)          0.622    12.326    ram23/rgb_reg[11]_i_8
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.124    12.450 r  ram23/rgb_reg[11]_i_22/O
                         net (fo=13, routed)          0.488    12.938    ram28/rgb_reg_reg[1]
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.062 r  ram28/rgb_reg[11]_i_8/O
                         net (fo=12, routed)          0.968    14.029    ram26/rgb_reg_reg[1]_2
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.153 r  ram26/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.153    ram26_n_9
    SLICE_X43Y39         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.971    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.032    15.003    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 4.041ns (45.108%)  route 4.918ns (54.892%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_10_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.731    10.247    ram0/RAM_reg_1_10_n_35
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  ram0/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.449    10.820    ram0/data_o[10]
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.944 f  ram0/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.636    11.579    ram0/rgb_reg[11]_i_86_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.703 r  ram0/rgb_reg[11]_i_46/O
                         net (fo=13, routed)          0.622    12.326    ram23/rgb_reg[11]_i_8
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.124    12.450 r  ram23/rgb_reg[11]_i_22/O
                         net (fo=13, routed)          0.488    12.938    ram28/rgb_reg_reg[1]
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.062 r  ram28/rgb_reg[11]_i_8/O
                         net (fo=12, routed)          0.927    13.989    ram26/rgb_reg_reg[1]_2
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.113 r  ram26/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.113    ram26_n_7
    SLICE_X39Y42         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.031    15.001    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 4.041ns (45.212%)  route 4.897ns (54.788%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_10_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.731    10.247    ram0/RAM_reg_1_10_n_35
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  ram0/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.449    10.820    ram0/data_o[10]
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.944 f  ram0/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.636    11.579    ram0/rgb_reg[11]_i_86_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.703 r  ram0/rgb_reg[11]_i_46/O
                         net (fo=13, routed)          0.622    12.326    ram23/rgb_reg[11]_i_8
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.124    12.450 r  ram23/rgb_reg[11]_i_22/O
                         net (fo=13, routed)          0.488    12.938    ram28/rgb_reg_reg[1]
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.062 r  ram28/rgb_reg[11]_i_8/O
                         net (fo=12, routed)          0.906    13.968    ram26/rgb_reg_reg[1]_2
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124    14.092 r  ram26/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.092    ram26_n_3
    SLICE_X39Y38         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.445    14.817    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.031    14.999    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 4.041ns (45.347%)  route 4.870ns (54.653%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_10_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.731    10.247    ram0/RAM_reg_1_10_n_35
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  ram0/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.449    10.820    ram0/data_o[10]
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.944 f  ram0/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.636    11.579    ram0/rgb_reg[11]_i_86_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.703 r  ram0/rgb_reg[11]_i_46/O
                         net (fo=13, routed)          0.622    12.326    ram23/rgb_reg[11]_i_8
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.124    12.450 r  ram23/rgb_reg[11]_i_22/O
                         net (fo=13, routed)          0.488    12.938    ram28/rgb_reg_reg[1]
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.062 r  ram28/rgb_reg[11]_i_8/O
                         net (fo=12, routed)          0.880    13.941    ram26/rgb_reg_reg[1]_2
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.124    14.065 r  ram26/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.065    ram26_n_1
    SLICE_X43Y38         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)        0.032    15.002    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 4.041ns (45.631%)  route 4.815ns (54.369%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_10_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.731    10.247    ram0/RAM_reg_1_10_n_35
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  ram0/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.449    10.820    ram0/data_o[10]
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.944 f  ram0/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.636    11.579    ram0/rgb_reg[11]_i_86_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.703 r  ram0/rgb_reg[11]_i_46/O
                         net (fo=13, routed)          0.622    12.326    ram23/rgb_reg[11]_i_8
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.124    12.450 r  ram23/rgb_reg[11]_i_22/O
                         net (fo=13, routed)          0.918    13.367    ram23/rgb_reg[11]_i_47
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.491 r  ram23/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.395    13.886    ram26/rgb_reg_reg[11]_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I3_O)        0.124    14.010 r  ram26/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    14.010    ram26_n_0
    SLICE_X43Y39         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.971    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.029    15.000    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.041ns (46.045%)  route 4.735ns (53.955%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_10_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.731    10.247    ram0/RAM_reg_1_10_n_35
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  ram0/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.449    10.820    ram0/data_o[10]
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.944 f  ram0/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.636    11.579    ram0/rgb_reg[11]_i_86_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.703 r  ram0/rgb_reg[11]_i_46/O
                         net (fo=13, routed)          0.622    12.326    ram23/rgb_reg[11]_i_8
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.124    12.450 r  ram23/rgb_reg[11]_i_22/O
                         net (fo=13, routed)          0.835    13.284    ram23/rgb_reg[11]_i_47
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.408 r  ram23/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.398    13.806    ram26/rgb_reg_reg[7]_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.930 r  ram26/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.930    ram26_n_4
    SLICE_X37Y41         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.031    15.001    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 4.041ns (46.067%)  route 4.731ns (53.933%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_10_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.731    10.247    ram0/RAM_reg_1_10_n_35
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  ram0/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.449    10.820    ram0/data_o[10]
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.944 f  ram0/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.636    11.579    ram0/rgb_reg[11]_i_86_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.703 r  ram0/rgb_reg[11]_i_46/O
                         net (fo=13, routed)          0.622    12.326    ram23/rgb_reg[11]_i_8
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.124    12.450 r  ram23/rgb_reg[11]_i_22/O
                         net (fo=13, routed)          0.488    12.938    ram28/rgb_reg_reg[1]
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.062 r  ram28/rgb_reg[11]_i_8/O
                         net (fo=12, routed)          0.740    13.802    ram26/rgb_reg_reg[1]_2
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.926 r  ram26/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.926    ram26_n_8
    SLICE_X39Y40         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.446    14.818    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.187    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.031    15.000    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 4.041ns (46.075%)  route 4.730ns (53.925%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_10_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=1, routed)           1.731    10.247    ram0/RAM_reg_1_10_n_35
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    10.371 r  ram0/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.449    10.820    ram0/data_o[10]
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.944 f  ram0/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.636    11.579    ram0/rgb_reg[11]_i_86_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.124    11.703 r  ram0/rgb_reg[11]_i_46/O
                         net (fo=13, routed)          0.622    12.326    ram23/rgb_reg[11]_i_8
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.124    12.450 r  ram23/rgb_reg[11]_i_22/O
                         net (fo=13, routed)          0.488    12.938    ram28/rgb_reg_reg[1]
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.062 r  ram28/rgb_reg[11]_i_8/O
                         net (fo=12, routed)          0.739    13.801    ram26/rgb_reg_reg[1]_2
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  ram26/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.925    ram26_n_5
    SLICE_X37Y39         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.446    14.818    clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.187    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.031    15.000    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 4.041ns (46.009%)  route 4.742ns (53.991%))
  Logic Levels:           7  (LUT4=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.615     5.166    ram0/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  ram0/RAM_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.038 r  ram0/RAM_reg_0_9/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.104    ram0/RAM_reg_0_9_n_0
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.529 r  ram0/RAM_reg_1_9/DOADO[0]
                         net (fo=2, routed)           1.683    10.212    ram0/RAM_reg_1_9_n_35
    SLICE_X41Y35         LUT4 (Prop_lut4_I3_O)        0.124    10.336 r  ram0/rgb_reg[9]_i_18/O
                         net (fo=2, routed)           0.715    11.051    ram0/data_o[9]
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.175 f  ram0/rgb_reg[11]_i_88/O
                         net (fo=12, routed)          0.757    11.932    ram0/rgb_reg[11]_i_88_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.056 r  ram0/rgb_reg[1]_i_12/O
                         net (fo=1, routed)           0.622    12.678    ram0/rgb_reg[1]_i_12_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.802 r  ram0/rgb_reg[1]_i_8/O
                         net (fo=1, routed)           0.637    13.438    ram23/rgb_reg_reg[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.562 r  ram23/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.263    13.825    ram26/rgb_reg_reg[1]_1
    SLICE_X41Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.949 r  ram26/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.949    ram26_n_10
    SLICE_X41Y40         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)        0.031    15.074    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                  1.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[2][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram28/RAM_reg_1280_1535_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  pixel_addr_number_reg[2][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  pixel_addr_number_reg[2][0]_rep__0/Q
                         net (fo=180, routed)         0.230     1.843    ram28/RAM_reg_1280_1535_5_5/A0
    SLICE_X14Y62         RAMS64E                                      r  ram28/RAM_reg_1280_1535_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.827     1.986    ram28/RAM_reg_1280_1535_5_5/WCLK
    SLICE_X14Y62         RAMS64E                                      r  ram28/RAM_reg_1280_1535_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X14Y62         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.795    ram28/RAM_reg_1280_1535_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[2][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram28/RAM_reg_1280_1535_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  pixel_addr_number_reg[2][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  pixel_addr_number_reg[2][0]_rep__0/Q
                         net (fo=180, routed)         0.230     1.843    ram28/RAM_reg_1280_1535_5_5/A0
    SLICE_X14Y62         RAMS64E                                      r  ram28/RAM_reg_1280_1535_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.827     1.986    ram28/RAM_reg_1280_1535_5_5/WCLK
    SLICE_X14Y62         RAMS64E                                      r  ram28/RAM_reg_1280_1535_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X14Y62         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.795    ram28/RAM_reg_1280_1535_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[2][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram28/RAM_reg_1280_1535_5_5/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  pixel_addr_number_reg[2][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  pixel_addr_number_reg[2][0]_rep__0/Q
                         net (fo=180, routed)         0.230     1.843    ram28/RAM_reg_1280_1535_5_5/A0
    SLICE_X14Y62         RAMS64E                                      r  ram28/RAM_reg_1280_1535_5_5/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.827     1.986    ram28/RAM_reg_1280_1535_5_5/WCLK
    SLICE_X14Y62         RAMS64E                                      r  ram28/RAM_reg_1280_1535_5_5/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X14Y62         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.795    ram28/RAM_reg_1280_1535_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[2][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram28/RAM_reg_1280_1535_5_5/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  pixel_addr_number_reg[2][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  pixel_addr_number_reg[2][0]_rep__0/Q
                         net (fo=180, routed)         0.230     1.843    ram28/RAM_reg_1280_1535_5_5/A0
    SLICE_X14Y62         RAMS64E                                      r  ram28/RAM_reg_1280_1535_5_5/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.827     1.986    ram28/RAM_reg_1280_1535_5_5/WCLK
    SLICE_X14Y62         RAMS64E                                      r  ram28/RAM_reg_1280_1535_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X14Y62         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.795    ram28/RAM_reg_1280_1535_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[3][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram29/RAM_reg_1024_1279_7_7/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  pixel_addr_number_reg[3][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pixel_addr_number_reg[3][0]_rep/Q
                         net (fo=180, routed)         0.230     1.836    ram29/RAM_reg_1024_1279_7_7/A0
    SLICE_X54Y72         RAMS64E                                      r  ram29/RAM_reg_1024_1279_7_7/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.819     1.978    ram29/RAM_reg_1024_1279_7_7/WCLK
    SLICE_X54Y72         RAMS64E                                      r  ram29/RAM_reg_1024_1279_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X54Y72         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.788    ram29/RAM_reg_1024_1279_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[3][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram29/RAM_reg_1024_1279_7_7/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  pixel_addr_number_reg[3][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pixel_addr_number_reg[3][0]_rep/Q
                         net (fo=180, routed)         0.230     1.836    ram29/RAM_reg_1024_1279_7_7/A0
    SLICE_X54Y72         RAMS64E                                      r  ram29/RAM_reg_1024_1279_7_7/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.819     1.978    ram29/RAM_reg_1024_1279_7_7/WCLK
    SLICE_X54Y72         RAMS64E                                      r  ram29/RAM_reg_1024_1279_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X54Y72         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.788    ram29/RAM_reg_1024_1279_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[3][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram29/RAM_reg_1024_1279_7_7/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  pixel_addr_number_reg[3][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pixel_addr_number_reg[3][0]_rep/Q
                         net (fo=180, routed)         0.230     1.836    ram29/RAM_reg_1024_1279_7_7/A0
    SLICE_X54Y72         RAMS64E                                      r  ram29/RAM_reg_1024_1279_7_7/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.819     1.978    ram29/RAM_reg_1024_1279_7_7/WCLK
    SLICE_X54Y72         RAMS64E                                      r  ram29/RAM_reg_1024_1279_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X54Y72         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.788    ram29/RAM_reg_1024_1279_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[3][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram29/RAM_reg_1024_1279_7_7/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  pixel_addr_number_reg[3][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pixel_addr_number_reg[3][0]_rep/Q
                         net (fo=180, routed)         0.230     1.836    ram29/RAM_reg_1024_1279_7_7/A0
    SLICE_X54Y72         RAMS64E                                      r  ram29/RAM_reg_1024_1279_7_7/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.819     1.978    ram29/RAM_reg_1024_1279_7_7/WCLK
    SLICE_X54Y72         RAMS64E                                      r  ram29/RAM_reg_1024_1279_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X54Y72         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.788    ram29/RAM_reg_1024_1279_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[1][0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram16/RAM_reg_1792_2047_1_1/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  pixel_addr_number_reg[1][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_number_reg[1][0]_rep__1/Q
                         net (fo=180, routed)         0.242     1.859    ram16/RAM_reg_1792_2047_1_1/A0
    SLICE_X50Y50         RAMS64E                                      r  ram16/RAM_reg_1792_2047_1_1/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.833     1.992    ram16/RAM_reg_1792_2047_1_1/WCLK
    SLICE_X50Y50         RAMS64E                                      r  ram16/RAM_reg_1792_2047_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.502     1.489    
    SLICE_X50Y50         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.799    ram16/RAM_reg_1792_2047_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_number_reg[1][0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram16/RAM_reg_1792_2047_1_1/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  pixel_addr_number_reg[1][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_number_reg[1][0]_rep__1/Q
                         net (fo=180, routed)         0.242     1.859    ram16/RAM_reg_1792_2047_1_1/A0
    SLICE_X50Y50         RAMS64E                                      r  ram16/RAM_reg_1792_2047_1_1/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7318, routed)        0.833     1.992    ram16/RAM_reg_1792_2047_1_1/WCLK
    SLICE_X50Y50         RAMS64E                                      r  ram16/RAM_reg_1792_2047_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.502     1.489    
    SLICE_X50Y50         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.799    ram16/RAM_reg_1792_2047_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9    ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3    ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6    ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3    ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6    ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7    ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9    ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10   ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y96   ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y96   ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y106  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y96   ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y96   ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK



