INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:38:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 buffer52/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.075ns period=4.150ns})
  Destination:            buffer48/dataReg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.075ns period=4.150ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.150ns  (clk rise@4.150ns - clk rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.684ns (16.426%)  route 3.480ns (83.574%))
  Logic Levels:           10  (LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.633 - 4.150 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1388, unset)         0.508     0.508    buffer52/fifo/clk
    SLICE_X8Y163         FDRE                                         r  buffer52/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer52/fifo/Empty_reg/Q
                         net (fo=11, routed)          0.418     1.180    init12/control/transmitValue_reg_3
    SLICE_X9Y161         LUT5 (Prop_lut5_I3_O)        0.043     1.223 r  init12/control/transmitValue_i_2__74/O
                         net (fo=6, routed)           0.504     1.728    buffer1/fifo/fullReg_i_2__21_2
    SLICE_X8Y160         LUT6 (Prop_lut6_I4_O)        0.043     1.771 r  buffer1/fifo/fullReg_i_4__15/O
                         net (fo=1, routed)           0.095     1.866    buffer1/fifo/fullReg_i_4__15_n_0
    SLICE_X8Y160         LUT5 (Prop_lut5_I0_O)        0.043     1.909 r  buffer1/fifo/fullReg_i_2__21/O
                         net (fo=6, routed)           0.449     2.357    buffer71/fifo/fullReg_reg_0
    SLICE_X8Y158         LUT6 (Prop_lut6_I0_O)        0.043     2.400 f  buffer71/fifo/Empty_i_2__1/O
                         net (fo=6, routed)           0.244     2.644    buffer71/fifo/fullReg_reg
    SLICE_X8Y159         LUT6 (Prop_lut6_I1_O)        0.043     2.687 f  buffer71/fifo/transmitValue_i_5__6/O
                         net (fo=8, routed)           0.366     3.053    buffer68/control/mux23_outs_ready
    SLICE_X12Y161        LUT6 (Prop_lut6_I4_O)        0.043     3.096 r  buffer68/control/outputValid_i_4__1/O
                         net (fo=1, routed)           0.152     3.248    fork32/control/generateBlocks[0].regblock/outputValid_i_2__7
    SLICE_X12Y161        LUT6 (Prop_lut6_I2_O)        0.043     3.291 r  fork32/control/generateBlocks[0].regblock/outputValid_i_3__5/O
                         net (fo=2, routed)           0.283     3.574    buffer64/control/anyBlockStop
    SLICE_X12Y159        LUT6 (Prop_lut6_I1_O)        0.043     3.617 f  buffer64/control/outputValid_i_2__7/O
                         net (fo=4, routed)           0.521     4.138    fork26/control/generateBlocks[2].regblock/shli5_result_ready
    SLICE_X10Y150        LUT6 (Prop_lut6_I1_O)        0.043     4.181 r  fork26/control/generateBlocks[2].regblock/fullReg_i_3__15/O
                         net (fo=4, routed)           0.250     4.431    fork21/control/generateBlocks[1].regblock/transmitValue_reg_5
    SLICE_X10Y148        LUT6 (Prop_lut6_I2_O)        0.043     4.474 r  fork21/control/generateBlocks[1].regblock/dataReg[5]_i_1__6/O
                         net (fo=6, routed)           0.198     4.672    buffer48/E[0]
    SLICE_X11Y148        FDRE                                         r  buffer48/dataReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.150     4.150 r  
                                                      0.000     4.150 r  clk (IN)
                         net (fo=1388, unset)         0.483     4.633    buffer48/clk
    SLICE_X11Y148        FDRE                                         r  buffer48/dataReg_reg[5]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty           -0.035     4.597    
    SLICE_X11Y148        FDRE (Setup_fdre_C_CE)      -0.194     4.403    buffer48/dataReg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                 -0.269    




