$date
	Wed Nov 20 11:09:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cla_4bit $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( G [3:0] $end
$var wire 4 ) P [3:0] $end
$var wire 4 * Sum [3:0] $end
$var wire 1 " Cout $end
$var wire 5 + C [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10000
b110 +
b100 !
b100 *
b10 )
b1 (
b1 $
b1 '
b11 #
b11 &
#20000
b1110 +
b1000 !
b1000 *
b110 )
b11 $
b11 '
b101 #
b101 &
#30000
1"
b11110 +
b0 !
b0 *
b1110 )
b1 $
b1 '
b1111 #
b1111 &
#40000
b1111 )
b0 (
b11111 +
1%
b110 $
b110 '
b1001 #
b1001 &
#50000
b1 $
b1 '
b1110 #
b1110 &
#60000
