
StateMachine-BT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f0c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08003018  08003018  00013018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003114  08003114  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08003114  08003114  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003114  08003114  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003114  08003114  00013114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003118  08003118  00013118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  0800311c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  20000064  08003180  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08003180  0002029c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c4fd  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020b1  00000000  00000000  0002c5cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c30  00000000  00000000  0002e680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000976  00000000  00000000  0002f2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017bf1  00000000  00000000  0002fc26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e485  00000000  00000000  00047817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00089f4c  00000000  00000000  00055c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000036cc  00000000  00000000  000dfbe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  000e32b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08003000 	.word	0x08003000

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08003000 	.word	0x08003000

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b24      	ldr	r3, [pc, #144]	; (8000204 <MX_GPIO_Init+0xa8>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a23      	ldr	r2, [pc, #140]	; (8000204 <MX_GPIO_Init+0xa8>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b21      	ldr	r3, [pc, #132]	; (8000204 <MX_GPIO_Init+0xa8>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b1e      	ldr	r3, [pc, #120]	; (8000204 <MX_GPIO_Init+0xa8>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a1d      	ldr	r2, [pc, #116]	; (8000204 <MX_GPIO_Init+0xa8>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b1b      	ldr	r3, [pc, #108]	; (8000204 <MX_GPIO_Init+0xa8>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b18      	ldr	r3, [pc, #96]	; (8000204 <MX_GPIO_Init+0xa8>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a17      	ldr	r2, [pc, #92]	; (8000204 <MX_GPIO_Init+0xa8>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b15      	ldr	r3, [pc, #84]	; (8000204 <MX_GPIO_Init+0xa8>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001b8:	2200      	movs	r2, #0
 80001ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001be:	4812      	ldr	r0, [pc, #72]	; (8000208 <MX_GPIO_Init+0xac>)
 80001c0:	f000 ff9b 	bl	80010fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80001c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001ca:	2301      	movs	r3, #1
 80001cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ce:	2300      	movs	r3, #0
 80001d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001d2:	2302      	movs	r3, #2
 80001d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80001d6:	f107 0310 	add.w	r3, r7, #16
 80001da:	4619      	mov	r1, r3
 80001dc:	480a      	ldr	r0, [pc, #40]	; (8000208 <MX_GPIO_Init+0xac>)
 80001de:	f000 fdf1 	bl	8000dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80001e2:	2301      	movs	r3, #1
 80001e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001e6:	2300      	movs	r3, #0
 80001e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ea:	2300      	movs	r3, #0
 80001ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001ee:	f107 0310 	add.w	r3, r7, #16
 80001f2:	4619      	mov	r1, r3
 80001f4:	4805      	ldr	r0, [pc, #20]	; (800020c <MX_GPIO_Init+0xb0>)
 80001f6:	f000 fde5 	bl	8000dc4 <HAL_GPIO_Init>

}
 80001fa:	bf00      	nop
 80001fc:	3720      	adds	r7, #32
 80001fe:	46bd      	mov	sp, r7
 8000200:	bd80      	pop	{r7, pc}
 8000202:	bf00      	nop
 8000204:	40021000 	.word	0x40021000
 8000208:	40011000 	.word	0x40011000
 800020c:	40010800 	.word	0x40010800

08000210 <led_off>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void led_off()
{
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,RESET);
 8000214:	2200      	movs	r2, #0
 8000216:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800021a:	4802      	ldr	r0, [pc, #8]	; (8000224 <led_off+0x14>)
 800021c:	f000 ff6d 	bl	80010fa <HAL_GPIO_WritePin>
}
 8000220:	bf00      	nop
 8000222:	bd80      	pop	{r7, pc}
 8000224:	40011000 	.word	0x40011000

08000228 <led_on>:

void led_on()
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,SET);
 800022c:	2201      	movs	r2, #1
 800022e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000232:	4802      	ldr	r0, [pc, #8]	; (800023c <led_on+0x14>)
 8000234:	f000 ff61 	bl	80010fa <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(GPIOC,sensors[ACTUATOR_LED].gpio_pin, SET);
}
 8000238:	bf00      	nop
 800023a:	bd80      	pop	{r7, pc}
 800023c:	40011000 	.word	0x40011000

08000240 <verify_state_button>:

int verify_state_button()
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
	sensors[SENSOR_BUTTON].current_value=HAL_GPIO_ReadPin(GPIOA,sensors[SENSOR_BUTTON].gpio_pin);
 8000246:	4b12      	ldr	r3, [pc, #72]	; (8000290 <verify_state_button+0x50>)
 8000248:	695b      	ldr	r3, [r3, #20]
 800024a:	b29b      	uxth	r3, r3
 800024c:	4619      	mov	r1, r3
 800024e:	4811      	ldr	r0, [pc, #68]	; (8000294 <verify_state_button+0x54>)
 8000250:	f000 ff3c 	bl	80010cc <HAL_GPIO_ReadPin>
 8000254:	4603      	mov	r3, r0
 8000256:	461a      	mov	r2, r3
 8000258:	4b0d      	ldr	r3, [pc, #52]	; (8000290 <verify_state_button+0x50>)
 800025a:	621a      	str	r2, [r3, #32]


    int current_value =sensors[SENSOR_BUTTON].current_value;
 800025c:	4b0c      	ldr	r3, [pc, #48]	; (8000290 <verify_state_button+0x50>)
 800025e:	6a1b      	ldr	r3, [r3, #32]
 8000260:	607b      	str	r3, [r7, #4]

    //myprintf(" ************************actual_boton:%d  prevoi_boton:%d\n",current_value,sensors[SENSOR_BUTTON].previous_value);

    int previous_value =sensors[SENSOR_BUTTON].previous_value;
 8000262:	4b0b      	ldr	r3, [pc, #44]	; (8000290 <verify_state_button+0x50>)
 8000264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000266:	603b      	str	r3, [r7, #0]



    if(current_value!=previous_value)
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	683b      	ldr	r3, [r7, #0]
 800026c:	429a      	cmp	r2, r3
 800026e:	d00a      	beq.n	8000286 <verify_state_button+0x46>
    {
        //myprintf(" ************************actual_boton:%d  prevoi_boton:%d\n",current_value,sensors[SENSOR_BUTTON].previous_value);
        sensors[SENSOR_BUTTON].previous_value= current_value;
 8000270:	4a07      	ldr	r2, [pc, #28]	; (8000290 <verify_state_button+0x50>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	6253      	str	r3, [r2, #36]	; 0x24

        if(current_value==PUSH)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	2b01      	cmp	r3, #1
 800027a:	d102      	bne.n	8000282 <verify_state_button+0x42>
        {
            //myprintf("\n*******************EVENT PUSH************\n");
            event.type=EVENT_BUTTON_PUSH;
 800027c:	4b06      	ldr	r3, [pc, #24]	; (8000298 <verify_state_button+0x58>)
 800027e:	2205      	movs	r2, #5
 8000280:	601a      	str	r2, [r3, #0]

        }
        return TRUE;
 8000282:	2301      	movs	r3, #1
 8000284:	e000      	b.n	8000288 <verify_state_button+0x48>
    }

    return FALSE;
 8000286:	2300      	movs	r3, #0
}
 8000288:	4618      	mov	r0, r3
 800028a:	3708      	adds	r7, #8
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	20000080 	.word	0x20000080
 8000294:	40010800 	.word	0x40010800
 8000298:	200000a8 	.word	0x200000a8

0800029c <verify_state_bluetooth>:

int verify_state_bluetooth()
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
    uint8_t  receive_data=0;
 80002a2:	2300      	movs	r3, #0
 80002a4:	71fb      	strb	r3, [r7, #7]


	/* Capture the received byte and print it out. */
    HAL_UART_Receive(&huart1, &receive_data, sizeof(receive_data), 10);
 80002a6:	1df9      	adds	r1, r7, #7
 80002a8:	230a      	movs	r3, #10
 80002aa:	2201      	movs	r2, #1
 80002ac:	480b      	ldr	r0, [pc, #44]	; (80002dc <verify_state_bluetooth+0x40>)
 80002ae:	f002 f84c 	bl	800234a <HAL_UART_Receive>

	if(receive_data==LED_ON)
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	2b31      	cmp	r3, #49	; 0x31
 80002b6:	d104      	bne.n	80002c2 <verify_state_bluetooth+0x26>
	{
		//myprintf("\n*******************PRENDE LED************\n");
		event.type=EVENT_LED_ON;
 80002b8:	4b09      	ldr	r3, [pc, #36]	; (80002e0 <verify_state_bluetooth+0x44>)
 80002ba:	2202      	movs	r2, #2
 80002bc:	601a      	str	r2, [r3, #0]
		return TRUE;
 80002be:	2301      	movs	r3, #1
 80002c0:	e008      	b.n	80002d4 <verify_state_bluetooth+0x38>
	}
	else if(receive_data==LED_OFF)
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	2b32      	cmp	r3, #50	; 0x32
 80002c6:	d104      	bne.n	80002d2 <verify_state_bluetooth+0x36>
	{
		//myprintf("\n*******************APAGA LED************\n");
		event.type=EVENT_LED_OFF;
 80002c8:	4b05      	ldr	r3, [pc, #20]	; (80002e0 <verify_state_bluetooth+0x44>)
 80002ca:	2203      	movs	r2, #3
 80002cc:	601a      	str	r2, [r3, #0]
		return TRUE;
 80002ce:	2301      	movs	r3, #1
 80002d0:	e000      	b.n	80002d4 <verify_state_bluetooth+0x38>
	}



    return FALSE;
 80002d2:	2300      	movs	r3, #0
}
 80002d4:	4618      	mov	r0, r3
 80002d6:	3708      	adds	r7, #8
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	20000108 	.word	0x20000108
 80002e0:	200000a8 	.word	0x200000a8

080002e4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
	 if(htim->Instance==TIM2)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80002f4:	d102      	bne.n	80002fc <HAL_TIM_PeriodElapsedCallback+0x18>
	 {
		 state_timeout=TIMEOUT_COMPLETED;
 80002f6:	4b04      	ldr	r3, [pc, #16]	; (8000308 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80002f8:	2202      	movs	r2, #2
 80002fa:	601a      	str	r2, [r3, #0]
	 }
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	20000000 	.word	0x20000000

0800030c <verify_timeout>:

int verify_timeout()
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
    if(state_timeout==TIMEOUT_COMPLETED)
 8000310:	4b08      	ldr	r3, [pc, #32]	; (8000334 <verify_timeout+0x28>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	2b02      	cmp	r3, #2
 8000316:	d107      	bne.n	8000328 <verify_timeout+0x1c>
    {
        event.type=EVENT_TIMEOUT;
 8000318:	4b07      	ldr	r3, [pc, #28]	; (8000338 <verify_timeout+0x2c>)
 800031a:	2206      	movs	r2, #6
 800031c:	601a      	str	r2, [r3, #0]
        state_timeout=TIMEOUT_NOT_FULFILLED;
 800031e:	4b05      	ldr	r3, [pc, #20]	; (8000334 <verify_timeout+0x28>)
 8000320:	2201      	movs	r2, #1
 8000322:	601a      	str	r2, [r3, #0]
        return TRUE;
 8000324:	2301      	movs	r3, #1
 8000326:	e000      	b.n	800032a <verify_timeout+0x1e>
    }

    return FALSE;
 8000328:	2300      	movs	r3, #0
}
 800032a:	4618      	mov	r0, r3
 800032c:	46bd      	mov	sp, r7
 800032e:	bc80      	pop	{r7}
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	20000000 	.word	0x20000000
 8000338:	200000a8 	.word	0x200000a8

0800033c <get_event>:

void get_event()
{
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
    if((verify_state_button()==TRUE || verify_state_bluetooth()==TRUE || verify_timeout()==TRUE))
 8000340:	f7ff ff7e 	bl	8000240 <verify_state_button>
 8000344:	4603      	mov	r3, r0
 8000346:	2b01      	cmp	r3, #1
 8000348:	d00d      	beq.n	8000366 <get_event+0x2a>
 800034a:	f7ff ffa7 	bl	800029c <verify_state_bluetooth>
 800034e:	4603      	mov	r3, r0
 8000350:	2b01      	cmp	r3, #1
 8000352:	d008      	beq.n	8000366 <get_event+0x2a>
 8000354:	f7ff ffda 	bl	800030c <verify_timeout>
 8000358:	4603      	mov	r3, r0
 800035a:	2b01      	cmp	r3, #1
 800035c:	d003      	beq.n	8000366 <get_event+0x2a>
    {
        return;
    }
    event.type=EVENT_CONTINUE;
 800035e:	4b03      	ldr	r3, [pc, #12]	; (800036c <get_event+0x30>)
 8000360:	2201      	movs	r2, #1
 8000362:	601a      	str	r2, [r3, #0]
 8000364:	e000      	b.n	8000368 <get_event+0x2c>
        return;
 8000366:	bf00      	nop
}
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	200000a8 	.word	0x200000a8

08000370 <state_machine>:



void state_machine()
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
    get_event();
 8000374:	f7ff ffe2 	bl	800033c <get_event>

    switch(state)
 8000378:	4b7b      	ldr	r3, [pc, #492]	; (8000568 <state_machine+0x1f8>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	2b03      	cmp	r3, #3
 800037e:	d074      	beq.n	800046a <state_machine+0xfa>
 8000380:	2b03      	cmp	r3, #3
 8000382:	f300 80eb 	bgt.w	800055c <state_machine+0x1ec>
 8000386:	2b01      	cmp	r3, #1
 8000388:	d002      	beq.n	8000390 <state_machine+0x20>
 800038a:	2b02      	cmp	r3, #2
 800038c:	d00c      	beq.n	80003a8 <state_machine+0x38>
 800038e:	e0e5      	b.n	800055c <state_machine+0x1ec>
    {
        case (STATE_INIT):
        {

            switch ( event.type)
 8000390:	4b76      	ldr	r3, [pc, #472]	; (800056c <state_machine+0x1fc>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	2b01      	cmp	r3, #1
 8000396:	d105      	bne.n	80003a4 <state_machine+0x34>
            {
                case(EVENT_CONTINUE):
                {
                 //   DebugPrintEstado("INIT","CONTINUE");
                    led_off();
 8000398:	f7ff ff3a 	bl	8000210 <led_off>
                    state=STATE_FREE;
 800039c:	4b72      	ldr	r3, [pc, #456]	; (8000568 <state_machine+0x1f8>)
 800039e:	2202      	movs	r2, #2
 80003a0:	601a      	str	r2, [r3, #0]
                    break;
 80003a2:	e000      	b.n	80003a6 <state_machine+0x36>
                }
                default:
               //     myprintf("Error\r\n");
                    break;
 80003a4:	bf00      	nop
            }

        }
        break;
 80003a6:	e0d9      	b.n	800055c <state_machine+0x1ec>
        case (STATE_FREE):
        {

            switch (event.type)
 80003a8:	4b70      	ldr	r3, [pc, #448]	; (800056c <state_machine+0x1fc>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	3b01      	subs	r3, #1
 80003ae:	2b04      	cmp	r3, #4
 80003b0:	d859      	bhi.n	8000466 <state_machine+0xf6>
 80003b2:	a201      	add	r2, pc, #4	; (adr r2, 80003b8 <state_machine+0x48>)
 80003b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003b8:	08000467 	.word	0x08000467
 80003bc:	080003fb 	.word	0x080003fb
 80003c0:	080003cd 	.word	0x080003cd
 80003c4:	08000467 	.word	0x08000467
 80003c8:	08000429 	.word	0x08000429
            {

                case(EVENT_LED_OFF):
                {
                    DebugPrintEstado("FREE","LED_OFF");
 80003cc:	4a68      	ldr	r2, [pc, #416]	; (8000570 <state_machine+0x200>)
 80003ce:	4969      	ldr	r1, [pc, #420]	; (8000574 <state_machine+0x204>)
 80003d0:	4869      	ldr	r0, [pc, #420]	; (8000578 <state_machine+0x208>)
 80003d2:	f000 f991 	bl	80006f8 <send_uart>
 80003d6:	4a69      	ldr	r2, [pc, #420]	; (800057c <state_machine+0x20c>)
 80003d8:	4966      	ldr	r1, [pc, #408]	; (8000574 <state_machine+0x204>)
 80003da:	4867      	ldr	r0, [pc, #412]	; (8000578 <state_machine+0x208>)
 80003dc:	f000 f98c 	bl	80006f8 <send_uart>
 80003e0:	4a67      	ldr	r2, [pc, #412]	; (8000580 <state_machine+0x210>)
 80003e2:	4964      	ldr	r1, [pc, #400]	; (8000574 <state_machine+0x204>)
 80003e4:	4864      	ldr	r0, [pc, #400]	; (8000578 <state_machine+0x208>)
 80003e6:	f000 f987 	bl	80006f8 <send_uart>
 80003ea:	4a61      	ldr	r2, [pc, #388]	; (8000570 <state_machine+0x200>)
 80003ec:	4961      	ldr	r1, [pc, #388]	; (8000574 <state_machine+0x204>)
 80003ee:	4862      	ldr	r0, [pc, #392]	; (8000578 <state_machine+0x208>)
 80003f0:	f000 f982 	bl	80006f8 <send_uart>
                    led_off();
 80003f4:	f7ff ff0c 	bl	8000210 <led_off>
                    break;
 80003f8:	e036      	b.n	8000468 <state_machine+0xf8>
                }
                case(EVENT_LED_ON):
                {
                    DebugPrintEstado("FREE","LED_ON");
 80003fa:	4a5d      	ldr	r2, [pc, #372]	; (8000570 <state_machine+0x200>)
 80003fc:	495d      	ldr	r1, [pc, #372]	; (8000574 <state_machine+0x204>)
 80003fe:	485e      	ldr	r0, [pc, #376]	; (8000578 <state_machine+0x208>)
 8000400:	f000 f97a 	bl	80006f8 <send_uart>
 8000404:	4a5d      	ldr	r2, [pc, #372]	; (800057c <state_machine+0x20c>)
 8000406:	495b      	ldr	r1, [pc, #364]	; (8000574 <state_machine+0x204>)
 8000408:	485b      	ldr	r0, [pc, #364]	; (8000578 <state_machine+0x208>)
 800040a:	f000 f975 	bl	80006f8 <send_uart>
 800040e:	4a5d      	ldr	r2, [pc, #372]	; (8000584 <state_machine+0x214>)
 8000410:	4958      	ldr	r1, [pc, #352]	; (8000574 <state_machine+0x204>)
 8000412:	4859      	ldr	r0, [pc, #356]	; (8000578 <state_machine+0x208>)
 8000414:	f000 f970 	bl	80006f8 <send_uart>
 8000418:	4a55      	ldr	r2, [pc, #340]	; (8000570 <state_machine+0x200>)
 800041a:	4956      	ldr	r1, [pc, #344]	; (8000574 <state_machine+0x204>)
 800041c:	4856      	ldr	r0, [pc, #344]	; (8000578 <state_machine+0x208>)
 800041e:	f000 f96b 	bl	80006f8 <send_uart>
                    led_on();
 8000422:	f7ff ff01 	bl	8000228 <led_on>
                    break;
 8000426:	e01f      	b.n	8000468 <state_machine+0xf8>
                }
                case(EVENT_BUTTON_PUSH):
                {
                    DebugPrintEstado("FREE","PUSH_BUTTON");
 8000428:	4a51      	ldr	r2, [pc, #324]	; (8000570 <state_machine+0x200>)
 800042a:	4952      	ldr	r1, [pc, #328]	; (8000574 <state_machine+0x204>)
 800042c:	4852      	ldr	r0, [pc, #328]	; (8000578 <state_machine+0x208>)
 800042e:	f000 f963 	bl	80006f8 <send_uart>
 8000432:	4a52      	ldr	r2, [pc, #328]	; (800057c <state_machine+0x20c>)
 8000434:	494f      	ldr	r1, [pc, #316]	; (8000574 <state_machine+0x204>)
 8000436:	4850      	ldr	r0, [pc, #320]	; (8000578 <state_machine+0x208>)
 8000438:	f000 f95e 	bl	80006f8 <send_uart>
 800043c:	4a52      	ldr	r2, [pc, #328]	; (8000588 <state_machine+0x218>)
 800043e:	494d      	ldr	r1, [pc, #308]	; (8000574 <state_machine+0x204>)
 8000440:	484d      	ldr	r0, [pc, #308]	; (8000578 <state_machine+0x208>)
 8000442:	f000 f959 	bl	80006f8 <send_uart>
 8000446:	4a4a      	ldr	r2, [pc, #296]	; (8000570 <state_machine+0x200>)
 8000448:	494a      	ldr	r1, [pc, #296]	; (8000574 <state_machine+0x204>)
 800044a:	484b      	ldr	r0, [pc, #300]	; (8000578 <state_machine+0x208>)
 800044c:	f000 f954 	bl	80006f8 <send_uart>

                    send_uart(&huart1,"Boton Presionado\r\n");
 8000450:	494e      	ldr	r1, [pc, #312]	; (800058c <state_machine+0x21c>)
 8000452:	4849      	ldr	r0, [pc, #292]	; (8000578 <state_machine+0x208>)
 8000454:	f000 f950 	bl	80006f8 <send_uart>
                    //HAL_TIM_Base_Start_IT(&htim2);

                    //HAL_TIM_Base_Stop_IT(&htim2);
                    //__HAL_TIM_SET_COUNTER(&htim2, 0);
                   // __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
                    HAL_TIM_Base_Start_IT(&htim2);
 8000458:	484d      	ldr	r0, [pc, #308]	; (8000590 <state_machine+0x220>)
 800045a:	f001 fac7 	bl	80019ec <HAL_TIM_Base_Start_IT>

                    state=STATE_PUSH;
 800045e:	4b42      	ldr	r3, [pc, #264]	; (8000568 <state_machine+0x1f8>)
 8000460:	2203      	movs	r2, #3
 8000462:	601a      	str	r2, [r3, #0]
                    break;
 8000464:	e000      	b.n	8000468 <state_machine+0xf8>
                   // DebugPrintEstado("FREE","CONTINUE");
                    break;
                }
                default:
             //       myprintf("Error\r\n");
                    break;
 8000466:	bf00      	nop
            }

        }
        break;
 8000468:	e078      	b.n	800055c <state_machine+0x1ec>
        case (STATE_PUSH):
        {
            switch (event.type)
 800046a:	4b40      	ldr	r3, [pc, #256]	; (800056c <state_machine+0x1fc>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	3b01      	subs	r3, #1
 8000470:	2b05      	cmp	r3, #5
 8000472:	d871      	bhi.n	8000558 <state_machine+0x1e8>
 8000474:	a201      	add	r2, pc, #4	; (adr r2, 800047c <state_machine+0x10c>)
 8000476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800047a:	bf00      	nop
 800047c:	08000559 	.word	0x08000559
 8000480:	080004c3 	.word	0x080004c3
 8000484:	08000495 	.word	0x08000495
 8000488:	0800051b 	.word	0x0800051b
 800048c:	080004f1 	.word	0x080004f1
 8000490:	0800051b 	.word	0x0800051b
            {

                case(EVENT_LED_OFF):
                {
                    DebugPrintEstado("PUSH","LED_OFF");
 8000494:	4a36      	ldr	r2, [pc, #216]	; (8000570 <state_machine+0x200>)
 8000496:	4937      	ldr	r1, [pc, #220]	; (8000574 <state_machine+0x204>)
 8000498:	4837      	ldr	r0, [pc, #220]	; (8000578 <state_machine+0x208>)
 800049a:	f000 f92d 	bl	80006f8 <send_uart>
 800049e:	4a3d      	ldr	r2, [pc, #244]	; (8000594 <state_machine+0x224>)
 80004a0:	4934      	ldr	r1, [pc, #208]	; (8000574 <state_machine+0x204>)
 80004a2:	4835      	ldr	r0, [pc, #212]	; (8000578 <state_machine+0x208>)
 80004a4:	f000 f928 	bl	80006f8 <send_uart>
 80004a8:	4a35      	ldr	r2, [pc, #212]	; (8000580 <state_machine+0x210>)
 80004aa:	4932      	ldr	r1, [pc, #200]	; (8000574 <state_machine+0x204>)
 80004ac:	4832      	ldr	r0, [pc, #200]	; (8000578 <state_machine+0x208>)
 80004ae:	f000 f923 	bl	80006f8 <send_uart>
 80004b2:	4a2f      	ldr	r2, [pc, #188]	; (8000570 <state_machine+0x200>)
 80004b4:	492f      	ldr	r1, [pc, #188]	; (8000574 <state_machine+0x204>)
 80004b6:	4830      	ldr	r0, [pc, #192]	; (8000578 <state_machine+0x208>)
 80004b8:	f000 f91e 	bl	80006f8 <send_uart>
                    led_off();
 80004bc:	f7ff fea8 	bl	8000210 <led_off>
                    break;
 80004c0:	e04b      	b.n	800055a <state_machine+0x1ea>
                }
                case(EVENT_LED_ON):
                {
                    DebugPrintEstado("PUSH","LED_ON");
 80004c2:	4a2b      	ldr	r2, [pc, #172]	; (8000570 <state_machine+0x200>)
 80004c4:	492b      	ldr	r1, [pc, #172]	; (8000574 <state_machine+0x204>)
 80004c6:	482c      	ldr	r0, [pc, #176]	; (8000578 <state_machine+0x208>)
 80004c8:	f000 f916 	bl	80006f8 <send_uart>
 80004cc:	4a31      	ldr	r2, [pc, #196]	; (8000594 <state_machine+0x224>)
 80004ce:	4929      	ldr	r1, [pc, #164]	; (8000574 <state_machine+0x204>)
 80004d0:	4829      	ldr	r0, [pc, #164]	; (8000578 <state_machine+0x208>)
 80004d2:	f000 f911 	bl	80006f8 <send_uart>
 80004d6:	4a2b      	ldr	r2, [pc, #172]	; (8000584 <state_machine+0x214>)
 80004d8:	4926      	ldr	r1, [pc, #152]	; (8000574 <state_machine+0x204>)
 80004da:	4827      	ldr	r0, [pc, #156]	; (8000578 <state_machine+0x208>)
 80004dc:	f000 f90c 	bl	80006f8 <send_uart>
 80004e0:	4a23      	ldr	r2, [pc, #140]	; (8000570 <state_machine+0x200>)
 80004e2:	4924      	ldr	r1, [pc, #144]	; (8000574 <state_machine+0x204>)
 80004e4:	4824      	ldr	r0, [pc, #144]	; (8000578 <state_machine+0x208>)
 80004e6:	f000 f907 	bl	80006f8 <send_uart>
                    led_on();
 80004ea:	f7ff fe9d 	bl	8000228 <led_on>
                    break;
 80004ee:	e034      	b.n	800055a <state_machine+0x1ea>
                }
                case(EVENT_BUTTON_PUSH):
                {
                    DebugPrintEstado("BUTTON_PUSH","EVENT_BUTTON_PUSH");
 80004f0:	4a1f      	ldr	r2, [pc, #124]	; (8000570 <state_machine+0x200>)
 80004f2:	4920      	ldr	r1, [pc, #128]	; (8000574 <state_machine+0x204>)
 80004f4:	4820      	ldr	r0, [pc, #128]	; (8000578 <state_machine+0x208>)
 80004f6:	f000 f8ff 	bl	80006f8 <send_uart>
 80004fa:	4a27      	ldr	r2, [pc, #156]	; (8000598 <state_machine+0x228>)
 80004fc:	491d      	ldr	r1, [pc, #116]	; (8000574 <state_machine+0x204>)
 80004fe:	481e      	ldr	r0, [pc, #120]	; (8000578 <state_machine+0x208>)
 8000500:	f000 f8fa 	bl	80006f8 <send_uart>
 8000504:	4a25      	ldr	r2, [pc, #148]	; (800059c <state_machine+0x22c>)
 8000506:	491b      	ldr	r1, [pc, #108]	; (8000574 <state_machine+0x204>)
 8000508:	481b      	ldr	r0, [pc, #108]	; (8000578 <state_machine+0x208>)
 800050a:	f000 f8f5 	bl	80006f8 <send_uart>
 800050e:	4a18      	ldr	r2, [pc, #96]	; (8000570 <state_machine+0x200>)
 8000510:	4918      	ldr	r1, [pc, #96]	; (8000574 <state_machine+0x204>)
 8000512:	4819      	ldr	r0, [pc, #100]	; (8000578 <state_machine+0x208>)
 8000514:	f000 f8f0 	bl	80006f8 <send_uart>
                    break;
 8000518:	e01f      	b.n	800055a <state_machine+0x1ea>
                }
                case(EVENT_BUTTON_FREE):
                case(EVENT_TIMEOUT):
                {
                    DebugPrintEstado("BUTTON_PUSH","FREE");
 800051a:	4a15      	ldr	r2, [pc, #84]	; (8000570 <state_machine+0x200>)
 800051c:	4915      	ldr	r1, [pc, #84]	; (8000574 <state_machine+0x204>)
 800051e:	4816      	ldr	r0, [pc, #88]	; (8000578 <state_machine+0x208>)
 8000520:	f000 f8ea 	bl	80006f8 <send_uart>
 8000524:	4a1c      	ldr	r2, [pc, #112]	; (8000598 <state_machine+0x228>)
 8000526:	4913      	ldr	r1, [pc, #76]	; (8000574 <state_machine+0x204>)
 8000528:	4813      	ldr	r0, [pc, #76]	; (8000578 <state_machine+0x208>)
 800052a:	f000 f8e5 	bl	80006f8 <send_uart>
 800052e:	4a13      	ldr	r2, [pc, #76]	; (800057c <state_machine+0x20c>)
 8000530:	4910      	ldr	r1, [pc, #64]	; (8000574 <state_machine+0x204>)
 8000532:	4811      	ldr	r0, [pc, #68]	; (8000578 <state_machine+0x208>)
 8000534:	f000 f8e0 	bl	80006f8 <send_uart>
 8000538:	4a0d      	ldr	r2, [pc, #52]	; (8000570 <state_machine+0x200>)
 800053a:	490e      	ldr	r1, [pc, #56]	; (8000574 <state_machine+0x204>)
 800053c:	480e      	ldr	r0, [pc, #56]	; (8000578 <state_machine+0x208>)
 800053e:	f000 f8db 	bl	80006f8 <send_uart>

                    send_uart(&huart1,"Boton Liberado\r\n");
 8000542:	4917      	ldr	r1, [pc, #92]	; (80005a0 <state_machine+0x230>)
 8000544:	480c      	ldr	r0, [pc, #48]	; (8000578 <state_machine+0x208>)
 8000546:	f000 f8d7 	bl	80006f8 <send_uart>
                    //send_byte('F');

                    HAL_TIM_Base_Stop_IT(&htim2);
 800054a:	4811      	ldr	r0, [pc, #68]	; (8000590 <state_machine+0x220>)
 800054c:	f001 faa0 	bl	8001a90 <HAL_TIM_Base_Stop_IT>

                    state=STATE_FREE;
 8000550:	4b05      	ldr	r3, [pc, #20]	; (8000568 <state_machine+0x1f8>)
 8000552:	2202      	movs	r2, #2
 8000554:	601a      	str	r2, [r3, #0]

                    break;
 8000556:	e000      	b.n	800055a <state_machine+0x1ea>
                    //DebugPrintEstado("PUSH","CONTINUE");
                    break;
                }
                default:
                    //myprintf("Error\r\n");
                    break;
 8000558:	bf00      	nop
            }

        }
        break;
 800055a:	bf00      	nop
    }

    event.type=EVENT_CONTINUE;
 800055c:	4b03      	ldr	r3, [pc, #12]	; (800056c <state_machine+0x1fc>)
 800055e:	2201      	movs	r2, #1
 8000560:	601a      	str	r2, [r3, #0]
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	200000b4 	.word	0x200000b4
 800056c:	200000a8 	.word	0x200000a8
 8000570:	08003018 	.word	0x08003018
 8000574:	08003038 	.word	0x08003038
 8000578:	20000108 	.word	0x20000108
 800057c:	08003040 	.word	0x08003040
 8000580:	08003048 	.word	0x08003048
 8000584:	08003050 	.word	0x08003050
 8000588:	08003058 	.word	0x08003058
 800058c:	08003064 	.word	0x08003064
 8000590:	200000c0 	.word	0x200000c0
 8000594:	08003078 	.word	0x08003078
 8000598:	08003080 	.word	0x08003080
 800059c:	0800308c 	.word	0x0800308c
 80005a0:	080030a0 	.word	0x080030a0

080005a4 <do_init>:


void do_init()
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0

    state= STATE_INIT;
 80005a8:	4b0b      	ldr	r3, [pc, #44]	; (80005d8 <do_init+0x34>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	601a      	str	r2, [r3, #0]

    sensors[ACTUATOR_LED].gpio_pin=(int)GPIO_PIN_13;
 80005ae:	4b0b      	ldr	r3, [pc, #44]	; (80005dc <do_init+0x38>)
 80005b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80005b4:	601a      	str	r2, [r3, #0]
    sensors[ACTUATOR_LED].gpio_char=GPIOC;
 80005b6:	4b09      	ldr	r3, [pc, #36]	; (80005dc <do_init+0x38>)
 80005b8:	4a09      	ldr	r2, [pc, #36]	; (80005e0 <do_init+0x3c>)
 80005ba:	605a      	str	r2, [r3, #4]
    sensors[SENSOR_BUTTON].gpio_pin=(int)GPIO_PIN_0;
 80005bc:	4b07      	ldr	r3, [pc, #28]	; (80005dc <do_init+0x38>)
 80005be:	2201      	movs	r2, #1
 80005c0:	615a      	str	r2, [r3, #20]
    sensors[SENSOR_BUTTON].gpio_char=GPIOA;
 80005c2:	4b06      	ldr	r3, [pc, #24]	; (80005dc <do_init+0x38>)
 80005c4:	4a07      	ldr	r2, [pc, #28]	; (80005e4 <do_init+0x40>)
 80005c6:	619a      	str	r2, [r3, #24]

    timeout=FALSE;
 80005c8:	4b07      	ldr	r3, [pc, #28]	; (80005e8 <do_init+0x44>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
}
 80005ce:	bf00      	nop
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bc80      	pop	{r7}
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	200000b4 	.word	0x200000b4
 80005dc:	20000080 	.word	0x20000080
 80005e0:	40011000 	.word	0x40011000
 80005e4:	40010800 	.word	0x40010800
 80005e8:	200000b8 	.word	0x200000b8

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f0:	f000 fa78 	bl	8000ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f4:	f000 f80b 	bl	800060e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f8:	f7ff fdb0 	bl	800015c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005fc:	f000 f9d6 	bl	80009ac <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000600:	f000 f962 	bl	80008c8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */



  do_init();
 8000604:	f7ff ffce 	bl	80005a4 <do_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  state_machine();
 8000608:	f7ff feb2 	bl	8000370 <state_machine>
 800060c:	e7fc      	b.n	8000608 <main+0x1c>

0800060e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060e:	b580      	push	{r7, lr}
 8000610:	b090      	sub	sp, #64	; 0x40
 8000612:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000614:	f107 0318 	add.w	r3, r7, #24
 8000618:	2228      	movs	r2, #40	; 0x28
 800061a:	2100      	movs	r1, #0
 800061c:	4618      	mov	r0, r3
 800061e:	f002 f85d 	bl	80026dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000630:	2302      	movs	r3, #2
 8000632:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000634:	2301      	movs	r3, #1
 8000636:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000638:	2310      	movs	r3, #16
 800063a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800063c:	2300      	movs	r3, #0
 800063e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000640:	f107 0318 	add.w	r3, r7, #24
 8000644:	4618      	mov	r0, r3
 8000646:	f000 fd71 	bl	800112c <HAL_RCC_OscConfig>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000650:	f000 f818 	bl	8000684 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000654:	230f      	movs	r3, #15
 8000656:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000658:	2300      	movs	r3, #0
 800065a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	2100      	movs	r1, #0
 800066c:	4618      	mov	r0, r3
 800066e:	f000 ffdf 	bl	8001630 <HAL_RCC_ClockConfig>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000678:	f000 f804 	bl	8000684 <Error_Handler>
  }
}
 800067c:	bf00      	nop
 800067e:	3740      	adds	r7, #64	; 0x40
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000688:	b672      	cpsid	i
}
 800068a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800068c:	e7fe      	b.n	800068c <Error_Handler+0x8>

0800068e <uart_write_mode_poll>:

uint8_t mode_tx_usart= POLLING;


int uart_write_mode_poll(UART_HandleTypeDef *huart, char *buf, int len)
{
 800068e:	b580      	push	{r7, lr}
 8000690:	b084      	sub	sp, #16
 8000692:	af00      	add	r7, sp, #0
 8000694:	60f8      	str	r0, [r7, #12]
 8000696:	60b9      	str	r1, [r7, #8]
 8000698:	607a      	str	r2, [r7, #4]
    if(HAL_UART_Transmit(huart, (uint8_t*)buf,(uint16_t)len, TIMEOUT_POLL)==HAL_OK)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	b29a      	uxth	r2, r3
 800069e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006a2:	68b9      	ldr	r1, [r7, #8]
 80006a4:	68f8      	ldr	r0, [r7, #12]
 80006a6:	f001 fdcd 	bl	8002244 <HAL_UART_Transmit>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d101      	bne.n	80006b4 <uart_write_mode_poll+0x26>
    {
    	return len;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	e000      	b.n	80006b6 <uart_write_mode_poll+0x28>
    }
    else
    {
    	return 0;
 80006b4:	2300      	movs	r3, #0
    }
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	3710      	adds	r7, #16
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
	...

080006c0 <uart_write>:
  * @param buf: String que se va a enviar a la huart
  * @param len: tamaño del string a enviar
  * @return retorna la cantidad de bytes enviados al huart
  */
int uart_write(UART_HandleTypeDef *huart, char *buf, int len)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b086      	sub	sp, #24
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
	int nwritten=0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]

	switch(mode_tx_usart)
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <uart_write+0x34>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2b01      	cmp	r3, #1
 80006d6:	d001      	beq.n	80006dc <uart_write+0x1c>
 80006d8:	2b02      	cmp	r3, #2
		case POLLING:
			nwritten= uart_write_mode_poll(huart,buf,len);
			break;
		case IRQ:
			//nwritten= uart_write_mode_irq(huart,buf,len);
			break;
 80006da:	e006      	b.n	80006ea <uart_write+0x2a>
			nwritten= uart_write_mode_poll(huart,buf,len);
 80006dc:	687a      	ldr	r2, [r7, #4]
 80006de:	68b9      	ldr	r1, [r7, #8]
 80006e0:	68f8      	ldr	r0, [r7, #12]
 80006e2:	f7ff ffd4 	bl	800068e <uart_write_mode_poll>
 80006e6:	6178      	str	r0, [r7, #20]
			break;
 80006e8:	bf00      	nop
		default:
			//Error_Handler();
	}
	return nwritten;
 80006ea:	697b      	ldr	r3, [r7, #20]
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	3718      	adds	r7, #24
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000004 	.word	0x20000004

080006f8 <send_uart>:
  * @param u: estrucutura del huart donde se enviaran los datos por la terminal serial
  * @param fmt: String que se va a enviar a la huart
  * @return retorna la cantidad de bytes enviados al huart
  */
uint8_t send_uart(UART_HandleTypeDef *huart, const char *fmt, ...) // custom printf() function
{
 80006f8:	b40e      	push	{r1, r2, r3}
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b0c5      	sub	sp, #276	; 0x114
 80006fe:	af00      	add	r7, sp, #0
 8000700:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000704:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000708:	6018      	str	r0, [r3, #0]

	char msg[SIZE_MSG_UART_TO_SEND]={0};
 800070a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800070e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	3304      	adds	r3, #4
 8000718:	22fb      	movs	r2, #251	; 0xfb
 800071a:	2100      	movs	r1, #0
 800071c:	4618      	mov	r0, r3
 800071e:	f001 ffdd 	bl	80026dc <memset>
	uint8_t result=0;
 8000722:	2300      	movs	r3, #0
 8000724:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f

	va_list argp;
    va_start(argp, fmt);
 8000728:	f507 7290 	add.w	r2, r7, #288	; 0x120
 800072c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000730:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000734:	601a      	str	r2, [r3, #0]

    //con vsnprintf se arma el msg sin peligro de producir oveflow
    //debido a que se la cadena orignr es mas grande que el destino
    //trunca al mensaje.
    result=vsnprintf(msg, sizeof(msg),fmt,argp);
 8000736:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800073a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800073e:	f107 0010 	add.w	r0, r7, #16
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000748:	21ff      	movs	r1, #255	; 0xff
 800074a:	f001 ffb9 	bl	80026c0 <vsniprintf>
 800074e:	4603      	mov	r3, r0
 8000750:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
    uart_write(huart,msg,strlen(msg));
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	4618      	mov	r0, r3
 800075a:	f7ff fcf7 	bl	800014c <strlen>
 800075e:	4603      	mov	r3, r0
 8000760:	461a      	mov	r2, r3
 8000762:	f107 0110 	add.w	r1, r7, #16
 8000766:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800076a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800076e:	6818      	ldr	r0, [r3, #0]
 8000770:	f7ff ffa6 	bl	80006c0 <uart_write>
    va_end(argp);

    return result;
 8000774:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
}
 8000778:	4618      	mov	r0, r3
 800077a:	f507 778a 	add.w	r7, r7, #276	; 0x114
 800077e:	46bd      	mov	sp, r7
 8000780:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000784:	b003      	add	sp, #12
 8000786:	4770      	bx	lr

08000788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800078e:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <HAL_MspInit+0x5c>)
 8000790:	699b      	ldr	r3, [r3, #24]
 8000792:	4a14      	ldr	r2, [pc, #80]	; (80007e4 <HAL_MspInit+0x5c>)
 8000794:	f043 0301 	orr.w	r3, r3, #1
 8000798:	6193      	str	r3, [r2, #24]
 800079a:	4b12      	ldr	r3, [pc, #72]	; (80007e4 <HAL_MspInit+0x5c>)
 800079c:	699b      	ldr	r3, [r3, #24]
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a6:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <HAL_MspInit+0x5c>)
 80007a8:	69db      	ldr	r3, [r3, #28]
 80007aa:	4a0e      	ldr	r2, [pc, #56]	; (80007e4 <HAL_MspInit+0x5c>)
 80007ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007b0:	61d3      	str	r3, [r2, #28]
 80007b2:	4b0c      	ldr	r3, [pc, #48]	; (80007e4 <HAL_MspInit+0x5c>)
 80007b4:	69db      	ldr	r3, [r3, #28]
 80007b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007be:	4b0a      	ldr	r3, [pc, #40]	; (80007e8 <HAL_MspInit+0x60>)
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	4a04      	ldr	r2, [pc, #16]	; (80007e8 <HAL_MspInit+0x60>)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007da:	bf00      	nop
 80007dc:	3714      	adds	r7, #20
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr
 80007e4:	40021000 	.word	0x40021000
 80007e8:	40010000 	.word	0x40010000

080007ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <NMI_Handler+0x4>

080007f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <HardFault_Handler+0x4>

080007f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <MemManage_Handler+0x4>

080007fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000802:	e7fe      	b.n	8000802 <BusFault_Handler+0x4>

08000804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000808:	e7fe      	b.n	8000808 <UsageFault_Handler+0x4>

0800080a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr

08000816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr

08000822 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000826:	bf00      	nop
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr

0800082e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000832:	f000 f99d 	bl	8000b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000840:	4802      	ldr	r0, [pc, #8]	; (800084c <TIM2_IRQHandler+0x10>)
 8000842:	f001 f953 	bl	8001aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200000c0 	.word	0x200000c0

08000850 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000858:	4a14      	ldr	r2, [pc, #80]	; (80008ac <_sbrk+0x5c>)
 800085a:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <_sbrk+0x60>)
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000864:	4b13      	ldr	r3, [pc, #76]	; (80008b4 <_sbrk+0x64>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d102      	bne.n	8000872 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <_sbrk+0x64>)
 800086e:	4a12      	ldr	r2, [pc, #72]	; (80008b8 <_sbrk+0x68>)
 8000870:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000872:	4b10      	ldr	r3, [pc, #64]	; (80008b4 <_sbrk+0x64>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4413      	add	r3, r2
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	429a      	cmp	r2, r3
 800087e:	d207      	bcs.n	8000890 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000880:	f001 ff34 	bl	80026ec <__errno>
 8000884:	4603      	mov	r3, r0
 8000886:	220c      	movs	r2, #12
 8000888:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800088a:	f04f 33ff 	mov.w	r3, #4294967295
 800088e:	e009      	b.n	80008a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000890:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <_sbrk+0x64>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000896:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <_sbrk+0x64>)
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4413      	add	r3, r2
 800089e:	4a05      	ldr	r2, [pc, #20]	; (80008b4 <_sbrk+0x64>)
 80008a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008a2:	68fb      	ldr	r3, [r7, #12]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3718      	adds	r7, #24
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20005000 	.word	0x20005000
 80008b0:	00000400 	.word	0x00000400
 80008b4:	200000bc 	.word	0x200000bc
 80008b8:	200002a0 	.word	0x200002a0

080008bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bc80      	pop	{r7}
 80008c6:	4770      	bx	lr

080008c8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008ce:	f107 0308 	add.w	r3, r7, #8
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	605a      	str	r2, [r3, #4]
 80008d8:	609a      	str	r2, [r3, #8]
 80008da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008dc:	463b      	mov	r3, r7
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008e4:	4b1e      	ldr	r3, [pc, #120]	; (8000960 <MX_TIM2_Init+0x98>)
 80008e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10000;
 80008ec:	4b1c      	ldr	r3, [pc, #112]	; (8000960 <MX_TIM2_Init+0x98>)
 80008ee:	f242 7210 	movw	r2, #10000	; 0x2710
 80008f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008f4:	4b1a      	ldr	r3, [pc, #104]	; (8000960 <MX_TIM2_Init+0x98>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 80008fa:	4b19      	ldr	r3, [pc, #100]	; (8000960 <MX_TIM2_Init+0x98>)
 80008fc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000900:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000902:	4b17      	ldr	r3, [pc, #92]	; (8000960 <MX_TIM2_Init+0x98>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000908:	4b15      	ldr	r3, [pc, #84]	; (8000960 <MX_TIM2_Init+0x98>)
 800090a:	2200      	movs	r2, #0
 800090c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800090e:	4814      	ldr	r0, [pc, #80]	; (8000960 <MX_TIM2_Init+0x98>)
 8000910:	f001 f81c 	bl	800194c <HAL_TIM_Base_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800091a:	f7ff feb3 	bl	8000684 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800091e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000922:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000924:	f107 0308 	add.w	r3, r7, #8
 8000928:	4619      	mov	r1, r3
 800092a:	480d      	ldr	r0, [pc, #52]	; (8000960 <MX_TIM2_Init+0x98>)
 800092c:	f001 f9e6 	bl	8001cfc <HAL_TIM_ConfigClockSource>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000936:	f7ff fea5 	bl	8000684 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800093a:	2300      	movs	r3, #0
 800093c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800093e:	2300      	movs	r3, #0
 8000940:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000942:	463b      	mov	r3, r7
 8000944:	4619      	mov	r1, r3
 8000946:	4806      	ldr	r0, [pc, #24]	; (8000960 <MX_TIM2_Init+0x98>)
 8000948:	f001 fbbc 	bl	80020c4 <HAL_TIMEx_MasterConfigSynchronization>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000952:	f7ff fe97 	bl	8000684 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	3718      	adds	r7, #24
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	200000c0 	.word	0x200000c0

08000964 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000974:	d113      	bne.n	800099e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000976:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <HAL_TIM_Base_MspInit+0x44>)
 8000978:	69db      	ldr	r3, [r3, #28]
 800097a:	4a0b      	ldr	r2, [pc, #44]	; (80009a8 <HAL_TIM_Base_MspInit+0x44>)
 800097c:	f043 0301 	orr.w	r3, r3, #1
 8000980:	61d3      	str	r3, [r2, #28]
 8000982:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <HAL_TIM_Base_MspInit+0x44>)
 8000984:	69db      	ldr	r3, [r3, #28]
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800098e:	2200      	movs	r2, #0
 8000990:	2100      	movs	r1, #0
 8000992:	201c      	movs	r0, #28
 8000994:	f000 f9df 	bl	8000d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000998:	201c      	movs	r0, #28
 800099a:	f000 f9f8 	bl	8000d8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800099e:	bf00      	nop
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40021000 	.word	0x40021000

080009ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009b0:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009b2:	4a12      	ldr	r2, [pc, #72]	; (80009fc <MX_USART1_UART_Init+0x50>)
 80009b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80009b6:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80009bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ca:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009d0:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009d2:	220c      	movs	r2, #12
 80009d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d6:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009dc:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009e2:	4805      	ldr	r0, [pc, #20]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009e4:	f001 fbde 	bl	80021a4 <HAL_UART_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009ee:	f7ff fe49 	bl	8000684 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000108 	.word	0x20000108
 80009fc:	40013800 	.word	0x40013800

08000a00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b088      	sub	sp, #32
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 0310 	add.w	r3, r7, #16
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a1c      	ldr	r2, [pc, #112]	; (8000a8c <HAL_UART_MspInit+0x8c>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d131      	bne.n	8000a84 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a20:	4b1b      	ldr	r3, [pc, #108]	; (8000a90 <HAL_UART_MspInit+0x90>)
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	4a1a      	ldr	r2, [pc, #104]	; (8000a90 <HAL_UART_MspInit+0x90>)
 8000a26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a2a:	6193      	str	r3, [r2, #24]
 8000a2c:	4b18      	ldr	r3, [pc, #96]	; (8000a90 <HAL_UART_MspInit+0x90>)
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a38:	4b15      	ldr	r3, [pc, #84]	; (8000a90 <HAL_UART_MspInit+0x90>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	4a14      	ldr	r2, [pc, #80]	; (8000a90 <HAL_UART_MspInit+0x90>)
 8000a3e:	f043 0304 	orr.w	r3, r3, #4
 8000a42:	6193      	str	r3, [r2, #24]
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <HAL_UART_MspInit+0x90>)
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	f003 0304 	and.w	r3, r3, #4
 8000a4c:	60bb      	str	r3, [r7, #8]
 8000a4e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a56:	2302      	movs	r3, #2
 8000a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5e:	f107 0310 	add.w	r3, r7, #16
 8000a62:	4619      	mov	r1, r3
 8000a64:	480b      	ldr	r0, [pc, #44]	; (8000a94 <HAL_UART_MspInit+0x94>)
 8000a66:	f000 f9ad 	bl	8000dc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a78:	f107 0310 	add.w	r3, r7, #16
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4805      	ldr	r0, [pc, #20]	; (8000a94 <HAL_UART_MspInit+0x94>)
 8000a80:	f000 f9a0 	bl	8000dc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000a84:	bf00      	nop
 8000a86:	3720      	adds	r7, #32
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40013800 	.word	0x40013800
 8000a90:	40021000 	.word	0x40021000
 8000a94:	40010800 	.word	0x40010800

08000a98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a98:	f7ff ff10 	bl	80008bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a9c:	480b      	ldr	r0, [pc, #44]	; (8000acc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a9e:	490c      	ldr	r1, [pc, #48]	; (8000ad0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000aa0:	4a0c      	ldr	r2, [pc, #48]	; (8000ad4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000aa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa4:	e002      	b.n	8000aac <LoopCopyDataInit>

08000aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aaa:	3304      	adds	r3, #4

08000aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab0:	d3f9      	bcc.n	8000aa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ab2:	4a09      	ldr	r2, [pc, #36]	; (8000ad8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ab4:	4c09      	ldr	r4, [pc, #36]	; (8000adc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab8:	e001      	b.n	8000abe <LoopFillZerobss>

08000aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000abc:	3204      	adds	r2, #4

08000abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac0:	d3fb      	bcc.n	8000aba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ac2:	f001 fe19 	bl	80026f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ac6:	f7ff fd91 	bl	80005ec <main>
  bx lr
 8000aca:	4770      	bx	lr
  ldr r0, =_sdata
 8000acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ad0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000ad4:	0800311c 	.word	0x0800311c
  ldr r2, =_sbss
 8000ad8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000adc:	2000029c 	.word	0x2000029c

08000ae0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ae0:	e7fe      	b.n	8000ae0 <ADC1_2_IRQHandler>
	...

08000ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae8:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <HAL_Init+0x28>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a07      	ldr	r2, [pc, #28]	; (8000b0c <HAL_Init+0x28>)
 8000aee:	f043 0310 	orr.w	r3, r3, #16
 8000af2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000af4:	2003      	movs	r0, #3
 8000af6:	f000 f923 	bl	8000d40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000afa:	200f      	movs	r0, #15
 8000afc:	f000 f808 	bl	8000b10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b00:	f7ff fe42 	bl	8000788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b04:	2300      	movs	r3, #0
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40022000 	.word	0x40022000

08000b10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b18:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <HAL_InitTick+0x54>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	4b12      	ldr	r3, [pc, #72]	; (8000b68 <HAL_InitTick+0x58>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	4619      	mov	r1, r3
 8000b22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f000 f93b 	bl	8000daa <HAL_SYSTICK_Config>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e00e      	b.n	8000b5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2b0f      	cmp	r3, #15
 8000b42:	d80a      	bhi.n	8000b5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b44:	2200      	movs	r2, #0
 8000b46:	6879      	ldr	r1, [r7, #4]
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	f000 f903 	bl	8000d56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b50:	4a06      	ldr	r2, [pc, #24]	; (8000b6c <HAL_InitTick+0x5c>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b56:	2300      	movs	r3, #0
 8000b58:	e000      	b.n	8000b5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000008 	.word	0x20000008
 8000b68:	20000010 	.word	0x20000010
 8000b6c:	2000000c 	.word	0x2000000c

08000b70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b74:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <HAL_IncTick+0x1c>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	461a      	mov	r2, r3
 8000b7a:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <HAL_IncTick+0x20>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4413      	add	r3, r2
 8000b80:	4a03      	ldr	r2, [pc, #12]	; (8000b90 <HAL_IncTick+0x20>)
 8000b82:	6013      	str	r3, [r2, #0]
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bc80      	pop	{r7}
 8000b8a:	4770      	bx	lr
 8000b8c:	20000010 	.word	0x20000010
 8000b90:	20000150 	.word	0x20000150

08000b94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  return uwTick;
 8000b98:	4b02      	ldr	r3, [pc, #8]	; (8000ba4 <HAL_GetTick+0x10>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bc80      	pop	{r7}
 8000ba2:	4770      	bx	lr
 8000ba4:	20000150 	.word	0x20000150

08000ba8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	f003 0307 	and.w	r3, r3, #7
 8000bb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <__NVIC_SetPriorityGrouping+0x44>)
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bbe:	68ba      	ldr	r2, [r7, #8]
 8000bc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bda:	4a04      	ldr	r2, [pc, #16]	; (8000bec <__NVIC_SetPriorityGrouping+0x44>)
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	60d3      	str	r3, [r2, #12]
}
 8000be0:	bf00      	nop
 8000be2:	3714      	adds	r7, #20
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bc80      	pop	{r7}
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf4:	4b04      	ldr	r3, [pc, #16]	; (8000c08 <__NVIC_GetPriorityGrouping+0x18>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	0a1b      	lsrs	r3, r3, #8
 8000bfa:	f003 0307 	and.w	r3, r3, #7
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bc80      	pop	{r7}
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	db0b      	blt.n	8000c36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	f003 021f 	and.w	r2, r3, #31
 8000c24:	4906      	ldr	r1, [pc, #24]	; (8000c40 <__NVIC_EnableIRQ+0x34>)
 8000c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2a:	095b      	lsrs	r3, r3, #5
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c36:	bf00      	nop
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bc80      	pop	{r7}
 8000c3e:	4770      	bx	lr
 8000c40:	e000e100 	.word	0xe000e100

08000c44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	6039      	str	r1, [r7, #0]
 8000c4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	db0a      	blt.n	8000c6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	b2da      	uxtb	r2, r3
 8000c5c:	490c      	ldr	r1, [pc, #48]	; (8000c90 <__NVIC_SetPriority+0x4c>)
 8000c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c62:	0112      	lsls	r2, r2, #4
 8000c64:	b2d2      	uxtb	r2, r2
 8000c66:	440b      	add	r3, r1
 8000c68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c6c:	e00a      	b.n	8000c84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	b2da      	uxtb	r2, r3
 8000c72:	4908      	ldr	r1, [pc, #32]	; (8000c94 <__NVIC_SetPriority+0x50>)
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	f003 030f 	and.w	r3, r3, #15
 8000c7a:	3b04      	subs	r3, #4
 8000c7c:	0112      	lsls	r2, r2, #4
 8000c7e:	b2d2      	uxtb	r2, r2
 8000c80:	440b      	add	r3, r1
 8000c82:	761a      	strb	r2, [r3, #24]
}
 8000c84:	bf00      	nop
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bc80      	pop	{r7}
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	e000e100 	.word	0xe000e100
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b089      	sub	sp, #36	; 0x24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cac:	69fb      	ldr	r3, [r7, #28]
 8000cae:	f1c3 0307 	rsb	r3, r3, #7
 8000cb2:	2b04      	cmp	r3, #4
 8000cb4:	bf28      	it	cs
 8000cb6:	2304      	movcs	r3, #4
 8000cb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	3304      	adds	r3, #4
 8000cbe:	2b06      	cmp	r3, #6
 8000cc0:	d902      	bls.n	8000cc8 <NVIC_EncodePriority+0x30>
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	3b03      	subs	r3, #3
 8000cc6:	e000      	b.n	8000cca <NVIC_EncodePriority+0x32>
 8000cc8:	2300      	movs	r3, #0
 8000cca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	43da      	mvns	r2, r3
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	401a      	ands	r2, r3
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cea:	43d9      	mvns	r1, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf0:	4313      	orrs	r3, r2
         );
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3724      	adds	r7, #36	; 0x24
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bc80      	pop	{r7}
 8000cfa:	4770      	bx	lr

08000cfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	3b01      	subs	r3, #1
 8000d08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d0c:	d301      	bcc.n	8000d12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e00f      	b.n	8000d32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d12:	4a0a      	ldr	r2, [pc, #40]	; (8000d3c <SysTick_Config+0x40>)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	3b01      	subs	r3, #1
 8000d18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d1a:	210f      	movs	r1, #15
 8000d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d20:	f7ff ff90 	bl	8000c44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d24:	4b05      	ldr	r3, [pc, #20]	; (8000d3c <SysTick_Config+0x40>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d2a:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <SysTick_Config+0x40>)
 8000d2c:	2207      	movs	r2, #7
 8000d2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d30:	2300      	movs	r3, #0
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	e000e010 	.word	0xe000e010

08000d40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f7ff ff2d 	bl	8000ba8 <__NVIC_SetPriorityGrouping>
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d56:	b580      	push	{r7, lr}
 8000d58:	b086      	sub	sp, #24
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	60b9      	str	r1, [r7, #8]
 8000d60:	607a      	str	r2, [r7, #4]
 8000d62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d64:	2300      	movs	r3, #0
 8000d66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d68:	f7ff ff42 	bl	8000bf0 <__NVIC_GetPriorityGrouping>
 8000d6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	68b9      	ldr	r1, [r7, #8]
 8000d72:	6978      	ldr	r0, [r7, #20]
 8000d74:	f7ff ff90 	bl	8000c98 <NVIC_EncodePriority>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d7e:	4611      	mov	r1, r2
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff ff5f 	bl	8000c44 <__NVIC_SetPriority>
}
 8000d86:	bf00      	nop
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b082      	sub	sp, #8
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	4603      	mov	r3, r0
 8000d96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff ff35 	bl	8000c0c <__NVIC_EnableIRQ>
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b082      	sub	sp, #8
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff ffa2 	bl	8000cfc <SysTick_Config>
 8000db8:	4603      	mov	r3, r0
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b08b      	sub	sp, #44	; 0x2c
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dd6:	e169      	b.n	80010ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000dd8:	2201      	movs	r2, #1
 8000dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	69fa      	ldr	r2, [r7, #28]
 8000de8:	4013      	ands	r3, r2
 8000dea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	f040 8158 	bne.w	80010a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	4a9a      	ldr	r2, [pc, #616]	; (8001064 <HAL_GPIO_Init+0x2a0>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d05e      	beq.n	8000ebe <HAL_GPIO_Init+0xfa>
 8000e00:	4a98      	ldr	r2, [pc, #608]	; (8001064 <HAL_GPIO_Init+0x2a0>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d875      	bhi.n	8000ef2 <HAL_GPIO_Init+0x12e>
 8000e06:	4a98      	ldr	r2, [pc, #608]	; (8001068 <HAL_GPIO_Init+0x2a4>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d058      	beq.n	8000ebe <HAL_GPIO_Init+0xfa>
 8000e0c:	4a96      	ldr	r2, [pc, #600]	; (8001068 <HAL_GPIO_Init+0x2a4>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d86f      	bhi.n	8000ef2 <HAL_GPIO_Init+0x12e>
 8000e12:	4a96      	ldr	r2, [pc, #600]	; (800106c <HAL_GPIO_Init+0x2a8>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d052      	beq.n	8000ebe <HAL_GPIO_Init+0xfa>
 8000e18:	4a94      	ldr	r2, [pc, #592]	; (800106c <HAL_GPIO_Init+0x2a8>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d869      	bhi.n	8000ef2 <HAL_GPIO_Init+0x12e>
 8000e1e:	4a94      	ldr	r2, [pc, #592]	; (8001070 <HAL_GPIO_Init+0x2ac>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d04c      	beq.n	8000ebe <HAL_GPIO_Init+0xfa>
 8000e24:	4a92      	ldr	r2, [pc, #584]	; (8001070 <HAL_GPIO_Init+0x2ac>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d863      	bhi.n	8000ef2 <HAL_GPIO_Init+0x12e>
 8000e2a:	4a92      	ldr	r2, [pc, #584]	; (8001074 <HAL_GPIO_Init+0x2b0>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d046      	beq.n	8000ebe <HAL_GPIO_Init+0xfa>
 8000e30:	4a90      	ldr	r2, [pc, #576]	; (8001074 <HAL_GPIO_Init+0x2b0>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d85d      	bhi.n	8000ef2 <HAL_GPIO_Init+0x12e>
 8000e36:	2b12      	cmp	r3, #18
 8000e38:	d82a      	bhi.n	8000e90 <HAL_GPIO_Init+0xcc>
 8000e3a:	2b12      	cmp	r3, #18
 8000e3c:	d859      	bhi.n	8000ef2 <HAL_GPIO_Init+0x12e>
 8000e3e:	a201      	add	r2, pc, #4	; (adr r2, 8000e44 <HAL_GPIO_Init+0x80>)
 8000e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e44:	08000ebf 	.word	0x08000ebf
 8000e48:	08000e99 	.word	0x08000e99
 8000e4c:	08000eab 	.word	0x08000eab
 8000e50:	08000eed 	.word	0x08000eed
 8000e54:	08000ef3 	.word	0x08000ef3
 8000e58:	08000ef3 	.word	0x08000ef3
 8000e5c:	08000ef3 	.word	0x08000ef3
 8000e60:	08000ef3 	.word	0x08000ef3
 8000e64:	08000ef3 	.word	0x08000ef3
 8000e68:	08000ef3 	.word	0x08000ef3
 8000e6c:	08000ef3 	.word	0x08000ef3
 8000e70:	08000ef3 	.word	0x08000ef3
 8000e74:	08000ef3 	.word	0x08000ef3
 8000e78:	08000ef3 	.word	0x08000ef3
 8000e7c:	08000ef3 	.word	0x08000ef3
 8000e80:	08000ef3 	.word	0x08000ef3
 8000e84:	08000ef3 	.word	0x08000ef3
 8000e88:	08000ea1 	.word	0x08000ea1
 8000e8c:	08000eb5 	.word	0x08000eb5
 8000e90:	4a79      	ldr	r2, [pc, #484]	; (8001078 <HAL_GPIO_Init+0x2b4>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d013      	beq.n	8000ebe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e96:	e02c      	b.n	8000ef2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	623b      	str	r3, [r7, #32]
          break;
 8000e9e:	e029      	b.n	8000ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	3304      	adds	r3, #4
 8000ea6:	623b      	str	r3, [r7, #32]
          break;
 8000ea8:	e024      	b.n	8000ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	68db      	ldr	r3, [r3, #12]
 8000eae:	3308      	adds	r3, #8
 8000eb0:	623b      	str	r3, [r7, #32]
          break;
 8000eb2:	e01f      	b.n	8000ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	330c      	adds	r3, #12
 8000eba:	623b      	str	r3, [r7, #32]
          break;
 8000ebc:	e01a      	b.n	8000ef4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d102      	bne.n	8000ecc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ec6:	2304      	movs	r3, #4
 8000ec8:	623b      	str	r3, [r7, #32]
          break;
 8000eca:	e013      	b.n	8000ef4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d105      	bne.n	8000ee0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ed4:	2308      	movs	r3, #8
 8000ed6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	69fa      	ldr	r2, [r7, #28]
 8000edc:	611a      	str	r2, [r3, #16]
          break;
 8000ede:	e009      	b.n	8000ef4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ee0:	2308      	movs	r3, #8
 8000ee2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	69fa      	ldr	r2, [r7, #28]
 8000ee8:	615a      	str	r2, [r3, #20]
          break;
 8000eea:	e003      	b.n	8000ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000eec:	2300      	movs	r3, #0
 8000eee:	623b      	str	r3, [r7, #32]
          break;
 8000ef0:	e000      	b.n	8000ef4 <HAL_GPIO_Init+0x130>
          break;
 8000ef2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	2bff      	cmp	r3, #255	; 0xff
 8000ef8:	d801      	bhi.n	8000efe <HAL_GPIO_Init+0x13a>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	e001      	b.n	8000f02 <HAL_GPIO_Init+0x13e>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	3304      	adds	r3, #4
 8000f02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f04:	69bb      	ldr	r3, [r7, #24]
 8000f06:	2bff      	cmp	r3, #255	; 0xff
 8000f08:	d802      	bhi.n	8000f10 <HAL_GPIO_Init+0x14c>
 8000f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	e002      	b.n	8000f16 <HAL_GPIO_Init+0x152>
 8000f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f12:	3b08      	subs	r3, #8
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	210f      	movs	r1, #15
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	fa01 f303 	lsl.w	r3, r1, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	401a      	ands	r2, r3
 8000f28:	6a39      	ldr	r1, [r7, #32]
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f30:	431a      	orrs	r2, r3
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	f000 80b1 	beq.w	80010a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f44:	4b4d      	ldr	r3, [pc, #308]	; (800107c <HAL_GPIO_Init+0x2b8>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	4a4c      	ldr	r2, [pc, #304]	; (800107c <HAL_GPIO_Init+0x2b8>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6193      	str	r3, [r2, #24]
 8000f50:	4b4a      	ldr	r3, [pc, #296]	; (800107c <HAL_GPIO_Init+0x2b8>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	f003 0301 	and.w	r3, r3, #1
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f5c:	4a48      	ldr	r2, [pc, #288]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 8000f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f60:	089b      	lsrs	r3, r3, #2
 8000f62:	3302      	adds	r3, #2
 8000f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6c:	f003 0303 	and.w	r3, r3, #3
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	220f      	movs	r2, #15
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a40      	ldr	r2, [pc, #256]	; (8001084 <HAL_GPIO_Init+0x2c0>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d013      	beq.n	8000fb0 <HAL_GPIO_Init+0x1ec>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a3f      	ldr	r2, [pc, #252]	; (8001088 <HAL_GPIO_Init+0x2c4>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d00d      	beq.n	8000fac <HAL_GPIO_Init+0x1e8>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a3e      	ldr	r2, [pc, #248]	; (800108c <HAL_GPIO_Init+0x2c8>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d007      	beq.n	8000fa8 <HAL_GPIO_Init+0x1e4>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a3d      	ldr	r2, [pc, #244]	; (8001090 <HAL_GPIO_Init+0x2cc>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d101      	bne.n	8000fa4 <HAL_GPIO_Init+0x1e0>
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	e006      	b.n	8000fb2 <HAL_GPIO_Init+0x1ee>
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	e004      	b.n	8000fb2 <HAL_GPIO_Init+0x1ee>
 8000fa8:	2302      	movs	r3, #2
 8000faa:	e002      	b.n	8000fb2 <HAL_GPIO_Init+0x1ee>
 8000fac:	2301      	movs	r3, #1
 8000fae:	e000      	b.n	8000fb2 <HAL_GPIO_Init+0x1ee>
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fb4:	f002 0203 	and.w	r2, r2, #3
 8000fb8:	0092      	lsls	r2, r2, #2
 8000fba:	4093      	lsls	r3, r2
 8000fbc:	68fa      	ldr	r2, [r7, #12]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fc2:	492f      	ldr	r1, [pc, #188]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 8000fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc6:	089b      	lsrs	r3, r3, #2
 8000fc8:	3302      	adds	r3, #2
 8000fca:	68fa      	ldr	r2, [r7, #12]
 8000fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d006      	beq.n	8000fea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fdc:	4b2d      	ldr	r3, [pc, #180]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 8000fde:	689a      	ldr	r2, [r3, #8]
 8000fe0:	492c      	ldr	r1, [pc, #176]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 8000fe2:	69bb      	ldr	r3, [r7, #24]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	608b      	str	r3, [r1, #8]
 8000fe8:	e006      	b.n	8000ff8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fea:	4b2a      	ldr	r3, [pc, #168]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 8000fec:	689a      	ldr	r2, [r3, #8]
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	4928      	ldr	r1, [pc, #160]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d006      	beq.n	8001012 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001004:	4b23      	ldr	r3, [pc, #140]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 8001006:	68da      	ldr	r2, [r3, #12]
 8001008:	4922      	ldr	r1, [pc, #136]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	4313      	orrs	r3, r2
 800100e:	60cb      	str	r3, [r1, #12]
 8001010:	e006      	b.n	8001020 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001012:	4b20      	ldr	r3, [pc, #128]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 8001014:	68da      	ldr	r2, [r3, #12]
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	43db      	mvns	r3, r3
 800101a:	491e      	ldr	r1, [pc, #120]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 800101c:	4013      	ands	r3, r2
 800101e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d006      	beq.n	800103a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800102c:	4b19      	ldr	r3, [pc, #100]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 800102e:	685a      	ldr	r2, [r3, #4]
 8001030:	4918      	ldr	r1, [pc, #96]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	4313      	orrs	r3, r2
 8001036:	604b      	str	r3, [r1, #4]
 8001038:	e006      	b.n	8001048 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800103a:	4b16      	ldr	r3, [pc, #88]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	69bb      	ldr	r3, [r7, #24]
 8001040:	43db      	mvns	r3, r3
 8001042:	4914      	ldr	r1, [pc, #80]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 8001044:	4013      	ands	r3, r2
 8001046:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d021      	beq.n	8001098 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001054:	4b0f      	ldr	r3, [pc, #60]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	490e      	ldr	r1, [pc, #56]	; (8001094 <HAL_GPIO_Init+0x2d0>)
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	4313      	orrs	r3, r2
 800105e:	600b      	str	r3, [r1, #0]
 8001060:	e021      	b.n	80010a6 <HAL_GPIO_Init+0x2e2>
 8001062:	bf00      	nop
 8001064:	10320000 	.word	0x10320000
 8001068:	10310000 	.word	0x10310000
 800106c:	10220000 	.word	0x10220000
 8001070:	10210000 	.word	0x10210000
 8001074:	10120000 	.word	0x10120000
 8001078:	10110000 	.word	0x10110000
 800107c:	40021000 	.word	0x40021000
 8001080:	40010000 	.word	0x40010000
 8001084:	40010800 	.word	0x40010800
 8001088:	40010c00 	.word	0x40010c00
 800108c:	40011000 	.word	0x40011000
 8001090:	40011400 	.word	0x40011400
 8001094:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001098:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <HAL_GPIO_Init+0x304>)
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	43db      	mvns	r3, r3
 80010a0:	4909      	ldr	r1, [pc, #36]	; (80010c8 <HAL_GPIO_Init+0x304>)
 80010a2:	4013      	ands	r3, r2
 80010a4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80010a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a8:	3301      	adds	r3, #1
 80010aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b2:	fa22 f303 	lsr.w	r3, r2, r3
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	f47f ae8e 	bne.w	8000dd8 <HAL_GPIO_Init+0x14>
  }
}
 80010bc:	bf00      	nop
 80010be:	bf00      	nop
 80010c0:	372c      	adds	r7, #44	; 0x2c
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr
 80010c8:	40010400 	.word	0x40010400

080010cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	689a      	ldr	r2, [r3, #8]
 80010dc:	887b      	ldrh	r3, [r7, #2]
 80010de:	4013      	ands	r3, r2
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d002      	beq.n	80010ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80010e4:	2301      	movs	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]
 80010e8:	e001      	b.n	80010ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010ea:	2300      	movs	r3, #0
 80010ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3714      	adds	r7, #20
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bc80      	pop	{r7}
 80010f8:	4770      	bx	lr

080010fa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010fa:	b480      	push	{r7}
 80010fc:	b083      	sub	sp, #12
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
 8001102:	460b      	mov	r3, r1
 8001104:	807b      	strh	r3, [r7, #2]
 8001106:	4613      	mov	r3, r2
 8001108:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800110a:	787b      	ldrb	r3, [r7, #1]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001110:	887a      	ldrh	r2, [r7, #2]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001116:	e003      	b.n	8001120 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001118:	887b      	ldrh	r3, [r7, #2]
 800111a:	041a      	lsls	r2, r3, #16
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	611a      	str	r2, [r3, #16]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	bc80      	pop	{r7}
 8001128:	4770      	bx	lr
	...

0800112c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e272      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	2b00      	cmp	r3, #0
 8001148:	f000 8087 	beq.w	800125a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800114c:	4b92      	ldr	r3, [pc, #584]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f003 030c 	and.w	r3, r3, #12
 8001154:	2b04      	cmp	r3, #4
 8001156:	d00c      	beq.n	8001172 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001158:	4b8f      	ldr	r3, [pc, #572]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 030c 	and.w	r3, r3, #12
 8001160:	2b08      	cmp	r3, #8
 8001162:	d112      	bne.n	800118a <HAL_RCC_OscConfig+0x5e>
 8001164:	4b8c      	ldr	r3, [pc, #560]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800116c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001170:	d10b      	bne.n	800118a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001172:	4b89      	ldr	r3, [pc, #548]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d06c      	beq.n	8001258 <HAL_RCC_OscConfig+0x12c>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d168      	bne.n	8001258 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e24c      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001192:	d106      	bne.n	80011a2 <HAL_RCC_OscConfig+0x76>
 8001194:	4b80      	ldr	r3, [pc, #512]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a7f      	ldr	r2, [pc, #508]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 800119a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800119e:	6013      	str	r3, [r2, #0]
 80011a0:	e02e      	b.n	8001200 <HAL_RCC_OscConfig+0xd4>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d10c      	bne.n	80011c4 <HAL_RCC_OscConfig+0x98>
 80011aa:	4b7b      	ldr	r3, [pc, #492]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a7a      	ldr	r2, [pc, #488]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011b4:	6013      	str	r3, [r2, #0]
 80011b6:	4b78      	ldr	r3, [pc, #480]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a77      	ldr	r2, [pc, #476]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	e01d      	b.n	8001200 <HAL_RCC_OscConfig+0xd4>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011cc:	d10c      	bne.n	80011e8 <HAL_RCC_OscConfig+0xbc>
 80011ce:	4b72      	ldr	r3, [pc, #456]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a71      	ldr	r2, [pc, #452]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011d8:	6013      	str	r3, [r2, #0]
 80011da:	4b6f      	ldr	r3, [pc, #444]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a6e      	ldr	r2, [pc, #440]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e4:	6013      	str	r3, [r2, #0]
 80011e6:	e00b      	b.n	8001200 <HAL_RCC_OscConfig+0xd4>
 80011e8:	4b6b      	ldr	r3, [pc, #428]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a6a      	ldr	r2, [pc, #424]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011f2:	6013      	str	r3, [r2, #0]
 80011f4:	4b68      	ldr	r3, [pc, #416]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a67      	ldr	r2, [pc, #412]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80011fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d013      	beq.n	8001230 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001208:	f7ff fcc4 	bl	8000b94 <HAL_GetTick>
 800120c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120e:	e008      	b.n	8001222 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001210:	f7ff fcc0 	bl	8000b94 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b64      	cmp	r3, #100	; 0x64
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e200      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001222:	4b5d      	ldr	r3, [pc, #372]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122a:	2b00      	cmp	r3, #0
 800122c:	d0f0      	beq.n	8001210 <HAL_RCC_OscConfig+0xe4>
 800122e:	e014      	b.n	800125a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001230:	f7ff fcb0 	bl	8000b94 <HAL_GetTick>
 8001234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001236:	e008      	b.n	800124a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001238:	f7ff fcac 	bl	8000b94 <HAL_GetTick>
 800123c:	4602      	mov	r2, r0
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	2b64      	cmp	r3, #100	; 0x64
 8001244:	d901      	bls.n	800124a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001246:	2303      	movs	r3, #3
 8001248:	e1ec      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800124a:	4b53      	ldr	r3, [pc, #332]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1f0      	bne.n	8001238 <HAL_RCC_OscConfig+0x10c>
 8001256:	e000      	b.n	800125a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001258:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	2b00      	cmp	r3, #0
 8001264:	d063      	beq.n	800132e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001266:	4b4c      	ldr	r3, [pc, #304]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f003 030c 	and.w	r3, r3, #12
 800126e:	2b00      	cmp	r3, #0
 8001270:	d00b      	beq.n	800128a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001272:	4b49      	ldr	r3, [pc, #292]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f003 030c 	and.w	r3, r3, #12
 800127a:	2b08      	cmp	r3, #8
 800127c:	d11c      	bne.n	80012b8 <HAL_RCC_OscConfig+0x18c>
 800127e:	4b46      	ldr	r3, [pc, #280]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d116      	bne.n	80012b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800128a:	4b43      	ldr	r3, [pc, #268]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d005      	beq.n	80012a2 <HAL_RCC_OscConfig+0x176>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	691b      	ldr	r3, [r3, #16]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d001      	beq.n	80012a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e1c0      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a2:	4b3d      	ldr	r3, [pc, #244]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	00db      	lsls	r3, r3, #3
 80012b0:	4939      	ldr	r1, [pc, #228]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012b2:	4313      	orrs	r3, r2
 80012b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012b6:	e03a      	b.n	800132e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	691b      	ldr	r3, [r3, #16]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d020      	beq.n	8001302 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012c0:	4b36      	ldr	r3, [pc, #216]	; (800139c <HAL_RCC_OscConfig+0x270>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c6:	f7ff fc65 	bl	8000b94 <HAL_GetTick>
 80012ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ce:	f7ff fc61 	bl	8000b94 <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e1a1      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e0:	4b2d      	ldr	r3, [pc, #180]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0302 	and.w	r3, r3, #2
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d0f0      	beq.n	80012ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ec:	4b2a      	ldr	r3, [pc, #168]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	4927      	ldr	r1, [pc, #156]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	4313      	orrs	r3, r2
 80012fe:	600b      	str	r3, [r1, #0]
 8001300:	e015      	b.n	800132e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001302:	4b26      	ldr	r3, [pc, #152]	; (800139c <HAL_RCC_OscConfig+0x270>)
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001308:	f7ff fc44 	bl	8000b94 <HAL_GetTick>
 800130c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130e:	e008      	b.n	8001322 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001310:	f7ff fc40 	bl	8000b94 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	2b02      	cmp	r3, #2
 800131c:	d901      	bls.n	8001322 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800131e:	2303      	movs	r3, #3
 8001320:	e180      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001322:	4b1d      	ldr	r3, [pc, #116]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d1f0      	bne.n	8001310 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0308 	and.w	r3, r3, #8
 8001336:	2b00      	cmp	r3, #0
 8001338:	d03a      	beq.n	80013b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d019      	beq.n	8001376 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001342:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <HAL_RCC_OscConfig+0x274>)
 8001344:	2201      	movs	r2, #1
 8001346:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001348:	f7ff fc24 	bl	8000b94 <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001350:	f7ff fc20 	bl	8000b94 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b02      	cmp	r3, #2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e160      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001362:	4b0d      	ldr	r3, [pc, #52]	; (8001398 <HAL_RCC_OscConfig+0x26c>)
 8001364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0f0      	beq.n	8001350 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800136e:	2001      	movs	r0, #1
 8001370:	f000 face 	bl	8001910 <RCC_Delay>
 8001374:	e01c      	b.n	80013b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001376:	4b0a      	ldr	r3, [pc, #40]	; (80013a0 <HAL_RCC_OscConfig+0x274>)
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800137c:	f7ff fc0a 	bl	8000b94 <HAL_GetTick>
 8001380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001382:	e00f      	b.n	80013a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001384:	f7ff fc06 	bl	8000b94 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b02      	cmp	r3, #2
 8001390:	d908      	bls.n	80013a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e146      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000
 800139c:	42420000 	.word	0x42420000
 80013a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a4:	4b92      	ldr	r3, [pc, #584]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a8:	f003 0302 	and.w	r3, r3, #2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1e9      	bne.n	8001384 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f000 80a6 	beq.w	800150a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013be:	2300      	movs	r3, #0
 80013c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013c2:	4b8b      	ldr	r3, [pc, #556]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013c4:	69db      	ldr	r3, [r3, #28]
 80013c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d10d      	bne.n	80013ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ce:	4b88      	ldr	r3, [pc, #544]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	4a87      	ldr	r2, [pc, #540]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d8:	61d3      	str	r3, [r2, #28]
 80013da:	4b85      	ldr	r3, [pc, #532]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013e6:	2301      	movs	r3, #1
 80013e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ea:	4b82      	ldr	r3, [pc, #520]	; (80015f4 <HAL_RCC_OscConfig+0x4c8>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d118      	bne.n	8001428 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f6:	4b7f      	ldr	r3, [pc, #508]	; (80015f4 <HAL_RCC_OscConfig+0x4c8>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a7e      	ldr	r2, [pc, #504]	; (80015f4 <HAL_RCC_OscConfig+0x4c8>)
 80013fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001400:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001402:	f7ff fbc7 	bl	8000b94 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800140a:	f7ff fbc3 	bl	8000b94 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b64      	cmp	r3, #100	; 0x64
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e103      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141c:	4b75      	ldr	r3, [pc, #468]	; (80015f4 <HAL_RCC_OscConfig+0x4c8>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d106      	bne.n	800143e <HAL_RCC_OscConfig+0x312>
 8001430:	4b6f      	ldr	r3, [pc, #444]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001432:	6a1b      	ldr	r3, [r3, #32]
 8001434:	4a6e      	ldr	r2, [pc, #440]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001436:	f043 0301 	orr.w	r3, r3, #1
 800143a:	6213      	str	r3, [r2, #32]
 800143c:	e02d      	b.n	800149a <HAL_RCC_OscConfig+0x36e>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d10c      	bne.n	8001460 <HAL_RCC_OscConfig+0x334>
 8001446:	4b6a      	ldr	r3, [pc, #424]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001448:	6a1b      	ldr	r3, [r3, #32]
 800144a:	4a69      	ldr	r2, [pc, #420]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800144c:	f023 0301 	bic.w	r3, r3, #1
 8001450:	6213      	str	r3, [r2, #32]
 8001452:	4b67      	ldr	r3, [pc, #412]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001454:	6a1b      	ldr	r3, [r3, #32]
 8001456:	4a66      	ldr	r2, [pc, #408]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001458:	f023 0304 	bic.w	r3, r3, #4
 800145c:	6213      	str	r3, [r2, #32]
 800145e:	e01c      	b.n	800149a <HAL_RCC_OscConfig+0x36e>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	2b05      	cmp	r3, #5
 8001466:	d10c      	bne.n	8001482 <HAL_RCC_OscConfig+0x356>
 8001468:	4b61      	ldr	r3, [pc, #388]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800146a:	6a1b      	ldr	r3, [r3, #32]
 800146c:	4a60      	ldr	r2, [pc, #384]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800146e:	f043 0304 	orr.w	r3, r3, #4
 8001472:	6213      	str	r3, [r2, #32]
 8001474:	4b5e      	ldr	r3, [pc, #376]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001476:	6a1b      	ldr	r3, [r3, #32]
 8001478:	4a5d      	ldr	r2, [pc, #372]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800147a:	f043 0301 	orr.w	r3, r3, #1
 800147e:	6213      	str	r3, [r2, #32]
 8001480:	e00b      	b.n	800149a <HAL_RCC_OscConfig+0x36e>
 8001482:	4b5b      	ldr	r3, [pc, #364]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001484:	6a1b      	ldr	r3, [r3, #32]
 8001486:	4a5a      	ldr	r2, [pc, #360]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001488:	f023 0301 	bic.w	r3, r3, #1
 800148c:	6213      	str	r3, [r2, #32]
 800148e:	4b58      	ldr	r3, [pc, #352]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001490:	6a1b      	ldr	r3, [r3, #32]
 8001492:	4a57      	ldr	r2, [pc, #348]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001494:	f023 0304 	bic.w	r3, r3, #4
 8001498:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	68db      	ldr	r3, [r3, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d015      	beq.n	80014ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a2:	f7ff fb77 	bl	8000b94 <HAL_GetTick>
 80014a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a8:	e00a      	b.n	80014c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014aa:	f7ff fb73 	bl	8000b94 <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d901      	bls.n	80014c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e0b1      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014c0:	4b4b      	ldr	r3, [pc, #300]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	f003 0302 	and.w	r3, r3, #2
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0ee      	beq.n	80014aa <HAL_RCC_OscConfig+0x37e>
 80014cc:	e014      	b.n	80014f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ce:	f7ff fb61 	bl	8000b94 <HAL_GetTick>
 80014d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d4:	e00a      	b.n	80014ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d6:	f7ff fb5d 	bl	8000b94 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e09b      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ec:	4b40      	ldr	r3, [pc, #256]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1ee      	bne.n	80014d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014f8:	7dfb      	ldrb	r3, [r7, #23]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d105      	bne.n	800150a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014fe:	4b3c      	ldr	r3, [pc, #240]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	4a3b      	ldr	r2, [pc, #236]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001504:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001508:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	2b00      	cmp	r3, #0
 8001510:	f000 8087 	beq.w	8001622 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001514:	4b36      	ldr	r3, [pc, #216]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f003 030c 	and.w	r3, r3, #12
 800151c:	2b08      	cmp	r3, #8
 800151e:	d061      	beq.n	80015e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	2b02      	cmp	r3, #2
 8001526:	d146      	bne.n	80015b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001528:	4b33      	ldr	r3, [pc, #204]	; (80015f8 <HAL_RCC_OscConfig+0x4cc>)
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152e:	f7ff fb31 	bl	8000b94 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001534:	e008      	b.n	8001548 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001536:	f7ff fb2d 	bl	8000b94 <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b02      	cmp	r3, #2
 8001542:	d901      	bls.n	8001548 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e06d      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001548:	4b29      	ldr	r3, [pc, #164]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001550:	2b00      	cmp	r3, #0
 8001552:	d1f0      	bne.n	8001536 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6a1b      	ldr	r3, [r3, #32]
 8001558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800155c:	d108      	bne.n	8001570 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800155e:	4b24      	ldr	r3, [pc, #144]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	4921      	ldr	r1, [pc, #132]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 800156c:	4313      	orrs	r3, r2
 800156e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001570:	4b1f      	ldr	r3, [pc, #124]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a19      	ldr	r1, [r3, #32]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001580:	430b      	orrs	r3, r1
 8001582:	491b      	ldr	r1, [pc, #108]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 8001584:	4313      	orrs	r3, r2
 8001586:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001588:	4b1b      	ldr	r3, [pc, #108]	; (80015f8 <HAL_RCC_OscConfig+0x4cc>)
 800158a:	2201      	movs	r2, #1
 800158c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158e:	f7ff fb01 	bl	8000b94 <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001596:	f7ff fafd 	bl	8000b94 <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e03d      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d0f0      	beq.n	8001596 <HAL_RCC_OscConfig+0x46a>
 80015b4:	e035      	b.n	8001622 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015b6:	4b10      	ldr	r3, [pc, #64]	; (80015f8 <HAL_RCC_OscConfig+0x4cc>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015bc:	f7ff faea 	bl	8000b94 <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015c4:	f7ff fae6 	bl	8000b94 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e026      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <HAL_RCC_OscConfig+0x4c4>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1f0      	bne.n	80015c4 <HAL_RCC_OscConfig+0x498>
 80015e2:	e01e      	b.n	8001622 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	69db      	ldr	r3, [r3, #28]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d107      	bne.n	80015fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e019      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
 80015f0:	40021000 	.word	0x40021000
 80015f4:	40007000 	.word	0x40007000
 80015f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015fc:	4b0b      	ldr	r3, [pc, #44]	; (800162c <HAL_RCC_OscConfig+0x500>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a1b      	ldr	r3, [r3, #32]
 800160c:	429a      	cmp	r2, r3
 800160e:	d106      	bne.n	800161e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800161a:	429a      	cmp	r2, r3
 800161c:	d001      	beq.n	8001622 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e000      	b.n	8001624 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40021000 	.word	0x40021000

08001630 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e0d0      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001644:	4b6a      	ldr	r3, [pc, #424]	; (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0307 	and.w	r3, r3, #7
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d910      	bls.n	8001674 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001652:	4b67      	ldr	r3, [pc, #412]	; (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f023 0207 	bic.w	r2, r3, #7
 800165a:	4965      	ldr	r1, [pc, #404]	; (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	4313      	orrs	r3, r2
 8001660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001662:	4b63      	ldr	r3, [pc, #396]	; (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0307 	and.w	r3, r3, #7
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	429a      	cmp	r2, r3
 800166e:	d001      	beq.n	8001674 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e0b8      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 0302 	and.w	r3, r3, #2
 800167c:	2b00      	cmp	r3, #0
 800167e:	d020      	beq.n	80016c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	2b00      	cmp	r3, #0
 800168a:	d005      	beq.n	8001698 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800168c:	4b59      	ldr	r3, [pc, #356]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	4a58      	ldr	r2, [pc, #352]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001692:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001696:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0308 	and.w	r3, r3, #8
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016a4:	4b53      	ldr	r3, [pc, #332]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	4a52      	ldr	r2, [pc, #328]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016b0:	4b50      	ldr	r3, [pc, #320]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	494d      	ldr	r1, [pc, #308]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d040      	beq.n	8001750 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d107      	bne.n	80016e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d6:	4b47      	ldr	r3, [pc, #284]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d115      	bne.n	800170e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e07f      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d107      	bne.n	80016fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ee:	4b41      	ldr	r3, [pc, #260]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d109      	bne.n	800170e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e073      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016fe:	4b3d      	ldr	r3, [pc, #244]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e06b      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800170e:	4b39      	ldr	r3, [pc, #228]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f023 0203 	bic.w	r2, r3, #3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	4936      	ldr	r1, [pc, #216]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800171c:	4313      	orrs	r3, r2
 800171e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001720:	f7ff fa38 	bl	8000b94 <HAL_GetTick>
 8001724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001726:	e00a      	b.n	800173e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001728:	f7ff fa34 	bl	8000b94 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	f241 3288 	movw	r2, #5000	; 0x1388
 8001736:	4293      	cmp	r3, r2
 8001738:	d901      	bls.n	800173e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e053      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173e:	4b2d      	ldr	r3, [pc, #180]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f003 020c 	and.w	r2, r3, #12
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	429a      	cmp	r2, r3
 800174e:	d1eb      	bne.n	8001728 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001750:	4b27      	ldr	r3, [pc, #156]	; (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0307 	and.w	r3, r3, #7
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d210      	bcs.n	8001780 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175e:	4b24      	ldr	r3, [pc, #144]	; (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f023 0207 	bic.w	r2, r3, #7
 8001766:	4922      	ldr	r1, [pc, #136]	; (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	4313      	orrs	r3, r2
 800176c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800176e:	4b20      	ldr	r3, [pc, #128]	; (80017f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d001      	beq.n	8001780 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e032      	b.n	80017e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0304 	and.w	r3, r3, #4
 8001788:	2b00      	cmp	r3, #0
 800178a:	d008      	beq.n	800179e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800178c:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	4916      	ldr	r1, [pc, #88]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 800179a:	4313      	orrs	r3, r2
 800179c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0308 	and.w	r3, r3, #8
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d009      	beq.n	80017be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017aa:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	00db      	lsls	r3, r3, #3
 80017b8:	490e      	ldr	r1, [pc, #56]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017be:	f000 f821 	bl	8001804 <HAL_RCC_GetSysClockFreq>
 80017c2:	4602      	mov	r2, r0
 80017c4:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <HAL_RCC_ClockConfig+0x1c4>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	091b      	lsrs	r3, r3, #4
 80017ca:	f003 030f 	and.w	r3, r3, #15
 80017ce:	490a      	ldr	r1, [pc, #40]	; (80017f8 <HAL_RCC_ClockConfig+0x1c8>)
 80017d0:	5ccb      	ldrb	r3, [r1, r3]
 80017d2:	fa22 f303 	lsr.w	r3, r2, r3
 80017d6:	4a09      	ldr	r2, [pc, #36]	; (80017fc <HAL_RCC_ClockConfig+0x1cc>)
 80017d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017da:	4b09      	ldr	r3, [pc, #36]	; (8001800 <HAL_RCC_ClockConfig+0x1d0>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff f996 	bl	8000b10 <HAL_InitTick>

  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40022000 	.word	0x40022000
 80017f4:	40021000 	.word	0x40021000
 80017f8:	080030b4 	.word	0x080030b4
 80017fc:	20000008 	.word	0x20000008
 8001800:	2000000c 	.word	0x2000000c

08001804 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001804:	b480      	push	{r7}
 8001806:	b087      	sub	sp, #28
 8001808:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	2300      	movs	r3, #0
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
 8001816:	2300      	movs	r3, #0
 8001818:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800181a:	2300      	movs	r3, #0
 800181c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800181e:	4b1e      	ldr	r3, [pc, #120]	; (8001898 <HAL_RCC_GetSysClockFreq+0x94>)
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f003 030c 	and.w	r3, r3, #12
 800182a:	2b04      	cmp	r3, #4
 800182c:	d002      	beq.n	8001834 <HAL_RCC_GetSysClockFreq+0x30>
 800182e:	2b08      	cmp	r3, #8
 8001830:	d003      	beq.n	800183a <HAL_RCC_GetSysClockFreq+0x36>
 8001832:	e027      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001834:	4b19      	ldr	r3, [pc, #100]	; (800189c <HAL_RCC_GetSysClockFreq+0x98>)
 8001836:	613b      	str	r3, [r7, #16]
      break;
 8001838:	e027      	b.n	800188a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	0c9b      	lsrs	r3, r3, #18
 800183e:	f003 030f 	and.w	r3, r3, #15
 8001842:	4a17      	ldr	r2, [pc, #92]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001844:	5cd3      	ldrb	r3, [r2, r3]
 8001846:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d010      	beq.n	8001874 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001852:	4b11      	ldr	r3, [pc, #68]	; (8001898 <HAL_RCC_GetSysClockFreq+0x94>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	0c5b      	lsrs	r3, r3, #17
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	4a11      	ldr	r2, [pc, #68]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800185e:	5cd3      	ldrb	r3, [r2, r3]
 8001860:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a0d      	ldr	r2, [pc, #52]	; (800189c <HAL_RCC_GetSysClockFreq+0x98>)
 8001866:	fb03 f202 	mul.w	r2, r3, r2
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001870:	617b      	str	r3, [r7, #20]
 8001872:	e004      	b.n	800187e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a0c      	ldr	r2, [pc, #48]	; (80018a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001878:	fb02 f303 	mul.w	r3, r2, r3
 800187c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	613b      	str	r3, [r7, #16]
      break;
 8001882:	e002      	b.n	800188a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001884:	4b05      	ldr	r3, [pc, #20]	; (800189c <HAL_RCC_GetSysClockFreq+0x98>)
 8001886:	613b      	str	r3, [r7, #16]
      break;
 8001888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800188a:	693b      	ldr	r3, [r7, #16]
}
 800188c:	4618      	mov	r0, r3
 800188e:	371c      	adds	r7, #28
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	40021000 	.word	0x40021000
 800189c:	007a1200 	.word	0x007a1200
 80018a0:	080030cc 	.word	0x080030cc
 80018a4:	080030dc 	.word	0x080030dc
 80018a8:	003d0900 	.word	0x003d0900

080018ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018b0:	4b02      	ldr	r3, [pc, #8]	; (80018bc <HAL_RCC_GetHCLKFreq+0x10>)
 80018b2:	681b      	ldr	r3, [r3, #0]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr
 80018bc:	20000008 	.word	0x20000008

080018c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018c4:	f7ff fff2 	bl	80018ac <HAL_RCC_GetHCLKFreq>
 80018c8:	4602      	mov	r2, r0
 80018ca:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	0a1b      	lsrs	r3, r3, #8
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	4903      	ldr	r1, [pc, #12]	; (80018e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018d6:	5ccb      	ldrb	r3, [r1, r3]
 80018d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018dc:	4618      	mov	r0, r3
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40021000 	.word	0x40021000
 80018e4:	080030c4 	.word	0x080030c4

080018e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018ec:	f7ff ffde 	bl	80018ac <HAL_RCC_GetHCLKFreq>
 80018f0:	4602      	mov	r2, r0
 80018f2:	4b05      	ldr	r3, [pc, #20]	; (8001908 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	0adb      	lsrs	r3, r3, #11
 80018f8:	f003 0307 	and.w	r3, r3, #7
 80018fc:	4903      	ldr	r1, [pc, #12]	; (800190c <HAL_RCC_GetPCLK2Freq+0x24>)
 80018fe:	5ccb      	ldrb	r3, [r1, r3]
 8001900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001904:	4618      	mov	r0, r3
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40021000 	.word	0x40021000
 800190c:	080030c4 	.word	0x080030c4

08001910 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001910:	b480      	push	{r7}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001918:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <RCC_Delay+0x34>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a0a      	ldr	r2, [pc, #40]	; (8001948 <RCC_Delay+0x38>)
 800191e:	fba2 2303 	umull	r2, r3, r2, r3
 8001922:	0a5b      	lsrs	r3, r3, #9
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	fb02 f303 	mul.w	r3, r2, r3
 800192a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800192c:	bf00      	nop
  }
  while (Delay --);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	1e5a      	subs	r2, r3, #1
 8001932:	60fa      	str	r2, [r7, #12]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1f9      	bne.n	800192c <RCC_Delay+0x1c>
}
 8001938:	bf00      	nop
 800193a:	bf00      	nop
 800193c:	3714      	adds	r7, #20
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr
 8001944:	20000008 	.word	0x20000008
 8001948:	10624dd3 	.word	0x10624dd3

0800194c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e041      	b.n	80019e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b00      	cmp	r3, #0
 8001968:	d106      	bne.n	8001978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7fe fff6 	bl	8000964 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2202      	movs	r2, #2
 800197c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3304      	adds	r3, #4
 8001988:	4619      	mov	r1, r3
 800198a:	4610      	mov	r0, r2
 800198c:	f000 faa2 	bl	8001ed4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2201      	movs	r2, #1
 80019cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2201      	movs	r2, #1
 80019d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d001      	beq.n	8001a04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e03a      	b.n	8001a7a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2202      	movs	r2, #2
 8001a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	68da      	ldr	r2, [r3, #12]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f042 0201 	orr.w	r2, r2, #1
 8001a1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a18      	ldr	r2, [pc, #96]	; (8001a84 <HAL_TIM_Base_Start_IT+0x98>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d00e      	beq.n	8001a44 <HAL_TIM_Base_Start_IT+0x58>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a2e:	d009      	beq.n	8001a44 <HAL_TIM_Base_Start_IT+0x58>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a14      	ldr	r2, [pc, #80]	; (8001a88 <HAL_TIM_Base_Start_IT+0x9c>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d004      	beq.n	8001a44 <HAL_TIM_Base_Start_IT+0x58>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a13      	ldr	r2, [pc, #76]	; (8001a8c <HAL_TIM_Base_Start_IT+0xa0>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d111      	bne.n	8001a68 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2b06      	cmp	r3, #6
 8001a54:	d010      	beq.n	8001a78 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f042 0201 	orr.w	r2, r2, #1
 8001a64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a66:	e007      	b.n	8001a78 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f042 0201 	orr.w	r2, r2, #1
 8001a76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr
 8001a84:	40012c00 	.word	0x40012c00
 8001a88:	40000400 	.word	0x40000400
 8001a8c:	40000800 	.word	0x40000800

08001a90 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68da      	ldr	r2, [r3, #12]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f022 0201 	bic.w	r2, r2, #1
 8001aa6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	6a1a      	ldr	r2, [r3, #32]
 8001aae:	f241 1311 	movw	r3, #4369	; 0x1111
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d10f      	bne.n	8001ad8 <HAL_TIM_Base_Stop_IT+0x48>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	6a1a      	ldr	r2, [r3, #32]
 8001abe:	f240 4344 	movw	r3, #1092	; 0x444
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d107      	bne.n	8001ad8 <HAL_TIM_Base_Stop_IT+0x48>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 0201 	bic.w	r2, r2, #1
 8001ad6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr

08001aec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d122      	bne.n	8001b48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d11b      	bne.n	8001b48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f06f 0202 	mvn.w	r2, #2
 8001b18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	f003 0303 	and.w	r3, r3, #3
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f000 f9b4 	bl	8001e9c <HAL_TIM_IC_CaptureCallback>
 8001b34:	e005      	b.n	8001b42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f000 f9a7 	bl	8001e8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 f9b6 	bl	8001eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d122      	bne.n	8001b9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	f003 0304 	and.w	r3, r3, #4
 8001b60:	2b04      	cmp	r3, #4
 8001b62:	d11b      	bne.n	8001b9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f06f 0204 	mvn.w	r2, #4
 8001b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2202      	movs	r2, #2
 8001b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d003      	beq.n	8001b8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f000 f98a 	bl	8001e9c <HAL_TIM_IC_CaptureCallback>
 8001b88:	e005      	b.n	8001b96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f97d 	bl	8001e8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f000 f98c 	bl	8001eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	691b      	ldr	r3, [r3, #16]
 8001ba2:	f003 0308 	and.w	r3, r3, #8
 8001ba6:	2b08      	cmp	r3, #8
 8001ba8:	d122      	bne.n	8001bf0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	f003 0308 	and.w	r3, r3, #8
 8001bb4:	2b08      	cmp	r3, #8
 8001bb6:	d11b      	bne.n	8001bf0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f06f 0208 	mvn.w	r2, #8
 8001bc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2204      	movs	r2, #4
 8001bc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	f003 0303 	and.w	r3, r3, #3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 f960 	bl	8001e9c <HAL_TIM_IC_CaptureCallback>
 8001bdc:	e005      	b.n	8001bea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 f953 	bl	8001e8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 f962 	bl	8001eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2200      	movs	r2, #0
 8001bee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	f003 0310 	and.w	r3, r3, #16
 8001bfa:	2b10      	cmp	r3, #16
 8001bfc:	d122      	bne.n	8001c44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	f003 0310 	and.w	r3, r3, #16
 8001c08:	2b10      	cmp	r3, #16
 8001c0a:	d11b      	bne.n	8001c44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f06f 0210 	mvn.w	r2, #16
 8001c14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2208      	movs	r2, #8
 8001c1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	69db      	ldr	r3, [r3, #28]
 8001c22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 f936 	bl	8001e9c <HAL_TIM_IC_CaptureCallback>
 8001c30:	e005      	b.n	8001c3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 f929 	bl	8001e8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f000 f938 	bl	8001eae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d10e      	bne.n	8001c70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	f003 0301 	and.w	r3, r3, #1
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d107      	bne.n	8001c70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f06f 0201 	mvn.w	r2, #1
 8001c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7fe fb3a 	bl	80002e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c7a:	2b80      	cmp	r3, #128	; 0x80
 8001c7c:	d10e      	bne.n	8001c9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c88:	2b80      	cmp	r3, #128	; 0x80
 8001c8a:	d107      	bne.n	8001c9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 fa7b 	bl	8002192 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	691b      	ldr	r3, [r3, #16]
 8001ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca6:	2b40      	cmp	r3, #64	; 0x40
 8001ca8:	d10e      	bne.n	8001cc8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb4:	2b40      	cmp	r3, #64	; 0x40
 8001cb6:	d107      	bne.n	8001cc8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 f8fc 	bl	8001ec0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	f003 0320 	and.w	r3, r3, #32
 8001cd2:	2b20      	cmp	r3, #32
 8001cd4:	d10e      	bne.n	8001cf4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	f003 0320 	and.w	r3, r3, #32
 8001ce0:	2b20      	cmp	r3, #32
 8001ce2:	d107      	bne.n	8001cf4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f06f 0220 	mvn.w	r2, #32
 8001cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f000 fa46 	bl	8002180 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001cf4:	bf00      	nop
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d101      	bne.n	8001d18 <HAL_TIM_ConfigClockSource+0x1c>
 8001d14:	2302      	movs	r3, #2
 8001d16:	e0b4      	b.n	8001e82 <HAL_TIM_ConfigClockSource+0x186>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2202      	movs	r2, #2
 8001d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001d36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	68ba      	ldr	r2, [r7, #8]
 8001d46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d50:	d03e      	beq.n	8001dd0 <HAL_TIM_ConfigClockSource+0xd4>
 8001d52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d56:	f200 8087 	bhi.w	8001e68 <HAL_TIM_ConfigClockSource+0x16c>
 8001d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d5e:	f000 8086 	beq.w	8001e6e <HAL_TIM_ConfigClockSource+0x172>
 8001d62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d66:	d87f      	bhi.n	8001e68 <HAL_TIM_ConfigClockSource+0x16c>
 8001d68:	2b70      	cmp	r3, #112	; 0x70
 8001d6a:	d01a      	beq.n	8001da2 <HAL_TIM_ConfigClockSource+0xa6>
 8001d6c:	2b70      	cmp	r3, #112	; 0x70
 8001d6e:	d87b      	bhi.n	8001e68 <HAL_TIM_ConfigClockSource+0x16c>
 8001d70:	2b60      	cmp	r3, #96	; 0x60
 8001d72:	d050      	beq.n	8001e16 <HAL_TIM_ConfigClockSource+0x11a>
 8001d74:	2b60      	cmp	r3, #96	; 0x60
 8001d76:	d877      	bhi.n	8001e68 <HAL_TIM_ConfigClockSource+0x16c>
 8001d78:	2b50      	cmp	r3, #80	; 0x50
 8001d7a:	d03c      	beq.n	8001df6 <HAL_TIM_ConfigClockSource+0xfa>
 8001d7c:	2b50      	cmp	r3, #80	; 0x50
 8001d7e:	d873      	bhi.n	8001e68 <HAL_TIM_ConfigClockSource+0x16c>
 8001d80:	2b40      	cmp	r3, #64	; 0x40
 8001d82:	d058      	beq.n	8001e36 <HAL_TIM_ConfigClockSource+0x13a>
 8001d84:	2b40      	cmp	r3, #64	; 0x40
 8001d86:	d86f      	bhi.n	8001e68 <HAL_TIM_ConfigClockSource+0x16c>
 8001d88:	2b30      	cmp	r3, #48	; 0x30
 8001d8a:	d064      	beq.n	8001e56 <HAL_TIM_ConfigClockSource+0x15a>
 8001d8c:	2b30      	cmp	r3, #48	; 0x30
 8001d8e:	d86b      	bhi.n	8001e68 <HAL_TIM_ConfigClockSource+0x16c>
 8001d90:	2b20      	cmp	r3, #32
 8001d92:	d060      	beq.n	8001e56 <HAL_TIM_ConfigClockSource+0x15a>
 8001d94:	2b20      	cmp	r3, #32
 8001d96:	d867      	bhi.n	8001e68 <HAL_TIM_ConfigClockSource+0x16c>
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d05c      	beq.n	8001e56 <HAL_TIM_ConfigClockSource+0x15a>
 8001d9c:	2b10      	cmp	r3, #16
 8001d9e:	d05a      	beq.n	8001e56 <HAL_TIM_ConfigClockSource+0x15a>
 8001da0:	e062      	b.n	8001e68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001db2:	f000 f968 	bl	8002086 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001dc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	609a      	str	r2, [r3, #8]
      break;
 8001dce:	e04f      	b.n	8001e70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001de0:	f000 f951 	bl	8002086 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001df2:	609a      	str	r2, [r3, #8]
      break;
 8001df4:	e03c      	b.n	8001e70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e02:	461a      	mov	r2, r3
 8001e04:	f000 f8c8 	bl	8001f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2150      	movs	r1, #80	; 0x50
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f000 f91f 	bl	8002052 <TIM_ITRx_SetConfig>
      break;
 8001e14:	e02c      	b.n	8001e70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e22:	461a      	mov	r2, r3
 8001e24:	f000 f8e6 	bl	8001ff4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2160      	movs	r1, #96	; 0x60
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f000 f90f 	bl	8002052 <TIM_ITRx_SetConfig>
      break;
 8001e34:	e01c      	b.n	8001e70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e42:	461a      	mov	r2, r3
 8001e44:	f000 f8a8 	bl	8001f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2140      	movs	r1, #64	; 0x40
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 f8ff 	bl	8002052 <TIM_ITRx_SetConfig>
      break;
 8001e54:	e00c      	b.n	8001e70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4610      	mov	r0, r2
 8001e62:	f000 f8f6 	bl	8002052 <TIM_ITRx_SetConfig>
      break;
 8001e66:	e003      	b.n	8001e70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8001e6c:	e000      	b.n	8001e70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001e6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bc80      	pop	{r7}
 8001eac:	4770      	bx	lr

08001eae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bc80      	pop	{r7}
 8001ed0:	4770      	bx	lr
	...

08001ed4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a29      	ldr	r2, [pc, #164]	; (8001f8c <TIM_Base_SetConfig+0xb8>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d00b      	beq.n	8001f04 <TIM_Base_SetConfig+0x30>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ef2:	d007      	beq.n	8001f04 <TIM_Base_SetConfig+0x30>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	4a26      	ldr	r2, [pc, #152]	; (8001f90 <TIM_Base_SetConfig+0xbc>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d003      	beq.n	8001f04 <TIM_Base_SetConfig+0x30>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a25      	ldr	r2, [pc, #148]	; (8001f94 <TIM_Base_SetConfig+0xc0>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d108      	bne.n	8001f16 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a1c      	ldr	r2, [pc, #112]	; (8001f8c <TIM_Base_SetConfig+0xb8>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d00b      	beq.n	8001f36 <TIM_Base_SetConfig+0x62>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f24:	d007      	beq.n	8001f36 <TIM_Base_SetConfig+0x62>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a19      	ldr	r2, [pc, #100]	; (8001f90 <TIM_Base_SetConfig+0xbc>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d003      	beq.n	8001f36 <TIM_Base_SetConfig+0x62>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a18      	ldr	r2, [pc, #96]	; (8001f94 <TIM_Base_SetConfig+0xc0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d108      	bne.n	8001f48 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	695b      	ldr	r3, [r3, #20]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	689a      	ldr	r2, [r3, #8]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4a07      	ldr	r2, [pc, #28]	; (8001f8c <TIM_Base_SetConfig+0xb8>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d103      	bne.n	8001f7c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	691a      	ldr	r2, [r3, #16]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	615a      	str	r2, [r3, #20]
}
 8001f82:	bf00      	nop
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr
 8001f8c:	40012c00 	.word	0x40012c00
 8001f90:	40000400 	.word	0x40000400
 8001f94:	40000800 	.word	0x40000800

08001f98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b087      	sub	sp, #28
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	60b9      	str	r1, [r7, #8]
 8001fa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6a1b      	ldr	r3, [r3, #32]
 8001fae:	f023 0201 	bic.w	r2, r3, #1
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	011b      	lsls	r3, r3, #4
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f023 030a 	bic.w	r3, r3, #10
 8001fd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	693a      	ldr	r2, [r7, #16]
 8001fe2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	697a      	ldr	r2, [r7, #20]
 8001fe8:	621a      	str	r2, [r3, #32]
}
 8001fea:	bf00      	nop
 8001fec:	371c      	adds	r7, #28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr

08001ff4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b087      	sub	sp, #28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	6a1b      	ldr	r3, [r3, #32]
 800200a:	f023 0210 	bic.w	r2, r3, #16
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800201e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	031b      	lsls	r3, r3, #12
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4313      	orrs	r3, r2
 8002028:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002030:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	011b      	lsls	r3, r3, #4
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	4313      	orrs	r3, r2
 800203a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	697a      	ldr	r2, [r7, #20]
 8002046:	621a      	str	r2, [r3, #32]
}
 8002048:	bf00      	nop
 800204a:	371c      	adds	r7, #28
 800204c:	46bd      	mov	sp, r7
 800204e:	bc80      	pop	{r7}
 8002050:	4770      	bx	lr

08002052 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002052:	b480      	push	{r7}
 8002054:	b085      	sub	sp, #20
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002068:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4313      	orrs	r3, r2
 8002070:	f043 0307 	orr.w	r3, r3, #7
 8002074:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	609a      	str	r2, [r3, #8]
}
 800207c:	bf00      	nop
 800207e:	3714      	adds	r7, #20
 8002080:	46bd      	mov	sp, r7
 8002082:	bc80      	pop	{r7}
 8002084:	4770      	bx	lr

08002086 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002086:	b480      	push	{r7}
 8002088:	b087      	sub	sp, #28
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
 8002092:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80020a0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	021a      	lsls	r2, r3, #8
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	431a      	orrs	r2, r3
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	609a      	str	r2, [r3, #8]
}
 80020ba:	bf00      	nop
 80020bc:	371c      	adds	r7, #28
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr

080020c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d101      	bne.n	80020dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020d8:	2302      	movs	r3, #2
 80020da:	e046      	b.n	800216a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2202      	movs	r2, #2
 80020e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002102:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68fa      	ldr	r2, [r7, #12]
 800210a:	4313      	orrs	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a16      	ldr	r2, [pc, #88]	; (8002174 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d00e      	beq.n	800213e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002128:	d009      	beq.n	800213e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a12      	ldr	r2, [pc, #72]	; (8002178 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d004      	beq.n	800213e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a10      	ldr	r2, [pc, #64]	; (800217c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d10c      	bne.n	8002158 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002144:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	68ba      	ldr	r2, [r7, #8]
 800214c:	4313      	orrs	r3, r2
 800214e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr
 8002174:	40012c00 	.word	0x40012c00
 8002178:	40000400 	.word	0x40000400
 800217c:	40000800 	.word	0x40000800

08002180 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr

08002192 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800219a:	bf00      	nop
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr

080021a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e042      	b.n	800223c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d106      	bne.n	80021d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7fe fc18 	bl	8000a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2224      	movs	r2, #36	; 0x24
 80021d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f000 f9af 	bl	800254c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	691a      	ldr	r2, [r3, #16]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	695a      	ldr	r2, [r3, #20]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800220c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68da      	ldr	r2, [r3, #12]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800221c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2220      	movs	r2, #32
 8002228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2220      	movs	r2, #32
 8002230:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08a      	sub	sp, #40	; 0x28
 8002248:	af02      	add	r7, sp, #8
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	603b      	str	r3, [r7, #0]
 8002250:	4613      	mov	r3, r2
 8002252:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b20      	cmp	r3, #32
 8002262:	d16d      	bne.n	8002340 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d002      	beq.n	8002270 <HAL_UART_Transmit+0x2c>
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e066      	b.n	8002342 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2200      	movs	r2, #0
 8002278:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2221      	movs	r2, #33	; 0x21
 800227e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002282:	f7fe fc87 	bl	8000b94 <HAL_GetTick>
 8002286:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	88fa      	ldrh	r2, [r7, #6]
 800228c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	88fa      	ldrh	r2, [r7, #6]
 8002292:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800229c:	d108      	bne.n	80022b0 <HAL_UART_Transmit+0x6c>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d104      	bne.n	80022b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	61bb      	str	r3, [r7, #24]
 80022ae:	e003      	b.n	80022b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022b8:	e02a      	b.n	8002310 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	2200      	movs	r2, #0
 80022c2:	2180      	movs	r1, #128	; 0x80
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f000 f8d2 	bl	800246e <UART_WaitOnFlagUntilTimeout>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e036      	b.n	8002342 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10b      	bne.n	80022f2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	881b      	ldrh	r3, [r3, #0]
 80022de:	461a      	mov	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	3302      	adds	r3, #2
 80022ee:	61bb      	str	r3, [r7, #24]
 80022f0:	e007      	b.n	8002302 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	781a      	ldrb	r2, [r3, #0]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	3301      	adds	r3, #1
 8002300:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002306:	b29b      	uxth	r3, r3
 8002308:	3b01      	subs	r3, #1
 800230a:	b29a      	uxth	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002314:	b29b      	uxth	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1cf      	bne.n	80022ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	9300      	str	r3, [sp, #0]
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	2200      	movs	r2, #0
 8002322:	2140      	movs	r1, #64	; 0x40
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	f000 f8a2 	bl	800246e <UART_WaitOnFlagUntilTimeout>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e006      	b.n	8002342 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	e000      	b.n	8002342 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002340:	2302      	movs	r3, #2
  }
}
 8002342:	4618      	mov	r0, r3
 8002344:	3720      	adds	r7, #32
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b08a      	sub	sp, #40	; 0x28
 800234e:	af02      	add	r7, sp, #8
 8002350:	60f8      	str	r0, [r7, #12]
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	603b      	str	r3, [r7, #0]
 8002356:	4613      	mov	r3, r2
 8002358:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800235a:	2300      	movs	r3, #0
 800235c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b20      	cmp	r3, #32
 8002368:	d17c      	bne.n	8002464 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d002      	beq.n	8002376 <HAL_UART_Receive+0x2c>
 8002370:	88fb      	ldrh	r3, [r7, #6]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d101      	bne.n	800237a <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e075      	b.n	8002466 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2222      	movs	r2, #34	; 0x22
 8002384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800238e:	f7fe fc01 	bl	8000b94 <HAL_GetTick>
 8002392:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	88fa      	ldrh	r2, [r7, #6]
 8002398:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	88fa      	ldrh	r2, [r7, #6]
 800239e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023a8:	d108      	bne.n	80023bc <HAL_UART_Receive+0x72>
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d104      	bne.n	80023bc <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 80023b2:	2300      	movs	r3, #0
 80023b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	61bb      	str	r3, [r7, #24]
 80023ba:	e003      	b.n	80023c4 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80023c4:	e043      	b.n	800244e <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	2200      	movs	r2, #0
 80023ce:	2120      	movs	r1, #32
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f84c 	bl	800246e <UART_WaitOnFlagUntilTimeout>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e042      	b.n	8002466 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d10c      	bne.n	8002400 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	3302      	adds	r3, #2
 80023fc:	61bb      	str	r3, [r7, #24]
 80023fe:	e01f      	b.n	8002440 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002408:	d007      	beq.n	800241a <HAL_UART_Receive+0xd0>
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d10a      	bne.n	8002428 <HAL_UART_Receive+0xde>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d106      	bne.n	8002428 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	b2da      	uxtb	r2, r3
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	701a      	strb	r2, [r3, #0]
 8002426:	e008      	b.n	800243a <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	b2db      	uxtb	r3, r3
 8002430:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002434:	b2da      	uxtb	r2, r3
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	3301      	adds	r3, #1
 800243e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002444:	b29b      	uxth	r3, r3
 8002446:	3b01      	subs	r3, #1
 8002448:	b29a      	uxth	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002452:	b29b      	uxth	r3, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	d1b6      	bne.n	80023c6 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2220      	movs	r2, #32
 800245c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002460:	2300      	movs	r3, #0
 8002462:	e000      	b.n	8002466 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002464:	2302      	movs	r3, #2
  }
}
 8002466:	4618      	mov	r0, r3
 8002468:	3720      	adds	r7, #32
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b090      	sub	sp, #64	; 0x40
 8002472:	af00      	add	r7, sp, #0
 8002474:	60f8      	str	r0, [r7, #12]
 8002476:	60b9      	str	r1, [r7, #8]
 8002478:	603b      	str	r3, [r7, #0]
 800247a:	4613      	mov	r3, r2
 800247c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800247e:	e050      	b.n	8002522 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002480:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002486:	d04c      	beq.n	8002522 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002488:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800248a:	2b00      	cmp	r3, #0
 800248c:	d007      	beq.n	800249e <UART_WaitOnFlagUntilTimeout+0x30>
 800248e:	f7fe fb81 	bl	8000b94 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800249a:	429a      	cmp	r2, r3
 800249c:	d241      	bcs.n	8002522 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	330c      	adds	r3, #12
 80024a4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a8:	e853 3f00 	ldrex	r3, [r3]
 80024ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80024b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	330c      	adds	r3, #12
 80024bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80024be:	637a      	str	r2, [r7, #52]	; 0x34
 80024c0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80024c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024c6:	e841 2300 	strex	r3, r2, [r1]
 80024ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80024cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1e5      	bne.n	800249e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	3314      	adds	r3, #20
 80024d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	e853 3f00 	ldrex	r3, [r3]
 80024e0:	613b      	str	r3, [r7, #16]
   return(result);
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	f023 0301 	bic.w	r3, r3, #1
 80024e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	3314      	adds	r3, #20
 80024f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024f2:	623a      	str	r2, [r7, #32]
 80024f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024f6:	69f9      	ldr	r1, [r7, #28]
 80024f8:	6a3a      	ldr	r2, [r7, #32]
 80024fa:	e841 2300 	strex	r3, r2, [r1]
 80024fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1e5      	bne.n	80024d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2220      	movs	r2, #32
 800250a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2220      	movs	r2, #32
 8002512:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e00f      	b.n	8002542 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	4013      	ands	r3, r2
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	429a      	cmp	r2, r3
 8002530:	bf0c      	ite	eq
 8002532:	2301      	moveq	r3, #1
 8002534:	2300      	movne	r3, #0
 8002536:	b2db      	uxtb	r3, r3
 8002538:	461a      	mov	r2, r3
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	429a      	cmp	r2, r3
 800253e:	d09f      	beq.n	8002480 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3740      	adds	r7, #64	; 0x40
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	431a      	orrs	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	4313      	orrs	r3, r2
 800257a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002586:	f023 030c 	bic.w	r3, r3, #12
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	6812      	ldr	r2, [r2, #0]
 800258e:	68b9      	ldr	r1, [r7, #8]
 8002590:	430b      	orrs	r3, r1
 8002592:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	699a      	ldr	r2, [r3, #24]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	430a      	orrs	r2, r1
 80025a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a2c      	ldr	r2, [pc, #176]	; (8002660 <UART_SetConfig+0x114>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d103      	bne.n	80025bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80025b4:	f7ff f998 	bl	80018e8 <HAL_RCC_GetPCLK2Freq>
 80025b8:	60f8      	str	r0, [r7, #12]
 80025ba:	e002      	b.n	80025c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80025bc:	f7ff f980 	bl	80018c0 <HAL_RCC_GetPCLK1Freq>
 80025c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	4613      	mov	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	4413      	add	r3, r2
 80025ca:	009a      	lsls	r2, r3, #2
 80025cc:	441a      	add	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025d8:	4a22      	ldr	r2, [pc, #136]	; (8002664 <UART_SetConfig+0x118>)
 80025da:	fba2 2303 	umull	r2, r3, r2, r3
 80025de:	095b      	lsrs	r3, r3, #5
 80025e0:	0119      	lsls	r1, r3, #4
 80025e2:	68fa      	ldr	r2, [r7, #12]
 80025e4:	4613      	mov	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	4413      	add	r3, r2
 80025ea:	009a      	lsls	r2, r3, #2
 80025ec:	441a      	add	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80025f8:	4b1a      	ldr	r3, [pc, #104]	; (8002664 <UART_SetConfig+0x118>)
 80025fa:	fba3 0302 	umull	r0, r3, r3, r2
 80025fe:	095b      	lsrs	r3, r3, #5
 8002600:	2064      	movs	r0, #100	; 0x64
 8002602:	fb00 f303 	mul.w	r3, r0, r3
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	011b      	lsls	r3, r3, #4
 800260a:	3332      	adds	r3, #50	; 0x32
 800260c:	4a15      	ldr	r2, [pc, #84]	; (8002664 <UART_SetConfig+0x118>)
 800260e:	fba2 2303 	umull	r2, r3, r2, r3
 8002612:	095b      	lsrs	r3, r3, #5
 8002614:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002618:	4419      	add	r1, r3
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	4613      	mov	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	4413      	add	r3, r2
 8002622:	009a      	lsls	r2, r3, #2
 8002624:	441a      	add	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002630:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <UART_SetConfig+0x118>)
 8002632:	fba3 0302 	umull	r0, r3, r3, r2
 8002636:	095b      	lsrs	r3, r3, #5
 8002638:	2064      	movs	r0, #100	; 0x64
 800263a:	fb00 f303 	mul.w	r3, r0, r3
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	011b      	lsls	r3, r3, #4
 8002642:	3332      	adds	r3, #50	; 0x32
 8002644:	4a07      	ldr	r2, [pc, #28]	; (8002664 <UART_SetConfig+0x118>)
 8002646:	fba2 2303 	umull	r2, r3, r2, r3
 800264a:	095b      	lsrs	r3, r3, #5
 800264c:	f003 020f 	and.w	r2, r3, #15
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	440a      	add	r2, r1
 8002656:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002658:	bf00      	nop
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40013800 	.word	0x40013800
 8002664:	51eb851f 	.word	0x51eb851f

08002668 <_vsniprintf_r>:
 8002668:	b530      	push	{r4, r5, lr}
 800266a:	4614      	mov	r4, r2
 800266c:	2c00      	cmp	r4, #0
 800266e:	4605      	mov	r5, r0
 8002670:	461a      	mov	r2, r3
 8002672:	b09b      	sub	sp, #108	; 0x6c
 8002674:	da05      	bge.n	8002682 <_vsniprintf_r+0x1a>
 8002676:	238b      	movs	r3, #139	; 0x8b
 8002678:	6003      	str	r3, [r0, #0]
 800267a:	f04f 30ff 	mov.w	r0, #4294967295
 800267e:	b01b      	add	sp, #108	; 0x6c
 8002680:	bd30      	pop	{r4, r5, pc}
 8002682:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002686:	f8ad 300c 	strh.w	r3, [sp, #12]
 800268a:	bf0c      	ite	eq
 800268c:	4623      	moveq	r3, r4
 800268e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002692:	9302      	str	r3, [sp, #8]
 8002694:	9305      	str	r3, [sp, #20]
 8002696:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800269a:	9100      	str	r1, [sp, #0]
 800269c:	9104      	str	r1, [sp, #16]
 800269e:	f8ad 300e 	strh.w	r3, [sp, #14]
 80026a2:	4669      	mov	r1, sp
 80026a4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80026a6:	f000 f99b 	bl	80029e0 <_svfiprintf_r>
 80026aa:	1c43      	adds	r3, r0, #1
 80026ac:	bfbc      	itt	lt
 80026ae:	238b      	movlt	r3, #139	; 0x8b
 80026b0:	602b      	strlt	r3, [r5, #0]
 80026b2:	2c00      	cmp	r4, #0
 80026b4:	d0e3      	beq.n	800267e <_vsniprintf_r+0x16>
 80026b6:	2200      	movs	r2, #0
 80026b8:	9b00      	ldr	r3, [sp, #0]
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	e7df      	b.n	800267e <_vsniprintf_r+0x16>
	...

080026c0 <vsniprintf>:
 80026c0:	b507      	push	{r0, r1, r2, lr}
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	4613      	mov	r3, r2
 80026c6:	460a      	mov	r2, r1
 80026c8:	4601      	mov	r1, r0
 80026ca:	4803      	ldr	r0, [pc, #12]	; (80026d8 <vsniprintf+0x18>)
 80026cc:	6800      	ldr	r0, [r0, #0]
 80026ce:	f7ff ffcb 	bl	8002668 <_vsniprintf_r>
 80026d2:	b003      	add	sp, #12
 80026d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80026d8:	20000060 	.word	0x20000060

080026dc <memset>:
 80026dc:	4603      	mov	r3, r0
 80026de:	4402      	add	r2, r0
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d100      	bne.n	80026e6 <memset+0xa>
 80026e4:	4770      	bx	lr
 80026e6:	f803 1b01 	strb.w	r1, [r3], #1
 80026ea:	e7f9      	b.n	80026e0 <memset+0x4>

080026ec <__errno>:
 80026ec:	4b01      	ldr	r3, [pc, #4]	; (80026f4 <__errno+0x8>)
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	20000060 	.word	0x20000060

080026f8 <__libc_init_array>:
 80026f8:	b570      	push	{r4, r5, r6, lr}
 80026fa:	2600      	movs	r6, #0
 80026fc:	4d0c      	ldr	r5, [pc, #48]	; (8002730 <__libc_init_array+0x38>)
 80026fe:	4c0d      	ldr	r4, [pc, #52]	; (8002734 <__libc_init_array+0x3c>)
 8002700:	1b64      	subs	r4, r4, r5
 8002702:	10a4      	asrs	r4, r4, #2
 8002704:	42a6      	cmp	r6, r4
 8002706:	d109      	bne.n	800271c <__libc_init_array+0x24>
 8002708:	f000 fc7a 	bl	8003000 <_init>
 800270c:	2600      	movs	r6, #0
 800270e:	4d0a      	ldr	r5, [pc, #40]	; (8002738 <__libc_init_array+0x40>)
 8002710:	4c0a      	ldr	r4, [pc, #40]	; (800273c <__libc_init_array+0x44>)
 8002712:	1b64      	subs	r4, r4, r5
 8002714:	10a4      	asrs	r4, r4, #2
 8002716:	42a6      	cmp	r6, r4
 8002718:	d105      	bne.n	8002726 <__libc_init_array+0x2e>
 800271a:	bd70      	pop	{r4, r5, r6, pc}
 800271c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002720:	4798      	blx	r3
 8002722:	3601      	adds	r6, #1
 8002724:	e7ee      	b.n	8002704 <__libc_init_array+0xc>
 8002726:	f855 3b04 	ldr.w	r3, [r5], #4
 800272a:	4798      	blx	r3
 800272c:	3601      	adds	r6, #1
 800272e:	e7f2      	b.n	8002716 <__libc_init_array+0x1e>
 8002730:	08003114 	.word	0x08003114
 8002734:	08003114 	.word	0x08003114
 8002738:	08003114 	.word	0x08003114
 800273c:	08003118 	.word	0x08003118

08002740 <__retarget_lock_acquire_recursive>:
 8002740:	4770      	bx	lr

08002742 <__retarget_lock_release_recursive>:
 8002742:	4770      	bx	lr

08002744 <_free_r>:
 8002744:	b538      	push	{r3, r4, r5, lr}
 8002746:	4605      	mov	r5, r0
 8002748:	2900      	cmp	r1, #0
 800274a:	d040      	beq.n	80027ce <_free_r+0x8a>
 800274c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002750:	1f0c      	subs	r4, r1, #4
 8002752:	2b00      	cmp	r3, #0
 8002754:	bfb8      	it	lt
 8002756:	18e4      	addlt	r4, r4, r3
 8002758:	f000 f8dc 	bl	8002914 <__malloc_lock>
 800275c:	4a1c      	ldr	r2, [pc, #112]	; (80027d0 <_free_r+0x8c>)
 800275e:	6813      	ldr	r3, [r2, #0]
 8002760:	b933      	cbnz	r3, 8002770 <_free_r+0x2c>
 8002762:	6063      	str	r3, [r4, #4]
 8002764:	6014      	str	r4, [r2, #0]
 8002766:	4628      	mov	r0, r5
 8002768:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800276c:	f000 b8d8 	b.w	8002920 <__malloc_unlock>
 8002770:	42a3      	cmp	r3, r4
 8002772:	d908      	bls.n	8002786 <_free_r+0x42>
 8002774:	6820      	ldr	r0, [r4, #0]
 8002776:	1821      	adds	r1, r4, r0
 8002778:	428b      	cmp	r3, r1
 800277a:	bf01      	itttt	eq
 800277c:	6819      	ldreq	r1, [r3, #0]
 800277e:	685b      	ldreq	r3, [r3, #4]
 8002780:	1809      	addeq	r1, r1, r0
 8002782:	6021      	streq	r1, [r4, #0]
 8002784:	e7ed      	b.n	8002762 <_free_r+0x1e>
 8002786:	461a      	mov	r2, r3
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	b10b      	cbz	r3, 8002790 <_free_r+0x4c>
 800278c:	42a3      	cmp	r3, r4
 800278e:	d9fa      	bls.n	8002786 <_free_r+0x42>
 8002790:	6811      	ldr	r1, [r2, #0]
 8002792:	1850      	adds	r0, r2, r1
 8002794:	42a0      	cmp	r0, r4
 8002796:	d10b      	bne.n	80027b0 <_free_r+0x6c>
 8002798:	6820      	ldr	r0, [r4, #0]
 800279a:	4401      	add	r1, r0
 800279c:	1850      	adds	r0, r2, r1
 800279e:	4283      	cmp	r3, r0
 80027a0:	6011      	str	r1, [r2, #0]
 80027a2:	d1e0      	bne.n	8002766 <_free_r+0x22>
 80027a4:	6818      	ldr	r0, [r3, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	4408      	add	r0, r1
 80027aa:	6010      	str	r0, [r2, #0]
 80027ac:	6053      	str	r3, [r2, #4]
 80027ae:	e7da      	b.n	8002766 <_free_r+0x22>
 80027b0:	d902      	bls.n	80027b8 <_free_r+0x74>
 80027b2:	230c      	movs	r3, #12
 80027b4:	602b      	str	r3, [r5, #0]
 80027b6:	e7d6      	b.n	8002766 <_free_r+0x22>
 80027b8:	6820      	ldr	r0, [r4, #0]
 80027ba:	1821      	adds	r1, r4, r0
 80027bc:	428b      	cmp	r3, r1
 80027be:	bf01      	itttt	eq
 80027c0:	6819      	ldreq	r1, [r3, #0]
 80027c2:	685b      	ldreq	r3, [r3, #4]
 80027c4:	1809      	addeq	r1, r1, r0
 80027c6:	6021      	streq	r1, [r4, #0]
 80027c8:	6063      	str	r3, [r4, #4]
 80027ca:	6054      	str	r4, [r2, #4]
 80027cc:	e7cb      	b.n	8002766 <_free_r+0x22>
 80027ce:	bd38      	pop	{r3, r4, r5, pc}
 80027d0:	20000294 	.word	0x20000294

080027d4 <sbrk_aligned>:
 80027d4:	b570      	push	{r4, r5, r6, lr}
 80027d6:	4e0e      	ldr	r6, [pc, #56]	; (8002810 <sbrk_aligned+0x3c>)
 80027d8:	460c      	mov	r4, r1
 80027da:	6831      	ldr	r1, [r6, #0]
 80027dc:	4605      	mov	r5, r0
 80027de:	b911      	cbnz	r1, 80027e6 <sbrk_aligned+0x12>
 80027e0:	f000 fbaa 	bl	8002f38 <_sbrk_r>
 80027e4:	6030      	str	r0, [r6, #0]
 80027e6:	4621      	mov	r1, r4
 80027e8:	4628      	mov	r0, r5
 80027ea:	f000 fba5 	bl	8002f38 <_sbrk_r>
 80027ee:	1c43      	adds	r3, r0, #1
 80027f0:	d00a      	beq.n	8002808 <sbrk_aligned+0x34>
 80027f2:	1cc4      	adds	r4, r0, #3
 80027f4:	f024 0403 	bic.w	r4, r4, #3
 80027f8:	42a0      	cmp	r0, r4
 80027fa:	d007      	beq.n	800280c <sbrk_aligned+0x38>
 80027fc:	1a21      	subs	r1, r4, r0
 80027fe:	4628      	mov	r0, r5
 8002800:	f000 fb9a 	bl	8002f38 <_sbrk_r>
 8002804:	3001      	adds	r0, #1
 8002806:	d101      	bne.n	800280c <sbrk_aligned+0x38>
 8002808:	f04f 34ff 	mov.w	r4, #4294967295
 800280c:	4620      	mov	r0, r4
 800280e:	bd70      	pop	{r4, r5, r6, pc}
 8002810:	20000298 	.word	0x20000298

08002814 <_malloc_r>:
 8002814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002818:	1ccd      	adds	r5, r1, #3
 800281a:	f025 0503 	bic.w	r5, r5, #3
 800281e:	3508      	adds	r5, #8
 8002820:	2d0c      	cmp	r5, #12
 8002822:	bf38      	it	cc
 8002824:	250c      	movcc	r5, #12
 8002826:	2d00      	cmp	r5, #0
 8002828:	4607      	mov	r7, r0
 800282a:	db01      	blt.n	8002830 <_malloc_r+0x1c>
 800282c:	42a9      	cmp	r1, r5
 800282e:	d905      	bls.n	800283c <_malloc_r+0x28>
 8002830:	230c      	movs	r3, #12
 8002832:	2600      	movs	r6, #0
 8002834:	603b      	str	r3, [r7, #0]
 8002836:	4630      	mov	r0, r6
 8002838:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800283c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002910 <_malloc_r+0xfc>
 8002840:	f000 f868 	bl	8002914 <__malloc_lock>
 8002844:	f8d8 3000 	ldr.w	r3, [r8]
 8002848:	461c      	mov	r4, r3
 800284a:	bb5c      	cbnz	r4, 80028a4 <_malloc_r+0x90>
 800284c:	4629      	mov	r1, r5
 800284e:	4638      	mov	r0, r7
 8002850:	f7ff ffc0 	bl	80027d4 <sbrk_aligned>
 8002854:	1c43      	adds	r3, r0, #1
 8002856:	4604      	mov	r4, r0
 8002858:	d155      	bne.n	8002906 <_malloc_r+0xf2>
 800285a:	f8d8 4000 	ldr.w	r4, [r8]
 800285e:	4626      	mov	r6, r4
 8002860:	2e00      	cmp	r6, #0
 8002862:	d145      	bne.n	80028f0 <_malloc_r+0xdc>
 8002864:	2c00      	cmp	r4, #0
 8002866:	d048      	beq.n	80028fa <_malloc_r+0xe6>
 8002868:	6823      	ldr	r3, [r4, #0]
 800286a:	4631      	mov	r1, r6
 800286c:	4638      	mov	r0, r7
 800286e:	eb04 0903 	add.w	r9, r4, r3
 8002872:	f000 fb61 	bl	8002f38 <_sbrk_r>
 8002876:	4581      	cmp	r9, r0
 8002878:	d13f      	bne.n	80028fa <_malloc_r+0xe6>
 800287a:	6821      	ldr	r1, [r4, #0]
 800287c:	4638      	mov	r0, r7
 800287e:	1a6d      	subs	r5, r5, r1
 8002880:	4629      	mov	r1, r5
 8002882:	f7ff ffa7 	bl	80027d4 <sbrk_aligned>
 8002886:	3001      	adds	r0, #1
 8002888:	d037      	beq.n	80028fa <_malloc_r+0xe6>
 800288a:	6823      	ldr	r3, [r4, #0]
 800288c:	442b      	add	r3, r5
 800288e:	6023      	str	r3, [r4, #0]
 8002890:	f8d8 3000 	ldr.w	r3, [r8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d038      	beq.n	800290a <_malloc_r+0xf6>
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	42a2      	cmp	r2, r4
 800289c:	d12b      	bne.n	80028f6 <_malloc_r+0xe2>
 800289e:	2200      	movs	r2, #0
 80028a0:	605a      	str	r2, [r3, #4]
 80028a2:	e00f      	b.n	80028c4 <_malloc_r+0xb0>
 80028a4:	6822      	ldr	r2, [r4, #0]
 80028a6:	1b52      	subs	r2, r2, r5
 80028a8:	d41f      	bmi.n	80028ea <_malloc_r+0xd6>
 80028aa:	2a0b      	cmp	r2, #11
 80028ac:	d917      	bls.n	80028de <_malloc_r+0xca>
 80028ae:	1961      	adds	r1, r4, r5
 80028b0:	42a3      	cmp	r3, r4
 80028b2:	6025      	str	r5, [r4, #0]
 80028b4:	bf18      	it	ne
 80028b6:	6059      	strne	r1, [r3, #4]
 80028b8:	6863      	ldr	r3, [r4, #4]
 80028ba:	bf08      	it	eq
 80028bc:	f8c8 1000 	streq.w	r1, [r8]
 80028c0:	5162      	str	r2, [r4, r5]
 80028c2:	604b      	str	r3, [r1, #4]
 80028c4:	4638      	mov	r0, r7
 80028c6:	f104 060b 	add.w	r6, r4, #11
 80028ca:	f000 f829 	bl	8002920 <__malloc_unlock>
 80028ce:	f026 0607 	bic.w	r6, r6, #7
 80028d2:	1d23      	adds	r3, r4, #4
 80028d4:	1af2      	subs	r2, r6, r3
 80028d6:	d0ae      	beq.n	8002836 <_malloc_r+0x22>
 80028d8:	1b9b      	subs	r3, r3, r6
 80028da:	50a3      	str	r3, [r4, r2]
 80028dc:	e7ab      	b.n	8002836 <_malloc_r+0x22>
 80028de:	42a3      	cmp	r3, r4
 80028e0:	6862      	ldr	r2, [r4, #4]
 80028e2:	d1dd      	bne.n	80028a0 <_malloc_r+0x8c>
 80028e4:	f8c8 2000 	str.w	r2, [r8]
 80028e8:	e7ec      	b.n	80028c4 <_malloc_r+0xb0>
 80028ea:	4623      	mov	r3, r4
 80028ec:	6864      	ldr	r4, [r4, #4]
 80028ee:	e7ac      	b.n	800284a <_malloc_r+0x36>
 80028f0:	4634      	mov	r4, r6
 80028f2:	6876      	ldr	r6, [r6, #4]
 80028f4:	e7b4      	b.n	8002860 <_malloc_r+0x4c>
 80028f6:	4613      	mov	r3, r2
 80028f8:	e7cc      	b.n	8002894 <_malloc_r+0x80>
 80028fa:	230c      	movs	r3, #12
 80028fc:	4638      	mov	r0, r7
 80028fe:	603b      	str	r3, [r7, #0]
 8002900:	f000 f80e 	bl	8002920 <__malloc_unlock>
 8002904:	e797      	b.n	8002836 <_malloc_r+0x22>
 8002906:	6025      	str	r5, [r4, #0]
 8002908:	e7dc      	b.n	80028c4 <_malloc_r+0xb0>
 800290a:	605b      	str	r3, [r3, #4]
 800290c:	deff      	udf	#255	; 0xff
 800290e:	bf00      	nop
 8002910:	20000294 	.word	0x20000294

08002914 <__malloc_lock>:
 8002914:	4801      	ldr	r0, [pc, #4]	; (800291c <__malloc_lock+0x8>)
 8002916:	f7ff bf13 	b.w	8002740 <__retarget_lock_acquire_recursive>
 800291a:	bf00      	nop
 800291c:	20000290 	.word	0x20000290

08002920 <__malloc_unlock>:
 8002920:	4801      	ldr	r0, [pc, #4]	; (8002928 <__malloc_unlock+0x8>)
 8002922:	f7ff bf0e 	b.w	8002742 <__retarget_lock_release_recursive>
 8002926:	bf00      	nop
 8002928:	20000290 	.word	0x20000290

0800292c <__ssputs_r>:
 800292c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002930:	461f      	mov	r7, r3
 8002932:	688e      	ldr	r6, [r1, #8]
 8002934:	4682      	mov	sl, r0
 8002936:	42be      	cmp	r6, r7
 8002938:	460c      	mov	r4, r1
 800293a:	4690      	mov	r8, r2
 800293c:	680b      	ldr	r3, [r1, #0]
 800293e:	d82c      	bhi.n	800299a <__ssputs_r+0x6e>
 8002940:	898a      	ldrh	r2, [r1, #12]
 8002942:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002946:	d026      	beq.n	8002996 <__ssputs_r+0x6a>
 8002948:	6965      	ldr	r5, [r4, #20]
 800294a:	6909      	ldr	r1, [r1, #16]
 800294c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002950:	eba3 0901 	sub.w	r9, r3, r1
 8002954:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002958:	1c7b      	adds	r3, r7, #1
 800295a:	444b      	add	r3, r9
 800295c:	106d      	asrs	r5, r5, #1
 800295e:	429d      	cmp	r5, r3
 8002960:	bf38      	it	cc
 8002962:	461d      	movcc	r5, r3
 8002964:	0553      	lsls	r3, r2, #21
 8002966:	d527      	bpl.n	80029b8 <__ssputs_r+0x8c>
 8002968:	4629      	mov	r1, r5
 800296a:	f7ff ff53 	bl	8002814 <_malloc_r>
 800296e:	4606      	mov	r6, r0
 8002970:	b360      	cbz	r0, 80029cc <__ssputs_r+0xa0>
 8002972:	464a      	mov	r2, r9
 8002974:	6921      	ldr	r1, [r4, #16]
 8002976:	f000 fafd 	bl	8002f74 <memcpy>
 800297a:	89a3      	ldrh	r3, [r4, #12]
 800297c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002984:	81a3      	strh	r3, [r4, #12]
 8002986:	6126      	str	r6, [r4, #16]
 8002988:	444e      	add	r6, r9
 800298a:	6026      	str	r6, [r4, #0]
 800298c:	463e      	mov	r6, r7
 800298e:	6165      	str	r5, [r4, #20]
 8002990:	eba5 0509 	sub.w	r5, r5, r9
 8002994:	60a5      	str	r5, [r4, #8]
 8002996:	42be      	cmp	r6, r7
 8002998:	d900      	bls.n	800299c <__ssputs_r+0x70>
 800299a:	463e      	mov	r6, r7
 800299c:	4632      	mov	r2, r6
 800299e:	4641      	mov	r1, r8
 80029a0:	6820      	ldr	r0, [r4, #0]
 80029a2:	f000 faaf 	bl	8002f04 <memmove>
 80029a6:	2000      	movs	r0, #0
 80029a8:	68a3      	ldr	r3, [r4, #8]
 80029aa:	1b9b      	subs	r3, r3, r6
 80029ac:	60a3      	str	r3, [r4, #8]
 80029ae:	6823      	ldr	r3, [r4, #0]
 80029b0:	4433      	add	r3, r6
 80029b2:	6023      	str	r3, [r4, #0]
 80029b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029b8:	462a      	mov	r2, r5
 80029ba:	f000 fae9 	bl	8002f90 <_realloc_r>
 80029be:	4606      	mov	r6, r0
 80029c0:	2800      	cmp	r0, #0
 80029c2:	d1e0      	bne.n	8002986 <__ssputs_r+0x5a>
 80029c4:	4650      	mov	r0, sl
 80029c6:	6921      	ldr	r1, [r4, #16]
 80029c8:	f7ff febc 	bl	8002744 <_free_r>
 80029cc:	230c      	movs	r3, #12
 80029ce:	f8ca 3000 	str.w	r3, [sl]
 80029d2:	89a3      	ldrh	r3, [r4, #12]
 80029d4:	f04f 30ff 	mov.w	r0, #4294967295
 80029d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029dc:	81a3      	strh	r3, [r4, #12]
 80029de:	e7e9      	b.n	80029b4 <__ssputs_r+0x88>

080029e0 <_svfiprintf_r>:
 80029e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029e4:	4698      	mov	r8, r3
 80029e6:	898b      	ldrh	r3, [r1, #12]
 80029e8:	4607      	mov	r7, r0
 80029ea:	061b      	lsls	r3, r3, #24
 80029ec:	460d      	mov	r5, r1
 80029ee:	4614      	mov	r4, r2
 80029f0:	b09d      	sub	sp, #116	; 0x74
 80029f2:	d50e      	bpl.n	8002a12 <_svfiprintf_r+0x32>
 80029f4:	690b      	ldr	r3, [r1, #16]
 80029f6:	b963      	cbnz	r3, 8002a12 <_svfiprintf_r+0x32>
 80029f8:	2140      	movs	r1, #64	; 0x40
 80029fa:	f7ff ff0b 	bl	8002814 <_malloc_r>
 80029fe:	6028      	str	r0, [r5, #0]
 8002a00:	6128      	str	r0, [r5, #16]
 8002a02:	b920      	cbnz	r0, 8002a0e <_svfiprintf_r+0x2e>
 8002a04:	230c      	movs	r3, #12
 8002a06:	603b      	str	r3, [r7, #0]
 8002a08:	f04f 30ff 	mov.w	r0, #4294967295
 8002a0c:	e0d0      	b.n	8002bb0 <_svfiprintf_r+0x1d0>
 8002a0e:	2340      	movs	r3, #64	; 0x40
 8002a10:	616b      	str	r3, [r5, #20]
 8002a12:	2300      	movs	r3, #0
 8002a14:	9309      	str	r3, [sp, #36]	; 0x24
 8002a16:	2320      	movs	r3, #32
 8002a18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a1c:	2330      	movs	r3, #48	; 0x30
 8002a1e:	f04f 0901 	mov.w	r9, #1
 8002a22:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a26:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8002bc8 <_svfiprintf_r+0x1e8>
 8002a2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a2e:	4623      	mov	r3, r4
 8002a30:	469a      	mov	sl, r3
 8002a32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a36:	b10a      	cbz	r2, 8002a3c <_svfiprintf_r+0x5c>
 8002a38:	2a25      	cmp	r2, #37	; 0x25
 8002a3a:	d1f9      	bne.n	8002a30 <_svfiprintf_r+0x50>
 8002a3c:	ebba 0b04 	subs.w	fp, sl, r4
 8002a40:	d00b      	beq.n	8002a5a <_svfiprintf_r+0x7a>
 8002a42:	465b      	mov	r3, fp
 8002a44:	4622      	mov	r2, r4
 8002a46:	4629      	mov	r1, r5
 8002a48:	4638      	mov	r0, r7
 8002a4a:	f7ff ff6f 	bl	800292c <__ssputs_r>
 8002a4e:	3001      	adds	r0, #1
 8002a50:	f000 80a9 	beq.w	8002ba6 <_svfiprintf_r+0x1c6>
 8002a54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a56:	445a      	add	r2, fp
 8002a58:	9209      	str	r2, [sp, #36]	; 0x24
 8002a5a:	f89a 3000 	ldrb.w	r3, [sl]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 80a1 	beq.w	8002ba6 <_svfiprintf_r+0x1c6>
 8002a64:	2300      	movs	r3, #0
 8002a66:	f04f 32ff 	mov.w	r2, #4294967295
 8002a6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a6e:	f10a 0a01 	add.w	sl, sl, #1
 8002a72:	9304      	str	r3, [sp, #16]
 8002a74:	9307      	str	r3, [sp, #28]
 8002a76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a7a:	931a      	str	r3, [sp, #104]	; 0x68
 8002a7c:	4654      	mov	r4, sl
 8002a7e:	2205      	movs	r2, #5
 8002a80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a84:	4850      	ldr	r0, [pc, #320]	; (8002bc8 <_svfiprintf_r+0x1e8>)
 8002a86:	f000 fa67 	bl	8002f58 <memchr>
 8002a8a:	9a04      	ldr	r2, [sp, #16]
 8002a8c:	b9d8      	cbnz	r0, 8002ac6 <_svfiprintf_r+0xe6>
 8002a8e:	06d0      	lsls	r0, r2, #27
 8002a90:	bf44      	itt	mi
 8002a92:	2320      	movmi	r3, #32
 8002a94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002a98:	0711      	lsls	r1, r2, #28
 8002a9a:	bf44      	itt	mi
 8002a9c:	232b      	movmi	r3, #43	; 0x2b
 8002a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002aa2:	f89a 3000 	ldrb.w	r3, [sl]
 8002aa6:	2b2a      	cmp	r3, #42	; 0x2a
 8002aa8:	d015      	beq.n	8002ad6 <_svfiprintf_r+0xf6>
 8002aaa:	4654      	mov	r4, sl
 8002aac:	2000      	movs	r0, #0
 8002aae:	f04f 0c0a 	mov.w	ip, #10
 8002ab2:	9a07      	ldr	r2, [sp, #28]
 8002ab4:	4621      	mov	r1, r4
 8002ab6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002aba:	3b30      	subs	r3, #48	; 0x30
 8002abc:	2b09      	cmp	r3, #9
 8002abe:	d94d      	bls.n	8002b5c <_svfiprintf_r+0x17c>
 8002ac0:	b1b0      	cbz	r0, 8002af0 <_svfiprintf_r+0x110>
 8002ac2:	9207      	str	r2, [sp, #28]
 8002ac4:	e014      	b.n	8002af0 <_svfiprintf_r+0x110>
 8002ac6:	eba0 0308 	sub.w	r3, r0, r8
 8002aca:	fa09 f303 	lsl.w	r3, r9, r3
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	46a2      	mov	sl, r4
 8002ad2:	9304      	str	r3, [sp, #16]
 8002ad4:	e7d2      	b.n	8002a7c <_svfiprintf_r+0x9c>
 8002ad6:	9b03      	ldr	r3, [sp, #12]
 8002ad8:	1d19      	adds	r1, r3, #4
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	9103      	str	r1, [sp, #12]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	bfbb      	ittet	lt
 8002ae2:	425b      	neglt	r3, r3
 8002ae4:	f042 0202 	orrlt.w	r2, r2, #2
 8002ae8:	9307      	strge	r3, [sp, #28]
 8002aea:	9307      	strlt	r3, [sp, #28]
 8002aec:	bfb8      	it	lt
 8002aee:	9204      	strlt	r2, [sp, #16]
 8002af0:	7823      	ldrb	r3, [r4, #0]
 8002af2:	2b2e      	cmp	r3, #46	; 0x2e
 8002af4:	d10c      	bne.n	8002b10 <_svfiprintf_r+0x130>
 8002af6:	7863      	ldrb	r3, [r4, #1]
 8002af8:	2b2a      	cmp	r3, #42	; 0x2a
 8002afa:	d134      	bne.n	8002b66 <_svfiprintf_r+0x186>
 8002afc:	9b03      	ldr	r3, [sp, #12]
 8002afe:	3402      	adds	r4, #2
 8002b00:	1d1a      	adds	r2, r3, #4
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	9203      	str	r2, [sp, #12]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	bfb8      	it	lt
 8002b0a:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b0e:	9305      	str	r3, [sp, #20]
 8002b10:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8002bcc <_svfiprintf_r+0x1ec>
 8002b14:	2203      	movs	r2, #3
 8002b16:	4650      	mov	r0, sl
 8002b18:	7821      	ldrb	r1, [r4, #0]
 8002b1a:	f000 fa1d 	bl	8002f58 <memchr>
 8002b1e:	b138      	cbz	r0, 8002b30 <_svfiprintf_r+0x150>
 8002b20:	2240      	movs	r2, #64	; 0x40
 8002b22:	9b04      	ldr	r3, [sp, #16]
 8002b24:	eba0 000a 	sub.w	r0, r0, sl
 8002b28:	4082      	lsls	r2, r0
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	3401      	adds	r4, #1
 8002b2e:	9304      	str	r3, [sp, #16]
 8002b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b34:	2206      	movs	r2, #6
 8002b36:	4826      	ldr	r0, [pc, #152]	; (8002bd0 <_svfiprintf_r+0x1f0>)
 8002b38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b3c:	f000 fa0c 	bl	8002f58 <memchr>
 8002b40:	2800      	cmp	r0, #0
 8002b42:	d038      	beq.n	8002bb6 <_svfiprintf_r+0x1d6>
 8002b44:	4b23      	ldr	r3, [pc, #140]	; (8002bd4 <_svfiprintf_r+0x1f4>)
 8002b46:	bb1b      	cbnz	r3, 8002b90 <_svfiprintf_r+0x1b0>
 8002b48:	9b03      	ldr	r3, [sp, #12]
 8002b4a:	3307      	adds	r3, #7
 8002b4c:	f023 0307 	bic.w	r3, r3, #7
 8002b50:	3308      	adds	r3, #8
 8002b52:	9303      	str	r3, [sp, #12]
 8002b54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b56:	4433      	add	r3, r6
 8002b58:	9309      	str	r3, [sp, #36]	; 0x24
 8002b5a:	e768      	b.n	8002a2e <_svfiprintf_r+0x4e>
 8002b5c:	460c      	mov	r4, r1
 8002b5e:	2001      	movs	r0, #1
 8002b60:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b64:	e7a6      	b.n	8002ab4 <_svfiprintf_r+0xd4>
 8002b66:	2300      	movs	r3, #0
 8002b68:	f04f 0c0a 	mov.w	ip, #10
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	3401      	adds	r4, #1
 8002b70:	9305      	str	r3, [sp, #20]
 8002b72:	4620      	mov	r0, r4
 8002b74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b78:	3a30      	subs	r2, #48	; 0x30
 8002b7a:	2a09      	cmp	r2, #9
 8002b7c:	d903      	bls.n	8002b86 <_svfiprintf_r+0x1a6>
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0c6      	beq.n	8002b10 <_svfiprintf_r+0x130>
 8002b82:	9105      	str	r1, [sp, #20]
 8002b84:	e7c4      	b.n	8002b10 <_svfiprintf_r+0x130>
 8002b86:	4604      	mov	r4, r0
 8002b88:	2301      	movs	r3, #1
 8002b8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8002b8e:	e7f0      	b.n	8002b72 <_svfiprintf_r+0x192>
 8002b90:	ab03      	add	r3, sp, #12
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	462a      	mov	r2, r5
 8002b96:	4638      	mov	r0, r7
 8002b98:	4b0f      	ldr	r3, [pc, #60]	; (8002bd8 <_svfiprintf_r+0x1f8>)
 8002b9a:	a904      	add	r1, sp, #16
 8002b9c:	f3af 8000 	nop.w
 8002ba0:	1c42      	adds	r2, r0, #1
 8002ba2:	4606      	mov	r6, r0
 8002ba4:	d1d6      	bne.n	8002b54 <_svfiprintf_r+0x174>
 8002ba6:	89ab      	ldrh	r3, [r5, #12]
 8002ba8:	065b      	lsls	r3, r3, #25
 8002baa:	f53f af2d 	bmi.w	8002a08 <_svfiprintf_r+0x28>
 8002bae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002bb0:	b01d      	add	sp, #116	; 0x74
 8002bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bb6:	ab03      	add	r3, sp, #12
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	462a      	mov	r2, r5
 8002bbc:	4638      	mov	r0, r7
 8002bbe:	4b06      	ldr	r3, [pc, #24]	; (8002bd8 <_svfiprintf_r+0x1f8>)
 8002bc0:	a904      	add	r1, sp, #16
 8002bc2:	f000 f87d 	bl	8002cc0 <_printf_i>
 8002bc6:	e7eb      	b.n	8002ba0 <_svfiprintf_r+0x1c0>
 8002bc8:	080030de 	.word	0x080030de
 8002bcc:	080030e4 	.word	0x080030e4
 8002bd0:	080030e8 	.word	0x080030e8
 8002bd4:	00000000 	.word	0x00000000
 8002bd8:	0800292d 	.word	0x0800292d

08002bdc <_printf_common>:
 8002bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002be0:	4616      	mov	r6, r2
 8002be2:	4699      	mov	r9, r3
 8002be4:	688a      	ldr	r2, [r1, #8]
 8002be6:	690b      	ldr	r3, [r1, #16]
 8002be8:	4607      	mov	r7, r0
 8002bea:	4293      	cmp	r3, r2
 8002bec:	bfb8      	it	lt
 8002bee:	4613      	movlt	r3, r2
 8002bf0:	6033      	str	r3, [r6, #0]
 8002bf2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002bf6:	460c      	mov	r4, r1
 8002bf8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002bfc:	b10a      	cbz	r2, 8002c02 <_printf_common+0x26>
 8002bfe:	3301      	adds	r3, #1
 8002c00:	6033      	str	r3, [r6, #0]
 8002c02:	6823      	ldr	r3, [r4, #0]
 8002c04:	0699      	lsls	r1, r3, #26
 8002c06:	bf42      	ittt	mi
 8002c08:	6833      	ldrmi	r3, [r6, #0]
 8002c0a:	3302      	addmi	r3, #2
 8002c0c:	6033      	strmi	r3, [r6, #0]
 8002c0e:	6825      	ldr	r5, [r4, #0]
 8002c10:	f015 0506 	ands.w	r5, r5, #6
 8002c14:	d106      	bne.n	8002c24 <_printf_common+0x48>
 8002c16:	f104 0a19 	add.w	sl, r4, #25
 8002c1a:	68e3      	ldr	r3, [r4, #12]
 8002c1c:	6832      	ldr	r2, [r6, #0]
 8002c1e:	1a9b      	subs	r3, r3, r2
 8002c20:	42ab      	cmp	r3, r5
 8002c22:	dc2b      	bgt.n	8002c7c <_printf_common+0xa0>
 8002c24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c28:	1e13      	subs	r3, r2, #0
 8002c2a:	6822      	ldr	r2, [r4, #0]
 8002c2c:	bf18      	it	ne
 8002c2e:	2301      	movne	r3, #1
 8002c30:	0692      	lsls	r2, r2, #26
 8002c32:	d430      	bmi.n	8002c96 <_printf_common+0xba>
 8002c34:	4649      	mov	r1, r9
 8002c36:	4638      	mov	r0, r7
 8002c38:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c3c:	47c0      	blx	r8
 8002c3e:	3001      	adds	r0, #1
 8002c40:	d023      	beq.n	8002c8a <_printf_common+0xae>
 8002c42:	6823      	ldr	r3, [r4, #0]
 8002c44:	6922      	ldr	r2, [r4, #16]
 8002c46:	f003 0306 	and.w	r3, r3, #6
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	bf14      	ite	ne
 8002c4e:	2500      	movne	r5, #0
 8002c50:	6833      	ldreq	r3, [r6, #0]
 8002c52:	f04f 0600 	mov.w	r6, #0
 8002c56:	bf08      	it	eq
 8002c58:	68e5      	ldreq	r5, [r4, #12]
 8002c5a:	f104 041a 	add.w	r4, r4, #26
 8002c5e:	bf08      	it	eq
 8002c60:	1aed      	subeq	r5, r5, r3
 8002c62:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002c66:	bf08      	it	eq
 8002c68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	bfc4      	itt	gt
 8002c70:	1a9b      	subgt	r3, r3, r2
 8002c72:	18ed      	addgt	r5, r5, r3
 8002c74:	42b5      	cmp	r5, r6
 8002c76:	d11a      	bne.n	8002cae <_printf_common+0xd2>
 8002c78:	2000      	movs	r0, #0
 8002c7a:	e008      	b.n	8002c8e <_printf_common+0xb2>
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	4652      	mov	r2, sl
 8002c80:	4649      	mov	r1, r9
 8002c82:	4638      	mov	r0, r7
 8002c84:	47c0      	blx	r8
 8002c86:	3001      	adds	r0, #1
 8002c88:	d103      	bne.n	8002c92 <_printf_common+0xb6>
 8002c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c92:	3501      	adds	r5, #1
 8002c94:	e7c1      	b.n	8002c1a <_printf_common+0x3e>
 8002c96:	2030      	movs	r0, #48	; 0x30
 8002c98:	18e1      	adds	r1, r4, r3
 8002c9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002c9e:	1c5a      	adds	r2, r3, #1
 8002ca0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ca4:	4422      	add	r2, r4
 8002ca6:	3302      	adds	r3, #2
 8002ca8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002cac:	e7c2      	b.n	8002c34 <_printf_common+0x58>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	4622      	mov	r2, r4
 8002cb2:	4649      	mov	r1, r9
 8002cb4:	4638      	mov	r0, r7
 8002cb6:	47c0      	blx	r8
 8002cb8:	3001      	adds	r0, #1
 8002cba:	d0e6      	beq.n	8002c8a <_printf_common+0xae>
 8002cbc:	3601      	adds	r6, #1
 8002cbe:	e7d9      	b.n	8002c74 <_printf_common+0x98>

08002cc0 <_printf_i>:
 8002cc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002cc4:	7e0f      	ldrb	r7, [r1, #24]
 8002cc6:	4691      	mov	r9, r2
 8002cc8:	2f78      	cmp	r7, #120	; 0x78
 8002cca:	4680      	mov	r8, r0
 8002ccc:	460c      	mov	r4, r1
 8002cce:	469a      	mov	sl, r3
 8002cd0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002cd2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002cd6:	d807      	bhi.n	8002ce8 <_printf_i+0x28>
 8002cd8:	2f62      	cmp	r7, #98	; 0x62
 8002cda:	d80a      	bhi.n	8002cf2 <_printf_i+0x32>
 8002cdc:	2f00      	cmp	r7, #0
 8002cde:	f000 80d5 	beq.w	8002e8c <_printf_i+0x1cc>
 8002ce2:	2f58      	cmp	r7, #88	; 0x58
 8002ce4:	f000 80c1 	beq.w	8002e6a <_printf_i+0x1aa>
 8002ce8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002cec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002cf0:	e03a      	b.n	8002d68 <_printf_i+0xa8>
 8002cf2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002cf6:	2b15      	cmp	r3, #21
 8002cf8:	d8f6      	bhi.n	8002ce8 <_printf_i+0x28>
 8002cfa:	a101      	add	r1, pc, #4	; (adr r1, 8002d00 <_printf_i+0x40>)
 8002cfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d00:	08002d59 	.word	0x08002d59
 8002d04:	08002d6d 	.word	0x08002d6d
 8002d08:	08002ce9 	.word	0x08002ce9
 8002d0c:	08002ce9 	.word	0x08002ce9
 8002d10:	08002ce9 	.word	0x08002ce9
 8002d14:	08002ce9 	.word	0x08002ce9
 8002d18:	08002d6d 	.word	0x08002d6d
 8002d1c:	08002ce9 	.word	0x08002ce9
 8002d20:	08002ce9 	.word	0x08002ce9
 8002d24:	08002ce9 	.word	0x08002ce9
 8002d28:	08002ce9 	.word	0x08002ce9
 8002d2c:	08002e73 	.word	0x08002e73
 8002d30:	08002d99 	.word	0x08002d99
 8002d34:	08002e2d 	.word	0x08002e2d
 8002d38:	08002ce9 	.word	0x08002ce9
 8002d3c:	08002ce9 	.word	0x08002ce9
 8002d40:	08002e95 	.word	0x08002e95
 8002d44:	08002ce9 	.word	0x08002ce9
 8002d48:	08002d99 	.word	0x08002d99
 8002d4c:	08002ce9 	.word	0x08002ce9
 8002d50:	08002ce9 	.word	0x08002ce9
 8002d54:	08002e35 	.word	0x08002e35
 8002d58:	682b      	ldr	r3, [r5, #0]
 8002d5a:	1d1a      	adds	r2, r3, #4
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	602a      	str	r2, [r5, #0]
 8002d60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e0a0      	b.n	8002eae <_printf_i+0x1ee>
 8002d6c:	6820      	ldr	r0, [r4, #0]
 8002d6e:	682b      	ldr	r3, [r5, #0]
 8002d70:	0607      	lsls	r7, r0, #24
 8002d72:	f103 0104 	add.w	r1, r3, #4
 8002d76:	6029      	str	r1, [r5, #0]
 8002d78:	d501      	bpl.n	8002d7e <_printf_i+0xbe>
 8002d7a:	681e      	ldr	r6, [r3, #0]
 8002d7c:	e003      	b.n	8002d86 <_printf_i+0xc6>
 8002d7e:	0646      	lsls	r6, r0, #25
 8002d80:	d5fb      	bpl.n	8002d7a <_printf_i+0xba>
 8002d82:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002d86:	2e00      	cmp	r6, #0
 8002d88:	da03      	bge.n	8002d92 <_printf_i+0xd2>
 8002d8a:	232d      	movs	r3, #45	; 0x2d
 8002d8c:	4276      	negs	r6, r6
 8002d8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d92:	230a      	movs	r3, #10
 8002d94:	4859      	ldr	r0, [pc, #356]	; (8002efc <_printf_i+0x23c>)
 8002d96:	e012      	b.n	8002dbe <_printf_i+0xfe>
 8002d98:	682b      	ldr	r3, [r5, #0]
 8002d9a:	6820      	ldr	r0, [r4, #0]
 8002d9c:	1d19      	adds	r1, r3, #4
 8002d9e:	6029      	str	r1, [r5, #0]
 8002da0:	0605      	lsls	r5, r0, #24
 8002da2:	d501      	bpl.n	8002da8 <_printf_i+0xe8>
 8002da4:	681e      	ldr	r6, [r3, #0]
 8002da6:	e002      	b.n	8002dae <_printf_i+0xee>
 8002da8:	0641      	lsls	r1, r0, #25
 8002daa:	d5fb      	bpl.n	8002da4 <_printf_i+0xe4>
 8002dac:	881e      	ldrh	r6, [r3, #0]
 8002dae:	2f6f      	cmp	r7, #111	; 0x6f
 8002db0:	bf0c      	ite	eq
 8002db2:	2308      	moveq	r3, #8
 8002db4:	230a      	movne	r3, #10
 8002db6:	4851      	ldr	r0, [pc, #324]	; (8002efc <_printf_i+0x23c>)
 8002db8:	2100      	movs	r1, #0
 8002dba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002dbe:	6865      	ldr	r5, [r4, #4]
 8002dc0:	2d00      	cmp	r5, #0
 8002dc2:	bfa8      	it	ge
 8002dc4:	6821      	ldrge	r1, [r4, #0]
 8002dc6:	60a5      	str	r5, [r4, #8]
 8002dc8:	bfa4      	itt	ge
 8002dca:	f021 0104 	bicge.w	r1, r1, #4
 8002dce:	6021      	strge	r1, [r4, #0]
 8002dd0:	b90e      	cbnz	r6, 8002dd6 <_printf_i+0x116>
 8002dd2:	2d00      	cmp	r5, #0
 8002dd4:	d04b      	beq.n	8002e6e <_printf_i+0x1ae>
 8002dd6:	4615      	mov	r5, r2
 8002dd8:	fbb6 f1f3 	udiv	r1, r6, r3
 8002ddc:	fb03 6711 	mls	r7, r3, r1, r6
 8002de0:	5dc7      	ldrb	r7, [r0, r7]
 8002de2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002de6:	4637      	mov	r7, r6
 8002de8:	42bb      	cmp	r3, r7
 8002dea:	460e      	mov	r6, r1
 8002dec:	d9f4      	bls.n	8002dd8 <_printf_i+0x118>
 8002dee:	2b08      	cmp	r3, #8
 8002df0:	d10b      	bne.n	8002e0a <_printf_i+0x14a>
 8002df2:	6823      	ldr	r3, [r4, #0]
 8002df4:	07de      	lsls	r6, r3, #31
 8002df6:	d508      	bpl.n	8002e0a <_printf_i+0x14a>
 8002df8:	6923      	ldr	r3, [r4, #16]
 8002dfa:	6861      	ldr	r1, [r4, #4]
 8002dfc:	4299      	cmp	r1, r3
 8002dfe:	bfde      	ittt	le
 8002e00:	2330      	movle	r3, #48	; 0x30
 8002e02:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e06:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e0a:	1b52      	subs	r2, r2, r5
 8002e0c:	6122      	str	r2, [r4, #16]
 8002e0e:	464b      	mov	r3, r9
 8002e10:	4621      	mov	r1, r4
 8002e12:	4640      	mov	r0, r8
 8002e14:	f8cd a000 	str.w	sl, [sp]
 8002e18:	aa03      	add	r2, sp, #12
 8002e1a:	f7ff fedf 	bl	8002bdc <_printf_common>
 8002e1e:	3001      	adds	r0, #1
 8002e20:	d14a      	bne.n	8002eb8 <_printf_i+0x1f8>
 8002e22:	f04f 30ff 	mov.w	r0, #4294967295
 8002e26:	b004      	add	sp, #16
 8002e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e2c:	6823      	ldr	r3, [r4, #0]
 8002e2e:	f043 0320 	orr.w	r3, r3, #32
 8002e32:	6023      	str	r3, [r4, #0]
 8002e34:	2778      	movs	r7, #120	; 0x78
 8002e36:	4832      	ldr	r0, [pc, #200]	; (8002f00 <_printf_i+0x240>)
 8002e38:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	6829      	ldr	r1, [r5, #0]
 8002e40:	061f      	lsls	r7, r3, #24
 8002e42:	f851 6b04 	ldr.w	r6, [r1], #4
 8002e46:	d402      	bmi.n	8002e4e <_printf_i+0x18e>
 8002e48:	065f      	lsls	r7, r3, #25
 8002e4a:	bf48      	it	mi
 8002e4c:	b2b6      	uxthmi	r6, r6
 8002e4e:	07df      	lsls	r7, r3, #31
 8002e50:	bf48      	it	mi
 8002e52:	f043 0320 	orrmi.w	r3, r3, #32
 8002e56:	6029      	str	r1, [r5, #0]
 8002e58:	bf48      	it	mi
 8002e5a:	6023      	strmi	r3, [r4, #0]
 8002e5c:	b91e      	cbnz	r6, 8002e66 <_printf_i+0x1a6>
 8002e5e:	6823      	ldr	r3, [r4, #0]
 8002e60:	f023 0320 	bic.w	r3, r3, #32
 8002e64:	6023      	str	r3, [r4, #0]
 8002e66:	2310      	movs	r3, #16
 8002e68:	e7a6      	b.n	8002db8 <_printf_i+0xf8>
 8002e6a:	4824      	ldr	r0, [pc, #144]	; (8002efc <_printf_i+0x23c>)
 8002e6c:	e7e4      	b.n	8002e38 <_printf_i+0x178>
 8002e6e:	4615      	mov	r5, r2
 8002e70:	e7bd      	b.n	8002dee <_printf_i+0x12e>
 8002e72:	682b      	ldr	r3, [r5, #0]
 8002e74:	6826      	ldr	r6, [r4, #0]
 8002e76:	1d18      	adds	r0, r3, #4
 8002e78:	6961      	ldr	r1, [r4, #20]
 8002e7a:	6028      	str	r0, [r5, #0]
 8002e7c:	0635      	lsls	r5, r6, #24
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	d501      	bpl.n	8002e86 <_printf_i+0x1c6>
 8002e82:	6019      	str	r1, [r3, #0]
 8002e84:	e002      	b.n	8002e8c <_printf_i+0x1cc>
 8002e86:	0670      	lsls	r0, r6, #25
 8002e88:	d5fb      	bpl.n	8002e82 <_printf_i+0x1c2>
 8002e8a:	8019      	strh	r1, [r3, #0]
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	4615      	mov	r5, r2
 8002e90:	6123      	str	r3, [r4, #16]
 8002e92:	e7bc      	b.n	8002e0e <_printf_i+0x14e>
 8002e94:	682b      	ldr	r3, [r5, #0]
 8002e96:	2100      	movs	r1, #0
 8002e98:	1d1a      	adds	r2, r3, #4
 8002e9a:	602a      	str	r2, [r5, #0]
 8002e9c:	681d      	ldr	r5, [r3, #0]
 8002e9e:	6862      	ldr	r2, [r4, #4]
 8002ea0:	4628      	mov	r0, r5
 8002ea2:	f000 f859 	bl	8002f58 <memchr>
 8002ea6:	b108      	cbz	r0, 8002eac <_printf_i+0x1ec>
 8002ea8:	1b40      	subs	r0, r0, r5
 8002eaa:	6060      	str	r0, [r4, #4]
 8002eac:	6863      	ldr	r3, [r4, #4]
 8002eae:	6123      	str	r3, [r4, #16]
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002eb6:	e7aa      	b.n	8002e0e <_printf_i+0x14e>
 8002eb8:	462a      	mov	r2, r5
 8002eba:	4649      	mov	r1, r9
 8002ebc:	4640      	mov	r0, r8
 8002ebe:	6923      	ldr	r3, [r4, #16]
 8002ec0:	47d0      	blx	sl
 8002ec2:	3001      	adds	r0, #1
 8002ec4:	d0ad      	beq.n	8002e22 <_printf_i+0x162>
 8002ec6:	6823      	ldr	r3, [r4, #0]
 8002ec8:	079b      	lsls	r3, r3, #30
 8002eca:	d413      	bmi.n	8002ef4 <_printf_i+0x234>
 8002ecc:	68e0      	ldr	r0, [r4, #12]
 8002ece:	9b03      	ldr	r3, [sp, #12]
 8002ed0:	4298      	cmp	r0, r3
 8002ed2:	bfb8      	it	lt
 8002ed4:	4618      	movlt	r0, r3
 8002ed6:	e7a6      	b.n	8002e26 <_printf_i+0x166>
 8002ed8:	2301      	movs	r3, #1
 8002eda:	4632      	mov	r2, r6
 8002edc:	4649      	mov	r1, r9
 8002ede:	4640      	mov	r0, r8
 8002ee0:	47d0      	blx	sl
 8002ee2:	3001      	adds	r0, #1
 8002ee4:	d09d      	beq.n	8002e22 <_printf_i+0x162>
 8002ee6:	3501      	adds	r5, #1
 8002ee8:	68e3      	ldr	r3, [r4, #12]
 8002eea:	9903      	ldr	r1, [sp, #12]
 8002eec:	1a5b      	subs	r3, r3, r1
 8002eee:	42ab      	cmp	r3, r5
 8002ef0:	dcf2      	bgt.n	8002ed8 <_printf_i+0x218>
 8002ef2:	e7eb      	b.n	8002ecc <_printf_i+0x20c>
 8002ef4:	2500      	movs	r5, #0
 8002ef6:	f104 0619 	add.w	r6, r4, #25
 8002efa:	e7f5      	b.n	8002ee8 <_printf_i+0x228>
 8002efc:	080030ef 	.word	0x080030ef
 8002f00:	08003100 	.word	0x08003100

08002f04 <memmove>:
 8002f04:	4288      	cmp	r0, r1
 8002f06:	b510      	push	{r4, lr}
 8002f08:	eb01 0402 	add.w	r4, r1, r2
 8002f0c:	d902      	bls.n	8002f14 <memmove+0x10>
 8002f0e:	4284      	cmp	r4, r0
 8002f10:	4623      	mov	r3, r4
 8002f12:	d807      	bhi.n	8002f24 <memmove+0x20>
 8002f14:	1e43      	subs	r3, r0, #1
 8002f16:	42a1      	cmp	r1, r4
 8002f18:	d008      	beq.n	8002f2c <memmove+0x28>
 8002f1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002f1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002f22:	e7f8      	b.n	8002f16 <memmove+0x12>
 8002f24:	4601      	mov	r1, r0
 8002f26:	4402      	add	r2, r0
 8002f28:	428a      	cmp	r2, r1
 8002f2a:	d100      	bne.n	8002f2e <memmove+0x2a>
 8002f2c:	bd10      	pop	{r4, pc}
 8002f2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002f36:	e7f7      	b.n	8002f28 <memmove+0x24>

08002f38 <_sbrk_r>:
 8002f38:	b538      	push	{r3, r4, r5, lr}
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	4d05      	ldr	r5, [pc, #20]	; (8002f54 <_sbrk_r+0x1c>)
 8002f3e:	4604      	mov	r4, r0
 8002f40:	4608      	mov	r0, r1
 8002f42:	602b      	str	r3, [r5, #0]
 8002f44:	f7fd fc84 	bl	8000850 <_sbrk>
 8002f48:	1c43      	adds	r3, r0, #1
 8002f4a:	d102      	bne.n	8002f52 <_sbrk_r+0x1a>
 8002f4c:	682b      	ldr	r3, [r5, #0]
 8002f4e:	b103      	cbz	r3, 8002f52 <_sbrk_r+0x1a>
 8002f50:	6023      	str	r3, [r4, #0]
 8002f52:	bd38      	pop	{r3, r4, r5, pc}
 8002f54:	2000028c 	.word	0x2000028c

08002f58 <memchr>:
 8002f58:	4603      	mov	r3, r0
 8002f5a:	b510      	push	{r4, lr}
 8002f5c:	b2c9      	uxtb	r1, r1
 8002f5e:	4402      	add	r2, r0
 8002f60:	4293      	cmp	r3, r2
 8002f62:	4618      	mov	r0, r3
 8002f64:	d101      	bne.n	8002f6a <memchr+0x12>
 8002f66:	2000      	movs	r0, #0
 8002f68:	e003      	b.n	8002f72 <memchr+0x1a>
 8002f6a:	7804      	ldrb	r4, [r0, #0]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	428c      	cmp	r4, r1
 8002f70:	d1f6      	bne.n	8002f60 <memchr+0x8>
 8002f72:	bd10      	pop	{r4, pc}

08002f74 <memcpy>:
 8002f74:	440a      	add	r2, r1
 8002f76:	4291      	cmp	r1, r2
 8002f78:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f7c:	d100      	bne.n	8002f80 <memcpy+0xc>
 8002f7e:	4770      	bx	lr
 8002f80:	b510      	push	{r4, lr}
 8002f82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f86:	4291      	cmp	r1, r2
 8002f88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f8c:	d1f9      	bne.n	8002f82 <memcpy+0xe>
 8002f8e:	bd10      	pop	{r4, pc}

08002f90 <_realloc_r>:
 8002f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f94:	4680      	mov	r8, r0
 8002f96:	4614      	mov	r4, r2
 8002f98:	460e      	mov	r6, r1
 8002f9a:	b921      	cbnz	r1, 8002fa6 <_realloc_r+0x16>
 8002f9c:	4611      	mov	r1, r2
 8002f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fa2:	f7ff bc37 	b.w	8002814 <_malloc_r>
 8002fa6:	b92a      	cbnz	r2, 8002fb4 <_realloc_r+0x24>
 8002fa8:	f7ff fbcc 	bl	8002744 <_free_r>
 8002fac:	4625      	mov	r5, r4
 8002fae:	4628      	mov	r0, r5
 8002fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fb4:	f000 f81b 	bl	8002fee <_malloc_usable_size_r>
 8002fb8:	4284      	cmp	r4, r0
 8002fba:	4607      	mov	r7, r0
 8002fbc:	d802      	bhi.n	8002fc4 <_realloc_r+0x34>
 8002fbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002fc2:	d812      	bhi.n	8002fea <_realloc_r+0x5a>
 8002fc4:	4621      	mov	r1, r4
 8002fc6:	4640      	mov	r0, r8
 8002fc8:	f7ff fc24 	bl	8002814 <_malloc_r>
 8002fcc:	4605      	mov	r5, r0
 8002fce:	2800      	cmp	r0, #0
 8002fd0:	d0ed      	beq.n	8002fae <_realloc_r+0x1e>
 8002fd2:	42bc      	cmp	r4, r7
 8002fd4:	4622      	mov	r2, r4
 8002fd6:	4631      	mov	r1, r6
 8002fd8:	bf28      	it	cs
 8002fda:	463a      	movcs	r2, r7
 8002fdc:	f7ff ffca 	bl	8002f74 <memcpy>
 8002fe0:	4631      	mov	r1, r6
 8002fe2:	4640      	mov	r0, r8
 8002fe4:	f7ff fbae 	bl	8002744 <_free_r>
 8002fe8:	e7e1      	b.n	8002fae <_realloc_r+0x1e>
 8002fea:	4635      	mov	r5, r6
 8002fec:	e7df      	b.n	8002fae <_realloc_r+0x1e>

08002fee <_malloc_usable_size_r>:
 8002fee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ff2:	1f18      	subs	r0, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bfbc      	itt	lt
 8002ff8:	580b      	ldrlt	r3, [r1, r0]
 8002ffa:	18c0      	addlt	r0, r0, r3
 8002ffc:	4770      	bx	lr
	...

08003000 <_init>:
 8003000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003002:	bf00      	nop
 8003004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003006:	bc08      	pop	{r3}
 8003008:	469e      	mov	lr, r3
 800300a:	4770      	bx	lr

0800300c <_fini>:
 800300c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800300e:	bf00      	nop
 8003010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003012:	bc08      	pop	{r3}
 8003014:	469e      	mov	lr, r3
 8003016:	4770      	bx	lr
