*****************************************************************

  Operator   [GTP_RAM16X4DP]

  Author      []

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
fabric
implementation impl of GTP_RAM16X4DP @ (1,0 # 1,0)
{
    bit INITA_B[31:0] = { INIT_0, INIT_0 };
    bit INITB_B[31:0] = { INIT_1, INIT_1 };
    bit INITC_B[31:0] = { INIT_2, INIT_2 };
    bit INITD_B[31:0] = { INIT_3, INIT_3 };
    
    operator gopRAM16X1D gateop_a
        parameter map 
        ( 
            LRS_EN => "FALSE", 
            INIT   => INITA_B
        )
        port map
        (
            RAD0  => RADDR[0], 
            RAD1  => RADDR[1], 
            RAD2  => RADDR[2], 
            RAD3  => RADDR[3], 
            WADM0 => WADDR[0], 
            WADM1 => WADDR[1], 
            WADM2 => WADDR[2], 
            WADM3 => WADDR[3],
            WD    => DI[0],            
            WE    => WE, 
            WCLK  => WCLK,    
            RD    => DO[0]
        )@[0,0];
    
    operator gopRAM16X1D gateop_b
        parameter map 
        ( 
            LRS_EN => "FALSE", 
            INIT  => INITB_B
        )
        port map
        (
            RAD0  => RADDR[0], 
            RAD1  => RADDR[1], 
            RAD2  => RADDR[2], 
            RAD3  => RADDR[3], 
            WADM0 => WADDR[0], 
            WADM1 => WADDR[1], 
            WADM2 => WADDR[2], 
            WADM3 => WADDR[3],
            WD    => DI[1],            
            WE    => WE, 
            WCLK  => WCLK,    
            RD    => DO[1]
        )@[0,0];    

    operator gopRAM16X1D gateop_c
        parameter map 
        ( 
            LRS_EN => "FALSE", 
            INIT  => INITC_B
        )
        port map
        (
            RAD0  => RADDR[0], 
            RAD1  => RADDR[1], 
            RAD2  => RADDR[2], 
            RAD3  => RADDR[3], 
            WADM0 => WADDR[0], 
            WADM1 => WADDR[1], 
            WADM2 => WADDR[2], 
            WADM3 => WADDR[3],
            WD    => DI[2],            
            WE    => WE, 
            WCLK  => WCLK,    
            RD    => DO[2]
        )@[0,0];      
    
    operator gopRAM16X1D gateop_d
        parameter map 
        ( 
            LRS_EN => "FALSE", 
            INIT  => INITD_B
        )
        port map
        (
            RAD0  => RADDR[0], 
            RAD1  => RADDR[1], 
            RAD2  => RADDR[2], 
            RAD3  => RADDR[3], 
            WADM0 => WADDR[0], 
            WADM1 => WADDR[1], 
            WADM2 => WADDR[2], 
            WADM3 => WADDR[3],
            WD    => DI[3],            
            WE    => WE, 
            WCLK  => WCLK,    
            RD    => DO[3]
        )@[0,0]; 
};
