<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/nbio_v7_4.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - nbio_v7_4.c<span style="font-size: 80%;"> (source / <a href="nbio_v7_4.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">290</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">30</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2018 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;amdgpu_atombios.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;nbio_v7_4.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;nbio/nbio_7_4_offset.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;nbio/nbio_7_4_sh_mask.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;nbio/nbio_7_4_0_smn.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;ivsrcid/nbio/irqsrcs_nbif_7_4.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;uapi/linux/kfd_ioctl.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define smnPCIE_LC_CNTL         0x11140280</a>
<a name="35"><span class="lineNum">      35 </span>            : #define smnPCIE_LC_CNTL3        0x111402d4</a>
<a name="36"><span class="lineNum">      36 </span>            : #define smnPCIE_LC_CNTL6        0x111402ec</a>
<a name="37"><span class="lineNum">      37 </span>            : #define smnPCIE_LC_CNTL7        0x111402f0</a>
<a name="38"><span class="lineNum">      38 </span>            : #define smnNBIF_MGCG_CTRL_LCLK  0x1013a21c</a>
<a name="39"><span class="lineNum">      39 </span>            : #define smnRCC_BIF_STRAP3       0x1012348c</a>
<a name="40"><span class="lineNum">      40 </span>            : #define RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER_MASK        0x0000FFFFL</a>
<a name="41"><span class="lineNum">      41 </span>            : #define RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER_MASK      0xFFFF0000L</a>
<a name="42"><span class="lineNum">      42 </span>            : #define smnRCC_BIF_STRAP5       0x10123494</a>
<a name="43"><span class="lineNum">      43 </span>            : #define RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER_MASK        0x0000FFFFL</a>
<a name="44"><span class="lineNum">      44 </span>            : #define smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2       0x1014008c</a>
<a name="45"><span class="lineNum">      45 </span>            : #define BIF_CFG_DEV0_EPF0_DEVICE_CNTL2__LTR_EN_MASK                     0x0400L</a>
<a name="46"><span class="lineNum">      46 </span>            : #define smnBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP       0x10140324</a>
<a name="47"><span class="lineNum">      47 </span>            : #define smnPSWUSP0_PCIE_LC_CNTL2                0x111402c4</a>
<a name="48"><span class="lineNum">      48 </span>            : #define smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL    0x10123538</a>
<a name="49"><span class="lineNum">      49 </span>            : #define smnRCC_BIF_STRAP2       0x10123488</a>
<a name="50"><span class="lineNum">      50 </span>            : #define RCC_BIF_STRAP2__STRAP_LTR_IN_ASPML1_DIS_MASK    0x00004000L</a>
<a name="51"><span class="lineNum">      51 </span>            : #define RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER__SHIFT      0x0</a>
<a name="52"><span class="lineNum">      52 </span>            : #define RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER__SHIFT    0x10</a>
<a name="53"><span class="lineNum">      53 </span>            : #define RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER__SHIFT      0x0</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            : /*</a>
<a name="56"><span class="lineNum">      56 </span>            :  * These are nbio v7_4_1 registers mask. Temporarily define these here since</a>
<a name="57"><span class="lineNum">      57 </span>            :  * nbio v7_4_1 header is incomplete.</a>
<a name="58"><span class="lineNum">      58 </span>            :  */</a>
<a name="59"><span class="lineNum">      59 </span>            : #define GPU_HDP_FLUSH_DONE__RSVD_ENG0_MASK      0x00001000L /* Don't use.  Firmware uses this bit internally */</a>
<a name="60"><span class="lineNum">      60 </span>            : #define GPU_HDP_FLUSH_DONE__RSVD_ENG1_MASK      0x00002000L</a>
<a name="61"><span class="lineNum">      61 </span>            : #define GPU_HDP_FLUSH_DONE__RSVD_ENG2_MASK      0x00004000L</a>
<a name="62"><span class="lineNum">      62 </span>            : #define GPU_HDP_FLUSH_DONE__RSVD_ENG3_MASK      0x00008000L</a>
<a name="63"><span class="lineNum">      63 </span>            : #define GPU_HDP_FLUSH_DONE__RSVD_ENG4_MASK      0x00010000L</a>
<a name="64"><span class="lineNum">      64 </span>            : #define GPU_HDP_FLUSH_DONE__RSVD_ENG5_MASK      0x00020000L</a>
<a name="65"><span class="lineNum">      65 </span>            : #define GPU_HDP_FLUSH_DONE__RSVD_ENG6_MASK      0x00040000L</a>
<a name="66"><span class="lineNum">      66 </span>            : #define GPU_HDP_FLUSH_DONE__RSVD_ENG7_MASK      0x00080000L</a>
<a name="67"><span class="lineNum">      67 </span>            : #define GPU_HDP_FLUSH_DONE__RSVD_ENG8_MASK      0x00100000L</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : #define mmBIF_MMSCH1_DOORBELL_RANGE                     0x01dc</a>
<a name="70"><span class="lineNum">      70 </span>            : #define mmBIF_MMSCH1_DOORBELL_RANGE_BASE_IDX            2</a>
<a name="71"><span class="lineNum">      71 </span>            : //BIF_MMSCH1_DOORBELL_RANGE</a>
<a name="72"><span class="lineNum">      72 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE__OFFSET__SHIFT        0x2</a>
<a name="73"><span class="lineNum">      73 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE__SIZE__SHIFT          0x10</a>
<a name="74"><span class="lineNum">      74 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE__OFFSET_MASK          0x00000FFCL</a>
<a name="75"><span class="lineNum">      75 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE__SIZE_MASK            0x001F0000L</a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE__OFFSET_MASK          0x00000FFCL</a>
<a name="78"><span class="lineNum">      78 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE__SIZE_MASK            0x001F0000L</a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            : #define mmBIF_MMSCH1_DOORBELL_RANGE_ALDE                0x01d8</a>
<a name="81"><span class="lineNum">      81 </span>            : #define mmBIF_MMSCH1_DOORBELL_RANGE_ALDE_BASE_IDX       2</a>
<a name="82"><span class="lineNum">      82 </span>            : //BIF_MMSCH1_DOORBELL_ALDE_RANGE</a>
<a name="83"><span class="lineNum">      83 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE_ALDE__OFFSET__SHIFT   0x2</a>
<a name="84"><span class="lineNum">      84 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE_ALDE__SIZE__SHIFT     0x10</a>
<a name="85"><span class="lineNum">      85 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE_ALDE__OFFSET_MASK     0x00000FFCL</a>
<a name="86"><span class="lineNum">      86 </span>            : #define BIF_MMSCH1_DOORBELL_RANGE_ALDE__SIZE_MASK       0x001F0000L</a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span>            : #define mmRCC_DEV0_EPF0_STRAP0_ALDE                     0x0015</a>
<a name="89"><span class="lineNum">      89 </span>            : #define mmRCC_DEV0_EPF0_STRAP0_ALDE_BASE_IDX            2</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            : #define mmBIF_DOORBELL_INT_CNTL_ALDE                    0x00fe</a>
<a name="92"><span class="lineNum">      92 </span>            : #define mmBIF_DOORBELL_INT_CNTL_ALDE_BASE_IDX           2</a>
<a name="93"><span class="lineNum">      93 </span>            : #define BIF_DOORBELL_INT_CNTL_ALDE__DOORBELL_INTERRUPT_DISABLE__SHIFT   0x18</a>
<a name="94"><span class="lineNum">      94 </span>            : #define BIF_DOORBELL_INT_CNTL_ALDE__DOORBELL_INTERRUPT_DISABLE_MASK     0x01000000L</a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span>            : #define mmBIF_INTR_CNTL_ALDE                            0x0101</a>
<a name="97"><span class="lineNum">      97 </span>            : #define mmBIF_INTR_CNTL_ALDE_BASE_IDX                   2</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            : static void nbio_v7_4_query_ras_error_count(struct amdgpu_device *adev,</a>
<a name="100"><span class="lineNum">     100 </span>            :                                         void *ras_error_status);</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 : static void nbio_v7_4_remap_hdp_registers(struct amdgpu_device *adev)</span></a>
<a name="103"><span class="lineNum">     103 </span>            : {</a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmREMAP_HDP_MEM_FLUSH_CNTL,</span></a>
<a name="105"><span class="lineNum">     105 </span>            :                 adev-&gt;rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL);</a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmREMAP_HDP_REG_FLUSH_CNTL,</span></a>
<a name="107"><span class="lineNum">     107 </span>            :                 adev-&gt;rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_REG_FLUSH_CNTL);</a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 : }</span></a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 : static u32 nbio_v7_4_get_rev_id(struct amdgpu_device *adev)</span></a>
<a name="111"><span class="lineNum">     111 </span>            : {</a>
<a name="112"><span class="lineNum">     112 </span>            :         u32 tmp;</a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(NBIO, 0, mmRCC_DEV0_EPF0_STRAP0_ALDE);</span></a>
<a name="116"><span class="lineNum">     116 </span>            :         else</a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(NBIO, 0, mmRCC_DEV0_EPF0_STRAP0);</span></a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         tmp &amp;= RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0_MASK;</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :         tmp &gt;&gt;= RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0__SHIFT;</span></a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :         return tmp;</span></a>
<a name="123"><span class="lineNum">     123 </span>            : }</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 : static void nbio_v7_4_mc_access_enable(struct amdgpu_device *adev, bool enable)</span></a>
<a name="126"><span class="lineNum">     126 </span>            : {</a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :         if (enable)</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN,</span></a>
<a name="129"><span class="lineNum">     129 </span>            :                         BIF_FB_EN__FB_READ_EN_MASK | BIF_FB_EN__FB_WRITE_EN_MASK);</a>
<a name="130"><span class="lineNum">     130 </span>            :         else</a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, 0);</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 : }</span></a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 : static u32 nbio_v7_4_get_memsize(struct amdgpu_device *adev)</span></a>
<a name="135"><span class="lineNum">     135 </span>            : {</a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :         return RREG32_SOC15(NBIO, 0, mmRCC_CONFIG_MEMSIZE);</span></a>
<a name="137"><span class="lineNum">     137 </span>            : }</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 : static void nbio_v7_4_sdma_doorbell_range(struct amdgpu_device *adev, int instance,</span></a>
<a name="140"><span class="lineNum">     140 </span>            :                         bool use_doorbell, int doorbell_index, int doorbell_size)</a>
<a name="141"><span class="lineNum">     141 </span>            : {</a>
<a name="142"><span class="lineNum">     142 </span>            :         u32 reg, doorbell_range;</a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :         if (instance &lt; 2) {</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :                 reg = instance +</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :                         SOC15_REG_OFFSET(NBIO, 0, mmBIF_SDMA0_DOORBELL_RANGE);</span></a>
<a name="147"><span class="lineNum">     147 </span>            :         } else {</a>
<a name="148"><span class="lineNum">     148 </span>            :                 /*</a>
<a name="149"><span class="lineNum">     149 </span>            :                  * These registers address of SDMA2~7 is not consecutive</a>
<a name="150"><span class="lineNum">     150 </span>            :                  * from SDMA0~1. Need plus 4 dwords offset.</a>
<a name="151"><span class="lineNum">     151 </span>            :                  *</a>
<a name="152"><span class="lineNum">     152 </span>            :                  *   BIF_SDMA0_DOORBELL_RANGE:  0x3bc0</a>
<a name="153"><span class="lineNum">     153 </span>            :                  *   BIF_SDMA1_DOORBELL_RANGE:  0x3bc4</a>
<a name="154"><span class="lineNum">     154 </span>            :                  *   BIF_SDMA2_DOORBELL_RANGE:  0x3bd8</a>
<a name="155"><span class="lineNum">     155 </span>            : +                *   BIF_SDMA4_DOORBELL_RANGE:</a>
<a name="156"><span class="lineNum">     156 </span>            : +                *     ARCTURUS:  0x3be0</a>
<a name="157"><span class="lineNum">     157 </span>            : +                *     ALDEBARAN: 0x3be4</a>
<a name="158"><span class="lineNum">     158 </span>            :                  */</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 if (adev-&gt;asic_type == CHIP_ALDEBARAN &amp;&amp; instance == 4)</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :                         reg = instance + 0x4 + 0x1 +</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :                                 SOC15_REG_OFFSET(NBIO, 0,</span></a>
<a name="162"><span class="lineNum">     162 </span>            :                                                  mmBIF_SDMA0_DOORBELL_RANGE);</a>
<a name="163"><span class="lineNum">     163 </span>            :                 else</a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :                         reg = instance + 0x4 +</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :                                 SOC15_REG_OFFSET(NBIO, 0,</span></a>
<a name="166"><span class="lineNum">     166 </span>            :                                                  mmBIF_SDMA0_DOORBELL_RANGE);</a>
<a name="167"><span class="lineNum">     167 </span>            :         }</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         doorbell_range = RREG32(reg);</span></a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         if (use_doorbell) {</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 doorbell_range = REG_SET_FIELD(doorbell_range, BIF_SDMA0_DOORBELL_RANGE, OFFSET, doorbell_index);</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 doorbell_range = REG_SET_FIELD(doorbell_range, BIF_SDMA0_DOORBELL_RANGE, SIZE, doorbell_size);</span></a>
<a name="174"><span class="lineNum">     174 </span>            :         } else</a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 doorbell_range = REG_SET_FIELD(doorbell_range, BIF_SDMA0_DOORBELL_RANGE, SIZE, 0);</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         WREG32(reg, doorbell_range);</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 : }</span></a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 : static void nbio_v7_4_vcn_doorbell_range(struct amdgpu_device *adev, bool use_doorbell,</span></a>
<a name="181"><span class="lineNum">     181 </span>            :                                          int doorbell_index, int instance)</a>
<a name="182"><span class="lineNum">     182 </span>            : {</a>
<a name="183"><span class="lineNum">     183 </span>            :         u32 reg;</a>
<a name="184"><span class="lineNum">     184 </span>            :         u32 doorbell_range;</a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :         if (instance) {</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :                 if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :                         reg = SOC15_REG_OFFSET(NBIO, 0, mmBIF_MMSCH1_DOORBELL_RANGE_ALDE);</span></a>
<a name="189"><span class="lineNum">     189 </span>            :                 else</a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :                         reg = SOC15_REG_OFFSET(NBIO, 0, mmBIF_MMSCH1_DOORBELL_RANGE);</span></a>
<a name="191"><span class="lineNum">     191 </span>            :         } else</a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :                 reg = SOC15_REG_OFFSET(NBIO, 0, mmBIF_MMSCH0_DOORBELL_RANGE);</span></a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         doorbell_range = RREG32(reg);</span></a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         if (use_doorbell) {</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 doorbell_range = REG_SET_FIELD(doorbell_range,</span></a>
<a name="198"><span class="lineNum">     198 </span>            :                                                BIF_MMSCH0_DOORBELL_RANGE, OFFSET,</a>
<a name="199"><span class="lineNum">     199 </span>            :                                                doorbell_index);</a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :                 doorbell_range = REG_SET_FIELD(doorbell_range,</span></a>
<a name="201"><span class="lineNum">     201 </span>            :                                                BIF_MMSCH0_DOORBELL_RANGE, SIZE, 8);</a>
<a name="202"><span class="lineNum">     202 </span>            :         } else</a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :                 doorbell_range = REG_SET_FIELD(doorbell_range,</span></a>
<a name="204"><span class="lineNum">     204 </span>            :                                                BIF_MMSCH0_DOORBELL_RANGE, SIZE, 0);</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         WREG32(reg, doorbell_range);</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 : }</span></a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 : static void nbio_v7_4_enable_doorbell_aperture(struct amdgpu_device *adev,</span></a>
<a name="210"><span class="lineNum">     210 </span>            :                                                bool enable)</a>
<a name="211"><span class="lineNum">     211 </span>            : {</a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(NBIO, 0, RCC_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN, enable ? 1 : 0);</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 : }</span></a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 : static void nbio_v7_4_enable_doorbell_selfring_aperture(struct amdgpu_device *adev,</span></a>
<a name="216"><span class="lineNum">     216 </span>            :                                                         bool enable)</a>
<a name="217"><span class="lineNum">     217 </span>            : {</a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         u32 tmp = 0;</span></a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, DOORBELL_SELFRING_GPA_APER_CNTL, DOORBELL_SELFRING_GPA_APER_EN, 1) |</span></a>
<a name="222"><span class="lineNum">     222 </span>            :                       REG_SET_FIELD(tmp, DOORBELL_SELFRING_GPA_APER_CNTL, DOORBELL_SELFRING_GPA_APER_MODE, 1) |</a>
<a name="223"><span class="lineNum">     223 </span>            :                       REG_SET_FIELD(tmp, DOORBELL_SELFRING_GPA_APER_CNTL, DOORBELL_SELFRING_GPA_APER_SIZE, 0);</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(NBIO, 0, mmDOORBELL_SELFRING_GPA_APER_BASE_LOW,</span></a>
<a name="226"><span class="lineNum">     226 </span>            :                              lower_32_bits(adev-&gt;doorbell.base));</a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(NBIO, 0, mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH,</span></a>
<a name="228"><span class="lineNum">     228 </span>            :                              upper_32_bits(adev-&gt;doorbell.base));</a>
<a name="229"><span class="lineNum">     229 </span>            :         }</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmDOORBELL_SELFRING_GPA_APER_CNTL, tmp);</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 : }</span></a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 : static void nbio_v7_4_ih_doorbell_range(struct amdgpu_device *adev,</span></a>
<a name="235"><span class="lineNum">     235 </span>            :                                         bool use_doorbell, int doorbell_index)</a>
<a name="236"><span class="lineNum">     236 </span>            : {</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :         u32 ih_doorbell_range = RREG32_SOC15(NBIO, 0 , mmBIF_IH_DOORBELL_RANGE);</span></a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :         if (use_doorbell) {</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 ih_doorbell_range = REG_SET_FIELD(ih_doorbell_range, BIF_IH_DOORBELL_RANGE, OFFSET, doorbell_index);</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 ih_doorbell_range = REG_SET_FIELD(ih_doorbell_range, BIF_IH_DOORBELL_RANGE, SIZE, 4);</span></a>
<a name="242"><span class="lineNum">     242 </span>            :         } else</a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :                 ih_doorbell_range = REG_SET_FIELD(ih_doorbell_range, BIF_IH_DOORBELL_RANGE, SIZE, 0);</span></a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmBIF_IH_DOORBELL_RANGE, ih_doorbell_range);</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 : }</span></a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 : static void nbio_v7_4_update_medium_grain_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="250"><span class="lineNum">     250 </span>            :                                                        bool enable)</a>
<a name="251"><span class="lineNum">     251 </span>            : {</a>
<a name="252"><span class="lineNum">     252 </span>            :         //TODO: Add support for v7.4</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 : }</span></a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 : static void nbio_v7_4_update_medium_grain_light_sleep(struct amdgpu_device *adev,</span></a>
<a name="256"><span class="lineNum">     256 </span>            :                                                       bool enable)</a>
<a name="257"><span class="lineNum">     257 </span>            : {</a>
<a name="258"><span class="lineNum">     258 </span>            :         uint32_t def, data;</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_CNTL2);</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_BIF_LS)) {</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :                 data |= (PCIE_CNTL2__SLV_MEM_LS_EN_MASK |</span></a>
<a name="263"><span class="lineNum">     263 </span>            :                          PCIE_CNTL2__MST_MEM_LS_EN_MASK |</a>
<a name="264"><span class="lineNum">     264 </span>            :                          PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK);</a>
<a name="265"><span class="lineNum">     265 </span>            :         } else {</a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 data &amp;= ~(PCIE_CNTL2__SLV_MEM_LS_EN_MASK |</span></a>
<a name="267"><span class="lineNum">     267 </span>            :                           PCIE_CNTL2__MST_MEM_LS_EN_MASK |</a>
<a name="268"><span class="lineNum">     268 </span>            :                           PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK);</a>
<a name="269"><span class="lineNum">     269 </span>            :         }</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_CNTL2, data);</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 : }</span></a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 : static void nbio_v7_4_get_clockgating_state(struct amdgpu_device *adev,</span></a>
<a name="276"><span class="lineNum">     276 </span>            :                                             u64 *flags)</a>
<a name="277"><span class="lineNum">     277 </span>            : {</a>
<a name="278"><span class="lineNum">     278 </span>            :         int data;</a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span>            :         /* AMD_CG_SUPPORT_BIF_MGCG */</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :         data = RREG32_PCIE(smnCPM_CONTROL);</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :         if (data &amp; CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK)</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_BIF_MGCG;</span></a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span>            :         /* AMD_CG_SUPPORT_BIF_LS */</a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         data = RREG32_PCIE(smnPCIE_CNTL2);</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         if (data &amp; PCIE_CNTL2__SLV_MEM_LS_EN_MASK)</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_BIF_LS;</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 : }</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 : static void nbio_v7_4_ih_control(struct amdgpu_device *adev)</span></a>
<a name="292"><span class="lineNum">     292 </span>            : {</a>
<a name="293"><span class="lineNum">     293 </span>            :         u32 interrupt_cntl;</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            :         /* setup interrupt control */</a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL2, adev-&gt;dummy_page_addr &gt;&gt; 8);</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL);</span></a>
<a name="298"><span class="lineNum">     298 </span>            :         /* INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK=0 - dummy read disabled with msi, enabled without msi</a>
<a name="299"><span class="lineNum">     299 </span>            :          * INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK=1 - dummy read controlled by IH_DUMMY_RD_EN</a>
<a name="300"><span class="lineNum">     300 </span>            :          */</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0);</span></a>
<a name="302"><span class="lineNum">     302 </span>            :         /* INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK=1 if ring is in non-cacheable memory, e.g., vram */</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0);</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :         WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl);</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 : }</span></a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 : static u32 nbio_v7_4_get_hdp_flush_req_offset(struct amdgpu_device *adev)</span></a>
<a name="308"><span class="lineNum">     308 </span>            : {</a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         return SOC15_REG_OFFSET(NBIO, 0, mmGPU_HDP_FLUSH_REQ);</span></a>
<a name="310"><span class="lineNum">     310 </span>            : }</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 : static u32 nbio_v7_4_get_hdp_flush_done_offset(struct amdgpu_device *adev)</span></a>
<a name="313"><span class="lineNum">     313 </span>            : {</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         return SOC15_REG_OFFSET(NBIO, 0, mmGPU_HDP_FLUSH_DONE);</span></a>
<a name="315"><span class="lineNum">     315 </span>            : }</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 : static u32 nbio_v7_4_get_pcie_index_offset(struct amdgpu_device *adev)</span></a>
<a name="318"><span class="lineNum">     318 </span>            : {</a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :         return SOC15_REG_OFFSET(NBIO, 0, mmPCIE_INDEX2);</span></a>
<a name="320"><span class="lineNum">     320 </span>            : }</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 : static u32 nbio_v7_4_get_pcie_data_offset(struct amdgpu_device *adev)</span></a>
<a name="323"><span class="lineNum">     323 </span>            : {</a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         return SOC15_REG_OFFSET(NBIO, 0, mmPCIE_DATA2);</span></a>
<a name="325"><span class="lineNum">     325 </span>            : }</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            : const struct nbio_hdp_flush_reg nbio_v7_4_hdp_flush_reg = {</a>
<a name="328"><span class="lineNum">     328 </span>            :         .ref_and_mask_cp0 = GPU_HDP_FLUSH_DONE__CP0_MASK,</a>
<a name="329"><span class="lineNum">     329 </span>            :         .ref_and_mask_cp1 = GPU_HDP_FLUSH_DONE__CP1_MASK,</a>
<a name="330"><span class="lineNum">     330 </span>            :         .ref_and_mask_cp2 = GPU_HDP_FLUSH_DONE__CP2_MASK,</a>
<a name="331"><span class="lineNum">     331 </span>            :         .ref_and_mask_cp3 = GPU_HDP_FLUSH_DONE__CP3_MASK,</a>
<a name="332"><span class="lineNum">     332 </span>            :         .ref_and_mask_cp4 = GPU_HDP_FLUSH_DONE__CP4_MASK,</a>
<a name="333"><span class="lineNum">     333 </span>            :         .ref_and_mask_cp5 = GPU_HDP_FLUSH_DONE__CP5_MASK,</a>
<a name="334"><span class="lineNum">     334 </span>            :         .ref_and_mask_cp6 = GPU_HDP_FLUSH_DONE__CP6_MASK,</a>
<a name="335"><span class="lineNum">     335 </span>            :         .ref_and_mask_cp7 = GPU_HDP_FLUSH_DONE__CP7_MASK,</a>
<a name="336"><span class="lineNum">     336 </span>            :         .ref_and_mask_cp8 = GPU_HDP_FLUSH_DONE__CP8_MASK,</a>
<a name="337"><span class="lineNum">     337 </span>            :         .ref_and_mask_cp9 = GPU_HDP_FLUSH_DONE__CP9_MASK,</a>
<a name="338"><span class="lineNum">     338 </span>            :         .ref_and_mask_sdma0 = GPU_HDP_FLUSH_DONE__SDMA0_MASK,</a>
<a name="339"><span class="lineNum">     339 </span>            :         .ref_and_mask_sdma1 = GPU_HDP_FLUSH_DONE__SDMA1_MASK,</a>
<a name="340"><span class="lineNum">     340 </span>            : };</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 : static void nbio_v7_4_init_registers(struct amdgpu_device *adev)</span></a>
<a name="343"><span class="lineNum">     343 </span>            : {</a>
<a name="344"><span class="lineNum">     344 </span>            :         uint32_t baco_cntl;</a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :                 adev-&gt;rmmio_remap.reg_offset = SOC15_REG_OFFSET(NBIO, 0,</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :                         mmBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL) &lt;&lt; 2;</span></a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[NBIO_HWIP][0] == IP_VERSION(7, 4, 4) &amp;&amp;</span></a>
<a name="351"><span class="lineNum">     351 </span>            :             !amdgpu_sriov_vf(adev)) {</a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 baco_cntl = RREG32_SOC15(NBIO, 0, mmBACO_CNTL);</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :                 if (baco_cntl &amp;</span></a>
<a name="354"><span class="lineNum">     354 </span>            :                     (BACO_CNTL__BACO_DUMMY_EN_MASK | BACO_CNTL__BACO_EN_MASK)) {</a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :                         baco_cntl &amp;= ~(BACO_CNTL__BACO_DUMMY_EN_MASK |</span></a>
<a name="356"><span class="lineNum">     356 </span>            :                                        BACO_CNTL__BACO_EN_MASK);</a>
<a name="357"><span class="lineNum">     357 </span>            :                         dev_dbg(adev-&gt;dev, &quot;Unsetting baco dummy mode %x&quot;,</a>
<a name="358"><span class="lineNum">     358 </span>            :                                 baco_cntl);</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(NBIO, 0, mmBACO_CNTL, baco_cntl);</span></a>
<a name="360"><span class="lineNum">     360 </span>            :                 }</a>
<a name="361"><span class="lineNum">     361 </span>            :         }</a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 : }</span></a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 : static void nbio_v7_4_handle_ras_controller_intr_no_bifring(struct amdgpu_device *adev)</span></a>
<a name="365"><span class="lineNum">     365 </span>            : {</a>
<a name="366"><span class="lineNum">     366 </span>            :         uint32_t bif_doorbell_intr_cntl;</a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         struct ras_manager *obj = amdgpu_ras_find_obj(adev, adev-&gt;nbio.ras_if);</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :         struct ras_err_data err_data = {0, 0, 0, NULL};</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         struct amdgpu_ras *ras = amdgpu_ras_get_context(adev);</span></a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 bif_doorbell_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL_ALDE);</span></a>
<a name="373"><span class="lineNum">     373 </span>            :         else</a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 bif_doorbell_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL);</span></a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(bif_doorbell_intr_cntl,</span></a>
<a name="377"><span class="lineNum">     377 </span>            :                 BIF_DOORBELL_INT_CNTL, RAS_CNTLR_INTERRUPT_STATUS)) {</a>
<a name="378"><span class="lineNum">     378 </span>            :                 /* driver has to clear the interrupt status when bif ring is disabled */</a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 bif_doorbell_intr_cntl = REG_SET_FIELD(bif_doorbell_intr_cntl,</span></a>
<a name="380"><span class="lineNum">     380 </span>            :                                                 BIF_DOORBELL_INT_CNTL,</a>
<a name="381"><span class="lineNum">     381 </span>            :                                                 RAS_CNTLR_INTERRUPT_CLEAR, 1);</a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL_ALDE, bif_doorbell_intr_cntl);</span></a>
<a name="384"><span class="lineNum">     384 </span>            :                 else</a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL, bif_doorbell_intr_cntl);</span></a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 if (!ras-&gt;disable_ras_err_cnt_harvest) {</span></a>
<a name="388"><span class="lineNum">     388 </span>            :                         /*</a>
<a name="389"><span class="lineNum">     389 </span>            :                          * clear error status after ras_controller_intr</a>
<a name="390"><span class="lineNum">     390 </span>            :                          * according to hw team and count ue number</a>
<a name="391"><span class="lineNum">     391 </span>            :                          * for query</a>
<a name="392"><span class="lineNum">     392 </span>            :                          */</a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :                         nbio_v7_4_query_ras_error_count(adev, &amp;err_data);</span></a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span>            :                         /* logging on error cnt and printing for awareness */</a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :                         obj-&gt;err_data.ue_count += err_data.ue_count;</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :                         obj-&gt;err_data.ce_count += err_data.ce_count;</span></a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :                         if (err_data.ce_count)</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :                                 dev_info(adev-&gt;dev, &quot;%ld correctable hardware &quot;</span></a>
<a name="401"><span class="lineNum">     401 </span>            :                                                 &quot;errors detected in %s block, &quot;</a>
<a name="402"><span class="lineNum">     402 </span>            :                                                 &quot;no user action is needed.\n&quot;,</a>
<a name="403"><span class="lineNum">     403 </span>            :                                                 obj-&gt;err_data.ce_count,</a>
<a name="404"><span class="lineNum">     404 </span>            :                                                 get_ras_block_str(adev-&gt;nbio.ras_if));</a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         if (err_data.ue_count)</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :                                 dev_info(adev-&gt;dev, &quot;%ld uncorrectable hardware &quot;</span></a>
<a name="408"><span class="lineNum">     408 </span>            :                                                 &quot;errors detected in %s block\n&quot;,</a>
<a name="409"><span class="lineNum">     409 </span>            :                                                 obj-&gt;err_data.ue_count,</a>
<a name="410"><span class="lineNum">     410 </span>            :                                                 get_ras_block_str(adev-&gt;nbio.ras_if));</a>
<a name="411"><span class="lineNum">     411 </span>            :                 }</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 dev_info(adev-&gt;dev, &quot;RAS controller interrupt triggered &quot;</span></a>
<a name="414"><span class="lineNum">     414 </span>            :                                         &quot;by NBIF error\n&quot;);</a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            :                 /* ras_controller_int is dedicated for nbif ras error,</a>
<a name="417"><span class="lineNum">     417 </span>            :                  * not the global interrupt for sync flood</a>
<a name="418"><span class="lineNum">     418 </span>            :                  */</a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 amdgpu_ras_reset_gpu(adev);</span></a>
<a name="420"><span class="lineNum">     420 </span>            :         }</a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 : }</span></a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 : static void nbio_v7_4_handle_ras_err_event_athub_intr_no_bifring(struct amdgpu_device *adev)</span></a>
<a name="424"><span class="lineNum">     424 </span>            : {</a>
<a name="425"><span class="lineNum">     425 </span>            :         uint32_t bif_doorbell_intr_cntl;</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 bif_doorbell_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL_ALDE);</span></a>
<a name="429"><span class="lineNum">     429 </span>            :         else</a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 bif_doorbell_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL);</span></a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(bif_doorbell_intr_cntl,</span></a>
<a name="433"><span class="lineNum">     433 </span>            :                 BIF_DOORBELL_INT_CNTL, RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS)) {</a>
<a name="434"><span class="lineNum">     434 </span>            :                 /* driver has to clear the interrupt status when bif ring is disabled */</a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 bif_doorbell_intr_cntl = REG_SET_FIELD(bif_doorbell_intr_cntl,</span></a>
<a name="436"><span class="lineNum">     436 </span>            :                                                 BIF_DOORBELL_INT_CNTL,</a>
<a name="437"><span class="lineNum">     437 </span>            :                                                 RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR, 1);</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL_ALDE, bif_doorbell_intr_cntl);</span></a>
<a name="441"><span class="lineNum">     441 </span>            :                 else</a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL, bif_doorbell_intr_cntl);</span></a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 amdgpu_ras_global_ras_isr(adev);</span></a>
<a name="445"><span class="lineNum">     445 </span>            :         }</a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 : }</span></a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 : static int nbio_v7_4_set_ras_controller_irq_state(struct amdgpu_device *adev,</span></a>
<a name="450"><span class="lineNum">     450 </span>            :                                                   struct amdgpu_irq_src *src,</a>
<a name="451"><span class="lineNum">     451 </span>            :                                                   unsigned type,</a>
<a name="452"><span class="lineNum">     452 </span>            :                                                   enum amdgpu_interrupt_state state)</a>
<a name="453"><span class="lineNum">     453 </span>            : {</a>
<a name="454"><span class="lineNum">     454 </span>            :         /* The ras_controller_irq enablement should be done in psp bl when it</a>
<a name="455"><span class="lineNum">     455 </span>            :          * tries to enable ras feature. Driver only need to set the correct interrupt</a>
<a name="456"><span class="lineNum">     456 </span>            :          * vector for bare-metal and sriov use case respectively</a>
<a name="457"><span class="lineNum">     457 </span>            :          */</a>
<a name="458"><span class="lineNum">     458 </span>            :         uint32_t bif_intr_cntl;</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 bif_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL_ALDE);</span></a>
<a name="462"><span class="lineNum">     462 </span>            :         else</a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 bif_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL);</span></a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :         if (state == AMDGPU_IRQ_STATE_ENABLE) {</span></a>
<a name="466"><span class="lineNum">     466 </span>            :                 /* set interrupt vector select bit to 0 to select</a>
<a name="467"><span class="lineNum">     467 </span>            :                  * vetcor 1 for bare metal case */</a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :                 bif_intr_cntl = REG_SET_FIELD(bif_intr_cntl,</span></a>
<a name="469"><span class="lineNum">     469 </span>            :                                               BIF_INTR_CNTL,</a>
<a name="470"><span class="lineNum">     470 </span>            :                                               RAS_INTR_VEC_SEL, 0);</a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL_ALDE, bif_intr_cntl);</span></a>
<a name="474"><span class="lineNum">     474 </span>            :                 else</a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL, bif_intr_cntl);</span></a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span>            :         }</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="480"><span class="lineNum">     480 </span>            : }</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 : static int nbio_v7_4_process_ras_controller_irq(struct amdgpu_device *adev,</span></a>
<a name="483"><span class="lineNum">     483 </span>            :                                                 struct amdgpu_irq_src *source,</a>
<a name="484"><span class="lineNum">     484 </span>            :                                                 struct amdgpu_iv_entry *entry)</a>
<a name="485"><span class="lineNum">     485 </span>            : {</a>
<a name="486"><span class="lineNum">     486 </span>            :         /* By design, the ih cookie for ras_controller_irq should be written</a>
<a name="487"><span class="lineNum">     487 </span>            :          * to BIFring instead of general iv ring. However, due to known bif ring</a>
<a name="488"><span class="lineNum">     488 </span>            :          * hw bug, it has to be disabled. There is no chance the process function</a>
<a name="489"><span class="lineNum">     489 </span>            :          * will be involked. Just left it as a dummy one.</a>
<a name="490"><span class="lineNum">     490 </span>            :          */</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="492"><span class="lineNum">     492 </span>            : }</a>
<a name="493"><span class="lineNum">     493 </span>            : </a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 : static int nbio_v7_4_set_ras_err_event_athub_irq_state(struct amdgpu_device *adev,</span></a>
<a name="495"><span class="lineNum">     495 </span>            :                                                        struct amdgpu_irq_src *src,</a>
<a name="496"><span class="lineNum">     496 </span>            :                                                        unsigned type,</a>
<a name="497"><span class="lineNum">     497 </span>            :                                                        enum amdgpu_interrupt_state state)</a>
<a name="498"><span class="lineNum">     498 </span>            : {</a>
<a name="499"><span class="lineNum">     499 </span>            :         /* The ras_controller_irq enablement should be done in psp bl when it</a>
<a name="500"><span class="lineNum">     500 </span>            :          * tries to enable ras feature. Driver only need to set the correct interrupt</a>
<a name="501"><span class="lineNum">     501 </span>            :          * vector for bare-metal and sriov use case respectively</a>
<a name="502"><span class="lineNum">     502 </span>            :          */</a>
<a name="503"><span class="lineNum">     503 </span>            :         uint32_t bif_intr_cntl;</a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 bif_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL_ALDE);</span></a>
<a name="507"><span class="lineNum">     507 </span>            :         else</a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :                 bif_intr_cntl = RREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL);</span></a>
<a name="509"><span class="lineNum">     509 </span>            : </a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         if (state == AMDGPU_IRQ_STATE_ENABLE) {</span></a>
<a name="511"><span class="lineNum">     511 </span>            :                 /* set interrupt vector select bit to 0 to select</a>
<a name="512"><span class="lineNum">     512 </span>            :                  * vetcor 1 for bare metal case */</a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :                 bif_intr_cntl = REG_SET_FIELD(bif_intr_cntl,</span></a>
<a name="514"><span class="lineNum">     514 </span>            :                                               BIF_INTR_CNTL,</a>
<a name="515"><span class="lineNum">     515 </span>            :                                               RAS_INTR_VEC_SEL, 0);</a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL_ALDE, bif_intr_cntl);</span></a>
<a name="519"><span class="lineNum">     519 </span>            :                 else</a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(NBIO, 0, mmBIF_INTR_CNTL, bif_intr_cntl);</span></a>
<a name="521"><span class="lineNum">     521 </span>            :         }</a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="524"><span class="lineNum">     524 </span>            : }</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 : static int nbio_v7_4_process_err_event_athub_irq(struct amdgpu_device *adev,</span></a>
<a name="527"><span class="lineNum">     527 </span>            :                                                  struct amdgpu_irq_src *source,</a>
<a name="528"><span class="lineNum">     528 </span>            :                                                  struct amdgpu_iv_entry *entry)</a>
<a name="529"><span class="lineNum">     529 </span>            : {</a>
<a name="530"><span class="lineNum">     530 </span>            :         /* By design, the ih cookie for err_event_athub_irq should be written</a>
<a name="531"><span class="lineNum">     531 </span>            :          * to BIFring instead of general iv ring. However, due to known bif ring</a>
<a name="532"><span class="lineNum">     532 </span>            :          * hw bug, it has to be disabled. There is no chance the process function</a>
<a name="533"><span class="lineNum">     533 </span>            :          * will be involked. Just left it as a dummy one.</a>
<a name="534"><span class="lineNum">     534 </span>            :          */</a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="536"><span class="lineNum">     536 </span>            : }</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            : static const struct amdgpu_irq_src_funcs nbio_v7_4_ras_controller_irq_funcs = {</a>
<a name="539"><span class="lineNum">     539 </span>            :         .set = nbio_v7_4_set_ras_controller_irq_state,</a>
<a name="540"><span class="lineNum">     540 </span>            :         .process = nbio_v7_4_process_ras_controller_irq,</a>
<a name="541"><span class="lineNum">     541 </span>            : };</a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span>            : static const struct amdgpu_irq_src_funcs nbio_v7_4_ras_err_event_athub_irq_funcs = {</a>
<a name="544"><span class="lineNum">     544 </span>            :         .set = nbio_v7_4_set_ras_err_event_athub_irq_state,</a>
<a name="545"><span class="lineNum">     545 </span>            :         .process = nbio_v7_4_process_err_event_athub_irq,</a>
<a name="546"><span class="lineNum">     546 </span>            : };</a>
<a name="547"><span class="lineNum">     547 </span>            : </a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 : static int nbio_v7_4_init_ras_controller_interrupt (struct amdgpu_device *adev)</span></a>
<a name="549"><span class="lineNum">     549 </span>            : {</a>
<a name="550"><span class="lineNum">     550 </span>            :         int r;</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span>            :         /* init the irq funcs */</a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :         adev-&gt;nbio.ras_controller_irq.funcs =</span></a>
<a name="554"><span class="lineNum">     554 </span>            :                 &amp;nbio_v7_4_ras_controller_irq_funcs;</a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :         adev-&gt;nbio.ras_controller_irq.num_types = 1;</span></a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span>            :         /* register ras controller interrupt */</a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF,</span></a>
<a name="559"><span class="lineNum">     559 </span>            :                               NBIF_7_4__SRCID__RAS_CONTROLLER_INTERRUPT,</a>
<a name="560"><span class="lineNum">     560 </span>            :                               &amp;adev-&gt;nbio.ras_controller_irq);</a>
<a name="561"><span class="lineNum">     561 </span>            : </a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="563"><span class="lineNum">     563 </span>            : }</a>
<a name="564"><span class="lineNum">     564 </span>            : </a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 : static int nbio_v7_4_init_ras_err_event_athub_interrupt (struct amdgpu_device *adev)</span></a>
<a name="566"><span class="lineNum">     566 </span>            : {</a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span>            :         int r;</a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span>            :         /* init the irq funcs */</a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :         adev-&gt;nbio.ras_err_event_athub_irq.funcs =</span></a>
<a name="572"><span class="lineNum">     572 </span>            :                 &amp;nbio_v7_4_ras_err_event_athub_irq_funcs;</a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         adev-&gt;nbio.ras_err_event_athub_irq.num_types = 1;</span></a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span>            :         /* register ras err event athub interrupt */</a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF,</span></a>
<a name="577"><span class="lineNum">     577 </span>            :                               NBIF_7_4__SRCID__ERREVENT_ATHUB_INTERRUPT,</a>
<a name="578"><span class="lineNum">     578 </span>            :                               &amp;adev-&gt;nbio.ras_err_event_athub_irq);</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="581"><span class="lineNum">     581 </span>            : }</a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span>            : #define smnPARITY_ERROR_STATUS_UNCORR_GRP2          0x13a20030</a>
<a name="584"><span class="lineNum">     584 </span>            : #define smnPARITY_ERROR_STATUS_UNCORR_GRP2_ALDE 0x13b20030</a>
<a name="585"><span class="lineNum">     585 </span>            : #define smnRAS_GLOBAL_STATUS_LO_ALDE            0x13b20020</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 : static void nbio_v7_4_query_ras_error_count(struct amdgpu_device *adev,</span></a>
<a name="588"><span class="lineNum">     588 </span>            :                                         void *ras_error_status)</a>
<a name="589"><span class="lineNum">     589 </span>            : {</a>
<a name="590"><span class="lineNum">     590 </span>            :         uint32_t global_sts, central_sts, int_eoi, parity_sts;</a>
<a name="591"><span class="lineNum">     591 </span>            :         uint32_t corr, fatal, non_fatal;</a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 :         struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;</span></a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :                 global_sts = RREG32_PCIE(smnRAS_GLOBAL_STATUS_LO_ALDE);</span></a>
<a name="596"><span class="lineNum">     596 </span>            :         else</a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 global_sts = RREG32_PCIE(smnRAS_GLOBAL_STATUS_LO);</span></a>
<a name="598"><span class="lineNum">     598 </span>            : </a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :         corr = REG_GET_FIELD(global_sts, RAS_GLOBAL_STATUS_LO, ParityErrCorr);</span></a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 :         fatal = REG_GET_FIELD(global_sts, RAS_GLOBAL_STATUS_LO, ParityErrFatal);</span></a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         non_fatal = REG_GET_FIELD(global_sts, RAS_GLOBAL_STATUS_LO,</span></a>
<a name="602"><span class="lineNum">     602 </span>            :                                 ParityErrNonFatal);</a>
<a name="603"><span class="lineNum">     603 </span>            : </a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :                 parity_sts = RREG32_PCIE(smnPARITY_ERROR_STATUS_UNCORR_GRP2_ALDE);</span></a>
<a name="606"><span class="lineNum">     606 </span>            :         else</a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 parity_sts = RREG32_PCIE(smnPARITY_ERROR_STATUS_UNCORR_GRP2);</span></a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 :         if (corr)</span></a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 err_data-&gt;ce_count++;</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :         if (fatal)</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 err_data-&gt;ue_count++;</span></a>
<a name="613"><span class="lineNum">     613 </span>            : </a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :         if (corr || fatal || non_fatal) {</span></a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :                 central_sts = RREG32_PCIE(smnBIFL_RAS_CENTRAL_STATUS);</span></a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span>            :                 /* clear error status register */</a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(smnRAS_GLOBAL_STATUS_LO_ALDE, global_sts);</span></a>
<a name="620"><span class="lineNum">     620 </span>            :                 else</a>
<a name="621"><span class="lineNum">     621 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(smnRAS_GLOBAL_STATUS_LO, global_sts);</span></a>
<a name="622"><span class="lineNum">     622 </span>            : </a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 if (fatal)</span></a>
<a name="624"><span class="lineNum">     624 </span>            :                 {</a>
<a name="625"><span class="lineNum">     625 </span>            :                         /* clear parity fatal error indication field */</a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :                         if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :                                 WREG32_PCIE(smnPARITY_ERROR_STATUS_UNCORR_GRP2_ALDE, parity_sts);</span></a>
<a name="628"><span class="lineNum">     628 </span>            :                         else</a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                                 WREG32_PCIE(smnPARITY_ERROR_STATUS_UNCORR_GRP2, parity_sts);</span></a>
<a name="630"><span class="lineNum">     630 </span>            :                 }</a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :                 if (REG_GET_FIELD(central_sts, BIFL_RAS_CENTRAL_STATUS,</span></a>
<a name="633"><span class="lineNum">     633 </span>            :                                 BIFL_RasContller_Intr_Recv)) {</a>
<a name="634"><span class="lineNum">     634 </span>            :                         /* clear interrupt status register */</a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(smnBIFL_RAS_CENTRAL_STATUS, central_sts);</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                         int_eoi = RREG32_PCIE(smnIOHC_INTERRUPT_EOI);</span></a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :                         int_eoi = REG_SET_FIELD(int_eoi,</span></a>
<a name="638"><span class="lineNum">     638 </span>            :                                         IOHC_INTERRUPT_EOI, SMI_EOI, 1);</a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :                         WREG32_PCIE(smnIOHC_INTERRUPT_EOI, int_eoi);</span></a>
<a name="640"><span class="lineNum">     640 </span>            :                 }</a>
<a name="641"><span class="lineNum">     641 </span>            :         }</a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 : }</span></a>
<a name="643"><span class="lineNum">     643 </span>            : </a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 : static void nbio_v7_4_enable_doorbell_interrupt(struct amdgpu_device *adev,</span></a>
<a name="645"><span class="lineNum">     645 </span>            :                                                 bool enable)</a>
<a name="646"><span class="lineNum">     646 </span>            : {</a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_ALDEBARAN)</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(NBIO, 0, BIF_DOORBELL_INT_CNTL_ALDE,</span></a>
<a name="649"><span class="lineNum">     649 </span>            :                        DOORBELL_INTERRUPT_DISABLE, enable ? 0 : 1);</a>
<a name="650"><span class="lineNum">     650 </span>            :         else</a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(NBIO, 0, BIF_DOORBELL_INT_CNTL,</span></a>
<a name="652"><span class="lineNum">     652 </span>            :                        DOORBELL_INTERRUPT_DISABLE, enable ? 0 : 1);</a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 : }</span></a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span>            : const struct amdgpu_ras_block_hw_ops nbio_v7_4_ras_hw_ops = {</a>
<a name="656"><span class="lineNum">     656 </span>            :         .query_ras_error_count = nbio_v7_4_query_ras_error_count,</a>
<a name="657"><span class="lineNum">     657 </span>            : };</a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span>            : struct amdgpu_nbio_ras nbio_v7_4_ras = {</a>
<a name="660"><span class="lineNum">     660 </span>            :         .ras_block = {</a>
<a name="661"><span class="lineNum">     661 </span>            :                 .ras_comm = {</a>
<a name="662"><span class="lineNum">     662 </span>            :                         .name = &quot;pcie_bif&quot;,</a>
<a name="663"><span class="lineNum">     663 </span>            :                         .block = AMDGPU_RAS_BLOCK__PCIE_BIF,</a>
<a name="664"><span class="lineNum">     664 </span>            :                         .type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE,</a>
<a name="665"><span class="lineNum">     665 </span>            :                 },</a>
<a name="666"><span class="lineNum">     666 </span>            :                 .hw_ops = &amp;nbio_v7_4_ras_hw_ops,</a>
<a name="667"><span class="lineNum">     667 </span>            :                 .ras_late_init = amdgpu_nbio_ras_late_init,</a>
<a name="668"><span class="lineNum">     668 </span>            :         },</a>
<a name="669"><span class="lineNum">     669 </span>            :         .handle_ras_controller_intr_no_bifring = nbio_v7_4_handle_ras_controller_intr_no_bifring,</a>
<a name="670"><span class="lineNum">     670 </span>            :         .handle_ras_err_event_athub_intr_no_bifring = nbio_v7_4_handle_ras_err_event_athub_intr_no_bifring,</a>
<a name="671"><span class="lineNum">     671 </span>            :         .init_ras_controller_interrupt = nbio_v7_4_init_ras_controller_interrupt,</a>
<a name="672"><span class="lineNum">     672 </span>            :         .init_ras_err_event_athub_interrupt = nbio_v7_4_init_ras_err_event_athub_interrupt,</a>
<a name="673"><span class="lineNum">     673 </span>            : };</a>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 : static void nbio_v7_4_program_ltr(struct amdgpu_device *adev)</span></a>
<a name="677"><span class="lineNum">     677 </span>            : {</a>
<a name="678"><span class="lineNum">     678 </span>            :         uint32_t def, data;</a>
<a name="679"><span class="lineNum">     679 </span>            : </a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :         WREG32_PCIE(smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL, 0x75EB);</span></a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP2);</span></a>
<a name="683"><span class="lineNum">     683 </span><span class="lineNoCov">          0 :         data &amp;= ~RCC_BIF_STRAP2__STRAP_LTR_IN_ASPML1_DIS_MASK;</span></a>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP2, data);</span></a>
<a name="686"><span class="lineNum">     686 </span>            : </a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL);</span></a>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 :         data &amp;= ~EP_PCIE_TX_LTR_CNTL__LTR_PRIV_MSG_DIS_IN_PM_NON_D0_MASK;</span></a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL, data);</span></a>
<a name="691"><span class="lineNum">     691 </span>            : </a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2);</span></a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :         data |= BIF_CFG_DEV0_EPF0_DEVICE_CNTL2__LTR_EN_MASK;</span></a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2, data);</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 : }</span></a>
<a name="697"><span class="lineNum">     697 </span>            : </a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 : static void nbio_v7_4_program_aspm(struct amdgpu_device *adev)</span></a>
<a name="699"><span class="lineNum">     699 </span>            : {</a>
<a name="700"><span class="lineNum">     700 </span>            :         uint32_t def, data;</a>
<a name="701"><span class="lineNum">     701 </span>            : </a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[NBIO_HWIP][0] == IP_VERSION(7, 4, 4))</span></a>
<a name="703"><span class="lineNum">     703 </span>            :                 return;</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL);</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK;</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL, data);</span></a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL7);</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL7__LC_NBIF_ASPM_INPUT_EN_MASK;</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL7, data);</span></a>
<a name="716"><span class="lineNum">     716 </span>            : </a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnNBIF_MGCG_CTRL_LCLK);</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :         data |= NBIF_MGCG_CTRL_LCLK__NBIF_MGCG_REG_DIS_LCLK_MASK;</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnNBIF_MGCG_CTRL_LCLK, data);</span></a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL3);</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK_MASK;</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL3, data);</span></a>
<a name="726"><span class="lineNum">     726 </span>            : </a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP3);</span></a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :         data &amp;= ~RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER_MASK;</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :         data &amp;= ~RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER_MASK;</span></a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP3, data);</span></a>
<a name="732"><span class="lineNum">     732 </span>            : </a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP5);</span></a>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 :         data &amp;= ~RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER_MASK;</span></a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP5, data);</span></a>
<a name="737"><span class="lineNum">     737 </span>            : </a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2);</span></a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         data &amp;= ~BIF_CFG_DEV0_EPF0_DEVICE_CNTL2__LTR_EN_MASK;</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2, data);</span></a>
<a name="742"><span class="lineNum">     742 </span>            : </a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :         WREG32_PCIE(smnBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP, 0x10011001);</span></a>
<a name="744"><span class="lineNum">     744 </span>            : </a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPSWUSP0_PCIE_LC_CNTL2);</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :         data |= PSWUSP0_PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK |</span></a>
<a name="747"><span class="lineNum">     747 </span>            :                 PSWUSP0_PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23_MASK;</a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :         data &amp;= ~PSWUSP0_PCIE_LC_CNTL2__LC_RCV_L0_TO_RCV_L0S_DIS_MASK;</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPSWUSP0_PCIE_LC_CNTL2, data);</span></a>
<a name="751"><span class="lineNum">     751 </span>            : </a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL6);</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :         data |= PCIE_LC_CNTL6__LC_L1_POWERDOWN_MASK |</span></a>
<a name="754"><span class="lineNum">     754 </span>            :                 PCIE_LC_CNTL6__LC_RX_L0S_STANDBY_EN_MASK;</a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL6, data);</span></a>
<a name="757"><span class="lineNum">     757 </span>            : </a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :         nbio_v7_4_program_ltr(adev);</span></a>
<a name="759"><span class="lineNum">     759 </span>            : </a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP3);</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :         data |= 0x5DE0 &lt;&lt; RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER__SHIFT;</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :         data |= 0x0010 &lt;&lt; RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER__SHIFT;</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP3, data);</span></a>
<a name="765"><span class="lineNum">     765 </span>            : </a>
<a name="766"><span class="lineNum">     766 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnRCC_BIF_STRAP5);</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :         data |= 0x0010 &lt;&lt; RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER__SHIFT;</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnRCC_BIF_STRAP5, data);</span></a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL);</span></a>
<a name="772"><span class="lineNum">     772 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;</span></a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :         data |= 0x9 &lt;&lt; PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT;</span></a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         data |= 0x1 &lt;&lt; PCIE_LC_CNTL__LC_PMI_TO_L1_DIS__SHIFT;</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL, data);</span></a>
<a name="777"><span class="lineNum">     777 </span>            : </a>
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 :         def = data = RREG32_PCIE(smnPCIE_LC_CNTL3);</span></a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :         data &amp;= ~PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK_MASK;</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(smnPCIE_LC_CNTL3, data);</span></a>
<a name="782"><span class="lineNum">     782 </span>            : }</a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span>            : const struct amdgpu_nbio_funcs nbio_v7_4_funcs = {</a>
<a name="785"><span class="lineNum">     785 </span>            :         .get_hdp_flush_req_offset = nbio_v7_4_get_hdp_flush_req_offset,</a>
<a name="786"><span class="lineNum">     786 </span>            :         .get_hdp_flush_done_offset = nbio_v7_4_get_hdp_flush_done_offset,</a>
<a name="787"><span class="lineNum">     787 </span>            :         .get_pcie_index_offset = nbio_v7_4_get_pcie_index_offset,</a>
<a name="788"><span class="lineNum">     788 </span>            :         .get_pcie_data_offset = nbio_v7_4_get_pcie_data_offset,</a>
<a name="789"><span class="lineNum">     789 </span>            :         .get_rev_id = nbio_v7_4_get_rev_id,</a>
<a name="790"><span class="lineNum">     790 </span>            :         .mc_access_enable = nbio_v7_4_mc_access_enable,</a>
<a name="791"><span class="lineNum">     791 </span>            :         .get_memsize = nbio_v7_4_get_memsize,</a>
<a name="792"><span class="lineNum">     792 </span>            :         .sdma_doorbell_range = nbio_v7_4_sdma_doorbell_range,</a>
<a name="793"><span class="lineNum">     793 </span>            :         .vcn_doorbell_range = nbio_v7_4_vcn_doorbell_range,</a>
<a name="794"><span class="lineNum">     794 </span>            :         .enable_doorbell_aperture = nbio_v7_4_enable_doorbell_aperture,</a>
<a name="795"><span class="lineNum">     795 </span>            :         .enable_doorbell_selfring_aperture = nbio_v7_4_enable_doorbell_selfring_aperture,</a>
<a name="796"><span class="lineNum">     796 </span>            :         .ih_doorbell_range = nbio_v7_4_ih_doorbell_range,</a>
<a name="797"><span class="lineNum">     797 </span>            :         .enable_doorbell_interrupt = nbio_v7_4_enable_doorbell_interrupt,</a>
<a name="798"><span class="lineNum">     798 </span>            :         .update_medium_grain_clock_gating = nbio_v7_4_update_medium_grain_clock_gating,</a>
<a name="799"><span class="lineNum">     799 </span>            :         .update_medium_grain_light_sleep = nbio_v7_4_update_medium_grain_light_sleep,</a>
<a name="800"><span class="lineNum">     800 </span>            :         .get_clockgating_state = nbio_v7_4_get_clockgating_state,</a>
<a name="801"><span class="lineNum">     801 </span>            :         .ih_control = nbio_v7_4_ih_control,</a>
<a name="802"><span class="lineNum">     802 </span>            :         .init_registers = nbio_v7_4_init_registers,</a>
<a name="803"><span class="lineNum">     803 </span>            :         .remap_hdp_registers = nbio_v7_4_remap_hdp_registers,</a>
<a name="804"><span class="lineNum">     804 </span>            :         .program_aspm =  nbio_v7_4_program_aspm,</a>
<a name="805"><span class="lineNum">     805 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
