From 0d1fe18445409de719a14ec27fa474b009f6663a Mon Sep 17 00:00:00 2001
From: Kosta Zertsekel <konszert@marvell.com>
Date: Wed, 20 Mar 2013 20:05:11 +0200
Subject: [PATCH 0512/1825] ALP: Rename IRQ_AURORA_ to IRQ_

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit c98ce6f9b1dbf95f081388f7457eea0507dcb052

Signed-off-by: Kosta Zertsekel <konszert@marvell.com>
Change-Id: If15c6d11447e97196886557b8c54bd86cc8e0493
Reviewed-on: http://vgitil04.il.marvell.com:8080/1359
Reviewed-by: Eran Ben-Avi <benavi@marvell.com>
Tested-by: Eran Ben-Avi <benavi@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mach-avantalp/core.c              |   22 ++--
 arch/arm/mach-avantalp/include/mach/gpio.h |   10 +-
 arch/arm/mach-avantalp/include/mach/irqs.h |  231 +++++++++++++---------------
 3 files changed, 126 insertions(+), 137 deletions(-)

diff --git a/arch/arm/mach-avantalp/core.c b/arch/arm/mach-avantalp/core.c
index 3f35264..d93c8e4 100755
--- a/arch/arm/mach-avantalp/core.c
+++ b/arch/arm/mach-avantalp/core.c
@@ -359,8 +359,8 @@ static struct resource aurora_uart0_resources[] = {
 		.end		= (INTER_REGS_PHYS_BASE | MV_UART_REGS_OFFSET(0)) + SZ_256 - 1,
 		.flags		= IORESOURCE_MEM,
 	}, {
-		.start		= IRQ_AURORA_UART0,
-		.end		= IRQ_AURORA_UART0,
+		.start		= IRQ_UART0,
+		.end		= IRQ_UART0,
 		.flags		= IORESOURCE_IRQ,
 	},
 };
@@ -392,8 +392,8 @@ static struct resource aurora_uart1_resources[] = {
 		.end		= (INTER_REGS_PHYS_BASE | MV_UART_REGS_OFFSET(1)) + SZ_256 - 1,
 		.flags		= IORESOURCE_MEM,
 	}, {
-		.start		= IRQ_AURORA_UART1,
-		.end		= IRQ_AURORA_UART1,
+		.start		= IRQ_UART1,
+		.end		= IRQ_UART1,
 		.flags		= IORESOURCE_IRQ,
 	},
 };
@@ -491,8 +491,8 @@ static void mv_pp2_giga_pdev_register(struct platform_device *pdev)
 
 static struct resource mv_pp2_ge0_resources[] = {
 	{
-		.start          = IRQ_AURORA_GBE0_FIC,
-		.end            = IRQ_AURORA_GBE0_FIC,
+		.start          = IRQ_GBE0_FIC,
+		.end            = IRQ_GBE0_FIC,
 		.flags          = IORESOURCE_IRQ,
 	},
 };
@@ -514,8 +514,8 @@ static struct platform_device mv_pp2_ge0_plat = {
 
 static struct resource mv_pp2_ge2_resources[] = {
 	{
-		.start          = IRQ_AURORA_GBE2_FIC,
-		.end            = IRQ_AURORA_GBE2_FIC,
+		.start          = IRQ_GBE2_FIC,
+		.end            = IRQ_GBE2_FIC,
 		.flags          = IORESOURCE_IRQ,
 	},
 };
@@ -542,8 +542,8 @@ static struct mv_pp2_pdata mv_pp2_ge3_pdata = {
 
 static struct resource mv_pp2_ge3_resources[] = {
 	{
-		.start          = IRQ_AURORA_GBE3_FIC,
-		.end            = IRQ_AURORA_GBE3_FIC,
+		.start          = IRQ_GBE3_FIC,
+		.end            = IRQ_GBE3_FIC,
 		.flags          = IORESOURCE_IRQ,
 	},
 };
@@ -629,7 +629,7 @@ static struct resource alp_rtc_resource[] = {
 		.end	= INTER_REGS_PHYS_BASE + MV_RTC_REGS_OFFSET + 32 - 1,
 		.flags	= IORESOURCE_MEM,
 	}, {
-		.start	= IRQ_AURORA_RTC,
+		.start	= IRQ_RTC,
 		.flags	= IORESOURCE_IRQ,
 	}
 };
diff --git a/arch/arm/mach-avantalp/include/mach/gpio.h b/arch/arm/mach-avantalp/include/mach/gpio.h
index 8ab7429..9c23bc8 100644
--- a/arch/arm/mach-avantalp/include/mach/gpio.h
+++ b/arch/arm/mach-avantalp/include/mach/gpio.h
@@ -18,8 +18,8 @@
 
 #define GPIO_MAX	64
 
-#define GPIO_BASE_LO		(AURORA_GPIO_VIRT_BASE + 0x00)
-#define GPIO_BASE_HI		(AURORA_GPIO_VIRT_BASE + 0x20)
+#define GPIO_BASE_LO		(GPIO_VIRT_BASE + 0x00)
+#define GPIO_BASE_HI		(GPIO_VIRT_BASE + 0x20)
 
 #define GPIO_BASE(pin)		((pin < 32) ? GPIO_BASE_LO : GPIO_BASE_HI)
 
@@ -35,15 +35,15 @@
 static inline int gpio_to_irq(int pin)
 {
 	if (pin < NR_GPIO_IRQS)
-		return pin + IRQ_AURORA_GPIO_START;
+		return pin + IRQ_GPIO_START;
 
 	return -EINVAL;
 }
 
 static inline int irq_to_gpio(int irq)
 {
-	if (IRQ_AURORA_GPIO_START < irq && irq < NR_IRQS)
-		return irq - IRQ_AURORA_GPIO_START;
+	if (IRQ_GPIO_START < irq && irq < NR_IRQS)
+		return irq - IRQ_GPIO_START;
 
 	return -EINVAL;
 }
diff --git a/arch/arm/mach-avantalp/include/mach/irqs.h b/arch/arm/mach-avantalp/include/mach/irqs.h
index 51c9c1a..a387ab2 100644
--- a/arch/arm/mach-avantalp/include/mach/irqs.h
+++ b/arch/arm/mach-avantalp/include/mach/irqs.h
@@ -7,144 +7,133 @@
 #ifndef __ASM_ARCH_IRQS_H
 #define __ASM_ARCH_IRQS_H
 
+#define IRQ_LOCALTIMER			29
+#define IRQ_LOCALWDOG			30
+#define NR_IRQS				192
+
+#define IRQ_IN_DRBL_LOW			0
+#define IRQ_IN_DRBL_HIGH		1
+#define IRQ_OUT_DRBL			2
+#define IRQ_MP				3
+#define IRQ_SOC_ERROR			4
+#define IRQ_TIMER0			5
+#define IRQ_TIMER1			6
+#define IRQ_WD				7
+
+#define IRQ_GBE0_FIC			8
+#define IRQ_GBE0_SIC			9
+#define IRQ_GBE1_FIC			10
+#define IRQ_GBE1_SIC			11
+#define IRQ_GBE2_FIC			12
+#define IRQ_GBE2_SIC			13
+#define IRQ_GBE3_FIC			14
+#define IRQ_GBE3_SIC			15
+
+#define IRQ_LCD				29
+#define IRQ_SPI				33
+#define IRQ_I2C0			34
+#define IRQ_I2C1			35
+
+#define IRQ_GLOB_TIMER0			40
+#define IRQ_GLOB_TIMER1			41
+#define IRQ_GLOB_TIMER2			42
+#define IRQ_GLOB_TIMER3			43
+
+#define IRQ_UART0			44
+#define IRQ_UART1			45
+
+#define IRQ_USB0			48
+#define IRQ_USB1			49
+
+#define IRQ_RTC				53
+
+#define IRQ_XOR00			54
+#define IRQ_XOR01			55
+
+#define IRQ_BM				56
+#define IRQ_SDIO			57
+#define IRQ_SATA0			58
+#define IRQ_TDM				59
+#define IRQ_SATA1			60
+
+#define IRQ_PCIE0			61
+#define IRQ_PCIE1			65
+#define IRQ_PCI0			61
+
+#define IRQ_GBE0			69
+#define IRQ_GBE0_RX			70
+#define IRQ_GBE0_TX			71
+#define IRQ_GBE0_MISC			72
+#define IRQ_GBE1			73
+#define IRQ_GBE1_RX			74
+#define IRQ_GBE1_TX			75
+#define IRQ_GBE1_MISC			76
+#define IRQ_GBE2			77
+#define IRQ_GBE2_RX			78
+#define IRQ_GBE2_TX			79
+#define IRQ_GBE2_MISC			80
+
+#define IRQ_GPIO_0_7			85
+#define IRQ_GPIO_8_15			86
+#define IRQ_GPIO_16_23			87
+#define IRQ_GPIO_24_31			88
+#define IRQ_GPIO_32_39			90
+#define IRQ_GPIO_40_47			91
+#define IRQ_GPIO_48_55			92
+#define IRQ_GPIO_56_63			93
+#define IRQ_GPIO_64_66			94
+
+#define IRQ_XOR10			97
+#define IRQ_XOR11			98
+
+#define IRQ_SHARE_INB_DB0		99
+#define IRQ_SHARE_INB_DB1		100
+#define IRQ_SHARE_INB_DB2		101
+
+#define IRQ_PCIE2			102
+#define IRQ_PCIE3			103
+
+#define IRQ_PMU				110
+
+#define IRQ_DRAM			111
+
+#define IRQ_NET_WKUP0			112
+
+#define IRQ_NFC				116
+
+#define IRQ_OVRCL			115
+
+#define IRQ_MAIN_INTS_NUM		116
+
+#define MAX_PER_CPU_IRQ_NUMBER		15
 
-
-#define IRQ_LOCALTIMER		29
-#define IRQ_LOCALWDOG		30
-#define NR_IRQS			192
-
-#if 1
-#define IRQ_AURORA_IN_DRBL_LOW	0
-#define IRQ_AURORA_IN_DRBL_HIGH	1
-#define IRQ_AURORA_OUT_DRBL 	2
-#define IRQ_AURORA_MP		3
-#define IRQ_AURORA_SOC_ERROR	4
-#define IRQ_AURORA_TIMER0	5
-/* kostaz #define IRQ_LOCALTIMER 		IRQ_AURORA_TIMER0 */
-#define IRQ_AURORA_TIMER1	6
-#define IRQ_AURORA_WD		7
-#define IRQ_AURORA_GBE0_FIC	8
-#define IRQ_AURORA_GBE0_SIC	9
-#define IRQ_AURORA_GBE1_FIC	10
-#define IRQ_AURORA_GBE1_SIC	11
-#define IRQ_AURORA_GBE2_FIC     12
-#define IRQ_AURORA_GBE2_SIC	13
-#define IRQ_AURORA_GBE3_FIC	14
-#define IRQ_AURORA_GBE3_SIC	15
-
-#define IRQ_AURORA_LCD		29
-#endif
-#define IRQ_AURORA_SPI		33
-#define IRQ_AURORA_I2C0		34
-#define IRQ_AURORA_I2C1		35
-#if 0
-#define IRQ_AURORA_DMA0		33
-#define IRQ_AURORA_DMA1		34
-#define IRQ_AURORA_DMA2		35
-#define IRQ_AURORA_DMA3		36
-#endif
-#define IRQ_AURORA_GLOB_TIMER0	40
-#define IRQ_AURORA_GLOB_TIMER1	41
-#define IRQ_AURORA_GLOB_TIMER2	42
-#define IRQ_AURORA_GLOB_TIMER3	43
-
-#define IRQ_AURORA_UART0	44
-#define IRQ_AURORA_UART1	45
-
-#define IRQ_AURORA_USB0		48
-#define IRQ_AURORA_USB1		49
-
-#define IRQ_AURORA_RTC		53
-
-#define IRQ_AURORA_XOR00	54
-#define IRQ_AURORA_XOR01	55
-
-#define IRQ_AURORA_BM		56
-#define IRQ_AURORA_SDIO		57
-#define IRQ_AURORA_SATA0	58
-#define IRQ_AURORA_TDM		59
-#define IRQ_AURORA_SATA1	60
-	
-#define IRQ_AURORA_PCIE0	61
-#define IRQ_AURORA_PCIE1	65	
-#define IRQ_AURORA_PCI0		61	/* FPGA only */
-
-#define IRQ_AURORA_GBE0		69
-#define IRQ_AURORA_GBE0_RX	70
-#define IRQ_AURORA_GBE0_TX	71
-#define IRQ_AURORA_GBE0_MISC	72
-#define IRQ_AURORA_GBE1		73
-#define IRQ_AURORA_GBE1_RX	74
-#define IRQ_AURORA_GBE1_TX	75
-#define IRQ_AURORA_GBE1_MISC	76
-#define IRQ_AURORA_GBE2		77
-#define IRQ_AURORA_GBE2_RX	78
-#define IRQ_AURORA_GBE2_TX	79
-#define IRQ_AURORA_GBE2_MISC	80
-
-#define IRQ_AURORA_GPIO_0_7		85
-#define IRQ_AURORA_GPIO_8_15	86
-#define IRQ_AURORA_GPIO_16_23	87
-#define IRQ_AURORA_GPIO_24_31	88
-#define IRQ_AURORA_GPIO_32_39	90
-#define IRQ_AURORA_GPIO_40_47	91
-#define IRQ_AURORA_GPIO_48_55	92
-#define IRQ_AURORA_GPIO_56_63	93
-#define IRQ_AURORA_GPIO_64_66	94
-
-#define IRQ_AURORA_XOR10	97
-#define IRQ_AURORA_XOR11	98
-
-#define IRQ_AURORA_SHARE_INB_DB0	99
-#define IRQ_AURORA_SHARE_INB_DB1	100
-#define IRQ_AURORA_SHARE_INB_DB2	101
-
-#define IRQ_AURORA_PCIE2	102
-#define IRQ_AURORA_PCIE3	103
-
-#define IRQ_AURORA_PMU		110
-
-#define IRQ_AURORA_DRAM		111
-
-#define IRQ_AURORA_NET_WKUP0	112
-
-#define IRQ_AURORA_NFC		116
-
-#define IRQ_AURORA_OVRCL	115
-
-#define IRQ_MAIN_INTS_NUM	116
-
-#define MAX_PER_CPU_IRQ_NUMBER 	15
 /*
- * AURORA General Purpose Pins
+ * General Purpose Pins
  */
-#define IRQ_AURORA_GPIO_START		128
+#define IRQ_GPIO_START			128
 #define NR_GPIO_IRQS			63
-#define IRQ_AURORA_SHARED_START 32
+#define IRQ_SHARED_START		32
 
 /*
- * AURORA MSI interrupts
+ * MSI interrupts
  */
 #define NR_PRIVATE_MSI_GROUP		16
 #define NR_PRIVATE_MSI_IRQS		NR_PRIVATE_MSI_GROUP
 #define NR_MSI_IRQS			NR_PRIVATE_MSI_IRQS
-#define IRQ_AURORA_MSI_START		(IRQ_AURORA_GPIO_START + NR_GPIO_IRQS)
-//#define NR_IRQS				(IRQ_AURORA_GPIO_START + NR_GPIO_IRQS + NR_MSI_IRQS)
+#define IRQ_MSI_START			(IRQ_GPIO_START + NR_GPIO_IRQS)
 #define GPP_IRQ_TYPE_LEVEL		0
 #define GPP_IRQ_TYPE_CHANGE_LEVEL	1
 
 /*
- * Aurora Error interrupts
+ * Error interrupts
  */
-
-#define INT_ERR_CESA0         		0
-#define INT_ERR_DEVBUS         		1
+#define INT_ERR_CESA0			0
+#define INT_ERR_DEVBUS			1
 
 /*
  * IRQ HAL remapping
  */
-#define NET_TH_RXTX_IRQ_NUM(x)		(IRQ_AURORA_GBE0_FIC + ((x) * 2))
-#define SATA_IRQ_NUM			(IRQ_AURORA_SATA0)
-#define CESA_IRQ(chan)			IRQ_AURORA_CRYPTO(chan)
+#define NET_TH_RXTX_IRQ_NUM(x)		(IRQ_GBE0_FIC + ((x) * 2))
+#define SATA_IRQ_NUM			(IRQ_SATA0)
+#define CESA_IRQ(chan)			IRQ_CRYPTO(chan)
 #endif
-
-- 
1.7.5.4

