-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity logistic_regression is
port (
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    weights_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_EN_A : OUT STD_LOGIC;
    weights_Din_A : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights_Dout_A : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_WEN_A : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_Clk_A : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    weights_Rst_A : OUT STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    weights_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    weights_EN_B : OUT STD_LOGIC;
    weights_Din_B : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights_Dout_B : IN STD_LOGIC_VECTOR (15 downto 0);
    weights_WEN_B : OUT STD_LOGIC_VECTOR (1 downto 0);
    weights_Clk_B : OUT STD_LOGIC;
    weights_Rst_B : OUT STD_LOGIC;
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of logistic_regression is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "logistic_regression_logistic_regression,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.972000,HLS_SYN_LAT=92,HLS_SYN_TPT=58,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4897,HLS_SYN_LUT=5737,HLS_VERSION=2022_1}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal Loop_read_input_features_proc2_U0_ap_start : STD_LOGIC;
    signal Loop_read_input_features_proc2_U0_ap_done : STD_LOGIC;
    signal Loop_read_input_features_proc2_U0_ap_continue : STD_LOGIC;
    signal Loop_read_input_features_proc2_U0_ap_idle : STD_LOGIC;
    signal Loop_read_input_features_proc2_U0_ap_ready : STD_LOGIC;
    signal Loop_read_input_features_proc2_U0_in_stream_TREADY : STD_LOGIC;
    signal Loop_read_input_features_proc2_U0_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_9 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_10 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_11 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_12 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_13 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_14 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_15 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_16 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_17 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_18 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_19 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_20 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_21 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_22 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_23 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_24 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_25 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_26 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_27 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_28 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_29 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_30 : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_read_input_features_proc2_U0_ap_return_31 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_channel_done_features_V_loc_channel : STD_LOGIC;
    signal features_V_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_1_loc_channel : STD_LOGIC;
    signal features_V_1_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_1_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_1_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_2_loc_channel : STD_LOGIC;
    signal features_V_2_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_2_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_2_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_3_loc_channel : STD_LOGIC;
    signal features_V_3_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_3_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_3_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_4_loc_channel : STD_LOGIC;
    signal features_V_4_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_4_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_4_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_5_loc_channel : STD_LOGIC;
    signal features_V_5_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_5_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_5_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_6_loc_channel : STD_LOGIC;
    signal features_V_6_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_6_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_6_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_7_loc_channel : STD_LOGIC;
    signal features_V_7_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_7_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_7_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_8_loc_channel : STD_LOGIC;
    signal features_V_8_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_8_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_8_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_9_loc_channel : STD_LOGIC;
    signal features_V_9_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_9_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_9_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_10_loc_channel : STD_LOGIC;
    signal features_V_10_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_10_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_10_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_11_loc_channel : STD_LOGIC;
    signal features_V_11_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_11_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_11_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_12_loc_channel : STD_LOGIC;
    signal features_V_12_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_12_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_12_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_13_loc_channel : STD_LOGIC;
    signal features_V_13_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_13_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_13_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_14_loc_channel : STD_LOGIC;
    signal features_V_14_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_14_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_14_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_15_loc_channel : STD_LOGIC;
    signal features_V_15_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_15_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_15_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_16_loc_channel : STD_LOGIC;
    signal features_V_16_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_16_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_16_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_17_loc_channel : STD_LOGIC;
    signal features_V_17_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_17_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_17_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_18_loc_channel : STD_LOGIC;
    signal features_V_18_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_18_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_18_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_19_loc_channel : STD_LOGIC;
    signal features_V_19_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_19_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_19_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_20_loc_channel : STD_LOGIC;
    signal features_V_20_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_20_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_20_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_21_loc_channel : STD_LOGIC;
    signal features_V_21_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_21_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_21_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_22_loc_channel : STD_LOGIC;
    signal features_V_22_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_22_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_22_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_23_loc_channel : STD_LOGIC;
    signal features_V_23_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_23_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_23_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_24_loc_channel : STD_LOGIC;
    signal features_V_24_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_24_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_24_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_25_loc_channel : STD_LOGIC;
    signal features_V_25_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_25_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_25_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_26_loc_channel : STD_LOGIC;
    signal features_V_26_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_26_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_26_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_27_loc_channel : STD_LOGIC;
    signal features_V_27_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_27_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_27_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_28_loc_channel : STD_LOGIC;
    signal features_V_28_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_28_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_28_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_29_loc_channel : STD_LOGIC;
    signal features_V_29_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_29_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_29_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_30_loc_channel : STD_LOGIC;
    signal features_V_30_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_30_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_30_loc_channel : STD_LOGIC;
    signal ap_channel_done_features_V_31_loc_channel : STD_LOGIC;
    signal features_V_31_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_features_V_31_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_features_V_31_loc_channel : STD_LOGIC;
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_ap_start : STD_LOGIC;
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_ap_done : STD_LOGIC;
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_ap_continue : STD_LOGIC;
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_ap_idle : STD_LOGIC;
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready : STD_LOGIC;
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Addr_A : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_weights_EN_A : STD_LOGIC;
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_weights_WEN_A : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Din_A : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Addr_B : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_weights_EN_B : STD_LOGIC;
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_weights_WEN_B : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Din_B : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TVALID : STD_LOGIC;
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal features_V_31_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_31_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_31_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_31_loc_channel_empty_n : STD_LOGIC;
    signal features_V_30_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_30_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_30_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_30_loc_channel_empty_n : STD_LOGIC;
    signal features_V_29_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_29_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_29_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_29_loc_channel_empty_n : STD_LOGIC;
    signal features_V_28_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_28_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_28_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_28_loc_channel_empty_n : STD_LOGIC;
    signal features_V_27_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_27_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_27_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_27_loc_channel_empty_n : STD_LOGIC;
    signal features_V_26_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_26_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_26_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_26_loc_channel_empty_n : STD_LOGIC;
    signal features_V_25_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_25_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_25_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_25_loc_channel_empty_n : STD_LOGIC;
    signal features_V_24_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_24_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_24_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_24_loc_channel_empty_n : STD_LOGIC;
    signal features_V_23_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_23_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_23_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_23_loc_channel_empty_n : STD_LOGIC;
    signal features_V_22_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_22_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_22_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_22_loc_channel_empty_n : STD_LOGIC;
    signal features_V_21_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_21_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_21_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_21_loc_channel_empty_n : STD_LOGIC;
    signal features_V_20_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_20_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_20_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_20_loc_channel_empty_n : STD_LOGIC;
    signal features_V_19_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_19_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_19_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_19_loc_channel_empty_n : STD_LOGIC;
    signal features_V_18_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_18_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_18_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_18_loc_channel_empty_n : STD_LOGIC;
    signal features_V_17_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_17_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_17_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_17_loc_channel_empty_n : STD_LOGIC;
    signal features_V_16_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_16_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_16_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_16_loc_channel_empty_n : STD_LOGIC;
    signal features_V_15_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_15_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_15_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_15_loc_channel_empty_n : STD_LOGIC;
    signal features_V_14_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_14_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_14_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_14_loc_channel_empty_n : STD_LOGIC;
    signal features_V_13_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_13_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_13_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_13_loc_channel_empty_n : STD_LOGIC;
    signal features_V_12_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_12_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_12_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_12_loc_channel_empty_n : STD_LOGIC;
    signal features_V_11_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_11_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_11_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_11_loc_channel_empty_n : STD_LOGIC;
    signal features_V_10_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_10_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_10_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_10_loc_channel_empty_n : STD_LOGIC;
    signal features_V_9_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_9_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_9_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_9_loc_channel_empty_n : STD_LOGIC;
    signal features_V_8_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_8_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_8_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_8_loc_channel_empty_n : STD_LOGIC;
    signal features_V_7_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_7_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_7_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_7_loc_channel_empty_n : STD_LOGIC;
    signal features_V_6_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_6_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_6_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_6_loc_channel_empty_n : STD_LOGIC;
    signal features_V_5_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_5_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_5_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_5_loc_channel_empty_n : STD_LOGIC;
    signal features_V_4_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_4_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_4_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_4_loc_channel_empty_n : STD_LOGIC;
    signal features_V_3_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_3_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_3_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_3_loc_channel_empty_n : STD_LOGIC;
    signal features_V_2_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_2_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_2_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_2_loc_channel_empty_n : STD_LOGIC;
    signal features_V_1_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_1_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_1_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_1_loc_channel_empty_n : STD_LOGIC;
    signal features_V_loc_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal features_V_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal features_V_loc_channel_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Loop_read_input_features_proc2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Loop_read_input_features_proc2_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component logistic_regression_Loop_read_input_features_proc2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component logistic_regression_Block_logistic_regression_for_cond_i_exit_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights_EN_A : OUT STD_LOGIC;
        weights_WEN_A : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_Din_A : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_Dout_A : IN STD_LOGIC_VECTOR (15 downto 0);
        weights_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
        weights_EN_B : OUT STD_LOGIC;
        weights_WEN_B : OUT STD_LOGIC_VECTOR (1 downto 0);
        weights_Din_B : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_Dout_B : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component logistic_regression_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Loop_read_input_features_proc2_U0 : component logistic_regression_Loop_read_input_features_proc2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_read_input_features_proc2_U0_ap_start,
        ap_done => Loop_read_input_features_proc2_U0_ap_done,
        ap_continue => Loop_read_input_features_proc2_U0_ap_continue,
        ap_idle => Loop_read_input_features_proc2_U0_ap_idle,
        ap_ready => Loop_read_input_features_proc2_U0_ap_ready,
        in_stream_TVALID => in_stream_TVALID,
        in_stream_TDATA => in_stream_TDATA,
        in_stream_TREADY => Loop_read_input_features_proc2_U0_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP,
        in_stream_TSTRB => in_stream_TSTRB,
        in_stream_TLAST => in_stream_TLAST,
        ap_return_0 => Loop_read_input_features_proc2_U0_ap_return_0,
        ap_return_1 => Loop_read_input_features_proc2_U0_ap_return_1,
        ap_return_2 => Loop_read_input_features_proc2_U0_ap_return_2,
        ap_return_3 => Loop_read_input_features_proc2_U0_ap_return_3,
        ap_return_4 => Loop_read_input_features_proc2_U0_ap_return_4,
        ap_return_5 => Loop_read_input_features_proc2_U0_ap_return_5,
        ap_return_6 => Loop_read_input_features_proc2_U0_ap_return_6,
        ap_return_7 => Loop_read_input_features_proc2_U0_ap_return_7,
        ap_return_8 => Loop_read_input_features_proc2_U0_ap_return_8,
        ap_return_9 => Loop_read_input_features_proc2_U0_ap_return_9,
        ap_return_10 => Loop_read_input_features_proc2_U0_ap_return_10,
        ap_return_11 => Loop_read_input_features_proc2_U0_ap_return_11,
        ap_return_12 => Loop_read_input_features_proc2_U0_ap_return_12,
        ap_return_13 => Loop_read_input_features_proc2_U0_ap_return_13,
        ap_return_14 => Loop_read_input_features_proc2_U0_ap_return_14,
        ap_return_15 => Loop_read_input_features_proc2_U0_ap_return_15,
        ap_return_16 => Loop_read_input_features_proc2_U0_ap_return_16,
        ap_return_17 => Loop_read_input_features_proc2_U0_ap_return_17,
        ap_return_18 => Loop_read_input_features_proc2_U0_ap_return_18,
        ap_return_19 => Loop_read_input_features_proc2_U0_ap_return_19,
        ap_return_20 => Loop_read_input_features_proc2_U0_ap_return_20,
        ap_return_21 => Loop_read_input_features_proc2_U0_ap_return_21,
        ap_return_22 => Loop_read_input_features_proc2_U0_ap_return_22,
        ap_return_23 => Loop_read_input_features_proc2_U0_ap_return_23,
        ap_return_24 => Loop_read_input_features_proc2_U0_ap_return_24,
        ap_return_25 => Loop_read_input_features_proc2_U0_ap_return_25,
        ap_return_26 => Loop_read_input_features_proc2_U0_ap_return_26,
        ap_return_27 => Loop_read_input_features_proc2_U0_ap_return_27,
        ap_return_28 => Loop_read_input_features_proc2_U0_ap_return_28,
        ap_return_29 => Loop_read_input_features_proc2_U0_ap_return_29,
        ap_return_30 => Loop_read_input_features_proc2_U0_ap_return_30,
        ap_return_31 => Loop_read_input_features_proc2_U0_ap_return_31);

    Block_logistic_regression_for_cond_i_exit_proc_U0 : component logistic_regression_Block_logistic_regression_for_cond_i_exit_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_start,
        ap_done => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_done,
        ap_continue => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_continue,
        ap_idle => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_idle,
        ap_ready => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready,
        weights_Addr_A => Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Addr_A,
        weights_EN_A => Block_logistic_regression_for_cond_i_exit_proc_U0_weights_EN_A,
        weights_WEN_A => Block_logistic_regression_for_cond_i_exit_proc_U0_weights_WEN_A,
        weights_Din_A => Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Din_A,
        weights_Dout_A => weights_Dout_A,
        weights_Addr_B => Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Addr_B,
        weights_EN_B => Block_logistic_regression_for_cond_i_exit_proc_U0_weights_EN_B,
        weights_WEN_B => Block_logistic_regression_for_cond_i_exit_proc_U0_weights_WEN_B,
        weights_Din_B => Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Din_B,
        weights_Dout_B => weights_Dout_B,
        p_read => features_V_loc_channel_dout,
        p_read1 => features_V_1_loc_channel_dout,
        p_read2 => features_V_2_loc_channel_dout,
        p_read3 => features_V_3_loc_channel_dout,
        p_read4 => features_V_4_loc_channel_dout,
        p_read5 => features_V_5_loc_channel_dout,
        p_read6 => features_V_6_loc_channel_dout,
        p_read7 => features_V_7_loc_channel_dout,
        p_read8 => features_V_8_loc_channel_dout,
        p_read9 => features_V_9_loc_channel_dout,
        p_read10 => features_V_10_loc_channel_dout,
        p_read11 => features_V_11_loc_channel_dout,
        p_read12 => features_V_12_loc_channel_dout,
        p_read13 => features_V_13_loc_channel_dout,
        p_read14 => features_V_14_loc_channel_dout,
        p_read15 => features_V_15_loc_channel_dout,
        p_read16 => features_V_16_loc_channel_dout,
        p_read17 => features_V_17_loc_channel_dout,
        p_read18 => features_V_18_loc_channel_dout,
        p_read19 => features_V_19_loc_channel_dout,
        p_read20 => features_V_20_loc_channel_dout,
        p_read21 => features_V_21_loc_channel_dout,
        p_read22 => features_V_22_loc_channel_dout,
        p_read23 => features_V_23_loc_channel_dout,
        p_read24 => features_V_24_loc_channel_dout,
        p_read25 => features_V_25_loc_channel_dout,
        p_read26 => features_V_26_loc_channel_dout,
        p_read27 => features_V_27_loc_channel_dout,
        p_read28 => features_V_28_loc_channel_dout,
        p_read29 => features_V_29_loc_channel_dout,
        p_read30 => features_V_30_loc_channel_dout,
        p_read31 => features_V_31_loc_channel_dout,
        out_stream_TDATA => Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TDATA,
        out_stream_TVALID => Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TVALID,
        out_stream_TREADY => out_stream_TREADY,
        out_stream_TKEEP => Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TKEEP,
        out_stream_TSTRB => Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TSTRB,
        out_stream_TLAST => Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TLAST);

    features_V_31_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_0,
        if_full_n => features_V_31_loc_channel_full_n,
        if_write => ap_channel_done_features_V_31_loc_channel,
        if_dout => features_V_31_loc_channel_dout,
        if_num_data_valid => features_V_31_loc_channel_num_data_valid,
        if_fifo_cap => features_V_31_loc_channel_fifo_cap,
        if_empty_n => features_V_31_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_30_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_1,
        if_full_n => features_V_30_loc_channel_full_n,
        if_write => ap_channel_done_features_V_30_loc_channel,
        if_dout => features_V_30_loc_channel_dout,
        if_num_data_valid => features_V_30_loc_channel_num_data_valid,
        if_fifo_cap => features_V_30_loc_channel_fifo_cap,
        if_empty_n => features_V_30_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_29_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_2,
        if_full_n => features_V_29_loc_channel_full_n,
        if_write => ap_channel_done_features_V_29_loc_channel,
        if_dout => features_V_29_loc_channel_dout,
        if_num_data_valid => features_V_29_loc_channel_num_data_valid,
        if_fifo_cap => features_V_29_loc_channel_fifo_cap,
        if_empty_n => features_V_29_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_28_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_3,
        if_full_n => features_V_28_loc_channel_full_n,
        if_write => ap_channel_done_features_V_28_loc_channel,
        if_dout => features_V_28_loc_channel_dout,
        if_num_data_valid => features_V_28_loc_channel_num_data_valid,
        if_fifo_cap => features_V_28_loc_channel_fifo_cap,
        if_empty_n => features_V_28_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_27_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_4,
        if_full_n => features_V_27_loc_channel_full_n,
        if_write => ap_channel_done_features_V_27_loc_channel,
        if_dout => features_V_27_loc_channel_dout,
        if_num_data_valid => features_V_27_loc_channel_num_data_valid,
        if_fifo_cap => features_V_27_loc_channel_fifo_cap,
        if_empty_n => features_V_27_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_26_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_5,
        if_full_n => features_V_26_loc_channel_full_n,
        if_write => ap_channel_done_features_V_26_loc_channel,
        if_dout => features_V_26_loc_channel_dout,
        if_num_data_valid => features_V_26_loc_channel_num_data_valid,
        if_fifo_cap => features_V_26_loc_channel_fifo_cap,
        if_empty_n => features_V_26_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_25_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_6,
        if_full_n => features_V_25_loc_channel_full_n,
        if_write => ap_channel_done_features_V_25_loc_channel,
        if_dout => features_V_25_loc_channel_dout,
        if_num_data_valid => features_V_25_loc_channel_num_data_valid,
        if_fifo_cap => features_V_25_loc_channel_fifo_cap,
        if_empty_n => features_V_25_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_24_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_7,
        if_full_n => features_V_24_loc_channel_full_n,
        if_write => ap_channel_done_features_V_24_loc_channel,
        if_dout => features_V_24_loc_channel_dout,
        if_num_data_valid => features_V_24_loc_channel_num_data_valid,
        if_fifo_cap => features_V_24_loc_channel_fifo_cap,
        if_empty_n => features_V_24_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_23_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_8,
        if_full_n => features_V_23_loc_channel_full_n,
        if_write => ap_channel_done_features_V_23_loc_channel,
        if_dout => features_V_23_loc_channel_dout,
        if_num_data_valid => features_V_23_loc_channel_num_data_valid,
        if_fifo_cap => features_V_23_loc_channel_fifo_cap,
        if_empty_n => features_V_23_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_22_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_9,
        if_full_n => features_V_22_loc_channel_full_n,
        if_write => ap_channel_done_features_V_22_loc_channel,
        if_dout => features_V_22_loc_channel_dout,
        if_num_data_valid => features_V_22_loc_channel_num_data_valid,
        if_fifo_cap => features_V_22_loc_channel_fifo_cap,
        if_empty_n => features_V_22_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_21_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_10,
        if_full_n => features_V_21_loc_channel_full_n,
        if_write => ap_channel_done_features_V_21_loc_channel,
        if_dout => features_V_21_loc_channel_dout,
        if_num_data_valid => features_V_21_loc_channel_num_data_valid,
        if_fifo_cap => features_V_21_loc_channel_fifo_cap,
        if_empty_n => features_V_21_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_20_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_11,
        if_full_n => features_V_20_loc_channel_full_n,
        if_write => ap_channel_done_features_V_20_loc_channel,
        if_dout => features_V_20_loc_channel_dout,
        if_num_data_valid => features_V_20_loc_channel_num_data_valid,
        if_fifo_cap => features_V_20_loc_channel_fifo_cap,
        if_empty_n => features_V_20_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_19_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_12,
        if_full_n => features_V_19_loc_channel_full_n,
        if_write => ap_channel_done_features_V_19_loc_channel,
        if_dout => features_V_19_loc_channel_dout,
        if_num_data_valid => features_V_19_loc_channel_num_data_valid,
        if_fifo_cap => features_V_19_loc_channel_fifo_cap,
        if_empty_n => features_V_19_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_18_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_13,
        if_full_n => features_V_18_loc_channel_full_n,
        if_write => ap_channel_done_features_V_18_loc_channel,
        if_dout => features_V_18_loc_channel_dout,
        if_num_data_valid => features_V_18_loc_channel_num_data_valid,
        if_fifo_cap => features_V_18_loc_channel_fifo_cap,
        if_empty_n => features_V_18_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_17_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_14,
        if_full_n => features_V_17_loc_channel_full_n,
        if_write => ap_channel_done_features_V_17_loc_channel,
        if_dout => features_V_17_loc_channel_dout,
        if_num_data_valid => features_V_17_loc_channel_num_data_valid,
        if_fifo_cap => features_V_17_loc_channel_fifo_cap,
        if_empty_n => features_V_17_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_16_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_15,
        if_full_n => features_V_16_loc_channel_full_n,
        if_write => ap_channel_done_features_V_16_loc_channel,
        if_dout => features_V_16_loc_channel_dout,
        if_num_data_valid => features_V_16_loc_channel_num_data_valid,
        if_fifo_cap => features_V_16_loc_channel_fifo_cap,
        if_empty_n => features_V_16_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_15_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_16,
        if_full_n => features_V_15_loc_channel_full_n,
        if_write => ap_channel_done_features_V_15_loc_channel,
        if_dout => features_V_15_loc_channel_dout,
        if_num_data_valid => features_V_15_loc_channel_num_data_valid,
        if_fifo_cap => features_V_15_loc_channel_fifo_cap,
        if_empty_n => features_V_15_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_14_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_17,
        if_full_n => features_V_14_loc_channel_full_n,
        if_write => ap_channel_done_features_V_14_loc_channel,
        if_dout => features_V_14_loc_channel_dout,
        if_num_data_valid => features_V_14_loc_channel_num_data_valid,
        if_fifo_cap => features_V_14_loc_channel_fifo_cap,
        if_empty_n => features_V_14_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_13_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_18,
        if_full_n => features_V_13_loc_channel_full_n,
        if_write => ap_channel_done_features_V_13_loc_channel,
        if_dout => features_V_13_loc_channel_dout,
        if_num_data_valid => features_V_13_loc_channel_num_data_valid,
        if_fifo_cap => features_V_13_loc_channel_fifo_cap,
        if_empty_n => features_V_13_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_12_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_19,
        if_full_n => features_V_12_loc_channel_full_n,
        if_write => ap_channel_done_features_V_12_loc_channel,
        if_dout => features_V_12_loc_channel_dout,
        if_num_data_valid => features_V_12_loc_channel_num_data_valid,
        if_fifo_cap => features_V_12_loc_channel_fifo_cap,
        if_empty_n => features_V_12_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_11_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_20,
        if_full_n => features_V_11_loc_channel_full_n,
        if_write => ap_channel_done_features_V_11_loc_channel,
        if_dout => features_V_11_loc_channel_dout,
        if_num_data_valid => features_V_11_loc_channel_num_data_valid,
        if_fifo_cap => features_V_11_loc_channel_fifo_cap,
        if_empty_n => features_V_11_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_10_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_21,
        if_full_n => features_V_10_loc_channel_full_n,
        if_write => ap_channel_done_features_V_10_loc_channel,
        if_dout => features_V_10_loc_channel_dout,
        if_num_data_valid => features_V_10_loc_channel_num_data_valid,
        if_fifo_cap => features_V_10_loc_channel_fifo_cap,
        if_empty_n => features_V_10_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_9_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_22,
        if_full_n => features_V_9_loc_channel_full_n,
        if_write => ap_channel_done_features_V_9_loc_channel,
        if_dout => features_V_9_loc_channel_dout,
        if_num_data_valid => features_V_9_loc_channel_num_data_valid,
        if_fifo_cap => features_V_9_loc_channel_fifo_cap,
        if_empty_n => features_V_9_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_8_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_23,
        if_full_n => features_V_8_loc_channel_full_n,
        if_write => ap_channel_done_features_V_8_loc_channel,
        if_dout => features_V_8_loc_channel_dout,
        if_num_data_valid => features_V_8_loc_channel_num_data_valid,
        if_fifo_cap => features_V_8_loc_channel_fifo_cap,
        if_empty_n => features_V_8_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_7_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_24,
        if_full_n => features_V_7_loc_channel_full_n,
        if_write => ap_channel_done_features_V_7_loc_channel,
        if_dout => features_V_7_loc_channel_dout,
        if_num_data_valid => features_V_7_loc_channel_num_data_valid,
        if_fifo_cap => features_V_7_loc_channel_fifo_cap,
        if_empty_n => features_V_7_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_6_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_25,
        if_full_n => features_V_6_loc_channel_full_n,
        if_write => ap_channel_done_features_V_6_loc_channel,
        if_dout => features_V_6_loc_channel_dout,
        if_num_data_valid => features_V_6_loc_channel_num_data_valid,
        if_fifo_cap => features_V_6_loc_channel_fifo_cap,
        if_empty_n => features_V_6_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_5_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_26,
        if_full_n => features_V_5_loc_channel_full_n,
        if_write => ap_channel_done_features_V_5_loc_channel,
        if_dout => features_V_5_loc_channel_dout,
        if_num_data_valid => features_V_5_loc_channel_num_data_valid,
        if_fifo_cap => features_V_5_loc_channel_fifo_cap,
        if_empty_n => features_V_5_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_4_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_27,
        if_full_n => features_V_4_loc_channel_full_n,
        if_write => ap_channel_done_features_V_4_loc_channel,
        if_dout => features_V_4_loc_channel_dout,
        if_num_data_valid => features_V_4_loc_channel_num_data_valid,
        if_fifo_cap => features_V_4_loc_channel_fifo_cap,
        if_empty_n => features_V_4_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_3_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_28,
        if_full_n => features_V_3_loc_channel_full_n,
        if_write => ap_channel_done_features_V_3_loc_channel,
        if_dout => features_V_3_loc_channel_dout,
        if_num_data_valid => features_V_3_loc_channel_num_data_valid,
        if_fifo_cap => features_V_3_loc_channel_fifo_cap,
        if_empty_n => features_V_3_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_2_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_29,
        if_full_n => features_V_2_loc_channel_full_n,
        if_write => ap_channel_done_features_V_2_loc_channel,
        if_dout => features_V_2_loc_channel_dout,
        if_num_data_valid => features_V_2_loc_channel_num_data_valid,
        if_fifo_cap => features_V_2_loc_channel_fifo_cap,
        if_empty_n => features_V_2_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_1_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_30,
        if_full_n => features_V_1_loc_channel_full_n,
        if_write => ap_channel_done_features_V_1_loc_channel,
        if_dout => features_V_1_loc_channel_dout,
        if_num_data_valid => features_V_1_loc_channel_num_data_valid,
        if_fifo_cap => features_V_1_loc_channel_fifo_cap,
        if_empty_n => features_V_1_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);

    features_V_loc_channel_U : component logistic_regression_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_read_input_features_proc2_U0_ap_return_31,
        if_full_n => features_V_loc_channel_full_n,
        if_write => ap_channel_done_features_V_loc_channel,
        if_dout => features_V_loc_channel_dout,
        if_num_data_valid => features_V_loc_channel_num_data_valid,
        if_fifo_cap => features_V_loc_channel_fifo_cap,
        if_empty_n => features_V_loc_channel_empty_n,
        if_read => Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);





    ap_sync_reg_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready <= ap_sync_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Loop_read_input_features_proc2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Loop_read_input_features_proc2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Loop_read_input_features_proc2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Loop_read_input_features_proc2_U0_ap_ready <= ap_sync_Loop_read_input_features_proc2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_10_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_10_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_10_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_10_loc_channel <= ap_sync_channel_write_features_V_10_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_11_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_11_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_11_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_11_loc_channel <= ap_sync_channel_write_features_V_11_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_12_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_12_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_12_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_12_loc_channel <= ap_sync_channel_write_features_V_12_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_13_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_13_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_13_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_13_loc_channel <= ap_sync_channel_write_features_V_13_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_14_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_14_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_14_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_14_loc_channel <= ap_sync_channel_write_features_V_14_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_15_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_15_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_15_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_15_loc_channel <= ap_sync_channel_write_features_V_15_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_16_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_16_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_16_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_16_loc_channel <= ap_sync_channel_write_features_V_16_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_17_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_17_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_17_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_17_loc_channel <= ap_sync_channel_write_features_V_17_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_18_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_18_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_18_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_18_loc_channel <= ap_sync_channel_write_features_V_18_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_19_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_19_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_19_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_19_loc_channel <= ap_sync_channel_write_features_V_19_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_1_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_1_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_1_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_1_loc_channel <= ap_sync_channel_write_features_V_1_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_20_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_20_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_20_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_20_loc_channel <= ap_sync_channel_write_features_V_20_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_21_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_21_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_21_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_21_loc_channel <= ap_sync_channel_write_features_V_21_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_22_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_22_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_22_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_22_loc_channel <= ap_sync_channel_write_features_V_22_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_23_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_23_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_23_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_23_loc_channel <= ap_sync_channel_write_features_V_23_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_24_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_24_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_24_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_24_loc_channel <= ap_sync_channel_write_features_V_24_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_25_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_25_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_25_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_25_loc_channel <= ap_sync_channel_write_features_V_25_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_26_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_26_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_26_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_26_loc_channel <= ap_sync_channel_write_features_V_26_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_27_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_27_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_27_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_27_loc_channel <= ap_sync_channel_write_features_V_27_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_28_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_28_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_28_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_28_loc_channel <= ap_sync_channel_write_features_V_28_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_29_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_29_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_29_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_29_loc_channel <= ap_sync_channel_write_features_V_29_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_2_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_2_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_2_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_2_loc_channel <= ap_sync_channel_write_features_V_2_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_30_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_30_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_30_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_30_loc_channel <= ap_sync_channel_write_features_V_30_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_31_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_31_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_31_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_31_loc_channel <= ap_sync_channel_write_features_V_31_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_3_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_3_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_3_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_3_loc_channel <= ap_sync_channel_write_features_V_3_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_4_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_4_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_4_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_4_loc_channel <= ap_sync_channel_write_features_V_4_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_5_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_5_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_5_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_5_loc_channel <= ap_sync_channel_write_features_V_5_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_6_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_6_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_6_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_6_loc_channel <= ap_sync_channel_write_features_V_6_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_7_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_7_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_7_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_7_loc_channel <= ap_sync_channel_write_features_V_7_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_8_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_8_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_8_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_8_loc_channel <= ap_sync_channel_write_features_V_8_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_9_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_9_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_9_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_9_loc_channel <= ap_sync_channel_write_features_V_9_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_features_V_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_features_V_loc_channel <= ap_const_logic_0;
            else
                if (((Loop_read_input_features_proc2_U0_ap_done and Loop_read_input_features_proc2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_features_V_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_features_V_loc_channel <= ap_sync_channel_write_features_V_loc_channel;
                end if; 
            end if;
        end if;
    end process;

    Block_logistic_regression_for_cond_i_exit_proc_U0_ap_continue <= ap_const_logic_1;
    Block_logistic_regression_for_cond_i_exit_proc_U0_ap_start <= (features_V_loc_channel_empty_n and features_V_9_loc_channel_empty_n and features_V_8_loc_channel_empty_n and features_V_7_loc_channel_empty_n and features_V_6_loc_channel_empty_n and features_V_5_loc_channel_empty_n and features_V_4_loc_channel_empty_n and features_V_3_loc_channel_empty_n and features_V_31_loc_channel_empty_n and features_V_30_loc_channel_empty_n and features_V_2_loc_channel_empty_n and features_V_29_loc_channel_empty_n and features_V_28_loc_channel_empty_n and features_V_27_loc_channel_empty_n and features_V_26_loc_channel_empty_n and features_V_25_loc_channel_empty_n and features_V_24_loc_channel_empty_n and features_V_23_loc_channel_empty_n and features_V_22_loc_channel_empty_n and features_V_21_loc_channel_empty_n and features_V_20_loc_channel_empty_n and features_V_1_loc_channel_empty_n and features_V_19_loc_channel_empty_n and features_V_18_loc_channel_empty_n and features_V_17_loc_channel_empty_n and features_V_16_loc_channel_empty_n and features_V_15_loc_channel_empty_n and features_V_14_loc_channel_empty_n and features_V_13_loc_channel_empty_n and features_V_12_loc_channel_empty_n and features_V_11_loc_channel_empty_n and features_V_10_loc_channel_empty_n and (ap_sync_reg_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Loop_read_input_features_proc2_U0_ap_continue <= (ap_sync_channel_write_features_V_loc_channel and ap_sync_channel_write_features_V_9_loc_channel and ap_sync_channel_write_features_V_8_loc_channel and ap_sync_channel_write_features_V_7_loc_channel and ap_sync_channel_write_features_V_6_loc_channel and ap_sync_channel_write_features_V_5_loc_channel and ap_sync_channel_write_features_V_4_loc_channel and ap_sync_channel_write_features_V_3_loc_channel and ap_sync_channel_write_features_V_31_loc_channel and ap_sync_channel_write_features_V_30_loc_channel and ap_sync_channel_write_features_V_2_loc_channel and ap_sync_channel_write_features_V_29_loc_channel and ap_sync_channel_write_features_V_28_loc_channel and ap_sync_channel_write_features_V_27_loc_channel and ap_sync_channel_write_features_V_26_loc_channel and ap_sync_channel_write_features_V_25_loc_channel and ap_sync_channel_write_features_V_24_loc_channel and ap_sync_channel_write_features_V_23_loc_channel and ap_sync_channel_write_features_V_22_loc_channel and ap_sync_channel_write_features_V_21_loc_channel and ap_sync_channel_write_features_V_20_loc_channel and ap_sync_channel_write_features_V_1_loc_channel and ap_sync_channel_write_features_V_19_loc_channel and ap_sync_channel_write_features_V_18_loc_channel and ap_sync_channel_write_features_V_17_loc_channel and ap_sync_channel_write_features_V_16_loc_channel and ap_sync_channel_write_features_V_15_loc_channel and ap_sync_channel_write_features_V_14_loc_channel and ap_sync_channel_write_features_V_13_loc_channel and ap_sync_channel_write_features_V_12_loc_channel and ap_sync_channel_write_features_V_11_loc_channel and ap_sync_channel_write_features_V_10_loc_channel);
    Loop_read_input_features_proc2_U0_ap_start <= ((ap_sync_reg_Loop_read_input_features_proc2_U0_ap_ready xor ap_const_logic_1) and ap_start);
    ap_channel_done_features_V_10_loc_channel <= ((ap_sync_reg_channel_write_features_V_10_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_11_loc_channel <= ((ap_sync_reg_channel_write_features_V_11_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_12_loc_channel <= ((ap_sync_reg_channel_write_features_V_12_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_13_loc_channel <= ((ap_sync_reg_channel_write_features_V_13_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_14_loc_channel <= ((ap_sync_reg_channel_write_features_V_14_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_15_loc_channel <= ((ap_sync_reg_channel_write_features_V_15_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_16_loc_channel <= ((ap_sync_reg_channel_write_features_V_16_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_17_loc_channel <= ((ap_sync_reg_channel_write_features_V_17_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_18_loc_channel <= ((ap_sync_reg_channel_write_features_V_18_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_19_loc_channel <= ((ap_sync_reg_channel_write_features_V_19_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_1_loc_channel <= ((ap_sync_reg_channel_write_features_V_1_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_20_loc_channel <= ((ap_sync_reg_channel_write_features_V_20_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_21_loc_channel <= ((ap_sync_reg_channel_write_features_V_21_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_22_loc_channel <= ((ap_sync_reg_channel_write_features_V_22_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_23_loc_channel <= ((ap_sync_reg_channel_write_features_V_23_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_24_loc_channel <= ((ap_sync_reg_channel_write_features_V_24_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_25_loc_channel <= ((ap_sync_reg_channel_write_features_V_25_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_26_loc_channel <= ((ap_sync_reg_channel_write_features_V_26_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_27_loc_channel <= ((ap_sync_reg_channel_write_features_V_27_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_28_loc_channel <= ((ap_sync_reg_channel_write_features_V_28_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_29_loc_channel <= ((ap_sync_reg_channel_write_features_V_29_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_2_loc_channel <= ((ap_sync_reg_channel_write_features_V_2_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_30_loc_channel <= ((ap_sync_reg_channel_write_features_V_30_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_31_loc_channel <= ((ap_sync_reg_channel_write_features_V_31_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_3_loc_channel <= ((ap_sync_reg_channel_write_features_V_3_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_4_loc_channel <= ((ap_sync_reg_channel_write_features_V_4_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_5_loc_channel <= ((ap_sync_reg_channel_write_features_V_5_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_6_loc_channel <= ((ap_sync_reg_channel_write_features_V_6_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_7_loc_channel <= ((ap_sync_reg_channel_write_features_V_7_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_8_loc_channel <= ((ap_sync_reg_channel_write_features_V_8_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_9_loc_channel <= ((ap_sync_reg_channel_write_features_V_9_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_channel_done_features_V_loc_channel <= ((ap_sync_reg_channel_write_features_V_loc_channel xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_done);
    ap_done <= Block_logistic_regression_for_cond_i_exit_proc_U0_ap_done;
    ap_idle <= ((features_V_loc_channel_empty_n xor ap_const_logic_1) and (features_V_1_loc_channel_empty_n xor ap_const_logic_1) and (features_V_2_loc_channel_empty_n xor ap_const_logic_1) and (features_V_3_loc_channel_empty_n xor ap_const_logic_1) and (features_V_4_loc_channel_empty_n xor ap_const_logic_1) and (features_V_5_loc_channel_empty_n xor ap_const_logic_1) and (features_V_6_loc_channel_empty_n xor ap_const_logic_1) and (features_V_7_loc_channel_empty_n xor ap_const_logic_1) and (features_V_8_loc_channel_empty_n xor ap_const_logic_1) and (features_V_9_loc_channel_empty_n xor ap_const_logic_1) and (features_V_10_loc_channel_empty_n xor ap_const_logic_1) and (features_V_11_loc_channel_empty_n xor ap_const_logic_1) and (features_V_12_loc_channel_empty_n xor ap_const_logic_1) and (features_V_13_loc_channel_empty_n xor ap_const_logic_1) and (features_V_14_loc_channel_empty_n xor ap_const_logic_1) and (features_V_15_loc_channel_empty_n xor ap_const_logic_1) and (features_V_16_loc_channel_empty_n xor ap_const_logic_1) and (features_V_17_loc_channel_empty_n xor ap_const_logic_1) and (features_V_18_loc_channel_empty_n xor ap_const_logic_1) and (features_V_19_loc_channel_empty_n xor ap_const_logic_1) and (features_V_20_loc_channel_empty_n xor ap_const_logic_1) and (features_V_21_loc_channel_empty_n xor ap_const_logic_1) and (features_V_22_loc_channel_empty_n xor ap_const_logic_1) and (features_V_23_loc_channel_empty_n xor ap_const_logic_1) and (features_V_24_loc_channel_empty_n xor ap_const_logic_1) and (features_V_25_loc_channel_empty_n xor ap_const_logic_1) and (features_V_26_loc_channel_empty_n xor ap_const_logic_1) and (features_V_27_loc_channel_empty_n xor ap_const_logic_1) and (features_V_28_loc_channel_empty_n xor ap_const_logic_1) and (features_V_29_loc_channel_empty_n xor ap_const_logic_1) and (features_V_30_loc_channel_empty_n xor ap_const_logic_1) and (features_V_31_loc_channel_empty_n xor ap_const_logic_1) and Loop_read_input_features_proc2_U0_ap_idle and Block_logistic_regression_for_cond_i_exit_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready <= (ap_sync_reg_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready or Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);
    ap_sync_Loop_read_input_features_proc2_U0_ap_ready <= (ap_sync_reg_Loop_read_input_features_proc2_U0_ap_ready or Loop_read_input_features_proc2_U0_ap_ready);
    ap_sync_channel_write_features_V_10_loc_channel <= ((features_V_10_loc_channel_full_n and ap_channel_done_features_V_10_loc_channel) or ap_sync_reg_channel_write_features_V_10_loc_channel);
    ap_sync_channel_write_features_V_11_loc_channel <= ((features_V_11_loc_channel_full_n and ap_channel_done_features_V_11_loc_channel) or ap_sync_reg_channel_write_features_V_11_loc_channel);
    ap_sync_channel_write_features_V_12_loc_channel <= ((features_V_12_loc_channel_full_n and ap_channel_done_features_V_12_loc_channel) or ap_sync_reg_channel_write_features_V_12_loc_channel);
    ap_sync_channel_write_features_V_13_loc_channel <= ((features_V_13_loc_channel_full_n and ap_channel_done_features_V_13_loc_channel) or ap_sync_reg_channel_write_features_V_13_loc_channel);
    ap_sync_channel_write_features_V_14_loc_channel <= ((features_V_14_loc_channel_full_n and ap_channel_done_features_V_14_loc_channel) or ap_sync_reg_channel_write_features_V_14_loc_channel);
    ap_sync_channel_write_features_V_15_loc_channel <= ((features_V_15_loc_channel_full_n and ap_channel_done_features_V_15_loc_channel) or ap_sync_reg_channel_write_features_V_15_loc_channel);
    ap_sync_channel_write_features_V_16_loc_channel <= ((features_V_16_loc_channel_full_n and ap_channel_done_features_V_16_loc_channel) or ap_sync_reg_channel_write_features_V_16_loc_channel);
    ap_sync_channel_write_features_V_17_loc_channel <= ((features_V_17_loc_channel_full_n and ap_channel_done_features_V_17_loc_channel) or ap_sync_reg_channel_write_features_V_17_loc_channel);
    ap_sync_channel_write_features_V_18_loc_channel <= ((features_V_18_loc_channel_full_n and ap_channel_done_features_V_18_loc_channel) or ap_sync_reg_channel_write_features_V_18_loc_channel);
    ap_sync_channel_write_features_V_19_loc_channel <= ((features_V_19_loc_channel_full_n and ap_channel_done_features_V_19_loc_channel) or ap_sync_reg_channel_write_features_V_19_loc_channel);
    ap_sync_channel_write_features_V_1_loc_channel <= ((features_V_1_loc_channel_full_n and ap_channel_done_features_V_1_loc_channel) or ap_sync_reg_channel_write_features_V_1_loc_channel);
    ap_sync_channel_write_features_V_20_loc_channel <= ((features_V_20_loc_channel_full_n and ap_channel_done_features_V_20_loc_channel) or ap_sync_reg_channel_write_features_V_20_loc_channel);
    ap_sync_channel_write_features_V_21_loc_channel <= ((features_V_21_loc_channel_full_n and ap_channel_done_features_V_21_loc_channel) or ap_sync_reg_channel_write_features_V_21_loc_channel);
    ap_sync_channel_write_features_V_22_loc_channel <= ((features_V_22_loc_channel_full_n and ap_channel_done_features_V_22_loc_channel) or ap_sync_reg_channel_write_features_V_22_loc_channel);
    ap_sync_channel_write_features_V_23_loc_channel <= ((features_V_23_loc_channel_full_n and ap_channel_done_features_V_23_loc_channel) or ap_sync_reg_channel_write_features_V_23_loc_channel);
    ap_sync_channel_write_features_V_24_loc_channel <= ((features_V_24_loc_channel_full_n and ap_channel_done_features_V_24_loc_channel) or ap_sync_reg_channel_write_features_V_24_loc_channel);
    ap_sync_channel_write_features_V_25_loc_channel <= ((features_V_25_loc_channel_full_n and ap_channel_done_features_V_25_loc_channel) or ap_sync_reg_channel_write_features_V_25_loc_channel);
    ap_sync_channel_write_features_V_26_loc_channel <= ((features_V_26_loc_channel_full_n and ap_channel_done_features_V_26_loc_channel) or ap_sync_reg_channel_write_features_V_26_loc_channel);
    ap_sync_channel_write_features_V_27_loc_channel <= ((features_V_27_loc_channel_full_n and ap_channel_done_features_V_27_loc_channel) or ap_sync_reg_channel_write_features_V_27_loc_channel);
    ap_sync_channel_write_features_V_28_loc_channel <= ((features_V_28_loc_channel_full_n and ap_channel_done_features_V_28_loc_channel) or ap_sync_reg_channel_write_features_V_28_loc_channel);
    ap_sync_channel_write_features_V_29_loc_channel <= ((features_V_29_loc_channel_full_n and ap_channel_done_features_V_29_loc_channel) or ap_sync_reg_channel_write_features_V_29_loc_channel);
    ap_sync_channel_write_features_V_2_loc_channel <= ((features_V_2_loc_channel_full_n and ap_channel_done_features_V_2_loc_channel) or ap_sync_reg_channel_write_features_V_2_loc_channel);
    ap_sync_channel_write_features_V_30_loc_channel <= ((features_V_30_loc_channel_full_n and ap_channel_done_features_V_30_loc_channel) or ap_sync_reg_channel_write_features_V_30_loc_channel);
    ap_sync_channel_write_features_V_31_loc_channel <= ((features_V_31_loc_channel_full_n and ap_channel_done_features_V_31_loc_channel) or ap_sync_reg_channel_write_features_V_31_loc_channel);
    ap_sync_channel_write_features_V_3_loc_channel <= ((features_V_3_loc_channel_full_n and ap_channel_done_features_V_3_loc_channel) or ap_sync_reg_channel_write_features_V_3_loc_channel);
    ap_sync_channel_write_features_V_4_loc_channel <= ((features_V_4_loc_channel_full_n and ap_channel_done_features_V_4_loc_channel) or ap_sync_reg_channel_write_features_V_4_loc_channel);
    ap_sync_channel_write_features_V_5_loc_channel <= ((features_V_5_loc_channel_full_n and ap_channel_done_features_V_5_loc_channel) or ap_sync_reg_channel_write_features_V_5_loc_channel);
    ap_sync_channel_write_features_V_6_loc_channel <= ((features_V_6_loc_channel_full_n and ap_channel_done_features_V_6_loc_channel) or ap_sync_reg_channel_write_features_V_6_loc_channel);
    ap_sync_channel_write_features_V_7_loc_channel <= ((features_V_7_loc_channel_full_n and ap_channel_done_features_V_7_loc_channel) or ap_sync_reg_channel_write_features_V_7_loc_channel);
    ap_sync_channel_write_features_V_8_loc_channel <= ((features_V_8_loc_channel_full_n and ap_channel_done_features_V_8_loc_channel) or ap_sync_reg_channel_write_features_V_8_loc_channel);
    ap_sync_channel_write_features_V_9_loc_channel <= ((features_V_9_loc_channel_full_n and ap_channel_done_features_V_9_loc_channel) or ap_sync_reg_channel_write_features_V_9_loc_channel);
    ap_sync_channel_write_features_V_loc_channel <= ((features_V_loc_channel_full_n and ap_channel_done_features_V_loc_channel) or ap_sync_reg_channel_write_features_V_loc_channel);
    ap_sync_ready <= (ap_sync_Loop_read_input_features_proc2_U0_ap_ready and ap_sync_Block_logistic_regression_for_cond_i_exit_proc_U0_ap_ready);
    in_stream_TREADY <= Loop_read_input_features_proc2_U0_in_stream_TREADY;
    out_stream_TDATA <= Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TDATA;
    out_stream_TKEEP <= Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TKEEP;
    out_stream_TLAST <= Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TLAST;
    out_stream_TSTRB <= Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TSTRB;
    out_stream_TVALID <= Block_logistic_regression_for_cond_i_exit_proc_U0_out_stream_TVALID;
    weights_Addr_A <= Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Addr_A;
    weights_Addr_B <= Block_logistic_regression_for_cond_i_exit_proc_U0_weights_Addr_B;
    weights_Clk_A <= ap_clk;
    weights_Clk_B <= ap_clk;
    weights_Din_A <= ap_const_lv16_0;
    weights_Din_B <= ap_const_lv16_0;
    weights_EN_A <= Block_logistic_regression_for_cond_i_exit_proc_U0_weights_EN_A;
    weights_EN_B <= Block_logistic_regression_for_cond_i_exit_proc_U0_weights_EN_B;
    weights_Rst_A <= ap_rst_n_inv;
    weights_Rst_B <= ap_rst_n_inv;
    weights_WEN_A <= (0=>ap_const_logic_0, others=>'-');
    weights_WEN_B <= (0=>ap_const_logic_0, others=>'-');
end behav;
