// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar auto_out_arready", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull mem axi4xbar auto_out_arvalid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull mem axi4xbar auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull mem axi4xbar auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull mem axi4xbar auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull mem axi4xbar auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar auto_out_rlast", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf reset", false,-1);
        tracep->declBit(c+8973,"ysyxSoCFull mem axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull mem axi4buf auto_in_awvalid", false,-1);
        tracep->declBus(c+16219,"ysyxSoCFull mem axi4buf auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19318,"ysyxSoCFull mem axi4buf auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+19319,"ysyxSoCFull mem axi4buf auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+8974,"ysyxSoCFull mem axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull mem axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+16220,"ysyxSoCFull mem axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16222,"ysyxSoCFull mem axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+8975,"ysyxSoCFull mem axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+8976,"ysyxSoCFull mem axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+8977,"ysyxSoCFull mem axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+8978,"ysyxSoCFull mem axi4buf auto_in_becho_real_last", false,-1);
        tracep->declBit(c+8979,"ysyxSoCFull mem axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull mem axi4buf auto_in_arvalid", false,-1);
        tracep->declBus(c+16223,"ysyxSoCFull mem axi4buf auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19322,"ysyxSoCFull mem axi4buf auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+19323,"ysyxSoCFull mem axi4buf auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+8980,"ysyxSoCFull mem axi4buf auto_in_recho_real_last", false,-1);
        tracep->declBit(c+8981,"ysyxSoCFull mem axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+8946,"ysyxSoCFull mem axi4buf auto_out_awready", false,-1);
        tracep->declBit(c+8947,"ysyxSoCFull mem axi4buf auto_out_awvalid", false,-1);
        tracep->declBus(c+8948,"ysyxSoCFull mem axi4buf auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+8949,"ysyxSoCFull mem axi4buf auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+8950,"ysyxSoCFull mem axi4buf auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+8951,"ysyxSoCFull mem axi4buf auto_out_wready", false,-1);
        tracep->declBit(c+8952,"ysyxSoCFull mem axi4buf auto_out_wvalid", false,-1);
        tracep->declQuad(c+8953,"ysyxSoCFull mem axi4buf auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+8955,"ysyxSoCFull mem axi4buf auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+8956,"ysyxSoCFull mem axi4buf auto_out_bready", false,-1);
        tracep->declBit(c+8957,"ysyxSoCFull mem axi4buf auto_out_bvalid", false,-1);
        tracep->declBus(c+8958,"ysyxSoCFull mem axi4buf auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+8959,"ysyxSoCFull mem axi4buf auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+8960,"ysyxSoCFull mem axi4buf auto_out_becho_real_last", false,-1);
        tracep->declBit(c+8961,"ysyxSoCFull mem axi4buf auto_out_arready", false,-1);
        tracep->declBit(c+8962,"ysyxSoCFull mem axi4buf auto_out_arvalid", false,-1);
        tracep->declBus(c+8963,"ysyxSoCFull mem axi4buf auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+8964,"ysyxSoCFull mem axi4buf auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+8965,"ysyxSoCFull mem axi4buf auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+8966,"ysyxSoCFull mem axi4buf auto_out_rready", false,-1);
        tracep->declBit(c+8967,"ysyxSoCFull mem axi4buf auto_out_rvalid", false,-1);
        tracep->declBus(c+8968,"ysyxSoCFull mem axi4buf auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+8969,"ysyxSoCFull mem axi4buf auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+8971,"ysyxSoCFull mem axi4buf auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+8972,"ysyxSoCFull mem axi4buf auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+8973,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBus(c+16219,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19318,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19319,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8946,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_ready", false,-1);
        tracep->declBit(c+8947,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_valid", false,-1);
        tracep->declBus(c+8948,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8949,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+8950,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+8974,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+16220,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16222,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+8951,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+8952,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+8953,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8955,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+8956,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+8957,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_valid", false,-1);
        tracep->declBus(c+8958,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8959,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8960,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8975,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+8976,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8977,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8978,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+8979,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBus(c+16223,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19322,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19323,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8961,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_ready", false,-1);
        tracep->declBit(c+8962,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_valid", false,-1);
        tracep->declBus(c+8963,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8964,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+8965,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+8966,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_ready", false,-1);
        tracep->declBit(c+8967,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_valid", false,-1);
        tracep->declBus(c+8968,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8969,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8971,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8972,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8980,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8981,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+8973,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBus(c+16219,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19318,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19319,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8946,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_ready", false,-1);
        tracep->declBit(c+8947,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_valid", false,-1);
        tracep->declBus(c+8948,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8949,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+8950,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9094+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+8948,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9096,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16219,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9097,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16224,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9098+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+8949,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9096,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19318,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9097,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16224,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9100+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+8950,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9096,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19319,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9097,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16224,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+9097,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+9096,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq value_1", false,-1);
        tracep->declBit(c+9102,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+9103,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+9104,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq empty", false,-1);
        tracep->declBit(c+9105,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+9106,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+8974,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+16220,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16222,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+8951,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+8952,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+8953,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8955,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+9107+i*2,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+8953,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9111,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+16220,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9112,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16225,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9113+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+8955,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+9111,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16222,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+9112,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16225,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+9112,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+9111,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+9115,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+9116,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+9117,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+9118,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+9119,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+8956,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+8957,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_valid", false,-1);
        tracep->declBus(c+8958,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8959,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8960,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8975,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+8976,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8977,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8978,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9120+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9122,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+8958,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9123,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+9124,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9125+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8977,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9122,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+8959,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9123,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+9124,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9127+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+8978,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9122,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+8960,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9123,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+9124,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+9123,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value", false,-1);
        tracep->declBit(c+9122,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+9129,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq maybe_full", false,-1);
        tracep->declBit(c+9130,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+9131,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq empty", false,-1);
        tracep->declBit(c+9132,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq full", false,-1);
        tracep->declBit(c+9133,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_enq", false,-1);
        tracep->declBit(c+9134,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+8979,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBus(c+16223,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19322,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19323,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8961,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_ready", false,-1);
        tracep->declBit(c+8962,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_valid", false,-1);
        tracep->declBus(c+8963,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+8964,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+8965,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9135+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+8963,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9137,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16223,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9138,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16226,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9139+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+8964,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9137,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19322,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9138,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16226,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9141+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+8965,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9137,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9138,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16226,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ram_echo_real_last_MPORT_en", false,-1);
        tracep->declBit(c+9138,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+9137,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq value_1", false,-1);
        tracep->declBit(c+9143,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+9144,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+9145,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq empty", false,-1);
        tracep->declBit(c+9146,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+9147,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+8966,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_ready", false,-1);
        tracep->declBit(c+8967,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_valid", false,-1);
        tracep->declBus(c+8968,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8969,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8971,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8972,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+8980,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+8981,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9148+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9150,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+8968,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9151,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+9152,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+9153+i*2,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9150,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+8969,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+9151,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+9152,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9157+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9150,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+8971,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+9151,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+9152,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9159+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+8980,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9150,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+8972,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9151,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+9152,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_echo_real_last_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9161+i*1,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+8981,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9150,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+9151,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+9152,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+9151,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value", false,-1);
        tracep->declBit(c+9150,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+9163,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq maybe_full", false,-1);
        tracep->declBit(c+9164,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+9165,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq empty", false,-1);
        tracep->declBit(c+9166,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq full", false,-1);
        tracep->declBit(c+9167,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_enq", false,-1);
        tracep->declBit(c+9168,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4frag reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull mem axi4frag auto_in_awvalid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull mem axi4frag auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull mem axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull mem axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull mem axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull mem axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+18840,"ysyxSoCFull mem axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18842,"ysyxSoCFull mem axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15695,"ysyxSoCFull mem axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull mem axi4frag auto_in_arvalid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull mem axi4frag auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull mem axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull mem axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull mem axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+8973,"ysyxSoCFull mem axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull mem axi4frag auto_out_awvalid", false,-1);
        tracep->declBus(c+16219,"ysyxSoCFull mem axi4frag auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19318,"ysyxSoCFull mem axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+19319,"ysyxSoCFull mem axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+8974,"ysyxSoCFull mem axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull mem axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+16220,"ysyxSoCFull mem axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16222,"ysyxSoCFull mem axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+8975,"ysyxSoCFull mem axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+8976,"ysyxSoCFull mem axi4frag auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+8977,"ysyxSoCFull mem axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+8978,"ysyxSoCFull mem axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+8979,"ysyxSoCFull mem axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull mem axi4frag auto_out_arvalid", false,-1);
        tracep->declBus(c+16223,"ysyxSoCFull mem axi4frag auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19322,"ysyxSoCFull mem axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+19323,"ysyxSoCFull mem axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+8980,"ysyxSoCFull mem axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+8981,"ysyxSoCFull mem axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag deq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4frag deq_reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull mem axi4frag deq_io_enq_valid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull mem axi4frag deq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull mem axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull mem axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull mem axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19327,"ysyxSoCFull mem axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull mem axi4frag deq_io_deq_valid", false,-1);
        tracep->declBus(c+16223,"ysyxSoCFull mem axi4frag deq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19328,"ysyxSoCFull mem axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19329,"ysyxSoCFull mem axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19330,"ysyxSoCFull mem axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9169,"ysyxSoCFull mem axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull mem axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19331,"ysyxSoCFull mem axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull mem axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBus(c+16219,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19333,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19334,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19335,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9170,"ysyxSoCFull mem axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+18840,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18842,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15695,"ysyxSoCFull mem axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+16220,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16222,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16227,"ysyxSoCFull mem axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+9171,"ysyxSoCFull mem axi4frag busy", false,-1);
        tracep->declBus(c+9172,"ysyxSoCFull mem axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+9173,"ysyxSoCFull mem axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+19329,"ysyxSoCFull mem axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+19338,"ysyxSoCFull mem axi4frag len", false,-1, 7,0);
        tracep->declBus(c+19328,"ysyxSoCFull mem axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19339,"ysyxSoCFull mem axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+9169,"ysyxSoCFull mem axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+9174,"ysyxSoCFull mem axi4frag fixed", false,-1);
        tracep->declBus(c+19330,"ysyxSoCFull mem axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBus(c+19340,"ysyxSoCFull mem axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+19341,"ysyxSoCFull mem axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+19323,"ysyxSoCFull mem axi4frag ar_last", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull mem axi4frag irr_valid", false,-1);
        tracep->declBit(c+9175,"ysyxSoCFull mem axi4frag busy_1", false,-1);
        tracep->declBus(c+9176,"ysyxSoCFull mem axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+9177,"ysyxSoCFull mem axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+19334,"ysyxSoCFull mem axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+19342,"ysyxSoCFull mem axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+19333,"ysyxSoCFull mem axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19343,"ysyxSoCFull mem axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+9170,"ysyxSoCFull mem axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+9178,"ysyxSoCFull mem axi4frag fixed_1", false,-1);
        tracep->declBus(c+19335,"ysyxSoCFull mem axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBus(c+19344,"ysyxSoCFull mem axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+19345,"ysyxSoCFull mem axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+19319,"ysyxSoCFull mem axi4frag aw_last", false,-1);
        tracep->declBus(c+9179,"ysyxSoCFull mem axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+9180,"ysyxSoCFull mem axi4frag w_idle", false,-1);
        tracep->declBit(c+9181,"ysyxSoCFull mem axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+9182,"ysyxSoCFull mem axi4frag in_awready", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull mem axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+19346,"ysyxSoCFull mem axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+16228,"ysyxSoCFull mem axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+16229,"ysyxSoCFull mem axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+16230,"ysyxSoCFull mem axi4frag w_last", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull mem axi4frag in_wvalid", false,-1);
        tracep->declBit(c+16231,"ysyxSoCFull mem axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+16227,"ysyxSoCFull mem axi4frag in_wlast", false,-1);
        tracep->declBit(c+8975,"ysyxSoCFull mem axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+9183,"ysyxSoCFull mem axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+9184,"ysyxSoCFull mem axi4frag error_1", false,-1, 1,0);
        tracep->declBus(c+9185,"ysyxSoCFull mem axi4frag error_2", false,-1, 1,0);
        tracep->declBus(c+9186,"ysyxSoCFull mem axi4frag error_3", false,-1, 1,0);
        tracep->declBus(c+9187,"ysyxSoCFull mem axi4frag error_4", false,-1, 1,0);
        tracep->declBus(c+9188,"ysyxSoCFull mem axi4frag error_5", false,-1, 1,0);
        tracep->declBus(c+9189,"ysyxSoCFull mem axi4frag error_6", false,-1, 1,0);
        tracep->declBus(c+9190,"ysyxSoCFull mem axi4frag error_7", false,-1, 1,0);
        tracep->declBus(c+9191,"ysyxSoCFull mem axi4frag error_8", false,-1, 1,0);
        tracep->declBus(c+9192,"ysyxSoCFull mem axi4frag error_9", false,-1, 1,0);
        tracep->declBus(c+9193,"ysyxSoCFull mem axi4frag error_10", false,-1, 1,0);
        tracep->declBus(c+9194,"ysyxSoCFull mem axi4frag error_11", false,-1, 1,0);
        tracep->declBus(c+9195,"ysyxSoCFull mem axi4frag error_12", false,-1, 1,0);
        tracep->declBus(c+9196,"ysyxSoCFull mem axi4frag error_13", false,-1, 1,0);
        tracep->declBus(c+9197,"ysyxSoCFull mem axi4frag error_14", false,-1, 1,0);
        tracep->declBus(c+9198,"ysyxSoCFull mem axi4frag error_15", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag deq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4frag deq reset", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull mem axi4frag deq io_enq_valid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull mem axi4frag deq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull mem axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull mem axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull mem axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19327,"ysyxSoCFull mem axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull mem axi4frag deq io_deq_valid", false,-1);
        tracep->declBus(c+16223,"ysyxSoCFull mem axi4frag deq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19328,"ysyxSoCFull mem axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19329,"ysyxSoCFull mem axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19330,"ysyxSoCFull mem axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9169,"ysyxSoCFull mem axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9199+i*1,"ysyxSoCFull mem axi4frag deq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+9200,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull mem axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9201+i*1,"ysyxSoCFull mem axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9202,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18836,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull mem axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9203+i*1,"ysyxSoCFull mem axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+9204,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18837,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull mem axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9205+i*1,"ysyxSoCFull mem axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9206,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18838,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull mem axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9207+i*1,"ysyxSoCFull mem axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+9208,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull mem axi4frag deq ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+9209,"ysyxSoCFull mem axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag deq empty", false,-1);
        tracep->declBit(c+16232,"ysyxSoCFull mem axi4frag deq do_enq", false,-1);
        tracep->declBit(c+16233,"ysyxSoCFull mem axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull mem axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBit(c+19331,"ysyxSoCFull mem axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull mem axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBus(c+16219,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19333,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19334,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19335,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9170,"ysyxSoCFull mem axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9210+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+9211,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16234,"ysyxSoCFull mem axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9212+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9213,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18836,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16234,"ysyxSoCFull mem axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9214+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+9215,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18837,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16234,"ysyxSoCFull mem axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9216+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9217,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18838,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16234,"ysyxSoCFull mem axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9218+i*1,"ysyxSoCFull mem axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+9219,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16234,"ysyxSoCFull mem axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        tracep->declBit(c+9220,"ysyxSoCFull mem axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+16234,"ysyxSoCFull mem axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+16235,"ysyxSoCFull mem axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull mem axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull mem axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+18840,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18842,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15695,"ysyxSoCFull mem axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull mem axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull mem axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+16220,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16222,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16227,"ysyxSoCFull mem axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+9221+i*2,"ysyxSoCFull mem axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+9223,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18840,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16236,"ysyxSoCFull mem axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9225+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+9226,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18842,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16236,"ysyxSoCFull mem axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+9227+i*1,"ysyxSoCFull mem axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+9228,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+15695,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16236,"ysyxSoCFull mem axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+9229,"ysyxSoCFull mem axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+16236,"ysyxSoCFull mem axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+16237,"ysyxSoCFull mem axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash clk", false,-1);
        tracep->declBus(c+19846,"ysyxSoCFull spiFlash cs", false,-1, 1,0);
        tracep->declBit(c+19847,"ysyxSoCFull spiFlash mosi", false,-1);
        tracep->declBit(c+17306,"ysyxSoCFull spiFlash miso", false,-1);
        tracep->declBit(c+40,"ysyxSoCFull spiFlash reset", false,-1);
        tracep->declBus(c+17307,"ysyxSoCFull spiFlash state", false,-1, 2,0);
        tracep->declBus(c+17308,"ysyxSoCFull spiFlash counter", false,-1, 7,0);
        tracep->declBus(c+17309,"ysyxSoCFull spiFlash cmd", false,-1, 7,0);
        tracep->declBus(c+17310,"ysyxSoCFull spiFlash addr", false,-1, 21,0);
        tracep->declQuad(c+17311,"ysyxSoCFull spiFlash data", false,-1, 63,0);
        tracep->declBit(c+17313,"ysyxSoCFull spiFlash ren", false,-1);
        tracep->declQuad(c+19834,"ysyxSoCFull spiFlash rdata", false,-1, 63,0);
        tracep->declQuad(c+17314,"ysyxSoCFull spiFlash raddr", false,-1, 63,0);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash flashRead clock", false,-1);
        tracep->declBit(c+17313,"ysyxSoCFull spiFlash flashRead ren", false,-1);
        tracep->declQuad(c+17314,"ysyxSoCFull spiFlash flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+19834,"ysyxSoCFull spiFlash flashRead data", false,-1, 63,0);
        tracep->declBus(c+19901,"$unit SLAVE_NUM", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster xbar_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster xbar_1 reset", false,-1);
        tracep->declBit(c+17354,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17365,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17366,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17368,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17370,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17371,"ysyxSoCFull asic chipMaster xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17372,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17374,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+147,"ysyxSoCFull asic chipMaster xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+17378,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18367,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17380,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15324,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17381,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15325,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17382,"ysyxSoCFull asic chipMaster xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+18017,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18018,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18019,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18020,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18021,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18022,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18023,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18024,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15193,"ysyxSoCFull asic chipMaster xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+9230,"ysyxSoCFull asic chipMaster xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9231,"ysyxSoCFull asic chipMaster xbar_1 idle", false,-1);
        tracep->declBus(c+18025,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+9232,"ysyxSoCFull asic chipMaster xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+15194,"ysyxSoCFull asic chipMaster xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+18026,"ysyxSoCFull asic chipMaster xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+18027,"ysyxSoCFull asic chipMaster xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+18028,"ysyxSoCFull asic chipMaster xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+18029,"ysyxSoCFull asic chipMaster xbar_1 readys_0", false,-1);
        tracep->declBit(c+18030,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+9233,"ysyxSoCFull asic chipMaster xbar_1 state_0", false,-1);
        tracep->declBit(c+18031,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+18032,"ysyxSoCFull asic chipMaster xbar_1 readys_1", false,-1);
        tracep->declBit(c+18033,"ysyxSoCFull asic chipMaster xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+9234,"ysyxSoCFull asic chipMaster xbar_1 state_1", false,-1);
        tracep->declBit(c+18034,"ysyxSoCFull asic chipMaster xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+18035,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+18036,"ysyxSoCFull asic chipMaster xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+18037,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+18038,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+18039,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+9235,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+9236,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+9237,"ysyxSoCFull asic chipMaster xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+18040,"ysyxSoCFull asic chipMaster xbar_1 latch", false,-1);
        tracep->declBus(c+18041,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+15195,"ysyxSoCFull asic chipMaster xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+15196,"ysyxSoCFull asic chipMaster xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+15197,"ysyxSoCFull asic chipMaster xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+15198,"ysyxSoCFull asic chipMaster xbar_1 allowed_0", false,-1);
        tracep->declBit(c+15199,"ysyxSoCFull asic chipMaster xbar_1 allowed_1", false,-1);
        tracep->declBus(c+15639,"ysyxSoCFull asic chipMaster xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster xbar_1 monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster xbar_1 monitor reset", false,-1);
        tracep->declBit(c+18017,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18018,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18019,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18020,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18021,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18022,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18023,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18024,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15193,"ysyxSoCFull asic chipMaster xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18042,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+18043,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic chipMaster xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+18045,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18046,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18047,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+18048,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+18050,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+18051,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+18052,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18053,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18054,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18055,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18056,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18057,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18058,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18059,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18061,"ysyxSoCFull asic chipMaster xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18062,"ysyxSoCFull asic chipMaster xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+18063,"ysyxSoCFull asic chipMaster xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+18064,"ysyxSoCFull asic chipMaster xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+18065,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9238,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9239,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9240,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+9241,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9242,"ysyxSoCFull asic chipMaster xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+9243,"ysyxSoCFull asic chipMaster xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+9244,"ysyxSoCFull asic chipMaster xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+18067,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18068,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9245,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9246,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9247,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+9248,"ysyxSoCFull asic chipMaster xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9249,"ysyxSoCFull asic chipMaster xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9250,"ysyxSoCFull asic chipMaster xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9251,"ysyxSoCFull asic chipMaster xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9252,"ysyxSoCFull asic chipMaster xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+9253,"ysyxSoCFull asic chipMaster xbar_1 monitor denied", false,-1);
        tracep->declBus(c+9254,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9255,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9257,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9259,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9260,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9261,"ysyxSoCFull asic chipMaster xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9262,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9263,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9264,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+15200,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15201,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15202,"ysyxSoCFull asic chipMaster xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15203,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15204,"ysyxSoCFull asic chipMaster xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18069,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15205,"ysyxSoCFull asic chipMaster xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15206,"ysyxSoCFull asic chipMaster xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18070,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15208,"ysyxSoCFull asic chipMaster xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9265,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9266,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9267,"ysyxSoCFull asic chipMaster xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9269,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9270,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9271,"ysyxSoCFull asic chipMaster xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+15210,"ysyxSoCFull asic chipMaster xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15211,"ysyxSoCFull asic chipMaster xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15212,"ysyxSoCFull asic chipMaster xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9272,"ysyxSoCFull asic chipMaster xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+41,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+42,"ysyxSoCFull asic chipMaster xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga xbar_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga xbar_1 reset", false,-1);
        tracep->declBit(c+18862,"ysyxSoCFull fpga xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+3614,"ysyxSoCFull fpga xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull fpga xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull fpga xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18866,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18868,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18869,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18870,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18872,"ysyxSoCFull fpga xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull fpga xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3623,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18873,"ysyxSoCFull fpga xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+3624,"ysyxSoCFull fpga xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3625,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3626,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+3628,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull fpga xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull fpga xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15696,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15697,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18880,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15698,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18881,"ysyxSoCFull fpga xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+19347,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3614,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18863,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19348,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19349,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19350,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19351,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19352,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19353,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16238,"ysyxSoCFull fpga xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+9273,"ysyxSoCFull fpga xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9274,"ysyxSoCFull fpga xbar_1 idle", false,-1);
        tracep->declBus(c+19355,"ysyxSoCFull fpga xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+9275,"ysyxSoCFull fpga xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+16239,"ysyxSoCFull fpga xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+19356,"ysyxSoCFull fpga xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+19357,"ysyxSoCFull fpga xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+19358,"ysyxSoCFull fpga xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+19359,"ysyxSoCFull fpga xbar_1 readys_0", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull fpga xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+9276,"ysyxSoCFull fpga xbar_1 state_0", false,-1);
        tracep->declBit(c+19361,"ysyxSoCFull fpga xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+19362,"ysyxSoCFull fpga xbar_1 readys_1", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull fpga xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+9277,"ysyxSoCFull fpga xbar_1 state_1", false,-1);
        tracep->declBit(c+19364,"ysyxSoCFull fpga xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+9278,"ysyxSoCFull fpga xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+9279,"ysyxSoCFull fpga xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+19365,"ysyxSoCFull fpga xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+19366,"ysyxSoCFull fpga xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+19367,"ysyxSoCFull fpga xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+9280,"ysyxSoCFull fpga xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+9281,"ysyxSoCFull fpga xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+9282,"ysyxSoCFull fpga xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+19368,"ysyxSoCFull fpga xbar_1 latch", false,-1);
        tracep->declBus(c+19369,"ysyxSoCFull fpga xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+16240,"ysyxSoCFull fpga xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+16241,"ysyxSoCFull fpga xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+16242,"ysyxSoCFull fpga xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+16243,"ysyxSoCFull fpga xbar_1 allowed_0", false,-1);
        tracep->declBit(c+16244,"ysyxSoCFull fpga xbar_1 allowed_1", false,-1);
        tracep->declBus(c+16245,"ysyxSoCFull fpga xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga xbar_1 monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga xbar_1 monitor reset", false,-1);
        tracep->declBit(c+19347,"ysyxSoCFull fpga xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3614,"ysyxSoCFull fpga xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18863,"ysyxSoCFull fpga xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19348,"ysyxSoCFull fpga xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19349,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19350,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19351,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19352,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19353,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19354,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16238,"ysyxSoCFull fpga xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9283,"ysyxSoCFull fpga xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+9284,"ysyxSoCFull fpga xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9285,"ysyxSoCFull fpga xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+9286,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9287,"ysyxSoCFull fpga xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9288,"ysyxSoCFull fpga xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+9289,"ysyxSoCFull fpga xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+9290,"ysyxSoCFull fpga xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+9291,"ysyxSoCFull fpga xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+9292,"ysyxSoCFull fpga xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+9293,"ysyxSoCFull fpga xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+9294,"ysyxSoCFull fpga xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9295,"ysyxSoCFull fpga xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+9296,"ysyxSoCFull fpga xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9297,"ysyxSoCFull fpga xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+9298,"ysyxSoCFull fpga xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9299,"ysyxSoCFull fpga xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+9300,"ysyxSoCFull fpga xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9301,"ysyxSoCFull fpga xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+9302,"ysyxSoCFull fpga xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+9303,"ysyxSoCFull fpga xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+19370,"ysyxSoCFull fpga xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull fpga xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+9304,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9306,"ysyxSoCFull fpga xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9307,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9308,"ysyxSoCFull fpga xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+9309,"ysyxSoCFull fpga xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9310,"ysyxSoCFull fpga xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+9311,"ysyxSoCFull fpga xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+9312,"ysyxSoCFull fpga xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+19372,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19373,"ysyxSoCFull fpga xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9313,"ysyxSoCFull fpga xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9314,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9315,"ysyxSoCFull fpga xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+9316,"ysyxSoCFull fpga xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9317,"ysyxSoCFull fpga xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9318,"ysyxSoCFull fpga xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9319,"ysyxSoCFull fpga xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9320,"ysyxSoCFull fpga xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+9321,"ysyxSoCFull fpga xbar_1 monitor denied", false,-1);
        tracep->declBus(c+9322,"ysyxSoCFull fpga xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9323,"ysyxSoCFull fpga xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9325,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9327,"ysyxSoCFull fpga xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9328,"ysyxSoCFull fpga xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9329,"ysyxSoCFull fpga xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9330,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9331,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9332,"ysyxSoCFull fpga xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+16246,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16247,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16248,"ysyxSoCFull fpga xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16249,"ysyxSoCFull fpga xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16250,"ysyxSoCFull fpga xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19374,"ysyxSoCFull fpga xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16251,"ysyxSoCFull fpga xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16252,"ysyxSoCFull fpga xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19375,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16254,"ysyxSoCFull fpga xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9333,"ysyxSoCFull fpga xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9334,"ysyxSoCFull fpga xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9335,"ysyxSoCFull fpga xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9337,"ysyxSoCFull fpga xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9338,"ysyxSoCFull fpga xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9339,"ysyxSoCFull fpga xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+16256,"ysyxSoCFull fpga xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16257,"ysyxSoCFull fpga xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16258,"ysyxSoCFull fpga xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9340,"ysyxSoCFull fpga xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+43,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+44,"ysyxSoCFull fpga xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster ferr clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster ferr reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+17372,"ysyxSoCFull asic chipMaster ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17374,"ysyxSoCFull asic chipMaster ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+147,"ysyxSoCFull asic chipMaster ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster ferr monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster ferr monitor_reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17372,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17374,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+9341,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+9342,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9343,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9344,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9345,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9346,"ysyxSoCFull asic chipMaster ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster ferr a_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster ferr a_reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+17372,"ysyxSoCFull asic chipMaster ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+18072,"ysyxSoCFull asic chipMaster ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+9347,"ysyxSoCFull asic chipMaster ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+9348,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9349,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9350,"ysyxSoCFull asic chipMaster ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+9351,"ysyxSoCFull asic chipMaster ferr idle", false,-1);
        tracep->declBus(c+9352,"ysyxSoCFull asic chipMaster ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9353,"ysyxSoCFull asic chipMaster ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+9354,"ysyxSoCFull asic chipMaster ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+9355,"ysyxSoCFull asic chipMaster ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+9356,"ysyxSoCFull asic chipMaster ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+9357,"ysyxSoCFull asic chipMaster ferr a_last_first", false,-1);
        tracep->declBit(c+9358,"ysyxSoCFull asic chipMaster ferr a_last", false,-1);
        tracep->declBus(c+9359,"ysyxSoCFull asic chipMaster ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9360,"ysyxSoCFull asic chipMaster ferr idle_1", false,-1);
        tracep->declBit(c+9361,"ysyxSoCFull asic chipMaster ferr da_valid", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster ferr readys_1", false,-1);
        tracep->declBit(c+9362,"ysyxSoCFull asic chipMaster ferr state_1", false,-1);
        tracep->declBit(c+9363,"ysyxSoCFull asic chipMaster ferr allowed_1", false,-1);
        tracep->declBit(c+18073,"ysyxSoCFull asic chipMaster ferr out_1_ready", false,-1);
        tracep->declBus(c+9349,"ysyxSoCFull asic chipMaster ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+9352,"ysyxSoCFull asic chipMaster ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+9364,"ysyxSoCFull asic chipMaster ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9365,"ysyxSoCFull asic chipMaster ferr beats1_opdata", false,-1);
        tracep->declBus(c+9366,"ysyxSoCFull asic chipMaster ferr beats1", false,-1, 3,0);
        tracep->declBus(c+9367,"ysyxSoCFull asic chipMaster ferr counter", false,-1, 3,0);
        tracep->declBus(c+9368,"ysyxSoCFull asic chipMaster ferr counter1", false,-1, 3,0);
        tracep->declBit(c+9369,"ysyxSoCFull asic chipMaster ferr da_first", false,-1);
        tracep->declBit(c+9370,"ysyxSoCFull asic chipMaster ferr da_last", false,-1);
        tracep->declBit(c+15214,"ysyxSoCFull asic chipMaster ferr latch", false,-1);
        tracep->declBit(c+9361,"ysyxSoCFull asic chipMaster ferr earlyWinner_1", false,-1);
        tracep->declBit(c+9371,"ysyxSoCFull asic chipMaster ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+9372,"ysyxSoCFull asic chipMaster ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+9350,"ysyxSoCFull asic chipMaster ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster ferr monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster ferr monitor reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17372,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17374,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+9341,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+9342,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9343,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9344,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9345,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9346,"ysyxSoCFull asic chipMaster ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18074,"ysyxSoCFull asic chipMaster ferr monitor source_ok", false,-1);
        tracep->declBus(c+18043,"ysyxSoCFull asic chipMaster ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18075,"ysyxSoCFull asic chipMaster ferr monitor is_aligned", false,-1);
        tracep->declBit(c+18045,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18046,"ysyxSoCFull asic chipMaster ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18047,"ysyxSoCFull asic chipMaster ferr monitor mask_size", false,-1);
        tracep->declBit(c+18076,"ysyxSoCFull asic chipMaster ferr monitor mask_bit", false,-1);
        tracep->declBit(c+18077,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+18078,"ysyxSoCFull asic chipMaster ferr monitor mask_acc", false,-1);
        tracep->declBit(c+18079,"ysyxSoCFull asic chipMaster ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+18080,"ysyxSoCFull asic chipMaster ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+18081,"ysyxSoCFull asic chipMaster ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18082,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+18083,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18084,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18090,"ysyxSoCFull asic chipMaster ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+9373,"ysyxSoCFull asic chipMaster ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+18065,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9374,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9375,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9376,"ysyxSoCFull asic chipMaster ferr monitor a_first", false,-1);
        tracep->declBus(c+9377,"ysyxSoCFull asic chipMaster ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9378,"ysyxSoCFull asic chipMaster ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+9379,"ysyxSoCFull asic chipMaster ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+9380,"ysyxSoCFull asic chipMaster ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+9381,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9382,"ysyxSoCFull asic chipMaster ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9383,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9384,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9385,"ysyxSoCFull asic chipMaster ferr monitor d_first", false,-1);
        tracep->declBus(c+9386,"ysyxSoCFull asic chipMaster ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9387,"ysyxSoCFull asic chipMaster ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9388,"ysyxSoCFull asic chipMaster ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+9389,"ysyxSoCFull asic chipMaster ferr monitor denied", false,-1);
        tracep->declBus(c+9390,"ysyxSoCFull asic chipMaster ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9391,"ysyxSoCFull asic chipMaster ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9393,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9395,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9396,"ysyxSoCFull asic chipMaster ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9397,"ysyxSoCFull asic chipMaster ferr monitor a_first_1", false,-1);
        tracep->declBus(c+9398,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9399,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9400,"ysyxSoCFull asic chipMaster ferr monitor d_first_1", false,-1);
        tracep->declBus(c+18091,"ysyxSoCFull asic chipMaster ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15215,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15216,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15217,"ysyxSoCFull asic chipMaster ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+9401,"ysyxSoCFull asic chipMaster ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15218,"ysyxSoCFull asic chipMaster ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15219,"ysyxSoCFull asic chipMaster ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9402,"ysyxSoCFull asic chipMaster ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9403,"ysyxSoCFull asic chipMaster ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15220,"ysyxSoCFull asic chipMaster ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18092,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15222,"ysyxSoCFull asic chipMaster ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9404,"ysyxSoCFull asic chipMaster ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9405,"ysyxSoCFull asic chipMaster ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9406,"ysyxSoCFull asic chipMaster ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9408,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9409,"ysyxSoCFull asic chipMaster ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9410,"ysyxSoCFull asic chipMaster ferr monitor d_first_2", false,-1);
        tracep->declBus(c+15224,"ysyxSoCFull asic chipMaster ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+9411,"ysyxSoCFull asic chipMaster ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15225,"ysyxSoCFull asic chipMaster ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9412,"ysyxSoCFull asic chipMaster ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+45,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+46,"ysyxSoCFull asic chipMaster ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster ferr a clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster ferr a reset", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr a io_enq_ready", false,-1);
        tracep->declBit(c+17372,"ysyxSoCFull asic chipMaster ferr a io_enq_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+18072,"ysyxSoCFull asic chipMaster ferr a io_deq_ready", false,-1);
        tracep->declBit(c+9347,"ysyxSoCFull asic chipMaster ferr a io_deq_valid", false,-1);
        tracep->declBus(c+9348,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9349,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9350,"ysyxSoCFull asic chipMaster ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9413+i*1,"ysyxSoCFull asic chipMaster ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+9348,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15227,"ysyxSoCFull asic chipMaster ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9414+i*1,"ysyxSoCFull asic chipMaster ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9349,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15227,"ysyxSoCFull asic chipMaster ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9415+i*1,"ysyxSoCFull asic chipMaster ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+9350,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15227,"ysyxSoCFull asic chipMaster ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+9347,"ysyxSoCFull asic chipMaster ferr a maybe_full", false,-1);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster ferr a empty", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster ferr a do_enq", false,-1);
        tracep->declBit(c+15228,"ysyxSoCFull asic chipMaster ferr a do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga ferr clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga ferr reset", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull fpga ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3623,"ysyxSoCFull fpga ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18873,"ysyxSoCFull fpga ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+3624,"ysyxSoCFull fpga ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+3625,"ysyxSoCFull fpga ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3626,"ysyxSoCFull fpga ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3627,"ysyxSoCFull fpga ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+3628,"ysyxSoCFull fpga ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull fpga ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga ferr monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga ferr monitor_reset", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull fpga ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3623,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18873,"ysyxSoCFull fpga ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+9416,"ysyxSoCFull fpga ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+9417,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9418,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9419,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9420,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9421,"ysyxSoCFull fpga ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga ferr a_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga ferr a_reset", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull fpga ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+19377,"ysyxSoCFull fpga ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+9422,"ysyxSoCFull fpga ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+9423,"ysyxSoCFull fpga ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9424,"ysyxSoCFull fpga ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9425,"ysyxSoCFull fpga ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+9426,"ysyxSoCFull fpga ferr idle", false,-1);
        tracep->declBus(c+9427,"ysyxSoCFull fpga ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9428,"ysyxSoCFull fpga ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+9429,"ysyxSoCFull fpga ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+9430,"ysyxSoCFull fpga ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+9431,"ysyxSoCFull fpga ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+9432,"ysyxSoCFull fpga ferr a_last_first", false,-1);
        tracep->declBit(c+9433,"ysyxSoCFull fpga ferr a_last", false,-1);
        tracep->declBus(c+9434,"ysyxSoCFull fpga ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+9435,"ysyxSoCFull fpga ferr idle_1", false,-1);
        tracep->declBit(c+9436,"ysyxSoCFull fpga ferr da_valid", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga ferr readys_1", false,-1);
        tracep->declBit(c+9437,"ysyxSoCFull fpga ferr state_1", false,-1);
        tracep->declBit(c+9438,"ysyxSoCFull fpga ferr allowed_1", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga ferr out_1_ready", false,-1);
        tracep->declBus(c+9424,"ysyxSoCFull fpga ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+9427,"ysyxSoCFull fpga ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+9439,"ysyxSoCFull fpga ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9440,"ysyxSoCFull fpga ferr beats1_opdata", false,-1);
        tracep->declBus(c+9441,"ysyxSoCFull fpga ferr beats1", false,-1, 3,0);
        tracep->declBus(c+9442,"ysyxSoCFull fpga ferr counter", false,-1, 3,0);
        tracep->declBus(c+9443,"ysyxSoCFull fpga ferr counter1", false,-1, 3,0);
        tracep->declBit(c+9444,"ysyxSoCFull fpga ferr da_first", false,-1);
        tracep->declBit(c+9445,"ysyxSoCFull fpga ferr da_last", false,-1);
        tracep->declBit(c+16260,"ysyxSoCFull fpga ferr latch", false,-1);
        tracep->declBit(c+9436,"ysyxSoCFull fpga ferr earlyWinner_1", false,-1);
        tracep->declBit(c+9446,"ysyxSoCFull fpga ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+9447,"ysyxSoCFull fpga ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+9425,"ysyxSoCFull fpga ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga ferr monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga ferr monitor reset", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull fpga ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3623,"ysyxSoCFull fpga ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18873,"ysyxSoCFull fpga ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+9416,"ysyxSoCFull fpga ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+9417,"ysyxSoCFull fpga ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9418,"ysyxSoCFull fpga ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+9419,"ysyxSoCFull fpga ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+9420,"ysyxSoCFull fpga ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9421,"ysyxSoCFull fpga ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9448,"ysyxSoCFull fpga ferr monitor source_ok", false,-1);
        tracep->declBus(c+9284,"ysyxSoCFull fpga ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9449,"ysyxSoCFull fpga ferr monitor is_aligned", false,-1);
        tracep->declBit(c+9286,"ysyxSoCFull fpga ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9287,"ysyxSoCFull fpga ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9288,"ysyxSoCFull fpga ferr monitor mask_size", false,-1);
        tracep->declBit(c+9450,"ysyxSoCFull fpga ferr monitor mask_bit", false,-1);
        tracep->declBit(c+9451,"ysyxSoCFull fpga ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+9452,"ysyxSoCFull fpga ferr monitor mask_acc", false,-1);
        tracep->declBit(c+9453,"ysyxSoCFull fpga ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+9454,"ysyxSoCFull fpga ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+9455,"ysyxSoCFull fpga ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9456,"ysyxSoCFull fpga ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+9457,"ysyxSoCFull fpga ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9458,"ysyxSoCFull fpga ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+9459,"ysyxSoCFull fpga ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9460,"ysyxSoCFull fpga ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+9461,"ysyxSoCFull fpga ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9462,"ysyxSoCFull fpga ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+9463,"ysyxSoCFull fpga ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+9464,"ysyxSoCFull fpga ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+9465,"ysyxSoCFull fpga ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+9304,"ysyxSoCFull fpga ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9466,"ysyxSoCFull fpga ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9467,"ysyxSoCFull fpga ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9468,"ysyxSoCFull fpga ferr monitor a_first", false,-1);
        tracep->declBus(c+9469,"ysyxSoCFull fpga ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9470,"ysyxSoCFull fpga ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+9471,"ysyxSoCFull fpga ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+9472,"ysyxSoCFull fpga ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+9473,"ysyxSoCFull fpga ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9474,"ysyxSoCFull fpga ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9475,"ysyxSoCFull fpga ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9476,"ysyxSoCFull fpga ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9477,"ysyxSoCFull fpga ferr monitor d_first", false,-1);
        tracep->declBus(c+9478,"ysyxSoCFull fpga ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9479,"ysyxSoCFull fpga ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9480,"ysyxSoCFull fpga ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+9481,"ysyxSoCFull fpga ferr monitor denied", false,-1);
        tracep->declBus(c+9482,"ysyxSoCFull fpga ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9483,"ysyxSoCFull fpga ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9485,"ysyxSoCFull fpga ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9487,"ysyxSoCFull fpga ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9488,"ysyxSoCFull fpga ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9489,"ysyxSoCFull fpga ferr monitor a_first_1", false,-1);
        tracep->declBus(c+9490,"ysyxSoCFull fpga ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9491,"ysyxSoCFull fpga ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9492,"ysyxSoCFull fpga ferr monitor d_first_1", false,-1);
        tracep->declBus(c+9493,"ysyxSoCFull fpga ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+9494,"ysyxSoCFull fpga ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+9495,"ysyxSoCFull fpga ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+9496,"ysyxSoCFull fpga ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+9497,"ysyxSoCFull fpga ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16261,"ysyxSoCFull fpga ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+9498,"ysyxSoCFull fpga ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9499,"ysyxSoCFull fpga ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9500,"ysyxSoCFull fpga ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+9501,"ysyxSoCFull fpga ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19379,"ysyxSoCFull fpga ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+9503,"ysyxSoCFull fpga ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9505,"ysyxSoCFull fpga ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9506,"ysyxSoCFull fpga ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9507,"ysyxSoCFull fpga ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9509,"ysyxSoCFull fpga ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9510,"ysyxSoCFull fpga ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9511,"ysyxSoCFull fpga ferr monitor d_first_2", false,-1);
        tracep->declBus(c+16262,"ysyxSoCFull fpga ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+9512,"ysyxSoCFull fpga ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16263,"ysyxSoCFull fpga ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9513,"ysyxSoCFull fpga ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+47,"ysyxSoCFull fpga ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+48,"ysyxSoCFull fpga ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga ferr a clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga ferr a reset", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga ferr a io_enq_ready", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull fpga ferr a io_enq_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+19377,"ysyxSoCFull fpga ferr a io_deq_ready", false,-1);
        tracep->declBit(c+9422,"ysyxSoCFull fpga ferr a io_deq_valid", false,-1);
        tracep->declBus(c+9423,"ysyxSoCFull fpga ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9424,"ysyxSoCFull fpga ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+9425,"ysyxSoCFull fpga ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9514+i*1,"ysyxSoCFull fpga ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+9423,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+9515,"ysyxSoCFull fpga ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9516+i*1,"ysyxSoCFull fpga ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+9424,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3616,"ysyxSoCFull fpga ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+9515,"ysyxSoCFull fpga ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9517+i*1,"ysyxSoCFull fpga ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+9425,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3617,"ysyxSoCFull fpga ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+9515,"ysyxSoCFull fpga ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+9422,"ysyxSoCFull fpga ferr a maybe_full", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull fpga ferr a empty", false,-1);
        tracep->declBit(c+9518,"ysyxSoCFull fpga ferr a do_enq", false,-1);
        tracep->declBit(c+16265,"ysyxSoCFull fpga ferr a do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster fixer clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster fixer reset", false,-1);
        tracep->declBit(c+17383,"ysyxSoCFull asic chipMaster fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic chipMaster fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17365,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17366,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17368,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17370,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17371,"ysyxSoCFull asic chipMaster fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17354,"ysyxSoCFull asic chipMaster fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic chipMaster fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic chipMaster fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17365,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17366,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17368,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17370,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17371,"ysyxSoCFull asic chipMaster fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster fixer monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster fixer monitor_reset", false,-1);
        tracep->declBit(c+18095,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17365,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17366,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17368,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17371,"ysyxSoCFull asic chipMaster fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster fixer a_id", false,-1, 1,0);
        tracep->declBit(c+18097,"ysyxSoCFull asic chipMaster fixer a_noDomain", false,-1);
        tracep->declBit(c+18098,"ysyxSoCFull asic chipMaster fixer stalls_a_sel", false,-1);
        tracep->declBus(c+9519,"ysyxSoCFull asic chipMaster fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+9520,"ysyxSoCFull asic chipMaster fixer a_first", false,-1);
        tracep->declBit(c+9521,"ysyxSoCFull asic chipMaster fixer flight_0", false,-1);
        tracep->declBit(c+9522,"ysyxSoCFull asic chipMaster fixer flight_1", false,-1);
        tracep->declBit(c+9523,"ysyxSoCFull asic chipMaster fixer flight_2", false,-1);
        tracep->declBit(c+9524,"ysyxSoCFull asic chipMaster fixer flight_3", false,-1);
        tracep->declBit(c+9525,"ysyxSoCFull asic chipMaster fixer flight_4", false,-1);
        tracep->declBit(c+9526,"ysyxSoCFull asic chipMaster fixer flight_5", false,-1);
        tracep->declBit(c+9527,"ysyxSoCFull asic chipMaster fixer flight_6", false,-1);
        tracep->declBit(c+9528,"ysyxSoCFull asic chipMaster fixer flight_7", false,-1);
        tracep->declBus(c+9529,"ysyxSoCFull asic chipMaster fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+15229,"ysyxSoCFull asic chipMaster fixer stalls_0", false,-1);
        tracep->declBit(c+9530,"ysyxSoCFull asic chipMaster fixer flight_8", false,-1);
        tracep->declBit(c+9531,"ysyxSoCFull asic chipMaster fixer flight_9", false,-1);
        tracep->declBit(c+9532,"ysyxSoCFull asic chipMaster fixer flight_10", false,-1);
        tracep->declBit(c+9533,"ysyxSoCFull asic chipMaster fixer flight_11", false,-1);
        tracep->declBit(c+9534,"ysyxSoCFull asic chipMaster fixer flight_12", false,-1);
        tracep->declBit(c+9535,"ysyxSoCFull asic chipMaster fixer flight_13", false,-1);
        tracep->declBit(c+9536,"ysyxSoCFull asic chipMaster fixer flight_14", false,-1);
        tracep->declBit(c+9537,"ysyxSoCFull asic chipMaster fixer flight_15", false,-1);
        tracep->declBus(c+9538,"ysyxSoCFull asic chipMaster fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+15230,"ysyxSoCFull asic chipMaster fixer stalls_1", false,-1);
        tracep->declBit(c+18099,"ysyxSoCFull asic chipMaster fixer stall", false,-1);
        tracep->declBit(c+18100,"ysyxSoCFull asic chipMaster fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18065,"ysyxSoCFull asic chipMaster fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9539,"ysyxSoCFull asic chipMaster fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+18101,"ysyxSoCFull asic chipMaster fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17571,"ysyxSoCFull asic chipMaster fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9540,"ysyxSoCFull asic chipMaster fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9541,"ysyxSoCFull asic chipMaster fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9542,"ysyxSoCFull asic chipMaster fixer d_first_first", false,-1);
        tracep->declBit(c+18102,"ysyxSoCFull asic chipMaster fixer d_first", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster fixer monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster fixer monitor reset", false,-1);
        tracep->declBit(c+18095,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17365,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17366,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17368,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+17371,"ysyxSoCFull asic chipMaster fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster fixer monitor source_ok", false,-1);
        tracep->declBus(c+18043,"ysyxSoCFull asic chipMaster fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic chipMaster fixer monitor is_aligned", false,-1);
        tracep->declBit(c+18045,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18046,"ysyxSoCFull asic chipMaster fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18047,"ysyxSoCFull asic chipMaster fixer monitor mask_size", false,-1);
        tracep->declBit(c+18048,"ysyxSoCFull asic chipMaster fixer monitor mask_bit", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+18104,"ysyxSoCFull asic chipMaster fixer monitor mask_acc", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic chipMaster fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+18052,"ysyxSoCFull asic chipMaster fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+18053,"ysyxSoCFull asic chipMaster fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18054,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+18106,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18056,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+18107,"ysyxSoCFull asic chipMaster fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18058,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+18108,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic chipMaster fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+18109,"ysyxSoCFull asic chipMaster fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18110,"ysyxSoCFull asic chipMaster fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+18111,"ysyxSoCFull asic chipMaster fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+18112,"ysyxSoCFull asic chipMaster fixer monitor sink_ok", false,-1);
        tracep->declBus(c+18065,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9543,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9544,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9545,"ysyxSoCFull asic chipMaster fixer monitor a_first", false,-1);
        tracep->declBus(c+9546,"ysyxSoCFull asic chipMaster fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9547,"ysyxSoCFull asic chipMaster fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+9548,"ysyxSoCFull asic chipMaster fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+9549,"ysyxSoCFull asic chipMaster fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+18101,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17571,"ysyxSoCFull asic chipMaster fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9550,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9551,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9552,"ysyxSoCFull asic chipMaster fixer monitor d_first", false,-1);
        tracep->declBus(c+9553,"ysyxSoCFull asic chipMaster fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9554,"ysyxSoCFull asic chipMaster fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9555,"ysyxSoCFull asic chipMaster fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9556,"ysyxSoCFull asic chipMaster fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9557,"ysyxSoCFull asic chipMaster fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+9558,"ysyxSoCFull asic chipMaster fixer monitor denied", false,-1);
        tracep->declBus(c+9559,"ysyxSoCFull asic chipMaster fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9560,"ysyxSoCFull asic chipMaster fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9562,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9564,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9565,"ysyxSoCFull asic chipMaster fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9566,"ysyxSoCFull asic chipMaster fixer monitor a_first_1", false,-1);
        tracep->declBus(c+9567,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9568,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9569,"ysyxSoCFull asic chipMaster fixer monitor d_first_1", false,-1);
        tracep->declBus(c+15231,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15232,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15233,"ysyxSoCFull asic chipMaster fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15234,"ysyxSoCFull asic chipMaster fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15235,"ysyxSoCFull asic chipMaster fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15236,"ysyxSoCFull asic chipMaster fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15237,"ysyxSoCFull asic chipMaster fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18114,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15239,"ysyxSoCFull asic chipMaster fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9570,"ysyxSoCFull asic chipMaster fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9571,"ysyxSoCFull asic chipMaster fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9572,"ysyxSoCFull asic chipMaster fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9574,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9575,"ysyxSoCFull asic chipMaster fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9576,"ysyxSoCFull asic chipMaster fixer monitor d_first_2", false,-1);
        tracep->declBus(c+15241,"ysyxSoCFull asic chipMaster fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15242,"ysyxSoCFull asic chipMaster fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15243,"ysyxSoCFull asic chipMaster fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9577,"ysyxSoCFull asic chipMaster fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+49,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+50,"ysyxSoCFull asic chipMaster fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga fixer clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga fixer reset", false,-1);
        tracep->declBit(c+18900,"ysyxSoCFull fpga fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull fpga fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull fpga fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull fpga fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull fpga fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18866,"ysyxSoCFull fpga fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18868,"ysyxSoCFull fpga fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18869,"ysyxSoCFull fpga fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18870,"ysyxSoCFull fpga fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18872,"ysyxSoCFull fpga fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18862,"ysyxSoCFull fpga fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+3614,"ysyxSoCFull fpga fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull fpga fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull fpga fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull fpga fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18866,"ysyxSoCFull fpga fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18868,"ysyxSoCFull fpga fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18869,"ysyxSoCFull fpga fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18870,"ysyxSoCFull fpga fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18872,"ysyxSoCFull fpga fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga fixer monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga fixer monitor_reset", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull fpga fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18863,"ysyxSoCFull fpga fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull fpga fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18866,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18868,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18869,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18870,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18872,"ysyxSoCFull fpga fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+9578,"ysyxSoCFull fpga fixer a_id", false,-1, 1,0);
        tracep->declBit(c+9579,"ysyxSoCFull fpga fixer a_noDomain", false,-1);
        tracep->declBit(c+9580,"ysyxSoCFull fpga fixer stalls_a_sel", false,-1);
        tracep->declBus(c+9581,"ysyxSoCFull fpga fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+9582,"ysyxSoCFull fpga fixer a_first", false,-1);
        tracep->declBit(c+9583,"ysyxSoCFull fpga fixer flight_0", false,-1);
        tracep->declBit(c+9584,"ysyxSoCFull fpga fixer flight_1", false,-1);
        tracep->declBit(c+9585,"ysyxSoCFull fpga fixer flight_2", false,-1);
        tracep->declBit(c+9586,"ysyxSoCFull fpga fixer flight_3", false,-1);
        tracep->declBit(c+9587,"ysyxSoCFull fpga fixer flight_4", false,-1);
        tracep->declBit(c+9588,"ysyxSoCFull fpga fixer flight_5", false,-1);
        tracep->declBit(c+9589,"ysyxSoCFull fpga fixer flight_6", false,-1);
        tracep->declBit(c+9590,"ysyxSoCFull fpga fixer flight_7", false,-1);
        tracep->declBus(c+9591,"ysyxSoCFull fpga fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+9592,"ysyxSoCFull fpga fixer stalls_0", false,-1);
        tracep->declBit(c+9593,"ysyxSoCFull fpga fixer flight_8", false,-1);
        tracep->declBit(c+9594,"ysyxSoCFull fpga fixer flight_9", false,-1);
        tracep->declBit(c+9595,"ysyxSoCFull fpga fixer flight_10", false,-1);
        tracep->declBit(c+9596,"ysyxSoCFull fpga fixer flight_11", false,-1);
        tracep->declBit(c+9597,"ysyxSoCFull fpga fixer flight_12", false,-1);
        tracep->declBit(c+9598,"ysyxSoCFull fpga fixer flight_13", false,-1);
        tracep->declBit(c+9599,"ysyxSoCFull fpga fixer flight_14", false,-1);
        tracep->declBit(c+9600,"ysyxSoCFull fpga fixer flight_15", false,-1);
        tracep->declBus(c+9601,"ysyxSoCFull fpga fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+9602,"ysyxSoCFull fpga fixer stalls_1", false,-1);
        tracep->declBit(c+9603,"ysyxSoCFull fpga fixer stall", false,-1);
        tracep->declBit(c+16266,"ysyxSoCFull fpga fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+9304,"ysyxSoCFull fpga fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9604,"ysyxSoCFull fpga fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+19382,"ysyxSoCFull fpga fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19200,"ysyxSoCFull fpga fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9605,"ysyxSoCFull fpga fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9606,"ysyxSoCFull fpga fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9607,"ysyxSoCFull fpga fixer d_first_first", false,-1);
        tracep->declBit(c+19383,"ysyxSoCFull fpga fixer d_first", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga fixer monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga fixer monitor reset", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull fpga fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18863,"ysyxSoCFull fpga fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull fpga fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull fpga fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18866,"ysyxSoCFull fpga fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18868,"ysyxSoCFull fpga fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18869,"ysyxSoCFull fpga fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18870,"ysyxSoCFull fpga fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18872,"ysyxSoCFull fpga fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9608,"ysyxSoCFull fpga fixer monitor source_ok", false,-1);
        tracep->declBus(c+9284,"ysyxSoCFull fpga fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9285,"ysyxSoCFull fpga fixer monitor is_aligned", false,-1);
        tracep->declBit(c+9286,"ysyxSoCFull fpga fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9287,"ysyxSoCFull fpga fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9288,"ysyxSoCFull fpga fixer monitor mask_size", false,-1);
        tracep->declBit(c+9289,"ysyxSoCFull fpga fixer monitor mask_bit", false,-1);
        tracep->declBit(c+9290,"ysyxSoCFull fpga fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+9609,"ysyxSoCFull fpga fixer monitor mask_acc", false,-1);
        tracep->declBit(c+9610,"ysyxSoCFull fpga fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+9293,"ysyxSoCFull fpga fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+9294,"ysyxSoCFull fpga fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9295,"ysyxSoCFull fpga fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+9611,"ysyxSoCFull fpga fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9297,"ysyxSoCFull fpga fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+9612,"ysyxSoCFull fpga fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9299,"ysyxSoCFull fpga fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+9613,"ysyxSoCFull fpga fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9301,"ysyxSoCFull fpga fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+9614,"ysyxSoCFull fpga fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+9615,"ysyxSoCFull fpga fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+19384,"ysyxSoCFull fpga fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+19385,"ysyxSoCFull fpga fixer monitor sink_ok", false,-1);
        tracep->declBus(c+9304,"ysyxSoCFull fpga fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9616,"ysyxSoCFull fpga fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+9617,"ysyxSoCFull fpga fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9618,"ysyxSoCFull fpga fixer monitor a_first", false,-1);
        tracep->declBus(c+9619,"ysyxSoCFull fpga fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9620,"ysyxSoCFull fpga fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+9621,"ysyxSoCFull fpga fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+9622,"ysyxSoCFull fpga fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+19382,"ysyxSoCFull fpga fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19200,"ysyxSoCFull fpga fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9623,"ysyxSoCFull fpga fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+9624,"ysyxSoCFull fpga fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+9625,"ysyxSoCFull fpga fixer monitor d_first", false,-1);
        tracep->declBus(c+9626,"ysyxSoCFull fpga fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9627,"ysyxSoCFull fpga fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9628,"ysyxSoCFull fpga fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9629,"ysyxSoCFull fpga fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9630,"ysyxSoCFull fpga fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+9631,"ysyxSoCFull fpga fixer monitor denied", false,-1);
        tracep->declBus(c+9632,"ysyxSoCFull fpga fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9633,"ysyxSoCFull fpga fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9635,"ysyxSoCFull fpga fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9637,"ysyxSoCFull fpga fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9638,"ysyxSoCFull fpga fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9639,"ysyxSoCFull fpga fixer monitor a_first_1", false,-1);
        tracep->declBus(c+9640,"ysyxSoCFull fpga fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+9641,"ysyxSoCFull fpga fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+9642,"ysyxSoCFull fpga fixer monitor d_first_1", false,-1);
        tracep->declBus(c+16267,"ysyxSoCFull fpga fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16268,"ysyxSoCFull fpga fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16269,"ysyxSoCFull fpga fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16270,"ysyxSoCFull fpga fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16271,"ysyxSoCFull fpga fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19386,"ysyxSoCFull fpga fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16272,"ysyxSoCFull fpga fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16273,"ysyxSoCFull fpga fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19387,"ysyxSoCFull fpga fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16275,"ysyxSoCFull fpga fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9643,"ysyxSoCFull fpga fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9644,"ysyxSoCFull fpga fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9645,"ysyxSoCFull fpga fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9647,"ysyxSoCFull fpga fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+9648,"ysyxSoCFull fpga fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+9649,"ysyxSoCFull fpga fixer monitor d_first_2", false,-1);
        tracep->declBus(c+16277,"ysyxSoCFull fpga fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16278,"ysyxSoCFull fpga fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16279,"ysyxSoCFull fpga fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9650,"ysyxSoCFull fpga fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+51,"ysyxSoCFull fpga fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+52,"ysyxSoCFull fpga fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster widget clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster widget reset", false,-1);
        tracep->declBit(c+17385,"ysyxSoCFull asic chipMaster widget auto_in_a_ready", false,-1);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster widget auto_in_a_valid", false,-1);
        tracep->declBus(c+17387,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17389,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17390,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17391,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17392,"ysyxSoCFull asic chipMaster widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+17394,"ysyxSoCFull asic chipMaster widget auto_in_d_ready", false,-1);
        tracep->declBit(c+17395,"ysyxSoCFull asic chipMaster widget auto_in_d_valid", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17366,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+17396,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+17398,"ysyxSoCFull asic chipMaster widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17383,"ysyxSoCFull asic chipMaster widget auto_out_a_ready", false,-1);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster widget auto_out_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic chipMaster widget auto_out_d_ready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic chipMaster widget auto_out_d_valid", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17365,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17366,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17368,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17370,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17371,"ysyxSoCFull asic chipMaster widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster widget monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster widget monitor_reset", false,-1);
        tracep->declBit(c+17385,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17387,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17389,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17390,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17391,"ysyxSoCFull asic chipMaster widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+17394,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17365,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17366,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17368,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15245,"ysyxSoCFull asic chipMaster widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+17385,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+17387,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17389,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17390,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17391,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17392,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+17383,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+18118,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+15246,"ysyxSoCFull asic chipMaster widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15248,"ysyxSoCFull asic chipMaster widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+18119,"ysyxSoCFull asic chipMaster widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+18120,"ysyxSoCFull asic chipMaster widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster widget repeat_hasData", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster widget repeat_limit", false,-1);
        tracep->declBit(c+9651,"ysyxSoCFull asic chipMaster widget repeat_count", false,-1);
        tracep->declBit(c+18123,"ysyxSoCFull asic chipMaster widget repeat_last", false,-1);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster widget cated_valid", false,-1);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+18124,"ysyxSoCFull asic chipMaster widget repeat_sel", false,-1);
        tracep->declBit(c+18125,"ysyxSoCFull asic chipMaster widget repeat_index", false,-1);
        tracep->declBus(c+18126,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+18127,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+18118,"ysyxSoCFull asic chipMaster widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+18128,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+18129,"ysyxSoCFull asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+17571,"ysyxSoCFull asic chipMaster widget hasData", false,-1);
        tracep->declBit(c+18130,"ysyxSoCFull asic chipMaster widget limit", false,-1);
        tracep->declBit(c+9652,"ysyxSoCFull asic chipMaster widget count", false,-1);
        tracep->declBit(c+18131,"ysyxSoCFull asic chipMaster widget last", false,-1);
        tracep->declBit(c+15249,"ysyxSoCFull asic chipMaster widget enable_0", false,-1);
        tracep->declBit(c+9653,"ysyxSoCFull asic chipMaster widget corrupt_reg", false,-1);
        tracep->declBit(c+15245,"ysyxSoCFull asic chipMaster widget corrupt_out", false,-1);
        tracep->declBit(c+18132,"ysyxSoCFull asic chipMaster widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+9654,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+18133,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+9655,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+15250,"ysyxSoCFull asic chipMaster widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster widget monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster widget monitor reset", false,-1);
        tracep->declBit(c+17385,"ysyxSoCFull asic chipMaster widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17387,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17389,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17390,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17391,"ysyxSoCFull asic chipMaster widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+17394,"ysyxSoCFull asic chipMaster widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+17364,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17365,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17366,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17368,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+15245,"ysyxSoCFull asic chipMaster widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18134,"ysyxSoCFull asic chipMaster widget monitor source_ok", false,-1);
        tracep->declBus(c+18135,"ysyxSoCFull asic chipMaster widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18136,"ysyxSoCFull asic chipMaster widget monitor is_aligned", false,-1);
        tracep->declBus(c+18137,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18138,"ysyxSoCFull asic chipMaster widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster widget monitor mask_size", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster widget monitor mask_bit", false,-1);
        tracep->declBit(c+18141,"ysyxSoCFull asic chipMaster widget monitor mask_nbit", false,-1);
        tracep->declBit(c+18142,"ysyxSoCFull asic chipMaster widget monitor mask_acc", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster widget monitor mask_size_1", false,-1);
        tracep->declBit(c+18145,"ysyxSoCFull asic chipMaster widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+18146,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18147,"ysyxSoCFull asic chipMaster widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+18148,"ysyxSoCFull asic chipMaster widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+18149,"ysyxSoCFull asic chipMaster widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+18150,"ysyxSoCFull asic chipMaster widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+18151,"ysyxSoCFull asic chipMaster widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+18152,"ysyxSoCFull asic chipMaster widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+18154,"ysyxSoCFull asic chipMaster widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster widget monitor mask_size_2", false,-1);
        tracep->declBit(c+18155,"ysyxSoCFull asic chipMaster widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+18156,"ysyxSoCFull asic chipMaster widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18157,"ysyxSoCFull asic chipMaster widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+18158,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18159,"ysyxSoCFull asic chipMaster widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic chipMaster widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18161,"ysyxSoCFull asic chipMaster widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18165,"ysyxSoCFull asic chipMaster widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+18166,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18167,"ysyxSoCFull asic chipMaster widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+18168,"ysyxSoCFull asic chipMaster widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18169,"ysyxSoCFull asic chipMaster widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+18170,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18171,"ysyxSoCFull asic chipMaster widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+18172,"ysyxSoCFull asic chipMaster widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18173,"ysyxSoCFull asic chipMaster widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+18111,"ysyxSoCFull asic chipMaster widget monitor source_ok_1", false,-1);
        tracep->declBit(c+18112,"ysyxSoCFull asic chipMaster widget monitor sink_ok", false,-1);
        tracep->declBus(c+18174,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18175,"ysyxSoCFull asic chipMaster widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9656,"ysyxSoCFull asic chipMaster widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+9657,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9658,"ysyxSoCFull asic chipMaster widget monitor a_first", false,-1);
        tracep->declBus(c+9659,"ysyxSoCFull asic chipMaster widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9660,"ysyxSoCFull asic chipMaster widget monitor size", false,-1, 2,0);
        tracep->declBus(c+9661,"ysyxSoCFull asic chipMaster widget monitor source", false,-1, 3,0);
        tracep->declBus(c+9662,"ysyxSoCFull asic chipMaster widget monitor address", false,-1, 31,0);
        tracep->declBus(c+17572,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+17571,"ysyxSoCFull asic chipMaster widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9663,"ysyxSoCFull asic chipMaster widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+9664,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9665,"ysyxSoCFull asic chipMaster widget monitor d_first", false,-1);
        tracep->declBus(c+9666,"ysyxSoCFull asic chipMaster widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9667,"ysyxSoCFull asic chipMaster widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9668,"ysyxSoCFull asic chipMaster widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9669,"ysyxSoCFull asic chipMaster widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9670,"ysyxSoCFull asic chipMaster widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+9671,"ysyxSoCFull asic chipMaster widget monitor denied", false,-1);
        tracep->declBus(c+9672,"ysyxSoCFull asic chipMaster widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9673,"ysyxSoCFull asic chipMaster widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9675,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9677,"ysyxSoCFull asic chipMaster widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9678,"ysyxSoCFull asic chipMaster widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9679,"ysyxSoCFull asic chipMaster widget monitor a_first_1", false,-1);
        tracep->declBus(c+9680,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9681,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9682,"ysyxSoCFull asic chipMaster widget monitor d_first_1", false,-1);
        tracep->declBus(c+15251,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15252,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15253,"ysyxSoCFull asic chipMaster widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15254,"ysyxSoCFull asic chipMaster widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15255,"ysyxSoCFull asic chipMaster widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18176,"ysyxSoCFull asic chipMaster widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15256,"ysyxSoCFull asic chipMaster widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15257,"ysyxSoCFull asic chipMaster widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18177,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15259,"ysyxSoCFull asic chipMaster widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9683,"ysyxSoCFull asic chipMaster widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9684,"ysyxSoCFull asic chipMaster widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9685,"ysyxSoCFull asic chipMaster widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9687,"ysyxSoCFull asic chipMaster widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+9688,"ysyxSoCFull asic chipMaster widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+9689,"ysyxSoCFull asic chipMaster widget monitor d_first_2", false,-1);
        tracep->declBus(c+15261,"ysyxSoCFull asic chipMaster widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15262,"ysyxSoCFull asic chipMaster widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15263,"ysyxSoCFull asic chipMaster widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9690,"ysyxSoCFull asic chipMaster widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+53,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+54,"ysyxSoCFull asic chipMaster widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster widget repeated_repeater clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster widget repeated_repeater reset", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+17385,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+17387,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17389,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17390,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17391,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17392,"ysyxSoCFull asic chipMaster widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+17383,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+18118,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+15246,"ysyxSoCFull asic chipMaster widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+9691,"ysyxSoCFull asic chipMaster widget repeated_repeater full", false,-1);
        tracep->declBus(c+9692,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9693,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+9694,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+9695,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+9696,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+9697,"ysyxSoCFull asic chipMaster widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga widget clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga widget reset", false,-1);
        tracep->declBit(c+18901,"ysyxSoCFull fpga widget auto_in_a_ready", false,-1);
        tracep->declBit(c+3688,"ysyxSoCFull fpga widget auto_in_a_valid", false,-1);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3691,"ysyxSoCFull fpga widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3692,"ysyxSoCFull fpga widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3693,"ysyxSoCFull fpga widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3694,"ysyxSoCFull fpga widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18902,"ysyxSoCFull fpga widget auto_in_d_ready", false,-1);
        tracep->declBit(c+18903,"ysyxSoCFull fpga widget auto_in_d_valid", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull fpga widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18868,"ysyxSoCFull fpga widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18870,"ysyxSoCFull fpga widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+18904,"ysyxSoCFull fpga widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18906,"ysyxSoCFull fpga widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18900,"ysyxSoCFull fpga widget auto_out_a_ready", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull fpga widget auto_out_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18863,"ysyxSoCFull fpga widget auto_out_d_ready", false,-1);
        tracep->declBit(c+18864,"ysyxSoCFull fpga widget auto_out_d_valid", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull fpga widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18866,"ysyxSoCFull fpga widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18868,"ysyxSoCFull fpga widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18869,"ysyxSoCFull fpga widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18870,"ysyxSoCFull fpga widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18872,"ysyxSoCFull fpga widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga widget monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga widget monitor_reset", false,-1);
        tracep->declBit(c+18901,"ysyxSoCFull fpga widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3688,"ysyxSoCFull fpga widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3691,"ysyxSoCFull fpga widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3692,"ysyxSoCFull fpga widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3693,"ysyxSoCFull fpga widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+18902,"ysyxSoCFull fpga widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull fpga widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18866,"ysyxSoCFull fpga widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18868,"ysyxSoCFull fpga widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18869,"ysyxSoCFull fpga widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18870,"ysyxSoCFull fpga widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16281,"ysyxSoCFull fpga widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+9699,"ysyxSoCFull fpga widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+18901,"ysyxSoCFull fpga widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+3688,"ysyxSoCFull fpga widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3691,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3692,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+3693,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3694,"ysyxSoCFull fpga widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+18900,"ysyxSoCFull fpga widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull fpga widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+9700,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+9701,"ysyxSoCFull fpga widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9703,"ysyxSoCFull fpga widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+9704,"ysyxSoCFull fpga widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+9705,"ysyxSoCFull fpga widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+3615,"ysyxSoCFull fpga widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga widget repeat_hasData", false,-1);
        tracep->declBus(c+3616,"ysyxSoCFull fpga widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+9707,"ysyxSoCFull fpga widget repeat_limit", false,-1);
        tracep->declBit(c+9708,"ysyxSoCFull fpga widget repeat_count", false,-1);
        tracep->declBit(c+9709,"ysyxSoCFull fpga widget repeat_last", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull fpga widget cated_valid", false,-1);
        tracep->declBus(c+3618,"ysyxSoCFull fpga widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+9710,"ysyxSoCFull fpga widget repeat_sel", false,-1);
        tracep->declBit(c+9711,"ysyxSoCFull fpga widget repeat_index", false,-1);
        tracep->declBus(c+9712,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+9713,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+9700,"ysyxSoCFull fpga widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+9714,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+9715,"ysyxSoCFull fpga widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+19200,"ysyxSoCFull fpga widget hasData", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull fpga widget limit", false,-1);
        tracep->declBit(c+9716,"ysyxSoCFull fpga widget count", false,-1);
        tracep->declBit(c+19391,"ysyxSoCFull fpga widget last", false,-1);
        tracep->declBit(c+16282,"ysyxSoCFull fpga widget enable_0", false,-1);
        tracep->declBit(c+9717,"ysyxSoCFull fpga widget corrupt_reg", false,-1);
        tracep->declBit(c+16281,"ysyxSoCFull fpga widget corrupt_out", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull fpga widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+9718,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+9719,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+16283,"ysyxSoCFull fpga widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga widget monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga widget monitor reset", false,-1);
        tracep->declBit(c+18901,"ysyxSoCFull fpga widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3688,"ysyxSoCFull fpga widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3691,"ysyxSoCFull fpga widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3692,"ysyxSoCFull fpga widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3693,"ysyxSoCFull fpga widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+18902,"ysyxSoCFull fpga widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18865,"ysyxSoCFull fpga widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18866,"ysyxSoCFull fpga widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18867,"ysyxSoCFull fpga widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18868,"ysyxSoCFull fpga widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18869,"ysyxSoCFull fpga widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18870,"ysyxSoCFull fpga widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16281,"ysyxSoCFull fpga widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9720,"ysyxSoCFull fpga widget monitor source_ok", false,-1);
        tracep->declBus(c+9721,"ysyxSoCFull fpga widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9722,"ysyxSoCFull fpga widget monitor is_aligned", false,-1);
        tracep->declBus(c+9723,"ysyxSoCFull fpga widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+9724,"ysyxSoCFull fpga widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+9725,"ysyxSoCFull fpga widget monitor mask_size", false,-1);
        tracep->declBit(c+9726,"ysyxSoCFull fpga widget monitor mask_bit", false,-1);
        tracep->declBit(c+9727,"ysyxSoCFull fpga widget monitor mask_nbit", false,-1);
        tracep->declBit(c+9728,"ysyxSoCFull fpga widget monitor mask_acc", false,-1);
        tracep->declBit(c+9729,"ysyxSoCFull fpga widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+9730,"ysyxSoCFull fpga widget monitor mask_size_1", false,-1);
        tracep->declBit(c+9731,"ysyxSoCFull fpga widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+9732,"ysyxSoCFull fpga widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9733,"ysyxSoCFull fpga widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+9734,"ysyxSoCFull fpga widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+9735,"ysyxSoCFull fpga widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+9736,"ysyxSoCFull fpga widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+9737,"ysyxSoCFull fpga widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+9738,"ysyxSoCFull fpga widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+9739,"ysyxSoCFull fpga widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+9740,"ysyxSoCFull fpga widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga widget monitor mask_size_2", false,-1);
        tracep->declBit(c+9741,"ysyxSoCFull fpga widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+9742,"ysyxSoCFull fpga widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+9743,"ysyxSoCFull fpga widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+9744,"ysyxSoCFull fpga widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9745,"ysyxSoCFull fpga widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+9746,"ysyxSoCFull fpga widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9747,"ysyxSoCFull fpga widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+9748,"ysyxSoCFull fpga widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9749,"ysyxSoCFull fpga widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+9750,"ysyxSoCFull fpga widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9751,"ysyxSoCFull fpga widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+9752,"ysyxSoCFull fpga widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9753,"ysyxSoCFull fpga widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+9754,"ysyxSoCFull fpga widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9755,"ysyxSoCFull fpga widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+9756,"ysyxSoCFull fpga widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9757,"ysyxSoCFull fpga widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+9758,"ysyxSoCFull fpga widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+9759,"ysyxSoCFull fpga widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+19384,"ysyxSoCFull fpga widget monitor source_ok_1", false,-1);
        tracep->declBit(c+19385,"ysyxSoCFull fpga widget monitor sink_ok", false,-1);
        tracep->declBus(c+9760,"ysyxSoCFull fpga widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+9761,"ysyxSoCFull fpga widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9762,"ysyxSoCFull fpga widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+9763,"ysyxSoCFull fpga widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9764,"ysyxSoCFull fpga widget monitor a_first", false,-1);
        tracep->declBus(c+9765,"ysyxSoCFull fpga widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9766,"ysyxSoCFull fpga widget monitor size", false,-1, 2,0);
        tracep->declBus(c+9767,"ysyxSoCFull fpga widget monitor source", false,-1, 3,0);
        tracep->declBus(c+9768,"ysyxSoCFull fpga widget monitor address", false,-1, 31,0);
        tracep->declBus(c+19201,"ysyxSoCFull fpga widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19200,"ysyxSoCFull fpga widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9769,"ysyxSoCFull fpga widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+9770,"ysyxSoCFull fpga widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9771,"ysyxSoCFull fpga widget monitor d_first", false,-1);
        tracep->declBus(c+9772,"ysyxSoCFull fpga widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9773,"ysyxSoCFull fpga widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9774,"ysyxSoCFull fpga widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9775,"ysyxSoCFull fpga widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+9776,"ysyxSoCFull fpga widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+9777,"ysyxSoCFull fpga widget monitor denied", false,-1);
        tracep->declBus(c+9778,"ysyxSoCFull fpga widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+9779,"ysyxSoCFull fpga widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+9781,"ysyxSoCFull fpga widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+9783,"ysyxSoCFull fpga widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9784,"ysyxSoCFull fpga widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9785,"ysyxSoCFull fpga widget monitor a_first_1", false,-1);
        tracep->declBus(c+9786,"ysyxSoCFull fpga widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9787,"ysyxSoCFull fpga widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9788,"ysyxSoCFull fpga widget monitor d_first_1", false,-1);
        tracep->declBus(c+16284,"ysyxSoCFull fpga widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16285,"ysyxSoCFull fpga widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16286,"ysyxSoCFull fpga widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16287,"ysyxSoCFull fpga widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16288,"ysyxSoCFull fpga widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19394,"ysyxSoCFull fpga widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16289,"ysyxSoCFull fpga widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16290,"ysyxSoCFull fpga widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19395,"ysyxSoCFull fpga widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16292,"ysyxSoCFull fpga widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+9789,"ysyxSoCFull fpga widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+9790,"ysyxSoCFull fpga widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+9791,"ysyxSoCFull fpga widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+9793,"ysyxSoCFull fpga widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+9794,"ysyxSoCFull fpga widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+9795,"ysyxSoCFull fpga widget monitor d_first_2", false,-1);
        tracep->declBus(c+16294,"ysyxSoCFull fpga widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16295,"ysyxSoCFull fpga widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16296,"ysyxSoCFull fpga widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+9796,"ysyxSoCFull fpga widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+55,"ysyxSoCFull fpga widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+56,"ysyxSoCFull fpga widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga widget repeated_repeater clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga widget repeated_repeater reset", false,-1);
        tracep->declBit(c+9699,"ysyxSoCFull fpga widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+18901,"ysyxSoCFull fpga widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+3688,"ysyxSoCFull fpga widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3691,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3692,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+3693,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3694,"ysyxSoCFull fpga widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+18900,"ysyxSoCFull fpga widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull fpga widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+9700,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+9701,"ysyxSoCFull fpga widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+9797,"ysyxSoCFull fpga widget repeated_repeater full", false,-1);
        tracep->declBus(c+9798,"ysyxSoCFull fpga widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9799,"ysyxSoCFull fpga widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+9800,"ysyxSoCFull fpga widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+9801,"ysyxSoCFull fpga widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+9802,"ysyxSoCFull fpga widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+9803,"ysyxSoCFull fpga widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 reset", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+15326,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15327,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15328,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+15330,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15331,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15333,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15334,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+19850,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19846,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+15335,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15327,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15328,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+19850,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19848,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19846,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+15336,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15327,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15328,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+15330,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15331,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15333,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15334,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+19850,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19846,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+15337,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18370,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15327,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15328,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+19850,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19848,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19846,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+9805,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+9806,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+9807,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+9808,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+9809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+9812,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+9813,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+9814,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+9817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+9818,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+9819,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9820,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9821,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+9822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+9823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+9824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9826,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+9827,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+9828,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+9829,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9830,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9831,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+9832,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+9833,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+9834,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9835,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9836,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+9837,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+9838,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+19949,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19950,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19951,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+9839,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+9840,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+9841,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+9842,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+19955,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19956,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19957,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+9843,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+9844,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+19958,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19959,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19960,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+9845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+9846,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+19961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+9847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+9848,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+19964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+9849,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+9850,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+19967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+9851,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+9852,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+19970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19971,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19972,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+9853,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+9854,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+19973,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19974,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19975,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+9855,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+9856,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+9857,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+9858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+9859,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9861,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+9862,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+9863,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+9864,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9865,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9866,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+9867,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+9868,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+9869,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9870,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9871,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+9872,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+9873,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+9874,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9875,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9876,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+9877,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+9878,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+9879,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9880,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9881,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+9882,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+9883,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+9884,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9885,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9886,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+9887,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+9888,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+19976,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+9889,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+9890,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+19979,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19980,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19981,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+9891,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+9892,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+19982,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19983,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19984,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+9893,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+9894,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+19985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+9895,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+9896,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+19988,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19989,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19990,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+9897,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+9898,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+19991,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19992,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+9899,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+9900,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+19994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19995,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19996,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+9901,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+9902,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+19997,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19998,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19999,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+9903,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+9904,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+20000,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+18548,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+18551,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+18552,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+18553,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+18554,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+18555,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+18556,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+18557,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+18558,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+18559,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+18560,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+18562,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+18563,"ysyxSoCFull asic chipMaster axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+18548,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+18551,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+18552,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+18553,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+18554,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+18555,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+18556,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+18557,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+18558,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+18559,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+18560,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+18562,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+18563,"ysyxSoCFull asic chipMaster axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+9805,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+9806,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20003+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9905,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9906,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20020+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9905,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9906,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20037+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+174,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9905,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9906,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9906,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9905,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9907,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+9908,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+9909,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+9910,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+9911,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+9912,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+9807,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+9808,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+9809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20054+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9809,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9913,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9914,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20071+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9913,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9914,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20088+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9913,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9914,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9914,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9913,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9915,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+9916,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+9917,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+9918,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+9919,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+9920,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+9812,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+9813,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+9814,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20105+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9814,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9921,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9922,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20122+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9815,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9921,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9922,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20139+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9816,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9921,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9922,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9922,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9921,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9923,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+9924,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+9925,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+9926,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+9927,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+9928,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+9817,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+9818,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+9819,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9820,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9821,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20156+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9819,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9929,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9930,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20173+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9820,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9929,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9930,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20190+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9821,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9929,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9930,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9930,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9929,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9931,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+9932,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+9933,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+9934,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+9935,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+9936,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+9822,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+9823,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+9824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9826,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20207+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9824,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9937,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9938,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20224+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9825,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9937,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9938,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20241+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9826,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9937,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9938,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9938,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9937,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9939,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+9940,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+9941,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+9942,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+9943,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+9944,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+9827,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+9828,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+9829,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9830,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9831,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20258+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9829,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9945,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9946,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20275+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9830,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9945,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9946,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20292+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9831,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9945,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9946,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9946,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9945,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9947,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+9948,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+9949,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+9950,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+9951,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+9952,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+9832,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+9833,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+9834,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9835,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9836,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20309+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9834,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20326+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9835,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20343+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9836,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9955,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+9956,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+9957,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+9958,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+9959,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+9960,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+9837,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+9838,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+19949,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19950,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19951,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20360+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19949,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20361+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19950,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20362+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19951,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9838,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+9837,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+9839,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+9840,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20363+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20364+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19953,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20365+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19954,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9840,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+9839,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+9841,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+9842,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+19955,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19956,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19957,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20366+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19955,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20367+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19956,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20368+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19957,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9842,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+9841,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+9843,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+9844,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+19958,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19959,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19960,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20369+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19958,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20370+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19959,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20371+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19960,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9844,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+9843,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+9845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+9846,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+19961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20372+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20373+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20374+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9846,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+9845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+9847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+9848,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+19964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20375+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20376+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20377+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9848,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+9847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+9849,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+9850,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+19967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20378+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20379+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20380+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9850,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+9849,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+9851,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+9852,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+19970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19971,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19972,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20381+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20382+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19971,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20383+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19972,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9852,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+9851,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+9853,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+9854,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+19973,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19974,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19975,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20384+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19973,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20385+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19974,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20386+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19975,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9854,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+9853,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+9855,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+9856,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20387+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20404+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20421+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9962,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9961,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9963,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+9964,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+9965,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+9966,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+9967,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+9968,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+9857,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+9858,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+9859,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9861,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20438+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9859,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20455+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9860,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20472+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9861,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9970,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9969,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9971,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+9972,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+9973,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+9974,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+9975,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+9976,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+9862,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+9863,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+9864,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9865,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9866,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20489+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9864,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20506+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9865,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20523+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9866,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9979,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+9980,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+9981,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+9982,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+9983,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+9984,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+9867,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+9868,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+9869,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9870,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9871,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20540+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9869,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20557+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9870,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20574+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9871,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9987,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+9988,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+9989,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+9990,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+9991,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+9992,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+9872,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+9873,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+9874,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9875,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9876,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20591+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9874,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+9994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20608+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9875,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+9994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20625+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9876,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+9993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+9994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+9994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+9993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+9995,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+9996,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+9997,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+9998,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+9999,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+10000,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+9877,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+9878,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+9879,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9880,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9881,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20642+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9879,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20659+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9880,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20676+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9881,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10003,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+10004,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+10005,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+10006,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+10007,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+10008,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+9882,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+9883,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+9884,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+9885,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+9886,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20693+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+9884,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10009,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10010,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20710+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+9885,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10009,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10010,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20727+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+9886,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10009,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10010,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10010,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10009,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10011,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+10012,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+10013,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+10014,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+10015,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+10016,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+9887,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+9888,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+19976,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20744+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19976,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20745+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19977,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20746+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19978,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9888,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+9887,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+9889,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+9890,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+19979,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19980,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19981,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20747+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19979,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20748+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19980,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20749+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19981,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9890,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+9889,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+9891,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+9892,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+19982,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19983,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19984,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20750+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19982,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20751+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19983,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20752+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19984,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9892,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+9891,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+9893,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+9894,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+19985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20753+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19985,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20754+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19986,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20755+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19987,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9894,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+9893,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+9895,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+9896,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+19988,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19989,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19990,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20756+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19988,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20757+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19989,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20758+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19990,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9896,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+9895,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+9897,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+9898,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+19991,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19992,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20759+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19991,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20760+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19992,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20761+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19993,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9898,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+9897,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+9899,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+9900,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+19994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19995,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19996,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20762+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19994,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20763+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19995,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20764+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19996,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9900,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+9899,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+9901,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+9902,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+19997,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19998,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19999,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20765+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19997,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20766+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19998,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20767+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19999,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9902,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+9901,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+9903,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+9904,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+20000,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20768+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+20000,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20769+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+20001,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20770+i*1,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+20002,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18373,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+9904,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+9903,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank reset", false,-1);
        tracep->declBit(c+15699,"ysyxSoCFull fpga axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+18884,"ysyxSoCFull fpga axi4yank auto_in_awvalid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull fpga axi4yank auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull fpga axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull fpga axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull fpga axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+18840,"ysyxSoCFull fpga axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18842,"ysyxSoCFull fpga axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15695,"ysyxSoCFull fpga axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3649,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3650,"ysyxSoCFull fpga axi4yank auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3651,"ysyxSoCFull fpga axi4yank auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15700,"ysyxSoCFull fpga axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4yank auto_in_arvalid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull fpga axi4yank auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull fpga axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull fpga axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3652,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3653,"ysyxSoCFull fpga axi4yank auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3654,"ysyxSoCFull fpga axi4yank auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull fpga axi4yank auto_out_awvalid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull fpga axi4yank auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull fpga axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull fpga axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull fpga axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+18840,"ysyxSoCFull fpga axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18842,"ysyxSoCFull fpga axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15695,"ysyxSoCFull fpga axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+18843,"ysyxSoCFull fpga axi4yank auto_out_arvalid", false,-1);
        tracep->declBus(c+18835,"ysyxSoCFull fpga axi4yank auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull fpga axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull fpga axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+10017,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10018,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+10019,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+10020,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10021,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10022,"ysyxSoCFull fpga axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+10023,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19398,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10024,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+10025,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+10026,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10027,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10028,"ysyxSoCFull fpga axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+10029,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19399,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10030,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+10031,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+10032,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10033,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10034,"ysyxSoCFull fpga axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+10035,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19400,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10036,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+10037,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+10038,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10039,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10040,"ysyxSoCFull fpga axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+10041,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+10043,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+10044,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10045,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10046,"ysyxSoCFull fpga axi4yank QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+10047,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+10049,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+10050,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10051,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10052,"ysyxSoCFull fpga axi4yank QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+19403,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10054,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+10055,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+10056,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10057,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10058,"ysyxSoCFull fpga axi4yank QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+10059,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+19404,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10060,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+10061,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+10062,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10063,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10064,"ysyxSoCFull fpga axi4yank QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+10065,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+19405,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10066,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+10067,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+10068,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10069,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10070,"ysyxSoCFull fpga axi4yank QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+10071,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+19406,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+10073,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+10074,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10075,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10076,"ysyxSoCFull fpga axi4yank QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+19407,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10078,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+10079,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+10080,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10081,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10082,"ysyxSoCFull fpga axi4yank QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+10083,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+19408,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10084,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+10085,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+10086,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10087,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10088,"ysyxSoCFull fpga axi4yank QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+10089,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+19409,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10090,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+10091,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+10092,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10093,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10094,"ysyxSoCFull fpga axi4yank QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+10095,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10096,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+10097,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+10098,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10099,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10100,"ysyxSoCFull fpga axi4yank QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+10101,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10102,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+10103,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+10104,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10105,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10106,"ysyxSoCFull fpga axi4yank QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+10107,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+19412,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10108,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+10109,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+10110,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10111,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10112,"ysyxSoCFull fpga axi4yank QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+10113,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10114,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+10115,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+10116,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10117,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10118,"ysyxSoCFull fpga axi4yank QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+10119,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10120,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+10121,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+10122,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10123,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10124,"ysyxSoCFull fpga axi4yank QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+10125,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+19415,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10126,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+10127,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+10128,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10129,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10130,"ysyxSoCFull fpga axi4yank QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+10131,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10132,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+10133,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+10134,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10135,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10136,"ysyxSoCFull fpga axi4yank QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+10137,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+19417,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10138,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+10139,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+10140,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10141,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10142,"ysyxSoCFull fpga axi4yank QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+10143,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+19418,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10144,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+10145,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+10146,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10147,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10148,"ysyxSoCFull fpga axi4yank QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+10149,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+19419,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10150,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+10151,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+10152,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10153,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10154,"ysyxSoCFull fpga axi4yank QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+10155,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+19420,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10156,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+10157,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+10158,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10159,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10160,"ysyxSoCFull fpga axi4yank QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+10161,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+19421,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10162,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+10163,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+10164,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10165,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10166,"ysyxSoCFull fpga axi4yank QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+10167,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+19422,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10168,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+10169,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+10170,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10171,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10172,"ysyxSoCFull fpga axi4yank QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+10173,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+19423,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10174,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+10175,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+10176,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10177,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10178,"ysyxSoCFull fpga axi4yank QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+10179,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+19424,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10180,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+10181,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+10182,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10183,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10184,"ysyxSoCFull fpga axi4yank QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+10185,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+19425,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10186,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+10187,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+10188,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10189,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10190,"ysyxSoCFull fpga axi4yank QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+10191,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10192,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+10193,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+10194,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10195,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10196,"ysyxSoCFull fpga axi4yank QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+10197,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+19427,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10198,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+10199,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+10200,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10201,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10202,"ysyxSoCFull fpga axi4yank QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+10203,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10204,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+10205,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+10206,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10207,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10208,"ysyxSoCFull fpga axi4yank QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19429,"ysyxSoCFull fpga axi4yank arsel_0", false,-1);
        tracep->declBit(c+19430,"ysyxSoCFull fpga axi4yank arsel_1", false,-1);
        tracep->declBit(c+19431,"ysyxSoCFull fpga axi4yank arsel_2", false,-1);
        tracep->declBit(c+19432,"ysyxSoCFull fpga axi4yank arsel_3", false,-1);
        tracep->declBit(c+19433,"ysyxSoCFull fpga axi4yank arsel_4", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull fpga axi4yank arsel_5", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull fpga axi4yank arsel_6", false,-1);
        tracep->declBit(c+19436,"ysyxSoCFull fpga axi4yank arsel_7", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull fpga axi4yank arsel_8", false,-1);
        tracep->declBit(c+19438,"ysyxSoCFull fpga axi4yank arsel_9", false,-1);
        tracep->declBit(c+19439,"ysyxSoCFull fpga axi4yank arsel_10", false,-1);
        tracep->declBit(c+19440,"ysyxSoCFull fpga axi4yank arsel_11", false,-1);
        tracep->declBit(c+19441,"ysyxSoCFull fpga axi4yank arsel_12", false,-1);
        tracep->declBit(c+19442,"ysyxSoCFull fpga axi4yank arsel_13", false,-1);
        tracep->declBit(c+19443,"ysyxSoCFull fpga axi4yank arsel_14", false,-1);
        tracep->declBit(c+19444,"ysyxSoCFull fpga axi4yank arsel_15", false,-1);
        tracep->declBit(c+10209,"ysyxSoCFull fpga axi4yank rsel_0", false,-1);
        tracep->declBit(c+10210,"ysyxSoCFull fpga axi4yank rsel_1", false,-1);
        tracep->declBit(c+10211,"ysyxSoCFull fpga axi4yank rsel_2", false,-1);
        tracep->declBit(c+10212,"ysyxSoCFull fpga axi4yank rsel_3", false,-1);
        tracep->declBit(c+10213,"ysyxSoCFull fpga axi4yank rsel_4", false,-1);
        tracep->declBit(c+10214,"ysyxSoCFull fpga axi4yank rsel_5", false,-1);
        tracep->declBit(c+10215,"ysyxSoCFull fpga axi4yank rsel_6", false,-1);
        tracep->declBit(c+10216,"ysyxSoCFull fpga axi4yank rsel_7", false,-1);
        tracep->declBit(c+10217,"ysyxSoCFull fpga axi4yank rsel_8", false,-1);
        tracep->declBit(c+10218,"ysyxSoCFull fpga axi4yank rsel_9", false,-1);
        tracep->declBit(c+10219,"ysyxSoCFull fpga axi4yank rsel_10", false,-1);
        tracep->declBit(c+10220,"ysyxSoCFull fpga axi4yank rsel_11", false,-1);
        tracep->declBit(c+10221,"ysyxSoCFull fpga axi4yank rsel_12", false,-1);
        tracep->declBit(c+10222,"ysyxSoCFull fpga axi4yank rsel_13", false,-1);
        tracep->declBit(c+10223,"ysyxSoCFull fpga axi4yank rsel_14", false,-1);
        tracep->declBit(c+10224,"ysyxSoCFull fpga axi4yank rsel_15", false,-1);
        tracep->declBit(c+19429,"ysyxSoCFull fpga axi4yank awsel_0", false,-1);
        tracep->declBit(c+19430,"ysyxSoCFull fpga axi4yank awsel_1", false,-1);
        tracep->declBit(c+19431,"ysyxSoCFull fpga axi4yank awsel_2", false,-1);
        tracep->declBit(c+19432,"ysyxSoCFull fpga axi4yank awsel_3", false,-1);
        tracep->declBit(c+19433,"ysyxSoCFull fpga axi4yank awsel_4", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull fpga axi4yank awsel_5", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull fpga axi4yank awsel_6", false,-1);
        tracep->declBit(c+19436,"ysyxSoCFull fpga axi4yank awsel_7", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull fpga axi4yank awsel_8", false,-1);
        tracep->declBit(c+19438,"ysyxSoCFull fpga axi4yank awsel_9", false,-1);
        tracep->declBit(c+19439,"ysyxSoCFull fpga axi4yank awsel_10", false,-1);
        tracep->declBit(c+19440,"ysyxSoCFull fpga axi4yank awsel_11", false,-1);
        tracep->declBit(c+19441,"ysyxSoCFull fpga axi4yank awsel_12", false,-1);
        tracep->declBit(c+19442,"ysyxSoCFull fpga axi4yank awsel_13", false,-1);
        tracep->declBit(c+19443,"ysyxSoCFull fpga axi4yank awsel_14", false,-1);
        tracep->declBit(c+19444,"ysyxSoCFull fpga axi4yank awsel_15", false,-1);
        tracep->declBit(c+10225,"ysyxSoCFull fpga axi4yank bsel_0", false,-1);
        tracep->declBit(c+10226,"ysyxSoCFull fpga axi4yank bsel_1", false,-1);
        tracep->declBit(c+10227,"ysyxSoCFull fpga axi4yank bsel_2", false,-1);
        tracep->declBit(c+10228,"ysyxSoCFull fpga axi4yank bsel_3", false,-1);
        tracep->declBit(c+10229,"ysyxSoCFull fpga axi4yank bsel_4", false,-1);
        tracep->declBit(c+10230,"ysyxSoCFull fpga axi4yank bsel_5", false,-1);
        tracep->declBit(c+10231,"ysyxSoCFull fpga axi4yank bsel_6", false,-1);
        tracep->declBit(c+10232,"ysyxSoCFull fpga axi4yank bsel_7", false,-1);
        tracep->declBit(c+10233,"ysyxSoCFull fpga axi4yank bsel_8", false,-1);
        tracep->declBit(c+10234,"ysyxSoCFull fpga axi4yank bsel_9", false,-1);
        tracep->declBit(c+10235,"ysyxSoCFull fpga axi4yank bsel_10", false,-1);
        tracep->declBit(c+10236,"ysyxSoCFull fpga axi4yank bsel_11", false,-1);
        tracep->declBit(c+10237,"ysyxSoCFull fpga axi4yank bsel_12", false,-1);
        tracep->declBit(c+10238,"ysyxSoCFull fpga axi4yank bsel_13", false,-1);
        tracep->declBit(c+10239,"ysyxSoCFull fpga axi4yank bsel_14", false,-1);
        tracep->declBit(c+10240,"ysyxSoCFull fpga axi4yank bsel_15", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+10017,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10018,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+10019,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+10020,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10021,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10022,"ysyxSoCFull fpga axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10241+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10020,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10258,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10259,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16298,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10260+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10021,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10258,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10259,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16298,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10277+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10022,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10258,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10259,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16298,"ysyxSoCFull fpga axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10259,"ysyxSoCFull fpga axi4yank QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10258,"ysyxSoCFull fpga axi4yank QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10294,"ysyxSoCFull fpga axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+10295,"ysyxSoCFull fpga axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+10296,"ysyxSoCFull fpga axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+10297,"ysyxSoCFull fpga axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull fpga axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+10298,"ysyxSoCFull fpga axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+10299,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap", false,-1);
        tracep->declBit(c+10300,"ysyxSoCFull fpga axi4yank QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+10023,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19398,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10024,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+10025,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+10026,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10027,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10028,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10301+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10026,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10318,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10319,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16299,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10320+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10027,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10318,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10319,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16299,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10337+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10028,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10318,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10319,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16299,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10319,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10318,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10354,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+10355,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+10356,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+10357,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+10358,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+10359,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+10360,"ysyxSoCFull fpga axi4yank QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+10029,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19399,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10030,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+10031,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+10032,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10033,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10034,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10361+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10032,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10378,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10379,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16300,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10380+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10033,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10378,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10379,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16300,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10397+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10034,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10378,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10379,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16300,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10379,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10378,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10414,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+10415,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+10416,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+10417,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+10418,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+10419,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+10420,"ysyxSoCFull fpga axi4yank QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+10035,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19400,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10036,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+10037,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+10038,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10039,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10040,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10421+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10038,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10438,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10439,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16301,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10440+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10039,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10438,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10439,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16301,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10457+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10040,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10438,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10439,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16301,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10439,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10438,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10474,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+10475,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+10476,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+10477,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19448,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+10478,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+10479,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+10480,"ysyxSoCFull fpga axi4yank QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+10041,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10042,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+10043,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+10044,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10045,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10046,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10481+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10044,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10498,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10499,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16302,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10500+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10045,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10498,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10499,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16302,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10517+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10046,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10498,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10499,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16302,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10499,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10498,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10534,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+10535,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+10536,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+10537,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+19449,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+10538,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+10539,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+10540,"ysyxSoCFull fpga axi4yank QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+10047,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10048,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+10049,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+10050,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10051,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10052,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10541+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10050,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10558,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10559,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16303,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10560+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10051,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10558,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10559,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16303,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10577+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10052,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10558,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10559,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16303,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10559,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10558,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10594,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+10595,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+10596,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+10597,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+10598,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+10599,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+10600,"ysyxSoCFull fpga axi4yank QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+10053,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+19403,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10054,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+10055,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+10056,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10057,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10058,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10601+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10056,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10618,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10619,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16304,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10620+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10057,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10618,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10619,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16304,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10637+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10058,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10618,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10619,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16304,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10619,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10618,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10654,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+10655,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+10656,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+10657,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+19451,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+10658,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+10659,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+10660,"ysyxSoCFull fpga axi4yank QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+10059,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+19404,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10060,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+10061,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+10062,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10063,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10064,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10661+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10062,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16305,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10662+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10063,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16305,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10663+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10064,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16305,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10061,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+10059,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+19452,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+10664,"ysyxSoCFull fpga axi4yank QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+10065,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+19405,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10066,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+10067,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+10068,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10069,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10070,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10665+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10068,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16306,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10666+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10069,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16306,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10667+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10070,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16306,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10067,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+10065,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+19453,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+10668,"ysyxSoCFull fpga axi4yank QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+10071,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+19406,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10072,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+10073,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+10074,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10075,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10076,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10669+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10074,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16307,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10670+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10075,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16307,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10671+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10076,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16307,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10073,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+10071,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+19454,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+10672,"ysyxSoCFull fpga axi4yank QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+19407,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10078,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+10079,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+10080,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10081,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10082,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10673+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10080,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16308,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10674+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10081,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16308,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10675+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10082,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16308,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10079,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+10077,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+19455,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+10676,"ysyxSoCFull fpga axi4yank QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+10083,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+19408,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10084,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+10085,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+10086,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10087,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10088,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10677+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10086,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16309,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10678+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10087,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16309,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10679+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10088,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16309,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10085,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+10083,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+19456,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+10680,"ysyxSoCFull fpga axi4yank QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+10089,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+19409,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10090,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+10091,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+10092,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10093,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10094,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10681+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10092,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16310,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10682+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10093,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16310,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10683+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10094,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16310,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10091,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+10089,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+19457,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+10684,"ysyxSoCFull fpga axi4yank QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+10095,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10096,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+10097,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+10098,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10099,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10100,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10685+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10098,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16311,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10686+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10099,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16311,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10687+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10100,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16311,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10097,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+10095,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+19458,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+10688,"ysyxSoCFull fpga axi4yank QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+10101,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10102,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+10103,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+10104,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10105,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10106,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10689+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10104,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16312,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10690+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10105,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16312,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10691+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10106,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16312,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10103,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+10101,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+19459,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+10692,"ysyxSoCFull fpga axi4yank QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+10107,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+19412,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10108,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+10109,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+10110,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10111,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10112,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10693+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10110,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16313,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10694+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10111,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16313,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+10695+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10112,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16313,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10109,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+10107,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+10696,"ysyxSoCFull fpga axi4yank QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+10113,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10114,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+10115,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+10116,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10117,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10118,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10697+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10116,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10714,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10715,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16314,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10716+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10117,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10714,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10715,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16314,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10733+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10118,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10714,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10715,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16314,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10715,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10714,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10750,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+10751,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+10752,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+10753,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+19461,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+10754,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+10755,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+10756,"ysyxSoCFull fpga axi4yank QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+10119,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10120,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+10121,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+10122,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10123,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10124,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10757+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10122,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10774,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10775,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16315,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10776+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10123,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10774,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10775,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16315,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10793+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10124,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10774,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10775,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16315,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10775,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10774,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10810,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+10811,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+10812,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+10813,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+19462,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+10814,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+10815,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+10816,"ysyxSoCFull fpga axi4yank QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+10125,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+19415,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10126,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+10127,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+10128,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10129,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10130,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10817+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10128,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10834,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10835,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16316,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10836+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10129,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10834,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10835,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16316,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10853+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10130,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10834,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10835,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16316,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10835,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10834,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10870,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+10871,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+10872,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+10873,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+19463,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+10874,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+10875,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+10876,"ysyxSoCFull fpga axi4yank QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+10131,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10132,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+10133,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+10134,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10135,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10136,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10877+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10134,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10894,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10895,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16317,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10896+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10135,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10894,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10895,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16317,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10913+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10136,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10894,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10895,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16317,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10895,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10894,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10930,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+10931,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+10932,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+10933,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+19464,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+10934,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+10935,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+10936,"ysyxSoCFull fpga axi4yank QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+10137,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+19417,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10138,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+10139,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+10140,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10141,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10142,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10937+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10140,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10954,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+10955,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16318,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10956+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10141,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10954,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+10955,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16318,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+10973+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10142,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+10954,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+10955,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16318,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+10955,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+10954,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+10990,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+10991,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+10992,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+10993,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+19465,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+10994,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+10995,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+10996,"ysyxSoCFull fpga axi4yank QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+10143,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+19418,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10144,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+10145,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+10146,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10147,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10148,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+10997+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10146,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11014,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11015,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16319,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11016+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10147,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11014,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11015,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16319,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11033+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10148,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11014,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11015,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16319,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11015,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11014,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11050,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+11051,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+11052,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+11053,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+19466,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+11054,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+11055,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+11056,"ysyxSoCFull fpga axi4yank QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+10149,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+19419,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10150,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+10151,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+10152,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10153,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10154,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11057+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10152,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11074,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11075,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16320,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+11076+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10153,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11074,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11075,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16320,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+11093+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10154,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11074,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11075,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16320,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+11075,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+11074,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+11110,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+11111,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+11112,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+11113,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+19467,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+11114,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+11115,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+11116,"ysyxSoCFull fpga axi4yank QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+10155,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+19420,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10156,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+10157,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+10158,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10159,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10160,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11117+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10158,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16321,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11118+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10159,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16321,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11119+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10160,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16321,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10157,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+10155,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+19468,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+11120,"ysyxSoCFull fpga axi4yank QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+10161,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+19421,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10162,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+10163,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+10164,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10165,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10166,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11121+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10164,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16322,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11122+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10165,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16322,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11123+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10166,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16322,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10163,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+10161,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+11124,"ysyxSoCFull fpga axi4yank QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+10167,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+19422,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10168,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+10169,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+10170,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10171,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10172,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11125+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10170,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16323,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11126+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10171,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16323,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11127+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10172,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16323,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10169,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+10167,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+11128,"ysyxSoCFull fpga axi4yank QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+10173,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+19423,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10174,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+10175,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+10176,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10177,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10178,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11129+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10176,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16324,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11130+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10177,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16324,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11131+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10178,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16324,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10175,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+10173,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+11132,"ysyxSoCFull fpga axi4yank QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+10179,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+19424,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10180,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+10181,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+10182,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10183,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10184,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11133+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10182,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16325,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11134+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10183,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16325,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11135+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10184,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16325,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10181,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+10179,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+19472,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+11136,"ysyxSoCFull fpga axi4yank QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+10185,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+19425,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10186,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+10187,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+10188,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10189,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10190,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11137+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10188,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16326,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11138+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10189,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16326,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11139+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10190,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16326,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10187,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+10185,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+19473,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+11140,"ysyxSoCFull fpga axi4yank QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+10191,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10192,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+10193,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+10194,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10195,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10196,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11141+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10194,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16327,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11142+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10195,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16327,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11143+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10196,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16327,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10193,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+10191,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+19474,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+11144,"ysyxSoCFull fpga axi4yank QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+10197,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+19427,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10198,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+10199,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+10200,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10201,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10202,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11145+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10200,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16328,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11146+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10201,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16328,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11147+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10202,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16328,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10199,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+10197,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+19475,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+11148,"ysyxSoCFull fpga axi4yank QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+10203,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+10204,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+10205,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+10206,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+10207,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+10208,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11149+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+10206,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18885,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16329,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11150+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+10207,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18886,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16329,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11151+i*1,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+10208,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16329,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+10205,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+10203,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+19476,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+11152,"ysyxSoCFull fpga axi4yank QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster tl2axi4 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster tl2axi4 reset", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+18366,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+18355,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18356,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18357,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18358,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18359,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18360,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18361,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19848,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+140,"ysyxSoCFull asic chipMaster tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+15326,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+18374,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+15327,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15328,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+15330,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15331,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15333,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15334,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+19846,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+15335,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+18374,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+15327,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15328,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+19848,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19846,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+18564,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18366,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18355,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18356,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18357,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18358,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18359,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18360,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11153,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11154,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11155,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11156,"ysyxSoCFull asic chipMaster tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+11157,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+18565,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18361,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18360,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18566,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+15330,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+15331,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15333,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15334,"ysyxSoCFull asic chipMaster tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+11158,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+18567,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+18568,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18359,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18569,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18570,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18571,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18358,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+15640,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18374,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+15327,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+15328,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15641,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull asic chipMaster tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+11159,"ysyxSoCFull asic chipMaster tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+11160,"ysyxSoCFull asic chipMaster tl2axi4 idle_6", false,-1);
        tracep->declBit(c+11161,"ysyxSoCFull asic chipMaster tl2axi4 write_6", false,-1);
        tracep->declBit(c+15642,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+18572,"ysyxSoCFull asic chipMaster tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+11162,"ysyxSoCFull asic chipMaster tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+11163,"ysyxSoCFull asic chipMaster tl2axi4 idle_5", false,-1);
        tracep->declBit(c+11164,"ysyxSoCFull asic chipMaster tl2axi4 write_5", false,-1);
        tracep->declBit(c+15643,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+18573,"ysyxSoCFull asic chipMaster tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+11165,"ysyxSoCFull asic chipMaster tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+11166,"ysyxSoCFull asic chipMaster tl2axi4 idle_4", false,-1);
        tracep->declBit(c+11167,"ysyxSoCFull asic chipMaster tl2axi4 write_4", false,-1);
        tracep->declBit(c+15644,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+18574,"ysyxSoCFull asic chipMaster tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+11168,"ysyxSoCFull asic chipMaster tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+11169,"ysyxSoCFull asic chipMaster tl2axi4 idle_3", false,-1);
        tracep->declBit(c+11170,"ysyxSoCFull asic chipMaster tl2axi4 write_3", false,-1);
        tracep->declBit(c+15645,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+18575,"ysyxSoCFull asic chipMaster tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+11171,"ysyxSoCFull asic chipMaster tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+11172,"ysyxSoCFull asic chipMaster tl2axi4 idle_2", false,-1);
        tracep->declBit(c+11173,"ysyxSoCFull asic chipMaster tl2axi4 write_2", false,-1);
        tracep->declBit(c+15646,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+18576,"ysyxSoCFull asic chipMaster tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+11174,"ysyxSoCFull asic chipMaster tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+11175,"ysyxSoCFull asic chipMaster tl2axi4 idle_1", false,-1);
        tracep->declBit(c+11176,"ysyxSoCFull asic chipMaster tl2axi4 write_1", false,-1);
        tracep->declBit(c+15647,"ysyxSoCFull asic chipMaster tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+18577,"ysyxSoCFull asic chipMaster tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+11177,"ysyxSoCFull asic chipMaster tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+11178,"ysyxSoCFull asic chipMaster tl2axi4 idle", false,-1);
        tracep->declBit(c+11179,"ysyxSoCFull asic chipMaster tl2axi4 write", false,-1);
        tracep->declBit(c+15648,"ysyxSoCFull asic chipMaster tl2axi4 mismatch", false,-1);
        tracep->declBit(c+18578,"ysyxSoCFull asic chipMaster tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+11180,"ysyxSoCFull asic chipMaster tl2axi4 count_23", false,-1);
        tracep->declBit(c+11181,"ysyxSoCFull asic chipMaster tl2axi4 idle_22", false,-1);
        tracep->declBit(c+11182,"ysyxSoCFull asic chipMaster tl2axi4 count_22", false,-1);
        tracep->declBit(c+11183,"ysyxSoCFull asic chipMaster tl2axi4 idle_21", false,-1);
        tracep->declBit(c+11184,"ysyxSoCFull asic chipMaster tl2axi4 count_21", false,-1);
        tracep->declBit(c+11185,"ysyxSoCFull asic chipMaster tl2axi4 idle_20", false,-1);
        tracep->declBit(c+11186,"ysyxSoCFull asic chipMaster tl2axi4 count_20", false,-1);
        tracep->declBit(c+11187,"ysyxSoCFull asic chipMaster tl2axi4 idle_19", false,-1);
        tracep->declBit(c+11188,"ysyxSoCFull asic chipMaster tl2axi4 count_19", false,-1);
        tracep->declBit(c+11189,"ysyxSoCFull asic chipMaster tl2axi4 idle_18", false,-1);
        tracep->declBit(c+11190,"ysyxSoCFull asic chipMaster tl2axi4 count_18", false,-1);
        tracep->declBit(c+11191,"ysyxSoCFull asic chipMaster tl2axi4 idle_17", false,-1);
        tracep->declBit(c+11192,"ysyxSoCFull asic chipMaster tl2axi4 count_17", false,-1);
        tracep->declBit(c+11193,"ysyxSoCFull asic chipMaster tl2axi4 idle_16", false,-1);
        tracep->declBit(c+11194,"ysyxSoCFull asic chipMaster tl2axi4 count_16", false,-1);
        tracep->declBit(c+11195,"ysyxSoCFull asic chipMaster tl2axi4 idle_15", false,-1);
        tracep->declBit(c+11196,"ysyxSoCFull asic chipMaster tl2axi4 count_15", false,-1);
        tracep->declBit(c+11197,"ysyxSoCFull asic chipMaster tl2axi4 idle_14", false,-1);
        tracep->declBit(c+11198,"ysyxSoCFull asic chipMaster tl2axi4 count_14", false,-1);
        tracep->declBit(c+11199,"ysyxSoCFull asic chipMaster tl2axi4 idle_13", false,-1);
        tracep->declBit(c+11200,"ysyxSoCFull asic chipMaster tl2axi4 count_13", false,-1);
        tracep->declBit(c+11201,"ysyxSoCFull asic chipMaster tl2axi4 idle_12", false,-1);
        tracep->declBit(c+11202,"ysyxSoCFull asic chipMaster tl2axi4 count_12", false,-1);
        tracep->declBit(c+11203,"ysyxSoCFull asic chipMaster tl2axi4 idle_11", false,-1);
        tracep->declBit(c+11204,"ysyxSoCFull asic chipMaster tl2axi4 count_11", false,-1);
        tracep->declBit(c+11205,"ysyxSoCFull asic chipMaster tl2axi4 idle_10", false,-1);
        tracep->declBit(c+11206,"ysyxSoCFull asic chipMaster tl2axi4 count_10", false,-1);
        tracep->declBit(c+11207,"ysyxSoCFull asic chipMaster tl2axi4 idle_9", false,-1);
        tracep->declBit(c+11208,"ysyxSoCFull asic chipMaster tl2axi4 count_9", false,-1);
        tracep->declBit(c+11209,"ysyxSoCFull asic chipMaster tl2axi4 idle_8", false,-1);
        tracep->declBit(c+11210,"ysyxSoCFull asic chipMaster tl2axi4 count_8", false,-1);
        tracep->declBit(c+11211,"ysyxSoCFull asic chipMaster tl2axi4 idle_7", false,-1);
        tracep->declBus(c+11212,"ysyxSoCFull asic chipMaster tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+11213,"ysyxSoCFull asic chipMaster tl2axi4 a_first", false,-1);
        tracep->declBit(c+18579,"ysyxSoCFull asic chipMaster tl2axi4 stall", false,-1);
        tracep->declBit(c+11214,"ysyxSoCFull asic chipMaster tl2axi4 doneAW", false,-1);
        tracep->declBit(c+11158,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+11157,"ysyxSoCFull asic chipMaster tl2axi4 out_wready", false,-1);
        tracep->declBit(c+18580,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull asic chipMaster tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+18581,"ysyxSoCFull asic chipMaster tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+11215,"ysyxSoCFull asic chipMaster tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+15649,"ysyxSoCFull asic chipMaster tl2axi4 a_last", false,-1);
        tracep->declBit(c+15641,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+15640,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+18582,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+18583,"ysyxSoCFull asic chipMaster tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+11216,"ysyxSoCFull asic chipMaster tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+11217,"ysyxSoCFull asic chipMaster tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+11216,"ysyxSoCFull asic chipMaster tl2axi4 r_wins", false,-1);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+11218,"ysyxSoCFull asic chipMaster tl2axi4 r_first", false,-1);
        tracep->declBit(c+11219,"ysyxSoCFull asic chipMaster tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 b_denied", false,-1);
        tracep->declBit(c+11220,"ysyxSoCFull asic chipMaster tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+11221,"ysyxSoCFull asic chipMaster tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+11222,"ysyxSoCFull asic chipMaster tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+18584,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+18585,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+18586,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+18587,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+18588,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+18589,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+18590,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+18591,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+18592,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+18593,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+18594,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+18595,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+18596,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+18597,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+18598,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+18599,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+18600,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+18601,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+18602,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+18603,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+18604,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+18605,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+18606,"ysyxSoCFull asic chipMaster tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+11223,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+11224,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+11225,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+11226,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+11227,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+11228,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+11229,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+11230,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+11231,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+11232,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+11233,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+11234,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+11235,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+11236,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+11237,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+11238,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+11239,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+11240,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+11241,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+11242,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+11243,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+11244,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+11245,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+11246,"ysyxSoCFull asic chipMaster tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+11247,"ysyxSoCFull asic chipMaster tl2axi4 d_last", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull asic chipMaster tl2axi4 inc", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster tl2axi4 inc_1", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_1", false,-1);
        tracep->declBit(c+18609,"ysyxSoCFull asic chipMaster tl2axi4 inc_2", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_2", false,-1);
        tracep->declBit(c+18610,"ysyxSoCFull asic chipMaster tl2axi4 inc_3", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_3", false,-1);
        tracep->declBit(c+18611,"ysyxSoCFull asic chipMaster tl2axi4 inc_4", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_4", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull asic chipMaster tl2axi4 inc_5", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_5", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull asic chipMaster tl2axi4 inc_6", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_6", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull asic chipMaster tl2axi4 inc_7", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_7", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull asic chipMaster tl2axi4 inc_8", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_8", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull asic chipMaster tl2axi4 inc_9", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_9", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster tl2axi4 inc_10", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_10", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull asic chipMaster tl2axi4 inc_11", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_11", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull asic chipMaster tl2axi4 inc_12", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_12", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull asic chipMaster tl2axi4 inc_13", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_13", false,-1);
        tracep->declBit(c+18621,"ysyxSoCFull asic chipMaster tl2axi4 inc_14", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_14", false,-1);
        tracep->declBit(c+18622,"ysyxSoCFull asic chipMaster tl2axi4 inc_15", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_15", false,-1);
        tracep->declBit(c+18623,"ysyxSoCFull asic chipMaster tl2axi4 inc_16", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_16", false,-1);
        tracep->declBit(c+18624,"ysyxSoCFull asic chipMaster tl2axi4 inc_17", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_17", false,-1);
        tracep->declBit(c+18625,"ysyxSoCFull asic chipMaster tl2axi4 inc_18", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_18", false,-1);
        tracep->declBit(c+18626,"ysyxSoCFull asic chipMaster tl2axi4 inc_19", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_19", false,-1);
        tracep->declBit(c+18627,"ysyxSoCFull asic chipMaster tl2axi4 inc_20", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_20", false,-1);
        tracep->declBit(c+18628,"ysyxSoCFull asic chipMaster tl2axi4 inc_21", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_21", false,-1);
        tracep->declBit(c+18629,"ysyxSoCFull asic chipMaster tl2axi4 inc_22", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 dec_22", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+18564,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18366,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18355,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18356,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18357,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18358,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18359,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18360,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+108,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11153,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11154,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11155,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11156,"ysyxSoCFull asic chipMaster tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18509,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+18391,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18392,"ysyxSoCFull asic chipMaster tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+18393,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18394,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18395,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+18396,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+18397,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+18630,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18400,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18632,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18633,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18634,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18635,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18636,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18637,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18638,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18639,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+18411,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18412,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18640,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18641,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18642,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18643,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18644,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18645,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18646,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18647,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18648,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18649,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18650,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18651,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18652,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18653,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18654,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18655,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18656,"ysyxSoCFull asic chipMaster tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+11248,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+18430,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18431,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11249,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+11250,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11251,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+11252,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11253,"ysyxSoCFull asic chipMaster tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+11254,"ysyxSoCFull asic chipMaster tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+11255,"ysyxSoCFull asic chipMaster tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+11256,"ysyxSoCFull asic chipMaster tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+11257,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11258,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+11259,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11260,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+20771,"ysyxSoCFull asic chipMaster tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+20772,"ysyxSoCFull asic chipMaster tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+20773,"ysyxSoCFull asic chipMaster tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+20774,"ysyxSoCFull asic chipMaster tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+11261,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+11265,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+11281,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+11297,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11298,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11299,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+11300,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11301,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11302,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+18657,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15650,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15651,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15652,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+19861,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+19861,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15656,"ysyxSoCFull asic chipMaster tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+11303,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+11304,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15657,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+20775,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15673,"ysyxSoCFull asic chipMaster tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+11305,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+11306,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+11310,"ysyxSoCFull asic chipMaster tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+11326,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+11327,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+11328,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+19861,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+11329,"ysyxSoCFull asic chipMaster tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+20775,"ysyxSoCFull asic chipMaster tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+11330,"ysyxSoCFull asic chipMaster tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+57,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+58,"ysyxSoCFull asic chipMaster tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster tl2axi4 deq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster tl2axi4 deq reset", false,-1);
        tracep->declBit(c+11157,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+18565,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18361,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18360,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+18566,"ysyxSoCFull asic chipMaster tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+15330,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+15331,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15333,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15334,"ysyxSoCFull asic chipMaster tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+11331+i*2,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11333,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18361,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11335+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+11336,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18360,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11337+i*1,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+11338,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18566,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+11339,"ysyxSoCFull asic chipMaster tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+11157,"ysyxSoCFull asic chipMaster tl2axi4 deq empty", false,-1);
        tracep->declBit(c+18661,"ysyxSoCFull asic chipMaster tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+11158,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+18567,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+18568,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18359,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18569,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18570,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18571,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18358,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18431,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+15640,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18374,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+15327,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+15328,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+15329,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18372,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15641,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11340+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+11341,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18568,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11342+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+11343,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18359,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11344+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+11345,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18569,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11346+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+11347,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18570,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11348+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+11349,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11350+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11351,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18571,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11352+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11353,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18358,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11354+i*1,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+11355,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+11356,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+11158,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+18662,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga tl2axi4 reset", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull fpga tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+18846,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18847,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18855,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18851,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18852,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull fpga tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3607,"ysyxSoCFull fpga tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+3608,"ysyxSoCFull fpga tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3610,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3611,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3612,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3613,"ysyxSoCFull fpga tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+15699,"ysyxSoCFull fpga tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+18884,"ysyxSoCFull fpga tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull fpga tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull fpga tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull fpga tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+18840,"ysyxSoCFull fpga tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18842,"ysyxSoCFull fpga tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15695,"ysyxSoCFull fpga tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+3655,"ysyxSoCFull fpga tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3649,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3650,"ysyxSoCFull fpga tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15700,"ysyxSoCFull fpga tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull fpga tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull fpga tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+3656,"ysyxSoCFull fpga tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3652,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3653,"ysyxSoCFull fpga tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+19477,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18846,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18847,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18855,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18851,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3568,"ysyxSoCFull fpga tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3607,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+11357,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11358,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11359,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11360,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11361,"ysyxSoCFull fpga tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+11362,"ysyxSoCFull fpga tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+19478,"ysyxSoCFull fpga tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18851,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19479,"ysyxSoCFull fpga tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull fpga tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+18840,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18842,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15695,"ysyxSoCFull fpga tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+11363,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+19480,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+19481,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19482,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19483,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19484,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18976,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+19485,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+19486,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19487,"ysyxSoCFull fpga tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+11364,"ysyxSoCFull fpga tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+11365,"ysyxSoCFull fpga tl2axi4 idle_6", false,-1);
        tracep->declBit(c+11366,"ysyxSoCFull fpga tl2axi4 write_6", false,-1);
        tracep->declBit(c+16330,"ysyxSoCFull fpga tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+19488,"ysyxSoCFull fpga tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+11367,"ysyxSoCFull fpga tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+11368,"ysyxSoCFull fpga tl2axi4 idle_5", false,-1);
        tracep->declBit(c+11369,"ysyxSoCFull fpga tl2axi4 write_5", false,-1);
        tracep->declBit(c+16331,"ysyxSoCFull fpga tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+19489,"ysyxSoCFull fpga tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+11370,"ysyxSoCFull fpga tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+11371,"ysyxSoCFull fpga tl2axi4 idle_4", false,-1);
        tracep->declBit(c+11372,"ysyxSoCFull fpga tl2axi4 write_4", false,-1);
        tracep->declBit(c+16332,"ysyxSoCFull fpga tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+19490,"ysyxSoCFull fpga tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+11373,"ysyxSoCFull fpga tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+11374,"ysyxSoCFull fpga tl2axi4 idle_3", false,-1);
        tracep->declBit(c+11375,"ysyxSoCFull fpga tl2axi4 write_3", false,-1);
        tracep->declBit(c+16333,"ysyxSoCFull fpga tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+19491,"ysyxSoCFull fpga tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+11376,"ysyxSoCFull fpga tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+11377,"ysyxSoCFull fpga tl2axi4 idle_2", false,-1);
        tracep->declBit(c+11378,"ysyxSoCFull fpga tl2axi4 write_2", false,-1);
        tracep->declBit(c+16334,"ysyxSoCFull fpga tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+19492,"ysyxSoCFull fpga tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+11379,"ysyxSoCFull fpga tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+11380,"ysyxSoCFull fpga tl2axi4 idle_1", false,-1);
        tracep->declBit(c+11381,"ysyxSoCFull fpga tl2axi4 write_1", false,-1);
        tracep->declBit(c+16335,"ysyxSoCFull fpga tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+19493,"ysyxSoCFull fpga tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+11382,"ysyxSoCFull fpga tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+11383,"ysyxSoCFull fpga tl2axi4 idle", false,-1);
        tracep->declBit(c+11384,"ysyxSoCFull fpga tl2axi4 write", false,-1);
        tracep->declBit(c+16336,"ysyxSoCFull fpga tl2axi4 mismatch", false,-1);
        tracep->declBit(c+19494,"ysyxSoCFull fpga tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+11385,"ysyxSoCFull fpga tl2axi4 count_23", false,-1);
        tracep->declBit(c+11386,"ysyxSoCFull fpga tl2axi4 idle_22", false,-1);
        tracep->declBit(c+11387,"ysyxSoCFull fpga tl2axi4 count_22", false,-1);
        tracep->declBit(c+11388,"ysyxSoCFull fpga tl2axi4 idle_21", false,-1);
        tracep->declBit(c+11389,"ysyxSoCFull fpga tl2axi4 count_21", false,-1);
        tracep->declBit(c+11390,"ysyxSoCFull fpga tl2axi4 idle_20", false,-1);
        tracep->declBit(c+11391,"ysyxSoCFull fpga tl2axi4 count_20", false,-1);
        tracep->declBit(c+11392,"ysyxSoCFull fpga tl2axi4 idle_19", false,-1);
        tracep->declBit(c+11393,"ysyxSoCFull fpga tl2axi4 count_19", false,-1);
        tracep->declBit(c+11394,"ysyxSoCFull fpga tl2axi4 idle_18", false,-1);
        tracep->declBit(c+11395,"ysyxSoCFull fpga tl2axi4 count_18", false,-1);
        tracep->declBit(c+11396,"ysyxSoCFull fpga tl2axi4 idle_17", false,-1);
        tracep->declBit(c+11397,"ysyxSoCFull fpga tl2axi4 count_17", false,-1);
        tracep->declBit(c+11398,"ysyxSoCFull fpga tl2axi4 idle_16", false,-1);
        tracep->declBit(c+11399,"ysyxSoCFull fpga tl2axi4 count_16", false,-1);
        tracep->declBit(c+11400,"ysyxSoCFull fpga tl2axi4 idle_15", false,-1);
        tracep->declBit(c+11401,"ysyxSoCFull fpga tl2axi4 count_15", false,-1);
        tracep->declBit(c+11402,"ysyxSoCFull fpga tl2axi4 idle_14", false,-1);
        tracep->declBit(c+11403,"ysyxSoCFull fpga tl2axi4 count_14", false,-1);
        tracep->declBit(c+11404,"ysyxSoCFull fpga tl2axi4 idle_13", false,-1);
        tracep->declBit(c+11405,"ysyxSoCFull fpga tl2axi4 count_13", false,-1);
        tracep->declBit(c+11406,"ysyxSoCFull fpga tl2axi4 idle_12", false,-1);
        tracep->declBit(c+11407,"ysyxSoCFull fpga tl2axi4 count_12", false,-1);
        tracep->declBit(c+11408,"ysyxSoCFull fpga tl2axi4 idle_11", false,-1);
        tracep->declBit(c+11409,"ysyxSoCFull fpga tl2axi4 count_11", false,-1);
        tracep->declBit(c+11410,"ysyxSoCFull fpga tl2axi4 idle_10", false,-1);
        tracep->declBit(c+11411,"ysyxSoCFull fpga tl2axi4 count_10", false,-1);
        tracep->declBit(c+11412,"ysyxSoCFull fpga tl2axi4 idle_9", false,-1);
        tracep->declBit(c+11413,"ysyxSoCFull fpga tl2axi4 count_9", false,-1);
        tracep->declBit(c+11414,"ysyxSoCFull fpga tl2axi4 idle_8", false,-1);
        tracep->declBit(c+11415,"ysyxSoCFull fpga tl2axi4 count_8", false,-1);
        tracep->declBit(c+11416,"ysyxSoCFull fpga tl2axi4 idle_7", false,-1);
        tracep->declBus(c+11417,"ysyxSoCFull fpga tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+11418,"ysyxSoCFull fpga tl2axi4 a_first", false,-1);
        tracep->declBit(c+19495,"ysyxSoCFull fpga tl2axi4 stall", false,-1);
        tracep->declBit(c+11419,"ysyxSoCFull fpga tl2axi4 doneAW", false,-1);
        tracep->declBit(c+11363,"ysyxSoCFull fpga tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+11362,"ysyxSoCFull fpga tl2axi4 out_wready", false,-1);
        tracep->declBit(c+19496,"ysyxSoCFull fpga tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+19312,"ysyxSoCFull fpga tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19497,"ysyxSoCFull fpga tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+11420,"ysyxSoCFull fpga tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+16337,"ysyxSoCFull fpga tl2axi4 a_last", false,-1);
        tracep->declBit(c+19487,"ysyxSoCFull fpga tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+19486,"ysyxSoCFull fpga tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+19498,"ysyxSoCFull fpga tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+19499,"ysyxSoCFull fpga tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+11421,"ysyxSoCFull fpga tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+11422,"ysyxSoCFull fpga tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+11423,"ysyxSoCFull fpga tl2axi4 r_wins", false,-1);
        tracep->declBit(c+11424,"ysyxSoCFull fpga tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+11425,"ysyxSoCFull fpga tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+11426,"ysyxSoCFull fpga tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+11427,"ysyxSoCFull fpga tl2axi4 r_first", false,-1);
        tracep->declBit(c+11428,"ysyxSoCFull fpga tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+11429,"ysyxSoCFull fpga tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+11430,"ysyxSoCFull fpga tl2axi4 b_denied", false,-1);
        tracep->declBit(c+11431,"ysyxSoCFull fpga tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+11432,"ysyxSoCFull fpga tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+11433,"ysyxSoCFull fpga tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+19500,"ysyxSoCFull fpga tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+19501,"ysyxSoCFull fpga tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+19502,"ysyxSoCFull fpga tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+19503,"ysyxSoCFull fpga tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+19504,"ysyxSoCFull fpga tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+19505,"ysyxSoCFull fpga tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+19506,"ysyxSoCFull fpga tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+19507,"ysyxSoCFull fpga tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+19508,"ysyxSoCFull fpga tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+19509,"ysyxSoCFull fpga tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+19510,"ysyxSoCFull fpga tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+19511,"ysyxSoCFull fpga tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+19512,"ysyxSoCFull fpga tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+19513,"ysyxSoCFull fpga tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+19514,"ysyxSoCFull fpga tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+19515,"ysyxSoCFull fpga tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+19516,"ysyxSoCFull fpga tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+19517,"ysyxSoCFull fpga tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+19518,"ysyxSoCFull fpga tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+19519,"ysyxSoCFull fpga tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+19520,"ysyxSoCFull fpga tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull fpga tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+19522,"ysyxSoCFull fpga tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+11434,"ysyxSoCFull fpga tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+11435,"ysyxSoCFull fpga tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+11436,"ysyxSoCFull fpga tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+11437,"ysyxSoCFull fpga tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+11438,"ysyxSoCFull fpga tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+11439,"ysyxSoCFull fpga tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+11440,"ysyxSoCFull fpga tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+11441,"ysyxSoCFull fpga tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+11442,"ysyxSoCFull fpga tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+11443,"ysyxSoCFull fpga tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+11444,"ysyxSoCFull fpga tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+11445,"ysyxSoCFull fpga tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+11446,"ysyxSoCFull fpga tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+11447,"ysyxSoCFull fpga tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+11448,"ysyxSoCFull fpga tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+11449,"ysyxSoCFull fpga tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+11450,"ysyxSoCFull fpga tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+11451,"ysyxSoCFull fpga tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+11452,"ysyxSoCFull fpga tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+11453,"ysyxSoCFull fpga tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+11454,"ysyxSoCFull fpga tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+11455,"ysyxSoCFull fpga tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+11456,"ysyxSoCFull fpga tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+11457,"ysyxSoCFull fpga tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+11458,"ysyxSoCFull fpga tl2axi4 d_last", false,-1);
        tracep->declBit(c+19523,"ysyxSoCFull fpga tl2axi4 inc", false,-1);
        tracep->declBit(c+11459,"ysyxSoCFull fpga tl2axi4 dec", false,-1);
        tracep->declBit(c+19524,"ysyxSoCFull fpga tl2axi4 inc_1", false,-1);
        tracep->declBit(c+11460,"ysyxSoCFull fpga tl2axi4 dec_1", false,-1);
        tracep->declBit(c+19525,"ysyxSoCFull fpga tl2axi4 inc_2", false,-1);
        tracep->declBit(c+11461,"ysyxSoCFull fpga tl2axi4 dec_2", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull fpga tl2axi4 inc_3", false,-1);
        tracep->declBit(c+11462,"ysyxSoCFull fpga tl2axi4 dec_3", false,-1);
        tracep->declBit(c+19527,"ysyxSoCFull fpga tl2axi4 inc_4", false,-1);
        tracep->declBit(c+11463,"ysyxSoCFull fpga tl2axi4 dec_4", false,-1);
        tracep->declBit(c+19528,"ysyxSoCFull fpga tl2axi4 inc_5", false,-1);
        tracep->declBit(c+11464,"ysyxSoCFull fpga tl2axi4 dec_5", false,-1);
        tracep->declBit(c+19529,"ysyxSoCFull fpga tl2axi4 inc_6", false,-1);
        tracep->declBit(c+11465,"ysyxSoCFull fpga tl2axi4 dec_6", false,-1);
        tracep->declBit(c+19530,"ysyxSoCFull fpga tl2axi4 inc_7", false,-1);
        tracep->declBit(c+11466,"ysyxSoCFull fpga tl2axi4 dec_7", false,-1);
        tracep->declBit(c+19531,"ysyxSoCFull fpga tl2axi4 inc_8", false,-1);
        tracep->declBit(c+11467,"ysyxSoCFull fpga tl2axi4 dec_8", false,-1);
        tracep->declBit(c+19532,"ysyxSoCFull fpga tl2axi4 inc_9", false,-1);
        tracep->declBit(c+11468,"ysyxSoCFull fpga tl2axi4 dec_9", false,-1);
        tracep->declBit(c+19533,"ysyxSoCFull fpga tl2axi4 inc_10", false,-1);
        tracep->declBit(c+11469,"ysyxSoCFull fpga tl2axi4 dec_10", false,-1);
        tracep->declBit(c+19534,"ysyxSoCFull fpga tl2axi4 inc_11", false,-1);
        tracep->declBit(c+11470,"ysyxSoCFull fpga tl2axi4 dec_11", false,-1);
        tracep->declBit(c+19535,"ysyxSoCFull fpga tl2axi4 inc_12", false,-1);
        tracep->declBit(c+11471,"ysyxSoCFull fpga tl2axi4 dec_12", false,-1);
        tracep->declBit(c+19536,"ysyxSoCFull fpga tl2axi4 inc_13", false,-1);
        tracep->declBit(c+11472,"ysyxSoCFull fpga tl2axi4 dec_13", false,-1);
        tracep->declBit(c+19537,"ysyxSoCFull fpga tl2axi4 inc_14", false,-1);
        tracep->declBit(c+11473,"ysyxSoCFull fpga tl2axi4 dec_14", false,-1);
        tracep->declBit(c+19538,"ysyxSoCFull fpga tl2axi4 inc_15", false,-1);
        tracep->declBit(c+11474,"ysyxSoCFull fpga tl2axi4 dec_15", false,-1);
        tracep->declBit(c+19539,"ysyxSoCFull fpga tl2axi4 inc_16", false,-1);
        tracep->declBit(c+11475,"ysyxSoCFull fpga tl2axi4 dec_16", false,-1);
        tracep->declBit(c+19540,"ysyxSoCFull fpga tl2axi4 inc_17", false,-1);
        tracep->declBit(c+11476,"ysyxSoCFull fpga tl2axi4 dec_17", false,-1);
        tracep->declBit(c+19541,"ysyxSoCFull fpga tl2axi4 inc_18", false,-1);
        tracep->declBit(c+11477,"ysyxSoCFull fpga tl2axi4 dec_18", false,-1);
        tracep->declBit(c+19542,"ysyxSoCFull fpga tl2axi4 inc_19", false,-1);
        tracep->declBit(c+11478,"ysyxSoCFull fpga tl2axi4 dec_19", false,-1);
        tracep->declBit(c+19543,"ysyxSoCFull fpga tl2axi4 inc_20", false,-1);
        tracep->declBit(c+11479,"ysyxSoCFull fpga tl2axi4 dec_20", false,-1);
        tracep->declBit(c+19544,"ysyxSoCFull fpga tl2axi4 inc_21", false,-1);
        tracep->declBit(c+11480,"ysyxSoCFull fpga tl2axi4 dec_21", false,-1);
        tracep->declBit(c+19545,"ysyxSoCFull fpga tl2axi4 inc_22", false,-1);
        tracep->declBit(c+11481,"ysyxSoCFull fpga tl2axi4 dec_22", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+19477,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18846,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18847,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18855,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18851,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3568,"ysyxSoCFull fpga tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3607,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+11357,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+11358,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+11359,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+11360,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+11361,"ysyxSoCFull fpga tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18935,"ysyxSoCFull fpga tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+19279,"ysyxSoCFull fpga tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19546,"ysyxSoCFull fpga tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+19281,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19282,"ysyxSoCFull fpga tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19283,"ysyxSoCFull fpga tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+18941,"ysyxSoCFull fpga tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+18942,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+19547,"ysyxSoCFull fpga tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+19548,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull fpga tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+18946,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18947,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19549,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19550,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19551,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19552,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19553,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19554,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19555,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19556,"ysyxSoCFull fpga tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+18956,"ysyxSoCFull fpga tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18957,"ysyxSoCFull fpga tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19557,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19558,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19559,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19560,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19561,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19562,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19563,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19564,"ysyxSoCFull fpga tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19565,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19566,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19567,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19568,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19569,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19570,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19571,"ysyxSoCFull fpga tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19572,"ysyxSoCFull fpga tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19573,"ysyxSoCFull fpga tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+11482,"ysyxSoCFull fpga tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+19312,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18976,"ysyxSoCFull fpga tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+11483,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+11484,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11485,"ysyxSoCFull fpga tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+11486,"ysyxSoCFull fpga tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+11487,"ysyxSoCFull fpga tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+11488,"ysyxSoCFull fpga tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+11489,"ysyxSoCFull fpga tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+11490,"ysyxSoCFull fpga tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+11491,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+3778,"ysyxSoCFull fpga tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+11492,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+11493,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+11494,"ysyxSoCFull fpga tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+11495,"ysyxSoCFull fpga tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+11496,"ysyxSoCFull fpga tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+11497,"ysyxSoCFull fpga tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+11498,"ysyxSoCFull fpga tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+11499,"ysyxSoCFull fpga tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+11503,"ysyxSoCFull fpga tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+11519,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+11535,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11536,"ysyxSoCFull fpga tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11537,"ysyxSoCFull fpga tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+11538,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+11539,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+11540,"ysyxSoCFull fpga tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+19574,"ysyxSoCFull fpga tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16338,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16339,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16340,"ysyxSoCFull fpga tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+11541,"ysyxSoCFull fpga tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+11545,"ysyxSoCFull fpga tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16344,"ysyxSoCFull fpga tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+11549,"ysyxSoCFull fpga tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+11550,"ysyxSoCFull fpga tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16345,"ysyxSoCFull fpga tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+11551,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16361,"ysyxSoCFull fpga tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+11567,"ysyxSoCFull fpga tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+11568,"ysyxSoCFull fpga tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+11572,"ysyxSoCFull fpga tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+11588,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+11589,"ysyxSoCFull fpga tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+11590,"ysyxSoCFull fpga tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+11591,"ysyxSoCFull fpga tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+11595,"ysyxSoCFull fpga tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+11596,"ysyxSoCFull fpga tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+11612,"ysyxSoCFull fpga tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+59,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+60,"ysyxSoCFull fpga tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 deq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga tl2axi4 deq reset", false,-1);
        tracep->declBit(c+11362,"ysyxSoCFull fpga tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+19478,"ysyxSoCFull fpga tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18851,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19479,"ysyxSoCFull fpga tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull fpga tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+18840,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18842,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15695,"ysyxSoCFull fpga tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+11613+i*2,"ysyxSoCFull fpga tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+11615,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18852,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16377,"ysyxSoCFull fpga tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11617+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+11618,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18851,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16377,"ysyxSoCFull fpga tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11619+i*1,"ysyxSoCFull fpga tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+11620,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19479,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16377,"ysyxSoCFull fpga tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+11621,"ysyxSoCFull fpga tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+11362,"ysyxSoCFull fpga tl2axi4 deq empty", false,-1);
        tracep->declBit(c+16377,"ysyxSoCFull fpga tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+16378,"ysyxSoCFull fpga tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+11363,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+19480,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+19481,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19482,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19483,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19484,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18976,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+19485,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+19486,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18837,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18838,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+18885,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18886,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19487,"ysyxSoCFull fpga tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11622+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+11623,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19481,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11624+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+11625,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18850,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11626+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+11627,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19482,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11628+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+11629,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19483,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11630+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+11631,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19868,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11632+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+11633,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19484,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11634+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+11635,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18849,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+11636+i*1,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+11637,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull fpga tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+11638,"ysyxSoCFull fpga tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+11363,"ysyxSoCFull fpga tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+16379,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+16380,"ysyxSoCFull fpga tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_0 reset", false,-1);
        tracep->declBit(c+6075,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_ready", false,-1);
        tracep->declBit(c+6076,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_0 io_enq_bits_last", false,-1);
        tracep->declBit(c+6077,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_ready", false,-1);
        tracep->declBit(c+6078,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_valid", false,-1);
        tracep->declBus(c+6079,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6080,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6082,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6083,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6084,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6085,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6086,"ysyxSoCFull fpga axi4deint qs_queue_0 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11639+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6079,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11647,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11648,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11649,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11650+i*2,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6080,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11647,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11648,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11649,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11666+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6082,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11647,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11648,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11649,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11674+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6083,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11647,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11648,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11649,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11682+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6084,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11647,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11648,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11649,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11690+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6085,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11647,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11648,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11649,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11698+i*1,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last", true,(i+0));}}
        tracep->declBit(c+6086,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11647,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11648,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11649,"ysyxSoCFull fpga axi4deint qs_queue_0 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11648,"ysyxSoCFull fpga axi4deint qs_queue_0 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11647,"ysyxSoCFull fpga axi4deint qs_queue_0 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11706,"ysyxSoCFull fpga axi4deint qs_queue_0 maybe_full", false,-1);
        tracep->declBit(c+11707,"ysyxSoCFull fpga axi4deint qs_queue_0 ptr_match", false,-1);
        tracep->declBit(c+11708,"ysyxSoCFull fpga axi4deint qs_queue_0 empty", false,-1);
        tracep->declBit(c+11709,"ysyxSoCFull fpga axi4deint qs_queue_0 full", false,-1);
        tracep->declBit(c+11710,"ysyxSoCFull fpga axi4deint qs_queue_0 do_enq", false,-1);
        tracep->declBit(c+11711,"ysyxSoCFull fpga axi4deint qs_queue_0 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_1 reset", false,-1);
        tracep->declBit(c+6087,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_ready", false,-1);
        tracep->declBit(c+6088,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_1 io_enq_bits_last", false,-1);
        tracep->declBit(c+6089,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_ready", false,-1);
        tracep->declBit(c+6090,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_valid", false,-1);
        tracep->declBus(c+6091,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6092,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6094,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6095,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6096,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6097,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6098,"ysyxSoCFull fpga axi4deint qs_queue_1 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11712+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6091,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11721,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11722,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11723+i*2,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6092,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11721,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11722,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11739+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6094,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11721,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11722,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11747+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6095,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11721,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11722,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11755+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6096,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11721,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11722,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11763+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6097,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11721,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11722,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11771+i*1,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last", true,(i+0));}}
        tracep->declBit(c+6098,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11721,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11722,"ysyxSoCFull fpga axi4deint qs_queue_1 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11721,"ysyxSoCFull fpga axi4deint qs_queue_1 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11720,"ysyxSoCFull fpga axi4deint qs_queue_1 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11779,"ysyxSoCFull fpga axi4deint qs_queue_1 maybe_full", false,-1);
        tracep->declBit(c+11780,"ysyxSoCFull fpga axi4deint qs_queue_1 ptr_match", false,-1);
        tracep->declBit(c+11781,"ysyxSoCFull fpga axi4deint qs_queue_1 empty", false,-1);
        tracep->declBit(c+11782,"ysyxSoCFull fpga axi4deint qs_queue_1 full", false,-1);
        tracep->declBit(c+11783,"ysyxSoCFull fpga axi4deint qs_queue_1 do_enq", false,-1);
        tracep->declBit(c+11784,"ysyxSoCFull fpga axi4deint qs_queue_1 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_2 reset", false,-1);
        tracep->declBit(c+6099,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_ready", false,-1);
        tracep->declBit(c+6100,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_2 io_enq_bits_last", false,-1);
        tracep->declBit(c+6101,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_ready", false,-1);
        tracep->declBit(c+6102,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_valid", false,-1);
        tracep->declBus(c+6103,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6104,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6106,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6107,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6108,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6109,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6110,"ysyxSoCFull fpga axi4deint qs_queue_2 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11785+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6103,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11793,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11794,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11795,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11796+i*2,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6104,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11793,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11794,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11795,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11812+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6106,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11793,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11794,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11795,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11820+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6107,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11793,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11794,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11795,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11828+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6108,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11793,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11794,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11795,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11836+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6109,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11793,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11794,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11795,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11844+i*1,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last", true,(i+0));}}
        tracep->declBit(c+6110,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11793,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11794,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11795,"ysyxSoCFull fpga axi4deint qs_queue_2 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11794,"ysyxSoCFull fpga axi4deint qs_queue_2 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11793,"ysyxSoCFull fpga axi4deint qs_queue_2 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11852,"ysyxSoCFull fpga axi4deint qs_queue_2 maybe_full", false,-1);
        tracep->declBit(c+11853,"ysyxSoCFull fpga axi4deint qs_queue_2 ptr_match", false,-1);
        tracep->declBit(c+11854,"ysyxSoCFull fpga axi4deint qs_queue_2 empty", false,-1);
        tracep->declBit(c+11855,"ysyxSoCFull fpga axi4deint qs_queue_2 full", false,-1);
        tracep->declBit(c+11856,"ysyxSoCFull fpga axi4deint qs_queue_2 do_enq", false,-1);
        tracep->declBit(c+11857,"ysyxSoCFull fpga axi4deint qs_queue_2 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_3 reset", false,-1);
        tracep->declBit(c+6111,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_ready", false,-1);
        tracep->declBit(c+6112,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_3 io_enq_bits_last", false,-1);
        tracep->declBit(c+6113,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_ready", false,-1);
        tracep->declBit(c+6114,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_valid", false,-1);
        tracep->declBus(c+6115,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6116,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6118,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6119,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6120,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6121,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6122,"ysyxSoCFull fpga axi4deint qs_queue_3 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11858+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6115,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11866,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11867,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11868,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11869+i*2,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6116,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11866,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11867,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11868,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11885+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6118,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11866,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11867,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11868,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11893+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6119,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11866,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11867,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11868,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11901+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6120,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11866,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11867,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11868,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11909+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6121,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11866,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11867,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11868,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11917+i*1,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last", true,(i+0));}}
        tracep->declBit(c+6122,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11866,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11867,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11868,"ysyxSoCFull fpga axi4deint qs_queue_3 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11867,"ysyxSoCFull fpga axi4deint qs_queue_3 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11866,"ysyxSoCFull fpga axi4deint qs_queue_3 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11925,"ysyxSoCFull fpga axi4deint qs_queue_3 maybe_full", false,-1);
        tracep->declBit(c+11926,"ysyxSoCFull fpga axi4deint qs_queue_3 ptr_match", false,-1);
        tracep->declBit(c+11927,"ysyxSoCFull fpga axi4deint qs_queue_3 empty", false,-1);
        tracep->declBit(c+11928,"ysyxSoCFull fpga axi4deint qs_queue_3 full", false,-1);
        tracep->declBit(c+11929,"ysyxSoCFull fpga axi4deint qs_queue_3 do_enq", false,-1);
        tracep->declBit(c+11930,"ysyxSoCFull fpga axi4deint qs_queue_3 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_4 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_4 reset", false,-1);
        tracep->declBit(c+6123,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_ready", false,-1);
        tracep->declBit(c+6124,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_4 io_enq_bits_last", false,-1);
        tracep->declBit(c+6125,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_ready", false,-1);
        tracep->declBit(c+6126,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_valid", false,-1);
        tracep->declBus(c+6127,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6128,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6130,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6131,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6132,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6133,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6134,"ysyxSoCFull fpga axi4deint qs_queue_4 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11931+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6127,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11939,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11940,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+11941,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+11942+i*2,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6128,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11939,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+11940,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+11941,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11958+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6130,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11939,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+11940,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+11941,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11966+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6131,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11939,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+11940,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+11941,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+11974+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6132,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11939,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+11940,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+11941,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11982+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6133,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11939,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+11940,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+11941,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+11990+i*1,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last", true,(i+0));}}
        tracep->declBit(c+6134,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+11939,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+11940,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+11941,"ysyxSoCFull fpga axi4deint qs_queue_4 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+11940,"ysyxSoCFull fpga axi4deint qs_queue_4 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+11939,"ysyxSoCFull fpga axi4deint qs_queue_4 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+11998,"ysyxSoCFull fpga axi4deint qs_queue_4 maybe_full", false,-1);
        tracep->declBit(c+11999,"ysyxSoCFull fpga axi4deint qs_queue_4 ptr_match", false,-1);
        tracep->declBit(c+12000,"ysyxSoCFull fpga axi4deint qs_queue_4 empty", false,-1);
        tracep->declBit(c+12001,"ysyxSoCFull fpga axi4deint qs_queue_4 full", false,-1);
        tracep->declBit(c+12002,"ysyxSoCFull fpga axi4deint qs_queue_4 do_enq", false,-1);
        tracep->declBit(c+12003,"ysyxSoCFull fpga axi4deint qs_queue_4 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_5 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_5 reset", false,-1);
        tracep->declBit(c+6135,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_ready", false,-1);
        tracep->declBit(c+6136,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_5 io_enq_bits_last", false,-1);
        tracep->declBit(c+6137,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_ready", false,-1);
        tracep->declBit(c+6138,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_valid", false,-1);
        tracep->declBus(c+6139,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6140,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6142,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6143,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6144,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6145,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6146,"ysyxSoCFull fpga axi4deint qs_queue_5 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12004+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6139,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12012,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12013,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12015+i*2,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6140,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12012,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12013,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12031+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6142,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12012,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12013,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12039+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6143,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12012,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12013,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12047+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6144,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12012,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12013,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12055+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6145,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12012,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12013,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12063+i*1,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last", true,(i+0));}}
        tracep->declBit(c+6146,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12012,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12013,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12014,"ysyxSoCFull fpga axi4deint qs_queue_5 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12013,"ysyxSoCFull fpga axi4deint qs_queue_5 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12012,"ysyxSoCFull fpga axi4deint qs_queue_5 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12071,"ysyxSoCFull fpga axi4deint qs_queue_5 maybe_full", false,-1);
        tracep->declBit(c+12072,"ysyxSoCFull fpga axi4deint qs_queue_5 ptr_match", false,-1);
        tracep->declBit(c+12073,"ysyxSoCFull fpga axi4deint qs_queue_5 empty", false,-1);
        tracep->declBit(c+12074,"ysyxSoCFull fpga axi4deint qs_queue_5 full", false,-1);
        tracep->declBit(c+12075,"ysyxSoCFull fpga axi4deint qs_queue_5 do_enq", false,-1);
        tracep->declBit(c+12076,"ysyxSoCFull fpga axi4deint qs_queue_5 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_6 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_6 reset", false,-1);
        tracep->declBit(c+6147,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_ready", false,-1);
        tracep->declBit(c+6148,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_6 io_enq_bits_last", false,-1);
        tracep->declBit(c+6149,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_ready", false,-1);
        tracep->declBit(c+6150,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_valid", false,-1);
        tracep->declBus(c+6151,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6152,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6154,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6155,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6156,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6157,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6158,"ysyxSoCFull fpga axi4deint qs_queue_6 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12077+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6151,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12085,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12086,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12088+i*2,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6152,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12085,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12086,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12104+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6154,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12085,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12086,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12112+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6155,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12085,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12086,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12120+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6156,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12085,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12086,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12128+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6157,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12085,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12086,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12136+i*1,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last", true,(i+0));}}
        tracep->declBit(c+6158,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12085,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12086,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12087,"ysyxSoCFull fpga axi4deint qs_queue_6 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12086,"ysyxSoCFull fpga axi4deint qs_queue_6 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12085,"ysyxSoCFull fpga axi4deint qs_queue_6 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12144,"ysyxSoCFull fpga axi4deint qs_queue_6 maybe_full", false,-1);
        tracep->declBit(c+12145,"ysyxSoCFull fpga axi4deint qs_queue_6 ptr_match", false,-1);
        tracep->declBit(c+12146,"ysyxSoCFull fpga axi4deint qs_queue_6 empty", false,-1);
        tracep->declBit(c+12147,"ysyxSoCFull fpga axi4deint qs_queue_6 full", false,-1);
        tracep->declBit(c+12148,"ysyxSoCFull fpga axi4deint qs_queue_6 do_enq", false,-1);
        tracep->declBit(c+12149,"ysyxSoCFull fpga axi4deint qs_queue_6 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_7 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_7 reset", false,-1);
        tracep->declBit(c+6159,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_ready", false,-1);
        tracep->declBit(c+6160,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_7 io_enq_bits_last", false,-1);
        tracep->declBit(c+6161,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_ready", false,-1);
        tracep->declBit(c+6162,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_valid", false,-1);
        tracep->declBus(c+6163,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6164,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6166,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6167,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6168,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6169,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6170,"ysyxSoCFull fpga axi4deint qs_queue_7 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12150+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6163,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12158,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12159,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12160,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12161+i*2,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6164,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12158,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12159,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12160,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12177+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6166,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12158,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12159,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12160,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12185+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6167,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12158,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12159,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12160,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12193+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6168,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12158,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12159,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12160,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12201+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6169,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12158,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12159,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12160,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12209+i*1,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last", true,(i+0));}}
        tracep->declBit(c+6170,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12158,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12159,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12160,"ysyxSoCFull fpga axi4deint qs_queue_7 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12159,"ysyxSoCFull fpga axi4deint qs_queue_7 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12158,"ysyxSoCFull fpga axi4deint qs_queue_7 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12217,"ysyxSoCFull fpga axi4deint qs_queue_7 maybe_full", false,-1);
        tracep->declBit(c+12218,"ysyxSoCFull fpga axi4deint qs_queue_7 ptr_match", false,-1);
        tracep->declBit(c+12219,"ysyxSoCFull fpga axi4deint qs_queue_7 empty", false,-1);
        tracep->declBit(c+12220,"ysyxSoCFull fpga axi4deint qs_queue_7 full", false,-1);
        tracep->declBit(c+12221,"ysyxSoCFull fpga axi4deint qs_queue_7 do_enq", false,-1);
        tracep->declBit(c+12222,"ysyxSoCFull fpga axi4deint qs_queue_7 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_8 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_8 reset", false,-1);
        tracep->declBit(c+6171,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_ready", false,-1);
        tracep->declBit(c+6172,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_8 io_enq_bits_last", false,-1);
        tracep->declBit(c+6173,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_ready", false,-1);
        tracep->declBit(c+6174,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_valid", false,-1);
        tracep->declBus(c+6175,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6176,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6178,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6179,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6180,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6181,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6182,"ysyxSoCFull fpga axi4deint qs_queue_8 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12223+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6175,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12231,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12232,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12233,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12234+i*2,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6176,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12231,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12232,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12233,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12250+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6178,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12231,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12232,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12233,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12258+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6179,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12231,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12232,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12233,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12266+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6180,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12231,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12232,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12233,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12274+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6181,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12231,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12232,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12233,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12282+i*1,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last", true,(i+0));}}
        tracep->declBit(c+6182,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12231,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12232,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12233,"ysyxSoCFull fpga axi4deint qs_queue_8 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12232,"ysyxSoCFull fpga axi4deint qs_queue_8 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12231,"ysyxSoCFull fpga axi4deint qs_queue_8 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12290,"ysyxSoCFull fpga axi4deint qs_queue_8 maybe_full", false,-1);
        tracep->declBit(c+12291,"ysyxSoCFull fpga axi4deint qs_queue_8 ptr_match", false,-1);
        tracep->declBit(c+12292,"ysyxSoCFull fpga axi4deint qs_queue_8 empty", false,-1);
        tracep->declBit(c+12293,"ysyxSoCFull fpga axi4deint qs_queue_8 full", false,-1);
        tracep->declBit(c+12294,"ysyxSoCFull fpga axi4deint qs_queue_8 do_enq", false,-1);
        tracep->declBit(c+12295,"ysyxSoCFull fpga axi4deint qs_queue_8 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_9 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_9 reset", false,-1);
        tracep->declBit(c+6183,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_ready", false,-1);
        tracep->declBit(c+6184,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_9 io_enq_bits_last", false,-1);
        tracep->declBit(c+6185,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_ready", false,-1);
        tracep->declBit(c+6186,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_valid", false,-1);
        tracep->declBus(c+6187,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6188,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6190,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6191,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6192,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6193,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6194,"ysyxSoCFull fpga axi4deint qs_queue_9 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12296+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6187,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12304,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12305,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12306,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12307+i*2,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6188,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12304,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12305,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12306,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12323+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6190,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12304,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12305,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12306,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12331+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6191,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12304,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12305,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12306,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12339+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6192,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12304,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12305,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12306,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12347+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6193,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12304,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12305,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12306,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12355+i*1,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last", true,(i+0));}}
        tracep->declBit(c+6194,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12304,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12305,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12306,"ysyxSoCFull fpga axi4deint qs_queue_9 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12305,"ysyxSoCFull fpga axi4deint qs_queue_9 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12304,"ysyxSoCFull fpga axi4deint qs_queue_9 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12363,"ysyxSoCFull fpga axi4deint qs_queue_9 maybe_full", false,-1);
        tracep->declBit(c+12364,"ysyxSoCFull fpga axi4deint qs_queue_9 ptr_match", false,-1);
        tracep->declBit(c+12365,"ysyxSoCFull fpga axi4deint qs_queue_9 empty", false,-1);
        tracep->declBit(c+12366,"ysyxSoCFull fpga axi4deint qs_queue_9 full", false,-1);
        tracep->declBit(c+12367,"ysyxSoCFull fpga axi4deint qs_queue_9 do_enq", false,-1);
        tracep->declBit(c+12368,"ysyxSoCFull fpga axi4deint qs_queue_9 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_10 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_10 reset", false,-1);
        tracep->declBit(c+6195,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_ready", false,-1);
        tracep->declBit(c+6196,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_10 io_enq_bits_last", false,-1);
        tracep->declBit(c+6197,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_ready", false,-1);
        tracep->declBit(c+6198,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_valid", false,-1);
        tracep->declBus(c+6199,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6200,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6202,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6203,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6204,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6205,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6206,"ysyxSoCFull fpga axi4deint qs_queue_10 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12369+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6199,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12377,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12378,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12380+i*2,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6200,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12377,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12378,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12396+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6202,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12377,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12378,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12404+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6203,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12377,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12378,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12412+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6204,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12377,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12378,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12420+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6205,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12377,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12378,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12428+i*1,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last", true,(i+0));}}
        tracep->declBit(c+6206,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12377,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12378,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12379,"ysyxSoCFull fpga axi4deint qs_queue_10 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12378,"ysyxSoCFull fpga axi4deint qs_queue_10 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12377,"ysyxSoCFull fpga axi4deint qs_queue_10 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12436,"ysyxSoCFull fpga axi4deint qs_queue_10 maybe_full", false,-1);
        tracep->declBit(c+12437,"ysyxSoCFull fpga axi4deint qs_queue_10 ptr_match", false,-1);
        tracep->declBit(c+12438,"ysyxSoCFull fpga axi4deint qs_queue_10 empty", false,-1);
        tracep->declBit(c+12439,"ysyxSoCFull fpga axi4deint qs_queue_10 full", false,-1);
        tracep->declBit(c+12440,"ysyxSoCFull fpga axi4deint qs_queue_10 do_enq", false,-1);
        tracep->declBit(c+12441,"ysyxSoCFull fpga axi4deint qs_queue_10 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_11 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_11 reset", false,-1);
        tracep->declBit(c+6207,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_ready", false,-1);
        tracep->declBit(c+6208,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_11 io_enq_bits_last", false,-1);
        tracep->declBit(c+6209,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_ready", false,-1);
        tracep->declBit(c+6210,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_valid", false,-1);
        tracep->declBus(c+6211,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6212,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6214,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6215,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6216,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6217,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6218,"ysyxSoCFull fpga axi4deint qs_queue_11 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12442+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6211,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12450,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12451,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12452,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12453+i*2,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6212,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12450,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12451,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12452,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12469+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6214,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12450,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12451,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12452,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12477+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6215,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12450,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12451,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12452,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12485+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6216,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12450,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12451,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12452,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12493+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6217,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12450,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12451,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12452,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12501+i*1,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last", true,(i+0));}}
        tracep->declBit(c+6218,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12450,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12451,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12452,"ysyxSoCFull fpga axi4deint qs_queue_11 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12451,"ysyxSoCFull fpga axi4deint qs_queue_11 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12450,"ysyxSoCFull fpga axi4deint qs_queue_11 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12509,"ysyxSoCFull fpga axi4deint qs_queue_11 maybe_full", false,-1);
        tracep->declBit(c+12510,"ysyxSoCFull fpga axi4deint qs_queue_11 ptr_match", false,-1);
        tracep->declBit(c+12511,"ysyxSoCFull fpga axi4deint qs_queue_11 empty", false,-1);
        tracep->declBit(c+12512,"ysyxSoCFull fpga axi4deint qs_queue_11 full", false,-1);
        tracep->declBit(c+12513,"ysyxSoCFull fpga axi4deint qs_queue_11 do_enq", false,-1);
        tracep->declBit(c+12514,"ysyxSoCFull fpga axi4deint qs_queue_11 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_12 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_12 reset", false,-1);
        tracep->declBit(c+6219,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_ready", false,-1);
        tracep->declBit(c+6220,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_12 io_enq_bits_last", false,-1);
        tracep->declBit(c+6221,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_ready", false,-1);
        tracep->declBit(c+6222,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_valid", false,-1);
        tracep->declBus(c+6223,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6224,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6226,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6227,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6228,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6229,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6230,"ysyxSoCFull fpga axi4deint qs_queue_12 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12515+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6223,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12523,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12524,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12525,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12526+i*2,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6224,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12523,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12524,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12525,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12542+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6226,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12523,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12524,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12525,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12550+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6227,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12523,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12524,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12525,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12558+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6228,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12523,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12524,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12525,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12566+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6229,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12523,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12524,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12525,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12574+i*1,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last", true,(i+0));}}
        tracep->declBit(c+6230,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12523,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12524,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12525,"ysyxSoCFull fpga axi4deint qs_queue_12 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12524,"ysyxSoCFull fpga axi4deint qs_queue_12 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12523,"ysyxSoCFull fpga axi4deint qs_queue_12 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12582,"ysyxSoCFull fpga axi4deint qs_queue_12 maybe_full", false,-1);
        tracep->declBit(c+12583,"ysyxSoCFull fpga axi4deint qs_queue_12 ptr_match", false,-1);
        tracep->declBit(c+12584,"ysyxSoCFull fpga axi4deint qs_queue_12 empty", false,-1);
        tracep->declBit(c+12585,"ysyxSoCFull fpga axi4deint qs_queue_12 full", false,-1);
        tracep->declBit(c+12586,"ysyxSoCFull fpga axi4deint qs_queue_12 do_enq", false,-1);
        tracep->declBit(c+12587,"ysyxSoCFull fpga axi4deint qs_queue_12 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_13 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_13 reset", false,-1);
        tracep->declBit(c+6231,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_ready", false,-1);
        tracep->declBit(c+6232,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_13 io_enq_bits_last", false,-1);
        tracep->declBit(c+6233,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_ready", false,-1);
        tracep->declBit(c+6234,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_valid", false,-1);
        tracep->declBus(c+6235,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6236,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6238,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6239,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6240,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6241,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6242,"ysyxSoCFull fpga axi4deint qs_queue_13 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12588+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6235,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12596,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12597,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12598,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12599+i*2,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6236,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12596,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12597,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12598,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12615+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6238,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12596,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12597,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12598,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12623+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6239,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12596,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12597,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12598,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12631+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6240,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12596,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12597,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12598,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12639+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6241,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12596,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12597,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12598,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12647+i*1,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last", true,(i+0));}}
        tracep->declBit(c+6242,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12596,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12597,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12598,"ysyxSoCFull fpga axi4deint qs_queue_13 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12597,"ysyxSoCFull fpga axi4deint qs_queue_13 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12596,"ysyxSoCFull fpga axi4deint qs_queue_13 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12655,"ysyxSoCFull fpga axi4deint qs_queue_13 maybe_full", false,-1);
        tracep->declBit(c+12656,"ysyxSoCFull fpga axi4deint qs_queue_13 ptr_match", false,-1);
        tracep->declBit(c+12657,"ysyxSoCFull fpga axi4deint qs_queue_13 empty", false,-1);
        tracep->declBit(c+12658,"ysyxSoCFull fpga axi4deint qs_queue_13 full", false,-1);
        tracep->declBit(c+12659,"ysyxSoCFull fpga axi4deint qs_queue_13 do_enq", false,-1);
        tracep->declBit(c+12660,"ysyxSoCFull fpga axi4deint qs_queue_13 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_14 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_14 reset", false,-1);
        tracep->declBit(c+6243,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_ready", false,-1);
        tracep->declBit(c+6244,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_14 io_enq_bits_last", false,-1);
        tracep->declBit(c+6245,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_ready", false,-1);
        tracep->declBit(c+6246,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_valid", false,-1);
        tracep->declBus(c+6247,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6248,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6250,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6251,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6252,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6253,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6254,"ysyxSoCFull fpga axi4deint qs_queue_14 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12661+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6247,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12669,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12670,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12671,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12672+i*2,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6248,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12669,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12670,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12671,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12688+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6250,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12669,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12670,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12671,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12696+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6251,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12669,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12670,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12671,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12704+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6252,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12669,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12670,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12671,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12712+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6253,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12669,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12670,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12671,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12720+i*1,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last", true,(i+0));}}
        tracep->declBit(c+6254,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12669,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12670,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12671,"ysyxSoCFull fpga axi4deint qs_queue_14 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12670,"ysyxSoCFull fpga axi4deint qs_queue_14 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12669,"ysyxSoCFull fpga axi4deint qs_queue_14 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12728,"ysyxSoCFull fpga axi4deint qs_queue_14 maybe_full", false,-1);
        tracep->declBit(c+12729,"ysyxSoCFull fpga axi4deint qs_queue_14 ptr_match", false,-1);
        tracep->declBit(c+12730,"ysyxSoCFull fpga axi4deint qs_queue_14 empty", false,-1);
        tracep->declBit(c+12731,"ysyxSoCFull fpga axi4deint qs_queue_14 full", false,-1);
        tracep->declBit(c+12732,"ysyxSoCFull fpga axi4deint qs_queue_14 do_enq", false,-1);
        tracep->declBit(c+12733,"ysyxSoCFull fpga axi4deint qs_queue_14 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4deint qs_queue_15 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga axi4deint qs_queue_15 reset", false,-1);
        tracep->declBit(c+6255,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_ready", false,-1);
        tracep->declBit(c+6256,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_15 io_enq_bits_last", false,-1);
        tracep->declBit(c+6257,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_ready", false,-1);
        tracep->declBit(c+6258,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_valid", false,-1);
        tracep->declBus(c+6259,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6260,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6262,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6263,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6264,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6265,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6266,"ysyxSoCFull fpga axi4deint qs_queue_15 io_deq_bits_last", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12734+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+6259,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12742,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3666,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12743,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+12744,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declQuad(c+12745+i*2,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6260,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12742,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declQuad(c+3667,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBus(c+12743,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+12744,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12761+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6262,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12742,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3669,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBus(c+12743,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+12744,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12769+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6263,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12742,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3674,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+12743,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+12744,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+12777+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6264,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12742,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+12743,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+12744,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12785+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id", true,(i+0));}}
        tracep->declBit(c+6265,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12742,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3676,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+12743,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+12744,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_echo_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                tracep->declBit(c+12793+i*1,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last", true,(i+0));}}
        tracep->declBit(c+6266,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+12742,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+3670,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_data", false,-1);
        tracep->declBus(c+12743,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+12744,"ysyxSoCFull fpga axi4deint qs_queue_15 ram_last_MPORT_en", false,-1);
        tracep->declBus(c+12743,"ysyxSoCFull fpga axi4deint qs_queue_15 enq_ptr_value", false,-1, 2,0);
        tracep->declBus(c+12742,"ysyxSoCFull fpga axi4deint qs_queue_15 deq_ptr_value", false,-1, 2,0);
        tracep->declBit(c+12801,"ysyxSoCFull fpga axi4deint qs_queue_15 maybe_full", false,-1);
        tracep->declBit(c+12802,"ysyxSoCFull fpga axi4deint qs_queue_15 ptr_match", false,-1);
        tracep->declBit(c+12803,"ysyxSoCFull fpga axi4deint qs_queue_15 empty", false,-1);
        tracep->declBit(c+12804,"ysyxSoCFull fpga axi4deint qs_queue_15 full", false,-1);
        tracep->declBit(c+12805,"ysyxSoCFull fpga axi4deint qs_queue_15 do_enq", false,-1);
        tracep->declBit(c+12806,"ysyxSoCFull fpga axi4deint qs_queue_15 do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sbypass clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sbypass reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+16449,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+17378,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18367,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17380,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15324,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17381,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15325,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17382,"ysyxSoCFull asic chipMaster chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+17378,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18367,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17380,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15324,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17381,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15325,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17382,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16449,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+15265,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18180,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18181,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18185,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18186,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18187,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18188,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18189,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18190,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+15265,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18180,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18181,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18185,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+18186,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+18187,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18188,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18189,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18190,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+17378,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18367,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17380,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15324,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17381,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15325,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17382,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17361,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16449,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+15265,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18180,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18181,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18185,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18186,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18187,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18188,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18189,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18190,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+18192,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18193,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18194,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18663,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18195,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18196,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18664,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+12807,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+12808,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+18665,"ysyxSoCFull asic chipMaster chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+12809,"ysyxSoCFull asic chipMaster chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+12810,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+12811,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+18666,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+19837,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+18065,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+12812,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+12813,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+12814,"ysyxSoCFull asic chipMaster chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+19838,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+18198,"ysyxSoCFull asic chipMaster chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+18199,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18200,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+18201,"ysyxSoCFull asic chipMaster chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18202,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+18203,"ysyxSoCFull asic chipMaster chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+12815,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+12816,"ysyxSoCFull asic chipMaster chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+12817,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+15266,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+18204,"ysyxSoCFull asic chipMaster chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+15267,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+15268,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+18205,"ysyxSoCFull asic chipMaster chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+15269,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+15270,"ysyxSoCFull asic chipMaster chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+18206,"ysyxSoCFull asic chipMaster chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+12818,"ysyxSoCFull asic chipMaster chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+18192,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18193,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18194,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18663,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18195,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18196,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18664,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18207,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+18043,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+18045,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18046,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18047,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+18048,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+18208,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+18209,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+18052,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+18053,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18054,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+18210,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18056,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18058,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18214,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+18215,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+18065,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12819,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+12820,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12821,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+12822,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12823,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+12824,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+12825,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+18216,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18217,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12826,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+12827,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12828,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+12829,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12830,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+12831,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+12832,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+12833,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+12834,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+12835,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12836,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+12838,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+12840,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12841,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12842,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+12843,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12844,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12845,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+15271,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15272,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15273,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15274,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15275,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18218,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15276,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15277,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18219,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15279,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+12846,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12847,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+12848,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+12850,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+12851,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+12852,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+15281,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15282,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15283,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+12853,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+61,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+62,"ysyxSoCFull asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sbypass error clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sbypass error reset", false,-1);
        tracep->declBit(c+15265,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18180,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18181,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18185,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+18186,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+18187,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18188,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18189,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18190,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+18221,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18180,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18181,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18185,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18225,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18227,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+12854,"ysyxSoCFull asic chipMaster chiplink sbypass error idle", false,-1);
        tracep->declBus(c+12855,"ysyxSoCFull asic chipMaster chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+12856,"ysyxSoCFull asic chipMaster chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+12857,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+18228,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+18229,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+18230,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+18231,"ysyxSoCFull asic chipMaster chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+12858,"ysyxSoCFull asic chipMaster chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+12859,"ysyxSoCFull asic chipMaster chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull asic chipMaster chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+12860,"ysyxSoCFull asic chipMaster chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+18233,"ysyxSoCFull asic chipMaster chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18234,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+18235,"ysyxSoCFull asic chipMaster chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+18236,"ysyxSoCFull asic chipMaster chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+15265,"ysyxSoCFull asic chipMaster chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+12861,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+12862,"ysyxSoCFull asic chipMaster chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+12863,"ysyxSoCFull asic chipMaster chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+12864,"ysyxSoCFull asic chipMaster chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+15285,"ysyxSoCFull asic chipMaster chiplink sbypass error latch", false,-1);
        tracep->declBit(c+18231,"ysyxSoCFull asic chipMaster chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+18237,"ysyxSoCFull asic chipMaster chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+15286,"ysyxSoCFull asic chipMaster chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+18221,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18180,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+18181,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18185,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18223,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18224,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18225,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18226,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+18227,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18238,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+18239,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+18240,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+18241,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18242,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18243,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+18244,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+18245,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+18246,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+18247,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+18248,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+18249,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18250,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+18251,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18252,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+18253,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18254,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+18255,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18256,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+18257,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18258,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+18259,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+18228,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12865,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+12866,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+12867,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+12868,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12869,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+12870,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+12871,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+18260,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+18261,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12875,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+12876,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+12877,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+12878,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12879,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+12880,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+12881,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+12882,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12883,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+12885,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+12889,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+12890,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+12891,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+12892,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+12893,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+12894,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+15287,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15288,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+15289,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15290,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15291,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18262,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+15292,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+15293,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+15295,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+15297,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+15301,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+12895,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12896,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+12897,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+12901,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+12902,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+12903,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+15305,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+15306,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15307,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+12904,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+63,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+64,"ysyxSoCFull asic chipMaster chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sbypass clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sbypass reset", false,-1);
        tracep->declBit(c+4037,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+18981,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18982,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+16629,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4039,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4040,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4041,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4042,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4043,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+4044,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4045,"ysyxSoCFull fpga chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15696,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15697,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18880,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15698,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18881,"ysyxSoCFull fpga chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18983,"ysyxSoCFull fpga chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15696,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15697,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18880,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15698,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18881,"ysyxSoCFull fpga chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4037,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18981,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18982,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16629,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4039,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4040,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4041,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4042,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4043,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+4044,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4045,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19578,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12905,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12906,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19579,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19580,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19581,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19582,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19583,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19584,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull fpga chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18983,"ysyxSoCFull fpga chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+19578,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12905,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12906,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19579,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+19580,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+19581,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19582,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19583,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19584,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull fpga chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+18876,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+18877,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18878,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18879,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15696,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15697,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18880,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15698,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18881,"ysyxSoCFull fpga chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4037,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18981,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3620,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18982,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+16629,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4039,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4040,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4041,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4042,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4043,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+4044,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4045,"ysyxSoCFull fpga chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19578,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12905,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12906,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19579,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19580,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19581,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19582,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19583,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19584,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull fpga chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18983,"ysyxSoCFull fpga chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19587,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19588,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19589,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19590,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19591,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19592,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19593,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16382,"ysyxSoCFull fpga chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+12910,"ysyxSoCFull fpga chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+12911,"ysyxSoCFull fpga chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+19594,"ysyxSoCFull fpga chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+12912,"ysyxSoCFull fpga chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+12913,"ysyxSoCFull fpga chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+12914,"ysyxSoCFull fpga chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+19595,"ysyxSoCFull fpga chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+19596,"ysyxSoCFull fpga chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+9304,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+12915,"ysyxSoCFull fpga chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+12916,"ysyxSoCFull fpga chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+12917,"ysyxSoCFull fpga chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+19839,"ysyxSoCFull fpga chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+19597,"ysyxSoCFull fpga chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+19598,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19599,"ysyxSoCFull fpga chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+19600,"ysyxSoCFull fpga chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19601,"ysyxSoCFull fpga chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+19602,"ysyxSoCFull fpga chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+12918,"ysyxSoCFull fpga chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+12919,"ysyxSoCFull fpga chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+12920,"ysyxSoCFull fpga chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+16383,"ysyxSoCFull fpga chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+19603,"ysyxSoCFull fpga chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+16384,"ysyxSoCFull fpga chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+16385,"ysyxSoCFull fpga chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+19604,"ysyxSoCFull fpga chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+16386,"ysyxSoCFull fpga chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+16387,"ysyxSoCFull fpga chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+19605,"ysyxSoCFull fpga chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+12921,"ysyxSoCFull fpga chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18875,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19587,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19588,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19589,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19590,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19591,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19592,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19593,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16382,"ysyxSoCFull fpga chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+12922,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+9284,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9285,"ysyxSoCFull fpga chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+9286,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9287,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9288,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+9289,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+9290,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+12923,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+12924,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+9293,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+9294,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9295,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+12925,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9297,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+12926,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9299,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+12927,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9301,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+12928,"ysyxSoCFull fpga chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+12929,"ysyxSoCFull fpga chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+19606,"ysyxSoCFull fpga chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+9304,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+12930,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+12931,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12932,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+12933,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+12934,"ysyxSoCFull fpga chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+12935,"ysyxSoCFull fpga chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+12936,"ysyxSoCFull fpga chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+19607,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19608,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+12937,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+12938,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+12939,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+12940,"ysyxSoCFull fpga chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+12941,"ysyxSoCFull fpga chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+12942,"ysyxSoCFull fpga chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+12943,"ysyxSoCFull fpga chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+12944,"ysyxSoCFull fpga chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+12945,"ysyxSoCFull fpga chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+12946,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+12947,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+12949,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+12951,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12952,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12953,"ysyxSoCFull fpga chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+12954,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+12955,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+12956,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+16388,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16389,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16390,"ysyxSoCFull fpga chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16391,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16392,"ysyxSoCFull fpga chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19609,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16393,"ysyxSoCFull fpga chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16394,"ysyxSoCFull fpga chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19610,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16396,"ysyxSoCFull fpga chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+12957,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+12958,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+12959,"ysyxSoCFull fpga chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+12961,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+12962,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+12963,"ysyxSoCFull fpga chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+16398,"ysyxSoCFull fpga chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16399,"ysyxSoCFull fpga chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16400,"ysyxSoCFull fpga chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+12964,"ysyxSoCFull fpga chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+65,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+66,"ysyxSoCFull fpga chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sbypass error clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sbypass error reset", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+19578,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12905,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12906,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19579,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+19580,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+19581,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19582,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19583,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19584,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+19585,"ysyxSoCFull fpga chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+19612,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19578,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12905,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12906,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19579,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19613,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+19614,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19615,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19616,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19617,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16402,"ysyxSoCFull fpga chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+12965,"ysyxSoCFull fpga chiplink sbypass error idle", false,-1);
        tracep->declBus(c+12966,"ysyxSoCFull fpga chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+12967,"ysyxSoCFull fpga chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+12968,"ysyxSoCFull fpga chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+12969,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+12970,"ysyxSoCFull fpga chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+12971,"ysyxSoCFull fpga chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+19618,"ysyxSoCFull fpga chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+12972,"ysyxSoCFull fpga chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+12973,"ysyxSoCFull fpga chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+19619,"ysyxSoCFull fpga chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+12974,"ysyxSoCFull fpga chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+12975,"ysyxSoCFull fpga chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+12976,"ysyxSoCFull fpga chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+12977,"ysyxSoCFull fpga chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+12978,"ysyxSoCFull fpga chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+16381,"ysyxSoCFull fpga chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+12979,"ysyxSoCFull fpga chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+12980,"ysyxSoCFull fpga chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+12981,"ysyxSoCFull fpga chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+12982,"ysyxSoCFull fpga chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+16403,"ysyxSoCFull fpga chiplink sbypass error latch", false,-1);
        tracep->declBit(c+19618,"ysyxSoCFull fpga chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+19620,"ysyxSoCFull fpga chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+16404,"ysyxSoCFull fpga chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+19612,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19578,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+12905,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+12906,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19579,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19613,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+19614,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19615,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+19616,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19617,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16402,"ysyxSoCFull fpga chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+12983,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+12984,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+12985,"ysyxSoCFull fpga chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+12986,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+12987,"ysyxSoCFull fpga chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+12988,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+12989,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+12990,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+12991,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+12992,"ysyxSoCFull fpga chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+12993,"ysyxSoCFull fpga chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+12994,"ysyxSoCFull fpga chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+12995,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+12996,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+12997,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+12998,"ysyxSoCFull fpga chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+12999,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+13000,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+13001,"ysyxSoCFull fpga chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+13002,"ysyxSoCFull fpga chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+13003,"ysyxSoCFull fpga chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+19621,"ysyxSoCFull fpga chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+12969,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13004,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+13005,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+13006,"ysyxSoCFull fpga chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+13007,"ysyxSoCFull fpga chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13008,"ysyxSoCFull fpga chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+13009,"ysyxSoCFull fpga chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+13010,"ysyxSoCFull fpga chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+19622,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+19623,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13014,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+13015,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+13016,"ysyxSoCFull fpga chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+13017,"ysyxSoCFull fpga chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13018,"ysyxSoCFull fpga chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+13019,"ysyxSoCFull fpga chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+13020,"ysyxSoCFull fpga chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+13021,"ysyxSoCFull fpga chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13022,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+13024,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+13028,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+13029,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+13030,"ysyxSoCFull fpga chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+13031,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+13032,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+13033,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+16405,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16406,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+16407,"ysyxSoCFull fpga chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16408,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16409,"ysyxSoCFull fpga chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+19624,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16410,"ysyxSoCFull fpga chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+16411,"ysyxSoCFull fpga chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+16413,"ysyxSoCFull fpga chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+16415,"ysyxSoCFull fpga chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+16419,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+13034,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13035,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+13036,"ysyxSoCFull fpga chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+13040,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+13041,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+13042,"ysyxSoCFull fpga chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+16423,"ysyxSoCFull fpga chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16424,"ysyxSoCFull fpga chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16425,"ysyxSoCFull fpga chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+13043,"ysyxSoCFull fpga chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+67,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+68,"ysyxSoCFull fpga chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink monitor reset", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17356,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17357,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17358,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17359,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17360,"ysyxSoCFull asic chipMaster chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+16449,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+400,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+405,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+407,"ysyxSoCFull asic chipMaster chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18263,"ysyxSoCFull asic chipMaster chiplink monitor source_ok", false,-1);
        tracep->declBus(c+18043,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic chipMaster chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+18045,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18046,"ysyxSoCFull asic chipMaster chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18047,"ysyxSoCFull asic chipMaster chiplink monitor mask_size", false,-1);
        tracep->declBit(c+18048,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+18049,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+18265,"ysyxSoCFull asic chipMaster chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+18052,"ysyxSoCFull asic chipMaster chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+18053,"ysyxSoCFull asic chipMaster chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18054,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+18266,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18056,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+18267,"ysyxSoCFull asic chipMaster chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18058,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+18268,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic chipMaster chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18270,"ysyxSoCFull asic chipMaster chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+13044,"ysyxSoCFull asic chipMaster chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+18065,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18066,"ysyxSoCFull asic chipMaster chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13045,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+13046,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13047,"ysyxSoCFull asic chipMaster chiplink monitor a_first", false,-1);
        tracep->declBus(c+13048,"ysyxSoCFull asic chipMaster chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13049,"ysyxSoCFull asic chipMaster chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+13050,"ysyxSoCFull asic chipMaster chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+13051,"ysyxSoCFull asic chipMaster chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+13052,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1139,"ysyxSoCFull asic chipMaster chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13053,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+13054,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13055,"ysyxSoCFull asic chipMaster chiplink monitor d_first", false,-1);
        tracep->declBus(c+13056,"ysyxSoCFull asic chipMaster chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13057,"ysyxSoCFull asic chipMaster chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+13058,"ysyxSoCFull asic chipMaster chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+13059,"ysyxSoCFull asic chipMaster chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+13060,"ysyxSoCFull asic chipMaster chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+13061,"ysyxSoCFull asic chipMaster chiplink monitor denied", false,-1);
        tracep->declBus(c+13062,"ysyxSoCFull asic chipMaster chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13063,"ysyxSoCFull asic chipMaster chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+13065,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+13067,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13068,"ysyxSoCFull asic chipMaster chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13069,"ysyxSoCFull asic chipMaster chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+13070,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13071,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13072,"ysyxSoCFull asic chipMaster chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+18271,"ysyxSoCFull asic chipMaster chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15311,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15312,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15313,"ysyxSoCFull asic chipMaster chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+14791,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+15314,"ysyxSoCFull asic chipMaster chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+15315,"ysyxSoCFull asic chipMaster chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+13073,"ysyxSoCFull asic chipMaster chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+13074,"ysyxSoCFull asic chipMaster chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15316,"ysyxSoCFull asic chipMaster chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18272,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+15318,"ysyxSoCFull asic chipMaster chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+13075,"ysyxSoCFull asic chipMaster chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13076,"ysyxSoCFull asic chipMaster chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+13077,"ysyxSoCFull asic chipMaster chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+13079,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+13080,"ysyxSoCFull asic chipMaster chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+13081,"ysyxSoCFull asic chipMaster chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+15320,"ysyxSoCFull asic chipMaster chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+13082,"ysyxSoCFull asic chipMaster chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+15321,"ysyxSoCFull asic chipMaster chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+13083,"ysyxSoCFull asic chipMaster chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+69,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+70,"ysyxSoCFull asic chipMaster chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink monitor clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink monitor reset", false,-1);
        tracep->declBit(c+4037,"ysyxSoCFull fpga chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18981,"ysyxSoCFull fpga chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3617,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3618,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3619,"ysyxSoCFull fpga chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18982,"ysyxSoCFull fpga chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+16629,"ysyxSoCFull fpga chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4038,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4039,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4040,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4041,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4042,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4043,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4045,"ysyxSoCFull fpga chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+13084,"ysyxSoCFull fpga chiplink monitor source_ok", false,-1);
        tracep->declBus(c+9284,"ysyxSoCFull fpga chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+9285,"ysyxSoCFull fpga chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+9286,"ysyxSoCFull fpga chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9287,"ysyxSoCFull fpga chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9288,"ysyxSoCFull fpga chiplink monitor mask_size", false,-1);
        tracep->declBit(c+9289,"ysyxSoCFull fpga chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+9290,"ysyxSoCFull fpga chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+13085,"ysyxSoCFull fpga chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+13086,"ysyxSoCFull fpga chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+9293,"ysyxSoCFull fpga chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+9294,"ysyxSoCFull fpga chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9295,"ysyxSoCFull fpga chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+13087,"ysyxSoCFull fpga chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9297,"ysyxSoCFull fpga chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+13088,"ysyxSoCFull fpga chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9299,"ysyxSoCFull fpga chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+13089,"ysyxSoCFull fpga chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9301,"ysyxSoCFull fpga chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+13090,"ysyxSoCFull fpga chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+13091,"ysyxSoCFull fpga chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+13092,"ysyxSoCFull fpga chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+9304,"ysyxSoCFull fpga chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+13093,"ysyxSoCFull fpga chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+13094,"ysyxSoCFull fpga chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13095,"ysyxSoCFull fpga chiplink monitor a_first", false,-1);
        tracep->declBus(c+13096,"ysyxSoCFull fpga chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+13097,"ysyxSoCFull fpga chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+13098,"ysyxSoCFull fpga chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+13099,"ysyxSoCFull fpga chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+13100,"ysyxSoCFull fpga chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+4859,"ysyxSoCFull fpga chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+13101,"ysyxSoCFull fpga chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+13102,"ysyxSoCFull fpga chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+13103,"ysyxSoCFull fpga chiplink monitor d_first", false,-1);
        tracep->declBus(c+13104,"ysyxSoCFull fpga chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+13105,"ysyxSoCFull fpga chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+13106,"ysyxSoCFull fpga chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+13107,"ysyxSoCFull fpga chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+13108,"ysyxSoCFull fpga chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+13109,"ysyxSoCFull fpga chiplink monitor denied", false,-1);
        tracep->declBus(c+13110,"ysyxSoCFull fpga chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+13111,"ysyxSoCFull fpga chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+13113,"ysyxSoCFull fpga chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+13115,"ysyxSoCFull fpga chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13116,"ysyxSoCFull fpga chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13117,"ysyxSoCFull fpga chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+13118,"ysyxSoCFull fpga chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+13119,"ysyxSoCFull fpga chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+13120,"ysyxSoCFull fpga chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+19625,"ysyxSoCFull fpga chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16429,"ysyxSoCFull fpga chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16430,"ysyxSoCFull fpga chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16431,"ysyxSoCFull fpga chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+14792,"ysyxSoCFull fpga chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16432,"ysyxSoCFull fpga chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16433,"ysyxSoCFull fpga chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+13121,"ysyxSoCFull fpga chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+13122,"ysyxSoCFull fpga chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16434,"ysyxSoCFull fpga chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+19626,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16436,"ysyxSoCFull fpga chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+13123,"ysyxSoCFull fpga chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+13124,"ysyxSoCFull fpga chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+13125,"ysyxSoCFull fpga chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+13127,"ysyxSoCFull fpga chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+13128,"ysyxSoCFull fpga chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+13129,"ysyxSoCFull fpga chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+16438,"ysyxSoCFull fpga chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+13130,"ysyxSoCFull fpga chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16439,"ysyxSoCFull fpga chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+13131,"ysyxSoCFull fpga chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+71,"ysyxSoCFull fpga chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19852,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19858,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+72,"ysyxSoCFull fpga chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx reset", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+16874,"ysyxSoCFull asic chipMaster chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18677,"ysyxSoCFull asic chipMaster chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+16875,"ysyxSoCFull asic chipMaster chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18678,"ysyxSoCFull asic chipMaster chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+16876,"ysyxSoCFull asic chipMaster chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+16877,"ysyxSoCFull asic chipMaster chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+16878,"ysyxSoCFull asic chipMaster chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+13132,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+13133,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16885,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+13135,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+13136,"ysyxSoCFull asic chipMaster chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+13137,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+13138,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16886,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+13139,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+13140,"ysyxSoCFull asic chipMaster chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+13141,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+13142,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16887,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+13143,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+13144,"ysyxSoCFull asic chipMaster chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+13145,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+13146,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16888,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+13147,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+13148,"ysyxSoCFull asic chipMaster chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+13149,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+13150,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16889,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+13151,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+13152,"ysyxSoCFull asic chipMaster chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+16885,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+13135,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+13136,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16874,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+16886,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+13139,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+13140,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18677,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16875,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+16887,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+13143,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+13144,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18678,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16876,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+16888,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+13147,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+13148,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16877,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+16889,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+13151,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+13152,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16878,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+16890,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13153,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13154,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13155,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13156,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13157,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+16891,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13158,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13159,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13160,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13161,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13162,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+13163,"ysyxSoCFull asic chipMaster chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+13164,"ysyxSoCFull asic chipMaster chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+13165,"ysyxSoCFull asic chipMaster chiplink rx b2c_send", false,-1);
        tracep->declBus(c+13166,"ysyxSoCFull asic chipMaster chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+13167,"ysyxSoCFull asic chipMaster chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+13168,"ysyxSoCFull asic chipMaster chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+13169,"ysyxSoCFull asic chipMaster chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+13170,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+13171,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+13172,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+13173,"ysyxSoCFull asic chipMaster chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+13174,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+13175,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+13176,"ysyxSoCFull asic chipMaster chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+13177,"ysyxSoCFull asic chipMaster chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+13178,"ysyxSoCFull asic chipMaster chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+13179,"ysyxSoCFull asic chipMaster chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+13180,"ysyxSoCFull asic chipMaster chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+13181,"ysyxSoCFull asic chipMaster chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+13182,"ysyxSoCFull asic chipMaster chiplink rx first", false,-1);
        tracep->declBit(c+13183,"ysyxSoCFull asic chipMaster chiplink rx formatValid", false,-1);
        tracep->declBus(c+13184,"ysyxSoCFull asic chipMaster chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+13185,"ysyxSoCFull asic chipMaster chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+13153,"ysyxSoCFull asic chipMaster chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+13154,"ysyxSoCFull asic chipMaster chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+13155,"ysyxSoCFull asic chipMaster chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+13156,"ysyxSoCFull asic chipMaster chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+13157,"ysyxSoCFull asic chipMaster chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+13158,"ysyxSoCFull asic chipMaster chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+13159,"ysyxSoCFull asic chipMaster chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+13160,"ysyxSoCFull asic chipMaster chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+13161,"ysyxSoCFull asic chipMaster chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+13162,"ysyxSoCFull asic chipMaster chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+13186,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13187,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+13188,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+13189,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+13190,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13191,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+13192,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13193,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+13194,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13195,"ysyxSoCFull asic chipMaster chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+13196,"ysyxSoCFull asic chipMaster chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+13197,"ysyxSoCFull asic chipMaster chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+13198,"ysyxSoCFull asic chipMaster chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+13199,"ysyxSoCFull asic chipMaster chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+13200,"ysyxSoCFull asic chipMaster chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+13201,"ysyxSoCFull asic chipMaster chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+13202,"ysyxSoCFull asic chipMaster chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+13203,"ysyxSoCFull asic chipMaster chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+13204,"ysyxSoCFull asic chipMaster chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+13205,"ysyxSoCFull asic chipMaster chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+16892,"ysyxSoCFull asic chipMaster chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+16893,"ysyxSoCFull asic chipMaster chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+16894,"ysyxSoCFull asic chipMaster chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+16895,"ysyxSoCFull asic chipMaster chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+16896,"ysyxSoCFull asic chipMaster chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+16897,"ysyxSoCFull asic chipMaster chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+16898,"ysyxSoCFull asic chipMaster chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+16899,"ysyxSoCFull asic chipMaster chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+16900,"ysyxSoCFull asic chipMaster chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+16901,"ysyxSoCFull asic chipMaster chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+16890,"ysyxSoCFull asic chipMaster chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+13206,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+13207,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+13208,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+13209,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+13210,"ysyxSoCFull asic chipMaster chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+16891,"ysyxSoCFull asic chipMaster chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+16902,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+16903,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+16904,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+16905,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+16906,"ysyxSoCFull asic chipMaster chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqa reset", false,-1);
        tracep->declBit(c+13132,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+13133,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16885,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+13135,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+13136,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+13132,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+13133,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+13211,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+13212,"ysyxSoCFull asic chipMaster chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13211,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13212,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16885,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13135,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13136,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+13132,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+13133,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+13211,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+13212,"ysyxSoCFull asic chipMaster chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14793,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16908,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+13213,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13214,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14794,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13214,"ysyxSoCFull asic chipMaster chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13215,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13216,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+13217,"ysyxSoCFull asic chipMaster chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+13218,"ysyxSoCFull asic chipMaster chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+16909,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+16910,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+16911,"ysyxSoCFull asic chipMaster chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+13219,"ysyxSoCFull asic chipMaster chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+14795,"ysyxSoCFull asic chipMaster chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+13220,"ysyxSoCFull asic chipMaster chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+13221,"ysyxSoCFull asic chipMaster chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+13222,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+14793,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16908,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+13213,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13214,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14794,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14793,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16908,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13213,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13214,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14794,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13214,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14794,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14793,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16908,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13213,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13223,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13224,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13225+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20791,"ysyxSoCFull asic chipMaster chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13211,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13212,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16885,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13135,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13136,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13257+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13136,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13212,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14796,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13135,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13258,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+16912,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+14797,"ysyxSoCFull asic chipMaster chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqb reset", false,-1);
        tracep->declBit(c+13137,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+13138,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16886,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+13139,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+13140,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+13137,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+13138,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16913,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+13259,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+16913,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13259,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16886,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13139,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13140,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+13137,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+13138,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16913,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+13259,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14798,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16914,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+13261,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13262,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14799,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13262,"ysyxSoCFull asic chipMaster chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13263,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13264,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+13265,"ysyxSoCFull asic chipMaster chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+13266,"ysyxSoCFull asic chipMaster chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+16915,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+16916,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+16917,"ysyxSoCFull asic chipMaster chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+13267,"ysyxSoCFull asic chipMaster chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+14800,"ysyxSoCFull asic chipMaster chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+13268,"ysyxSoCFull asic chipMaster chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+13269,"ysyxSoCFull asic chipMaster chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+13270,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+14798,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16914,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+13261,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13262,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14799,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14798,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16914,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13261,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13262,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14799,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13262,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14799,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14798,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16914,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13261,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13271,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13272,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13273+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20792,"ysyxSoCFull asic chipMaster chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+16913,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13259,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16886,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13139,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13140,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13305+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13140,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13260,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14801,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13139,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13306,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+16918,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+14802,"ysyxSoCFull asic chipMaster chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqc reset", false,-1);
        tracep->declBit(c+13141,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+13142,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16887,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+13143,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+13144,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+13141,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+13142,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16919,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+13307,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+13308,"ysyxSoCFull asic chipMaster chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+16919,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13307,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13308,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16887,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13143,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13144,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+13141,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+13142,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16919,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+13307,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+13308,"ysyxSoCFull asic chipMaster chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14803,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16920,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+13309,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13310,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
    }
}

void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+14804,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13310,"ysyxSoCFull asic chipMaster chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13311,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13312,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+13313,"ysyxSoCFull asic chipMaster chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+13314,"ysyxSoCFull asic chipMaster chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+16921,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+16922,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+16923,"ysyxSoCFull asic chipMaster chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+13315,"ysyxSoCFull asic chipMaster chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+14805,"ysyxSoCFull asic chipMaster chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+13316,"ysyxSoCFull asic chipMaster chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+13317,"ysyxSoCFull asic chipMaster chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+13318,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+14803,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16920,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+13309,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13310,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14804,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14803,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16920,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13309,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13310,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14804,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13310,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14804,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14803,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16920,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13309,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13319,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13320,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13321+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20793,"ysyxSoCFull asic chipMaster chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+16919,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13307,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13308,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16887,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13143,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13144,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13353+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13144,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13308,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14806,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13143,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13354,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+16924,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+14807,"ysyxSoCFull asic chipMaster chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqd reset", false,-1);
        tracep->declBit(c+13145,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+13146,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16888,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+13147,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+13148,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+13145,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+13146,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16925,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+13355,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull asic chipMaster chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+16925,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13355,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16888,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13147,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13148,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+13145,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+13146,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16925,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+13355,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull asic chipMaster chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14808,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16926,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+13357,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13358,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14809,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13358,"ysyxSoCFull asic chipMaster chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13359,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13360,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+13361,"ysyxSoCFull asic chipMaster chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+13362,"ysyxSoCFull asic chipMaster chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+16927,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+16928,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+16929,"ysyxSoCFull asic chipMaster chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+13363,"ysyxSoCFull asic chipMaster chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+14810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+13364,"ysyxSoCFull asic chipMaster chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+13365,"ysyxSoCFull asic chipMaster chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+13366,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+14808,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16926,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+13357,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13358,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14809,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14808,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16926,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13357,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13358,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14809,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13358,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14809,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14808,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16926,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13357,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13367,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13368,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13369+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20794,"ysyxSoCFull asic chipMaster chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+16925,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13355,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16888,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13147,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13148,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13401+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13148,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13356,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14811,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13147,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13402,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+16930,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+14812,"ysyxSoCFull asic chipMaster chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqe reset", false,-1);
        tracep->declBit(c+13149,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+13150,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16889,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+13151,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+13152,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+13149,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+13150,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16931,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+13403,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+13404,"ysyxSoCFull asic chipMaster chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+16931,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13403,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13404,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16889,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13151,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13152,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+13149,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+13150,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16931,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+13403,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+13404,"ysyxSoCFull asic chipMaster chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14813,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16932,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+13405,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13406,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14814,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13406,"ysyxSoCFull asic chipMaster chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13407,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13408,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+13409,"ysyxSoCFull asic chipMaster chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+13410,"ysyxSoCFull asic chipMaster chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+16933,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+16934,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+16935,"ysyxSoCFull asic chipMaster chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+13411,"ysyxSoCFull asic chipMaster chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+14815,"ysyxSoCFull asic chipMaster chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+13412,"ysyxSoCFull asic chipMaster chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+13413,"ysyxSoCFull asic chipMaster chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+13414,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+14813,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+16932,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+13405,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13406,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14814,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14813,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+16932,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13405,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13406,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14814,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13406,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14814,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13134,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14813,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+16932,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13405,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13415,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13416,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13417+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20795,"ysyxSoCFull asic chipMaster chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+16931,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13403,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13404,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+16889,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13151,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13152,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13449+i*1,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13152,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13404,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14816,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13151,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13450,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+16936,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+14817,"ysyxSoCFull asic chipMaster chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+16890,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+13153,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13154,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13155,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13156,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13157,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+16937,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+16938,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+16939,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+16940,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+16937,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+16941,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+16937,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16937,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16937,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16937,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16942,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16943,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19789,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19788,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19792,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18829,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18830,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18828,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16944,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16945,"ysyxSoCFull asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+16891,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+13158,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13159,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13160,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13161,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13162,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+16946,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16947,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+16947,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+16948,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+16949,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+16946,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+16950,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+16946,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16946,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16946,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16946,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16951,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16952,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19794,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19795,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19793,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19796,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19797,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18832,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18833,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+16947,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16947,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16947,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16947,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16947,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16947,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16953,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16954,"ysyxSoCFull asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx reset", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+4086,"ysyxSoCFull fpga chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+4087,"ysyxSoCFull fpga chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+4088,"ysyxSoCFull fpga chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+4089,"ysyxSoCFull fpga chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+4090,"ysyxSoCFull fpga chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+4091,"ysyxSoCFull fpga chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+4092,"ysyxSoCFull fpga chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+4093,"ysyxSoCFull fpga chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18683,"ysyxSoCFull fpga chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17090,"ysyxSoCFull fpga chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4094,"ysyxSoCFull fpga chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+4095,"ysyxSoCFull fpga chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+4096,"ysyxSoCFull fpga chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+4097,"ysyxSoCFull fpga chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+4098,"ysyxSoCFull fpga chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+4099,"ysyxSoCFull fpga chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+4100,"ysyxSoCFull fpga chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+4101,"ysyxSoCFull fpga chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18684,"ysyxSoCFull fpga chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+17091,"ysyxSoCFull fpga chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+4102,"ysyxSoCFull fpga chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+4103,"ysyxSoCFull fpga chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+4104,"ysyxSoCFull fpga chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+4105,"ysyxSoCFull fpga chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+4106,"ysyxSoCFull fpga chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+4107,"ysyxSoCFull fpga chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+4108,"ysyxSoCFull fpga chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+4109,"ysyxSoCFull fpga chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18685,"ysyxSoCFull fpga chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17092,"ysyxSoCFull fpga chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4110,"ysyxSoCFull fpga chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+4111,"ysyxSoCFull fpga chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+4112,"ysyxSoCFull fpga chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+4113,"ysyxSoCFull fpga chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+4114,"ysyxSoCFull fpga chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+4115,"ysyxSoCFull fpga chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+4116,"ysyxSoCFull fpga chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+4117,"ysyxSoCFull fpga chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18686,"ysyxSoCFull fpga chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17093,"ysyxSoCFull fpga chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4118,"ysyxSoCFull fpga chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+4119,"ysyxSoCFull fpga chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+4120,"ysyxSoCFull fpga chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+4121,"ysyxSoCFull fpga chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+4122,"ysyxSoCFull fpga chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+4123,"ysyxSoCFull fpga chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+4124,"ysyxSoCFull fpga chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+4125,"ysyxSoCFull fpga chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18687,"ysyxSoCFull fpga chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17094,"ysyxSoCFull fpga chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4126,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4127,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4128,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4129,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4130,"ysyxSoCFull fpga chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4131,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4132,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4133,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4134,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4135,"ysyxSoCFull fpga chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+13451,"ysyxSoCFull fpga chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+13452,"ysyxSoCFull fpga chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17101,"ysyxSoCFull fpga chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+13455,"ysyxSoCFull fpga chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+13456,"ysyxSoCFull fpga chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+13457,"ysyxSoCFull fpga chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17102,"ysyxSoCFull fpga chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+13458,"ysyxSoCFull fpga chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+13459,"ysyxSoCFull fpga chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+13460,"ysyxSoCFull fpga chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+13461,"ysyxSoCFull fpga chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17103,"ysyxSoCFull fpga chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+13462,"ysyxSoCFull fpga chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+13463,"ysyxSoCFull fpga chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+13464,"ysyxSoCFull fpga chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+13465,"ysyxSoCFull fpga chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17104,"ysyxSoCFull fpga chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+13466,"ysyxSoCFull fpga chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+13467,"ysyxSoCFull fpga chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+13468,"ysyxSoCFull fpga chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+13469,"ysyxSoCFull fpga chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17105,"ysyxSoCFull fpga chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+13470,"ysyxSoCFull fpga chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+13471,"ysyxSoCFull fpga chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+17101,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+13455,"ysyxSoCFull fpga chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4086,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4087,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4088,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4089,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4090,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4091,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4092,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4093,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18683,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17090,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+17102,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+13458,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+13459,"ysyxSoCFull fpga chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4094,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4095,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4096,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4097,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4098,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4099,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4100,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4101,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18684,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17091,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+13462,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+13463,"ysyxSoCFull fpga chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4102,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4103,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4104,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4105,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4106,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4107,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4108,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4109,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18685,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17092,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+17104,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+13466,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+13467,"ysyxSoCFull fpga chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4110,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4111,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4112,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4113,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4114,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4115,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4116,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4117,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18686,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17093,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+17105,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+13470,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+13471,"ysyxSoCFull fpga chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4118,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4119,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4120,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4121,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4122,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4123,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4124,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4125,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18687,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17094,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+17106,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13472,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13473,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13474,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13475,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13476,"ysyxSoCFull fpga chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4131,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4132,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4133,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4134,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4135,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+17107,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+13477,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13478,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13479,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13480,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13481,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4126,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4127,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4128,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4129,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4130,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+13482,"ysyxSoCFull fpga chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+13483,"ysyxSoCFull fpga chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+13484,"ysyxSoCFull fpga chiplink rx b2c_send", false,-1);
        tracep->declBus(c+13485,"ysyxSoCFull fpga chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+13486,"ysyxSoCFull fpga chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+13487,"ysyxSoCFull fpga chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+13488,"ysyxSoCFull fpga chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+13489,"ysyxSoCFull fpga chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+13490,"ysyxSoCFull fpga chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+13491,"ysyxSoCFull fpga chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+13492,"ysyxSoCFull fpga chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+13493,"ysyxSoCFull fpga chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+13494,"ysyxSoCFull fpga chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+13495,"ysyxSoCFull fpga chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+13496,"ysyxSoCFull fpga chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+13497,"ysyxSoCFull fpga chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+13498,"ysyxSoCFull fpga chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+13499,"ysyxSoCFull fpga chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+13500,"ysyxSoCFull fpga chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+13501,"ysyxSoCFull fpga chiplink rx first", false,-1);
        tracep->declBit(c+13502,"ysyxSoCFull fpga chiplink rx formatValid", false,-1);
        tracep->declBus(c+13503,"ysyxSoCFull fpga chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+13504,"ysyxSoCFull fpga chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+13472,"ysyxSoCFull fpga chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+13473,"ysyxSoCFull fpga chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+13474,"ysyxSoCFull fpga chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+13475,"ysyxSoCFull fpga chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+13476,"ysyxSoCFull fpga chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+13477,"ysyxSoCFull fpga chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+13478,"ysyxSoCFull fpga chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+13479,"ysyxSoCFull fpga chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+13480,"ysyxSoCFull fpga chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+13481,"ysyxSoCFull fpga chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+13505,"ysyxSoCFull fpga chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13506,"ysyxSoCFull fpga chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+13507,"ysyxSoCFull fpga chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+13508,"ysyxSoCFull fpga chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+13509,"ysyxSoCFull fpga chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13510,"ysyxSoCFull fpga chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+13511,"ysyxSoCFull fpga chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13512,"ysyxSoCFull fpga chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+13513,"ysyxSoCFull fpga chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+13514,"ysyxSoCFull fpga chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+13515,"ysyxSoCFull fpga chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+13516,"ysyxSoCFull fpga chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+13517,"ysyxSoCFull fpga chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+13518,"ysyxSoCFull fpga chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+13519,"ysyxSoCFull fpga chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+13520,"ysyxSoCFull fpga chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+13521,"ysyxSoCFull fpga chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+13522,"ysyxSoCFull fpga chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+13523,"ysyxSoCFull fpga chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+13524,"ysyxSoCFull fpga chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+17108,"ysyxSoCFull fpga chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+17109,"ysyxSoCFull fpga chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+17110,"ysyxSoCFull fpga chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+17111,"ysyxSoCFull fpga chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+17112,"ysyxSoCFull fpga chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+17113,"ysyxSoCFull fpga chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+17114,"ysyxSoCFull fpga chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+17115,"ysyxSoCFull fpga chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+17116,"ysyxSoCFull fpga chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+17117,"ysyxSoCFull fpga chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+17106,"ysyxSoCFull fpga chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+13525,"ysyxSoCFull fpga chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+13526,"ysyxSoCFull fpga chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+13527,"ysyxSoCFull fpga chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+13528,"ysyxSoCFull fpga chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+13529,"ysyxSoCFull fpga chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+17107,"ysyxSoCFull fpga chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+17118,"ysyxSoCFull fpga chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+17119,"ysyxSoCFull fpga chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+17120,"ysyxSoCFull fpga chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+17121,"ysyxSoCFull fpga chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+17122,"ysyxSoCFull fpga chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqa reset", false,-1);
        tracep->declBit(c+13451,"ysyxSoCFull fpga chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+13452,"ysyxSoCFull fpga chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17101,"ysyxSoCFull fpga chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+13455,"ysyxSoCFull fpga chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+13451,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+13452,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+13530,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+13531,"ysyxSoCFull fpga chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13530,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13531,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17101,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13455,"ysyxSoCFull fpga chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+13451,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+13452,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+13530,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+13531,"ysyxSoCFull fpga chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14818,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17124,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+13532,"ysyxSoCFull fpga chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14819,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13534,"ysyxSoCFull fpga chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13535,"ysyxSoCFull fpga chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+13536,"ysyxSoCFull fpga chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+13537,"ysyxSoCFull fpga chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+17125,"ysyxSoCFull fpga chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+17126,"ysyxSoCFull fpga chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+17127,"ysyxSoCFull fpga chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+13538,"ysyxSoCFull fpga chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+14820,"ysyxSoCFull fpga chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+13539,"ysyxSoCFull fpga chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+13540,"ysyxSoCFull fpga chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+13541,"ysyxSoCFull fpga chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+14818,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17124,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+13532,"ysyxSoCFull fpga chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14819,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14818,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17124,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13532,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14819,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13533,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14819,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14818,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17124,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13532,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13542,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13543,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13544+i*1,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20796,"ysyxSoCFull fpga chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+17123,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13530,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13531,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17101,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13455,"ysyxSoCFull fpga chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13576+i*1,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13455,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13531,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14821,"ysyxSoCFull fpga chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13577,"ysyxSoCFull fpga chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+17128,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+14822,"ysyxSoCFull fpga chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqb reset", false,-1);
        tracep->declBit(c+13456,"ysyxSoCFull fpga chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+13457,"ysyxSoCFull fpga chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17102,"ysyxSoCFull fpga chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+13458,"ysyxSoCFull fpga chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+13459,"ysyxSoCFull fpga chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+13456,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+13457,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17129,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+13578,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+17129,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13578,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17102,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13458,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13459,"ysyxSoCFull fpga chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+13456,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+13457,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17129,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+13578,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14823,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17130,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13581,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14824,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13581,"ysyxSoCFull fpga chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13582,"ysyxSoCFull fpga chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13583,"ysyxSoCFull fpga chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+13584,"ysyxSoCFull fpga chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+13585,"ysyxSoCFull fpga chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+17131,"ysyxSoCFull fpga chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+17132,"ysyxSoCFull fpga chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+17133,"ysyxSoCFull fpga chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+13586,"ysyxSoCFull fpga chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+14825,"ysyxSoCFull fpga chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+13587,"ysyxSoCFull fpga chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+13588,"ysyxSoCFull fpga chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+13589,"ysyxSoCFull fpga chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+14823,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17130,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13581,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14824,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14823,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17130,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13581,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14824,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13581,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14824,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14823,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17130,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13580,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13590,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13591,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13592+i*1,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20797,"ysyxSoCFull fpga chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+17129,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13578,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17102,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13458,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13459,"ysyxSoCFull fpga chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13624+i*1,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13459,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13579,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14826,"ysyxSoCFull fpga chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13458,"ysyxSoCFull fpga chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13625,"ysyxSoCFull fpga chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+17134,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+14827,"ysyxSoCFull fpga chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqc reset", false,-1);
        tracep->declBit(c+13460,"ysyxSoCFull fpga chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+13461,"ysyxSoCFull fpga chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17103,"ysyxSoCFull fpga chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+13462,"ysyxSoCFull fpga chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+13463,"ysyxSoCFull fpga chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+13460,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+13461,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17135,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+13626,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+13627,"ysyxSoCFull fpga chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+17135,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13626,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13627,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17103,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13462,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13463,"ysyxSoCFull fpga chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+13460,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+13461,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17135,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+13626,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+13627,"ysyxSoCFull fpga chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14828,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17136,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+13628,"ysyxSoCFull fpga chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13629,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14829,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13629,"ysyxSoCFull fpga chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13630,"ysyxSoCFull fpga chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13631,"ysyxSoCFull fpga chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+13632,"ysyxSoCFull fpga chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+13633,"ysyxSoCFull fpga chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+17137,"ysyxSoCFull fpga chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+17138,"ysyxSoCFull fpga chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+17139,"ysyxSoCFull fpga chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+13634,"ysyxSoCFull fpga chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+14830,"ysyxSoCFull fpga chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+13635,"ysyxSoCFull fpga chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+13636,"ysyxSoCFull fpga chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+13637,"ysyxSoCFull fpga chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+14828,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17136,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+13628,"ysyxSoCFull fpga chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13629,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14829,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14828,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17136,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13628,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13629,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14829,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13629,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14829,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14828,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17136,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13628,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13638,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13639,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13640+i*1,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20798,"ysyxSoCFull fpga chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+17135,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13626,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13627,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17103,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13462,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13463,"ysyxSoCFull fpga chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13672+i*1,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13463,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13627,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14831,"ysyxSoCFull fpga chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13462,"ysyxSoCFull fpga chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13673,"ysyxSoCFull fpga chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+17140,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+14832,"ysyxSoCFull fpga chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqd reset", false,-1);
        tracep->declBit(c+13464,"ysyxSoCFull fpga chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+13465,"ysyxSoCFull fpga chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17104,"ysyxSoCFull fpga chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+13466,"ysyxSoCFull fpga chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+13467,"ysyxSoCFull fpga chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+13464,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+13465,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17141,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+13674,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+13675,"ysyxSoCFull fpga chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+17141,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13674,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13675,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17104,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13466,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13467,"ysyxSoCFull fpga chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+13464,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+13465,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17141,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+13674,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+13675,"ysyxSoCFull fpga chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14833,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17142,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+13676,"ysyxSoCFull fpga chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13677,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14834,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13677,"ysyxSoCFull fpga chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13678,"ysyxSoCFull fpga chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13679,"ysyxSoCFull fpga chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+13680,"ysyxSoCFull fpga chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+13681,"ysyxSoCFull fpga chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+17143,"ysyxSoCFull fpga chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+17144,"ysyxSoCFull fpga chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+17145,"ysyxSoCFull fpga chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+13682,"ysyxSoCFull fpga chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+14835,"ysyxSoCFull fpga chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+13683,"ysyxSoCFull fpga chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+13684,"ysyxSoCFull fpga chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+13685,"ysyxSoCFull fpga chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+14833,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17142,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+13676,"ysyxSoCFull fpga chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13677,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14834,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14833,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17142,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13676,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13677,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14834,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13677,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14834,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14833,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17142,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13676,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13686,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13687,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13688+i*1,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20799,"ysyxSoCFull fpga chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+17141,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13674,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13675,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17104,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13466,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13467,"ysyxSoCFull fpga chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13720+i*1,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13467,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13675,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14836,"ysyxSoCFull fpga chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13466,"ysyxSoCFull fpga chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13721,"ysyxSoCFull fpga chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+17146,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+14837,"ysyxSoCFull fpga chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqe reset", false,-1);
        tracep->declBit(c+13468,"ysyxSoCFull fpga chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+13469,"ysyxSoCFull fpga chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17105,"ysyxSoCFull fpga chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+13470,"ysyxSoCFull fpga chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+13471,"ysyxSoCFull fpga chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+13468,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+13469,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17147,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+13722,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+13723,"ysyxSoCFull fpga chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+13722,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+13723,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17105,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+13470,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+13471,"ysyxSoCFull fpga chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+13468,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+13469,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17147,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+13722,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+13723,"ysyxSoCFull fpga chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+14838,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17148,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+13724,"ysyxSoCFull fpga chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+13725,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14839,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+13725,"ysyxSoCFull fpga chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+13726,"ysyxSoCFull fpga chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+13727,"ysyxSoCFull fpga chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+13728,"ysyxSoCFull fpga chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+13729,"ysyxSoCFull fpga chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+17149,"ysyxSoCFull fpga chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+17150,"ysyxSoCFull fpga chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+17151,"ysyxSoCFull fpga chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+13730,"ysyxSoCFull fpga chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+14840,"ysyxSoCFull fpga chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+13731,"ysyxSoCFull fpga chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+13732,"ysyxSoCFull fpga chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+13733,"ysyxSoCFull fpga chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+14838,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17148,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+13724,"ysyxSoCFull fpga chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+13725,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+14839,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+14838,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17148,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+13724,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+13725,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+14839,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+13725,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+14839,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+13453,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+14838,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17148,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+13724,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+13734,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+13735,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+13736+i*1,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+20800,"ysyxSoCFull fpga chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+17147,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+13722,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+13723,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17105,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+13470,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+13471,"ysyxSoCFull fpga chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+13768+i*1,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+13471,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+13723,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+14841,"ysyxSoCFull fpga chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+13470,"ysyxSoCFull fpga chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+13769,"ysyxSoCFull fpga chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+17152,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+14842,"ysyxSoCFull fpga chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+17106,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+13472,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13473,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13474,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13475,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13476,"ysyxSoCFull fpga chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4131,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4132,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4133,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4134,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4135,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+4131,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4132,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4133,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4134,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4135,"ysyxSoCFull fpga chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17154,"ysyxSoCFull fpga chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+17155,"ysyxSoCFull fpga chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17156,"ysyxSoCFull fpga chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull fpga chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+17157,"ysyxSoCFull fpga chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17153,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17158,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17159,"ysyxSoCFull fpga chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19801,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19802,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19800,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19803,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19804,"ysyxSoCFull fpga chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19682,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19683,"ysyxSoCFull fpga chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19681,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17154,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17160,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull fpga chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+17107,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+13477,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13478,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13479,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13480,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13481,"ysyxSoCFull fpga chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4126,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4127,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4128,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4129,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4130,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+4126,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4127,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4128,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4129,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4130,"ysyxSoCFull fpga chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull fpga chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17168,"ysyxSoCFull fpga chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19806,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19807,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19808,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19809,"ysyxSoCFull fpga chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19685,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19686,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19684,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull fpga chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16453,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16874,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16874,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16648,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+19840,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19841,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16650,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19693,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19694,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16648,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19695,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16651,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16874,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16648,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16652,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16956,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16653,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16654,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16958,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16655,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16653,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16652,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16656,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16655,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16654,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16657,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16955,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16652,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16652,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16659,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16956,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16653,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16653,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16660,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16661,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16654,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16654,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16662,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16663,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16958,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16655,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16655,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16664,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16665,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+19840,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19841,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19689,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19690,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19692,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18324,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18325,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18323,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16666,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16667,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+440,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16454,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16875,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16875,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16668,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15689,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16864,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16670,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18690,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18691,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16668,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18692,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16671,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18677,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16875,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16668,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16960,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16961,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16962,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16676,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16677,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16678,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16679,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16960,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16680,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16681,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16961,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16682,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16683,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16962,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16684,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16685,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15689,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16864,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19734,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19735,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19733,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19736,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19737,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18327,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18328,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18326,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16686,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16687,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+442,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16455,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18678,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16876,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16876,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16688,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15690,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16865,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16690,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18693,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18694,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16688,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18695,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16691,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18678,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16876,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16688,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16963,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16692,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16964,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16693,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16965,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16966,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16693,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16692,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16696,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16695,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16697,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16963,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16692,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16692,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16698,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16699,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16964,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16693,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16693,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16700,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16701,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16965,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16694,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16702,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16703,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16966,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16695,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16704,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16705,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15690,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16865,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19740,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19741,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19742,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19743,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18330,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18331,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18329,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16689,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16706,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16707,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+17439,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16456,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16877,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16877,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16708,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15323,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19842,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16710,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18280,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18281,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16708,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18282,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16711,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18679,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16877,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16708,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16967,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16712,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16968,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16713,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16969,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16714,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16970,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16715,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16713,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16712,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16716,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16715,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16714,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16717,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16967,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16712,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16712,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16719,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16968,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16713,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16713,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16720,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16721,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16969,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16714,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16714,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16722,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16723,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16970,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16715,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16715,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16724,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16725,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15323,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19842,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19746,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19747,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19745,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19748,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19749,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18333,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18334,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16709,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16726,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16727,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16452,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18680,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16878,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+16878,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16728,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15691,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16866,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16730,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18696,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18697,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16728,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18698,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16731,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18680,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+16878,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16728,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16971,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16732,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+16972,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16733,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+16973,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+16974,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16735,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16733,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16732,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16736,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16735,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16737,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16971,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16732,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16732,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16738,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16739,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+16972,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16733,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16733,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16740,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16741,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+16973,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16734,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16742,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16743,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+16974,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16735,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16735,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16744,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16745,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15691,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16866,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19752,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19753,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19751,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19754,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19755,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18283,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18336,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18335,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16729,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16746,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16747,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+18988,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16633,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4086,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4087,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4088,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4089,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4090,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4091,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4092,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4093,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18683,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17090,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17090,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16748,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16441,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16749,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16749,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16750,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19628,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19629,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16748,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19630,"ysyxSoCFull fpga chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16751,"ysyxSoCFull fpga chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18683,"ysyxSoCFull fpga chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17090,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16748,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16752,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17172,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17173,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16754,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17174,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16755,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16752,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16756,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16755,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16754,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16752,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16752,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16758,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16759,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17172,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16753,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16760,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16761,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17173,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16754,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16754,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16762,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16763,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17174,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16755,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16755,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16764,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16765,"ysyxSoCFull fpga chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16441,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19758,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19759,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19760,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19761,"ysyxSoCFull fpga chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18284,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18340,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16749,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16749,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16749,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16749,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18338,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16749,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16749,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16766,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16767,"ysyxSoCFull fpga chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+4081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16634,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4082,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4094,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4095,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4096,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4097,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4098,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4099,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4100,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4101,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18684,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17091,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17091,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16768,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15692,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4082,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16867,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16770,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18699,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18700,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16768,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18701,"ysyxSoCFull fpga chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16771,"ysyxSoCFull fpga chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18684,"ysyxSoCFull fpga chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17091,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16768,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17175,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16772,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17176,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16773,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17177,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17178,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16773,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16772,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16776,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16777,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17175,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16772,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16772,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16778,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16779,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17176,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16773,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16773,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16780,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16781,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17177,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16782,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16783,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17178,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16775,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15692,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4082,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16867,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4082,"ysyxSoCFull fpga chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19764,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19765,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19766,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19767,"ysyxSoCFull fpga chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18342,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18343,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16769,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16786,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16787,"ysyxSoCFull fpga chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+4083,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16635,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4084,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4102,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4103,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4104,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4105,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4106,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4107,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4108,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4109,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18685,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17092,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17092,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16788,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15693,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4084,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16868,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16790,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18702,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18703,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16788,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18704,"ysyxSoCFull fpga chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16791,"ysyxSoCFull fpga chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18685,"ysyxSoCFull fpga chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17092,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16788,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17179,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16792,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17180,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16793,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17181,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16794,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16795,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16793,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16792,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16796,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16795,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16794,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16797,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17179,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16792,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16792,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16798,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16799,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17180,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16793,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16793,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16800,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16801,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17181,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16794,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16794,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16802,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16803,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16795,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16795,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16804,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16805,"ysyxSoCFull fpga chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15693,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4084,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16868,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4084,"ysyxSoCFull fpga chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19770,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19771,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19769,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19773,"ysyxSoCFull fpga chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18286,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16789,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16806,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16807,"ysyxSoCFull fpga chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+18989,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16636,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4110,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4111,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4112,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4113,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4114,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4115,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4116,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4117,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18686,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17093,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17093,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16808,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16442,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19844,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19631,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19632,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16808,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19633,"ysyxSoCFull fpga chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18686,"ysyxSoCFull fpga chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17093,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16808,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16812,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17184,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17185,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17186,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16812,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16816,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16817,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16812,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16812,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16818,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16819,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17184,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16813,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16820,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16821,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17185,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16814,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17186,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16815,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16824,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16825,"ysyxSoCFull fpga chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16442,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19844,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19776,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19777,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19775,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19778,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19779,"ysyxSoCFull fpga chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18287,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18348,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18349,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16809,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16826,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16827,"ysyxSoCFull fpga chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+4061,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+16632,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+4085,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4118,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4119,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4120,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4121,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4122,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4123,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4124,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4125,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18687,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17094,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17094,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16828,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+15694,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+4085,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+16869,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+16829,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+16829,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+16830,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18705,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18706,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+16828,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18707,"ysyxSoCFull fpga chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+16831,"ysyxSoCFull fpga chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18687,"ysyxSoCFull fpga chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17094,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16828,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17187,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17188,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16833,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17189,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17190,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16835,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16833,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+16832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+16836,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16835,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+16837,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17187,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16832,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16838,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17188,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16833,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16833,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16840,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16841,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17189,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16842,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16843,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17190,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16835,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16835,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16844,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16845,"ysyxSoCFull fpga chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+15694,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+4085,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+16869,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+4085,"ysyxSoCFull fpga chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19782,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19783,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18351,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18352,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+16829,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16829,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16829,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16829,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16829,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16829,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16846,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16847,"ysyxSoCFull fpga chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+17435,"ysyxSoCFull asic chipMaster chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+17436,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+17437,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+17438,"ysyxSoCFull asic chipMaster chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+427,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+428,"ysyxSoCFull asic chipMaster chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+435,"ysyxSoCFull asic chipMaster chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+14862,"ysyxSoCFull asic chipMaster chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+13770,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13771,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13772,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13773,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13774,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+13775,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13777,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13778,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13779,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+17435,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+17436,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17437,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+17438,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13780,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+13781,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+13782,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13783,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13784,"ysyxSoCFull asic chipMaster chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+427,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+428,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20801,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13785,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+13786,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+13787,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13788,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13789,"ysyxSoCFull asic chipMaster chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20801,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13790,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+13791,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+13792,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13793,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13794,"ysyxSoCFull asic chipMaster chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+435,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13795,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+13796,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+13797,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13798,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13799,"ysyxSoCFull asic chipMaster chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+13800,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+14862,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20802,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13801,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+13802,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+13803,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13804,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+13805,"ysyxSoCFull asic chipMaster chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+13806,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+13807,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+13782,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13783,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+13784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13808,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+13809,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+13810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+13812,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+13813,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+13814,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+13787,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13788,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+13789,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13815,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+13816,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+13817,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13818,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+13819,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+13820,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+13821,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+13792,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13793,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+13794,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+13823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+13824,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13825,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+13826,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+13827,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+13828,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+13797,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13798,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+13799,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13829,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+13830,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+13831,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13832,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+13833,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+13834,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+13835,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+13803,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13804,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+13805,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13836,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+13837,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+13838,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13839,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+13840,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+13841,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+13842,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+20802,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13843,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+13844,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+13845,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13846,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+13847,"ysyxSoCFull asic chipMaster chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19812,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+13848,"ysyxSoCFull asic chipMaster chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+13849,"ysyxSoCFull asic chipMaster chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+13850,"ysyxSoCFull asic chipMaster chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+13851,"ysyxSoCFull asic chipMaster chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+13852,"ysyxSoCFull asic chipMaster chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+13853,"ysyxSoCFull asic chipMaster chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+13854,"ysyxSoCFull asic chipMaster chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+13855,"ysyxSoCFull asic chipMaster chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+13856,"ysyxSoCFull asic chipMaster chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+13857,"ysyxSoCFull asic chipMaster chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+13858,"ysyxSoCFull asic chipMaster chiplink tx ioX_first", false,-1);
        tracep->declBus(c+13859,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+13860,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+13861,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+13862,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+13863,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+13864,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+13865,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+13866,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+13867,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+13868,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+13869,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+13870,"ysyxSoCFull asic chipMaster chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+13871,"ysyxSoCFull asic chipMaster chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+13872,"ysyxSoCFull asic chipMaster chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+13873,"ysyxSoCFull asic chipMaster chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+13874,"ysyxSoCFull asic chipMaster chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+13875,"ysyxSoCFull asic chipMaster chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+13876,"ysyxSoCFull asic chipMaster chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+13877,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+13878,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+13879,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+13880,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+13881,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+13882,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+13883,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+13884,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+13885,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+13886,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+13887,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+13888,"ysyxSoCFull asic chipMaster chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+13889,"ysyxSoCFull asic chipMaster chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+13890,"ysyxSoCFull asic chipMaster chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+13891,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+13892,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+13893,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+13894,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+13895,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+13896,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+13897,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+13898,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+13899,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+13900,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+13901,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+13902,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+13903,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+13904,"ysyxSoCFull asic chipMaster chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+13905,"ysyxSoCFull asic chipMaster chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+13906,"ysyxSoCFull asic chipMaster chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+13907,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+13908,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+13909,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+13910,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+13911,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+13912,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+13913,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+13914,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+13915,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+13916,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+13917,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+13918,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+13919,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+13920,"ysyxSoCFull asic chipMaster chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+13921,"ysyxSoCFull asic chipMaster chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+13922,"ysyxSoCFull asic chipMaster chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+13923,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+13924,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+13925,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+13926,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+13927,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+13928,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+13929,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+13930,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+13931,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+13932,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+13933,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+13934,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+13935,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+13936,"ysyxSoCFull asic chipMaster chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+13937,"ysyxSoCFull asic chipMaster chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+13938,"ysyxSoCFull asic chipMaster chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+13939,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+13940,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+13941,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+13942,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+13943,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+13944,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+13945,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+13946,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+13947,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+13948,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+13949,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+13950,"ysyxSoCFull asic chipMaster chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+13951,"ysyxSoCFull asic chipMaster chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+13952,"ysyxSoCFull asic chipMaster chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+13953,"ysyxSoCFull asic chipMaster chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+13954,"ysyxSoCFull asic chipMaster chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+13955,"ysyxSoCFull asic chipMaster chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+13956,"ysyxSoCFull asic chipMaster chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+18710,"ysyxSoCFull asic chipMaster chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+18711,"ysyxSoCFull asic chipMaster chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18712,"ysyxSoCFull asic chipMaster chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18713,"ysyxSoCFull asic chipMaster chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18714,"ysyxSoCFull asic chipMaster chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+13957,"ysyxSoCFull asic chipMaster chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+13958,"ysyxSoCFull asic chipMaster chiplink tx forceXmit", false,-1);
        tracep->declBit(c+13959,"ysyxSoCFull asic chipMaster chiplink tx allowReturn", false,-1);
        tracep->declBit(c+13960,"ysyxSoCFull asic chipMaster chiplink tx f_valid", false,-1);
        tracep->declBus(c+13961,"ysyxSoCFull asic chipMaster chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+13846,"ysyxSoCFull asic chipMaster chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+13962,"ysyxSoCFull asic chipMaster chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+13963,"ysyxSoCFull asic chipMaster chiplink tx first", false,-1);
        tracep->declBus(c+13964,"ysyxSoCFull asic chipMaster chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+13965,"ysyxSoCFull asic chipMaster chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+13966,"ysyxSoCFull asic chipMaster chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+13967,"ysyxSoCFull asic chipMaster chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+13968,"ysyxSoCFull asic chipMaster chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+13969,"ysyxSoCFull asic chipMaster chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+13970,"ysyxSoCFull asic chipMaster chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+13971,"ysyxSoCFull asic chipMaster chiplink tx f_ready", false,-1);
        tracep->declBus(c+13972,"ysyxSoCFull asic chipMaster chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+13973,"ysyxSoCFull asic chipMaster chiplink tx send", false,-1);
        tracep->declBit(c+13974,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+13975,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+13976,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+13977,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+13978,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+13979,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+13980,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+13981,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+18715,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+18716,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+18717,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+18718,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+18719,"ysyxSoCFull asic chipMaster chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18708,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+13770,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13771,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13772,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13773,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13774,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+16848,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+13982,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+13986,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+16870,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+18721,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18722,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+16848,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+13990,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+13992,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+16849,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+18681,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+16848,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16848,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16848,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16848,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16850,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16851,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+13982,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+13986,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+16870,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+13986,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19701,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19698,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19702,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19703,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19786,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19704,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19705,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18720,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18723,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18724,"ysyxSoCFull asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+13775,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+13776,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+13777,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+13778,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+13779,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+16852,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+13994,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+13998,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+16871,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18725,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18725,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+18726,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18727,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+16852,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+14002,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+14004,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+16853,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+18682,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+16852,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16852,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16852,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16852,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16854,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16855,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+13994,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+13998,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+16871,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+13998,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19706,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19697,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19711,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19787,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18725,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18725,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18725,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18725,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18725,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18725,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18728,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18729,"ysyxSoCFull asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+17435,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+17436,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17437,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+17438,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13780,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+13781,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+13782,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13783,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13784,"ysyxSoCFull asic chipMaster chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13781,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+14006,"ysyxSoCFull asic chipMaster chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+13782,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13783,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+13784,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14007,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14008,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+14009,"ysyxSoCFull asic chipMaster chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+427,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+428,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20801,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13785,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+13786,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+13787,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13788,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13789,"ysyxSoCFull asic chipMaster chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13786,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+14010,"ysyxSoCFull asic chipMaster chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+13787,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13788,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+13789,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20803,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20804,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+20805,"ysyxSoCFull asic chipMaster chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14011,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20801,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13790,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+13791,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+13792,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13793,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13794,"ysyxSoCFull asic chipMaster chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13791,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+14012,"ysyxSoCFull asic chipMaster chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+13792,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13793,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+13794,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20806,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20807,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+20808,"ysyxSoCFull asic chipMaster chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14013,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+18439,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+435,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13795,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+13796,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+13797,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13798,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13799,"ysyxSoCFull asic chipMaster chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13796,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+14014,"ysyxSoCFull asic chipMaster chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+13797,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13798,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+13799,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14015,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14016,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+14017,"ysyxSoCFull asic chipMaster chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14018,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+14019,"ysyxSoCFull asic chipMaster chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+13800,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+14862,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20802,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13801,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+13802,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+13803,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13804,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+13805,"ysyxSoCFull asic chipMaster chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13802,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+14020,"ysyxSoCFull asic chipMaster chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+13803,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13804,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+13805,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20809,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20810,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+20811,"ysyxSoCFull asic chipMaster chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14021,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull asic chipMaster chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+13806,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+13807,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+13782,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13783,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+13784,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13808,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+13809,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+13810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+13812,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13809,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+14022,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+13810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+13812,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14023,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14024,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+14025,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14026,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+14027,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+13813,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+13814,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+13787,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13788,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+13789,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13815,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+13816,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+13817,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13818,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+13819,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13816,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+14028,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+13817,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13818,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+13819,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14029,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14030,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+14031,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14032,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+14033,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+13820,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+13821,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+13792,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13793,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+13794,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13822,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+13823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+13824,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13825,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+13826,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13823,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+14034,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+13824,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13825,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+13826,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14035,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14036,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+14037,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14038,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+14039,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+13827,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+13828,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+13797,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13798,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+13799,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13829,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+13830,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+13831,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13832,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+13833,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13830,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+14040,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+13831,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13832,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+13833,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14041,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14042,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+14043,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14044,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+14045,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+13834,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+13835,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+13803,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13804,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+13805,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13836,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+13837,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+13838,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13839,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+13840,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13837,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+14046,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+13838,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13839,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+13840,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14047,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14048,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+14049,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14050,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+14051,"ysyxSoCFull asic chipMaster chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+13841,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+13842,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+20802,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13843,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+13844,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+13845,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+13846,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+13847,"ysyxSoCFull asic chipMaster chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+13844,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+14052,"ysyxSoCFull asic chipMaster chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+13845,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+13846,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+13847,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14053,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14054,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+14055,"ysyxSoCFull asic chipMaster chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14056,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+14057,"ysyxSoCFull asic chipMaster chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+19812,"ysyxSoCFull asic chipMaster chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+19813,"ysyxSoCFull fpga chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+4063,"ysyxSoCFull fpga chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+4064,"ysyxSoCFull fpga chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+4065,"ysyxSoCFull fpga chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+4066,"ysyxSoCFull fpga chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+4067,"ysyxSoCFull fpga chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+4068,"ysyxSoCFull fpga chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+4069,"ysyxSoCFull fpga chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+4070,"ysyxSoCFull fpga chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+4071,"ysyxSoCFull fpga chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+4072,"ysyxSoCFull fpga chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+4073,"ysyxSoCFull fpga chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+4074,"ysyxSoCFull fpga chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+18987,"ysyxSoCFull fpga chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+4075,"ysyxSoCFull fpga chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+4076,"ysyxSoCFull fpga chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+15775,"ysyxSoCFull fpga chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+4126,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4127,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4128,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4129,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4130,"ysyxSoCFull fpga chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4131,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4132,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4133,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4134,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4135,"ysyxSoCFull fpga chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18730,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+14058,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14059,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14060,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14061,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14062,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4126,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4127,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4128,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4129,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4130,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18731,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+14063,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14064,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14065,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14066,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14067,"ysyxSoCFull fpga chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4131,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4132,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4133,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4134,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4135,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+4063,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+4064,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4065,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+4066,"ysyxSoCFull fpga chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14068,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+14069,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+14070,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14071,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14072,"ysyxSoCFull fpga chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+4067,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+4068,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4069,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20801,"ysyxSoCFull fpga chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14073,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+14074,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+14075,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14076,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14077,"ysyxSoCFull fpga chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+4070,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+4071,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4072,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20801,"ysyxSoCFull fpga chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14078,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+14079,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+14080,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14081,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14082,"ysyxSoCFull fpga chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+4073,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+4074,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+18987,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4075,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+4076,"ysyxSoCFull fpga chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14083,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+14085,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+14088,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+15775,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+20802,"ysyxSoCFull fpga chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14089,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14092,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+14093,"ysyxSoCFull fpga chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+14095,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+14070,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14071,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+14072,"ysyxSoCFull fpga chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14096,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+14097,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+14098,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14099,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+14100,"ysyxSoCFull fpga chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+14101,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+14102,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+14075,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14076,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+14077,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14103,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+14104,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+14105,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14106,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+14107,"ysyxSoCFull fpga chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+14108,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+14109,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+14080,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14081,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+14082,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14110,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+14111,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+14112,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14113,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+14114,"ysyxSoCFull fpga chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+14115,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+14116,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+14085,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14117,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+14118,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+14119,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14120,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+14121,"ysyxSoCFull fpga chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+14122,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+14123,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14092,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+14093,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14124,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+14125,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+14126,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14127,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+14128,"ysyxSoCFull fpga chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+14129,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+14130,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+20802,"ysyxSoCFull fpga chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14131,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+14132,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+14133,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14134,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+14135,"ysyxSoCFull fpga chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19813,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+14136,"ysyxSoCFull fpga chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+14137,"ysyxSoCFull fpga chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+14138,"ysyxSoCFull fpga chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+14139,"ysyxSoCFull fpga chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+14140,"ysyxSoCFull fpga chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+14141,"ysyxSoCFull fpga chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+14142,"ysyxSoCFull fpga chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+14143,"ysyxSoCFull fpga chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+14144,"ysyxSoCFull fpga chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+14145,"ysyxSoCFull fpga chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+14146,"ysyxSoCFull fpga chiplink tx ioX_first", false,-1);
        tracep->declBus(c+14147,"ysyxSoCFull fpga chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+14148,"ysyxSoCFull fpga chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+14149,"ysyxSoCFull fpga chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+14150,"ysyxSoCFull fpga chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+14151,"ysyxSoCFull fpga chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+14152,"ysyxSoCFull fpga chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+14153,"ysyxSoCFull fpga chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+14154,"ysyxSoCFull fpga chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+14155,"ysyxSoCFull fpga chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+14156,"ysyxSoCFull fpga chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+14157,"ysyxSoCFull fpga chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+14158,"ysyxSoCFull fpga chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+14159,"ysyxSoCFull fpga chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+14160,"ysyxSoCFull fpga chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+14161,"ysyxSoCFull fpga chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+14162,"ysyxSoCFull fpga chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+14163,"ysyxSoCFull fpga chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+14164,"ysyxSoCFull fpga chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+14165,"ysyxSoCFull fpga chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+14166,"ysyxSoCFull fpga chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+14167,"ysyxSoCFull fpga chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+14168,"ysyxSoCFull fpga chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+14169,"ysyxSoCFull fpga chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+14170,"ysyxSoCFull fpga chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+14171,"ysyxSoCFull fpga chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+14172,"ysyxSoCFull fpga chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+14173,"ysyxSoCFull fpga chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+14174,"ysyxSoCFull fpga chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+14175,"ysyxSoCFull fpga chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+14176,"ysyxSoCFull fpga chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+14177,"ysyxSoCFull fpga chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+14178,"ysyxSoCFull fpga chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+14179,"ysyxSoCFull fpga chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+14180,"ysyxSoCFull fpga chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+14181,"ysyxSoCFull fpga chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+14182,"ysyxSoCFull fpga chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+14183,"ysyxSoCFull fpga chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+14184,"ysyxSoCFull fpga chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+14185,"ysyxSoCFull fpga chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+14186,"ysyxSoCFull fpga chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+14187,"ysyxSoCFull fpga chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+14188,"ysyxSoCFull fpga chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+14189,"ysyxSoCFull fpga chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+14190,"ysyxSoCFull fpga chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+14191,"ysyxSoCFull fpga chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+14192,"ysyxSoCFull fpga chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+14193,"ysyxSoCFull fpga chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+14194,"ysyxSoCFull fpga chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+14195,"ysyxSoCFull fpga chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+14196,"ysyxSoCFull fpga chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+14197,"ysyxSoCFull fpga chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+14198,"ysyxSoCFull fpga chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+14199,"ysyxSoCFull fpga chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+14200,"ysyxSoCFull fpga chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+14201,"ysyxSoCFull fpga chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+14202,"ysyxSoCFull fpga chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+14203,"ysyxSoCFull fpga chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+14204,"ysyxSoCFull fpga chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+14205,"ysyxSoCFull fpga chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+14206,"ysyxSoCFull fpga chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+14207,"ysyxSoCFull fpga chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+14208,"ysyxSoCFull fpga chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+14209,"ysyxSoCFull fpga chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+14210,"ysyxSoCFull fpga chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+14211,"ysyxSoCFull fpga chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+14212,"ysyxSoCFull fpga chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+14213,"ysyxSoCFull fpga chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+14214,"ysyxSoCFull fpga chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+14215,"ysyxSoCFull fpga chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+14216,"ysyxSoCFull fpga chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+14217,"ysyxSoCFull fpga chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+14218,"ysyxSoCFull fpga chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+14219,"ysyxSoCFull fpga chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+14220,"ysyxSoCFull fpga chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+14221,"ysyxSoCFull fpga chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+14222,"ysyxSoCFull fpga chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+14223,"ysyxSoCFull fpga chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+14224,"ysyxSoCFull fpga chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+14225,"ysyxSoCFull fpga chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+14226,"ysyxSoCFull fpga chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+14227,"ysyxSoCFull fpga chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+14228,"ysyxSoCFull fpga chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+14229,"ysyxSoCFull fpga chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+14230,"ysyxSoCFull fpga chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+14231,"ysyxSoCFull fpga chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+14232,"ysyxSoCFull fpga chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+14233,"ysyxSoCFull fpga chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+14234,"ysyxSoCFull fpga chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+14235,"ysyxSoCFull fpga chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+14236,"ysyxSoCFull fpga chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+14237,"ysyxSoCFull fpga chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+14238,"ysyxSoCFull fpga chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+14239,"ysyxSoCFull fpga chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+14240,"ysyxSoCFull fpga chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+14241,"ysyxSoCFull fpga chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+14242,"ysyxSoCFull fpga chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+14243,"ysyxSoCFull fpga chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+14244,"ysyxSoCFull fpga chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+18732,"ysyxSoCFull fpga chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+18733,"ysyxSoCFull fpga chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18734,"ysyxSoCFull fpga chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18735,"ysyxSoCFull fpga chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18736,"ysyxSoCFull fpga chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+14245,"ysyxSoCFull fpga chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+14246,"ysyxSoCFull fpga chiplink tx forceXmit", false,-1);
        tracep->declBit(c+14247,"ysyxSoCFull fpga chiplink tx allowReturn", false,-1);
        tracep->declBit(c+14248,"ysyxSoCFull fpga chiplink tx f_valid", false,-1);
        tracep->declBus(c+14249,"ysyxSoCFull fpga chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+14134,"ysyxSoCFull fpga chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+14250,"ysyxSoCFull fpga chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+14251,"ysyxSoCFull fpga chiplink tx first", false,-1);
        tracep->declBus(c+14252,"ysyxSoCFull fpga chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+14253,"ysyxSoCFull fpga chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+14254,"ysyxSoCFull fpga chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+14255,"ysyxSoCFull fpga chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+14256,"ysyxSoCFull fpga chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+14257,"ysyxSoCFull fpga chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+14258,"ysyxSoCFull fpga chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+14259,"ysyxSoCFull fpga chiplink tx f_ready", false,-1);
        tracep->declBus(c+14260,"ysyxSoCFull fpga chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+14261,"ysyxSoCFull fpga chiplink tx send", false,-1);
        tracep->declBit(c+14262,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+14263,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+14264,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+14265,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+14266,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+14267,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+14268,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+14269,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+18737,"ysyxSoCFull fpga chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+18738,"ysyxSoCFull fpga chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+18739,"ysyxSoCFull fpga chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+18740,"ysyxSoCFull fpga chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+18741,"ysyxSoCFull fpga chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18730,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+14058,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14059,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14060,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14061,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14062,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4126,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4127,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4128,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4129,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4130,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+16856,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+14270,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+14274,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+16872,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+18743,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18744,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+16856,"ysyxSoCFull fpga chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+14278,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+14280,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+16857,"ysyxSoCFull fpga chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+18688,"ysyxSoCFull fpga chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+16856,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16856,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17095,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16856,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16856,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16858,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16859,"ysyxSoCFull fpga chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+14270,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+14274,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+16872,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+14274,"ysyxSoCFull fpga chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19718,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19719,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19716,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19720,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19721,"ysyxSoCFull fpga chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19722,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19723,"ysyxSoCFull fpga chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19717,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18742,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18745,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18746,"ysyxSoCFull fpga chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18731,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+14063,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+14064,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+14065,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+14066,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+14067,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+4131,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4132,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4133,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4134,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4135,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+14282,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+14286,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+16873,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+18748,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18749,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+14290,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+14292,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+16861,"ysyxSoCFull fpga chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+18689,"ysyxSoCFull fpga chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17096,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16860,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16862,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16863,"ysyxSoCFull fpga chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+14282,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+14286,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+16873,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+14286,"ysyxSoCFull fpga chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19724,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19728,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19729,"ysyxSoCFull fpga chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19730,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19731,"ysyxSoCFull fpga chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19725,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18747,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18750,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18751,"ysyxSoCFull fpga chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+4063,"ysyxSoCFull fpga chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+4064,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4065,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+4066,"ysyxSoCFull fpga chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14068,"ysyxSoCFull fpga chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+14069,"ysyxSoCFull fpga chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+14070,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14071,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14072,"ysyxSoCFull fpga chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14069,"ysyxSoCFull fpga chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+14294,"ysyxSoCFull fpga chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+14070,"ysyxSoCFull fpga chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14071,"ysyxSoCFull fpga chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+14072,"ysyxSoCFull fpga chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14295,"ysyxSoCFull fpga chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14296,"ysyxSoCFull fpga chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+14297,"ysyxSoCFull fpga chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+19634,"ysyxSoCFull fpga chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+19635,"ysyxSoCFull fpga chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+4067,"ysyxSoCFull fpga chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+4068,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4069,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20801,"ysyxSoCFull fpga chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14073,"ysyxSoCFull fpga chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+14074,"ysyxSoCFull fpga chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+14075,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14076,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14077,"ysyxSoCFull fpga chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14074,"ysyxSoCFull fpga chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+14298,"ysyxSoCFull fpga chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+14075,"ysyxSoCFull fpga chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14076,"ysyxSoCFull fpga chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+14077,"ysyxSoCFull fpga chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20812,"ysyxSoCFull fpga chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20813,"ysyxSoCFull fpga chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+20814,"ysyxSoCFull fpga chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14299,"ysyxSoCFull fpga chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+4070,"ysyxSoCFull fpga chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+4071,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4072,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20801,"ysyxSoCFull fpga chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14078,"ysyxSoCFull fpga chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+14079,"ysyxSoCFull fpga chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+14080,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14081,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14082,"ysyxSoCFull fpga chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14079,"ysyxSoCFull fpga chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+14300,"ysyxSoCFull fpga chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+14080,"ysyxSoCFull fpga chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14081,"ysyxSoCFull fpga chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+14082,"ysyxSoCFull fpga chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20815,"ysyxSoCFull fpga chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20816,"ysyxSoCFull fpga chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+20817,"ysyxSoCFull fpga chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14301,"ysyxSoCFull fpga chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+4073,"ysyxSoCFull fpga chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+4074,"ysyxSoCFull fpga chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+18987,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4075,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+4076,"ysyxSoCFull fpga chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14083,"ysyxSoCFull fpga chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+14084,"ysyxSoCFull fpga chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+14085,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14084,"ysyxSoCFull fpga chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+14302,"ysyxSoCFull fpga chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+14085,"ysyxSoCFull fpga chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14303,"ysyxSoCFull fpga chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14304,"ysyxSoCFull fpga chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+14305,"ysyxSoCFull fpga chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14306,"ysyxSoCFull fpga chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+14307,"ysyxSoCFull fpga chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+14088,"ysyxSoCFull fpga chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+15775,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+20802,"ysyxSoCFull fpga chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14089,"ysyxSoCFull fpga chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14092,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+14093,"ysyxSoCFull fpga chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14090,"ysyxSoCFull fpga chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+14308,"ysyxSoCFull fpga chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14092,"ysyxSoCFull fpga chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+14093,"ysyxSoCFull fpga chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+20818,"ysyxSoCFull fpga chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+20819,"ysyxSoCFull fpga chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+20820,"ysyxSoCFull fpga chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14309,"ysyxSoCFull fpga chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+14094,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+14095,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+14070,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14071,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+14072,"ysyxSoCFull fpga chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14096,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+14097,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+14098,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14099,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+14100,"ysyxSoCFull fpga chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14097,"ysyxSoCFull fpga chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+14310,"ysyxSoCFull fpga chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+14098,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14099,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+14100,"ysyxSoCFull fpga chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14311,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14312,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+14313,"ysyxSoCFull fpga chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14314,"ysyxSoCFull fpga chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+14315,"ysyxSoCFull fpga chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+14101,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+14102,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+14075,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14076,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+14077,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14103,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+14104,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+14105,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14106,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+14107,"ysyxSoCFull fpga chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14104,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+14316,"ysyxSoCFull fpga chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+14105,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14106,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+14107,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14317,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14318,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+14319,"ysyxSoCFull fpga chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14320,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+14321,"ysyxSoCFull fpga chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+14108,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+14109,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+14080,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14081,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+14082,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14110,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+14111,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+14112,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14113,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+14114,"ysyxSoCFull fpga chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14111,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+14322,"ysyxSoCFull fpga chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+14112,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14113,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+14114,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14323,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14324,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+14325,"ysyxSoCFull fpga chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14326,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+14327,"ysyxSoCFull fpga chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+14115,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+14116,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+14085,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14086,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+14087,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14117,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+14118,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+14119,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14120,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+14121,"ysyxSoCFull fpga chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14118,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+14328,"ysyxSoCFull fpga chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+14119,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14120,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+14121,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14329,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14330,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+14331,"ysyxSoCFull fpga chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14332,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+14333,"ysyxSoCFull fpga chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+14122,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+14123,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+14091,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14092,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+14093,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14124,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+14125,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+14126,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14127,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+14128,"ysyxSoCFull fpga chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14125,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+14334,"ysyxSoCFull fpga chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+14126,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14127,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+14128,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14335,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14336,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+14337,"ysyxSoCFull fpga chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14338,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+14339,"ysyxSoCFull fpga chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+14129,"ysyxSoCFull fpga chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+14130,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+20802,"ysyxSoCFull fpga chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14131,"ysyxSoCFull fpga chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+14132,"ysyxSoCFull fpga chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+14133,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+14134,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+14135,"ysyxSoCFull fpga chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+14132,"ysyxSoCFull fpga chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+14340,"ysyxSoCFull fpga chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+14133,"ysyxSoCFull fpga chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+14134,"ysyxSoCFull fpga chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+14135,"ysyxSoCFull fpga chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+14341,"ysyxSoCFull fpga chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+14342,"ysyxSoCFull fpga chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+14343,"ysyxSoCFull fpga chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+14344,"ysyxSoCFull fpga chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+14345,"ysyxSoCFull fpga chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+19813,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+19813,"ysyxSoCFull fpga chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+16885,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+13135,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+13136,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16874,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16975,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+16976,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+16976,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+16977,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+16978,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+16979,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+16975,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+16980,"ysyxSoCFull asic chipMaster chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+16981,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+16874,"ysyxSoCFull asic chipMaster chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18676,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16975,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18752,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+16982,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18753,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+16983,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+16984,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18755,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+16985,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+16983,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+16982,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+16986,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+16985,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+16984,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+16987,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18752,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+16982,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+16982,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+16988,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+16989,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18753,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+16983,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+16983,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+16990,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+16991,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18754,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+16984,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+16984,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+16992,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+16993,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18755,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+16985,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+16985,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+16994,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+16995,"ysyxSoCFull asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18670,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18671,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18668,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18667,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18672,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18673,"ysyxSoCFull asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19687,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18674,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18675,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+16976,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16976,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16976,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16976,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18669,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16976,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16976,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+16996,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+16997,"ysyxSoCFull asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+16886,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+13139,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+13140,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18677,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16875,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18677,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+16998,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+16999,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+16999,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+17000,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17001,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17002,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+16998,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+17003,"ysyxSoCFull asic chipMaster chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+17004,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+16875,"ysyxSoCFull asic chipMaster chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18677,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+16998,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18756,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17005,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17006,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18758,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17007,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17008,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17006,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17005,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17009,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17008,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17007,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17010,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18756,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17005,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17005,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17011,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17012,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18757,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17006,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17006,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17013,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17014,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18758,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17007,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17007,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17015,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17016,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18759,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17008,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17008,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17017,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17018,"ysyxSoCFull asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18795,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18796,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18793,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18792,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18797,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18798,"ysyxSoCFull asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19732,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18799,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18800,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+16999,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+16999,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+16999,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+16999,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18794,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+16999,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+16999,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17019,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17020,"ysyxSoCFull asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+16887,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+13143,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+13144,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18678,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16876,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18678,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17021,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17022,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17022,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+17023,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17024,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17025,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+17021,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+17026,"ysyxSoCFull asic chipMaster chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+17027,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+16876,"ysyxSoCFull asic chipMaster chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18678,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17021,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18760,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17028,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17029,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17030,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18763,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17031,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17029,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17028,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17032,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17031,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17030,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17033,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18760,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17028,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17028,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17034,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17035,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17029,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17029,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17036,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17037,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18762,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17030,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17030,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17038,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17039,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18763,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17031,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17031,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17040,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17041,"ysyxSoCFull asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18804,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18805,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18802,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18801,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18806,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18807,"ysyxSoCFull asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19738,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18808,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18809,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+17022,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17022,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17022,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17022,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18803,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17022,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17022,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17042,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17043,"ysyxSoCFull asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+16888,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+13147,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+13148,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16877,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17045,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17045,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+17046,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17047,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17048,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+17049,"ysyxSoCFull asic chipMaster chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+17050,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+16877,"ysyxSoCFull asic chipMaster chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18679,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17044,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18764,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17053,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18767,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17054,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17055,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17054,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17053,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17056,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18764,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17051,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17057,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17058,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17052,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17059,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17060,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17053,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17053,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17061,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17062,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18767,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17054,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17054,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17063,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17064,"ysyxSoCFull asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18813,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18814,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18815,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18817,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18818,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+17045,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17045,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17045,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17045,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18812,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17045,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17045,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17065,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17066,"ysyxSoCFull asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+16889,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+13151,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+13152,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16878,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17067,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+17069,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17070,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17071,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+17067,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+17072,"ysyxSoCFull asic chipMaster chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+17073,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+16878,"ysyxSoCFull asic chipMaster chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18680,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17067,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17074,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18769,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17075,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18770,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18771,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17075,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17074,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17078,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17079,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17074,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17074,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17080,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17081,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18769,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17075,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17075,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17082,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17083,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18770,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17076,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17084,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17085,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18771,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17077,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17086,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17087,"ysyxSoCFull asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18823,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18819,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18824,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18825,"ysyxSoCFull asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18826,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18827,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17068,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17088,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17089,"ysyxSoCFull asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+17101,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+13454,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+13455,"ysyxSoCFull fpga chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4086,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4087,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4088,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4089,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4090,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4091,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4092,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4093,"ysyxSoCFull fpga chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18683,"ysyxSoCFull fpga chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17090,"ysyxSoCFull fpga chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18683,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17191,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+4086,"ysyxSoCFull fpga chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4087,"ysyxSoCFull fpga chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4088,"ysyxSoCFull fpga chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4089,"ysyxSoCFull fpga chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4090,"ysyxSoCFull fpga chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4091,"ysyxSoCFull fpga chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4092,"ysyxSoCFull fpga chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4093,"ysyxSoCFull fpga chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17192,"ysyxSoCFull fpga chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+17193,"ysyxSoCFull fpga chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17194,"ysyxSoCFull fpga chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17195,"ysyxSoCFull fpga chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+17191,"ysyxSoCFull fpga chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+17196,"ysyxSoCFull fpga chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+17197,"ysyxSoCFull fpga chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+17090,"ysyxSoCFull fpga chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18683,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17191,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18772,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17198,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18773,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17199,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18774,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17200,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18775,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17201,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17199,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17198,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17202,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17201,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17200,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17203,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18772,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17198,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17198,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17204,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17205,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18773,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17199,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17199,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17206,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17207,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18774,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17200,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17200,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17208,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17209,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18775,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17201,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17201,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17210,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17211,"ysyxSoCFull fpga chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19639,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19636,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19641,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19642,"ysyxSoCFull fpga chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19756,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19643,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19644,"ysyxSoCFull fpga chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17212,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17213,"ysyxSoCFull fpga chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+17102,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+13458,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+13459,"ysyxSoCFull fpga chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4094,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4095,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4096,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4097,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4098,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4099,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4100,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4101,"ysyxSoCFull fpga chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18684,"ysyxSoCFull fpga chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17091,"ysyxSoCFull fpga chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18684,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17214,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+17215,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+4094,"ysyxSoCFull fpga chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+4095,"ysyxSoCFull fpga chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+4096,"ysyxSoCFull fpga chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+4097,"ysyxSoCFull fpga chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+4098,"ysyxSoCFull fpga chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+4099,"ysyxSoCFull fpga chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+4100,"ysyxSoCFull fpga chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+4101,"ysyxSoCFull fpga chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+17215,"ysyxSoCFull fpga chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+17216,"ysyxSoCFull fpga chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17217,"ysyxSoCFull fpga chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17218,"ysyxSoCFull fpga chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+17214,"ysyxSoCFull fpga chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+17219,"ysyxSoCFull fpga chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+17220,"ysyxSoCFull fpga chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+17091,"ysyxSoCFull fpga chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18684,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17214,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18776,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17221,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18778,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17223,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18779,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17224,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17221,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17225,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17224,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17223,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17226,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18776,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17221,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17221,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17227,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17228,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18777,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17229,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17230,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18778,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17223,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17223,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17231,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17232,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18779,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17224,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17224,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17233,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull fpga chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19645,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19651,"ysyxSoCFull fpga chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19762,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19652,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19653,"ysyxSoCFull fpga chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+17215,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17215,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17215,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17215,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17215,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17215,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17235,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17236,"ysyxSoCFull fpga chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+17103,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+13462,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+13463,"ysyxSoCFull fpga chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4102,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4103,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4104,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4105,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4106,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4107,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4108,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4109,"ysyxSoCFull fpga chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18685,"ysyxSoCFull fpga chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17092,"ysyxSoCFull fpga chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18685,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17237,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+4102,"ysyxSoCFull fpga chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4103,"ysyxSoCFull fpga chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4104,"ysyxSoCFull fpga chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4105,"ysyxSoCFull fpga chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4106,"ysyxSoCFull fpga chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4107,"ysyxSoCFull fpga chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4108,"ysyxSoCFull fpga chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4109,"ysyxSoCFull fpga chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17238,"ysyxSoCFull fpga chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+17239,"ysyxSoCFull fpga chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17240,"ysyxSoCFull fpga chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17241,"ysyxSoCFull fpga chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+17237,"ysyxSoCFull fpga chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+17242,"ysyxSoCFull fpga chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+17243,"ysyxSoCFull fpga chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+17092,"ysyxSoCFull fpga chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18685,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17237,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18780,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17244,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18781,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17245,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18782,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17246,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18783,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17247,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17245,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17244,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17248,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17247,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17246,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17249,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18780,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17244,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17244,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17250,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17251,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18781,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17245,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17245,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17252,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18782,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17246,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17246,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17255,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18783,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17247,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17247,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17256,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17257,"ysyxSoCFull fpga chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19661,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19662,"ysyxSoCFull fpga chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17258,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17259,"ysyxSoCFull fpga chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+17104,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+13466,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+13467,"ysyxSoCFull fpga chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4110,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4111,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4112,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4113,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4114,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4115,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4116,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4117,"ysyxSoCFull fpga chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18686,"ysyxSoCFull fpga chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17093,"ysyxSoCFull fpga chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18686,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17260,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+4110,"ysyxSoCFull fpga chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4111,"ysyxSoCFull fpga chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4112,"ysyxSoCFull fpga chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4113,"ysyxSoCFull fpga chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4114,"ysyxSoCFull fpga chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4115,"ysyxSoCFull fpga chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4116,"ysyxSoCFull fpga chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4117,"ysyxSoCFull fpga chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17261,"ysyxSoCFull fpga chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+17262,"ysyxSoCFull fpga chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17263,"ysyxSoCFull fpga chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17264,"ysyxSoCFull fpga chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+17260,"ysyxSoCFull fpga chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+17265,"ysyxSoCFull fpga chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+17266,"ysyxSoCFull fpga chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+17093,"ysyxSoCFull fpga chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18686,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17260,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17267,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18785,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17268,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18786,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17269,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18787,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17270,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17268,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17267,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17271,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17270,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17269,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17272,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18784,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17267,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17267,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17273,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17274,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18785,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17268,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17268,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17275,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17276,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18786,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17269,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17269,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17277,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17278,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18787,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17270,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17270,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17279,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17280,"ysyxSoCFull fpga chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19669,"ysyxSoCFull fpga chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19670,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19671,"ysyxSoCFull fpga chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17281,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17282,"ysyxSoCFull fpga chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+17105,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+13470,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+13471,"ysyxSoCFull fpga chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+4118,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4119,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4120,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4121,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4122,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4123,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4124,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4125,"ysyxSoCFull fpga chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18687,"ysyxSoCFull fpga chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17094,"ysyxSoCFull fpga chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19830,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18687,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17283,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+4118,"ysyxSoCFull fpga chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+4119,"ysyxSoCFull fpga chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+4120,"ysyxSoCFull fpga chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+4121,"ysyxSoCFull fpga chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+4122,"ysyxSoCFull fpga chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+4123,"ysyxSoCFull fpga chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+4124,"ysyxSoCFull fpga chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+4125,"ysyxSoCFull fpga chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17284,"ysyxSoCFull fpga chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+17285,"ysyxSoCFull fpga chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17286,"ysyxSoCFull fpga chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17287,"ysyxSoCFull fpga chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+17283,"ysyxSoCFull fpga chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+17288,"ysyxSoCFull fpga chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+17289,"ysyxSoCFull fpga chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+17094,"ysyxSoCFull fpga chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18687,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17283,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18788,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18789,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17291,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18790,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18791,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17293,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17291,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17294,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17293,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17295,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18788,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17296,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17297,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18789,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17291,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17291,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17298,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17299,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18790,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17300,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17301,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18791,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17293,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17293,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17302,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17303,"ysyxSoCFull fpga chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19678,"ysyxSoCFull fpga chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19679,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19680,"ysyxSoCFull fpga chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17304,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17305,"ysyxSoCFull fpga chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
    }
}
