#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 22 22:44:59 2025
# Process ID: 30271
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/vivado.jou
# Running On: coder-hftsoi-hls2, OS: Linux, CPU Frequency: 2593.391 MHz, CPU Physical cores: 16, Host memory: 1081723 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.000 ; gain = 114.992 ; free physical = 559257 ; free virtual = 757838
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30282
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.457 ; gain = 391.617 ; free physical = 563962 ; free virtual = 762544
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 75 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:381]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:382]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:383]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:384]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:385]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:386]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:387]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:388]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:389]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:390]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:391]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:392]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:393]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:394]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:395]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:396]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:397]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:398]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:399]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:400]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:401]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:402]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:403]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:404]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:405]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:406]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:407]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:408]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:409]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:410]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry26_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry26_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2933.363 ; gain = 500.523 ; free physical = 563662 ; free virtual = 762245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2945.238 ; gain = 512.398 ; free physical = 562796 ; free virtual = 761379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2962.148 ; gain = 529.309 ; free physical = 562752 ; free virtual = 761335
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2962.148 ; gain = 529.309 ; free physical = 560497 ; free virtual = 759083
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 30    
	   2 Input    8 Bit       Adders := 15    
	   3 Input    7 Bit       Adders := 80    
	   2 Input    6 Bit       Adders := 40    
	   3 Input    5 Bit       Adders := 40    
	   2 Input    4 Bit       Adders := 40    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               12 Bit    Registers := 12    
	                8 Bit    Registers := 277   
	                4 Bit    Registers := 72    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 162   
+---ROMs : 
	                    ROMs := 60    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 182   
	   2 Input    8 Bit        Muxes := 226   
	   2 Input    7 Bit        Muxes := 174   
	   2 Input    4 Bit        Muxes := 210   
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 135   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 4085.273 ; gain = 1652.434 ; free physical = 561870 ; free virtual = 760466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                 | RTL Object | Depth x Width | Implemented As | 
+----------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s | p_0_out    | 128x8         | LUT            | 
+----------------------------------------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 4085.273 ; gain = 1652.434 ; free physical = 557886 ; free virtual = 756483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 4218.273 ; gain = 1785.434 ; free physical = 552894 ; free virtual = 751492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 4218.273 ; gain = 1785.434 ; free physical = 555430 ; free virtual = 754028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 4218.273 ; gain = 1785.434 ; free physical = 555643 ; free virtual = 754241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 4218.273 ; gain = 1785.434 ; free physical = 558897 ; free virtual = 757495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 4218.273 ; gain = 1785.434 ; free physical = 558776 ; free virtual = 757374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 4218.273 ; gain = 1785.434 ; free physical = 561067 ; free virtual = 759665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 4218.273 ; gain = 1785.434 ; free physical = 560609 ; free virtual = 759208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   475|
|3     |LUT1   |    42|
|4     |LUT2   |   312|
|5     |LUT3   |   517|
|6     |LUT4   |  2850|
|7     |LUT5   |  2318|
|8     |LUT6   |  4794|
|9     |MUXF7  |   481|
|10    |FDRE   |  2616|
|11    |FDSE   |   113|
|12    |IBUF   |   804|
|13    |OBUF   |   138|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                                     |Cells |
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                                           | 15461|
|2     |  Block_entry26_proc_U0                                              |hls_dummy_Block_entry26_proc                                                               |   120|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w8_d2_S                                                                     |    33|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_127                                                        |    24|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w8_d2_S_0                                                                   |    33|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_126                                                        |    24|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w8_d2_S_1                                                                   |    33|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_125                                                        |    24|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w8_d2_S_2                                                                   |    35|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_124                                                        |    24|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w8_d2_S_3                                                                   |    33|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_123                                                        |    24|
|13    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |    33|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_122                                                        |    24|
|15    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |    33|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_121                                                        |    24|
|17    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |    33|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_120                                                        |    24|
|19    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |    34|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_119                                                        |    24|
|21    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |    35|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_118                                                        |    24|
|23    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w8_d2_S_9                                                                   |    34|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_117                                                        |    24|
|25    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                  |    33|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_116                                                        |    24|
|27    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                  |    36|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_115                                                        |    24|
|29    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                  |    33|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_114                                                        |    24|
|31    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w8_d2_S_13                                                                  |    34|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_113                                                        |    24|
|33    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w8_d2_S_14                                                                  |   776|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_112                                                        |   755|
|35    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w8_d2_S_15                                                                  |   671|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_111                                                        |   654|
|37    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w8_d2_S_16                                                                  |   565|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_110                                                        |   552|
|39    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w8_d2_S_17                                                                  |   466|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_109                                                        |   450|
|41    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w8_d2_S_18                                                                  |   879|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   857|
|43    |  sparse_arr_hash_reduce_out_1_U                                     |hls_dummy_fifo_w4_d2_S                                                                     |    48|
|44    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_108                                                        |    38|
|45    |  sparse_arr_hash_reduce_out_2_U                                     |hls_dummy_fifo_w4_d2_S_19                                                                  |    41|
|46    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_107                                                        |    32|
|47    |  sparse_arr_hash_reduce_out_3_U                                     |hls_dummy_fifo_w4_d2_S_20                                                                  |    43|
|48    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_106                                                        |    32|
|49    |  sparse_arr_hash_reduce_out_4_U                                     |hls_dummy_fifo_w4_d2_S_21                                                                  |    40|
|50    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_105                                                        |    31|
|51    |  sparse_arr_hash_reduce_out_5_U                                     |hls_dummy_fifo_w4_d2_S_22                                                                  |    41|
|52    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_104                                                        |    31|
|53    |  sparse_arr_hash_reduce_out_6_U                                     |hls_dummy_fifo_w4_d2_S_23                                                                  |    56|
|54    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_103                                                        |    45|
|55    |  sparse_arr_hash_reduce_out_7_U                                     |hls_dummy_fifo_w4_d2_S_24                                                                  |    54|
|56    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_102                                                        |    45|
|57    |  sparse_arr_hash_reduce_out_8_U                                     |hls_dummy_fifo_w4_d2_S_25                                                                  |    49|
|58    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_101                                                        |    40|
|59    |  sparse_arr_hash_reduce_out_9_U                                     |hls_dummy_fifo_w4_d2_S_26                                                                  |    49|
|60    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_100                                                        |    40|
|61    |  sparse_arr_hash_reduce_out_U                                       |hls_dummy_fifo_w4_d2_S_27                                                                  |    47|
|62    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    38|
|63    |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s                |  6325|
|64    |    mul_8s_7s_14_1_1_U20                                             |hls_dummy_mul_8s_7s_14_1_1                                                                 |     4|
|65    |    mul_8s_7s_14_1_1_U36                                             |hls_dummy_mul_8s_7s_14_1_1_28                                                              |     4|
|66    |    mul_8s_7s_14_1_1_U52                                             |hls_dummy_mul_8s_7s_14_1_1_29                                                              |     4|
|67    |    mul_8s_7s_14_1_1_U68                                             |hls_dummy_mul_8s_7s_14_1_1_30                                                              |     4|
|68    |    mul_8s_7s_14_1_1_U84                                             |hls_dummy_mul_8s_7s_14_1_1_31                                                              |     4|
|69    |    mul_8s_8ns_14_1_1_U15                                            |hls_dummy_mul_8s_8ns_14_1_1                                                                |     2|
|70    |    mul_8s_8ns_14_1_1_U31                                            |hls_dummy_mul_8s_8ns_14_1_1_32                                                             |     2|
|71    |    mul_8s_8ns_14_1_1_U47                                            |hls_dummy_mul_8s_8ns_14_1_1_33                                                             |     2|
|72    |    mul_8s_8ns_14_1_1_U63                                            |hls_dummy_mul_8s_8ns_14_1_1_34                                                             |     2|
|73    |    mul_8s_8ns_14_1_1_U79                                            |hls_dummy_mul_8s_8ns_14_1_1_35                                                             |     2|
|74    |    mul_8s_8s_14_1_1_U10                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |     2|
|75    |    mul_8s_8s_14_1_1_U11                                             |hls_dummy_mul_8s_8s_14_1_1_36                                                              |    22|
|76    |    mul_8s_8s_14_1_1_U12                                             |hls_dummy_mul_8s_8s_14_1_1_37                                                              |    22|
|77    |    mul_8s_8s_14_1_1_U13                                             |hls_dummy_mul_8s_8s_14_1_1_38                                                              |    22|
|78    |    mul_8s_8s_14_1_1_U14                                             |hls_dummy_mul_8s_8s_14_1_1_39                                                              |    35|
|79    |    mul_8s_8s_14_1_1_U16                                             |hls_dummy_mul_8s_8s_14_1_1_40                                                              |    22|
|80    |    mul_8s_8s_14_1_1_U17                                             |hls_dummy_mul_8s_8s_14_1_1_41                                                              |    22|
|81    |    mul_8s_8s_14_1_1_U18                                             |hls_dummy_mul_8s_8s_14_1_1_42                                                              |    22|
|82    |    mul_8s_8s_14_1_1_U19                                             |hls_dummy_mul_8s_8s_14_1_1_43                                                              |    35|
|83    |    mul_8s_8s_14_1_1_U21                                             |hls_dummy_mul_8s_8s_14_1_1_44                                                              |    22|
|84    |    mul_8s_8s_14_1_1_U22                                             |hls_dummy_mul_8s_8s_14_1_1_45                                                              |    22|
|85    |    mul_8s_8s_14_1_1_U23                                             |hls_dummy_mul_8s_8s_14_1_1_46                                                              |    22|
|86    |    mul_8s_8s_14_1_1_U24                                             |hls_dummy_mul_8s_8s_14_1_1_47                                                              |    35|
|87    |    mul_8s_8s_14_1_1_U25                                             |hls_dummy_mul_8s_8s_14_1_1_48                                                              |    16|
|88    |    mul_8s_8s_14_1_1_U26                                             |hls_dummy_mul_8s_8s_14_1_1_49                                                              |     2|
|89    |    mul_8s_8s_14_1_1_U27                                             |hls_dummy_mul_8s_8s_14_1_1_50                                                              |    22|
|90    |    mul_8s_8s_14_1_1_U28                                             |hls_dummy_mul_8s_8s_14_1_1_51                                                              |    22|
|91    |    mul_8s_8s_14_1_1_U29                                             |hls_dummy_mul_8s_8s_14_1_1_52                                                              |    36|
|92    |    mul_8s_8s_14_1_1_U30                                             |hls_dummy_mul_8s_8s_14_1_1_53                                                              |    16|
|93    |    mul_8s_8s_14_1_1_U32                                             |hls_dummy_mul_8s_8s_14_1_1_54                                                              |    22|
|94    |    mul_8s_8s_14_1_1_U33                                             |hls_dummy_mul_8s_8s_14_1_1_55                                                              |    22|
|95    |    mul_8s_8s_14_1_1_U34                                             |hls_dummy_mul_8s_8s_14_1_1_56                                                              |    36|
|96    |    mul_8s_8s_14_1_1_U35                                             |hls_dummy_mul_8s_8s_14_1_1_57                                                              |    16|
|97    |    mul_8s_8s_14_1_1_U37                                             |hls_dummy_mul_8s_8s_14_1_1_58                                                              |    22|
|98    |    mul_8s_8s_14_1_1_U38                                             |hls_dummy_mul_8s_8s_14_1_1_59                                                              |    22|
|99    |    mul_8s_8s_14_1_1_U39                                             |hls_dummy_mul_8s_8s_14_1_1_60                                                              |    36|
|100   |    mul_8s_8s_14_1_1_U40                                             |hls_dummy_mul_8s_8s_14_1_1_61                                                              |    16|
|101   |    mul_8s_8s_14_1_1_U41                                             |hls_dummy_mul_8s_8s_14_1_1_62                                                              |    16|
|102   |    mul_8s_8s_14_1_1_U42                                             |hls_dummy_mul_8s_8s_14_1_1_63                                                              |     2|
|103   |    mul_8s_8s_14_1_1_U43                                             |hls_dummy_mul_8s_8s_14_1_1_64                                                              |    22|
|104   |    mul_8s_8s_14_1_1_U44                                             |hls_dummy_mul_8s_8s_14_1_1_65                                                              |    36|
|105   |    mul_8s_8s_14_1_1_U45                                             |hls_dummy_mul_8s_8s_14_1_1_66                                                              |    16|
|106   |    mul_8s_8s_14_1_1_U46                                             |hls_dummy_mul_8s_8s_14_1_1_67                                                              |    16|
|107   |    mul_8s_8s_14_1_1_U48                                             |hls_dummy_mul_8s_8s_14_1_1_68                                                              |    22|
|108   |    mul_8s_8s_14_1_1_U49                                             |hls_dummy_mul_8s_8s_14_1_1_69                                                              |    36|
|109   |    mul_8s_8s_14_1_1_U50                                             |hls_dummy_mul_8s_8s_14_1_1_70                                                              |    16|
|110   |    mul_8s_8s_14_1_1_U51                                             |hls_dummy_mul_8s_8s_14_1_1_71                                                              |    16|
|111   |    mul_8s_8s_14_1_1_U53                                             |hls_dummy_mul_8s_8s_14_1_1_72                                                              |    22|
|112   |    mul_8s_8s_14_1_1_U54                                             |hls_dummy_mul_8s_8s_14_1_1_73                                                              |    36|
|113   |    mul_8s_8s_14_1_1_U55                                             |hls_dummy_mul_8s_8s_14_1_1_74                                                              |    16|
|114   |    mul_8s_8s_14_1_1_U56                                             |hls_dummy_mul_8s_8s_14_1_1_75                                                              |    16|
|115   |    mul_8s_8s_14_1_1_U57                                             |hls_dummy_mul_8s_8s_14_1_1_76                                                              |    16|
|116   |    mul_8s_8s_14_1_1_U58                                             |hls_dummy_mul_8s_8s_14_1_1_77                                                              |     2|
|117   |    mul_8s_8s_14_1_1_U59                                             |hls_dummy_mul_8s_8s_14_1_1_78                                                              |    36|
|118   |    mul_8s_8s_14_1_1_U60                                             |hls_dummy_mul_8s_8s_14_1_1_79                                                              |    16|
|119   |    mul_8s_8s_14_1_1_U61                                             |hls_dummy_mul_8s_8s_14_1_1_80                                                              |    16|
|120   |    mul_8s_8s_14_1_1_U62                                             |hls_dummy_mul_8s_8s_14_1_1_81                                                              |    16|
|121   |    mul_8s_8s_14_1_1_U64                                             |hls_dummy_mul_8s_8s_14_1_1_82                                                              |    36|
|122   |    mul_8s_8s_14_1_1_U65                                             |hls_dummy_mul_8s_8s_14_1_1_83                                                              |    16|
|123   |    mul_8s_8s_14_1_1_U66                                             |hls_dummy_mul_8s_8s_14_1_1_84                                                              |    16|
|124   |    mul_8s_8s_14_1_1_U67                                             |hls_dummy_mul_8s_8s_14_1_1_85                                                              |    16|
|125   |    mul_8s_8s_14_1_1_U69                                             |hls_dummy_mul_8s_8s_14_1_1_86                                                              |    36|
|126   |    mul_8s_8s_14_1_1_U70                                             |hls_dummy_mul_8s_8s_14_1_1_87                                                              |    16|
|127   |    mul_8s_8s_14_1_1_U71                                             |hls_dummy_mul_8s_8s_14_1_1_88                                                              |    16|
|128   |    mul_8s_8s_14_1_1_U72                                             |hls_dummy_mul_8s_8s_14_1_1_89                                                              |    16|
|129   |    mul_8s_8s_14_1_1_U73                                             |hls_dummy_mul_8s_8s_14_1_1_90                                                              |    30|
|130   |    mul_8s_8s_14_1_1_U74                                             |hls_dummy_mul_8s_8s_14_1_1_91                                                              |     2|
|131   |    mul_8s_8s_14_1_1_U75                                             |hls_dummy_mul_8s_8s_14_1_1_92                                                              |    16|
|132   |    mul_8s_8s_14_1_1_U76                                             |hls_dummy_mul_8s_8s_14_1_1_93                                                              |    16|
|133   |    mul_8s_8s_14_1_1_U77                                             |hls_dummy_mul_8s_8s_14_1_1_94                                                              |    16|
|134   |    mul_8s_8s_14_1_1_U78                                             |hls_dummy_mul_8s_8s_14_1_1_95                                                              |    30|
|135   |    mul_8s_8s_14_1_1_U80                                             |hls_dummy_mul_8s_8s_14_1_1_96                                                              |    16|
|136   |    mul_8s_8s_14_1_1_U81                                             |hls_dummy_mul_8s_8s_14_1_1_97                                                              |    16|
|137   |    mul_8s_8s_14_1_1_U82                                             |hls_dummy_mul_8s_8s_14_1_1_98                                                              |    16|
|138   |    mul_8s_8s_14_1_1_U83                                             |hls_dummy_mul_8s_8s_14_1_1_99                                                              |    30|
|139   |    w2_U                                                             |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_5_s_w2_ROM_AUTObkb |  3307|
|140   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4                    |  3713|
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 4218.273 ; gain = 1785.434 ; free physical = 560428 ; free virtual = 759026
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 4218.273 ; gain = 1785.434 ; free physical = 560475 ; free virtual = 759073
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 4218.281 ; gain = 1785.434 ; free physical = 560456 ; free virtual = 759055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4218.281 ; gain = 0.000 ; free physical = 559368 ; free virtual = 757966
INFO: [Netlist 29-17] Analyzing 1761 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4274.301 ; gain = 0.000 ; free physical = 561756 ; free virtual = 760356
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 82a18499
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 4274.301 ; gain = 1865.301 ; free physical = 562668 ; free virtual = 761267
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3733.141; main = 3600.603; forked = 368.324
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5052.633; main = 4274.305; forked = 967.355
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4338.332 ; gain = 64.031 ; free physical = 562076 ; free virtual = 760676

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f465c7c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4377.910 ; gain = 39.578 ; free physical = 562515 ; free virtual = 761115

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d9c0d780

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 561509 ; free virtual = 760108
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15ec87d79

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 561945 ; free virtual = 760545
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11df1192a

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 561967 ; free virtual = 760566
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10f614dec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 562040 ; free virtual = 760639
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10f614dec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 561789 ; free virtual = 760389
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10f614dec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 561717 ; free virtual = 760317

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10f614dec

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 561681 ; free virtual = 760281

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10f614dec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 561682 ; free virtual = 760281

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 561678 ; free virtual = 760277
Ending Netlist Obfuscation Task | Checksum: 10f614dec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4493.879 ; gain = 0.000 ; free physical = 561674 ; free virtual = 760273
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4493.879 ; gain = 219.578 ; free physical = 561673 ; free virtual = 760273
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 22:46:21 2025...
