// Seed: 1173260177
module module_0;
  always @(negedge id_1)
    casex (id_1)
      id_1: if (id_1) $display(-1);
      id_1: id_2 = 1;
      default;
      id_2: ;
    endcase
  id_3(
      .id_0(id_4)
  );
  assign module_1.id_2 = 0;
  wire id_5;
  integer id_6;
  assign module_2.type_4 = 0;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 1 == id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output tri id_5,
    output tri id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri1 id_12,
    output wand id_13,
    input tri0 id_14,
    id_18,
    input tri0 id_15,
    output tri0 id_16
);
  always $display(id_18);
  module_0 modCall_1 ();
endmodule
