# Johnson Counter - 4-bit Verilog Implementation / Ø´Ù…Ø§Ø±Ù†Ø¯Ù‡ Ø¬Ø§Ù†Ø³ÙˆÙ†

<div align="center">
  <button onclick="switchLanguage('en')">English</button>
  <button onclick="switchLanguage('fa')">ÙØ§Ø±Ø³ÛŒ</button>
</div>

<div id="en-content" style="display: block;">
  
## ğŸŒŸ English Version

### Johnson Counter - 4-bit Verilog Implementation

This project implements a 4-bit Johnson Counter using Verilog HDL, simulated and tested with Xilinx ISE.

### ğŸ“Œ Table of Contents
- [About Johnson Counter](#about-johnson-counter)
- [Verilog Advantages](#verilog-advantages)
- [Running with Xilinx ISE](#running-with-xilinx-ise)
- [Cloning the Repository](#cloning-the-repository)

### ğŸ”„ About Johnson Counter
A Johnson Counter (or Twisted Ring Counter) is a modified ring counter where the inverted output of the last flip-flop is fed back to the input of the first flip-flop.

**Features:**
- 4-bit implementation
- Verilog HDL
- Xilinx ISE compatible
- FPGA synthesizable

### ğŸ’¡ Verilog Advantages
- High-level abstraction
- Modular design support
- FPGA/ASIC compatible
- Simulation-friendly

### ğŸ›  Running with Xilinx ISE
1. Install Xilinx ISE
2. Clone this repo
3. Open `.xise` project file
4. Run simulation
5. Generate bitstream

### ğŸ“¥ Cloning
```bash
git clone https://github.com/your-username/your-repo.git
