Release 12.4 Map M.81d (nt)
Xilinx Mapping Report File for Design 'SP601_BRD'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off
-r 4 -global_opt off -mt off -ir off -pr off -lc auto -power off -o SP601_BRD_map.ncd SP601_BRD.ngd SP601_BRD.pcf 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.52.76.2 $
Mapped Date    : Mon Mar 21 17:04:00 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:   15
Slice Logic Utilization:
  Number of Slice Registers:                 2,595 out of  18,224   14%
    Number used as Flip Flops:               2,592
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,739 out of   9,112   41%
    Number used as logic:                    3,413 out of   9,112   37%
      Number using O6 output only:           2,305
      Number using O5 output only:             192
      Number using O5 and O6:                  916
      Number used as ROM:                        0
    Number used as Memory:                     210 out of   2,176    9%
      Number used as Dual Port RAM:             16
        Number using O6 output only:             0
        Number using O5 output only:             2
        Number using O5 and O6:                 14
      Number used as Single Port RAM:           14
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           180
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                176
    Number used exclusively as route-thrus:    116
      Number with same-slice register load:     87
      Number with same-slice carry load:        29
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,295 out of   2,278   56%
  Number of LUT Flip Flop pairs used:        4,123
    Number with an unused Flip Flop:         1,963 out of   4,123   47%
    Number with an unused LUT:                 384 out of   4,123    9%
    Number of fully used LUT-FF pairs:       1,776 out of   4,123   43%
    Number of unique control sets:             124
    Number of slice register sites lost
      to control set restrictions:             452 out of  18,224    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     232   38%
    Number of LOCed IOBs:                       90 out of      90  100%
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                        21 out of      32   65%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   9 out of     248    3%
    Number used as ILOGIC2s:                     9
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        31 out of     248   12%
    Number used as IODELAY2s:                    9
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  46 out of     248   18%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      32    9%
  Number of ICAPs:                               1 out of       1  100%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       2  100%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.76

Peak Memory Usage:  267 MB
Total REAL time to MAP completion:  1 mins 44 secs 
Total CPU time to MAP completion:   1 mins 44 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:367 - The signal <PHY_COL_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <PHY_CRS_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <PHY_RXER_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <FPGA_ONCHIP_TERM1_IBUF> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal <FPGA_ONCHIP_TERM2_IBUF> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal <GPIO_BUTTON<0>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <GPIO_BUTTON<1>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <GPIO_BUTTON<2>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <GPIO_BUTTON<3>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <CPU_RESET_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <GPIO_SWITCH<0>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <GPIO_SWITCH<1>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <GPIO_SWITCH<2>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <GPIO_SWITCH<3>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network N512 has no load.
INFO:LIT:395 - The above info message is repeated 19 more times for the
   following (max. 5 shown):
   N514,
   GPIO_SWITCH<3>_IBUF,
   GPIO_SWITCH<2>_IBUF,
   GPIO_SWITCH<1>_IBUF,
   GPIO_SWITCH<0>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV clocks/u_pll_adv.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV clocks/u_pll_adv_125.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  10 block(s) removed
   9 block(s) optimized away
   9 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "clocks/clk200_bufg" (CKBUF) removed.
 The signal "clocks/clk200_bufg_in" is loadless and has been removed.
Loadless block "mac/eth_ctrl/cpu/read_strobe_flop" (SFF) removed.
 The signal "mac/eth_ctrl/cpu/read_active" is loadless and has been removed.
  Loadless block "mac/eth_ctrl/cpu/read_active_lut" (ROM) removed.
The signal "mac/receive/clkchng_fifo/full" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "mac/eth_ctrl/cpu/not_active_interrupt" is unused and has been
removed.
The signal "mac/eth_ctrl/cpu/int_pulse" is unused and has been removed.
The signal "mac/eth_ctrl/cpu/int_enable_value" is unused and has been removed.
 Unused block "mac/eth_ctrl/cpu/int_value_lut" (ROM) removed.
  The signal "mac/eth_ctrl/cpu/interrupt_ack_internal" is unused and has been
removed.
   Unused block "mac/eth_ctrl/cpu/ack_flop" (FF) removed.
The signal "mac/eth_ctrl/cpu/int_update_enable" is unused and has been removed.
 Unused block "mac/eth_ctrl/cpu/int_update_lut" (ROM) removed.
The signal "mac/eth_ctrl/cpu/int_enable" is unused and has been removed.
 Unused block "mac/eth_ctrl/cpu/int_enable_flop" (SFF) removed.
Unused block
"mac/receive/clkchng_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/gwas.wsts/ram_full_i
" (FF) removed.
Unused block "mac/receive/clkchng_fifo/GND" (ZERO) removed.
Unused block "mac/receive/clkchng_fifo/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
FDR 		mac/eth_ctrl/cpu/int_capture_flop
   optimized to 0
FDR 		mac/eth_ctrl/cpu/int_flop
   optimized to 0
LUT4 		mac/eth_ctrl/cpu/int_pulse_lut
FDE 		mac/eth_ctrl/cpu/shadow_carry_flop
   optimized to 0
FDE 		mac/eth_ctrl/cpu/shadow_zero_flop
   optimized to 0
INV 		mac/eth_ctrl/cpu/stack_count_inv
GND 		mac/receive/clkchng_fifo/BU2/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CPU_RESET                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| DDR2_A<0>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<1>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<2>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<3>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<4>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<5>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<6>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<7>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<8>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<9>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<10>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<11>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_A<12>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_BA<0>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_BA<1>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_BA<2>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_CAS_B                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_CKE                           | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_CLK_N                         | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| DDR2_CLK_P                         | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| DDR2_DQ<0>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<1>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<2>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<3>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<4>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<5>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<6>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<7>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<8>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<9>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<10>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<11>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<12>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<13>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<14>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DQ<15>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| DDR2_LDM                           | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DDR2_LDQS_N                        | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLUP   |          |
| DDR2_LDQS_P                        | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLDOWN |          |
| DDR2_ODT                           | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_RAS_B                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| DDR2_UDM                           | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DDR2_UDQS_N                        | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLUP   |          |
| DDR2_UDQS_P                        | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLDOWN |          |
| DDR2_WE_B                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| FPGA_ONCHIP_TERM1                  | IOB              | INPUT     | SSTL18_II            |       |          |      |              |          |          |
| FPGA_ONCHIP_TERM2                  | IOB              | INPUT     | SSTL18_II            |       |          |      |              |          |          |
| GPIO_BUTTON<0>                     | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| GPIO_BUTTON<1>                     | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| GPIO_BUTTON<2>                     | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| GPIO_BUTTON<3>                     | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| GPIO_LED<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_LED<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_LED<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_LED<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_SWITCH<0>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_SWITCH<1>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_SWITCH<2>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_SWITCH<3>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PHY_COL                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PHY_CRS                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PHY_MDC                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| PHY_MDIO                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| PHY_RESET_L                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| PHY_RXCLK                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PHY_RXCTRL_RXDV                    | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| PHY_RXD<0>                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| PHY_RXD<1>                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| PHY_RXD<2>                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| PHY_RXD<3>                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| PHY_RXD<4>                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| PHY_RXD<5>                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| PHY_RXD<6>                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| PHY_RXD<7>                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| PHY_RXER                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PHY_TXCLK                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PHY_TXCTL_TXEN                     | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| PHY_TXC_GTXCLK                     | IOB              | OUTPUT    | LVCMOS25             |       | 8        | FAST | ODDR         |          |          |
| PHY_TXD<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| PHY_TXD<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| PHY_TXD<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| PHY_TXD<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| PHY_TXD<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| PHY_TXD<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| PHY_TXD<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| PHY_TXD<7>                         | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| PHY_TXER                           | IOB              | OUTPUT    | LVCMOS25             |       | 4        | SLOW |              |          |          |
| SYSCLK_N                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| SYSCLK_P                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
