ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Mar 09, 2022 at 18:07:10 CST
ncverilog
	testfixture2.v
	STI_DAC_syn.v
	-v
	tsmc13_neg.v
	+define+SDF
file: STI_DAC_syn.v
	module worklib.STI_DAC_DW01_inc_1_DW01_inc_2:v
		errors: 0, warnings: 0
	module worklib.STI_DAC:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \delay_buffer_reg[4]  ( .D(n169), .CK(clk), .RN(n413), .Q(
                             |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,103|29): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \delay_buffer_reg[3]  ( .D(n170), .CK(clk), .RN(n413), .Q(
                             |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,105|29): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \delay_buffer_reg[2]  ( .D(n171), .CK(clk), .RN(n413), .Q(
                             |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,107|29): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \delay_buffer_reg[1]  ( .D(n172), .CK(clk), .RN(n413), .Q(
                             |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,109|29): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[3]  ( .D(delay_buffer[3]), .CK(clk), .RN(n413), .Q(n466) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,411|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[2]  ( .D(delay_buffer[2]), .CK(clk), .RN(n413), .Q(n467) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,412|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[1]  ( .D(delay_buffer[1]), .CK(clk), .RN(n413), .Q(n468) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,413|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[0]  ( .D(delay_buffer[0]), .CK(clk), .RN(n413), .Q(n469) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,414|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[4]  ( .D(delay_buffer[4]), .CK(clk), .RN(n413), .Q(n465) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,415|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 odd_even_reg ( .D(n189), .CK(clk), .RN(n413), .QN(n360) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,416|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 even4_wr_reg ( .D(N283), .CK(clk), .RN(n413), .Q(n477) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,417|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 odd4_wr_reg ( .D(N274), .CK(clk), .RN(n413), .Q(n473) );
                   |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,418|19): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 odd1_wr_reg ( .D(N222), .CK(clk), .RN(n413), .Q(n470) );
                   |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,419|19): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 even1_wr_reg ( .D(N229), .CK(clk), .RN(n413), .Q(n474) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,420|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 odd3_wr_reg ( .D(N256), .CK(clk), .RN(n413), .Q(n472) );
                   |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,421|19): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 even3_wr_reg ( .D(N265), .CK(clk), .RN(n413), .Q(n476) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,422|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 odd2_wr_reg ( .D(N238), .CK(clk), .RN(n413), .Q(n471) );
                   |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,423|19): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 even2_wr_reg ( .D(N247), .CK(clk), .RN(n413), .Q(n475) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,424|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \counter_16bit_reg[1]  ( .D(n196), .CK(clk), .RN(n413), .QN(n344) );
                              |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,439|30): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

	Reading SDF file from location "./STI_DAC_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     STI_DAC_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture2.u_rtl
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
ncelab: *W,SDFINF: Instance dac not found at scope level <top-level> <./STI_DAC_syn.sdf, line 297>.
ncelab: *W,SDFINF: Instance sti not found at scope level <top-level> <./STI_DAC_syn.sdf, line 774>.
ncelab: *W,SDFINF: Instance dac not found at scope level <top-level> <./STI_DAC_syn.sdf, line 2888>.
ncelab: *W,SDFINF: Instance sti not found at scope level <top-level> <./STI_DAC_syn.sdf, line 4354>.
	Annotation completed with 0 Errors and 4 Warnings
	SDF statistics: No. of Pathdelays = 1139  Annotated = 0.00% -- No. of Tchecks = 324  Annotated = 0.00% 
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.STI_DAC:v <0x25cdfa42>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 339      46
		UDPs:                     71       2
		Primitives:              705       8
		Timing outputs:          383      45
		Registers:               108      59
		Scalar wires:            445       -
		Expanded wires:           18       2
		Always blocks:            10      10
		Initial blocks:           13      13
		Cont. assignments:         1       5
		Pseudo assignments:        3       3
		Timing checks:           486      64
		Delayed tcheck signals:  162      60
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.testfixture2:v
Loading snapshot worklib.testfixture2:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
--------------------------- Simulation Pattern is ready !!---------------------------
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'STI_DAC.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.stimulus_in(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pattern_in(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.Exp_so(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pi_end(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.load(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.reset(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pp(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.PIXEL_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo1(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo1_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo2(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo2_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo3(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo3_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo4(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo4_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ODD1_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ODD2_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ODD3_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ODD4_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee1(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee1_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee2(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee2_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee3(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee3_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee4(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee4_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.EVEN1_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.EVEN2_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.EVEN3_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.EVEN4_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.Real_memory(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.k(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.err_cnt(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.c(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.so_pass(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.Real_so(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.so_exp(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pi_length(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.fill_mode(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.msb_first(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.low_en(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pi_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.so_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.so_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oem_finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.odd1_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.odd2_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.odd3_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.odd4_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.even1_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.even2_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.even3_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.even4_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_dataout(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oem_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oem_dataout(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_length(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.oem_dataout(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.oem_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.clk(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.reset(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.load(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_fill(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_msb(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_low(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_end(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.so_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.so_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.oem_finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.odd1_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.odd2_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.odd3_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.odd4_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.even1_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.even2_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.even3_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.even4_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N39(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N40(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N41(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N42(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N43(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.n414(36)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.n415(36)
*Verdi* : End of traversing.
--------------------------- [ testfixture2.v ] Simulation START !!---------------------------
--------------------------- Simulation at parallel data input stage  !!---------------------------

Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):25 NS, posedge D:25 NS,  1.000 : 1 NS,  0.500 : 500 PS );
            File: ./tsmc13_neg.v, line = 18347
           Scope: testfixture2.u_rtl.\current_state_reg[0] 
            Time: 25 NS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& (flag == 1):35 NS, negedge D:35 NS,  1.000 : 1 NS,  0.500 : 500 PS );
            File: ./tsmc13_neg.v, line = 18348
           Scope: testfixture2.u_rtl.\current_state_reg[0] 
            Time: 35 NS

================================================================================================================
--------------------------- (/`n`)/ ~#  There was something wrong with your code !! ---------------------------
--------------------------- The simulation can't finished!!, Please check it !!! ---------------------------
================================================================================================================
Simulation complete via $finish(1) at time 100 US + 0
./testfixture2.v:206 	$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Mar 09, 2022 at 18:07:12 CST  (total: 00:00:02)
