User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/Area/SRAM/512KB/512KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 512 Rows x 2048 Columns
Mux Level:
 - Senseamp Mux      : 64
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 331.279um x 922.196um = 305503.730um^2
 |--- Mat Area      = 331.279um x 922.196um = 305503.730um^2   (97.016%)
 |--- Subarray Area = 165.639um x 455.997um = 75530.979um^2   (98.101%)
 - Area Efficiency = 97.016%
Timing:
 -  Read Latency = 5.851ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 5.851ns
    |--- Predecoder Latency = 311.985ps
    |--- Subarray Latency   = 5.539ns
       |--- Row Decoder Latency = 3.541ns
       |--- Bitline Latency     = 1.845ns
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 148.427ps
       |--- Precharge Latency   = 1.541ns
 - Write Latency = 5.851ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 5.851ns
    |--- Predecoder Latency = 311.985ps
    |--- Subarray Latency   = 5.539ns
       |--- Row Decoder Latency = 3.541ns
       |--- Charge Latency      = 676.640ps
 - Read Bandwidth  = 4.522GB/s
 - Write Bandwidth = 2.889GB/s
Power:
 -  Read Dynamic Energy = 76.687pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 76.687pJ per mat
    |--- Predecoder Dynamic Energy = 0.248pJ
    |--- Subarray Dynamic Energy   = 19.110pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.051pJ
       |--- Precharge Dynamic Energy   = 0.776pJ
 - Write Dynamic Energy = 3.929pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 3.929pJ per mat
    |--- Predecoder Dynamic Energy = 0.248pJ
    |--- Subarray Dynamic Energy   = 0.920pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Mux Dynamic Energy         = 0.051pJ
 - Leakage Power = 40.551uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 40.551uW per mat

Finished!
