# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../my_lib/Cache_bus_master_to_slave.vhd" \
"../../../../../../my_lib/Cache_bus_master_to_slave_peer.vhd" \
"../../../../project_2019.ip_user_files/bd/test_cache/ip/test_cache_Cache_bus_M_to_S_0_0/sim/test_cache_Cache_bus_M_to_S_0_0.vhd" \
"../../../../project_2019.ip_user_files/bd/test_cache/ip/test_cache_Cache_bus_M_to_S_peer_0_0/sim/test_cache_Cache_bus_M_to_S_peer_0_0.vhd" \
"../../../../project_2019.ip_user_files/bd/test_cache/sim/test_cache.vhd" \
"../../../../project_2019.srcs/sources_1/bd/test_cache/hdl/test_cache_wrapper.vhd" \

# Do not sort compile order
nosort
