<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/noc/syscon_m_cs_dbg_0x00150000_address_map_instance</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/noc/syscon_m_cs_dbg_0x00150000_address_map_instance</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">AddressMap abc_soc_top/noc/syscon_m_cs_dbg_0x00150000_address_map_instance</h2>

    <!-- Registers for AddressMap abc_soc_top/noc/syscon_m_cs_dbg_0x00150000_address_map_instance -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_817A3FC48CC70712">bridge_syscon_m_cs_dbg_5_10_axim_addr_base_mem_rcs_s_rcs_cs_map_rcs_cs_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Base address registers</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70F3702C892EF479">bridge_syscon_m_cs_dbg_5_10_axim_addr_mask_mem_rcs_s_rcs_cs_map_rcs_cs_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Address mask registers</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DC1DB3703338C2C4">bridge_syscon_m_cs_dbg_5_10_axim_slave_addr_relocation_mem_rcs_s_rcs_cs_map_rcs_cs_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Slave address relocation register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr">0x0000002f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6186B4B8647C9216">bridge_syscon_m_cs_dbg_5_10_axim_addr_base_mem_vex_sfc_s_vex_dbg_0_map_vex_dgb_0_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Base address registers</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3149FB51E36B7A8F">bridge_syscon_m_cs_dbg_5_10_axim_addr_mask_mem_vex_sfc_s_vex_dbg_0_map_vex_dgb_0_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Address mask registers</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27F27834AC26AC6C">bridge_syscon_m_cs_dbg_5_10_axim_slave_addr_relocation_mem_vex_sfc_s_vex_dbg_0_map_vex_dgb_0_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Slave address relocation register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr">0x0000005f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67D991601A80BB46">bridge_syscon_m_cs_dbg_5_10_axim_addr_base_mem_vex_sfc_s_vex_dbg_1_map_vex_dgb_1_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Base address registers</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5EA64DFDAD4F666B">bridge_syscon_m_cs_dbg_5_10_axim_addr_mask_mem_vex_sfc_s_vex_dbg_1_map_vex_dgb_1_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Address mask registers</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2984A164369DABF0">bridge_syscon_m_cs_dbg_5_10_axim_slave_addr_relocation_mem_vex_sfc_s_vex_dbg_1_map_vex_dgb_1_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Slave address relocation register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr">0x0000008f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C66F5F55E90B3C16">bridge_syscon_m_cs_dbg_5_10_axim_addr_base_mem_vex_sfc_s_vex_dbg_2_map_vex_dgb_2_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Base address registers</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_212B3621EDCF0261">bridge_syscon_m_cs_dbg_5_10_axim_addr_mask_mem_vex_sfc_s_vex_dbg_2_map_vex_dgb_2_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Address mask registers</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0AA9C2CB565DE97">bridge_syscon_m_cs_dbg_5_10_axim_slave_addr_relocation_mem_vex_sfc_s_vex_dbg_2_map_vex_dgb_2_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Slave address relocation register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr">0x00003bff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003c00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A62940AFB8187608">bridge_syscon_m_cs_dbg_5_10_axim_response_timeout_control_value</a>  </b></td>
        <td class="unboxed sdescmap">Timeout configuration register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003c08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1202EFA01C8876DD">bridge_syscon_m_cs_dbg_5_10_axim_check_outstanding_req_to_destid_value</a>  </b></td>
        <td class="unboxed sdescmap">Check outstanding to specified destination</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003c10</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E0B583D81360DA26">bridge_syscon_m_cs_dbg_5_10_axim_clk_gating_hysteresis_count_value</a>  </b></td>
        <td class="unboxed sdescmap">Clock gating hysteresis counter register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003c18</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80672932EE485DB0">bridge_syscon_m_cs_dbg_5_10_axim_clk_gating_override_value</a>  </b></td>
        <td class="unboxed sdescmap">Clock gating override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003c20</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E0CC9E20754828D">bridge_syscon_m_cs_dbg_5_10_axim_autowake_power_domain_value</a>  </b></td>
        <td class="unboxed sdescmap">Configurations for autowake</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00003c28</td>
        <td class="unboxed addr">0x00003c3f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003c40</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_30B12ECC8AA4BFC2">bridge_syscon_m_cs_dbg_5_10_axim_qos_weight_0_value</a>  </b></td>
        <td class="unboxed sdescmap">QoS profile data</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00003c48</td>
        <td class="unboxed addr">0x00003cff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003d00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6EC4A6BACEA52286">bridge_syscon_m_cs_dbg_5_10_axim_event_status_value</a>  </b></td>
        <td class="unboxed sdescmap">Status flag register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003d08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7DB5A8408E1657E5">bridge_syscon_m_cs_dbg_5_10_axim_bridge_id_value</a>  </b></td>
        <td class="unboxed sdescmap">Bridge ID register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00003d10</td>
        <td class="unboxed addr">0x00003dff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003e00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B8998FE8916CA9B">bridge_syscon_m_cs_dbg_5_10_axim_error_interrupt_status_strg_value</a>  </b></td>
        <td class="unboxed sdescmap">Status and error register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003e08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_89BD625A84CDAEF7">bridge_syscon_m_cs_dbg_5_10_axim_error_interrupt_status_value</a>  </b></td>
        <td class="unboxed sdescmap">Status and error write zero to clear register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00003e10</td>
        <td class="unboxed addr">0x00003e1f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003e20</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C35C3955A199D4A3">bridge_syscon_m_cs_dbg_5_10_axim_error_interrupt_inject_value</a>  </b></td>
        <td class="unboxed sdescmap">Status and error register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00003e28</td>
        <td class="unboxed addr">0x00003e3f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003e40</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0922F720401D4EC">bridge_syscon_m_cs_dbg_5_10_axim_error_interrupt_mask_value</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt mask registers</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00003e48</td>
        <td class="unboxed addr">0x00003e7f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003e80</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_807C69660000FDC8">bridge_syscon_m_cs_dbg_5_10_axim_response_timeout_destid_value</a>  </b></td>
        <td class="unboxed sdescmap">Destination ID of timed out requests</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003e88</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7BF2E6A848CF4C8D">bridge_syscon_m_cs_dbg_5_10_axim_araddr_on_error_value</a>  </b></td>
        <td class="unboxed sdescmap">Local read decode error address</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003e90</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23506FDDCC5F7280">bridge_syscon_m_cs_dbg_5_10_axim_awaddr_on_error_value</a>  </b></td>
        <td class="unboxed sdescmap">Local write decode error address</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00003e98</td>
        <td class="unboxed addr">0x00003eff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4E0397CB7C7ADCAB">bridge_syscon_m_cs_dbg_5_10_axim_event_capture_addr_value</a>  </b></td>
        <td class="unboxed sdescmap">Address capture value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62C660880E8A0C57">bridge_syscon_m_cs_dbg_5_10_axim_event_capture_addr_mask_value</a>  </b></td>
        <td class="unboxed sdescmap">Address capture mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f10</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DAB36E62A8196C8B">bridge_syscon_m_cs_dbg_5_10_axim_event_capture_command_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Command capture control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f18</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96A95C01116DA012">bridge_syscon_m_cs_dbg_5_10_axim_event_capture_command_mask_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Command capture mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f20</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A4D5332CE3392A0">bridge_syscon_m_cs_dbg_5_10_axim_event_counter_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Count of captured event</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f28</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F16D0D0B9117E647">bridge_syscon_m_cs_dbg_5_10_axim_count_for_latency_0_value</a>  </b></td>
        <td class="unboxed sdescmap">Number of captured commands over which latency is to be measured</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f30</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A03C0FF38EE7F03C">bridge_syscon_m_cs_dbg_5_10_axim_event_capture_command_1_value</a>  </b></td>
        <td class="unboxed sdescmap">Command capture control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f38</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD88204EEB3A38DB">bridge_syscon_m_cs_dbg_5_10_axim_event_capture_command_mask_1_value</a>  </b></td>
        <td class="unboxed sdescmap">Command capture mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f40</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C813C66998EDD22">bridge_syscon_m_cs_dbg_5_10_axim_event_counter_1_value</a>  </b></td>
        <td class="unboxed sdescmap">Count of captured event</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f48</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EBABE9242C4227CD">bridge_syscon_m_cs_dbg_5_10_axim_count_for_latency_1_value</a>  </b></td>
        <td class="unboxed sdescmap">Number of captured commands over which latency is to be measured</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f50</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B326803A1F0A15E">bridge_syscon_m_cs_dbg_5_10_axim_event_capture_id_value</a>  </b></td>
        <td class="unboxed sdescmap">ID capture value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f58</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1BDDD18C28D6881A">bridge_syscon_m_cs_dbg_5_10_axim_event_capture_id_mask_value</a>  </b></td>
        <td class="unboxed sdescmap">ID capture mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f60</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9FB4F042DE23631B">bridge_syscon_m_cs_dbg_5_10_axim_ar_override_value</a>  </b></td>
        <td class="unboxed sdescmap">AR overrides</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00003f68</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64C987C99D3B959D">bridge_syscon_m_cs_dbg_5_10_axim_aw_override_value</a>  </b></td>
        <td class="unboxed sdescmap">AW overrides</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00003f70</td>
        <td class="unboxed addr">0x00007eff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00007f00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C07C7406E49F8C43">bridge_syscon_m_cs_dbg_5_10_axim_maxoffs_plchldr_value</a>  </b></td>
        <td class="unboxed sdescmap">Placeholder reg</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/noc/syscon_m_cs_dbg_0x00150000_address_map_instance</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_817A3FC48CC70712" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_addr_base_mem_rcs_s_rcs_cs_map_rcs_cs_0_value</span><br/>
      <span class="sdescdet">Base address registers</span><br/>
      <span class="ldescdet">These registers specify the base addresses and masks of different destination ranges accessible from this manager-initiator. One base, mask, and reloc register set per address range assigned to the manager-initiator. These registers are programmable only if address range programmability is enabled on this bridge through NocStudio property. When programmability is disabled, these are read-only registers with values specified through NocStudios add_range properties. A destination address range is specified using the above  base address and mask pair. An address on the AR or AW channel has a match against a range if it satisfies the equation<br/> AxADDRS and AXIM_ADDR_MASK[i] == AXIM_ADDR_BASE[i]<br/> Note that programmed base must already factor the mask. The base should not have a 1b1 bit where the corresponding mask bit is 1b0. What this means is that the programmed  base should already have performed a bit-wise AND operation with the mask. An address which doesnt match any range results in a decode error response. Note that programming of  these registers must ensure that an address matches only against one range. Match against multiple ranges is a fatal error and will raise an interrupt.<br/> Address ranges are specified at 64B cache line boundary. Lower six bits if AXIM_ADDR_BASE and AXIM_ADDR_MASK are used for specifying access permissions on an address range.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50000</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000000ac00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_32_63</td>
        <td class="fldnorm" colspan="26">BASE_ADDRESS_OR_ADDRESS_LO_6_31</td>
        <td class="fldnorm" colspan="1">LLC</td>
        <td class="fldnorm" colspan="1">DI</td>
        <td class="fldnorm" colspan="1">R_Wn</td>
        <td class="fldnorm" colspan="1">I</td>
        <td class="fldnorm" colspan="1">NS</td>
        <td class="fldnorm" colspan="1">P</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_32_63</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BASE_ADDRESS_OR_ADDRESS_LO_6_31</span><br/>
          <span class="sdescdet">Base address or address_lo if any_size is enabled</span><br/>
          <span class="ldescdet">Base address or address_lo if any_size is enabled</span></p>
          <p><b>Reset: </b>hex:0x02b0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LLC</span><br/>
          <span class="sdescdet">LLC disable</span><br/>
          <span class="ldescdet">LLC disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DI</span><br/>
          <span class="sdescdet">1b1: Address range disabled</span><br/>
          <span class="ldescdet">1b1: Address range disabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">R_Wn</span><br/>
          <span class="sdescdet">1b1: Read enabled to range1b0: Write enabled to range</span><br/>
          <span class="ldescdet">1b1: Read enabled to range1b0: Write enabled to range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I</span><br/>
          <span class="sdescdet">1b1: Instruction</span><br/>
          <span class="ldescdet">1b1: Instruction</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NS</span><br/>
          <span class="sdescdet">1b1: Non-secure</span><br/>
          <span class="ldescdet">1b1: Non-secure</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">P</span><br/>
          <span class="sdescdet">1b1: Privileged</span><br/>
          <span class="ldescdet">1b1: Privileged</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70F3702C892EF479" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_addr_mask_mem_rcs_s_rcs_cs_map_rcs_cs_0_value</span><br/>
      <span class="sdescdet">Address mask registers</span><br/>
      <span class="ldescdet">See AXIM_ADDR_BASE.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50008</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000fff00002</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_32_63</td>
        <td class="fldnorm" colspan="26">MASK_OR_ADDRESS_HI_6_31</td>
        <td class="fldnorm" colspan="1">KO</td>
        <td class="fldnorm" colspan="1">TM</td>
        <td class="fldnorm" colspan="1">VAL</td>
        <td class="fldnorm" colspan="1">I</td>
        <td class="fldnorm" colspan="1">NS</td>
        <td class="fldnorm" colspan="1">P</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_32_63</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MASK_OR_ADDRESS_HI_6_31</span><br/>
          <span class="sdescdet">Mask or address_hi if any_size is enabled</span><br/>
          <span class="ldescdet">Mask or address_hi if any_size is enabled</span></p>
          <p><b>Reset: </b>hex:0x3ffc000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KO</span><br/>
          <span class="sdescdet">Keep out/reject read and/or write accesses</span><br/>
          <span class="ldescdet">Keep out/reject read and/or write accesses</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TM</span><br/>
          <span class="sdescdet">1b1: Enable trusted manager-initiator behavior for secure transactions</span><br/>
          <span class="ldescdet">1b1: Enable trusted manager-initiator behavior for secure transactions</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VAL</span><br/>
          <span class="sdescdet">1b1: R_Wn field is valid</span><br/>
          <span class="ldescdet">1b1: R_Wn field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I</span><br/>
          <span class="sdescdet">1b1: Instruction field is valid</span><br/>
          <span class="ldescdet">1b1: Instruction field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NS</span><br/>
          <span class="sdescdet">1b1: Non-secure field is valid</span><br/>
          <span class="ldescdet">1b1: Non-secure field is valid</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">P</span><br/>
          <span class="sdescdet">1b1: Privileged field is valid</span><br/>
          <span class="ldescdet">1b1: Privileged field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DC1DB3703338C2C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_slave_addr_relocation_mem_rcs_s_rcs_cs_map_rcs_cs_0_value</span><br/>
      <span class="sdescdet">Slave address relocation register</span><br/>
      <span class="ldescdet">See AXIM_ADDR_BASE.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50010</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD</td>
        <td class="fldnorm" colspan="26">DEST_RELOC</td>
        <td class="fldnorm" colspan="6">UNSD_5_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">NA</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD</span><br/>
          <span class="sdescdet">Unused</span><br/>
          <span class="ldescdet">Unused</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEST_RELOC</span><br/>
          <span class="sdescdet">Destination Reloc</span><br/>
          <span class="ldescdet">Destination Reloc</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_5_0</span><br/>
          <span class="sdescdet">Unused</span><br/>
          <span class="ldescdet">Unused</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6186B4B8647C9216" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_addr_base_mem_vex_sfc_s_vex_dbg_0_map_vex_dgb_0_0_value</span><br/>
      <span class="sdescdet">Base address registers</span><br/>
      <span class="ldescdet">These registers specify the base addresses and masks of different destination ranges accessible from this manager-initiator. One base, mask, and reloc register set per address range assigned to the manager-initiator. These registers are programmable only if address range programmability is enabled on this bridge through NocStudio property. When programmability is disabled, these are read-only registers with values specified through NocStudios add_range properties. A destination address range is specified using the above  base address and mask pair. An address on the AR or AW channel has a match against a range if it satisfies the equation<br/> AxADDRS and AXIM_ADDR_MASK[i] == AXIM_ADDR_BASE[i]<br/> Note that programmed base must already factor the mask. The base should not have a 1b1 bit where the corresponding mask bit is 1b0. What this means is that the programmed  base should already have performed a bit-wise AND operation with the mask. An address which doesnt match any range results in a decode error response. Note that programming of  these registers must ensure that an address matches only against one range. Match against multiple ranges is a fatal error and will raise an interrupt.<br/> Address ranges are specified at 64B cache line boundary. Lower six bits if AXIM_ADDR_BASE and AXIM_ADDR_MASK are used for specifying access permissions on an address range.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50030</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000000a000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_32_63</td>
        <td class="fldnorm" colspan="26">BASE_ADDRESS_OR_ADDRESS_LO_6_31</td>
        <td class="fldnorm" colspan="1">LLC</td>
        <td class="fldnorm" colspan="1">DI</td>
        <td class="fldnorm" colspan="1">R_Wn</td>
        <td class="fldnorm" colspan="1">I</td>
        <td class="fldnorm" colspan="1">NS</td>
        <td class="fldnorm" colspan="1">P</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_32_63</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BASE_ADDRESS_OR_ADDRESS_LO_6_31</span><br/>
          <span class="sdescdet">Base address or address_lo if any_size is enabled</span><br/>
          <span class="ldescdet">Base address or address_lo if any_size is enabled</span></p>
          <p><b>Reset: </b>hex:0x0280000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LLC</span><br/>
          <span class="sdescdet">LLC disable</span><br/>
          <span class="ldescdet">LLC disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DI</span><br/>
          <span class="sdescdet">1b1: Address range disabled</span><br/>
          <span class="ldescdet">1b1: Address range disabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">R_Wn</span><br/>
          <span class="sdescdet">1b1: Read enabled to range1b0: Write enabled to range</span><br/>
          <span class="ldescdet">1b1: Read enabled to range1b0: Write enabled to range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I</span><br/>
          <span class="sdescdet">1b1: Instruction</span><br/>
          <span class="ldescdet">1b1: Instruction</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NS</span><br/>
          <span class="sdescdet">1b1: Non-secure</span><br/>
          <span class="ldescdet">1b1: Non-secure</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">P</span><br/>
          <span class="sdescdet">1b1: Privileged</span><br/>
          <span class="ldescdet">1b1: Privileged</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3149FB51E36B7A8F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_addr_mask_mem_vex_sfc_s_vex_dbg_0_map_vex_dgb_0_0_value</span><br/>
      <span class="sdescdet">Address mask registers</span><br/>
      <span class="ldescdet">See AXIM_ADDR_BASE.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50038</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000ffc00002</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_32_63</td>
        <td class="fldnorm" colspan="26">MASK_OR_ADDRESS_HI_6_31</td>
        <td class="fldnorm" colspan="1">KO</td>
        <td class="fldnorm" colspan="1">TM</td>
        <td class="fldnorm" colspan="1">VAL</td>
        <td class="fldnorm" colspan="1">I</td>
        <td class="fldnorm" colspan="1">NS</td>
        <td class="fldnorm" colspan="1">P</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_32_63</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MASK_OR_ADDRESS_HI_6_31</span><br/>
          <span class="sdescdet">Mask or address_hi if any_size is enabled</span><br/>
          <span class="ldescdet">Mask or address_hi if any_size is enabled</span></p>
          <p><b>Reset: </b>hex:0x3ff0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KO</span><br/>
          <span class="sdescdet">Keep out/reject read and/or write accesses</span><br/>
          <span class="ldescdet">Keep out/reject read and/or write accesses</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TM</span><br/>
          <span class="sdescdet">1b1: Enable trusted manager-initiator behavior for secure transactions</span><br/>
          <span class="ldescdet">1b1: Enable trusted manager-initiator behavior for secure transactions</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VAL</span><br/>
          <span class="sdescdet">1b1: R_Wn field is valid</span><br/>
          <span class="ldescdet">1b1: R_Wn field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I</span><br/>
          <span class="sdescdet">1b1: Instruction field is valid</span><br/>
          <span class="ldescdet">1b1: Instruction field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NS</span><br/>
          <span class="sdescdet">1b1: Non-secure field is valid</span><br/>
          <span class="ldescdet">1b1: Non-secure field is valid</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">P</span><br/>
          <span class="sdescdet">1b1: Privileged field is valid</span><br/>
          <span class="ldescdet">1b1: Privileged field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27F27834AC26AC6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_slave_addr_relocation_mem_vex_sfc_s_vex_dbg_0_map_vex_dgb_0_0_value</span><br/>
      <span class="sdescdet">Slave address relocation register</span><br/>
      <span class="ldescdet">See AXIM_ADDR_BASE.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50040</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD</td>
        <td class="fldnorm" colspan="26">DEST_RELOC</td>
        <td class="fldnorm" colspan="6">UNSD_5_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">NA</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD</span><br/>
          <span class="sdescdet">Unused</span><br/>
          <span class="ldescdet">Unused</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEST_RELOC</span><br/>
          <span class="sdescdet">Destination Reloc</span><br/>
          <span class="ldescdet">Destination Reloc</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_5_0</span><br/>
          <span class="sdescdet">Unused</span><br/>
          <span class="ldescdet">Unused</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67D991601A80BB46" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_addr_base_mem_vex_sfc_s_vex_dbg_1_map_vex_dgb_1_0_value</span><br/>
      <span class="sdescdet">Base address registers</span><br/>
      <span class="ldescdet">These registers specify the base addresses and masks of different destination ranges accessible from this manager-initiator. One base, mask, and reloc register set per address range assigned to the manager-initiator. These registers are programmable only if address range programmability is enabled on this bridge through NocStudio property. When programmability is disabled, these are read-only registers with values specified through NocStudios add_range properties. A destination address range is specified using the above  base address and mask pair. An address on the AR or AW channel has a match against a range if it satisfies the equation<br/> AxADDRS and AXIM_ADDR_MASK[i] == AXIM_ADDR_BASE[i]<br/> Note that programmed base must already factor the mask. The base should not have a 1b1 bit where the corresponding mask bit is 1b0. What this means is that the programmed  base should already have performed a bit-wise AND operation with the mask. An address which doesnt match any range results in a decode error response. Note that programming of  these registers must ensure that an address matches only against one range. Match against multiple ranges is a fatal error and will raise an interrupt.<br/> Address ranges are specified at 64B cache line boundary. Lower six bits if AXIM_ADDR_BASE and AXIM_ADDR_MASK are used for specifying access permissions on an address range.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50060</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000000a400000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_32_63</td>
        <td class="fldnorm" colspan="26">BASE_ADDRESS_OR_ADDRESS_LO_6_31</td>
        <td class="fldnorm" colspan="1">LLC</td>
        <td class="fldnorm" colspan="1">DI</td>
        <td class="fldnorm" colspan="1">R_Wn</td>
        <td class="fldnorm" colspan="1">I</td>
        <td class="fldnorm" colspan="1">NS</td>
        <td class="fldnorm" colspan="1">P</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_32_63</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BASE_ADDRESS_OR_ADDRESS_LO_6_31</span><br/>
          <span class="sdescdet">Base address or address_lo if any_size is enabled</span><br/>
          <span class="ldescdet">Base address or address_lo if any_size is enabled</span></p>
          <p><b>Reset: </b>hex:0x0290000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LLC</span><br/>
          <span class="sdescdet">LLC disable</span><br/>
          <span class="ldescdet">LLC disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DI</span><br/>
          <span class="sdescdet">1b1: Address range disabled</span><br/>
          <span class="ldescdet">1b1: Address range disabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">R_Wn</span><br/>
          <span class="sdescdet">1b1: Read enabled to range1b0: Write enabled to range</span><br/>
          <span class="ldescdet">1b1: Read enabled to range1b0: Write enabled to range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I</span><br/>
          <span class="sdescdet">1b1: Instruction</span><br/>
          <span class="ldescdet">1b1: Instruction</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NS</span><br/>
          <span class="sdescdet">1b1: Non-secure</span><br/>
          <span class="ldescdet">1b1: Non-secure</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">P</span><br/>
          <span class="sdescdet">1b1: Privileged</span><br/>
          <span class="ldescdet">1b1: Privileged</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5EA64DFDAD4F666B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_addr_mask_mem_vex_sfc_s_vex_dbg_1_map_vex_dgb_1_0_value</span><br/>
      <span class="sdescdet">Address mask registers</span><br/>
      <span class="ldescdet">See AXIM_ADDR_BASE.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50068</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000ffc00002</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_32_63</td>
        <td class="fldnorm" colspan="26">MASK_OR_ADDRESS_HI_6_31</td>
        <td class="fldnorm" colspan="1">KO</td>
        <td class="fldnorm" colspan="1">TM</td>
        <td class="fldnorm" colspan="1">VAL</td>
        <td class="fldnorm" colspan="1">I</td>
        <td class="fldnorm" colspan="1">NS</td>
        <td class="fldnorm" colspan="1">P</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_32_63</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MASK_OR_ADDRESS_HI_6_31</span><br/>
          <span class="sdescdet">Mask or address_hi if any_size is enabled</span><br/>
          <span class="ldescdet">Mask or address_hi if any_size is enabled</span></p>
          <p><b>Reset: </b>hex:0x3ff0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KO</span><br/>
          <span class="sdescdet">Keep out/reject read and/or write accesses</span><br/>
          <span class="ldescdet">Keep out/reject read and/or write accesses</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TM</span><br/>
          <span class="sdescdet">1b1: Enable trusted manager-initiator behavior for secure transactions</span><br/>
          <span class="ldescdet">1b1: Enable trusted manager-initiator behavior for secure transactions</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VAL</span><br/>
          <span class="sdescdet">1b1: R_Wn field is valid</span><br/>
          <span class="ldescdet">1b1: R_Wn field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I</span><br/>
          <span class="sdescdet">1b1: Instruction field is valid</span><br/>
          <span class="ldescdet">1b1: Instruction field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NS</span><br/>
          <span class="sdescdet">1b1: Non-secure field is valid</span><br/>
          <span class="ldescdet">1b1: Non-secure field is valid</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">P</span><br/>
          <span class="sdescdet">1b1: Privileged field is valid</span><br/>
          <span class="ldescdet">1b1: Privileged field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2984A164369DABF0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_slave_addr_relocation_mem_vex_sfc_s_vex_dbg_1_map_vex_dgb_1_0_value</span><br/>
      <span class="sdescdet">Slave address relocation register</span><br/>
      <span class="ldescdet">See AXIM_ADDR_BASE.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50070</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD</td>
        <td class="fldnorm" colspan="26">DEST_RELOC</td>
        <td class="fldnorm" colspan="6">UNSD_5_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">NA</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD</span><br/>
          <span class="sdescdet">Unused</span><br/>
          <span class="ldescdet">Unused</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEST_RELOC</span><br/>
          <span class="sdescdet">Destination Reloc</span><br/>
          <span class="ldescdet">Destination Reloc</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_5_0</span><br/>
          <span class="sdescdet">Unused</span><br/>
          <span class="ldescdet">Unused</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C66F5F55E90B3C16" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_addr_base_mem_vex_sfc_s_vex_dbg_2_map_vex_dgb_2_0_value</span><br/>
      <span class="sdescdet">Base address registers</span><br/>
      <span class="ldescdet">These registers specify the base addresses and masks of different destination ranges accessible from this manager-initiator. One base, mask, and reloc register set per address range assigned to the manager-initiator. These registers are programmable only if address range programmability is enabled on this bridge through NocStudio property. When programmability is disabled, these are read-only registers with values specified through NocStudios add_range properties. A destination address range is specified using the above  base address and mask pair. An address on the AR or AW channel has a match against a range if it satisfies the equation<br/> AxADDRS and AXIM_ADDR_MASK[i] == AXIM_ADDR_BASE[i]<br/> Note that programmed base must already factor the mask. The base should not have a 1b1 bit where the corresponding mask bit is 1b0. What this means is that the programmed  base should already have performed a bit-wise AND operation with the mask. An address which doesnt match any range results in a decode error response. Note that programming of  these registers must ensure that an address matches only against one range. Match against multiple ranges is a fatal error and will raise an interrupt.<br/> Address ranges are specified at 64B cache line boundary. Lower six bits if AXIM_ADDR_BASE and AXIM_ADDR_MASK are used for specifying access permissions on an address range.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50090</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000000a800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_32_63</td>
        <td class="fldnorm" colspan="26">BASE_ADDRESS_OR_ADDRESS_LO_6_31</td>
        <td class="fldnorm" colspan="1">LLC</td>
        <td class="fldnorm" colspan="1">DI</td>
        <td class="fldnorm" colspan="1">R_Wn</td>
        <td class="fldnorm" colspan="1">I</td>
        <td class="fldnorm" colspan="1">NS</td>
        <td class="fldnorm" colspan="1">P</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_32_63</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BASE_ADDRESS_OR_ADDRESS_LO_6_31</span><br/>
          <span class="sdescdet">Base address or address_lo if any_size is enabled</span><br/>
          <span class="ldescdet">Base address or address_lo if any_size is enabled</span></p>
          <p><b>Reset: </b>hex:0x02a0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LLC</span><br/>
          <span class="sdescdet">LLC disable</span><br/>
          <span class="ldescdet">LLC disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DI</span><br/>
          <span class="sdescdet">1b1: Address range disabled</span><br/>
          <span class="ldescdet">1b1: Address range disabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">R_Wn</span><br/>
          <span class="sdescdet">1b1: Read enabled to range1b0: Write enabled to range</span><br/>
          <span class="ldescdet">1b1: Read enabled to range1b0: Write enabled to range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I</span><br/>
          <span class="sdescdet">1b1: Instruction</span><br/>
          <span class="ldescdet">1b1: Instruction</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NS</span><br/>
          <span class="sdescdet">1b1: Non-secure</span><br/>
          <span class="ldescdet">1b1: Non-secure</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">P</span><br/>
          <span class="sdescdet">1b1: Privileged</span><br/>
          <span class="ldescdet">1b1: Privileged</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_212B3621EDCF0261" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_addr_mask_mem_vex_sfc_s_vex_dbg_2_map_vex_dgb_2_0_value</span><br/>
      <span class="sdescdet">Address mask registers</span><br/>
      <span class="ldescdet">See AXIM_ADDR_BASE.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d50098</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000ffc00002</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_32_63</td>
        <td class="fldnorm" colspan="26">MASK_OR_ADDRESS_HI_6_31</td>
        <td class="fldnorm" colspan="1">KO</td>
        <td class="fldnorm" colspan="1">TM</td>
        <td class="fldnorm" colspan="1">VAL</td>
        <td class="fldnorm" colspan="1">I</td>
        <td class="fldnorm" colspan="1">NS</td>
        <td class="fldnorm" colspan="1">P</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_32_63</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MASK_OR_ADDRESS_HI_6_31</span><br/>
          <span class="sdescdet">Mask or address_hi if any_size is enabled</span><br/>
          <span class="ldescdet">Mask or address_hi if any_size is enabled</span></p>
          <p><b>Reset: </b>hex:0x3ff0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KO</span><br/>
          <span class="sdescdet">Keep out/reject read and/or write accesses</span><br/>
          <span class="ldescdet">Keep out/reject read and/or write accesses</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TM</span><br/>
          <span class="sdescdet">1b1: Enable trusted manager-initiator behavior for secure transactions</span><br/>
          <span class="ldescdet">1b1: Enable trusted manager-initiator behavior for secure transactions</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VAL</span><br/>
          <span class="sdescdet">1b1: R_Wn field is valid</span><br/>
          <span class="ldescdet">1b1: R_Wn field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I</span><br/>
          <span class="sdescdet">1b1: Instruction field is valid</span><br/>
          <span class="ldescdet">1b1: Instruction field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NS</span><br/>
          <span class="sdescdet">1b1: Non-secure field is valid</span><br/>
          <span class="ldescdet">1b1: Non-secure field is valid</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">P</span><br/>
          <span class="sdescdet">1b1: Privileged field is valid</span><br/>
          <span class="ldescdet">1b1: Privileged field is valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0AA9C2CB565DE97" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_slave_addr_relocation_mem_vex_sfc_s_vex_dbg_2_map_vex_dgb_2_0_value</span><br/>
      <span class="sdescdet">Slave address relocation register</span><br/>
      <span class="ldescdet">See AXIM_ADDR_BASE.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d500a0</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD</td>
        <td class="fldnorm" colspan="26">DEST_RELOC</td>
        <td class="fldnorm" colspan="6">UNSD_5_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">NA</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD</span><br/>
          <span class="sdescdet">Unused</span><br/>
          <span class="ldescdet">Unused</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEST_RELOC</span><br/>
          <span class="sdescdet">Destination Reloc</span><br/>
          <span class="ldescdet">Destination Reloc</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_5_0</span><br/>
          <span class="sdescdet">Unused</span><br/>
          <span class="ldescdet">Unused</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A62940AFB8187608" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003c00</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_response_timeout_control_value</span><br/>
      <span class="sdescdet">Timeout configuration register</span><br/>
      <span class="ldescdet">This register is used to configure response timeouts.<br/>AXIM_RESPONSE_TIMEOUT_CONTROL[8] En needs to be set for timeout tracking to be enabled. When this bit is 1 b0, no timestamps are recorded to generate timeout interrupts. A 64-bit free running counter is used to time the response interval. <br/>AXIM_RESPONSE_TIMEOUT_CONTROL[5:0] TI specifies the lower bit index into this counter, from where 2-bits are picked up and recorded as the arrival time stamp of every incoming AR and AW command. If response for a command does not return before the current time stamp rolls to arrival time stamp minus 1, the response is assumed to have timedout and an interrupt is raised along with the dest ID to which the timed out request was sent.<br/>When changing the TI field, first write to the register with the En field cleared, then write a second time with the TI field to its new value, then a 3rd write to restore the En field to Enabled.  During this update while the En field is cleared, existing timers will cancelled, and new timer starts will be inhibited.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53c00</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000000000001f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="55">UNSD_63_9</td>
        <td class="fldnorm" colspan="1">EN</td>
        <td class="fldnorm" colspan="2">UNSD_7_6</td>
        <td class="fldnorm" colspan="6">TI</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="55">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:09]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_9</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EN</span><br/>
          <span class="sdescdet">1b1: Enabled timeout tracking, a 64-bit free running counter is used to time the response interval.1b0: No timestamps are recorded to generate timeout interrupts</span><br/>
          <span class="ldescdet">1b1: Enabled timeout tracking, a 64-bit free running counter is used to time the response interval.1b0: No timestamps are recorded to generate timeout interrupts</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_7_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TI</span><br/>
          <span class="sdescdet">Timer index, index of a 64-bit counter from where timestamp is picked. The register value has to be d62 or smaller. </span><br/>
          <span class="ldescdet">Timer index, index of a 64-bit counter from where timestamp is picked. The register value has to be d62 or smaller. </span></p>
          <p><b>Reset: </b>hex:0x1f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1202EFA01C8876DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003c08</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_check_outstanding_req_to_destid_value</span><br/>
      <span class="sdescdet">Check outstanding to specified destination</span><br/>
      <span class="ldescdet">This register is used to check if there are any outstanding read/write commands to a destination specified by field destid.  NocStudio provides a table of destids corresponding to the destination ports accessible from a manager-initiator bridge. Outstanding status is reflected in AXIM_EVENT_STATUS.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53c08</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="48">UNSD_63_16</td>
        <td class="fldnorm" colspan="16">DESTID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="48">NA</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:16]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_16</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DESTID</span><br/>
          <span class="sdescdet">A destination ID associated with the current initiator for command outstanding status</span><br/>
          <span class="ldescdet">A destination ID associated with the current initiator for command outstanding status</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E0B583D81360DA26" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003c10</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_clk_gating_hysteresis_count_value</span><br/>
      <span class="sdescdet">Clock gating hysteresis counter register</span><br/>
      <span class="ldescdet">Programmable interval used by coarse clock gating logic in the bridge.This interval is used to generate heart beat pulses using noc_clk on that bridge. These heart beat pulses are broadcast to each local clock gating domain within the bridge where they are synchronized to the CG domain s clock. Four consecutive heart beat pulses in the CG domain is used as the inactivity/idle interval to initiate coarse clock gating of the CG domain.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53c10</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000064</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="56">UNSD_63_8</td>
        <td class="fldnorm" colspan="8">HYSTERESIS_COUNTER</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="56">NA</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:08]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_8</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HYSTERESIS_COUNTER</span><br/>
          <span class="sdescdet">Hysteresis counter</span><br/>
          <span class="ldescdet">Hysteresis counter</span></p>
          <p><b>Reset: </b>hex:0x64;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80672932EE485DB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003c18</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_clk_gating_override_value</span><br/>
      <span class="sdescdet">Clock gating override</span><br/>
      <span class="ldescdet">Clock gating override, when set to 1 b1 will cause the clock gating logic to be disabled. 1 b0 will allow activity based clock gating to be performed on the bridge.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53c18</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="63">UNSD_63_1</td>
        <td class="fldnorm" colspan="1">FPO</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="63">NA</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:01]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_1</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FPO</span><br/>
          <span class="sdescdet">1b1: Clock gating override is enabled clock gating logic is disabled.1b0: Clock gating override is disabled clock gating logic is enabled.</span><br/>
          <span class="ldescdet">1b1: Clock gating override is enabled clock gating logic is disabled.1b0: Clock gating override is disabled clock gating logic is enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E0CC9E20754828D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003c20</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_autowake_power_domain_value</span><br/>
      <span class="sdescdet">Configurations for autowake</span><br/>
      <span class="ldescdet">Configures the bridge s support for autowake of power domains.<br/>When set, the bridge halts a request and issues wakeup requests for power domains that need to powered up to complete the transaction. The power domains should support auto wake. When reset, the bridge issues DECERR for any transaction which has dependent power domains in sleep state.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53c20</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="63">UNSD_63_1</td>
        <td class="fldnorm" colspan="1">AW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="63">NA</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:01]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_1</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AW</span><br/>
          <span class="sdescdet">1b1: Autowake enabled1b0: Autowake disabled</span><br/>
          <span class="ldescdet">1b1: Autowake enabled1b0: Autowake disabled</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_30B12ECC8AA4BFC2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003c40</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_qos_weight_0_value</span><br/>
      <span class="sdescdet">QoS profile data</span><br/>
      <span class="ldescdet">This register describes the weight value of each QoS supported at the AXI manager-initiator bridge. Each byte of this register must be greater than or equal to 1. Each transmitting bridge channels supports up to 16 QoS profiles. Each QoS is composed of priority and weight, however only the weight is programmable, therefore is part of the registers.QoS data is composed of two registers, axim_qos_weight_0 and axim_qos_weight_1, each of which contains the weight of eight profiles. Depending upon how many QoS profiles are enabled, the appropriate bits in the following registers are available.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53c40</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">WT_QOS_7</td>
        <td class="fldnorm" colspan="8">WT_QOS_6</td>
        <td class="fldnorm" colspan="8">WT_QOS_5</td>
        <td class="fldnorm" colspan="8">WT_QOS_4</td>
        <td class="fldnorm" colspan="8">WT_QOS_3</td>
        <td class="fldnorm" colspan="8">WT_QOS_2</td>
        <td class="fldnorm" colspan="8">WT_QOS_1</td>
        <td class="fldnorm" colspan="8">WT_QOS_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:56]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_7</span><br/>
          <span class="sdescdet">OQS weight 7</span><br/>
          <span class="ldescdet">OQS weight 7</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[55:48]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_6</span><br/>
          <span class="sdescdet">OQS weight 6</span><br/>
          <span class="ldescdet">OQS weight 6</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[47:40]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_5</span><br/>
          <span class="sdescdet">OQS weight 5</span><br/>
          <span class="ldescdet">OQS weight 5</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[39:32]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_4</span><br/>
          <span class="sdescdet">OQS weight 4</span><br/>
          <span class="ldescdet">OQS weight 4</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_3</span><br/>
          <span class="sdescdet">OQS weight 3</span><br/>
          <span class="ldescdet">OQS weight 3</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_2</span><br/>
          <span class="sdescdet">OQS weight 2</span><br/>
          <span class="ldescdet">OQS weight 2</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_1</span><br/>
          <span class="sdescdet">OQS weight 1</span><br/>
          <span class="ldescdet">OQS weight 1</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_0</span><br/>
          <span class="sdescdet">OQS weight 0</span><br/>
          <span class="ldescdet">OQS weight 0</span></p>
          <p><b>Reset: </b>hex:0x03;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6EC4A6BACEA52286" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003d00</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_status_value</span><br/>
      <span class="sdescdet">Status flag register</span><br/>
      <span class="ldescdet">When reordering is disabled on the bridge, hazard stall occurs if the initiator tries to access a new target device while response from a different target is outstanding on the same AID.<br/> This is because the responses can arrive out of order and the bridge is not equipped to correct the order. Without re-order buffers, hazard stalls also occur if a new large command needs to be split while there are older commands outstanding, or a large command just finished sending all its split segments but all responses have not returned yet. <br/>When reordering is enabled, stall due to hazard occurs if a new command arrives, whose NoC QoS is different from the NoC QoS of commands outstanding on that AID.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53d00</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000000000000c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="56">UNSD_63_8</td>
        <td class="fldnorm" colspan="1">AWO</td>
        <td class="fldnorm" colspan="1">ARO</td>
        <td class="fldnorm" colspan="1">AWS</td>
        <td class="fldnorm" colspan="1">ARS</td>
        <td class="fldnorm" colspan="1">WOE</td>
        <td class="fldnorm" colspan="1">ROE</td>
        <td class="fldnorm" colspan="1">WOF</td>
        <td class="fldnorm" colspan="1">ROF</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="56">NA</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:08]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_8</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AWO</span><br/>
          <span class="sdescdet">1b1: Deprecated</span><br/>
          <span class="ldescdet">1b1: Deprecated</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARO</span><br/>
          <span class="sdescdet">1b1: Deprecated</span><br/>
          <span class="ldescdet">1b1: Deprecated</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AWS</span><br/>
          <span class="sdescdet">1b1: AW channel is stalled on hazard</span><br/>
          <span class="ldescdet">1b1: AW channel is stalled on hazard</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARS</span><br/>
          <span class="sdescdet">1b1: AR channel is stalled on hazard</span><br/>
          <span class="ldescdet">1b1: AR channel is stalled on hazard</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WOE</span><br/>
          <span class="sdescdet">1b1: There are no write commands outstanding from the attached initiator</span><br/>
          <span class="ldescdet">1b1: There are no write commands outstanding from the attached initiator</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ROE</span><br/>
          <span class="sdescdet">1b1: There are no read commands outstanding from the attached initiator</span><br/>
          <span class="ldescdet">1b1: There are no read commands outstanding from the attached initiator</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WOF</span><br/>
          <span class="sdescdet">1b1: Maximum supported number of write commands are outstanding waiting for response and no more requests can be accepted1b0: Manager-initiator bridge can accept more write requests</span><br/>
          <span class="ldescdet">1b1: Maximum supported number of write commands are outstanding waiting for response and no more requests can be accepted1b0: Manager-initiator bridge can accept more write requests</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ROF</span><br/>
          <span class="sdescdet">1b1: Maximum supported number of read commands are outstanding waiting for response and no more requests can be accepted1b0: Manager-initiator bridge can accept more read requests</span><br/>
          <span class="ldescdet">1b1: Maximum supported number of read commands are outstanding waiting for response and no more requests can be accepted1b0: Manager-initiator bridge can accept more read requests</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7DB5A8408E1657E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003d08</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_bridge_id_value</span><br/>
      <span class="sdescdet">Bridge ID register</span><br/>
      <span class="ldescdet">Unique identifier assigned to the manager-initiator bridge.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53d08</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000005</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="48">UNSD_63_16</td>
        <td class="fldnorm" colspan="16">ID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="48">NA</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:16]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_16</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ID</span><br/>
          <span class="sdescdet">Unique bridge ID</span><br/>
          <span class="ldescdet">Unique bridge ID</span></p>
          <p><b>Reset: </b>hex:0x0005;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B8998FE8916CA9B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003e00</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_error_interrupt_status_strg_value</span><br/>
      <span class="sdescdet">Status and error register</span><br/>
      <span class="ldescdet">These error status bits record the first error event and have to be cleared by writing a 1 b0 before new errors are recorded. For flop structure parity error interrupts, the AXIM_LOG_FLOPPARITY_ERROR register should be cleared by writing it to zero before the flop structure parity interrupt bit is cleared in this register.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53e00</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="18">UNSD_63_46</td>
        <td class="fldnorm" colspan="1">E45</td>
        <td class="fldnorm" colspan="1">E44</td>
        <td class="fldnorm" colspan="1">E43</td>
        <td class="fldnorm" colspan="1">E42</td>
        <td class="fldnorm" colspan="1">E41</td>
        <td class="fldnorm" colspan="1">E40</td>
        <td class="fldnorm" colspan="4">UNSD_39_36</td>
        <td class="fldnorm" colspan="1">E35</td>
        <td class="fldnorm" colspan="1">E34</td>
        <td class="fldnorm" colspan="1">E33</td>
        <td class="fldnorm" colspan="1">E32</td>
        <td class="fldnorm" colspan="4">UNSD_31_28</td>
        <td class="fldnorm" colspan="1">E27</td>
        <td class="fldnorm" colspan="1">E26</td>
        <td class="fldnorm" colspan="1">E25</td>
        <td class="fldnorm" colspan="1">E24</td>
        <td class="fldnorm" colspan="1">E23</td>
        <td class="fldnorm" colspan="1">E22</td>
        <td class="fldnorm" colspan="1">E21</td>
        <td class="fldnorm" colspan="1">E20</td>
        <td class="fldnorm" colspan="1">E19</td>
        <td class="fldnorm" colspan="1">E18</td>
        <td class="fldnorm" colspan="1">E17</td>
        <td class="fldnorm" colspan="1">E16</td>
        <td class="fldnorm" colspan="5">UNSD_15_11</td>
        <td class="fldnorm" colspan="1">E10</td>
        <td class="fldnorm" colspan="1">E9</td>
        <td class="fldnorm" colspan="1">E8</td>
        <td class="fldnorm" colspan="1">E7</td>
        <td class="fldnorm" colspan="1">E6</td>
        <td class="fldnorm" colspan="1">E5</td>
        <td class="fldnorm" colspan="1">E4</td>
        <td class="fldnorm" colspan="1">E3</td>
        <td class="fldnorm" colspan="1">E2</td>
        <td class="fldnorm" colspan="1">E1</td>
        <td class="fldnorm" colspan="1">E0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="18">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:46]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_46</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[45:45]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E45</span><br/>
          <span class="sdescdet">1b1: [FATAL] AW or W or B channels parity error</span><br/>
          <span class="ldescdet">1b1: [FATAL] AW or W or B channels parity error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[44:44]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E44</span><br/>
          <span class="sdescdet">1b1: [FATAL] AR or R channels parity error</span><br/>
          <span class="ldescdet">1b1: [FATAL] AR or R channels parity error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[43:43]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E43</span><br/>
          <span class="sdescdet">1b1: [FATAL] AC or CR or CD channels parity error</span><br/>
          <span class="ldescdet">1b1: [FATAL] AC or CR or CD channels parity error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[42:42]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E42</span><br/>
          <span class="sdescdet">1b1: [FATAL] ACK channel parity error</span><br/>
          <span class="ldescdet">1b1: [FATAL] ACK channel parity error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[41:41]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E41</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[40:40]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E40</span><br/>
          <span class="sdescdet">1b1: [FATAL] Indicates that portcheck detected error SIB mode only</span><br/>
          <span class="ldescdet">1b1: [FATAL] Indicates that portcheck detected error SIB mode only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[39:36]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_39_36</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[35:35]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E35</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in configuration/status registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in configuration/status registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[34:34]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E34</span><br/>
          <span class="sdescdet">1b1: [FATAL] Traffic sent to a noc layer which is power gate</span><br/>
          <span class="ldescdet">1b1: [FATAL] Traffic sent to a noc layer which is power gate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[33:33]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E33</span><br/>
          <span class="sdescdet">1b1: Capture counter1 overflow</span><br/>
          <span class="ldescdet">1b1: Capture counter1 overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E32</span><br/>
          <span class="sdescdet">1b1: Capture counter0 overflow</span><br/>
          <span class="ldescdet">1b1: Capture counter0 overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:28]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_28</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E27</span><br/>
          <span class="sdescdet">1b1: CR channel snoop response error </span><br/>
          <span class="ldescdet">1b1: CR channel snoop response error </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E26</span><br/>
          <span class="sdescdet">1b1: [FATAL] Security check failure for write address range or rejected by keepout range</span><br/>
          <span class="ldescdet">1b1: [FATAL] Security check failure for write address range or rejected by keepout range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E25</span><br/>
          <span class="sdescdet">1b1: [FATAL] No route found for write address range</span><br/>
          <span class="ldescdet">1b1: [FATAL] No route found for write address range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E24</span><br/>
          <span class="sdescdet">1b1: [FATAL] Unexpected narrow write detected</span><br/>
          <span class="ldescdet">1b1: [FATAL] Unexpected narrow write detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E23</span><br/>
          <span class="sdescdet">1b1: [FATAL] Write WRAP not equal to supported cacheline size</span><br/>
          <span class="ldescdet">1b1: [FATAL] Write WRAP not equal to supported cacheline size</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E22</span><br/>
          <span class="sdescdet">1b1: Write respone timeout</span><br/>
          <span class="ldescdet">1b1: Write respone timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E21</span><br/>
          <span class="sdescdet">1b1: [FATAL] Write address multi-hit</span><br/>
          <span class="ldescdet">1b1: [FATAL] Write address multi-hit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E20</span><br/>
          <span class="sdescdet">1b1: [FATAL] Write exclusive split</span><br/>
          <span class="ldescdet">1b1: [FATAL] Write exclusive split</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E19</span><br/>
          <span class="sdescdet">1b1: Non modifiable WRAP</span><br/>
          <span class="ldescdet">1b1: Non modifiable WRAP</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E18</span><br/>
          <span class="sdescdet">1b1: Write target error</span><br/>
          <span class="ldescdet">1b1: Write target error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E17</span><br/>
          <span class="sdescdet">1b1: Write address decode error from target</span><br/>
          <span class="ldescdet">1b1: Write address decode error from target</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E16</span><br/>
          <span class="sdescdet">1b1: Local write address decode error</span><br/>
          <span class="ldescdet">1b1: Local write address decode error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:11]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_11</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E10</span><br/>
          <span class="sdescdet">1b1: [FATAL] Security check failure for read address range or rejected by keepout range</span><br/>
          <span class="ldescdet">1b1: [FATAL] Security check failure for read address range or rejected by keepout range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E9</span><br/>
          <span class="sdescdet">1b1: [FATAL] No route found for read address range</span><br/>
          <span class="ldescdet">1b1: [FATAL] No route found for read address range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E8</span><br/>
          <span class="sdescdet">1b1: [FATAL] Unexpected narrow read detected</span><br/>
          <span class="ldescdet">1b1: [FATAL] Unexpected narrow read detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E7</span><br/>
          <span class="sdescdet">1b1: [FATAL] Read WRAP not equal to supported cacheline size: A WRAP command of unupported cache line size was detected</span><br/>
          <span class="ldescdet">1b1: [FATAL] Read WRAP not equal to supported cacheline size: A WRAP command of unupported cache line size was detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E6</span><br/>
          <span class="sdescdet">1b1: Read response timeout: Read response timeout occurred. With timeout enabled, a response wasnt received within the expected interval</span><br/>
          <span class="ldescdet">1b1: Read response timeout: Read response timeout occurred. With timeout enabled, a response wasnt received within the expected interval</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E5</span><br/>
          <span class="sdescdet">1b1: [FATAL] Read address multi-hit: An AR command matched against multiple entries in the address table</span><br/>
          <span class="ldescdet">1b1: [FATAL] Read address multi-hit: An AR command matched against multiple entries in the address table</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E4</span><br/>
          <span class="sdescdet">1b1: [FATAL] Read exclusive split: An AR command of FIXED burst type was detected</span><br/>
          <span class="ldescdet">1b1: [FATAL] Read exclusive split: An AR command of FIXED burst type was detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E3</span><br/>
          <span class="sdescdet">1b1: Non modifiable WRAP: A WRAP command marked as non-modifiable ARCACHE[0]=0 was detected</span><br/>
          <span class="ldescdet">1b1: Non modifiable WRAP: A WRAP command marked as non-modifiable ARCACHE[0]=0 was detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E2</span><br/>
          <span class="sdescdet">1b1: Read target error: A target error response was received from a target device</span><br/>
          <span class="ldescdet">1b1: Read target error: A target error response was received from a target device</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E1</span><br/>
          <span class="sdescdet">1b1: Read address decode error from target: A decode error response was received from a target device</span><br/>
          <span class="ldescdet">1b1: Read address decode error from target: A decode error response was received from a target device</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E0</span><br/>
          <span class="sdescdet">1b1: Local read address decode error: ARADDR did not find a match in the address table and a decode error was issued</span><br/>
          <span class="ldescdet">1b1: Local read address decode error: ARADDR did not find a match in the address table and a decode error was issued</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_89BD625A84CDAEF7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003e08</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_error_interrupt_status_value</span><br/>
      <span class="sdescdet">Status and error write zero to clear register</span><br/>
      <span class="ldescdet"> Status and error write zero to clear register. Writing 0 to a bit in these registers clear the error event in the corresponding bit position of the. No storage. Reads back Access Status register contents.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53e08</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="18">UNSD_63_46</td>
        <td class="fldnorm" colspan="1">E45</td>
        <td class="fldnorm" colspan="1">E44</td>
        <td class="fldnorm" colspan="1">E43</td>
        <td class="fldnorm" colspan="1">E42</td>
        <td class="fldnorm" colspan="1">E41</td>
        <td class="fldnorm" colspan="1">E40</td>
        <td class="fldnorm" colspan="4">UNSD_39_36</td>
        <td class="fldnorm" colspan="1">E35</td>
        <td class="fldnorm" colspan="1">E34</td>
        <td class="fldnorm" colspan="1">E33</td>
        <td class="fldnorm" colspan="1">E32</td>
        <td class="fldnorm" colspan="4">UNSD_31_28</td>
        <td class="fldnorm" colspan="1">E27</td>
        <td class="fldnorm" colspan="1">E26</td>
        <td class="fldnorm" colspan="1">E25</td>
        <td class="fldnorm" colspan="1">E24</td>
        <td class="fldnorm" colspan="1">E23</td>
        <td class="fldnorm" colspan="1">E22</td>
        <td class="fldnorm" colspan="1">E21</td>
        <td class="fldnorm" colspan="1">E20</td>
        <td class="fldnorm" colspan="1">E19</td>
        <td class="fldnorm" colspan="1">E18</td>
        <td class="fldnorm" colspan="1">E17</td>
        <td class="fldnorm" colspan="1">E16</td>
        <td class="fldnorm" colspan="5">UNSD_15_11</td>
        <td class="fldnorm" colspan="1">E10</td>
        <td class="fldnorm" colspan="1">E9</td>
        <td class="fldnorm" colspan="1">E8</td>
        <td class="fldnorm" colspan="1">E7</td>
        <td class="fldnorm" colspan="1">E6</td>
        <td class="fldnorm" colspan="1">E5</td>
        <td class="fldnorm" colspan="1">E4</td>
        <td class="fldnorm" colspan="1">E3</td>
        <td class="fldnorm" colspan="1">E2</td>
        <td class="fldnorm" colspan="1">E1</td>
        <td class="fldnorm" colspan="1">E0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="18">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="4">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="4">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="5">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:46]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_46</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[45:45]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E45</span><br/>
          <span class="sdescdet">1b1: [FATAL] AW or W or B channels parity error</span><br/>
          <span class="ldescdet">1b1: [FATAL] AW or W or B channels parity error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[44:44]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E44</span><br/>
          <span class="sdescdet">1b1: [FATAL] AR or R channels parity error</span><br/>
          <span class="ldescdet">1b1: [FATAL] AR or R channels parity error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[43:43]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E43</span><br/>
          <span class="sdescdet">1b1: [FATAL] AC or CR or CD channels parity error</span><br/>
          <span class="ldescdet">1b1: [FATAL] AC or CR or CD channels parity error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[42:42]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E42</span><br/>
          <span class="sdescdet">1b1: [FATAL] ACK channel parity error</span><br/>
          <span class="ldescdet">1b1: [FATAL] ACK channel parity error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[41:41]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E41</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[40:40]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E40</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Indicates that portcheck detected error SIB mode only</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Indicates that portcheck detected error SIB mode only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[39:36]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_39_36</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[35:35]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E35</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Parity error in configuration/status registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Parity error in configuration/status registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[34:34]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E34</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Traffic sent to a noc layer which is power gate</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Traffic sent to a noc layer which is power gate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[33:33]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E33</span><br/>
          <span class="sdescdet">1b1: Clear the Capture counter1 overflow</span><br/>
          <span class="ldescdet">1b1: Clear the Capture counter1 overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E32</span><br/>
          <span class="sdescdet">1b1: Clear the Capture counter0 overflow</span><br/>
          <span class="ldescdet">1b1: Clear the Capture counter0 overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:28]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_28</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E27</span><br/>
          <span class="sdescdet">1b1: Clear the CR ch snoop response error</span><br/>
          <span class="ldescdet">1b1: Clear the CR ch snoop response error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E26</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Security check failure for write address range or rejected by keepout range</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Security check failure for write address range or rejected by keepout range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E25</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the No route found for write address range</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the No route found for write address range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E24</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Unexpected narrow write detected</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Unexpected narrow write detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E23</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Write WRAP not equal to supported cacheline size</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Write WRAP not equal to supported cacheline size</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E22</span><br/>
          <span class="sdescdet">1b1: Clear the Write respone timeout</span><br/>
          <span class="ldescdet">1b1: Clear the Write respone timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E21</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Write address multi-hit</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Write address multi-hit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E20</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Write exclusive split</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Write exclusive split</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E19</span><br/>
          <span class="sdescdet">1b1: Clear the Non modifiable WRAP</span><br/>
          <span class="ldescdet">1b1: Clear the Non modifiable WRAP</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E18</span><br/>
          <span class="sdescdet">1b1: Clear the Write target error</span><br/>
          <span class="ldescdet">1b1: Clear the Write target error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E17</span><br/>
          <span class="sdescdet">1b1: Clear the Write address decode error from target</span><br/>
          <span class="ldescdet">1b1: Clear the Write address decode error from target</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E16</span><br/>
          <span class="sdescdet">1b1: Clear the Local write address decode error</span><br/>
          <span class="ldescdet">1b1: Clear the Local write address decode error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:11]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_11</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E10</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Security check failure for read address range or rejected by keepout range</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Security check failure for read address range or rejected by keepout range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E9</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the No route found for read address range</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the No route found for read address range</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E8</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Unexpected narrow read detected</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Unexpected narrow read detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E7</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Read WRAP not equal to supported cacheline size: A WRAP command of unupported cache line size was detected</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Read WRAP not equal to supported cacheline size: A WRAP command of unupported cache line size was detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E6</span><br/>
          <span class="sdescdet">1b1: Clear the Read response timeout: Read response timeout occurred. With timeout enabled, a response wasnt received within the expected interval</span><br/>
          <span class="ldescdet">1b1: Clear the Read response timeout: Read response timeout occurred. With timeout enabled, a response wasnt received within the expected interval</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E5</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Read address multi-hit: An AR command matched against multiple entries in the address table</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Read address multi-hit: An AR command matched against multiple entries in the address table</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E4</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Read exclusive split: An AR command of FIXED burst type was detected</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Read exclusive split: An AR command of FIXED burst type was detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E3</span><br/>
          <span class="sdescdet">1b1: Clear the Non modifiable WRAP: A WRAP command marked as non-modifiable ARCACHE[0]=0 was detected</span><br/>
          <span class="ldescdet">1b1: Clear the Non modifiable WRAP: A WRAP command marked as non-modifiable ARCACHE[0]=0 was detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E2</span><br/>
          <span class="sdescdet">1b1: Clear the Read target error: A target error response was received from a target device</span><br/>
          <span class="ldescdet">1b1: Clear the Read target error: A target error response was received from a target device</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E1</span><br/>
          <span class="sdescdet">1b1: Clear the Read address decode error from target: A decode error response was received from a target device</span><br/>
          <span class="ldescdet">1b1: Clear the Read address decode error from target: A decode error response was received from a target device</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E0</span><br/>
          <span class="sdescdet">1b1: Clear the Local read address decode error: ARADDR did not find a match in the address table and a decode error was issued</span><br/>
          <span class="ldescdet">1b1: Clear the Local read address decode error: ARADDR did not find a match in the address table and a decode error was issued</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C35C3955A199D4A3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003e20</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_error_interrupt_inject_value</span><br/>
      <span class="sdescdet">Status and error register</span><br/>
      <span class="ldescdet">Interrupt inject register.  Individual bit position matches the error bit positions in AXIM_ERROR_INTERRUPT_STATUS. When an INTI bit is set, occurrence of the corresponding error event will cause an interrupt to be raised. Bits in these register bits are self clearing<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53e20</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="18">UNSD_63_46</td>
        <td class="fldnorm" colspan="1">I45</td>
        <td class="fldnorm" colspan="1">I44</td>
        <td class="fldnorm" colspan="1">I43</td>
        <td class="fldnorm" colspan="1">I42</td>
        <td class="fldnorm" colspan="1">I41</td>
        <td class="fldnorm" colspan="1">I40</td>
        <td class="fldnorm" colspan="4">UNSD_39_36</td>
        <td class="fldnorm" colspan="1">I35</td>
        <td class="fldnorm" colspan="1">I34</td>
        <td class="fldnorm" colspan="1">I33</td>
        <td class="fldnorm" colspan="1">I32</td>
        <td class="fldnorm" colspan="5">UNSD_31_27</td>
        <td class="fldnorm" colspan="1">I26</td>
        <td class="fldnorm" colspan="1">I25</td>
        <td class="fldnorm" colspan="1">I24</td>
        <td class="fldnorm" colspan="1">I23</td>
        <td class="fldnorm" colspan="1">I22</td>
        <td class="fldnorm" colspan="1">I21</td>
        <td class="fldnorm" colspan="1">I20</td>
        <td class="fldnorm" colspan="1">I19</td>
        <td class="fldnorm" colspan="1">I18</td>
        <td class="fldnorm" colspan="1">I17</td>
        <td class="fldnorm" colspan="1">I16</td>
        <td class="fldnorm" colspan="5">UNSD_15_11</td>
        <td class="fldnorm" colspan="1">I10</td>
        <td class="fldnorm" colspan="1">I9</td>
        <td class="fldnorm" colspan="1">I8</td>
        <td class="fldnorm" colspan="1">I7</td>
        <td class="fldnorm" colspan="1">I6</td>
        <td class="fldnorm" colspan="1">I5</td>
        <td class="fldnorm" colspan="1">I4</td>
        <td class="fldnorm" colspan="1">I3</td>
        <td class="fldnorm" colspan="1">I2</td>
        <td class="fldnorm" colspan="1">I1</td>
        <td class="fldnorm" colspan="1">I0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="18">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="4">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="5">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="5">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:46]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_46</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[45:45]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I45</span><br/>
          <span class="sdescdet">1b1: [FATAL] AW or W or B channels parity error inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] AW or W or B channels parity error inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[44:44]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I44</span><br/>
          <span class="sdescdet">1b1: [FATAL] AR or R channels parity error inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] AR or R channels parity error inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[43:43]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I43</span><br/>
          <span class="sdescdet">1b1: [FATAL] AC or CR or CD channels parity error inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] AC or CR or CD channels parity error inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[42:42]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I42</span><br/>
          <span class="sdescdet">1b1: [FATAL] ACK channel parity error inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] ACK channel parity error inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[41:41]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I41</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[40:40]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I40</span><br/>
          <span class="sdescdet">1b1: [FATAL] Indicates that portcheck detected error SIB mode only inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Indicates that portcheck detected error SIB mode only inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[39:36]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_39_36</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[35:35]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I35</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in configuration/status registers inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in configuration/status registers inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[34:34]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I34</span><br/>
          <span class="sdescdet">1b1: [FATAL] Traffic sent to a noc layer which is power gate inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Traffic sent to a noc layer which is power gate inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[33:33]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I33</span><br/>
          <span class="sdescdet">1b1: Capture counter1 overflow inject</span><br/>
          <span class="ldescdet">1b1: Capture counter1 overflow inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I32</span><br/>
          <span class="sdescdet">1b1: Capture counter0 overflow inject</span><br/>
          <span class="ldescdet">1b1: Capture counter0 overflow inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:27]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_27</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I26</span><br/>
          <span class="sdescdet">1b1: [FATAL] Security check failure for write address range or rejected by keepout range inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Security check failure for write address range or rejected by keepout range inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I25</span><br/>
          <span class="sdescdet">1b1: [FATAL] No route found for write address range inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] No route found for write address range inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I24</span><br/>
          <span class="sdescdet">1b1: [FATAL] Unexpected narrow write detected inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Unexpected narrow write detected inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I23</span><br/>
          <span class="sdescdet">1b1: [FATAL] Write WRAP not equal to supported cacheline size inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Write WRAP not equal to supported cacheline size inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I22</span><br/>
          <span class="sdescdet">1b1: Write respone timeout inject</span><br/>
          <span class="ldescdet">1b1: Write respone timeout inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I21</span><br/>
          <span class="sdescdet">1b1: [FATAL] Write address multi-hit inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Write address multi-hit inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I20</span><br/>
          <span class="sdescdet">1b1: [FATAL] Write exclusive split inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Write exclusive split inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I19</span><br/>
          <span class="sdescdet">1b1: Non modifiable WRAP inject</span><br/>
          <span class="ldescdet">1b1: Non modifiable WRAP inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I18</span><br/>
          <span class="sdescdet">1b1: Write target error inject</span><br/>
          <span class="ldescdet">1b1: Write target error inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I17</span><br/>
          <span class="sdescdet">1b1: Write address decode error from target inject</span><br/>
          <span class="ldescdet">1b1: Write address decode error from target inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I16</span><br/>
          <span class="sdescdet">1b1: Local write address decode error inject</span><br/>
          <span class="ldescdet">1b1: Local write address decode error inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:11]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_11</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I10</span><br/>
          <span class="sdescdet">1b1: [FATAL] Security check failure for read address range or rejected by keepout range inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Security check failure for read address range or rejected by keepout range inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I9</span><br/>
          <span class="sdescdet">1b1: [FATAL] No route found for read address range inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] No route found for read address range inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I8</span><br/>
          <span class="sdescdet">1b1: [FATAL] Unexpected narrow read detected inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Unexpected narrow read detected inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I7</span><br/>
          <span class="sdescdet">1b1: [FATAL] Read WRAP not equal to supported cacheline size: A WRAP command of unupported cache line size was detected inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Read WRAP not equal to supported cacheline size: A WRAP command of unupported cache line size was detected inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I6</span><br/>
          <span class="sdescdet">1b1: Read response timeout: Read response timeout occurred. With timeout enabled, a response wasnt received within the expected interval inject</span><br/>
          <span class="ldescdet">1b1: Read response timeout: Read response timeout occurred. With timeout enabled, a response wasnt received within the expected interval inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I5</span><br/>
          <span class="sdescdet">1b1: [FATAL] Read address multi-hit: An AR command matched against multiple entries in the address table inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Read address multi-hit: An AR command matched against multiple entries in the address table inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I4</span><br/>
          <span class="sdescdet">1b1: [FATAL] Read exclusive split: An AR command of FIXED burst type was detected inject</span><br/>
          <span class="ldescdet">1b1: [FATAL] Read exclusive split: An AR command of FIXED burst type was detected inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I3</span><br/>
          <span class="sdescdet">1b1: Non modifiable WRAP: A WRAP command marked as non-modifiable ARCACHE[0]=0 was detected inject</span><br/>
          <span class="ldescdet">1b1: Non modifiable WRAP: A WRAP command marked as non-modifiable ARCACHE[0]=0 was detected inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I2</span><br/>
          <span class="sdescdet">1b1: Read target error: A target error response was received from a target device inject</span><br/>
          <span class="ldescdet">1b1: Read target error: A target error response was received from a target device inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I1</span><br/>
          <span class="sdescdet">1b1: Read address decode error from target: A decode error response was received from a target device inject</span><br/>
          <span class="ldescdet">1b1: Read address decode error from target: A decode error response was received from a target device inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I0</span><br/>
          <span class="sdescdet">1b1: Local read address decode error: ARADDR did not find a match in the address table and a decode error was issued inject</span><br/>
          <span class="ldescdet">1b1: Local read address decode error: ARADDR did not find a match in the address table and a decode error was issued inject</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0922F720401D4EC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003e40</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_error_interrupt_mask_value</span><br/>
      <span class="sdescdet">Interrupt mask registers</span><br/>
      <span class="ldescdet">Interrupt mask register.  Individual bit position matches the error bit positions in AXIM_ERROR_INTERRUPT_STATUS. When an INTM bit is set, occurrence of the corresponding error event will not cause an interrupt to be raised. When 1 b0, error event will cause interrupt to be raised.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53e40</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00003f0f07ff07ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="18">UNSD_63_46</td>
        <td class="fldnorm" colspan="1">M45</td>
        <td class="fldnorm" colspan="1">M44</td>
        <td class="fldnorm" colspan="1">M43</td>
        <td class="fldnorm" colspan="1">M42</td>
        <td class="fldnorm" colspan="1">M41</td>
        <td class="fldnorm" colspan="1">M40</td>
        <td class="fldnorm" colspan="4">UNSD_39_36</td>
        <td class="fldnorm" colspan="1">M35</td>
        <td class="fldnorm" colspan="1">M34</td>
        <td class="fldnorm" colspan="1">M33</td>
        <td class="fldnorm" colspan="1">M32</td>
        <td class="fldnorm" colspan="4">UNSD_31_28</td>
        <td class="fldnorm" colspan="1">M27</td>
        <td class="fldnorm" colspan="1">M26</td>
        <td class="fldnorm" colspan="1">M25</td>
        <td class="fldnorm" colspan="1">M24</td>
        <td class="fldnorm" colspan="1">M23</td>
        <td class="fldnorm" colspan="1">M22</td>
        <td class="fldnorm" colspan="1">M21</td>
        <td class="fldnorm" colspan="1">M20</td>
        <td class="fldnorm" colspan="1">M19</td>
        <td class="fldnorm" colspan="1">M18</td>
        <td class="fldnorm" colspan="1">M17</td>
        <td class="fldnorm" colspan="1">M16</td>
        <td class="fldnorm" colspan="5">UNSD_15_11</td>
        <td class="fldnorm" colspan="1">M10</td>
        <td class="fldnorm" colspan="1">M9</td>
        <td class="fldnorm" colspan="1">M8</td>
        <td class="fldnorm" colspan="1">M7</td>
        <td class="fldnorm" colspan="1">M6</td>
        <td class="fldnorm" colspan="1">M5</td>
        <td class="fldnorm" colspan="1">M4</td>
        <td class="fldnorm" colspan="1">M3</td>
        <td class="fldnorm" colspan="1">M2</td>
        <td class="fldnorm" colspan="1">M1</td>
        <td class="fldnorm" colspan="1">M0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="18">NA</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="4">NA</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">NA</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:46]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_46</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[45:45]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M45</span><br/>
          <span class="sdescdet">1b1: AW or W or B channels parity error intr mask</span><br/>
          <span class="ldescdet">1b1: AW or W or B channels parity error intr mask</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[44:44]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M44</span><br/>
          <span class="sdescdet">1b1: AR or R channels parity error intr mask</span><br/>
          <span class="ldescdet">1b1: AR or R channels parity error intr mask</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[43:43]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M43</span><br/>
          <span class="sdescdet">1b1: AC or CR or CD channels parity error intr mask</span><br/>
          <span class="ldescdet">1b1: AC or CR or CD channels parity error intr mask</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[42:42]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M42</span><br/>
          <span class="sdescdet">1b1: ACK channel parity error intr mask</span><br/>
          <span class="ldescdet">1b1: ACK channel parity error intr mask</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[41:41]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M41</span><br/>
          <span class="sdescdet">1b1: Flop Structure Parity Intr Mask</span><br/>
          <span class="ldescdet">1b1: Flop Structure Parity Intr Mask</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[40:40]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M40</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for SIB portcheck error SIB mode only</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for SIB portcheck error SIB mode only</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[39:36]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_39_36</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[35:35]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M35</span><br/>
          <span class="sdescdet">1b1: Mask interrupt on csr parity errors</span><br/>
          <span class="ldescdet">1b1: Mask interrupt on csr parity errors</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[34:34]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M34</span><br/>
          <span class="sdescdet">1b1: Mask interrupt on traffic to PG layer</span><br/>
          <span class="ldescdet">1b1: Mask interrupt on traffic to PG layer</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[33:33]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M33</span><br/>
          <span class="sdescdet">1b1: Counter 1 overflow interrupt mask</span><br/>
          <span class="ldescdet">1b1: Counter 1 overflow interrupt mask</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M32</span><br/>
          <span class="sdescdet">1b1: Counter 0 overflow interrupt mask</span><br/>
          <span class="ldescdet">1b1: Counter 0 overflow interrupt mask</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:28]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_28</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M27</span><br/>
          <span class="sdescdet">1b1: Mask interrupt on CR channel snoop response error</span><br/>
          <span class="ldescdet">1b1: Mask interrupt on CR channel snoop response error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M26</span><br/>
          <span class="sdescdet">1b1: Mask interrupt on security check failure for write address range</span><br/>
          <span class="ldescdet">1b1: Mask interrupt on security check failure for write address range</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M25</span><br/>
          <span class="sdescdet">1b1: Mask interrupt on no route found for write address range</span><br/>
          <span class="ldescdet">1b1: Mask interrupt on no route found for write address range</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M24</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for write channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M23</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for write channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M22</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for write channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M21</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for write channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M20</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for write channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M19</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for write channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M18</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for write channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M17</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for write channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M16</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for write channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:11]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_11</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M10</span><br/>
          <span class="sdescdet">1b1: Mask interrupt on security check failure for read address range</span><br/>
          <span class="ldescdet">1b1: Mask interrupt on security check failure for read address range</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M9</span><br/>
          <span class="sdescdet">1b1: Mask interrupt on no route found for read address range</span><br/>
          <span class="ldescdet">1b1: Mask interrupt on no route found for read address range</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M8</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for read channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M7</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for read channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M6</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for read channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M5</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for read channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M4</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for read channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M3</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for read channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M2</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for read channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M1</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for read channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M0</span><br/>
          <span class="sdescdet">1b1: Mask interrupt for read channel</span><br/>
          <span class="ldescdet">1b1: Mask interrupt for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_807C69660000FDC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003e80</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_response_timeout_destid_value</span><br/>
      <span class="sdescdet">Destination ID of timed out requests</span><br/>
      <span class="ldescdet">AR destid and AW destid fields indicate destination IDs to which a read, write response timeout was detected.<br/> Note that destid encoding is not same as the bridge ID of the destination. NocStudio provides a table mapping the destids to the actual destination ports accessible from the manager-initiator bridge.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53e80</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="16">AW_DESTID</td>
        <td class="fldnorm" colspan="16">AR_DESTID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AW_DESTID</span><br/>
          <span class="sdescdet">Destination ID of timed out AW request</span><br/>
          <span class="ldescdet">Destination ID of timed out AW request</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AR_DESTID</span><br/>
          <span class="sdescdet">Destination ID of timed out AR request</span><br/>
          <span class="ldescdet">Destination ID of timed out AR request</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7BF2E6A848CF4C8D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003e88</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_araddr_on_error_value</span><br/>
      <span class="sdescdet">Local read decode error address</span><br/>
      <span class="ldescdet">This is the address on AR channel for which a decode error was detected. This corresponds to the status register bit e0 in AXIM_ERROR_INTERRUPT_STATUS.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53e88</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="64">READ_DECERR_ADDRS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="64">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">READ_DECERR_ADDRS</span><br/>
          <span class="sdescdet">Read decerr address</span><br/>
          <span class="ldescdet">Read decerr address</span></p>
          <p><b>Reset: </b>hex:0x0000000000000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23506FDDCC5F7280" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003e90</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_awaddr_on_error_value</span><br/>
      <span class="sdescdet">Local write decode error address</span><br/>
      <span class="ldescdet">This is the address on AW channel for which a decode error was detected. This corresponds to the status register bit e16 in AXIM_ERROR_INTERRUPT_STATUS.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53e90</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="64">WRITE_DECERR_ADDRS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="64">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WRITE_DECERR_ADDRS</span><br/>
          <span class="sdescdet">Write decerr address</span><br/>
          <span class="ldescdet">Write decerr address</span></p>
          <p><b>Reset: </b>hex:0x0000000000000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4E0397CB7C7ADCAB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f00</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_capture_addr_value</span><br/>
      <span class="sdescdet">Address capture value</span><br/>
      <span class="ldescdet">This register is part of statistics gathering on the AR and AW command channels. This is the address value which is checked against AR, AW command channels in conjunction with the mask below to filter commands for statistics gathering.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f00</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffffffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CAPTURE_ADDR_32_63</td>
        <td class="fldnorm" colspan="32">CAPTURE_ADDR_0_31</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAPTURE_ADDR_32_63</span><br/>
          <span class="sdescdet">Capture address</span><br/>
          <span class="ldescdet">Capture address</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAPTURE_ADDR_0_31</span><br/>
          <span class="sdescdet">Capture address</span><br/>
          <span class="ldescdet">Capture address</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62C660880E8A0C57" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f08</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_capture_addr_mask_value</span><br/>
      <span class="sdescdet">Address capture mask</span><br/>
      <span class="ldescdet">If command address on the AR, AW channel logically ANDed with this mask is equal to the value specified in AXIM_EVENT_CAPTURE_ADDR, then an address match has occurred.  Note that only lowest significant bits equal to the initiator s address width are used in the comparison.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f08</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CAPTURE_ADDR_MASK_32_63</td>
        <td class="fldnorm" colspan="32">CAPTURE_ADDR_MASK_0_31</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAPTURE_ADDR_MASK_32_63</span><br/>
          <span class="sdescdet">Capture address mask</span><br/>
          <span class="ldescdet">Capture address mask</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAPTURE_ADDR_MASK_0_31</span><br/>
          <span class="sdescdet">Capture address mask</span><br/>
          <span class="ldescdet">Capture address mask</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DAB36E62A8196C8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f10</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_capture_command_0_value</span><br/>
      <span class="sdescdet">Command capture control</span><br/>
      <span class="ldescdet">Values of command fields/pins that are compared against AR, AW, R, W, and B channel interface signals to filter commands/events for statistics gathering. Two selections can be made for statistics gathering, counting filtered commands or measuring latency of filtered commands.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f10</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000003fff33f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">UNSD_63_33</td>
        <td class="fldnorm" colspan="1">TYP</td>
        <td class="fldnorm" colspan="1">UNSD_31_31</td>
        <td class="fldnorm" colspan="3">INTFID</td>
        <td class="fldnorm" colspan="2">UNSD_27_26</td>
        <td class="fldnorm" colspan="1">VAL</td>
        <td class="fldnorm" colspan="1">RDY</td>
        <td class="fldnorm" colspan="1">LOC</td>
        <td class="fldnorm" colspan="3">PROT</td>
        <td class="fldnorm" colspan="4">QOS</td>
        <td class="fldnorm" colspan="4">CACHE</td>
        <td class="fldnorm" colspan="2">UNSD_11_10</td>
        <td class="fldnorm" colspan="2">BAR</td>
        <td class="fldnorm" colspan="2">UNSD_7_6</td>
        <td class="fldnorm" colspan="2">DOMAIN</td>
        <td class="fldnorm" colspan="4">SNOOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:33]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_33</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TYP</span><br/>
          <span class="sdescdet">1b1: Count response latency of captured command1b0: Count captured command</span><br/>
          <span class="ldescdet">1b1: Count response latency of captured command1b0: Count captured command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:31]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_31</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INTFID</span><br/>
          <span class="sdescdet">100: B can count captured event011: W can count captured event010: R can count captured event001: AW can count captured event or response latency000: AR can count captured event or response latency</span><br/>
          <span class="ldescdet">100: B can count captured event011: W can count captured event010: R can count captured event001: AW can count captured event or response latency000: AR can count captured event or response latency</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_27_26</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VAL</span><br/>
          <span class="sdescdet">1b1: Valid</span><br/>
          <span class="ldescdet">1b1: Valid</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RDY</span><br/>
          <span class="sdescdet">1b1: Ready</span><br/>
          <span class="ldescdet">1b1: Ready</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOC</span><br/>
          <span class="sdescdet">1b1: Lock</span><br/>
          <span class="ldescdet">1b1: Lock</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PROT</span><br/>
          <span class="sdescdet">Prot</span><br/>
          <span class="ldescdet">Prot</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">QOS</span><br/>
          <span class="sdescdet">QoS</span><br/>
          <span class="ldescdet">QoS</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CACHE</span><br/>
          <span class="sdescdet">Cache</span><br/>
          <span class="ldescdet">Cache</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_11_10</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAR</span><br/>
          <span class="sdescdet">Bar</span><br/>
          <span class="ldescdet">Bar</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_7_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DOMAIN</span><br/>
          <span class="sdescdet">Domain</span><br/>
          <span class="ldescdet">Domain</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNOOP</span><br/>
          <span class="sdescdet">Snoop</span><br/>
          <span class="ldescdet">Snoop</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96A95C01116DA012" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f18</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_capture_command_mask_0_value</span><br/>
      <span class="sdescdet">Command capture mask</span><br/>
      <span class="ldescdet">If Command fields on AR, AW channel logically ANDed with this mask are equal to the corresponding command field values in AXIM_EVENT_CAPTURE_COMMAND_0 then a command match has occurred. Address and command value match occurring together constitute events for the statistics counters.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f18</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="1">NRW</td>
        <td class="fldnorm" colspan="1">SPL</td>
        <td class="fldnorm" colspan="1">SPLHZ</td>
        <td class="fldnorm" colspan="1">ORDHZ</td>
        <td class="fldnorm" colspan="1">MXOUT</td>
        <td class="fldnorm" colspan="1">PWR</td>
        <td class="fldnorm" colspan="1">VAL</td>
        <td class="fldnorm" colspan="1">RDY</td>
        <td class="fldnorm" colspan="1">LOC</td>
        <td class="fldnorm" colspan="3">PROT</td>
        <td class="fldnorm" colspan="4">QOS</td>
        <td class="fldnorm" colspan="4">CACHE</td>
        <td class="fldnorm" colspan="1">DECER</td>
        <td class="fldnorm" colspan="1">NOCWT</td>
        <td class="fldnorm" colspan="2">BAR</td>
        <td class="fldnorm" colspan="2">UNSD_7_6</td>
        <td class="fldnorm" colspan="2">DOMAIN</td>
        <td class="fldnorm" colspan="4">SNOOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NRW</span><br/>
          <span class="sdescdet">1b1: Narrow</span><br/>
          <span class="ldescdet">1b1: Narrow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SPL</span><br/>
          <span class="sdescdet">1b1: Split</span><br/>
          <span class="ldescdet">1b1: Split</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SPLHZ</span><br/>
          <span class="sdescdet">1b1: SplitHaz</span><br/>
          <span class="ldescdet">1b1: SplitHaz</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ORDHZ</span><br/>
          <span class="sdescdet">1b1: OrderHaz</span><br/>
          <span class="ldescdet">1b1: OrderHaz</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MXOUT</span><br/>
          <span class="sdescdet">1b1: MaxOutst</span><br/>
          <span class="ldescdet">1b1: MaxOutst</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PWR</span><br/>
          <span class="sdescdet">1b1: Power</span><br/>
          <span class="ldescdet">1b1: Power</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VAL</span><br/>
          <span class="sdescdet">1b1: Valid</span><br/>
          <span class="ldescdet">1b1: Valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RDY</span><br/>
          <span class="sdescdet">1b1: Ready</span><br/>
          <span class="ldescdet">1b1: Ready</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOC</span><br/>
          <span class="sdescdet">1b1: Lock</span><br/>
          <span class="ldescdet">1b1: Lock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PROT</span><br/>
          <span class="sdescdet">Prot</span><br/>
          <span class="ldescdet">Prot</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">QOS</span><br/>
          <span class="sdescdet">QoS</span><br/>
          <span class="ldescdet">QoS</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CACHE</span><br/>
          <span class="sdescdet">Cache</span><br/>
          <span class="ldescdet">Cache</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DECER</span><br/>
          <span class="sdescdet">1b1: DecErr</span><br/>
          <span class="ldescdet">1b1: DecErr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NOCWT</span><br/>
          <span class="sdescdet">1b1: NocWait</span><br/>
          <span class="ldescdet">1b1: NocWait</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAR</span><br/>
          <span class="sdescdet">Bar</span><br/>
          <span class="ldescdet">Bar</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_7_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DOMAIN</span><br/>
          <span class="sdescdet">Domain</span><br/>
          <span class="ldescdet">Domain</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNOOP</span><br/>
          <span class="sdescdet">Snoop</span><br/>
          <span class="ldescdet">Snoop</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A4D5332CE3392A0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f20</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_counter_0_value</span><br/>
      <span class="sdescdet">Count of captured event</span><br/>
      <span class="ldescdet">32-bit counter which is used to count the captured statistics events. This counter can hold the count of commands filtered on the AR, AW channels. When measuring command latency, this counter holds the denominator or sum of number of cycles between command and response for multiple commands over which latency is measured.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f20</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="32">CNTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNTR</span><br/>
          <span class="sdescdet">Counter</span><br/>
          <span class="ldescdet">Counter</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F16D0D0B9117E647" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f28</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_count_for_latency_0_value</span><br/>
      <span class="sdescdet">Number of captured commands over which latency is to be measured</span><br/>
      <span class="ldescdet">This register is programmed with the number of commands over which latency is to be measured. When this register counts down to 0, latency measurement is complete and average latency can be computed using: <br/>Average command latency = Value in AXIM_EVENT_COUNTER_0/Value which was programmed in AXIM_COUNT_FOR_LATENCY_0<br/>There are two sets of counters available for gathering statistics. AXIM_EVENT_CAPTURE_COMMAND_1, AXIM_EVENT_CAPTURE_COMMAND_MASK_1, AXIM_EVENT_COUNTER_1, AXIM_COUNT_FOR_LATENCY_1 constitute the second bank of counters and are similar to the above set.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f28</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000007</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="32">CNTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNTR</span><br/>
          <span class="sdescdet">Counter</span><br/>
          <span class="ldescdet">Counter</span></p>
          <p><b>Reset: </b>hex:0x00000007;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A03C0FF38EE7F03C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f30</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_capture_command_1_value</span><br/>
      <span class="sdescdet">Command capture control</span><br/>
      <span class="ldescdet">Values of command fields/pins that are compared against AR, AW, R, W, and B channel interface signals to filter commands/events for statistics gathering. Two selections can be made for statistics gathering, counting filtered commands or measuring latency of filtered commands.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f30</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000003fff33f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">UNSD_63_33</td>
        <td class="fldnorm" colspan="1">TYP</td>
        <td class="fldnorm" colspan="1">UNSD_31_31</td>
        <td class="fldnorm" colspan="3">INTFID</td>
        <td class="fldnorm" colspan="2">UNSD_27_26</td>
        <td class="fldnorm" colspan="1">VAL</td>
        <td class="fldnorm" colspan="1">RDY</td>
        <td class="fldnorm" colspan="1">LOC</td>
        <td class="fldnorm" colspan="3">PROT</td>
        <td class="fldnorm" colspan="4">QOS</td>
        <td class="fldnorm" colspan="4">CACHE</td>
        <td class="fldnorm" colspan="2">UNSD_11_10</td>
        <td class="fldnorm" colspan="2">BAR</td>
        <td class="fldnorm" colspan="2">UNSD_7_6</td>
        <td class="fldnorm" colspan="2">DOMAIN</td>
        <td class="fldnorm" colspan="4">SNOOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:33]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_33</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TYP</span><br/>
          <span class="sdescdet">1b1: Count response latency of captured command1b0: Count captured command</span><br/>
          <span class="ldescdet">1b1: Count response latency of captured command1b0: Count captured command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:31]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_31</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INTFID</span><br/>
          <span class="sdescdet">100: B can count captured event011: W can count captured event010: R can count captured event001: AW can count captured event or response latency000: AR can count captured event or response latency</span><br/>
          <span class="ldescdet">100: B can count captured event011: W can count captured event010: R can count captured event001: AW can count captured event or response latency000: AR can count captured event or response latency</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_27_26</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VAL</span><br/>
          <span class="sdescdet">1b1: Valid</span><br/>
          <span class="ldescdet">1b1: Valid</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RDY</span><br/>
          <span class="sdescdet">1b1: Ready</span><br/>
          <span class="ldescdet">1b1: Ready</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOC</span><br/>
          <span class="sdescdet">1b1: Lock</span><br/>
          <span class="ldescdet">1b1: Lock</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PROT</span><br/>
          <span class="sdescdet">Prot</span><br/>
          <span class="ldescdet">Prot</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">QOS</span><br/>
          <span class="sdescdet">QoS</span><br/>
          <span class="ldescdet">QoS</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CACHE</span><br/>
          <span class="sdescdet">Cache</span><br/>
          <span class="ldescdet">Cache</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_11_10</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAR</span><br/>
          <span class="sdescdet">Bar</span><br/>
          <span class="ldescdet">Bar</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_7_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DOMAIN</span><br/>
          <span class="sdescdet">Domain</span><br/>
          <span class="ldescdet">Domain</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNOOP</span><br/>
          <span class="sdescdet">Snoop</span><br/>
          <span class="ldescdet">Snoop</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD88204EEB3A38DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f38</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_capture_command_mask_1_value</span><br/>
      <span class="sdescdet">Command capture mask</span><br/>
      <span class="ldescdet">If Command fields on AR, AW channel logically ANDed with this mask are equal to the corresponding command field values in AXIM_EVENT_CAPTURE_COMMAND_0 then a command match has occurred. Address and command value match occurring together constitute events for the statistics counters.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f38</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="1">NRW</td>
        <td class="fldnorm" colspan="1">SPL</td>
        <td class="fldnorm" colspan="1">SPLHZ</td>
        <td class="fldnorm" colspan="1">ORDHZ</td>
        <td class="fldnorm" colspan="1">MXOUT</td>
        <td class="fldnorm" colspan="1">PWR</td>
        <td class="fldnorm" colspan="1">VAL</td>
        <td class="fldnorm" colspan="1">RDY</td>
        <td class="fldnorm" colspan="1">LOC</td>
        <td class="fldnorm" colspan="3">PROT</td>
        <td class="fldnorm" colspan="4">QOS</td>
        <td class="fldnorm" colspan="4">CACHE</td>
        <td class="fldnorm" colspan="1">DECER</td>
        <td class="fldnorm" colspan="1">NOCWT</td>
        <td class="fldnorm" colspan="2">BAR</td>
        <td class="fldnorm" colspan="2">UNSD_7_6</td>
        <td class="fldnorm" colspan="2">DOMAIN</td>
        <td class="fldnorm" colspan="4">SNOOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NRW</span><br/>
          <span class="sdescdet">1b1: Narrow</span><br/>
          <span class="ldescdet">1b1: Narrow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SPL</span><br/>
          <span class="sdescdet">1b1: Split</span><br/>
          <span class="ldescdet">1b1: Split</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SPLHZ</span><br/>
          <span class="sdescdet">1b1: SplitHaz</span><br/>
          <span class="ldescdet">1b1: SplitHaz</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ORDHZ</span><br/>
          <span class="sdescdet">1b1: OrderHaz</span><br/>
          <span class="ldescdet">1b1: OrderHaz</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MXOUT</span><br/>
          <span class="sdescdet">1b1: MaxOutst</span><br/>
          <span class="ldescdet">1b1: MaxOutst</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PWR</span><br/>
          <span class="sdescdet">1b1: Power</span><br/>
          <span class="ldescdet">1b1: Power</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VAL</span><br/>
          <span class="sdescdet">1b1: Valid</span><br/>
          <span class="ldescdet">1b1: Valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RDY</span><br/>
          <span class="sdescdet">1b1: Ready</span><br/>
          <span class="ldescdet">1b1: Ready</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOC</span><br/>
          <span class="sdescdet">1b1: Lock</span><br/>
          <span class="ldescdet">1b1: Lock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PROT</span><br/>
          <span class="sdescdet">Prot</span><br/>
          <span class="ldescdet">Prot</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">QOS</span><br/>
          <span class="sdescdet">QoS</span><br/>
          <span class="ldescdet">QoS</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CACHE</span><br/>
          <span class="sdescdet">Cache</span><br/>
          <span class="ldescdet">Cache</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DECER</span><br/>
          <span class="sdescdet">1b1: DecErr</span><br/>
          <span class="ldescdet">1b1: DecErr</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NOCWT</span><br/>
          <span class="sdescdet">1b1: NocWait</span><br/>
          <span class="ldescdet">1b1: NocWait</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BAR</span><br/>
          <span class="sdescdet">Bar</span><br/>
          <span class="ldescdet">Bar</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_7_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DOMAIN</span><br/>
          <span class="sdescdet">Domain</span><br/>
          <span class="ldescdet">Domain</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNOOP</span><br/>
          <span class="sdescdet">Snoop</span><br/>
          <span class="ldescdet">Snoop</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C813C66998EDD22" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f40</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_counter_1_value</span><br/>
      <span class="sdescdet">Count of captured event</span><br/>
      <span class="ldescdet">32-bit counter which is used to count the captured statistics events. This counter can hold the count of commands filtered on the AR, AW channels. When measuring command latency, this counter holds the denominator or sum of number of cycles between command and response for multiple commands over which latency is measured.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f40</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="32">CNTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNTR</span><br/>
          <span class="sdescdet">Counter</span><br/>
          <span class="ldescdet">Counter</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EBABE9242C4227CD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f48</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_count_for_latency_1_value</span><br/>
      <span class="sdescdet">Number of captured commands over which latency is to be measured</span><br/>
      <span class="ldescdet">This register is programmed with the number of commands over which latency is to be measured. When this register counts down to 0, latency measurement is complete and average latency can be computed using: <br/>Average command latency = Value in AXIM_EVENT_COUNTER_0/Value which was programmed in AXIM_COUNT_FOR_LATENCY_0<br/>There are two sets of counters available for gathering statistics. AXIM_EVENT_CAPTURE_COMMAND_1, AXIM_EVENT_CAPTURE_COMMAND_MASK_1, AXIM_EVENT_COUNTER_1, AXIM_COUNT_FOR_LATENCY_1 constitute the second bank of counters and are similar to the above set.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f48</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000007</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="32">CNTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNTR</span><br/>
          <span class="sdescdet">Counter</span><br/>
          <span class="ldescdet">Counter</span></p>
          <p><b>Reset: </b>hex:0x00000007;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B326803A1F0A15E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f50</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_capture_id_value</span><br/>
      <span class="sdescdet">ID capture value</span><br/>
      <span class="ldescdet">This register is part of statistics gathering on the AR and AW command channels. This is the ID value which is checked against AR, AW command channels in conjunction with the mask below to filter commands for statistics gathering.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f50</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffffffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="63">CAPTURE_ID_1_63</td>
        <td class="fldnorm" colspan="1">CAPTURE_ID_0_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="63">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAPTURE_ID_1_63</span><br/>
          <span class="sdescdet">Capture ID</span><br/>
          <span class="ldescdet">Capture ID</span></p>
          <p><b>Reset: </b>hex:0x7fffffffffffffff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAPTURE_ID_0_0</span><br/>
          <span class="sdescdet">Capture ID</span><br/>
          <span class="ldescdet">Capture ID</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1BDDD18C28D6881A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f58</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_event_capture_id_mask_value</span><br/>
      <span class="sdescdet">ID capture mask</span><br/>
      <span class="ldescdet">If command ID on the AR, AW channel logically ANDed with this mask is equal to the value specified in AXIM_EVENT_CAPTURE_ID, then an ID match has occurred. Note that only lowest significant bits equal to the initiator s ID width are used in the comparison.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f58</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="63">CAPTURE_ID_MASK_1_63</td>
        <td class="fldnorm" colspan="1">CAPTURE_ID_MASK_0_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="63">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAPTURE_ID_MASK_1_63</span><br/>
          <span class="sdescdet">Capture ID mask</span><br/>
          <span class="ldescdet">Capture ID mask</span></p>
          <p><b>Reset: </b>hex:0x0000000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAPTURE_ID_MASK_0_0</span><br/>
          <span class="sdescdet">Capture ID mask</span><br/>
          <span class="ldescdet">Capture ID mask</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9FB4F042DE23631B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f60</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_ar_override_value</span><br/>
      <span class="sdescdet">AR overrides</span><br/>
      <span class="ldescdet">AR override.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f60</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="40">UNSD_63_24</td>
        <td class="fldnorm" colspan="4">arqos_enb</td>
        <td class="fldnorm" colspan="4">arqos_val</td>
        <td class="fldnorm" colspan="1">UNSD_15_15</td>
        <td class="fldnorm" colspan="3">arprot_enb</td>
        <td class="fldnorm" colspan="1">UNSD_11_11</td>
        <td class="fldnorm" colspan="3">arprot_val</td>
        <td class="fldnorm" colspan="4">arcache_enb</td>
        <td class="fldnorm" colspan="4">arcache_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="40">NA</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:24]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_24</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arqos_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where ARQOS value is overridden. 1b0 indicates bit positions where ARQOS is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where ARQOS value is overridden. 1b0 indicates bit positions where ARQOS is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arqos_val</span><br/>
          <span class="sdescdet">Value to override incoming ARQOS</span><br/>
          <span class="ldescdet">Value to override incoming ARQOS</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_15</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arprot_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where ARPROT value is overridden. 1b0 indicates bit positions where ARPROT is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where ARPROT value is overridden. 1b0 indicates bit positions where ARPROT is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_11_11</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arprot_val</span><br/>
          <span class="sdescdet">Value to override incoming ARPROT</span><br/>
          <span class="ldescdet">Value to override incoming ARPROT</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arcache_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where ARCACHE value is overridden. 1b0 indicates bit positions where ARCACHE is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where ARCACHE value is overridden. 1b0 indicates bit positions where ARCACHE is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arcache_val</span><br/>
          <span class="sdescdet">Value to override incoming ARCACHE</span><br/>
          <span class="ldescdet">Value to override incoming ARCACHE</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64C987C99D3B959D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00003f68</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_aw_override_value</span><br/>
      <span class="sdescdet">AW overrides</span><br/>
      <span class="ldescdet">AW override.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d53f68</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="40">UNSD_63_24</td>
        <td class="fldnorm" colspan="4">awqos_enb</td>
        <td class="fldnorm" colspan="4">awqos_val</td>
        <td class="fldnorm" colspan="1">UNSD_15_15</td>
        <td class="fldnorm" colspan="3">awprot_enb</td>
        <td class="fldnorm" colspan="1">UNSD_11_11</td>
        <td class="fldnorm" colspan="3">awprot_val</td>
        <td class="fldnorm" colspan="4">awcache_enb</td>
        <td class="fldnorm" colspan="4">awcache_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="40">NA</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:24]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_24</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awqos_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where AWQOS value is overridden. 1b0 indicates bit positions where AWQOS is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where AWQOS value is overridden. 1b0 indicates bit positions where AWQOS is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awqos_val</span><br/>
          <span class="sdescdet">Value to override incoming AWQOS</span><br/>
          <span class="ldescdet">Value to override incoming AWQOS</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_15</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awprot_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where AWPROT value is overridden. 1b0 indicates bit positions where AWPROT is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where AWPROT value is overridden. 1b0 indicates bit positions where AWPROT is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_11_11</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awprot_val</span><br/>
          <span class="sdescdet">Value to override incoming AWPROT</span><br/>
          <span class="ldescdet">Value to override incoming AWPROT</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awcache_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where AWCACHE value is overridden. 1b0 indicates bit positions where AWCACHE is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where AWCACHE value is overridden. 1b0 indicates bit positions where AWCACHE is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awcache_val</span><br/>
          <span class="sdescdet">Value to override incoming AWCACHE</span><br/>
          <span class="ldescdet">Value to override incoming AWCACHE</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C07C7406E49F8C43" class="boxed tabrb"><span class="regname">+<span class="addr">0x00007f00</span> Register(64 bit) bridge_syscon_m_cs_dbg_5_10_axim_maxoffs_plchldr_value</span><br/>
      <span class="sdescdet">Placeholder reg</span><br/>
      <span class="ldescdet">Placeholder reg to ensure 8K address space allocated.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00d57f00</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="63">UNSD_63_1</td>
        <td class="fldnorm" colspan="1">PLHDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="63">NA</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:01]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_1</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLHDR</span><br/>
          <span class="sdescdet">Placeholder bit to ensure 8K address space allocated.</span><br/>
          <span class="ldescdet">Placeholder bit to ensure 8K address space allocated.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_syscon_m_cs_dbg_0x00150000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
