0.7
2020.2
May 22 2024
19:03:11
C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader-main/tempSensorReader.srcs/sim_1/imports/Downloads/TWICtl_testbench.vhd,1733154658,vhdl,,,,twi_testbench,,,,,,,,
C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader-main/tempSensorReader.srcs/sources_1/imports/Downloads/ADT_CSM.vhd,1733160549,vhdl,C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader-main/tempSensorReader.srcs/sim_1/imports/Downloads/TWICtl_testbench.vhd,,,adt_csm,,,,,,,,
C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader-main/tempSensorReader.srcs/sources_1/imports/Downloads/TWICtl.vhd,1732240283,vhdl,C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader-main/tempSensorReader.srcs/sim_1/imports/Downloads/TWICtl_testbench.vhd,,,twictl,,,,,,,,
C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader-main/tempSensorReader.srcs/sources_1/imports/Downloads/clock_divider.vhd,1733160338,vhdl,C:/Users/eoppo/Documents/VCU Engineering/Fall 2024/EGRE 365/Lab Vivado/FinalProject/tempSensorReader-main/tempSensorReader.srcs/sim_1/imports/Downloads/TWICtl_testbench.vhd,,,clock_divider,,,,,,,,
