{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613558949291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613558949291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 16:19:09 2021 " "Processing started: Wed Feb 17 16:19:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613558949291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558949291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558949292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613558949642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613558949642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByOneMux-ARCH " "Found design unit 1: TwoByOneMux-ARCH" {  } { { "TwoByOneMux.vhd" "" { Text "D:/quartus-projects/lab4/TwoByOneMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959778 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByOneMux " "Found entity 1: TwoByOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "D:/quartus-projects/lab4/TwoByOneMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558959778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-Struct " "Found design unit 1: OrGate-Struct" {  } { { "OrGate.vhd" "" { Text "D:/quartus-projects/lab4/OrGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959779 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "OrGate.vhd" "" { Text "D:/quartus-projects/lab4/OrGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558959779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebithalfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebithalfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitHalfAdd-ARCH " "Found design unit 1: OnebitHalfAdd-ARCH" {  } { { "OnebitHalfAdd.vhd" "" { Text "D:/quartus-projects/lab4/OnebitHalfAdd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959780 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitHalfAdd " "Found entity 1: OnebitHalfAdd" {  } { { "OnebitHalfAdd.vhd" "" { Text "D:/quartus-projects/lab4/OnebitHalfAdd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558959780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitFullAdd-ARCH " "Found design unit 1: OnebitFullAdd-ARCH" {  } { { "OnebitFullAdd.vhd" "" { Text "D:/quartus-projects/lab4/OnebitFullAdd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959782 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitFullAdd " "Found entity 1: OnebitFullAdd" {  } { { "OnebitFullAdd.vhd" "" { Text "D:/quartus-projects/lab4/OnebitFullAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558959782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotGate-Struct " "Found design unit 1: NotGate-Struct" {  } { { "NotGate.vhd" "" { Text "D:/quartus-projects/lab4/NotGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959783 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotGate " "Found entity 1: NotGate" {  } { { "NotGate.vhd" "" { Text "D:/quartus-projects/lab4/NotGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558959783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4-ARCH " "Found design unit 1: lab4-ARCH" {  } { { "lab4.vhd" "" { Text "D:/quartus-projects/lab4/lab4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959784 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.vhd" "" { Text "D:/quartus-projects/lab4/lab4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558959784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Struct " "Found design unit 1: AndGate-Struct" {  } { { "AndGate.vhd" "" { Text "D:/quartus-projects/lab4/AndGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959786 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "AndGate.vhd" "" { Text "D:/quartus-projects/lab4/AndGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558959786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitfulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitfulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbitFullAdd-ARCH " "Found design unit 1: FourbitFullAdd-ARCH" {  } { { "FourbitFullAdd.vhd" "" { Text "D:/quartus-projects/lab4/FourbitFullAdd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959787 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitFullAdd " "Found entity 1: FourbitFullAdd" {  } { { "FourbitFullAdd.vhd" "" { Text "D:/quartus-projects/lab4/FourbitFullAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558959787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-tb " "Found design unit 1: TestBench-tb" {  } { { "Testbench.vhd" "" { Text "D:/quartus-projects/lab4/Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959788 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "Testbench.vhd" "" { Text "D:/quartus-projects/lab4/Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613558959788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558959788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourbitFullAdd " "Elaborating entity \"FourbitFullAdd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613558959823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnebitFullAdd OnebitFullAdd:Chip1 " "Elaborating entity \"OnebitFullAdd\" for hierarchy \"OnebitFullAdd:Chip1\"" {  } { { "FourbitFullAdd.vhd" "Chip1" { Text "D:/quartus-projects/lab4/FourbitFullAdd.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613558959832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t OnebitFullAdd.vhd(18) " "Verilog HDL or VHDL warning at OnebitFullAdd.vhd(18): object \"t\" assigned a value but never read" {  } { { "OnebitFullAdd.vhd" "" { Text "D:/quartus-projects/lab4/OnebitFullAdd.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613558959832 "|FourbitFullAdd|OnebitFullAdd:Chip1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnebitHalfAdd OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1 " "Elaborating entity \"OnebitHalfAdd\" for hierarchy \"OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1\"" {  } { { "OnebitFullAdd.vhd" "Chip1" { Text "D:/quartus-projects/lab4/OnebitFullAdd.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613558959926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoByOneMux OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1\|TwoByOneMux:Chip1 " "Elaborating entity \"TwoByOneMux\" for hierarchy \"OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1\|TwoByOneMux:Chip1\"" {  } { { "OnebitHalfAdd.vhd" "Chip1" { Text "D:/quartus-projects/lab4/OnebitHalfAdd.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613558960037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1\|TwoByOneMux:Chip1\|OrGate:Chip1 " "Elaborating entity \"OrGate\" for hierarchy \"OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1\|TwoByOneMux:Chip1\|OrGate:Chip1\"" {  } { { "TwoByOneMux.vhd" "Chip1" { Text "D:/quartus-projects/lab4/TwoByOneMux.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613558960126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1\|TwoByOneMux:Chip1\|AndGate:Chip2 " "Elaborating entity \"AndGate\" for hierarchy \"OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1\|TwoByOneMux:Chip1\|AndGate:Chip2\"" {  } { { "TwoByOneMux.vhd" "Chip2" { Text "D:/quartus-projects/lab4/TwoByOneMux.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613558960132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotGate OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1\|TwoByOneMux:Chip1\|NotGate:Chip4 " "Elaborating entity \"NotGate\" for hierarchy \"OnebitFullAdd:Chip1\|OnebitHalfAdd:Chip1\|TwoByOneMux:Chip1\|NotGate:Chip4\"" {  } { { "TwoByOneMux.vhd" "Chip4" { Text "D:/quartus-projects/lab4/TwoByOneMux.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613558960218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613558961220 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613558961220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613558961220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613558961220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613558961593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 17 16:19:21 2021 " "Processing ended: Wed Feb 17 16:19:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613558961593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613558961593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613558961593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613558961593 ""}
