[{"DBLP title": "Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV.", "DBLP authors": ["Dong Hyuk Woo", "Nak Hee Seong", "Hsien-Hsin S. Lee"], "year": 2013, "MAG papers": [{"PaperId": 2025668756, "PaperTitle": "pragmatic integration of an sram row cache in heterogeneous 3 d dram architecture using tsv", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"georgia institute of technology": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A Low-Complexity Turbo Decoder Architecture for Energy-Efficient Wireless Sensor Networks.", "DBLP authors": ["Liang Li", "Robert G. Maunder", "Bashir M. Al-Hashimi", "Lajos Hanzo"], "year": 2013, "MAG papers": [{"PaperId": 2016161265, "PaperTitle": "a low complexity turbo decoder architecture for energy efficient wireless sensor networks", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 70, "Affiliations": {"university of southampton": 4.0}}], "source": "ES"}, {"DBLP title": "Pipelined Radix-2k Feedforward FFT Architectures.", "DBLP authors": ["Mario Garrido", "Jes\u00fas Grajal", "Miguel A. S\u00e1nchez Marcos", "Oscar Gustafsson"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications.", "DBLP authors": ["Jui-Hung Hsieh", "Tian-Sheuan Chang"], "year": 2013, "MAG papers": [{"PaperId": 2015424375, "PaperTitle": "algorithm and architecture design of bandwidth oriented motion estimation for real time mobile video applications", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "STBC-OFDM Downlink Baseband Receiver for Mobile WMAN.", "DBLP authors": ["Hsiao-Yun Chen", "Jyun-Nan Lin", "Hsiang-Sheng Hu", "Shyh-Jye Jou"], "year": 2013, "MAG papers": [{"PaperId": 2161831783, "PaperTitle": "stbc ofdm downlink baseband receiver for mobile wman", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national chiao tung university": 3.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Glitch-Free NAND-Based Digitally Controlled Delay-Lines.", "DBLP authors": ["Davide De Caro"], "year": 2013, "MAG papers": [{"PaperId": 2089395228, "PaperTitle": "glitch free nand based digitally controlled delay lines", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A High-Efficiency, Wide Workload Range, Digital Off-Time Modulation (DOTM) DC-DC Converter With Asynchronous Power Saving Technique.", "DBLP authors": ["Po-Hsiang Lan", "Tsung-Ju Yang", "Po-Chiun Huang"], "year": 2013, "MAG papers": [{"PaperId": 1985385652, "PaperTitle": "a high efficiency wide workload range digital off time modulation dotm dc dc converter with asynchronous power saving technique", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Formal Verification of Architectural Power Intent.", "DBLP authors": ["Aritra Hazra", "Sahil Goyal", "Pallab Dasgupta", "Ajit Pal"], "year": 2013, "MAG papers": [{"PaperId": 1998492944, "PaperTitle": "formal verification of architectural power intent", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"indian institute of technology kharagpur": 3.0, "barclays investment bank": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical SRAM Read Access Yield Improvement Using Negative Capacitance Circuits.", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2013, "MAG papers": [{"PaperId": 1991075467, "PaperTitle": "statistical sram read access yield improvement using negative capacitance circuits", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient L2 Cache Architecture Using Way Tag Information Under Write-Through Policy.", "DBLP authors": ["Jianwei Dai", "Lei Wang"], "year": 2013, "MAG papers": [{"PaperId": 2010895868, "PaperTitle": "an energy efficient l2 cache architecture using way tag information under write through policy", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"intel": 1.0, "university of connecticut": 1.0}}, {"PaperId": 2297027302, "PaperTitle": "an energy efficient l2 cache architecture using way tag information under write through policy", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An Analytical Latency Model for Networks-on-Chip.", "DBLP authors": ["Abbas Eslami Kiasari", "Zhonghai Lu", "Axel Jantsch"], "year": 2013, "MAG papers": [{"PaperId": 1984509316, "PaperTitle": "an analytical latency model for networks on chip", "Year": 2013, "CitationCount": 74, "EstimatedCitation": 111, "Affiliations": {"royal institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Built-In Generation of Functional Broadside Tests Using a Fixed Hardware Structure.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "MAG papers": [{"PaperId": 2076528493, "PaperTitle": "built in generation of functional broadside tests using a fixed hardware structure", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Checkpointing for Virtual Platforms and SystemC-TLM.", "DBLP authors": ["Marius Monton", "Jakob Engblom", "Mark Burton"], "year": 2013, "MAG papers": [{"PaperId": 2115067613, "PaperTitle": "checkpointing for virtual platforms and systemc tlm", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"wind river systems": 2.0}}], "source": "ES"}, {"DBLP title": "Design of a Practical Nanometer-Scale Redundant Via-Aware Standard Cell Library for Improved Redundant Via1 Insertion Rate.", "DBLP authors": ["Tsang-Chi Kan", "Shih-Hsien Yang", "Ting-Feng Chang", "Shanq-Jang Ruan"], "year": 2013, "MAG papers": [{"PaperId": 2018715622, "PaperTitle": "design of a practical nanometer scale redundant via aware standard cell library for improved redundant via1 insertion rate", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university of science and technology": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Scaling Energy Per Operation via an Asynchronous Pipeline.", "DBLP authors": ["Bo Marr", "Brian P. Degnan", "Paul E. Hasler", "David V. Anderson"], "year": 2013, "MAG papers": [{"PaperId": 1969302331, "PaperTitle": "scaling energy per operation via an asynchronous pipeline", "Year": 2013, "CitationCount": 54, "EstimatedCitation": 73, "Affiliations": {"georgia institute of technology": 3.0, "raytheon": 1.0}}], "source": "ES"}, {"DBLP title": "A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing.", "DBLP authors": ["Anh-Tuan Do", "Shoushun Chen", "Zhi-Hui Kong", "Kiat Seng Yeo"], "year": 2013, "MAG papers": [{"PaperId": 2030590910, "PaperTitle": "a high speed low power cam with a parity bit and power gated ml sensing", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 63, "Affiliations": {"nanyang technological university": 4.0}}], "source": "ES"}, {"DBLP title": "Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes.", "DBLP authors": ["Pedro Reviriego", "Juan Antonio Maestro", "Mark F. Flanagan"], "year": 2013, "MAG papers": [{"PaperId": 2009506926, "PaperTitle": "error detection in majority logic decoding of euclidean geometry low density parity check eg ldpc codes", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 66, "Affiliations": {"university college dublin": 1.0}}], "source": "ES"}, {"DBLP title": "Techniques for Compensating Memory Errors in JPEG2000.", "DBLP authors": ["Yunus Emre", "Chaitali Chakrabarti"], "year": 2013, "MAG papers": [{"PaperId": 2094385567, "PaperTitle": "techniques for compensating memory errors in jpeg2000", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Spatial Distribution Measurement of Dynamic Voltage Drop Caused by Pulse and Periodic Injection of Spot Noise.", "DBLP authors": ["Kan Takeuchi", "Masaki Shimada", "Takao Sato", "Yusaku Katsuki", "Hiroumi Yoshikawa", "Hiroaki Matsushita"], "year": 2013, "MAG papers": [{"PaperId": 2053468930, "PaperTitle": "spatial distribution measurement of dynamic voltage drop caused by pulse and periodic injection of spot noise", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hitachi": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity Multiplier for GF(2m) Based on All-One Polynomials.", "DBLP authors": ["Jiafeng Xie", "Pramod Kumar Meher", "Jianjun He"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip.", "DBLP authors": ["Phi-Hung Pham", "Junyoung Song", "Jongsun Park", "Chulwoo Kim"], "year": 2013, "MAG papers": [{"PaperId": 2036551376, "PaperTitle": "design and implementation of an on chip permutation network for multiprocessor system on chip", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "An On-Chip Network Fabric Supporting Coarse-Grained Processor Array.", "DBLP authors": ["Phi-Hung Pham", "Phuong Mau", "Jungmoon Kim", "Chulwoo Kim"], "year": 2013, "MAG papers": [{"PaperId": 2047603394, "PaperTitle": "an on chip network fabric supporting coarse grained processor array", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "A Very Linear Low-Pass Filter with Automatic Frequency Tuning.", "DBLP authors": ["Juan Antonio G\u00f3mez Gal\u00e1n", "Manuel Pedro", "Trinidad Sanchez-Rodriguez", "Fernando Mu\u00f1oz", "Ram\u00f3n Gonz\u00e1lez Carvajal", "Antonio J. L\u00f3pez-Mart\u00edn"], "year": 2013, "MAG papers": [{"PaperId": 2075648624, "PaperTitle": "a very linear low pass filter with automatic frequency tuning", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of huelva": 3.0}}], "source": "ES"}, {"DBLP title": "A High-Speed Low-Complexity Modified Radix-25 FFT Processor for High Rate WPAN Applications.", "DBLP authors": ["Taesang Cho", "Hanho Lee"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor.", "DBLP authors": ["Davide Rossi", "Claudio Mucci", "Fabio Campi", "Simone Spolzino", "Luca Vanzolini", "Henning Sahlbach", "Sean Whitty", "Rolf Ernst", "Wolfram Putzke-R\u00f6ming", "Roberto Guerrieri"], "year": 2013, "MAG papers": [{"PaperId": 2028115839, "PaperTitle": "application space exploration of a heterogeneous run time configurable digital signal processor", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "A Unified Graphics and Vision Processor With a 0.89 \u00b5W/fps Pose Estimation Engine for Augmented Reality.", "DBLP authors": ["Jae-Sung Yoon", "Jeong-Hyun Kim", "Hyo-Eun Kim", "Won-Young Lee", "Seok-Hoon Kim", "Kyusik Chung", "Jun-Seok Park", "Lee-Sup Kim"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "CORDIC Designs for Fixed Angle of Rotation.", "DBLP authors": ["Pramod Kumar Meher", "Sang Yoon Park"], "year": 2013, "MAG papers": [{"PaperId": 1965936702, "PaperTitle": "cordic designs for fixed angle of rotation", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 72, "Affiliations": {"agency for science technology and research": 2.0}}], "source": "ES"}, {"DBLP title": "Application-Driven End-to-End Traffic Predictions for Low Power NoC Design.", "DBLP authors": ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King"], "year": 2013, "MAG papers": [{"PaperId": 1988124841, "PaperTitle": "application driven end to end traffic predictions for low power noc design", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs.", "DBLP authors": ["Yuanqing Cheng", "Lei Zhang", "Yinhe Han", "Xiaowei Li"], "year": 2013, "MAG papers": [{"PaperId": 2091517476, "PaperTitle": "thermal constrained task allocation for interconnect energy reduction in 3 d homogeneous mpsocs", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 68, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS.", "DBLP authors": ["I-Ting Lee", "Yun-Ta Tsai", "Shen-Iuan Liu"], "year": 2013, "MAG papers": [{"PaperId": 2009189218, "PaperTitle": "a wide range pll using self healing prescaler vco in 65 nm cmos", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "A Clock Control Strategy for Peak Power and RMS Current Reduction Using Path Clustering.", "DBLP authors": ["Ransford Hyman Jr.", "Nagarajan Ranganathan", "Thomas Bingel", "Deanne Tran Vo"], "year": 2013, "MAG papers": [{"PaperId": 1994898876, "PaperTitle": "a clock control strategy for peak power and rms current reduction using path clustering", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "A Fast-Locking All-Digital Deskew Buffer With Duty-Cycle Correction.", "DBLP authors": ["You-Gang Chen", "Hen-Wai Tsao", "Chorng-Sii Hwang"], "year": 2013, "MAG papers": [{"PaperId": 1990497714, "PaperTitle": "a fast locking all digital deskew buffer with duty cycle correction", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"national taiwan university": 2.0, "national yunlin university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Built-In Repair Analyzer With Optimal Repair Rate for Word-Oriented Memories.", "DBLP authors": ["Jaeyong Chung", "Joonsung Park", "Jacob A. Abraham"], "year": 2013, "MAG papers": [{"PaperId": 2024567927, "PaperTitle": "a built in repair analyzer with optimal repair rate for word oriented memories", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip.", "DBLP authors": ["Yaoyao Ye", "Jiang Xu", "Xiaowen Wu", "Wei Zhang", "Xuan Wang", "Mahdi Nikdast", "Zhehui Wang", "Weichen Liu"], "year": 2013, "MAG papers": [{"PaperId": 2023981981, "PaperTitle": "system level modeling and analysis of thermal effects in optical networks on chip", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 53, "Affiliations": {"hong kong university of science and technology": 7.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "A Study of Tapered 3-D TSVs for Power and Thermal Integrity.", "DBLP authors": ["Aida Todri", "Sandip Kundu", "Patrick Girard", "Alberto Bosio", "Luigi Dilillo", "Arnaud Virazel"], "year": 2013, "MAG papers": [{"PaperId": 2077395645, "PaperTitle": "a study of tapered 3 d tsvs for power and thermal integrity", "Year": 2013, "CitationCount": 49, "EstimatedCitation": 79, "Affiliations": {"university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Improved Trace Buffer Observation via Selective Data Capture Using 2-D Compaction for Post-Silicon Debug.", "DBLP authors": ["Joon-Sung Yang", "Nur A. Touba"], "year": 2013, "MAG papers": [{"PaperId": 2014071060, "PaperTitle": "improved trace buffer observation via selective data capture using 2 d compaction for post silicon debug", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"intel": 1.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "AC-Plus Scan Methodology for Small Delay Testing and Characterization.", "DBLP authors": ["Tsung-Yeh Li", "Shi-Yu Huang", "Hsuan-Jung Hsu", "Chao-Wen Tzeng", "Chih-Tsun Huang", "Jing-Jia Liou", "Hsi-Pin Ma", "Po-Chiun Huang", "Jenn-Chyou Bor", "Ching-Cheng Tien", "Chi-Hu Wang", "Cheng-Wen Wu"], "year": 2013, "MAG papers": [{"PaperId": 1980288753, "PaperTitle": "ac plus scan methodology for small delay testing and characterization", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 10.0, "chung hua university": 2.0}}], "source": "ES"}, {"DBLP title": "A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects.", "DBLP authors": ["Marshnil Vipin Dave", "Mahavir Jain", "Maryam Shojaei Baghini", "Dinesh Kumar Sharma"], "year": 2013, "MAG papers": [{"PaperId": 1984991635, "PaperTitle": "a variation tolerant current mode signaling scheme for on chip interconnects", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"indian institutes of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Modeling and Analysis of Power Distribution Networks in 3-D ICs.", "DBLP authors": ["Xiang Hu", "Peng Du", "James F. Buckwalter", "Chung-Kuan Cheng"], "year": 2013, "MAG papers": [{"PaperId": 1986007488, "PaperTitle": "modeling and analysis of power distribution networks in 3 d ics", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california san diego": 3.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "A Low-Cost, Systematic Methodology for Soft Error Robustness of Logic Circuits.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2013, "MAG papers": [{"PaperId": 2079492534, "PaperTitle": "a low cost systematic methodology for soft error robustness of logic circuits", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Low Complexity Out-of-Order Issue Logic Using Static Circuits.", "DBLP authors": ["Siddhesh S. Mhambrey", "Satendra Kumar Maurya", "Lawrence T. Clark"], "year": 2013, "MAG papers": [{"PaperId": 2001489750, "PaperTitle": "low complexity out of order issue logic using static circuits", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Low Latency Systolic Montgomery Multiplier for Finite Field $GF(2^{m})$ Based on Pentanomials.", "DBLP authors": ["Jiafeng Xie", "Jianjun He", "Pramod Kumar Meher"], "year": 2013, "MAG papers": [{"PaperId": 2015158138, "PaperTitle": "low latency systolic montgomery multiplier for finite field gf 2 m based on pentanomials", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"institute for infocomm research singapore": 1.0, "central south university": 2.0}}], "source": "ES"}, {"DBLP title": "Power-Up Sequence Control for MTCMOS Designs.", "DBLP authors": ["Shi-Hao Chen", "Youn-Long Lin", "Mango Chia-Tso Chao"], "year": 2013, "MAG papers": [{"PaperId": 2124352950, "PaperTitle": "power up sequence control for mtcmos designs", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"global unichip corporation": 1.0, "national chiao tung university": 1.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Architecture and Design Flow for a Highly Efficient Structured ASIC.", "DBLP authors": ["S. Man Ho Ho", "Yanqing Ai", "Thomas Chun-Pong Chau", "Steve C. L. Yuen", "Oliver Chiu-sing Choy", "Philip Heng Wai Leong", "Kong-Pang Pun"], "year": 2013, "MAG papers": [{"PaperId": 2031937298, "PaperTitle": "architecture and design flow for a highly efficient structured asic", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"the chinese university of hong kong": 4.0, "university of sydney": 1.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "Secure Dual-Core Cryptoprocessor for Pairings Over Barreto-Naehrig Curves on FPGA Platform.", "DBLP authors": ["Santosh Ghosh", "Debdeep Mukhopadhyay", "Dipanwita Roy Chowdhury"], "year": 2013, "MAG papers": [{"PaperId": 2052736269, "PaperTitle": "secure dual core cryptoprocessor for pairings over barreto naehrig curves on fpga platform", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "In-Situ Method for TSV Delay Testing and Characterization Using Input Sensitivity Analysis.", "DBLP authors": ["Jhih-Wei You", "Shi-Yu Huang", "Yu-Hsiang Lin", "Meng-Hsiu Tsai", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2013, "MAG papers": [{"PaperId": 1964410717, "PaperTitle": "in situ method for tsv delay testing and characterization using input sensitivity analysis", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national tsing hua university": 5.0}}], "source": "ES"}, {"DBLP title": "Low-Resolution DAC-Driven Linearity Testing of Higher Resolution ADCs Using Polynomial Fitting Measurements.", "DBLP authors": ["Sehun Kook", "Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2013, "MAG papers": [{"PaperId": 2114504404, "PaperTitle": "low resolution dac driven linearity testing of higher resolution adcs using polynomial fitting measurements", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Error Tolerance Scheme for 3-D CMOS Imagers.", "DBLP authors": ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Cheng", "Cheng-Wen Wu"], "year": 2013, "MAG papers": [{"PaperId": 2136030971, "PaperTitle": "low cost error tolerance scheme for 3 d cmos imagers", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california santa barbara": 2.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Computing Two-Pattern Test Cubes for Transition Path Delay Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "MAG papers": [{"PaperId": 2163756398, "PaperTitle": "computing two pattern test cubes for transition path delay faults", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated Energy-Harvesting Photodiodes With Diffractive Storage Capacitance.", "DBLP authors": ["Erin G. Fong", "Nathaniel J. Guilar", "Travis Kleeburg", "Hai Pham", "Diego R. Yankelevich", "Rajeevan Amirtharajah"], "year": 2013, "MAG papers": [{"PaperId": 2162249881, "PaperTitle": "integrated energy harvesting photodiodes with diffractive storage capacitance", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of california davis": 6.0}}], "source": "ES"}, {"DBLP title": "Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool.", "DBLP authors": ["Levent Aksoy", "Cristiano Lazzari", "Eduardo Costa", "Paulo F. Flores", "Jos\u00e9 Monteiro"], "year": 2013, "MAG papers": [{"PaperId": 2062079713, "PaperTitle": "design of digit serial fir filters algorithms architectures and a cad tool", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"inesc id": 4.0}}], "source": "ES"}, {"DBLP title": "IR-Drop in On-Chip Power Distribution Networks of ICs With Nonuniform Power Consumption.", "DBLP authors": ["Josep Rius"], "year": 2013, "MAG papers": [{"PaperId": 2014966316, "PaperTitle": "ir drop in on chip power distribution networks of ics with nonuniform power consumption", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast Fixed-Outline 3-D IC Floorplanning With TSV Co-Placement.", "DBLP authors": ["Cha-Ru Li", "Wai-Kei Mak", "Ting-Chi Wang"], "year": 2013, "MAG papers": [{"PaperId": 1977384983, "PaperTitle": "fast fixed outline 3 d ic floorplanning with tsv co placement", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Reactivation Noise Suppression With Sleep Signal Slew Rate Modulation in MTCMOS Circuits.", "DBLP authors": ["Hailong Jiao", "Volkan Kursun"], "year": 2013, "MAG papers": [{"PaperId": 1985372938, "PaperTitle": "reactivation noise suppression with sleep signal slew rate modulation in mtcmos circuits", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Sub-mW $LC$ Dual-Input Injection-Locked Oscillator for Autonomous WBSNs.", "DBLP authors": ["Kwan Wai Li", "Ka Nang Leung", "Lincoln Lai Kan Leung"], "year": 2013, "MAG papers": [{"PaperId": 2071260491, "PaperTitle": "sub mw lc dual input injection locked oscillator for autonomous wbsns", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Constant Delay Logic Style.", "DBLP authors": ["Pierce Chuang", "David Li", "Manoj Sachdev"], "year": 2013, "MAG papers": [{"PaperId": 2136656113, "PaperTitle": "constant delay logic style", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology.", "DBLP authors": ["Sebastian H\u00f6ppner", "Holger Eisenreich", "Stephan Henker", "Dennis Walter", "Georg Ellguth", "Ren\u00e9 Sch\u00fcffny"], "year": 2013, "MAG papers": [{"PaperId": 2145442218, "PaperTitle": "a compact clock generator for heterogeneous gals mpsocs in 65 nm cmos technology", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Colpitts CMOS Quadrature VCO Using Direct Connection of Substrates for Coupling.", "DBLP authors": ["Emad Ebrahimi", "Sasan Naseh"], "year": 2013, "MAG papers": [{"PaperId": 2164955812, "PaperTitle": "a colpitts cmos quadrature vco using direct connection of substrates for coupling", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ferdowsi university of mashhad": 2.0}}], "source": "ES"}, {"DBLP title": "A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor.", "DBLP authors": ["Sewook Hwang", "Kyeong-Min Kim", "Jungmoon Kim", "Seon Wook Kim", "Chulwoo Kim"], "year": 2013, "MAG papers": [{"PaperId": 2088853572, "PaperTitle": "a self calibrated dll based clock generator for an energy aware eisc processor", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"korea university": 5.0}}], "source": "ES"}, {"DBLP title": "Clamping Virtual Supply Voltage of Power-Gated Circuits for Active Leakage Reduction and Gate-Oxide Reliability.", "DBLP authors": ["Abhishek A. Sinkar", "Taejoon Park", "Nam Sung Kim"], "year": 2013, "MAG papers": [{"PaperId": 2108969267, "PaperTitle": "clamping virtual supply voltage of power gated circuits for active leakage reduction and gate oxide reliability", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"daegu gyeongbuk institute of science and technology": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "10-bit 30-MS/s SAR ADC Using a Switchback Switching Method.", "DBLP authors": ["Guan-Ying Huang", "Soon-Jyh Chang", "Chun-Cheng Liu", "Ying-Zu Lin"], "year": 2013, "MAG papers": [{"PaperId": 2047193536, "PaperTitle": "10 bit 30 ms s sar adc using a switchback switching method", "Year": 2013, "CitationCount": 66, "EstimatedCitation": 101, "Affiliations": {"national cheng kung university": 4.0}}], "source": "ES"}, {"DBLP title": "Spur-Reduction Frequency Synthesizer Exploiting Randomly Selected PFD.", "DBLP authors": ["Te-Wen Liao", "Jun-Ren Su", "Chung-Chih Hung"], "year": 2013, "MAG papers": [{"PaperId": 2037418377, "PaperTitle": "spur reduction frequency synthesizer exploiting randomly selected pfd", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Gain-Enhanced Monolithic Charge Pump With Simultaneous Dynamic Gate and Substrate Control.", "DBLP authors": ["Xiwen Zhang", "Hoi Lee"], "year": 2013, "MAG papers": [{"PaperId": 2024251096, "PaperTitle": "gain enhanced monolithic charge pump with simultaneous dynamic gate and substrate control", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Embedding Repeaters in Silicon IPs for Cross-IP Interconnections.", "DBLP authors": ["Jinn-Shyan Wang", "Keng-Jui Chang", "Chingwei Yeh", "Shih-Chieh Chang"], "year": 2013, "MAG papers": [{"PaperId": 2157829536, "PaperTitle": "embedding repeaters in silicon ips for cross ip interconnections", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation.", "DBLP authors": ["Kanad Basu", "Prabhat Mishra"], "year": 2013, "MAG papers": [{"PaperId": 1981868262, "PaperTitle": "rats restoration aware trace signal selection for post silicon validation", "Year": 2013, "CitationCount": 55, "EstimatedCitation": 81, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes.", "DBLP authors": ["Feng Liang", "Luwen Zhang", "Shaochong Lei", "Guohe Zhang", "Kaile Gao", "Bin Liang"], "year": 2013, "MAG papers": [{"PaperId": 1988674287, "PaperTitle": "test patterns of multiple sic vectors theory and application in bist schemes", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"xi an jiaotong university": 6.0}}], "source": "ES"}, {"DBLP title": "Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops.", "DBLP authors": ["Ya-Ting Shyu", "Jai-Ming Lin", "Chun-Po Huang", "Cheng-Wu Lin", "Ying-Zu Lin", "Soon-Jyh Chang"], "year": 2013, "MAG papers": [{"PaperId": 2073039296, "PaperTitle": "effective and efficient approach for power reduction by using multi bit flip flops", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 79, "Affiliations": {"national cheng kung university": 6.0}}], "source": "ES"}, {"DBLP title": "135-MHz 258-K Gates VLSI Design for All-Intra H.264/AVC Scalable Video Encoder.", "DBLP authors": ["Gwo-Long Li", "Tzu-Yu Chen", "Meng-Wei Shen", "Meng-Hsun Wen", "Tian-Sheuan Chang"], "year": 2013, "MAG papers": [{"PaperId": 2077233007, "PaperTitle": "135 mhz 258 k gates vlsi design for all intra h 264 avc scalable video encoder", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis and Design of On-Chip Decoupling Capacitors.", "DBLP authors": ["Tasreen Charania", "Ajoy Opal", "Manoj Sachdev"], "year": 2013, "MAG papers": [{"PaperId": 1967779689, "PaperTitle": "analysis and design of on chip decoupling capacitors", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Accelerator for the Word-Matching Stage of BLASTN.", "DBLP authors": ["Yupeng Chen", "Bertil Schmidt", "Douglas L. Maskell"], "year": 2013, "MAG papers": [{"PaperId": 2006947318, "PaperTitle": "reconfigurable accelerator for the word matching stage of blastn", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of mainz": 1.0, "nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecturally Homogeneous Power-Performance Heterogeneous Multicore Systems.", "DBLP authors": ["Koushik Chakraborty", "Sanghamitra Roy"], "year": 2013, "MAG papers": [{"PaperId": 2159192157, "PaperTitle": "architecturally homogeneous power performance heterogeneous multicore systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"utah state university": 2.0}}], "source": "ES"}, {"DBLP title": "Active Filter-Based Hybrid On-Chip DC-DC Converter for Point-of-Load Voltage Regulation.", "DBLP authors": ["Sel\u00e7uk K\u00f6se", "Simon Tam", "Sally Pinzon", "Bruce McDermott", "Eby G. Friedman"], "year": 2013, "MAG papers": [{"PaperId": 2089296479, "PaperTitle": "active filter based hybrid on chip dc dc converter for point of load voltage regulation", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 63, "Affiliations": {"intel": 1.0, "university of rochester": 1.0, "university of south florida": 1.0, "eastman kodak company": 2.0}}], "source": "ES"}, {"DBLP title": "CusNoC: Fast Full-Chip Custom NoC Generation.", "DBLP authors": ["Katherine Shu-Min Li"], "year": 2013, "MAG papers": [{"PaperId": 2092929971, "PaperTitle": "cusnoc fast full chip custom noc generation", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "Cooperating Virtual Memory and Write Buffer Management for Flash-Based Storage Systems.", "DBLP authors": ["Liang Shi", "Jianhua Li", "Chun Jason Xue", "Xuehai Zhou"], "year": 2013, "MAG papers": [{"PaperId": 2161238215, "PaperTitle": "cooperating virtual memory and write buffer management for flash based storage systems", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"city university of hong kong": 1.0, "university of science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems.", "DBLP authors": ["Kai-Jiun Yang", "Shang-Ho Tsai", "Gene C. H. Chuang"], "year": 2013, "MAG papers": [{"PaperId": 2121602084, "PaperTitle": "mdc fft ifft processor with variable length for mimo ofdm systems", "Year": 2013, "CitationCount": 80, "EstimatedCitation": 123, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Current-Reused 2.4-GHz Direct-Modulation Transmitter With On-Chip Automatic Tuning.", "DBLP authors": ["Hesam Amir Aslanzadeh", "Erik John Pankratz", "Chinmaya Mishra", "Edgar S\u00e1nchez-Sinencio"], "year": 2013, "MAG papers": [{"PaperId": 2160449494, "PaperTitle": "current reused 2 4 ghz direct modulation transmitter with on chip automatic tuning", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"texas a m university": 2.0, "qualcomm": 1.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Adaptive Singular Value Decomposition Engine Design for High-Throughput MIMO-OFDM Systems.", "DBLP authors": ["Yen-Liang Chen", "Cheng-Zhou Zhan", "Ting-Jyun Jheng", "An-Yeu Wu"], "year": 2013, "MAG papers": [{"PaperId": 1991033876, "PaperTitle": "reconfigurable adaptive singular value decomposition engine design for high throughput mimo ofdm systems", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"national taiwan university": 4.0}}, {"PaperId": 2998338873, "PaperTitle": "reconfigurable adaptive singular value decomposition engine design for high throughput mimo ofdm systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2013, "MAG papers": [{"PaperId": 2164610260, "PaperTitle": "the lut sr family of uniform random number generators for fpga architectures", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring the Use of Emerging Nonvolatile Memory Technologies in Future FPGAs.", "DBLP authors": ["Yangyang Pan", "Yiran Li", "Hongbin Sun", "Wei Xu", "Nanning Zheng", "Tong Zhang"], "year": 2013, "MAG papers": [{"PaperId": 2073074758, "PaperTitle": "exploring the use of emerging nonvolatile memory technologies in future fpgas", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"rensselaer polytechnic institute": 3.0, "xi an jiaotong university": 2.0, "marvell technology group": 1.0}}], "source": "ES"}, {"DBLP title": "Broadside and Skewed-Load Tests Under Primary Input Constraints.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "MAG papers": [{"PaperId": 1975893824, "PaperTitle": "broadside and skewed load tests under primary input constraints", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Supply Noise Suppression by Triple-Well Structure.", "DBLP authors": ["Yasuhiro Ogasahara", "Masanori Hashimoto", "Toshiki Kanamoto", "Takao Onoye"], "year": 2013, "MAG papers": [{"PaperId": 1994259229, "PaperTitle": "supply noise suppression by triple well structure", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"osaka university": 2.0}}], "source": "ES"}, {"DBLP title": "Software-Based Self Test Methodology for On-Line Testing of L1 Caches in Multithreaded Multicore Architectures.", "DBLP authors": ["Giorgos Theodorou", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2013, "MAG papers": [{"PaperId": 2156272194, "PaperTitle": "software based self test methodology for on line testing of l1 caches in multithreaded multicore architectures", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national and kapodistrian university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs.", "DBLP authors": ["Supriya Karmakar", "John A. Chandy", "Faquir C. Jain"], "year": 2013, "MAG papers": [{"PaperId": 1982498481, "PaperTitle": "design of ternary logic combinational circuits based on quantum dot gate fets", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "Parametric DFM Solution for Analog Circuits: Electrical-Driven Hotspot Detection, Analysis, and Correction Flow.", "DBLP authors": ["Haitham Eissa", "Rami Fathy Salem", "Ahmed Arafa", "Sherif Hany", "Abdelrahman ElMously", "Mohamed Dessouky", "David Nairn", "Mohab H. Anis"], "year": 2013, "MAG papers": [{"PaperId": 1987937249, "PaperTitle": "parametric dfm solution for analog circuits electrical driven hotspot detection analysis and correction flow", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mentor graphics": 6.0, "university of waterloo": 1.0, "american university in cairo": 1.0}}], "source": "ES"}, {"DBLP title": "Unified Capture Scheme for Small Delay Defect Detection and Aging Prediction.", "DBLP authors": ["Song Jin", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2013, "MAG papers": [{"PaperId": 1987212007, "PaperTitle": "unified capture scheme for small delay defect detection and aging prediction", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Novel MIMO Detection Algorithm for High-Order Constellations in the Complex Domain.", "DBLP authors": ["Mojtaba Mahdavi", "Mahdi Shabany"], "year": 2013, "MAG papers": [{"PaperId": 1988674361, "PaperTitle": "novel mimo detection algorithm for high order constellations in the complex domain", "Year": 2013, "CitationCount": 42, "EstimatedCitation": 59, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "High-Throughput 0.13-\u00b5m CMOS Lattice Reduction Core Supporting 880 Mb/s Detection.", "DBLP authors": ["Mahdi Shabany", "Ameer Youssef", "P. Glenn Gulak"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout.", "DBLP authors": ["Dae Hyun Kim", "Krit Athikulwongse", "Sung Kyu Lim"], "year": 2013, "MAG papers": [{"PaperId": 2130923737, "PaperTitle": "study of through silicon via impact on the 3 d stacked ic layout", "Year": 2013, "CitationCount": 49, "EstimatedCitation": 312, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design of Hardware Function Evaluators Using Low-Overhead Nonuniform Segmentation With Address Remapping.", "DBLP authors": ["Shen-Fu Hsiao", "Hou-Jen Ko", "Yu-Ling Tseng", "Wen-Liang Huang", "Shin-Hung Lin", "Chia-Sheng Wen"], "year": 2013, "MAG papers": [{"PaperId": 2073256350, "PaperTitle": "design of hardware function evaluators using low overhead nonuniform segmentation with address remapping", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national sun yat sen university": 5.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical Functional Yield Estimation and Enhancement of CNFET-Based VLSI Circuits.", "DBLP authors": ["Behnam Ghavami", "Mohsen Raji", "Hossein Pedram", "Massoud Pedram"], "year": 2013, "MAG papers": [{"PaperId": 2169882102, "PaperTitle": "statistical functional yield estimation and enhancement of cnfet based vlsi circuits", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"amirkabir university of technology": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Theoretical Modeling of Elliptic Curve Scalar Multiplier on LUT-Based FPGAs for Area and Speed.", "DBLP authors": ["Sujoy Sinha Roy", "Chester Rebeiro", "Debdeep Mukhopadhyay"], "year": 2013, "MAG papers": [{"PaperId": 2152910750, "PaperTitle": "theoretical modeling of elliptic curve scalar multiplier on lut based fpgas for area and speed", "Year": 2013, "CitationCount": 43, "EstimatedCitation": 55, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Architecture for Real-Time Nonparametric Probability Density Function Estimation.", "DBLP authors": ["Suhaib A. Fahmy", "A. R. Mohan"], "year": 2013, "MAG papers": [{"PaperId": 2045081039, "PaperTitle": "architecture for real time nonparametric probability density function estimation", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "1.2-mW Online Learning Mixed-Mode Intelligent Inference Engine for Low-Power Real-Time Object Recognition Processor.", "DBLP authors": ["Jinwook Oh", "Seungjin Lee", "Hoi-Jun Yoo"], "year": 2013, "MAG papers": [{"PaperId": 2054925998, "PaperTitle": "1 2 mw online learning mixed mode intelligent inference engine for low power real time object recognition processor", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates.", "DBLP authors": ["Ali Peiravi", "Mohammad Asyaei"], "year": 2013, "MAG papers": [{"PaperId": 2043620677, "PaperTitle": "current comparison based domino new low leakage high speed domino circuit for wide fan in gates", "Year": 2013, "CitationCount": 59, "EstimatedCitation": 91, "Affiliations": {"ferdowsi university of mashhad": 2.0}}], "source": "ES"}, {"DBLP title": "Symbolic Moment Computation for Statistical Analysis of Large Interconnect Networks.", "DBLP authors": ["Zhigang Hao", "Guoyong Shi", "Sheldon X.-D. Tan", "Esteban Tlelo-Cuautle"], "year": 2013, "MAG papers": [{"PaperId": 2059710735, "PaperTitle": "symbolic moment computation for statistical analysis of large interconnect networks", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"shanghai jiao tong university": 2.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Uncorrelated Power Supply Noise and Ground Bounce Consideration for Test Pattern Generation.", "DBLP authors": ["Aida Todri", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel"], "year": 2013, "MAG papers": [{"PaperId": 2095303233, "PaperTitle": "uncorrelated power supply noise and ground bounce consideration for test pattern generation", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "C-Based Complex Event Processing on Reconfigurable Hardware.", "DBLP authors": ["Hiroaki Inoue", "Takashi Takenaka", "Masato Motomura"], "year": 2013, "MAG papers": [{"PaperId": 1978087530, "PaperTitle": "c based complex event processing on reconfigurable hardware", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nec": 2.0, "hokkaido university": 1.0}}], "source": "ES"}, {"DBLP title": "Reduced-Complexity LCC Reed-Solomon Decoder Based on Unified Syndrome Computation.", "DBLP authors": ["Wei Zhang", "Hao Wang", "Boyang Pan"], "year": 2013, "MAG papers": [{"PaperId": 2013867866, "PaperTitle": "reduced complexity lcc reed solomon decoder based on unified syndrome computation", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"tianjin university": 3.0}}], "source": "ES"}, {"DBLP title": "Subthreshold Dual Mode Logic.", "DBLP authors": ["Asaf Kaizerman", "Sagi Fisher", "Alexander Fish"], "year": 2013, "MAG papers": [{"PaperId": 2127656032, "PaperTitle": "subthreshold dual mode logic", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 61, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Power Network Optimization Based on Link Breaking Methodology.", "DBLP authors": ["Renatas Jakushokas", "Eby G. Friedman"], "year": 2013, "MAG papers": [{"PaperId": 2063043587, "PaperTitle": "power network optimization based on link breaking methodology", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms.", "DBLP authors": ["Paul N. Whatmough", "Shidhartha Das", "David M. Bull", "Izzat Darwazeh"], "year": 2013, "MAG papers": [{"PaperId": 2076344933, "PaperTitle": "circuit level timing error tolerance for low power dsp filters and transforms", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 69, "Affiliations": {"university college london": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware Variability-Aware Duty Cycling for Embedded Sensors.", "DBLP authors": ["Lucas Francisco Wanner", "Charwak Apte", "Rahul Balani", "Puneet Gupta", "Mani B. Srivastava"], "year": 2013, "MAG papers": [{"PaperId": 2099743021, "PaperTitle": "hardware variability aware duty cycling for embedded sensors", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california los angeles": 3.0, "oracle corporation": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "MAEPER: Matching Access and Error Patterns With Error-Free Resource for Low Vcc L1 Cache.", "DBLP authors": ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn", "Kangmin Lee"], "year": 2013, "MAG papers": [{"PaperId": 2010594994, "PaperTitle": "maeper matching access and error patterns with error free resource for low vcc l1 cache", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"pohang university of science and technology": 3.0, "samsung": 1.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Repairing Digital System With Unified Recovery Process Inspired by Endocrine Cellular Communication.", "DBLP authors": ["Isaak Yang", "Sung Hoon Jung", "Kwang-Hyun Cho"], "year": 2013, "MAG papers": [{"PaperId": 2027057946, "PaperTitle": "self repairing digital system with unified recovery process inspired by endocrine cellular communication", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"kaist": 2.0, "hansung university": 1.0}}], "source": "ES"}, {"DBLP title": "Dual-Level Adaptive Supply Voltage System for Variation Resilience.", "DBLP authors": ["Kyu-Nam Shim", "Jiang Hu", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2013, "MAG papers": [{"PaperId": 2006413133, "PaperTitle": "dual level adaptive supply voltage system for variation resilience", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router.", "DBLP authors": ["Chaochao Feng", "Zhonghai Lu", "Axel Jantsch", "Minxuan Zhang", "Zuocheng Xing"], "year": 2013, "MAG papers": [{"PaperId": 2045767093, "PaperTitle": "addressing transient and permanent faults in noc with efficient fault tolerant deflection router", "Year": 2013, "CitationCount": 70, "EstimatedCitation": 104, "Affiliations": {"national university of defense technology": 3.0}}], "source": "ES"}, {"DBLP title": "Combined Architecture/Algorithm Approach to Fast FPGA Routing.", "DBLP authors": ["Marcel Gort", "Jason Helge Anderson"], "year": 2013, "MAG papers": [{"PaperId": 1972437065, "PaperTitle": "combined architecture algorithm approach to fast fpga routing", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "IsoNet: Hardware-Based Job Queue Management for Many-Core Architectures.", "DBLP authors": ["Junghee Lee", "Chrysostomos Nicopoulos", "Hyung Gyu Lee", "Shreepad Panth", "Sung Kyu Lim", "Jongman Kim"], "year": 2013, "MAG papers": [{"PaperId": 1991220244, "PaperTitle": "isonet hardware based job queue management for many core architectures", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 4.0, "university of cyprus": 1.0, "daegu university": 1.0}}], "source": "ES"}, {"DBLP title": "Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory.", "DBLP authors": ["Jingtong Hu", "Chun Jason Xue", "Qingfeng Zhuge", "Wei-Che Tseng", "Edwin Hsing-Mean Sha"], "year": 2013, "MAG papers": [{"PaperId": 2111435398, "PaperTitle": "data allocation optimization for hybrid scratch pad memory with sram and nonvolatile memory", "Year": 2013, "CitationCount": 59, "EstimatedCitation": 66, "Affiliations": {"city university of hong kong": 1.0, "university of texas at dallas": 3.0, "chongqing university": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Signal Selection for Post-Silicon Debug.", "DBLP authors": ["Eddie Hung", "Steven J. E. Wilton"], "year": 2013, "MAG papers": [{"PaperId": 2044605272, "PaperTitle": "scalable signal selection for post silicon debug", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Per-Device Adaptive Test for Analog/RF Circuits Using Entropy-Based Process Monitoring.", "DBLP authors": ["Ender Yilmaz", "Sule Ozev", "Kenneth M. Butler"], "year": 2013, "MAG papers": [{"PaperId": 2161832017, "PaperTitle": "per device adaptive test for analog rf circuits using entropy based process monitoring", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"arizona state university": 2.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Crosstalk- and Process Variations-Aware High-Quality Tests for Small-Delay Defects.", "DBLP authors": ["Ke Peng", "Mahmut Yilmaz", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"], "year": 2013, "MAG papers": [{"PaperId": 2075060462, "PaperTitle": "crosstalk and process variations aware high quality tests for small delay defects", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of connecticut": 1.0, "duke university": 1.0, "freescale semiconductor": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Asynchronous Fine-Grain Power-Gated Logic.", "DBLP authors": ["Meng-Chou Chang", "Wei-Hsiang Chang"], "year": 2013, "MAG papers": [{"PaperId": 2018430360, "PaperTitle": "asynchronous fine grain power gated logic", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national changhua university of education": 2.0}}], "source": "ES"}, {"DBLP title": "All-Digital Fast-Locking Pulsewidth-Control Circuit With Programmable Duty Cycle.", "DBLP authors": ["Jun-Ren Su", "Te-Wen Liao", "Chung-Chih Hung"], "year": 2013, "MAG papers": [{"PaperId": 1972262527, "PaperTitle": "all digital fast locking pulsewidth control circuit with programmable duty cycle", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Implementation of Reconfigurable Warped Digital Filters With Variable Low-Pass, High-Pass, Bandpass, and Bandstop Responses.", "DBLP authors": ["Sumit Jagdish Darak", "A. Prasad Vinod", "Edmund Ming-Kit Lai"], "year": 2013, "MAG papers": [{"PaperId": 1970355389, "PaperTitle": "efficient implementation of reconfigurable warped digital filters with variable low pass high pass bandpass and bandstop responses", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"nanyang technological university": 2.0, "massey university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast Scan-Chain Ordering for 3-D-IC Designs Under Through-Silicon-Via (TSV) Constraints.", "DBLP authors": ["Christina C.-H. Liao", "Allen W.-T. Chen", "Louis Y.-Z. Lin", "Charles H.-P. Wen"], "year": 2013, "MAG papers": [{"PaperId": 2081997938, "PaperTitle": "fast scan chain ordering for 3 d ic designs under through silicon via tsv constraints", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Minimizing Energy of Integer Unit by Higher Voltage Flip-Flop: VDDmin-Aware Dual Supply Voltage Technique.", "DBLP authors": ["Hiroshi Fuketa", "Koji Hirairi", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Nonvolatile Nanopipelining Logic Using Multiferroic Single-Domain Nanomagnets.", "DBLP authors": ["Yalcin Yilmaz", "Pinaki Mazumder"], "year": 2013, "MAG papers": [{"PaperId": 2069952024, "PaperTitle": "nonvolatile nanopipelining logic using multiferroic single domain nanomagnets", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Impact of III-V and Ge Devices on Circuit Performance.", "DBLP authors": ["Jeongha Park", "Saeroonter Oh", "Soyoung Kim", "H.-S. Philip Wong", "S. Simon Wong"], "year": 2013, "MAG papers": [{"PaperId": 2021981889, "PaperTitle": "impact of iii v and ge devices on circuit performance", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stanford university": 3.0, "sungkyunkwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Design of Testable Reversible Sequential Circuits.", "DBLP authors": ["Himanshu Thapliyal", "Nagarajan Ranganathan", "Saurabh Kotiyal"], "year": 2013, "MAG papers": [{"PaperId": 1988422312, "PaperTitle": "design of testable reversible sequential circuits", "Year": 2013, "CitationCount": 106, "EstimatedCitation": 148, "Affiliations": {"university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "Test Path Selection for Capturing Delay Failures Under Statistical Timing Model.", "DBLP authors": ["Zijian He", "Tao Lv", "Huawei Li", "Xiaowei Li"], "year": 2013, "MAG papers": [{"PaperId": 2033403514, "PaperTitle": "test path selection for capturing delay failures under statistical timing model", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors.", "DBLP authors": ["Ying Zhang", "Huawei Li", "Xiaowei Li"], "year": 2013, "MAG papers": [{"PaperId": 2105522986, "PaperTitle": "automatic test program generation using executing trace based constraint extraction for embedded processors", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Piecewise Linear Modulation Technique for Spread Spectrum Clock Generation.", "DBLP authors": ["Minyoung Song", "Sunghoon Ahn", "Inhwa Jung", "Yongtae Kim", "Chulwoo Kim"], "year": 2013, "MAG papers": [{"PaperId": 2004488812, "PaperTitle": "piecewise linear modulation technique for spread spectrum clock generation", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"korea university": 5.0}}], "source": "ES"}, {"DBLP title": "Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-Line Buffer.", "DBLP authors": ["Ting-Chi Tong", "Yun-Nan Chang"], "year": 2013, "MAG papers": [{"PaperId": 1989653220, "PaperTitle": "efficient vector graphics rasterization accelerator using optimized scan line buffer", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national sun yat sen university": 2.0}}], "source": "ES"}, {"DBLP title": "Write Current Self-Configuration Scheme for MRAM Yield Improvement.", "DBLP authors": ["Ching-Yi Chen", "Sheng-Hung Wang", "Cheng-Wen Wu"], "year": 2013, "MAG papers": [{"PaperId": 1992247641, "PaperTitle": "write current self configuration scheme for mram yield improvement", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture.", "DBLP authors": ["Oguzhan Atak", "Abdullah Atalar"], "year": 2013, "MAG papers": [{"PaperId": 2027994226, "PaperTitle": "bilrc an execution triggered coarse grained reconfigurable architecture", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"bilkent university": 2.0}}], "source": "ES"}, {"DBLP title": "Fault-Tolerant Embedded-Memory Strategy for Baseband Signal Processing Systems.", "DBLP authors": ["Vadim Smolyakov", "P. Glenn Gulak", "Timothy Gallagher", "Curtis Ling"], "year": 2013, "MAG papers": [{"PaperId": 2101242878, "PaperTitle": "fault tolerant embedded memory strategy for baseband signal processing systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"maxlinear": 2.0, "university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Collaborative Multiobjective Global Routing.", "DBLP authors": ["Hamid Shojaei", "Azadeh Davoodi", "Twan Basten"], "year": 2013, "MAG papers": [{"PaperId": 2018289785, "PaperTitle": "collaborative multiobjective global routing", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"eindhoven university of technology": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Digital Signal Processing via Voltage-Overscaling-Based Residue Number System.", "DBLP authors": ["Jienan Chen", "Jianhao Hu"], "year": 2013, "MAG papers": [{"PaperId": 2087114937, "PaperTitle": "energy efficient digital signal processing via voltage overscaling based residue number system", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 51, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "IEEE 1500 Compatible Multilevel Maximal Concurrent Interconnect Test.", "DBLP authors": ["Katherine Shu-Min Li", "Yi-Yu Liao"], "year": 2013, "MAG papers": [{"PaperId": 2170706925, "PaperTitle": "ieee 1500 compatible multilevel maximal concurrent interconnect test", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national sun yat sen university": 2.0}}], "source": "ES"}, {"DBLP title": "Block-Circulant RS-LDPC Code: Code Construction and Efficient Decoder Design.", "DBLP authors": ["Seong-In Hwang", "Hanho Lee"], "year": 2013, "MAG papers": [{"PaperId": 2102467175, "PaperTitle": "block circulant rs ldpc code code construction and efficient decoder design", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"inha university": 2.0}}], "source": "ES"}, {"DBLP title": "Enhanced Secure Architecture for Joint Action Test Group Systems.", "DBLP authors": ["Luke Pierce", "Spyros Tragoudas"], "year": 2013, "MAG papers": [{"PaperId": 2061551573, "PaperTitle": "enhanced secure architecture for joint action test group systems", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"southern illinois university carbondale": 2.0}}], "source": "ES"}, {"DBLP title": "Throughput/Resource-Efficient Reconfigurable Processor for Multimedia Applications.", "DBLP authors": ["Sohan Purohit", "Sai Rahul Chalamalasetti", "Martin Margala", "Wim Vanderbauwhede"], "year": 2013, "MAG papers": [{"PaperId": 2111813247, "PaperTitle": "throughput resource efficient reconfigurable processor for multimedia applications", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of massachusetts lowell": 3.0, "university of glasgow": 1.0}}], "source": "ES"}, {"DBLP title": "Error Rate-Based Wear-Leveling for nand Flash Memory at Highly Scaled Technology Nodes.", "DBLP authors": ["Yangyang Pan", "Guiqiang Dong", "Tong Zhang"], "year": 2013, "MAG papers": [{"PaperId": 2155021765, "PaperTitle": "error rate based wear leveling for nand flash memory at highly scaled technology nodes", "Year": 2013, "CitationCount": 42, "EstimatedCitation": 56, "Affiliations": {"rensselaer polytechnic institute": 3.0}}], "source": "ES"}, {"DBLP title": "Reduced Power Transition Fault Test Sets for Circuits With Independent Scan Chain Modes.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "MAG papers": [{"PaperId": 1994591395, "PaperTitle": "reduced power transition fault test sets for circuits with independent scan chain modes", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Transition Fault Simulation Considering Broadside Tests as Partially-Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "MAG papers": [{"PaperId": 2098619475, "PaperTitle": "transition fault simulation considering broadside tests as partially functional broadside tests", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Fault Demotion Using Reconfigurable Slack (FaDReS).", "DBLP authors": ["Naveed Imran", "Jooheung Lee", "Ronald F. DeMara"], "year": 2013, "MAG papers": [{"PaperId": 1970273913, "PaperTitle": "fault demotion using reconfigurable slack fadres", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 64, "Affiliations": {"hongik university": 1.0, "university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "ADDLL for Clock-Deskew Buffer in High-Performance SoCs.", "DBLP authors": ["Jung-Hyun Park", "Dong-Hoon Jung", "Kyungho Ryu", "Seong-Ook Jung"], "year": 2013, "MAG papers": [{"PaperId": 2106042087, "PaperTitle": "addll for clock deskew buffer in high performance socs", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"yonsei university": 4.0}}], "source": "ES"}, {"DBLP title": "Board- and Chip-Aware Package Wire Planning.", "DBLP authors": ["Ren-Jie Lee", "Hsin-Wu Hsu", "Hung-Ming Chen"], "year": 2013, "MAG papers": [{"PaperId": 1972378464, "PaperTitle": "board and chip aware package wire planning", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"novatek": 1.0, "tsmc": 1.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Multilevel Vectorless Power Grid Voltage Integrity Verification.", "DBLP authors": ["Zhuo Feng"], "year": 2013, "MAG papers": [{"PaperId": 2067367102, "PaperTitle": "scalable multilevel vectorless power grid voltage integrity verification", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Power Mapping of Integrated Circuits Using AC-Based Thermography.", "DBLP authors": ["Abdullah Nazma Nowroz", "Gary Woods", "Sherief Reda"], "year": 2013, "MAG papers": [{"PaperId": 2093521716, "PaperTitle": "power mapping of integrated circuits using ac based thermography", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"brown university": 2.0, "rice university": 1.0}}], "source": "ES"}, {"DBLP title": "Nanomagnetic Logic Microprocessor: Hierarchical Power Model.", "DBLP authors": ["Marco Vacca", "Mariagrazia Graziano", "Maurizio Zamboni"], "year": 2013, "MAG papers": [{"PaperId": 2027152886, "PaperTitle": "nanomagnetic logic microprocessor hierarchical power model", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Design Methodology for Power Efficiency Optimization of High-Speed Equalized-Electrical I/O Architectures.", "DBLP authors": ["Arun Palaniappan", "Samuel Palermo"], "year": 2013, "MAG papers": [{"PaperId": 1995853912, "PaperTitle": "a design methodology for power efficiency optimization of high speed equalized electrical i o architectures", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"broadcom": 1.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects.", "DBLP authors": ["Jacob Postman", "Tushar Krishna", "Christopher Edmonds", "Li-Shiuan Peh", "Patrick Chiang"], "year": 2013, "MAG papers": [{"PaperId": 2126630144, "PaperTitle": "swift a low power network on chip implementing the token flow control router architecture with swing reduced interconnects", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"massachusetts institute of technology": 2.0, "microsoft": 1.0, "oregon state university": 2.0}}], "source": "ES"}, {"DBLP title": "Soft-Start Method With Small Capacitor Charged by Pulse Current and Gain-Degeneration Error Amplifier for On-Chip DC-DC Power Converters.", "DBLP authors": ["Hongyi Wang", "Yanzhao Ma", "Jun Cheng"], "year": 2013, "MAG papers": [{"PaperId": 1966119080, "PaperTitle": "soft start method with small capacitor charged by pulse current and gain degeneration error amplifier for on chip dc dc power converters", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"xi an jiaotong university": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Scan-Chain-Based Technique to Recover Multiple Errors in TMR Systems.", "DBLP authors": ["Mojtaba Ebrahimi", "Seyed Ghassem Miremadi", "Hossein Asadi", "Mahdi Fazeli"], "year": 2013, "MAG papers": [{"PaperId": 2070280483, "PaperTitle": "low cost scan chain based technique to recover multiple errors in tmr systems", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"sharif university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Litho-Friendly Decomposition Method for Self-Aligned Double Patterning.", "DBLP authors": ["Minoo Mirsaeedi", "Andres J. Torres", "Mohab H. Anis"], "year": 2013, "MAG papers": [{"PaperId": 2117336505, "PaperTitle": "litho friendly decomposition method for self aligned double patterning", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mentor graphics": 1.0, "university of waterloo": 1.0, "american university in cairo": 1.0}}], "source": "ES"}, {"DBLP title": "Low Propagation Delay Load-Balanced 4 \u00d7 4 Switch Fabric IC in 0.13-\u00b5m CMOS Technology.", "DBLP authors": ["Ching-Te Chiu", "Yu-Hao Hsu", "Wei-Chih Lai", "Jen-Ming Wu", "Shawn S. H. Hsu", "Yang-Syu Lin", "Fanta Chen", "Min-Sheng Kao", "Yarsun Hsu"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Floating Gate-Based Field Programmable Mixed-Signal Array.", "DBLP authors": ["Richard B. Wunderlich", "Farhan Adil", "Paul E. Hasler"], "year": 2013, "MAG papers": [{"PaperId": 1975936798, "PaperTitle": "floating gate based field programmable mixed signal array", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of a Low-Complexity Symbol Detector for Sparse Channels.", "DBLP authors": ["Yanjie Peng", "Xinming Huang", "Andrew G. Klein", "Kai Zhang"], "year": 2013, "MAG papers": [{"PaperId": 2016347665, "PaperTitle": "design and implementation of a low complexity symbol detector for sparse channels", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Cross-Coupled Current Conveyor Based CMOS Transimpedance Amplifier for Broadband Data Transmission.", "DBLP authors": ["Dandan Chen", "Kiat Seng Yeo", "Xiaomeng Shi", "Manh Anh Do", "Chirn Chye Boon", "Wei Meng Lim"], "year": 2013, "MAG papers": [{"PaperId": 2040733509, "PaperTitle": "cross coupled current conveyor based cmos transimpedance amplifier for broadband data transmission", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"nanyang technological university": 6.0}}], "source": "ES"}, {"DBLP title": "Fast Thermal Analysis on GPU for 3D ICs With Integrated Microchannel Cooling.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2013, "MAG papers": [{"PaperId": 2031693084, "PaperTitle": "fast thermal analysis on gpu for 3d ics with integrated microchannel cooling", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 64, "Affiliations": {"texas a m university": 1.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration.", "DBLP authors": ["Li Li", "Ken Choi", "Haiqing Nan"], "year": 2013, "MAG papers": [{"PaperId": 1977265645, "PaperTitle": "activity driven fine grained clock gating and run time power gating integration", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"illinois institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient RNS Implementation of Elliptic Curve Point Multiplication Over ${\\rm GF}(p)$.", "DBLP authors": ["Mohammad Esmaeildoust", "Dimitrios Schinianakis", "Hamid Javashi", "Thanos Stouraitis", "Keivan Navi"], "year": 2013, "MAG papers": [{"PaperId": 1965469050, "PaperTitle": "efficient rns implementation of elliptic curve point multiplication over rm gf p", "Year": 2013, "CitationCount": 53, "EstimatedCitation": 84, "Affiliations": {"university of patras": 2.0, "shahid beheshti university": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Power Correlation for IEEE 802.16 OFDM Synchronization on FPGA.", "DBLP authors": ["Thinh Hung Pham", "Suhaib A. Fahmy", "Ian Vince McLoughlin"], "year": 2013, "MAG papers": [{"PaperId": 2010747979, "PaperTitle": "low power correlation for ieee 802 16 ofdm synchronization on fpga", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept.", "DBLP authors": ["Bosco Leung"], "year": 2013, "MAG papers": [{"PaperId": 2050911174, "PaperTitle": "design and analysis of saturated ring oscillators based on the random mid point voltage concept", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Technique for Efficient Evaluation of SRAM Timing Failure.", "DBLP authors": ["Masood Qazi", "Mehul Tikekar", "Lara Dolecek", "Devavrat Shah", "Anantha P. Chandrakasan"], "year": 2013, "MAG papers": [{"PaperId": 2040720842, "PaperTitle": "technique for efficient evaluation of sram timing failure", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 4.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Crosstalk-Canceling Multimode Interconnect Using Transmitter Encoding.", "DBLP authors": ["HoonSeok Kim", "Chanyoun Won", "Paul D. Franzon"], "year": 2013, "MAG papers": [{"PaperId": 2001001288, "PaperTitle": "crosstalk canceling multimode interconnect using transmitter encoding", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "New Approach to VLSI Buffer Modeling, Considering Overshooting Effect.", "DBLP authors": ["Milad Mehri", "Mohammad Hossein Mazaheri Kouhani", "Nasser Masoumi", "Reza Sarvari"], "year": 2013, "MAG papers": [{"PaperId": 2154608845, "PaperTitle": "new approach to vlsi buffer modeling considering overshooting effect", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of tehran": 3.0, "sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors.", "DBLP authors": ["Guoqing Deng", "Chunhong Chen"], "year": 2013, "MAG papers": [{"PaperId": 2062406082, "PaperTitle": "binary multiplication using hybrid mos and multi gate single electron transistors", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of windsor": 2.0}}], "source": "ES"}, {"DBLP title": "Area Efficient ROM-Embedded SRAM Cache.", "DBLP authors": ["Dongsoo Lee", "Kaushik Roy"], "year": 2013, "MAG papers": [{"PaperId": 2019608217, "PaperTitle": "area efficient rom embedded sram cache", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "PWM Control Architecture With Constant Cycle Frequency Hopping and Phase Chopping for Spur-Free Operation in Buck Regulators.", "DBLP authors": ["Chengwu Tao", "Ayman A. Fayed"], "year": 2013, "MAG papers": [{"PaperId": 2171683340, "PaperTitle": "pwm control architecture with constant cycle frequency hopping and phase chopping for spur free operation in buck regulators", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Sub-1-V Fast-Response Hysteresis-Controlled CMOS Buck Converter Using Adaptive Ramp Techniques.", "DBLP authors": ["Jiann-Jong Chen", "Ming-Xiang Lu", "Tse-Hsu Wu", "Yuh-Shyan Hwang"], "year": 2013, "MAG papers": [{"PaperId": 2074156681, "PaperTitle": "sub 1 v fast response hysteresis controlled cmos buck converter using adaptive ramp techniques", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national taipei university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Boostable Repeater Design for Variation Resilience in VLSI Interconnects.", "DBLP authors": ["Kyu-Nam Shim", "Jiang Hu"], "year": 2013, "MAG papers": [{"PaperId": 2087201399, "PaperTitle": "boostable repeater design for variation resilience in vlsi interconnects", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs).", "DBLP authors": ["Yoonmyung Lee", "Daeyeon Kim", "Jin Cai", "Isaac Lauer", "Leland Chang", "Steven J. Koester", "David T. Blaauw", "Dennis Sylvester"], "year": 2013, "MAG papers": [{"PaperId": 1976684984, "PaperTitle": "low power circuit analysis and design based on heterojunction tunneling transistors hetts", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 145, "Affiliations": {"ibm": 3.0, "university of minnesota": 1.0, "university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Effects of Using Advanced Cooling Systems on the Overall Power Consumption of Processors.", "DBLP authors": ["Won Ho Park", "Chih-Kong Ken Yang"], "year": 2013, "MAG papers": [{"PaperId": 2047033197, "PaperTitle": "effects of using advanced cooling systems on the overall power consumption of processors", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "RegularRoute: An Efficient Detailed Router Applying Regular Routing Patterns.", "DBLP authors": ["Yanheng Zhang", "Chris Chu"], "year": 2013, "MAG papers": [{"PaperId": 2022373121, "PaperTitle": "regularroute an efficient detailed router applying regular routing patterns", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Variable-Pipeline-Stage Router.", "DBLP authors": ["Chun-Yi Lee", "Niraj K. Jha"], "year": 2013, "MAG papers": [{"PaperId": 1976090756, "PaperTitle": "variable pipeline stage router", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Slew-Rate Monitoring Circuit for On-Chip Process Variation Detection.", "DBLP authors": ["Amlan Ghosh", "Rahul M. Rao", "Jae-Joon Kim", "Ching-Te Chuang", "Richard B. Brown"], "year": 2013, "MAG papers": [{"PaperId": 2041052995, "PaperTitle": "slew rate monitoring circuit for on chip process variation detection", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national chiao tung university": 1.0, "advanced micro devices": 1.0, "ibm": 2.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Featuring Efficient Embedded Logic.", "DBLP authors": ["Kalarikkal Absel", "Lijo Manuel", "R. K. Kavitha"], "year": 2013, "MAG papers": [{"PaperId": 2036857068, "PaperTitle": "low power dual dynamic node pulsed hybrid flip flop featuring efficient embedded logic", "Year": 2013, "CitationCount": 44, "EstimatedCitation": 76, "Affiliations": {"broadcom": 1.0, "national institute of technology tiruchirappalli": 1.0}}], "source": "ES"}, {"DBLP title": "On Test Compaction of Broadside and Skewed-Load Test Cubes.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "MAG papers": [{"PaperId": 2036584993, "PaperTitle": "on test compaction of broadside and skewed load test cubes", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Concurrent Path Selection Algorithm in Statistical Timing Analysis.", "DBLP authors": ["Jaeyong Chung", "Jacob A. Abraham"], "year": 2013, "MAG papers": [{"PaperId": 2000688936, "PaperTitle": "concurrent path selection algorithm in statistical timing analysis", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "2.4-GHz 10-Mb/s BFSK Embedded Transmitter With a Stacked-LC DCO for Wireless Testing Systems.", "DBLP authors": ["Chi-Ying Lee", "Chih-Cheng Hsieh", "Jenn-Chyou Bor"], "year": 2013, "MAG papers": [{"PaperId": 1971207716, "PaperTitle": "2 4 ghz 10 mb s bfsk embedded transmitter with a stacked lc dco for wireless testing systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "A SET/MOS Hybrid Multiplier Using Frequency Synthesis.", "DBLP authors": ["Guoqing Deng", "Chunhong Chen"], "year": 2013, "MAG papers": [{"PaperId": 2057399548, "PaperTitle": "a set mos hybrid multiplier using frequency synthesis", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of windsor": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Transient Low-Dropout Voltage Regulator With Hybrid Dynamic Biasing Technique for SoC Application.", "DBLP authors": ["Chia-Min Chen", "Tung-Wei Tsai", "Chung-Chih Hung"], "year": 2013, "MAG papers": [{"PaperId": 1996601197, "PaperTitle": "fast transient low dropout voltage regulator with hybrid dynamic biasing technique for soc application", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Digital Error Corrector for Phase Lead-Compensated Buck Converter in DVS Applications.", "DBLP authors": ["Shaowei Zhen", "Xiaohui Zhu", "Ping Luo", "Yajuan He", "Bo Zhang"], "year": 2013, "MAG papers": [{"PaperId": 2084887346, "PaperTitle": "digital error corrector for phase lead compensated buck converter in dvs applications", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast and Effective Placement Refinement for Routability.", "DBLP authors": ["Yanheng Zhang", "Chris Chu"], "year": 2013, "MAG papers": [{"PaperId": 2008364698, "PaperTitle": "fast and effective placement refinement for routability", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes.", "DBLP authors": ["Jun Lin", "Zhiyuan Yan"], "year": 2013, "MAG papers": [{"PaperId": 2052295942, "PaperTitle": "efficient shuffled decoder architecture for nonbinary quasi cyclic ldpc codes", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"lehigh university": 2.0}}], "source": "ES"}, {"DBLP title": "Predictive Techniques for Projecting Test Data Volume Compression.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu", "Sobeeh Almukhaizim"], "year": 2013, "MAG papers": [{"PaperId": 2042812046, "PaperTitle": "predictive techniques for projecting test data volume compression", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kuwait university": 1.0, "new york university abu dhabi": 1.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Enhancing the Efficiency of Energy-Constrained DVFS Designs.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "year": 2013, "MAG papers": [{"PaperId": 2101491935, "PaperTitle": "enhancing the efficiency of energy constrained dvfs designs", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of california san diego": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization.", "DBLP authors": ["Eun Ju Hwang", "Wook Kim", "Young Hwan Kim"], "year": 2013, "MAG papers": [{"PaperId": 2008338328, "PaperTitle": "timing yield slack for timing yield constrained optimization and its application to statistical leakage minimization", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pohang university of science and technology": 2.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Embedded Transition Inversion Coding With Low Switching Activity for Serial Links.", "DBLP authors": ["Ching-Te Chiu", "Wen-Chih Huang", "Chih-Hsing Lin", "Wei-Chih Lai", "Ying-Fang Tsao"], "year": 2013, "MAG papers": [{"PaperId": 1964471380, "PaperTitle": "embedded transition inversion coding with low switching activity for serial links", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national tsing hua university": 5.0}}], "source": "ES"}, {"DBLP title": "Statistical Run-Time Verification of Analog Circuits in Presence of Noise and Process Variation.", "DBLP authors": ["Rajeev Narayanan", "Ibtissem Seghaier", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2013, "MAG papers": [{"PaperId": 1969236585, "PaperTitle": "statistical run time verification of analog circuits in presence of noise and process variation", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"concordia university": 3.0, "state university of new york system": 1.0}}], "source": "ES"}, {"DBLP title": "Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip.", "DBLP authors": ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Xiaowen Wu", "Wei Zhang", "Yaoyao Ye", "Xuan Wang", "Zhehui Wang", "Weichen Liu"], "year": 2013, "MAG papers": [{"PaperId": 2074308577, "PaperTitle": "formal worst case analysis of crosstalk noise in mesh based optical networks on chip", "Year": 2013, "CitationCount": 55, "EstimatedCitation": 80, "Affiliations": {"hong kong university of science and technology": 8.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "CASSER: A Closed-Form Analysis Framework for Statistical Soft Error Rate.", "DBLP authors": ["Austin C.-C. Chang", "Ryan H.-M. Huang", "Charles H.-P. Wen"], "year": 2013, "MAG papers": [{"PaperId": 2070284551, "PaperTitle": "casser a closed form analysis framework for statistical soft error rate", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Algorithm-Driven Architectural Design Space Exploration of Domain-Specific Medical-Sensor Processors.", "DBLP authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "year": 2013, "MAG papers": [{"PaperId": 2093159738, "PaperTitle": "algorithm driven architectural design space exploration of domain specific medical sensor processors", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs.", "DBLP authors": ["Hyunhee Kim", "Jung Ho Ahn", "Jihong Kim"], "year": 2013, "MAG papers": [{"PaperId": 2021075864, "PaperTitle": "exploiting replicated cache blocks to reduce l2 cache leakage in cmps", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"samsung": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Novel Bio-Inspired Approach for Fault-Tolerant VLSI Systems.", "DBLP authors": ["Mohammad Samie", "Gabriel Dragffy", "Andy M. Tyrrell", "Tony Pipe", "Paul Bremner"], "year": 2013, "MAG papers": [{"PaperId": 1994818554, "PaperTitle": "novel bio inspired approach for fault tolerant vlsi systems", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of the west of england": 4.0, "university of york": 1.0}}], "source": "ES"}, {"DBLP title": "New Crosstalk Avoidance Codes Based on a Novel Pattern Classification.", "DBLP authors": ["Feng Shi", "Xuebin Wu", "Zhiyuan Yan"], "year": 2013, "MAG papers": [{"PaperId": 2028826933, "PaperTitle": "new crosstalk avoidance codes based on a novel pattern classification", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"lehigh university": 2.0, "lsi corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Mitigating the Impact of Process Variation on the Performance of 3-D Integrated Circuits.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2013, "MAG papers": [{"PaperId": 1985562453, "PaperTitle": "mitigating the impact of process variation on the performance of 3 d integrated circuits", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of waterloo": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems.", "DBLP authors": ["Sohan Purohit", "Sai Rahul Chalamalasetti", "Martin Margala", "Wim Vanderbauwhede"], "year": 2013, "MAG papers": [{"PaperId": 1993486928, "PaperTitle": "design and evaluation of high performance processing elements for reconfigurable systems", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of massachusetts lowell": 2.0, "university of glasgow": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "1-V Low-Power Programmable Rail-to-Rail Operational Amplifier With Improved Transconductance Feedback Technique.", "DBLP authors": ["Shanshan Dai", "Xiaofei Cao", "Ting Yi", "Allyn E. Hubbard", "Zhiliang Hong"], "year": 2013, "MAG papers": [{"PaperId": 1971325875, "PaperTitle": "1 v low power programmable rail to rail operational amplifier with improved transconductance feedback technique", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"boston university": 2.0, "fudan university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient VLSI Implementation of $2^{{n}}$ Scaling of Signed Integer in RNS ${\\{2^{n}-1, 2^{n}, 2^{n}+1\\}}$.", "DBLP authors": ["Thian Fatt Tay", "Chip-Hong Chang", "Jeremy Yung Shern Low"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Integrated Power and Clock Distribution Network.", "DBLP authors": ["Seyed Ebrahim Esmaeili", "Asim J. Al-Khalili"], "year": 2013, "MAG papers": [{"PaperId": 1994439638, "PaperTitle": "integrated power and clock distribution network", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"concordia university": 2.0}}], "source": "ES"}, {"DBLP title": "On the Design of RNS Reverse Converters for the Four-Moduli Set ${\\bf\\{2^{\\mmb n}+1, 2^{\\mmb n}-1, 2^{\\mmb n}, 2^{{\\mmb n}+1}+1\\}}$.", "DBLP authors": ["Leonel Sousa", "Samuel Antao", "Ricardo Chaves"], "year": 2013, "MAG papers": [{"PaperId": 1990770994, "PaperTitle": "on the design of rns reverse converters for the four moduli set bf 2 mmb n 1 2 mmb n 1 2 mmb n 2 mmb n 1 1", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "366-kS/s 1.09-nJ 0.0013-${\\rm mm}^{2}$ Frequency-to-Digital Converter Based CMOS Temperature Sensor Utilizing Multiphase Clock.", "DBLP authors": ["Kisoo Kim", "Hokyu Lee", "Chulwoo Kim"], "year": 2013, "MAG papers": [{"PaperId": 2029776849, "PaperTitle": "366 ks s 1 09 nj 0 0013 rm mm 2 frequency to digital converter based cmos temperature sensor utilizing multiphase clock", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 74, "Affiliations": {"korea university": 3.0}}], "source": "ES"}, {"DBLP title": "Sparsification of Dense Capacitive Coupling of Interconnect Models.", "DBLP authors": ["Pekka Miettinen", "Mikko Honkala", "Janne Roos", "Martti Valtonen"], "year": 2013, "MAG papers": [{"PaperId": 2076743056, "PaperTitle": "sparsification of dense capacitive coupling of interconnect models", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"aalto university": 3.0}}], "source": "ES"}, {"DBLP title": "VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight.", "DBLP authors": ["Yang Sun", "Joseph R. Cavallaro"], "year": 2013, "MAG papers": [{"PaperId": 2073199959, "PaperTitle": "vlsi architecture for layered decoding of qc ldpc codes with high circulant weight", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Security-Enabled Near-Field Communication Tag With Flexible Architecture Supporting Asymmetric Cryptography.", "DBLP authors": ["Thomas Plos", "Michael Hutter", "Martin Feldhofer", "M. Stiglic", "F. Cavaliere"], "year": 2013, "MAG papers": [{"PaperId": 2009979301, "PaperTitle": "security enabled near field communication tag with flexible architecture supporting asymmetric cryptography", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ams ag": 2.0, "graz university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology.", "DBLP authors": ["Ajay N. Bhoj", "Niraj K. Jha"], "year": 2013, "MAG papers": [{"PaperId": 2093855145, "PaperTitle": "design of logic gates and flip flops in high performance finfet technology", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 64, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable Digital CMOS Comparator Using a Parallel Prefix Tree.", "DBLP authors": ["Saleh Abdel-Hafeez", "Ann Gordon-Ross", "Behrooz Parhami"], "year": 2013, "MAG papers": [{"PaperId": 2009513241, "PaperTitle": "scalable digital cmos comparator using a parallel prefix tree", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of florida": 1.0, "university of california santa barbara": 1.0, "jordan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems.", "DBLP authors": ["Shiann-Rong Kuang", "Jiun-Ping Wang", "Kai-Cheng Chang", "Huan-Wei Hsu"], "year": 2013, "MAG papers": [{"PaperId": 2108686456, "PaperTitle": "energy efficient high throughput montgomery modular multipliers for rsa cryptosystems", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 64, "Affiliations": {"national sun yat sen university": 4.0}}], "source": "ES"}, {"DBLP title": "Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes.", "DBLP authors": ["Fang Cai", "Xinmiao Zhang"], "year": 2013, "MAG papers": [{"PaperId": 2056223797, "PaperTitle": "relaxed min max decoder architectures for nonbinary low density parity check codes", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"case western reserve university": 2.0}}], "source": "ES"}, {"DBLP title": "Configurable Input-Output Power Pad for Wafer-Scale Microelectronic Systems.", "DBLP authors": ["Nicolas Laflamme-Mayer", "Walder Andre", "Olivier Valorge", "Yves Blaqui\u00e8re", "Mohamad Sawan"], "year": 2013, "MAG papers": [{"PaperId": 2081819510, "PaperTitle": "configurable input output power pad for wafer scale microelectronic systems", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole normale superieure": 3.0}}], "source": "ES"}, {"DBLP title": "An 8-to-1 bit 1-MS/s SAR ADC With VGA and Integrated Data Compression for Neural Recording.", "DBLP authors": ["Vikram Chaturvedi", "Tejasvi Anand", "Bharadwaj Amrutur"], "year": 2013, "MAG papers": [{"PaperId": 2084386665, "PaperTitle": "an 8 to 1 bit 1 ms s sar adc with vga and integrated data compression for neural recording", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"indian institute of science": 2.0, "oregon state university": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Thermal Management Under Soft Thermal Constraints.", "DBLP authors": ["Bing Shi", "Yufu Zhang", "Ankur Srivastava"], "year": 2013, "MAG papers": [{"PaperId": 1990638322, "PaperTitle": "dynamic thermal management under soft thermal constraints", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Optimized Quantum Gate Library for Various Physical Machine Descriptions.", "DBLP authors": ["Chia-Chun Lin", "Amlan Chakrabarti", "Niraj K. Jha"], "year": 2013, "MAG papers": [{"PaperId": 2059396734, "PaperTitle": "optimized quantum gate library for various physical machine descriptions", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Robust Hybrid Memristor-CMOS Memory: Modeling and Design.", "DBLP authors": ["Baker Mohammad", "Dirar Homouz", "H. Elgabra"], "year": 2013, "MAG papers": [{"PaperId": 2094452907, "PaperTitle": "robust hybrid memristor cmos memory modeling and design", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 69, "Affiliations": {"khalifa university": 3.0}}], "source": "ES"}, {"DBLP title": "10-315-MHz Cascaded Hybrid Phase-Locked Loop for Pixel Clock Generation.", "DBLP authors": ["Minyoung Song", "Young-Ho Kwak", "Sunghoon Ahn", "Hojin Park", "Chulwoo Kim"], "year": 2013, "MAG papers": [{"PaperId": 2089807949, "PaperTitle": "10 315 mhz cascaded hybrid phase locked loop for pixel clock generation", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"korea university": 3.0, "samsung": 1.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits.", "DBLP authors": ["Ajay N. Bhoj", "Rajiv V. Joshi", "Niraj K. Jha"], "year": 2013, "MAG papers": [{"PaperId": 2055591173, "PaperTitle": "3 d tcad based parasitic capacitance extraction for emerging multigate devices and circuits", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 51, "Affiliations": {"ibm": 1.0, "princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Architectural Analysis for Wirelessly Powered Computing Platforms.", "DBLP authors": ["Ajay Kapoor", "Jos\u00e9 Pineda de Gyvez"], "year": 2013, "MAG papers": [{"PaperId": 2119867124, "PaperTitle": "architectural analysis for wirelessly powered computing platforms", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Routing-Based Traffic Migration and Buffer Allocation Schemes for 3-D Network-on-Chip Systems With Thermal Limit.", "DBLP authors": ["Chih-Hao Chao", "Kun-Chih Chen", "An-Yeu Wu"], "year": 2013, "MAG papers": [{"PaperId": 2150068700, "PaperTitle": "routing based traffic migration and buffer allocation schemes for 3 d network on chip systems with thermal limit", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of Dual-Mode Digital-Control Step-Up Switched-Capacitor Power Converter With Pulse-Skipping and Numerically Controlled Oscillator-Based Frequency Modulation.", "DBLP authors": ["Hing-Kit Kwan", "David C. W. Ng", "Victor W. K. So"], "year": 2013, "MAG papers": [{"PaperId": 1963840905, "PaperTitle": "design and analysis of dual mode digital control step up switched capacitor power converter with pulse skipping and numerically controlled oscillator based frequency modulation", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"hong kong applied science and technology research institute": 3.0}}], "source": "ES"}, {"DBLP title": "Extending the Energy Efficiency and Performance With Channel Buffers, Crossbars, and Topology Analysis for Network-on-Chips.", "DBLP authors": ["Dominic DiTomaso", "Randy Morris", "Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"], "year": 2013, "MAG papers": [{"PaperId": 2022225920, "PaperTitle": "extending the energy efficiency and performance with channel buffers crossbars and topology analysis for network on chips", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ohio university": 3.0, "university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Skew Compensation Technique for Source-Synchronous Parallel DRAM Interface.", "DBLP authors": ["Jang-Woo Lee", "Hong-Jung Kim", "Chun-Seok Jeong", "Jae-Jin Lee", "Changsik Yoo"], "year": 2013, "MAG papers": [{"PaperId": 2107853225, "PaperTitle": "skew compensation technique for source synchronous parallel dram interface", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"hanyang university": 2.0, "sk hynix": 3.0}}], "source": "ES"}, {"DBLP title": "Improved High Code-Rate Soft BCH Decoder Architectures With One Extra Error Compensation.", "DBLP authors": ["Yi-Min Lin", "Hsie-Chia Chang", "Chen-Yi Lee"], "year": 2013, "MAG papers": [{"PaperId": 2082126516, "PaperTitle": "improved high code rate soft bch decoder architectures with one extra error compensation", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national chiao tung university": 2.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Dawood Alnajiar", "Hiroaki Konoura", "Younghun Ko", "Yukio Mitsuyama", "Masanori Hashimoto", "Takao Onoye"], "year": 2013, "MAG papers": [{"PaperId": 1984096314, "PaperTitle": "implementing flexible reliability in a coarse grained reconfigurable architecture", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"osaka university": 4.0, "kochi university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "SPREAD: A Streaming-Based Partially Reconfigurable Architecture and Programming Model.", "DBLP authors": ["Ying Wang", "Xuegong Zhou", "Lingli Wang", "Jian Yan", "Wayne Luk", "Chenglian Peng", "Jiarong Tong"], "year": 2013, "MAG papers": [{"PaperId": 2091338501, "PaperTitle": "spread a streaming based partially reconfigurable architecture and programming model", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"imperial college london": 1.0, "fudan university": 6.0}}], "source": "ES"}, {"DBLP title": "Multiplierless Algorithm for Multivariate Gaussian Random Number Generation in FPGAs.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2013, "MAG papers": [{"PaperId": 2076172179, "PaperTitle": "multiplierless algorithm for multivariate gaussian random number generation in fpgas", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS/s 0.18 \u00b5m CMOS Analog-to-Digital Convertor.", "DBLP authors": ["Hyo-Jin Kim", "Tai-Ji An", "Sung-Meen Myung", "Seung-Hoon Lee"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Variation-Aware Aging Analysis in Digital ICs.", "DBLP authors": ["Sangwoo Han", "Byung-Su Kim", "Juho Kim"], "year": 2013, "MAG papers": [{"PaperId": 1978129624, "PaperTitle": "variation aware aging analysis in digital ics", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"sogang university": 2.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Timing Uncertainty in 3-D Clock Trees Due to Process Variations and Power Supply Noise.", "DBLP authors": ["Hu Xu", "Vasilis F. Pavlidis", "Xifan Tang", "Wayne P. Burleson", "Giovanni De Micheli"], "year": 2013, "MAG papers": [{"PaperId": 2026812171, "PaperTitle": "timing uncertainty in 3 d clock trees due to process variations and power supply noise", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of massachusetts amherst": 1.0, "university of manchester": 1.0}}], "source": "ES"}, {"DBLP title": "Process-Resilient Low-Jitter All-Digital PLL via Smooth Code-Jumping.", "DBLP authors": ["Pei-Ying Chao", "Chao-Wen Tzeng", "Shi-Yu Huang", "Chia-Chieh Weng", "Shan-Chien Fang"], "year": 2013, "MAG papers": [{"PaperId": 1996470876, "PaperTitle": "process resilient low jitter all digital pll via smooth code jumping", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Near-Field Communication Transceiver System Modeling and Analysis Using SystemC/SystemC-AMS With the Consideration of Noise Issues.", "DBLP authors": ["Wei Li", "Dian Zhou", "Minghua Li", "Binh P. Nguyen", "Xuan Zeng"], "year": 2013, "MAG papers": [{"PaperId": 2041651805, "PaperTitle": "near field communication transceiver system modeling and analysis using systemc systemc ams with the consideration of noise issues", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at dallas": 3.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "VLSI Implementation of a Soft-Output Signal Detector for Multimode Adaptive Multiple-Input Multiple-Output Systems.", "DBLP authors": ["Liang Liu", "Johan L\u00f6fgren", "Peter Nilsson", "Viktor \u00d6wall"], "year": 2013, "MAG papers": [{"PaperId": 2047277388, "PaperTitle": "vlsi implementation of a soft output signal detector for multimode adaptive multiple input multiple output systems", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"lund university": 4.0}}], "source": "ES"}, {"DBLP title": "A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-\u00b5m CMOS.", "DBLP authors": ["Yuxiang Zheng", "Jin Liu", "Robert Payne", "Mark Morgan", "Hoi Lee"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Faults Affecting Energy-Harvesting Circuits of Self-Powered Wireless Sensors and Their Possible Concurrent Detection.", "DBLP authors": ["Martin Oma\u00f1a", "Daniele Rossi", "Daniele Giaffreda", "Roberto Specchia", "Cecilia Metra", "Marcin Marzencki", "Bozena Kaminska"], "year": 2013, "MAG papers": [{"PaperId": 2057251454, "PaperTitle": "faults affecting energy harvesting circuits of self powered wireless sensors and their possible concurrent detection", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bologna": 5.0, "simon fraser university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware Designer's Guide to Fault Attacks.", "DBLP authors": ["Dusko Karaklajic", "J\u00f6rn-Marc Schmidt", "Ingrid Verbauwhede"], "year": 2013, "MAG papers": [{"PaperId": 2072402822, "PaperTitle": "hardware designer s guide to fault attacks", "Year": 2013, "CitationCount": 90, "EstimatedCitation": 129, "Affiliations": {"katholieke universiteit leuven": 2.0, "graz university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Timing Measurement Platform for Arbitrary Black-Box Circuits Based on Transition Probability.", "DBLP authors": ["Justin S. J. Wong", "Peter Y. K. Cheung"], "year": 2013, "MAG papers": [{"PaperId": 2014038711, "PaperTitle": "timing measurement platform for arbitrary black box circuits based on transition probability", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Functional Broadside Templates for Low-Power Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "MAG papers": [{"PaperId": 2077534807, "PaperTitle": "functional broadside templates for low power test generation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Parallelization of Radix-2 Montgomery Multiplication on Multicore Platform.", "DBLP authors": ["Jun Han", "Shuai Wang", "Wei Huang", "Zhiyi Yu", "Xiaoyang Zeng"], "year": 2013, "MAG papers": [{"PaperId": 2136053163, "PaperTitle": "parallelization of radix 2 montgomery multiplication on multicore platform", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"fudan university": 5.0}}], "source": "ES"}, {"DBLP title": "Novel Architecture for Efficient FPGA Implementation of Elliptic Curve Cryptographic Processor Over ${\\rm GF}(2^{163})$.", "DBLP authors": ["Hossein Mahdizadeh", "Massoud Masoumi"], "year": 2013, "MAG papers": [{"PaperId": 2044568130, "PaperTitle": "novel architecture for efficient fpga implementation of elliptic curve cryptographic processor over rm gf 2 163", "Year": 2013, "CitationCount": 58, "EstimatedCitation": 87, "Affiliations": {"islamic azad university": 2.0}}], "source": "ES"}, {"DBLP title": "Concurrent Error Detection for Orthogonal Latin Squares Encoders and Syndrome Computation.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Juan Antonio Maestro"], "year": 2013, "MAG papers": [{"PaperId": 2026066126, "PaperTitle": "concurrent error detection for orthogonal latin squares encoders and syndrome computation", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of rome tor vergata": 1.0}}], "source": "ES"}, {"DBLP title": "Oscillation and Transition Tests for Synchronous Sequential Circuits.", "DBLP authors": ["Katherine Shu-Min Li"], "year": 2013, "MAG papers": [{"PaperId": 1989034082, "PaperTitle": "oscillation and transition tests for synchronous sequential circuits", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "High-Efficiency Customized Coarse-Grained Dynamically Reconfigurable Architecture for JPEG2000.", "DBLP authors": ["Xin Zhao", "Ahmet T. Erdogan", "Tughrul Arslan"], "year": 2013, "MAG papers": [{"PaperId": 2062662858, "PaperTitle": "high efficiency customized coarse grained dynamically reconfigurable architecture for jpeg2000", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Cell-Based Process Resilient Multiphase Clock Generation.", "DBLP authors": ["Ruo-Ting Ding", "Shi-Yu Huang", "Chao-Wen Tzeng"], "year": 2013, "MAG papers": [{"PaperId": 2126403942, "PaperTitle": "cell based process resilient multiphase clock generation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficiency Optimization of a Step-Down Switched Capacitor Converter for Subthreshold.", "DBLP authors": ["Natan Krihely", "Sam Ben-Yaakov", "Alexander Fish"], "year": 2013, "MAG papers": [{"PaperId": 1965539595, "PaperTitle": "efficiency optimization of a step down switched capacitor converter for subthreshold", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ben gurion university of the negev": 2.0, "bar ilan university": 1.0}}], "source": "ES"}]