module gate
(
	SW_In, LED_Out
);

	 input [1:0]sw,
	 output reg [5:0]LED_Out,
	
	always @ ( sw[0] or sw[1] ) 
		begin 
			LED_Out[0] = sw[0] & sw[1];
			LED_Out[1] = ~ (sw[0] & sw[1]);
			LED_Out[2] = sw[0] | sw[1];
			LED_Out[3] = ~ (sw[0] | sw[1]);
			LED_Out[4] = sw[0] ^ sw[1];
			LED_Out[5] = sw[0] ~^ sw[1];
		 end 
	 
endmodule 