\doxysection{ADC\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_a_d_c___init_type_def}{}\label{struct_a_d_c___init_type_def}\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}}


ADC Init structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_a7e49d0db9ef7db8806bbfa57a1bd73a6}{Clock\+Prescaler}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_abebb8d3277cb9a5aae72578076762f5d}{Resolution}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_af9ec9040d55aa68c23d92d174b464ac1}{Data\+Align}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_a47cd689a52562a2481059a5d8ed82788}{Scan\+Conv\+Mode}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_ae3eedd269c3acc6c6933e8a252c36e71}{EOCSelection}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_a4bf957b8be6ae85d71e9376e6f1e633b}{Continuous\+Conv\+Mode}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_afa360066652d6e8a2a3f56426b756fab}{DMAContinuous\+Requests}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_aa72b0cc3e8dac3a30097cf12093c42a7}{Nbr\+Of\+Conversion}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_a35cc74067e2d269bb2f5e8d71c245b4b}{Discontinuous\+Conv\+Mode}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_a5c0078be814bfe2608ae5758826eafb8}{Nbr\+Of\+Disc\+Conversion}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_aeed14631d5f1d118a252ea24edd68ede}{External\+Trig\+Conv\+Edge}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___init_type_def_a47aba277f9d8f3c5774983de4ce9455b}{External\+Trig\+Conv}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC Init structure definition ~\newline
 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_a_d_c___init_type_def_a7e49d0db9ef7db8806bbfa57a1bd73a6}\label{struct_a_d_c___init_type_def_a7e49d0db9ef7db8806bbfa57a1bd73a6} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ClockPrescaler@{ClockPrescaler}}
\index{ClockPrescaler@{ClockPrescaler}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockPrescaler}{ClockPrescaler}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+Clock\+Prescaler}

Select the frequency of the clock to the ADC. The clock is common for all the ADCs. This parameter can be a value of \doxylink{group___a_d_c___clock_prescaler}{ADC\+\_\+\+Clock\+Prescaler} \Hypertarget{struct_a_d_c___init_type_def_a4bf957b8be6ae85d71e9376e6f1e633b}\label{struct_a_d_c___init_type_def_a4bf957b8be6ae85d71e9376e6f1e633b} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ContinuousConvMode@{ContinuousConvMode}}
\index{ContinuousConvMode@{ContinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ContinuousConvMode}{ContinuousConvMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+Continuous\+Conv\+Mode}

Specifies whether the conversion is performed in Continuous or Single mode. This parameter can be set to ENABLE or DISABLE. \Hypertarget{struct_a_d_c___init_type_def_af9ec9040d55aa68c23d92d174b464ac1}\label{struct_a_d_c___init_type_def_af9ec9040d55aa68c23d92d174b464ac1} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DataAlign@{DataAlign}}
\index{DataAlign@{DataAlign}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DataAlign}{DataAlign}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+Data\+Align}

Specifies whether the ADC data alignment is left or right. ~\newline
 This parameter can be a value of \doxylink{group___a_d_c__data__align}{ADC\+\_\+data\+\_\+align} \Hypertarget{struct_a_d_c___init_type_def_a35cc74067e2d269bb2f5e8d71c245b4b}\label{struct_a_d_c___init_type_def_a35cc74067e2d269bb2f5e8d71c245b4b} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DiscontinuousConvMode@{DiscontinuousConvMode}}
\index{DiscontinuousConvMode@{DiscontinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DiscontinuousConvMode}{DiscontinuousConvMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+Discontinuous\+Conv\+Mode}

Specifies whether the conversion is performed in Discontinuous or not for regular channels. This parameter can be set to ENABLE or DISABLE. \Hypertarget{struct_a_d_c___init_type_def_afa360066652d6e8a2a3f56426b756fab}\label{struct_a_d_c___init_type_def_afa360066652d6e8a2a3f56426b756fab} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DMAContinuousRequests@{DMAContinuousRequests}}
\index{DMAContinuousRequests@{DMAContinuousRequests}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAContinuousRequests}{DMAContinuousRequests}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+DMAContinuous\+Requests}

Specifies whether the DMA requests is performed in Continuous or in Single mode. This parameter can be set to ENABLE or DISABLE. \Hypertarget{struct_a_d_c___init_type_def_ae3eedd269c3acc6c6933e8a252c36e71}\label{struct_a_d_c___init_type_def_ae3eedd269c3acc6c6933e8a252c36e71} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!EOCSelection@{EOCSelection}}
\index{EOCSelection@{EOCSelection}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{EOCSelection}{EOCSelection}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+EOCSelection}

Specifies whether the EOC flag is set at the end of single channel conversion or at the end of all conversions. This parameter can be a value of \doxylink{group___a_d_c___e_o_c_selection}{ADC\+\_\+\+EOCSelection} \Hypertarget{struct_a_d_c___init_type_def_a47aba277f9d8f3c5774983de4ce9455b}\label{struct_a_d_c___init_type_def_a47aba277f9d8f3c5774983de4ce9455b} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ExternalTrigConv@{ExternalTrigConv}}
\index{ExternalTrigConv@{ExternalTrigConv}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ExternalTrigConv}{ExternalTrigConv}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+External\+Trig\+Conv}

Select the external event used to trigger the start of conversion of a regular group. This parameter can be a value of \doxylink{group___a_d_c___external__trigger___source___regular}{ADC\+\_\+\+External\+\_\+trigger\+\_\+\+Source\+\_\+\+Regular} \Hypertarget{struct_a_d_c___init_type_def_aeed14631d5f1d118a252ea24edd68ede}\label{struct_a_d_c___init_type_def_aeed14631d5f1d118a252ea24edd68ede} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ExternalTrigConvEdge@{ExternalTrigConvEdge}}
\index{ExternalTrigConvEdge@{ExternalTrigConvEdge}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ExternalTrigConvEdge}{ExternalTrigConvEdge}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+External\+Trig\+Conv\+Edge}

Select the external trigger edge and enable the trigger of a regular group. This parameter can be a value of \doxylink{group___a_d_c___external__trigger__edge___regular}{ADC\+\_\+\+External\+\_\+trigger\+\_\+edge\+\_\+\+Regular} \Hypertarget{struct_a_d_c___init_type_def_aa72b0cc3e8dac3a30097cf12093c42a7}\label{struct_a_d_c___init_type_def_aa72b0cc3e8dac3a30097cf12093c42a7} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfConversion@{NbrOfConversion}}
\index{NbrOfConversion@{NbrOfConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NbrOfConversion}{NbrOfConversion}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+Nbr\+Of\+Conversion}

Specifies the number of ADC conversions that will be done using the sequencer for regular channel group. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16. \Hypertarget{struct_a_d_c___init_type_def_a5c0078be814bfe2608ae5758826eafb8}\label{struct_a_d_c___init_type_def_a5c0078be814bfe2608ae5758826eafb8} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfDiscConversion@{NbrOfDiscConversion}}
\index{NbrOfDiscConversion@{NbrOfDiscConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NbrOfDiscConversion}{NbrOfDiscConversion}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+Nbr\+Of\+Disc\+Conversion}

Specifies the number of ADC discontinuous conversions that will be done using the sequencer for regular channel group. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 8. \Hypertarget{struct_a_d_c___init_type_def_abebb8d3277cb9a5aae72578076762f5d}\label{struct_a_d_c___init_type_def_abebb8d3277cb9a5aae72578076762f5d} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!Resolution@{Resolution}}
\index{Resolution@{Resolution}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Resolution}{Resolution}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+Resolution}

Configures the ADC resolution dual mode. This parameter can be a value of \doxylink{group___a_d_c___resolution}{ADC\+\_\+\+Resolution} \Hypertarget{struct_a_d_c___init_type_def_a47cd689a52562a2481059a5d8ed82788}\label{struct_a_d_c___init_type_def_a47cd689a52562a2481059a5d8ed82788} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ScanConvMode@{ScanConvMode}}
\index{ScanConvMode@{ScanConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ScanConvMode}{ScanConvMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Init\+Type\+Def\+::\+Scan\+Conv\+Mode}

Specifies whether the conversion is performed in Scan (multi channels) or Single (one channel) mode. This parameter can be set to ENABLE or DISABLE 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f4xx__hal__adc_8h}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
