# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do serrure_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/15.0/Serrure/decode_clavier.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:12:53 on Jan 21,2025
# vcom -reportprogress 300 -93 -work work C:/altera/15.0/Serrure/decode_clavier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode_clavier
# -- Compiling architecture codage of decode_clavier
# End time: 20:12:54 on Jan 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  bench_decode_serrure
# vsim -gui "+altera" -l msim_transcript -do "serrure_run_msim_rtl_vhdl.do" 
# Start time: 20:12:54 on Jan 21,2025
# ** Error: (vsim-3170) Could not find 'C:/altera/15.0/Serrure/simulation/modelsim/rtl_work.bench_decode_serrure'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./serrure_run_msim_rtl_vhdl.do PAUSED at line 11
# End time: 20:25:35 on Jan 21,2025, Elapsed time: 0:12:41
# Errors: 1, Warnings: 0
