// Seed: 3054905227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_5 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  module_0(
      id_3, id_1, id_1, id_4
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
  integer id_3;
  always id_1 <= 1'b0;
endmodule
