<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\wks\ework\FPGA\TangNano\20k\TangNano8070MEM\TangNano8070MEM_project\impl\gwsynthesis\TangNano8070MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\wks\ework\FPGA\TangNano\20k\TangNano8070MEM\TangNano8070MEM_project\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jul 23 15:36:02 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1535</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1723</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>125</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>NWDS</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>NWDS_ibuf/I </td>
</tr>
<tr>
<td>address_latch</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>address_latch_s0/F </td>
</tr>
<tr>
<td>CLK_div_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_div_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td>199.153(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLK_div_3</td>
<td>100.000(MHz)</td>
<td>1551.458(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of NWDS!</h4>
<h4>No timing paths to get frequency of address_latch!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NWDS</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NWDS</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>address_latch</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>address_latch</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_div_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_div_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.346</td>
<td>D_0_s4/I0</td>
<td>tx_send_s0/D</td>
<td>NWDS:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>-0.067</td>
<td>2.651</td>
</tr>
<tr>
<td>2</td>
<td>2.851</td>
<td>n314_s1/I0</td>
<td>tx_data_4_s0/CE</td>
<td>NWDS:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>-0.067</td>
<td>2.146</td>
</tr>
<tr>
<td>3</td>
<td>2.851</td>
<td>n314_s1/I0</td>
<td>tx_data_6_s0/CE</td>
<td>NWDS:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>-0.067</td>
<td>2.146</td>
</tr>
<tr>
<td>4</td>
<td>2.851</td>
<td>n314_s1/I0</td>
<td>tx_data_7_s0/CE</td>
<td>NWDS:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>-0.067</td>
<td>2.146</td>
</tr>
<tr>
<td>5</td>
<td>3.029</td>
<td>n314_s1/I0</td>
<td>tx_data_0_s0/CE</td>
<td>NWDS:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>-0.067</td>
<td>1.968</td>
</tr>
<tr>
<td>6</td>
<td>3.029</td>
<td>n314_s1/I0</td>
<td>tx_data_1_s0/CE</td>
<td>NWDS:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>-0.067</td>
<td>1.968</td>
</tr>
<tr>
<td>7</td>
<td>3.029</td>
<td>n314_s1/I0</td>
<td>tx_data_2_s0/CE</td>
<td>NWDS:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>-0.067</td>
<td>1.968</td>
</tr>
<tr>
<td>8</td>
<td>3.029</td>
<td>n314_s1/I0</td>
<td>tx_data_3_s0/CE</td>
<td>NWDS:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>-0.067</td>
<td>1.968</td>
</tr>
<tr>
<td>9</td>
<td>3.029</td>
<td>n314_s1/I0</td>
<td>tx_data_5_s0/CE</td>
<td>NWDS:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>-0.067</td>
<td>1.968</td>
</tr>
<tr>
<td>10</td>
<td>3.590</td>
<td>n48_s0/I0</td>
<td>tx_data_dbg_0_s0/CE</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.549</td>
</tr>
<tr>
<td>11</td>
<td>3.590</td>
<td>n48_s0/I0</td>
<td>tx_data_dbg_7_s0/CE</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.549</td>
</tr>
<tr>
<td>12</td>
<td>3.592</td>
<td>n48_s0/I0</td>
<td>tx_send_dbg_s1/CE</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.546</td>
</tr>
<tr>
<td>13</td>
<td>3.619</td>
<td>n48_s0/I0</td>
<td>tx_data_dbg_1_s0/CE</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.520</td>
</tr>
<tr>
<td>14</td>
<td>3.619</td>
<td>n48_s0/I0</td>
<td>tx_data_dbg_2_s0/CE</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.520</td>
</tr>
<tr>
<td>15</td>
<td>3.619</td>
<td>n48_s0/I0</td>
<td>tx_data_dbg_3_s0/CE</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.520</td>
</tr>
<tr>
<td>16</td>
<td>3.619</td>
<td>n48_s0/I0</td>
<td>tx_data_dbg_4_s0/CE</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.520</td>
</tr>
<tr>
<td>17</td>
<td>3.619</td>
<td>n48_s0/I0</td>
<td>tx_data_dbg_5_s0/CE</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.520</td>
</tr>
<tr>
<td>18</td>
<td>3.619</td>
<td>n48_s0/I0</td>
<td>tx_data_dbg_6_s0/CE</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.520</td>
</tr>
<tr>
<td>19</td>
<td>3.718</td>
<td>n48_s0/I0</td>
<td>tx_send_dbg_s1/D</td>
<td>NWDS:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.421</td>
</tr>
<tr>
<td>20</td>
<td>4.979</td>
<td>onboard_rgb_led/clk_count_11_s1/Q</td>
<td>onboard_rgb_led/clk_count_0_s1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.986</td>
</tr>
<tr>
<td>21</td>
<td>4.979</td>
<td>onboard_rgb_led/clk_count_11_s1/Q</td>
<td>onboard_rgb_led/clk_count_9_s1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.986</td>
</tr>
<tr>
<td>22</td>
<td>4.979</td>
<td>onboard_rgb_led/clk_count_11_s1/Q</td>
<td>onboard_rgb_led/clk_count_12_s1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.986</td>
</tr>
<tr>
<td>23</td>
<td>4.982</td>
<td>onboard_rgb_led/clk_count_11_s1/Q</td>
<td>onboard_rgb_led/clk_count_10_s1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.983</td>
</tr>
<tr>
<td>24</td>
<td>4.990</td>
<td>onboard_rgb_led/clk_count_11_s1/Q</td>
<td>onboard_rgb_led/clk_count_1_s1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.975</td>
</tr>
<tr>
<td>25</td>
<td>4.990</td>
<td>onboard_rgb_led/clk_count_11_s1/Q</td>
<td>onboard_rgb_led/clk_count_11_s1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.975</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.351</td>
<td>n106_s2/I0</td>
<td>CLK_div_s1/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.910</td>
<td>lastNWDS_s0/D</td>
<td>lastNWDS_s0/D</td>
<td>NWDS:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.864</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.475</td>
<td>tx_data_5_s0/Q</td>
<td>uart_tx_inst/send_buf_6_s0/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.470</td>
<td>tx_data_0_s0/Q</td>
<td>uart_tx_inst/send_buf_1_s0/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.470</td>
<td>tx_data_3_s0/Q</td>
<td>uart_tx_inst/send_buf_4_s0/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.470</td>
<td>tx_data_4_s0/Q</td>
<td>uart_tx_inst/send_buf_5_s0/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.467</td>
<td>address_10_s0/Q</td>
<td>mem_mem_0_3_s/ADA[10]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.483</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.344</td>
<td>tx_data_2_s0/Q</td>
<td>uart_tx_inst/send_buf_3_s0/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.344</td>
<td>tx_data_7_s0/Q</td>
<td>uart_tx_inst/send_buf_8_s0/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.337</td>
<td>address_4_s0/Q</td>
<td>mem_mem_1_3_s/ADA[4]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.337</td>
<td>address_6_s0/Q</td>
<td>mem_mem_1_0_s/ADA[6]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.336</td>
<td>address_13_s0/Q</td>
<td>mem_mem_2_4_s/ADA[13]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.333</td>
<td>address_9_s0/Q</td>
<td>mem_mem_0_3_s/ADA[9]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.618</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.333</td>
<td>tx_data_1_s0/Q</td>
<td>uart_tx_inst/send_buf_2_s0/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.333</td>
<td>tx_data_6_s0/Q</td>
<td>uart_tx_inst/send_buf_7_s0/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.332</td>
<td>address_8_s0/Q</td>
<td>mem_mem_0_3_s/ADA[8]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.618</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.330</td>
<td>address_11_s0/Q</td>
<td>mem_mem_0_5_s/ADA[11]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.326</td>
<td>address_7_s0/Q</td>
<td>mem_mem_0_3_s/ADA[7]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.326</td>
<td>address_5_s0/Q</td>
<td>mem_mem_1_0_s/ADA[5]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.326</td>
<td>address_5_s0/Q</td>
<td>mem_mem_0_5_s/ADA[5]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.624</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.314</td>
<td>address_11_s0/Q</td>
<td>mem_mem_0_3_s/ADA[11]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.314</td>
<td>address_12_s0/Q</td>
<td>mem_mem_0_3_s/ADA[12]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.637</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.212</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/state_s4/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.212</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/tx_ready_s2/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.984</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.207</td>
<td>address_5_s0/Q</td>
<td>mem_mem_1_3_s/ADA[5]</td>
<td>address_latch:[R]</td>
<td>NWDS:[R]</td>
<td>0.000</td>
<td>-0.797</td>
<td>0.743</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>LED_B_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>LED_R_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>tx_data_dbg_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>clk_cnt_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/data_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_rx_inst/rx_data_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/data_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_rx_inst/rx_data_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>D_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" font-weight:bold;">D_0_s4/I0</td>
</tr>
<tr>
<td>7.553</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">D_0_s4/F</td>
</tr>
<tr>
<td>8.339</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>10.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_send_s0</td>
</tr>
<tr>
<td>10.685</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>tx_send_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.500%; route: 0.786, 29.628%; tC2Q: 1.349, 50.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>n314_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">n314_s1/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C30[1][B]</td>
<td style=" background: #97FFFF;">n314_s1/F</td>
</tr>
<tr>
<td>7.833</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">tx_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>10.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td>10.685</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>tx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 21.530%; route: 0.335, 15.616%; tC2Q: 1.349, 62.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>n314_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">n314_s1/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C30[1][B]</td>
<td style=" background: #97FFFF;">n314_s1/F</td>
</tr>
<tr>
<td>7.833</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">tx_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>10.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td>10.685</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>tx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 21.530%; route: 0.335, 15.616%; tC2Q: 1.349, 62.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>n314_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">n314_s1/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C30[1][B]</td>
<td style=" background: #97FFFF;">n314_s1/F</td>
</tr>
<tr>
<td>7.833</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">tx_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>10.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td>10.685</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>tx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 21.530%; route: 0.335, 15.616%; tC2Q: 1.349, 62.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>n314_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">n314_s1/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C30[1][B]</td>
<td style=" background: #97FFFF;">n314_s1/F</td>
</tr>
<tr>
<td>7.656</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">tx_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>10.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td>10.685</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>tx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 23.475%; route: 0.157, 7.993%; tC2Q: 1.349, 68.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>n314_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">n314_s1/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C30[1][B]</td>
<td style=" background: #97FFFF;">n314_s1/F</td>
</tr>
<tr>
<td>7.656</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" font-weight:bold;">tx_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>10.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td>10.685</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>tx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 23.475%; route: 0.157, 7.993%; tC2Q: 1.349, 68.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>n314_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">n314_s1/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C30[1][B]</td>
<td style=" background: #97FFFF;">n314_s1/F</td>
</tr>
<tr>
<td>7.656</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">tx_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>10.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td>10.685</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>tx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 23.475%; route: 0.157, 7.993%; tC2Q: 1.349, 68.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>n314_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">n314_s1/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C30[1][B]</td>
<td style=" background: #97FFFF;">n314_s1/F</td>
</tr>
<tr>
<td>7.656</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">tx_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>10.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td>10.685</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>tx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 23.475%; route: 0.157, 7.993%; tC2Q: 1.349, 68.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>n314_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][B]</td>
<td style=" font-weight:bold;">n314_s1/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R31C30[1][B]</td>
<td style=" background: #97FFFF;">n314_s1/F</td>
</tr>
<tr>
<td>7.656</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td style=" font-weight:bold;">tx_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>10.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td>10.685</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>tx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 23.475%; route: 0.157, 7.993%; tC2Q: 1.349, 68.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_dbg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.585</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>n448_s0/I1</td>
</tr>
<tr>
<td>8.050</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">n448_s0/F</td>
</tr>
<tr>
<td>8.236</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">tx_data_dbg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>tx_data_dbg_0_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_dbg_0_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>tx_data_dbg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 39.667%; route: 0.189, 7.415%; tC2Q: 1.349, 52.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_dbg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.585</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>n448_s0/I1</td>
</tr>
<tr>
<td>8.050</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">n448_s0/F</td>
</tr>
<tr>
<td>8.236</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">tx_data_dbg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>tx_data_dbg_7_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_dbg_7_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>tx_data_dbg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 39.667%; route: 0.189, 7.415%; tC2Q: 1.349, 52.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_send_dbg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.585</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>7.762</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>n65_s0/I1</td>
</tr>
<tr>
<td>8.089</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">n65_s0/F</td>
</tr>
<tr>
<td>8.233</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">tx_send_dbg_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>tx_send_dbg_s1/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_send_dbg_s1</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>tx_send_dbg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 34.408%; route: 0.321, 12.617%; tC2Q: 1.349, 52.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_dbg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.585</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>n448_s0/I1</td>
</tr>
<tr>
<td>8.050</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">n448_s0/F</td>
</tr>
<tr>
<td>8.207</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">tx_data_dbg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>tx_data_dbg_1_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_dbg_1_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>tx_data_dbg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 40.124%; route: 0.160, 6.349%; tC2Q: 1.349, 53.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_dbg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.585</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>n448_s0/I1</td>
</tr>
<tr>
<td>8.050</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">n448_s0/F</td>
</tr>
<tr>
<td>8.207</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">tx_data_dbg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>tx_data_dbg_2_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_dbg_2_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>tx_data_dbg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 40.124%; route: 0.160, 6.349%; tC2Q: 1.349, 53.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_dbg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.585</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>n448_s0/I1</td>
</tr>
<tr>
<td>8.050</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">n448_s0/F</td>
</tr>
<tr>
<td>8.207</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">tx_data_dbg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>tx_data_dbg_3_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_dbg_3_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>tx_data_dbg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 40.124%; route: 0.160, 6.349%; tC2Q: 1.349, 53.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_dbg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.585</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>n448_s0/I1</td>
</tr>
<tr>
<td>8.050</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">n448_s0/F</td>
</tr>
<tr>
<td>8.207</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">tx_data_dbg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>tx_data_dbg_4_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_dbg_4_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>tx_data_dbg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 40.124%; route: 0.160, 6.349%; tC2Q: 1.349, 53.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_dbg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.585</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>n448_s0/I1</td>
</tr>
<tr>
<td>8.050</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">n448_s0/F</td>
</tr>
<tr>
<td>8.207</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">tx_data_dbg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>tx_data_dbg_5_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_dbg_5_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>tx_data_dbg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 40.124%; route: 0.160, 6.349%; tC2Q: 1.349, 53.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_dbg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.585</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>7.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>n448_s0/I1</td>
</tr>
<tr>
<td>8.050</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">n448_s0/F</td>
</tr>
<tr>
<td>8.207</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">tx_data_dbg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>tx_data_dbg_6_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_dbg_6_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>tx_data_dbg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 40.124%; route: 0.160, 6.349%; tC2Q: 1.349, 53.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_send_dbg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>7.036</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" font-weight:bold;">n48_s0/I0</td>
</tr>
<tr>
<td>7.553</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n48_s0/F</td>
</tr>
<tr>
<td>8.108</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">tx_send_dbg_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>tx_send_dbg_s1/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_send_dbg_s1</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>tx_send_dbg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 21.358%; route: 0.555, 22.923%; tC2Q: 1.349, 55.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/clk_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/clk_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>onboard_rgb_led/clk_count_11_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_11_s1/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>onboard_rgb_led/n302_s22/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s22/F</td>
</tr>
<tr>
<td>3.538</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>onboard_rgb_led/n302_s18/I2</td>
</tr>
<tr>
<td>4.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s18/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>onboard_rgb_led/n302_s17/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s17/F</td>
</tr>
<tr>
<td>5.774</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>onboard_rgb_led/clk_count_15_s4/I3</td>
</tr>
<tr>
<td>6.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/clk_count_15_s4/F</td>
</tr>
<tr>
<td>6.882</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>onboard_rgb_led/clk_count_0_s1/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>onboard_rgb_led/clk_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 44.402%; route: 2.540, 50.945%; tC2Q: 0.232, 4.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/clk_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/clk_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>onboard_rgb_led/clk_count_11_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_11_s1/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>onboard_rgb_led/n302_s22/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s22/F</td>
</tr>
<tr>
<td>3.538</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>onboard_rgb_led/n302_s18/I2</td>
</tr>
<tr>
<td>4.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s18/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>onboard_rgb_led/n302_s17/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s17/F</td>
</tr>
<tr>
<td>5.774</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>onboard_rgb_led/clk_count_15_s4/I3</td>
</tr>
<tr>
<td>6.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/clk_count_15_s4/F</td>
</tr>
<tr>
<td>6.882</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>onboard_rgb_led/clk_count_9_s1/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>onboard_rgb_led/clk_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 44.402%; route: 2.540, 50.945%; tC2Q: 0.232, 4.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/clk_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/clk_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>onboard_rgb_led/clk_count_11_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_11_s1/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>onboard_rgb_led/n302_s22/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s22/F</td>
</tr>
<tr>
<td>3.538</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>onboard_rgb_led/n302_s18/I2</td>
</tr>
<tr>
<td>4.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s18/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>onboard_rgb_led/n302_s17/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s17/F</td>
</tr>
<tr>
<td>5.774</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>onboard_rgb_led/clk_count_15_s4/I3</td>
</tr>
<tr>
<td>6.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/clk_count_15_s4/F</td>
</tr>
<tr>
<td>6.882</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>onboard_rgb_led/clk_count_12_s1/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>onboard_rgb_led/clk_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 44.402%; route: 2.540, 50.945%; tC2Q: 0.232, 4.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/clk_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/clk_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>onboard_rgb_led/clk_count_11_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_11_s1/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>onboard_rgb_led/n302_s22/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s22/F</td>
</tr>
<tr>
<td>3.538</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>onboard_rgb_led/n302_s18/I2</td>
</tr>
<tr>
<td>4.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s18/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>onboard_rgb_led/n302_s17/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s17/F</td>
</tr>
<tr>
<td>5.774</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>onboard_rgb_led/clk_count_15_s4/I3</td>
</tr>
<tr>
<td>6.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/clk_count_15_s4/F</td>
</tr>
<tr>
<td>6.878</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>onboard_rgb_led/clk_count_10_s1/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>onboard_rgb_led/clk_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 44.435%; route: 2.537, 50.909%; tC2Q: 0.232, 4.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/clk_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/clk_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>onboard_rgb_led/clk_count_11_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_11_s1/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>onboard_rgb_led/n302_s22/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s22/F</td>
</tr>
<tr>
<td>3.538</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>onboard_rgb_led/n302_s18/I2</td>
</tr>
<tr>
<td>4.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s18/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>onboard_rgb_led/n302_s17/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s17/F</td>
</tr>
<tr>
<td>5.774</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>onboard_rgb_led/clk_count_15_s4/I3</td>
</tr>
<tr>
<td>6.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/clk_count_15_s4/F</td>
</tr>
<tr>
<td>6.871</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>onboard_rgb_led/clk_count_1_s1/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>onboard_rgb_led/clk_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 44.500%; route: 2.529, 50.837%; tC2Q: 0.232, 4.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/clk_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/clk_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>onboard_rgb_led/clk_count_11_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_11_s1/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>onboard_rgb_led/n302_s22/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s22/F</td>
</tr>
<tr>
<td>3.538</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>onboard_rgb_led/n302_s18/I2</td>
</tr>
<tr>
<td>4.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s18/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>onboard_rgb_led/n302_s17/I0</td>
</tr>
<tr>
<td>5.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n302_s17/F</td>
</tr>
<tr>
<td>5.774</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>onboard_rgb_led/clk_count_15_s4/I3</td>
</tr>
<tr>
<td>6.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/clk_count_15_s4/F</td>
</tr>
<tr>
<td>6.871</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/clk_count_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>onboard_rgb_led/clk_count_11_s1/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>onboard_rgb_led/clk_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 44.500%; route: 2.529, 50.837%; tC2Q: 0.232, 4.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n106_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_div_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">n106_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">n106_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">CLK_div_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>lastNWDS_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lastNWDS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>NWDS:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td style=" font-weight:bold;">lastNWDS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>lastNWDS_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lastNWDS_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB42[B]</td>
<td>lastNWDS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.864</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>0.756</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td style=" font-weight:bold;">tx_data_5_s0/Q</td>
</tr>
<tr>
<td>1.110</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][B]</td>
<td>uart_tx_inst/send_buf_6_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[0][B]</td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">tx_data_0_s0/Q</td>
</tr>
<tr>
<td>1.116</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>uart_tx_inst/send_buf_1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>uart_tx_inst/send_buf_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">tx_data_3_s0/Q</td>
</tr>
<tr>
<td>1.116</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>uart_tx_inst/send_buf_4_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">tx_data_4_s0/Q</td>
</tr>
<tr>
<td>1.116</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>uart_tx_inst/send_buf_5_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>address_10_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">address_10_s0/Q</td>
</tr>
<tr>
<td>1.076</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">mem_mem_0_3_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.189%; tC2Q: 0.202, 41.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">tx_data_2_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>uart_tx_inst/send_buf_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_3_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>uart_tx_inst/send_buf_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">tx_data_7_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>uart_tx_inst/send_buf_8_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_8_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>uart_tx_inst/send_buf_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB18[A]</td>
<td>address_4_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOB18[A]</td>
<td style=" font-weight:bold;">address_4_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">mem_mem_1_3_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>mem_mem_1_3_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_1_3_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>mem_mem_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.095%; tC2Q: 0.202, 32.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>address_6_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">address_6_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_mem_1_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_mem_1_0_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_1_0_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.095%; tC2Q: 0.202, 32.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_2_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">address_13_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem_mem_2_4_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_mem_2_4_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_2_4_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_mem_2_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.413, 67.132%; tC2Q: 0.202, 32.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>address_9_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">address_9_s0/Q</td>
</tr>
<tr>
<td>1.210</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">mem_mem_0_3_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.416, 67.301%; tC2Q: 0.202, 32.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" font-weight:bold;">tx_data_1_s0/Q</td>
</tr>
<tr>
<td>1.253</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>uart_tx_inst/send_buf_2_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_2_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>uart_tx_inst/send_buf_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">tx_data_6_s0/Q</td>
</tr>
<tr>
<td>1.253</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>uart_tx_inst/send_buf_7_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_7_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>uart_tx_inst/send_buf_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>address_8_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">address_8_s0/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">mem_mem_0_3_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.416, 67.316%; tC2Q: 0.202, 32.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[B]</td>
<td>address_11_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOL47[B]</td>
<td style=" font-weight:bold;">address_11_s0/Q</td>
</tr>
<tr>
<td>1.214</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">mem_mem_0_5_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_0_5_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 67.468%; tC2Q: 0.202, 32.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td>address_7_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOB6[B]</td>
<td style=" font-weight:bold;">address_7_s0/Q</td>
</tr>
<tr>
<td>1.217</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">mem_mem_0_3_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.649%; tC2Q: 0.202, 32.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>address_5_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">address_5_s0/Q</td>
</tr>
<tr>
<td>1.217</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_mem_1_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_mem_1_0_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_1_0_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.652%; tC2Q: 0.202, 32.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>address_5_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">address_5_s0/Q</td>
</tr>
<tr>
<td>1.217</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">mem_mem_0_5_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_0_5_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.652%; tC2Q: 0.202, 32.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[B]</td>
<td>address_11_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOL47[B]</td>
<td style=" font-weight:bold;">address_11_s0/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">mem_mem_0_3_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 68.244%; tC2Q: 0.202, 31.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>address_12_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">address_12_s0/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">mem_mem_0_3_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_0_3_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.435, 68.265%; tC2Q: 0.202, 31.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>uart_tx_inst/n115_s4/I0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n115_s4/F</td>
</tr>
<tr>
<td>1.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>uart_tx_inst/state_s4/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_s4</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>uart_tx_inst/state_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.475%; route: 0.252, 30.844%; tC2Q: 0.202, 24.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R32C28[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.555</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>uart_tx_inst/n170_s3/I2</td>
</tr>
<tr>
<td>1.374</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n170_s3/F</td>
</tr>
<tr>
<td>1.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>187</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>uart_tx_inst/tx_ready_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_ready_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>uart_tx_inst/tx_ready_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.475%; route: 0.252, 30.844%; tC2Q: 0.202, 24.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>address_latch:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>NWDS:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address_latch</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R29C27[0][B]</td>
<td>address_latch_s0/F</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>address_5_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">address_5_s0/Q</td>
</tr>
<tr>
<td>1.336</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">mem_mem_1_3_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NWDS</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOB42[B]</td>
<td>NWDS_ibuf/O</td>
</tr>
<tr>
<td>1.390</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>mem_mem_1_3_s/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_1_3_s</td>
</tr>
<tr>
<td>1.543</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>mem_mem_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 72.820%; tC2Q: 0.202, 27.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.592%; route: 0.715, 51.408%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LED_B_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>LED_B_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>LED_B_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LED_R_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>LED_R_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>LED_R_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_data_dbg_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>tx_data_dbg_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>tx_data_dbg_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>clk_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>clk_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/rx_data_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/rx_data_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/rx_data_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/rx_data_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/rx_data_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/rx_data_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>187</td>
<td>sys_clk_d</td>
<td>4.979</td>
<td>1.455</td>
</tr>
<tr>
<td>62</td>
<td>NWDS_d</td>
<td>2.346</td>
<td>1.349</td>
</tr>
<tr>
<td>48</td>
<td>address_latch</td>
<td>4.873</td>
<td>0.941</td>
</tr>
<tr>
<td>39</td>
<td>NRST_d</td>
<td>5.874</td>
<td>2.522</td>
</tr>
<tr>
<td>37</td>
<td>address[0]</td>
<td>5.599</td>
<td>3.088</td>
</tr>
<tr>
<td>37</td>
<td>address[1]</td>
<td>5.184</td>
<td>3.329</td>
</tr>
<tr>
<td>37</td>
<td>address[2]</td>
<td>5.681</td>
<td>2.717</td>
</tr>
<tr>
<td>37</td>
<td>address[3]</td>
<td>5.691</td>
<td>2.907</td>
</tr>
<tr>
<td>36</td>
<td>state[1]</td>
<td>6.636</td>
<td>0.486</td>
</tr>
<tr>
<td>35</td>
<td>address[9]</td>
<td>4.873</td>
<td>2.889</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R29C29</td>
<td>79.17%</td>
</tr>
<tr>
<td>R26C27</td>
<td>79.17%</td>
</tr>
<tr>
<td>R23C27</td>
<td>77.78%</td>
</tr>
<tr>
<td>R29C33</td>
<td>76.39%</td>
</tr>
<tr>
<td>R23C33</td>
<td>73.61%</td>
</tr>
<tr>
<td>R27C31</td>
<td>73.61%</td>
</tr>
<tr>
<td>R24C33</td>
<td>73.61%</td>
</tr>
<tr>
<td>R23C24</td>
<td>70.83%</td>
</tr>
<tr>
<td>R25C26</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
