12:33:52 INFO  : Registering command handlers for SDK TCF services
12:33:55 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/temp_xsdb_launch_script.tcl
12:33:59 INFO  : XSCT server has started successfully.
12:34:03 INFO  : Successfully done setting XSCT server connection channel  
12:34:03 INFO  : Successfully done setting SDK workspace  
12:34:03 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper.hdf.
12:50:16 INFO  : Registering command handlers for SDK TCF services
12:50:17 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/temp_xsdb_launch_script.tcl
12:50:19 INFO  : XSCT server has started successfully.
12:50:19 INFO  : Successfully done setting XSCT server connection channel  
12:50:19 INFO  : Successfully done setting SDK workspace  
12:50:19 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper.hdf.
12:50:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:50:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555411796000,  Project:1555410801000
12:50:21 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper.hdf.
12:50:21 INFO  : Copied contents of /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:50:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:50:24 INFO  : 
12:50:24 INFO  : Updating hardware inferred compiler options for AXI_led_switch.
12:50:24 INFO  : Clearing existing target manager status.
12:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:52:01 INFO  : 'fpga -state' command is executed.
12:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:01 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:52:01 INFO  : 'jtag frequency' command is executed.
12:52:01 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:01 INFO  : Context for 'APU' is selected.
12:52:01 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:01 INFO  : Context for 'APU' is selected.
12:52:02 INFO  : 'stop' command is executed.
12:52:02 INFO  : 'ps7_init' command is executed.
12:52:02 INFO  : 'ps7_post_config' command is executed.
12:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:03 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:03 INFO  : Memory regions updated for context APU
12:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:03 INFO  : 'con' command is executed.
12:52:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:52:03 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_axi_led_switch.elf_on_local.tcl'
12:52:17 INFO  : Disconnected from the channel tcfchan#1.
12:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:36 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:52:36 INFO  : 'jtag frequency' command is executed.
12:52:36 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:36 INFO  : Context for 'APU' is selected.
12:52:37 INFO  : System reset is completed.
12:52:40 INFO  : 'after 3000' command is executed.
12:52:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:52:41 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:52:41 INFO  : Context for 'APU' is selected.
12:52:41 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:41 INFO  : Context for 'APU' is selected.
12:52:42 INFO  : 'ps7_init' command is executed.
12:52:42 INFO  : 'ps7_post_config' command is executed.
12:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:42 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:42 INFO  : Memory regions updated for context APU
12:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:42 INFO  : 'con' command is executed.
12:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:52:42 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_axi_led_switch.elf_on_local.tcl'
12:53:53 INFO  : Disconnected from the channel tcfchan#2.
12:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:47 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:54:47 INFO  : 'jtag frequency' command is executed.
12:54:47 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:47 INFO  : Context for 'APU' is selected.
12:54:47 INFO  : System reset is completed.
12:54:50 INFO  : 'after 3000' command is executed.
12:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:54:52 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:54:52 INFO  : Context for 'APU' is selected.
12:54:52 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:54:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:52 INFO  : Context for 'APU' is selected.
12:54:52 INFO  : 'ps7_init' command is executed.
12:54:52 INFO  : 'ps7_post_config' command is executed.
12:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:52 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:52 INFO  : Memory regions updated for context APU
12:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:52 INFO  : 'con' command is executed.
12:54:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:54:52 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_axi_led_switch.elf_on_local.tcl'
12:56:20 INFO  : Disconnected from the channel tcfchan#3.
12:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:14 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:57:14 INFO  : 'jtag frequency' command is executed.
12:57:14 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:14 INFO  : Context for 'APU' is selected.
12:57:14 INFO  : System reset is completed.
12:57:17 INFO  : 'after 3000' command is executed.
12:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:57:18 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:57:18 INFO  : Context for 'APU' is selected.
12:57:18 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:18 INFO  : Context for 'APU' is selected.
12:57:18 INFO  : 'ps7_init' command is executed.
12:57:18 INFO  : 'ps7_post_config' command is executed.
12:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:18 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:18 INFO  : Memory regions updated for context APU
12:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:19 INFO  : 'con' command is executed.
12:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:57:19 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_axi_led_switch.elf_on_local.tcl'
12:58:26 INFO  : Disconnected from the channel tcfchan#4.
12:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:36 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:58:36 INFO  : 'jtag frequency' command is executed.
12:58:36 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:36 INFO  : Context for 'APU' is selected.
12:58:36 INFO  : System reset is completed.
12:58:39 INFO  : 'after 3000' command is executed.
12:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:58:40 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:58:40 INFO  : Context for 'APU' is selected.
12:58:40 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:40 INFO  : Context for 'APU' is selected.
12:58:40 INFO  : 'ps7_init' command is executed.
12:58:40 INFO  : 'ps7_post_config' command is executed.
12:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:41 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/AXI_led_switch/Debug/AXI_led_switch.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:41 INFO  : Memory regions updated for context APU
12:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:41 INFO  : 'con' command is executed.
12:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:58:41 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_axi_led_switch.elf_on_local.tcl'
12:58:56 INFO  : Disconnected from the channel tcfchan#5.
19:02:27 INFO  : Registering command handlers for SDK TCF services
19:02:30 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/temp_xsdb_launch_script.tcl
19:02:33 INFO  : XSCT server has started successfully.
19:02:36 INFO  : Successfully done setting XSCT server connection channel  
19:02:36 INFO  : Successfully done setting SDK workspace  
19:02:36 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper.hdf.
19:02:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:08:36 INFO  : Invoking Bootgen: bootgen -image BOOT.bif -arch zynq -o /home/michele/Documenti/Universita/SE/Driver/SDCard/BOOT.bin
19:08:36 INFO  : Creating new bif file /home/michele/Documenti/Universita/SE/Driver/SDCard/BOOT.bif
19:08:37 INFO  : Bootgen command execution is done.
19:10:22 INFO  : Saving repository preferences.
19:10:22 INFO  : Reading in cores from local repositories: 
		 /home/michele/Documenti/Universita/SE/Driver/SDCard/device-tree-xlnx
19:10:22 INFO  : Cleaning BSP projects in the workspace.
19:10:42 INFO  : Saving repository preferences.
19:15:53 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/michele/Documenti/Universita/SE/Driver/SDCard/BOOT.bin
19:15:53 INFO  : Creating new bif file /home/michele/Documenti/Universita/SE/Driver/SDCard/fsbl.bif
19:15:54 INFO  : Bootgen command execution is done.
19:17:30 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/fsbl/bootimage/BOOT.bin
19:17:30 INFO  : Creating new bif file /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/fsbl/bootimage/fsbl.bif
19:17:31 INFO  : Bootgen command execution is done.
19:19:19 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/michele/Musica/BOOT.bin
19:19:19 INFO  : Creating new bif file /home/michele/Musica/fsbl.bif
19:19:20 INFO  : Bootgen command execution is done.
19:21:01 INFO  : Registering command handlers for SDK TCF services
19:21:02 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/temp_xsdb_launch_script.tcl
19:21:04 INFO  : XSCT server has started successfully.
19:21:04 INFO  : Successfully done setting XSCT server connection channel  
19:21:04 INFO  : Successfully done setting SDK workspace  
19:21:04 INFO  : Restoring local repository preferences: 
		 /home/michele/Documenti/Universita/SE/Driver/SDCard/device-tree-xlnx
19:21:04 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper.hdf.
19:21:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:21:08 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
19:25:16 INFO  : Registering command handlers for SDK TCF services
19:25:17 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/temp_xsdb_launch_script.tcl
19:25:19 INFO  : XSCT server has started successfully.
19:25:19 INFO  : Successfully done setting XSCT server connection channel  
19:25:19 INFO  : Successfully done setting SDK workspace  
19:25:19 INFO  : Restoring local repository preferences: 
		 /home/michele/Documenti/Universita/SE/Driver/SDCard/device-tree-xlnx
19:25:19 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper.hdf.
19:25:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:27:51 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/michele/Documenti/Universita/SE/Driver/SDCard/BOOT.bin
19:27:51 INFO  : Creating new bif file /home/michele/Documenti/Universita/SE/Driver/SDCard/fsbl.bif
19:27:52 INFO  : Bootgen command execution is done.
19:29:05 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/fsbl/bootimage/BOOT.bin
19:29:05 INFO  : Creating new bif file /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/fsbl/bootimage/fsbl.bif
19:29:06 INFO  : Bootgen command execution is done.
19:36:36 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/michele/Documenti/Universita/SE/Driver/SDCard/BOOT.bin
19:36:36 INFO  : Overwriting existing bif file /home/michele/Documenti/Universita/SE/Driver/SDCard/fsbl.bif
19:36:37 INFO  : Bootgen command execution is done.
14:13:17 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/temp_xsdb_launch_script.tcl
14:13:20 INFO  : XSCT server has started successfully.
14:13:23 INFO  : Successfully done setting XSCT server connection channel  
14:13:23 INFO  : Successfully done setting SDK workspace  
14:13:23 INFO  : Restoring local repository preferences: 
		 /home/michele/Documenti/Universita/SE/Driver/SDCard/device-tree-xlnx
14:13:33 INFO  : Registering command handlers for SDK TCF services
14:13:33 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper.hdf.
14:13:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:13:37 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
11:05:21 INFO  : Registering command handlers for SDK TCF services
11:05:23 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/temp_xsdb_launch_script.tcl
11:05:27 INFO  : XSCT server has started successfully.
11:05:30 INFO  : Successfully done setting XSCT server connection channel  
11:05:30 INFO  : Successfully done setting SDK workspace  
11:05:30 INFO  : Restoring local repository preferences: 
		 /home/michele/Documenti/Universita/SE/Driver/SDCard/device-tree-xlnx
11:05:30 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/AXI_led_swtich/AXI_led_swtich.sdk/design_1_wrapper.hdf.
11:05:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:05:38 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
